
/home/pulp-bruno/work/linear_layer_training/BUILD/GAP8_V3/GCC_RISCV/matrixMul:     file format elf32-littleriscv

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .data_tiny_fc 00000390  00000004  1b000004  00001004  2**2  CONTENTS, ALLOC, LOAD, DATA
  1 .stack        00001038  1b000398  1b000398  00001398  2**3  CONTENTS, ALLOC, LOAD, DATA
  2 .vectors      000000a0  1c000000  1c000000  00003000  2**0  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         0000541c  1c0000a0  1c0000a0  000030a0  2**1  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .init_array   00000040  1c0054bc  1c0054bc  000084bc  2**2  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   0000000c  1c0054fc  1c0054fc  000084fc  2**2  CONTENTS, ALLOC, LOAD, DATA
  6 .init         00000000  1c005508  1c005508  00011020  2**0  CONTENTS, ALLOC, LOAD, CODE
  7 .fini         00000000  1c005508  1c005508  00011020  2**0  CONTENTS, ALLOC, LOAD, CODE
  8 .preinit_array 00000000  1c005508  1c005508  00011020  2**0  CONTENTS, ALLOC, LOAD, DATA
  9 .boot         00000000  1c005508  1c005508  00011020  2**0  CONTENTS
 10 .got          00000000  1c005508  1c005508  00011020  2**0  CONTENTS, ALLOC, LOAD, DATA
 11 .shbss        00000000  1c005508  1c005508  00011020  2**0  CONTENTS
 12 .gnu.offload_funcs 00000000  1c005508  1c005508  00011020  2**0  CONTENTS
 13 .gnu.offload_vars 00000000  1c005508  1c005508  00011020  2**0  CONTENTS
 14 .rodata       000005a0  1c005508  1c005508  00008508  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
 15 .data         000081a4  1c005aa8  1c005aa8  00008aa8  2**2  CONTENTS, ALLOC, LOAD, DATA
 16 .bss          00000254  1c00dc4c  1c00dc4c  00010c4c  2**2  ALLOC
 17 .data_tiny_l1 00000018  00000004  1c00dea0  00011004  2**2  CONTENTS, ALLOC, LOAD, DATA
 18 .l1cluster_g  00000004  1000001c  1c00deb8  0001101c  2**2  CONTENTS, ALLOC, LOAD, DATA
 19 .bss_l1       00000000  10000020  10000020  00011020  2**0  CONTENTS
 20 .debug_frame  000041e4  00000000  00000000  00011020  2**2  CONTENTS, READONLY, DEBUGGING
 21 .debug_info   00059c36  00000000  00000000  00015204  2**0  CONTENTS, READONLY, DEBUGGING
 22 .debug_abbrev 0000a12b  00000000  00000000  0006ee3a  2**0  CONTENTS, READONLY, DEBUGGING
 23 .debug_loc    00017f34  00000000  00000000  00078f65  2**0  CONTENTS, READONLY, DEBUGGING
 24 .debug_aranges 00001120  00000000  00000000  00090ea0  2**3  CONTENTS, READONLY, DEBUGGING
 25 .debug_ranges 00003608  00000000  00000000  00091fc0  2**3  CONTENTS, READONLY, DEBUGGING
 26 .debug_macro  0000dda8  00000000  00000000  000955c8  2**0  CONTENTS, READONLY, DEBUGGING
 27 .debug_line   00021092  00000000  00000000  000a3370  2**0  CONTENTS, READONLY, DEBUGGING
 28 .debug_str    00077eb9  00000000  00000000  000c4402  2**0  CONTENTS, READONLY, DEBUGGING
 29 .comment      0000001a  00000000  00000000  0013c2bb  2**0  CONTENTS, READONLY
 30 .Pulp_Chip.Info 0000004e  00000000  00000000  0013c2d5  2**0  CONTENTS, READONLY
SYMBOL TABLE:
00000004 l    d  .data_tiny_fc	00000000 .data_tiny_fc
1b000398 l    d  .stack	00000000 .stack
1c000000 l    d  .vectors	00000000 .vectors
1c0000a0 l    d  .text	00000000 .text
1c0054bc l    d  .init_array	00000000 .init_array
1c0054fc l    d  .fini_array	00000000 .fini_array
1c005508 l    d  .init	00000000 .init
1c005508 l    d  .fini	00000000 .fini
1c005508 l    d  .preinit_array	00000000 .preinit_array
1c005508 l    d  .boot	00000000 .boot
1c005508 l    d  .got	00000000 .got
1c005508 l    d  .shbss	00000000 .shbss
1c005508 l    d  .gnu.offload_funcs	00000000 .gnu.offload_funcs
1c005508 l    d  .gnu.offload_vars	00000000 .gnu.offload_vars
1c005508 l    d  .rodata	00000000 .rodata
1c005aa8 l    d  .data	00000000 .data
1c00dc4c l    d  .bss	00000000 .bss
00000004 l    d  .data_tiny_l1	00000000 .data_tiny_l1
1000001c l    d  .l1cluster_g	00000000 .l1cluster_g
10000020 l    d  .bss_l1	00000000 .bss_l1
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .Pulp_Chip.Info	00000000 .Pulp_Chip.Info
00000000 l    df *ABS*	00000000 bridge.c
1c0022ec l     F .text	0000001c __rt_event_enqueue
1c002308 l     F .text	00000020 __rt_bridge_check_bridge_req.part.5
1c002328 l     F .text	00000046 __rt_bridge_wait
00000004 l     O .data_tiny_fc	00000004 __rt_bridge_flash_handle
00000008 l     O .data_tiny_fc	00000004 __rt_bridge_flash_type
0000000c l     O .data_tiny_fc	00000004 __rt_bridge_flash_itf
00000010 l     O .data_tiny_fc	00000004 __rt_bridge_flash_cs
00000014 l     O .data_tiny_fc	00000004 __rt_bridge_eeprom_handle
00000000 l    df *ABS*	00000000 events.c
00000000 l    df *ABS*	00000000 periph-v2.c
00000000 l    df *ABS*	00000000 hyperram-v1.c
1c0037d4 l     F .text	00000014 l2_memcpy
1c0037e8 l     F .text	00000024 rt_event_enqueue
1c003864 l     F .text	00000044 __pi_hyper_copy_exec
1c0038f8 l     F .text	00000282 __pi_hyper_copy_misaligned
1c0038a8 l     F .text	00000050 exec_pending_task
1c003b82 l     F .text	00000050 __rt_hyper_init
1c00dc7c l     O .bss	00000080 __pi_hyper_temp_buffer
1c00de34 l     O .bss	00000004 __pi_hyper_cluster_reqs_first
1c00de38 l     O .bss	00000004 __rt_hyper_open_count
00000000 l    df *ABS*	00000000 pwm.c
00000000 l    df *ABS*	00000000 rtc.c
00000000 l    df *ABS*	00000000 conf.c
00000000 l    df *ABS*	00000000 debug.c
00000000 l    df *ABS*	00000000 utils.c
1c00210c l     F .text	0000007c __rt_fc_cluster_lock_req
1b000ba0 l     O .stack	00000018 cbsys_first
00000000 l    df *ABS*	00000000 himax.c
00000000 l    df *ABS*	00000000 io.c
1c003d70 l     F .text	0000000e __rt_io_end_of_flush
1c003d7e l     F .text	00000050 __rt_io_uart_wait_req
1c003dce l     F .text	00000040 __rt_do_putc_host
1c003e0e l     F .text	0000005a __rt_io_start
1c003e68 l     F .text	00000020 rt_event_execute.isra.4.constprop.12
1c003e88 l     F .text	00000070 __rt_io_lock
1c003ef8 l     F .text	00000032 __rt_putc_host_cluster_req
1c003f2a l     F .text	00000070 __rt_io_unlock
1c003f9a l     F .text	000000ce __rt_io_uart_flush.constprop.11
1c004068 l     F .text	0000008c __rt_io_uart_wait_pending
1c0040f4 l     F .text	00000026 __rt_io_stop
1c0041da l     F .text	000000a8 tfp_putc.isra.9
1c00dd94 l     O .bss	00000080 __rt_io_event
1b000bbc l     O .stack	00000010 __rt_io_fc_lock
1c00dbcc l     O .data	00000080 __rt_putc_host_buffer
1c00de48 l     O .bss	00000004 __rt_io_event_current
1c00de4c l     O .bss	00000004 __rt_io_pending_flush
1c00de50 l     O .bss	00000004 __rt_putc_host_buffer_index
1c00de54 l     O .bss	00000004 _rt_io_uart
00000000 l    df *ABS*	00000000 crt0.o
1c000094 l       .vectors	00000000 __rt_no_irq_handler
00000000 l    df *ABS*	00000000 sched.o
1c000132 l       .text	00000000 __rt_handle_special_event
1c00012c l       .text	00000000 __rt_no_first
1c00012e l       .text	00000000 __rt_common
1c000130 l       .text	00000000 enqueue_end
1c000192 l       .text	00000000 __rt_remote_enqueue_event_loop_cluster
1c0001ce l       .text	00000000 __rt_remote_enqueue_event_loop_cluster_continue
1c0001b8 l       .text	00000000 __rt_cluster_pool_update_end
1c0001a0 l       .text	00000000 __rt_cluster_pool_update_loop
1c0001a8 l       .text	00000000 __rt_cluster_pool_update_loop_end
1c0001b0 l       .text	00000000 __rt_cluster_pool_update_no_current
1c0001ec l       .text	00000000 __rt_remote_enqueue_event_loop_next_cluster
00000000 l    df *ABS*	00000000 vectors.o
1c000266 l       .text	00000000 __rt_call_c_function
00000000 l    df *ABS*	00000000 udma-v2.o
1c000356 l       .text	00000000 __rt_udma_no_copy
1c00031e l       .text	00000000 repeat_transfer
1c00036e l       .text	00000000 handle_special_end
1c0002ca l       .text	00000000 resume_after_special_end
1c000308 l       .text	00000000 checkTask
1c0002de l       .text	00000000 __rt_udma_call_enqueue_callback_resume
1c000304 l       .text	00000000 transfer_resume
1c0002fc l       .text	00000000 hyper
1c0002fc l       .text	00000000 fc_tcdm
1c0002fc l       .text	00000000 dual
1c00031e l       .text	00000000 dmaCmd
1c000346 l       .text	00000000 not_last
1c0003b6 l       .text	00000000 i2c_step1
1c0003d2 l       .text	00000000 i2c_step2
1c000378 l       .text	00000000 spim_step3
1c000394 l       .text	00000000 spim_step2
00000000 l    df *ABS*	00000000 soc_event_eu.o
1c000426 l       .text	00000000 __rt_fc_socevents_not_hyper_rx
1c00042c l       .text	00000000 __rt_fc_socevents_not_hyper_tx
1c000446 l       .text	00000000 __rt_soc_evt_no_udma_channel
1c0004b4 l       .text	00000000 rtc_event_handler
1c000472 l       .text	00000000 __rt_soc_evt_pwm
1c000486 l       .text	00000000 __rt_soc_evt_store
1c00049a l       .text	00000000 socevents_set
00000000 l    df *ABS*	00000000 gpio.o
1c000502 l       .text	00000000 __rt_gpio_handler_end
00000000 l    df *ABS*	00000000 hyperram-v1_asm.o
1c000552 l       .text	00000000 __rt_hyper_handle_copy_end
1c000512 l       .text	00000000 __rt_hyper_repeat_copy
1c000540 l       .text	00000000 __rt_hyper_repeat_copy_not_last
1c000564 l       .text	00000000 __rt_hyper_handle_emu_task
1c00057e l       .text	00000000 __rt_hyper_handle_pending_tasks
1c000614 l       .text	00000000 __rt_hyper_repeat_copy_last3
1c0005f0 l       .text	00000000 __rt_hyper_repeat_copy_not_last3
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 addsf3.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 lesf2.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 main.c
1c001892 l     F .text	00000044 cluster_entry
00000000 l    df *ABS*	00000000 cluster.c
00000000 l    df *ABS*	00000000 kernels.c
00000000 l    df *ABS*	00000000 init.c
1c001e64 l     F .text	00000026 cluster_start
1c0054c0 l     O .init_array	00000004 ctor_list
1c005500 l     O .fini_array	00000004 dtor_list
00000000 l    df *ABS*	00000000 irq.c
00000000 l    df *ABS*	00000000 alloc.c
00000000 l    df *ABS*	00000000 time.c
1c0028c4 l     F .text	00000018 __rt_time_poweroff
1c0028dc l     F .text	00000018 __rt_time_poweron
1c00de2c l     O .bss	00000004 timer_count
00000000 l    df *ABS*	00000000 time_irq.c
00000000 l    df *ABS*	00000000 freq.c
00000000 l    df *ABS*	00000000 pmu_driver.c
1c002d78 l     F .text	0000002c SetFllMultDivFactors
1c002da4 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c00db80 l     O .data	00000007 SystemStateToSCUFastSeq
1c00db98 l     O .data	00000003 ToHWDCDC_Pos
1c00dba8 l     O .data	00000004 RetPMUStateToPMUState
00000000 l    df *ABS*	00000000 cluster.c
1c00319e l     F .text	00000062 __rt_init_cluster_data
1c003200 l     F .text	00000064 __rt_cluster_init
1c003264 l     F .text	00000124 __rt_cluster_mount_step
00000000 l    df *ABS*	00000000 pulpos_emu.c
1c00353e l     F .text	0000003c __rt_cluster_pulpos_emu_init
1c00dc50 l     O .bss	0000002c __rt_pulpos_emu_global_cluster_task
1c00de30 l     O .bss	00000004 __rt_fc_cluster_device
00000000 l    df *ABS*	00000000 cluster_call.c
00000000 l    df *ABS*	00000000 pads-v1.c
00000000 l    df *ABS*	00000000 gpio-v2.c
1c00dcfc l     O .bss	00000098 __rt_gpio
00000000 l    df *ABS*	00000000 i2s-v1.c
1c003c58 l     F .text	00000034 __rt_i2s_resume
1c003c8c l     F .text	00000028 __rt_i2s_setfreq_after
1c003cb4 l     F .text	0000002c __rt_i2s_setfreq_before
1c00de3c l     O .bss	00000004 __rt_i2s_first
00000000 l    df *ABS*	00000000 i2c-v2.c
1c00dbac l     O .data	00000020 __rt_i2c
00000000 l    df *ABS*	00000000 spim-v2.c
1c00de40 l     O .bss	00000008 __rt_spim_open_count
00000000 l    df *ABS*	00000000 semihost.c
1c0043d8 l     F .text	0000000e __internal_semihost
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 prf.c
1c00441c l     F .text	00000092 _to_x
1c0044ae l     F .text	00000020 _rlrshift
1c0044ce l     F .text	00000044 _ldiv5
1c004512 l     F .text	00000034 _get_digit
00000000 l    df *ABS*	00000000 uart.c
1c005022 l     F .text	00000024 __rt_uart_setup.isra.5
1c005046 l     F .text	00000020 __rt_uart_setfreq_after
1c005066 l     F .text	00000042 __rt_uart_wait_tx_done.isra.6
1c0050a8 l     F .text	0000002a __rt_uart_setfreq_before
1c0050d2 l     F .text	00000042 __rt_uart_cluster_req
1c005114 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c00de14 l     O .bss	00000010 __rt_uart
00000000 l    df *ABS*	00000000 pe-eu-v3.o
1c0053ca l       .text	00000000 __rt_slave_start
1c005320 l       .text	00000000 __rt_master_event
1c005334 l       .text	00000000 __rt_master_loop
1c005324 l       .text	00000000 __rt_push_event_to_fc_retry
1c0053bc l       .text	00000000 __rt_push_event_to_fc_wait
1c0053ae l       .text	00000000 __rt_master_sleep
1c00533c l       .text	00000000 __rt_master_loop_update_next
1c005390 l       .text	00000000 __rt_no_stack_check
1c00539c l       .text	00000000 __rt_master_no_slave_barrier
1c0053ac l       .text	00000000 __rt_master_loop_no_slave
1c0053e8 l       .text	00000000 __rt_fork_return
1c0053ec l       .text	00000000 __rt_wait_for_dispatch
1c005402 l       .text	00000000 __rt_other_entry
1c0053fc l       .text	00000000 __rt_fork_entry
1c00542a l       .text	00000000 __rt_no_stack_check_end
1c00549c l       .text	00000000 __rt_dma_2d_done
1c00545a l       .text	00000000 __rt_dma_2d_redo
1c005462 l       .text	00000000 __rt_dma_2d_not_last
1c005484 l       .text	00000000 __rt_dma_2d_exit
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 g       *ABS*	00000000 __rt_debug_init_config_trace
00000350 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_stride
1c000598 g       .text	00000000 udma_event_handler_end_hyper
1c00227e g     F .text	00000038 __rt_fc_cluster_lock
1c002f34 g     F .text	000000a2 InitOneFll
00000000 g       *ABS*	00000000 __RT_DEBUG_CONFIG
1c00de74 g     O .bss	00000004 __rt_cluster_tasks
1c002448 g     F .text	00000020 __rt_bridge_send_notif
1c0025a2 g     F .text	00000074 rt_event_alloc
00000338 g     O .data_tiny_fc	00000001 __rt_hyper_pending_emu_do_memcpy
1c002676 g     F .text	00000064 __rt_event_execute
1c0020ba g     F .text	00000052 __rt_irq_init
1c00274e g     F .text	00000048 rt_user_alloc
00000310 g     O .data_tiny_fc	00000004 __rt_hyper_pending_hyper_addr
1c00338e g     F .text	000000d4 pi_cluster_open
1c0043f2 g     F .text	0000002a printf
ffffffff g       *ABS*	00000000 pulp__L2
1c00285a g     F .text	0000006a __rt_allocs_init
1c00de58 g     O .bss	00000004 __rt_alloc_l1
1c003388 g     F .text	00000006 pi_cluster_conf_init
ffffffff g       *ABS*	00000000 pulp__PE
1c005bf0 g     O .data	00000780 X_input
1c00201c g     F .text	0000004c rt_irq_set_handler
00000314 g     O .data_tiny_fc	00000004 __rt_hyper_pending_addr
00000308 g     O .data_tiny_fc	00000004 __rt_hyper_udma_handle
1c003098 g     F .text	00000040 InitFlls
00000018 g     O .data_tiny_fc	00000004 __rt_first_free
00000001 g       *ABS*	00000000 __ACTIVE_FC
1c000f84 g     F .text	000001fe .hidden __divsf3
1c006370 g     O .data	00000010 Verification_Vec
00000400 g       *ABS*	00000000 __rt_cl_slave_stack_size
1c002d3a g     F .text	0000003e __rt_freq_init
1c001e8a g     F .text	00000166 __rt_init
00000001 g       *ABS*	00000000 __FC
1c003184 g     F .text	00000012 __rt_fll_init
1c005bc0 g     O .data	00000004 learningRate
1b0013d0 g       .stack	00000000 __fc_tcdm_end
1c00252e g     F .text	00000034 __rt_bridge_init
00000018 g     O .data_tiny_l1	00000004 __rt_cluster_nb_active_pe
0000032c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_hyper_addr
1c003d3a g     F .text	00000012 __rt_i2c_init
1c0054bc g       .text	00000000 _etext
0000030c g     O .data_tiny_fc	00000004 __rt_hyper_pending_base
1c005aa8 g       .data	00000000 sdata
1c001476 g     F .text	00000304 .hidden __subsf3
00000001 g       *ABS*	00000000 __rt_nb_cluster
00000390 g     O .data_tiny_fc	00000004 __rtc_handler
1c0027e2 g     F .text	0000002e rt_alloc
1c004ffc g     F .text	00000026 __rt_uart_cluster_req_done
1c001ff0 g     F .text	00000028 __rt_deinit
1b000bb8 g     O .stack	00000001 camera_isAwaked
1c00010e g       .text	00000000 __rt_event_enqueue
1c00296e g     F .text	0000001e rt_time_wait_us
1c0004ec g       .text	00000000 __rt_gpio_handler
1c000246 g       .text	00000000 __rt_illegal_instr
1c001bb8 g     F .text	000000aa forewardProp
1c002832 g     F .text	00000028 __rt_alloc_init_l1_for_fc
1c0037ca g     F .text	0000000a __rt_padframe_init
1c005508 g       .fini_array	00000000 __DTOR_END__
0000020c g       *ABS*	00000000 __cluster_text_size
1c000506 g       .text	00000000 __rt_hyper_handle_copy
1c004282 g     F .text	00000028 puts
1c005ae8  w    O .data	00000018 __rt_padframe_profiles
00000330 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_addr
00000344 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks_last
1c002630 g     F .text	00000022 rt_event_get_blocking
1c001206 g     F .text	00000084 .hidden __lesf2
1c00dc50 g       .bss	00000000 _bss_start
1c00dc4c g       .data	00000000 edata
1c002810 g     F .text	00000022 __rt_alloc_init_l1
1c005bc8  w    O .data	00000004 __rt_iodev_uart_baudrate
1c000174 g       .text	00000000 __rt_remote_enqueue_event
1c00db88 g     O .data	00000010 PMUState
1c005aa8 g       .data	00000000 _sdata
10000020 g       .l1cluster_g	00000000 __l1_end
1c0005c8 g       .text	00000000 __rt_hyper_handle_burst
1c002b0a g     F .text	00000132 rt_periph_copy
1c0041a2 g     F .text	00000038 __rt_putc_uart
1b000398 g     O .stack	00000800 __rt_fc_stack
00000010 g     O .data_tiny_l1	00000004 __rt_dma_last_pending
1c00013c g       .text	00000000 __rt_bridge_enqueue_event
1c00180a g     F .text	00000088 .hidden __extendsfdf2
1c004546 g     F .text	00000ab6 _prf
10000020 g       .l1cluster_g	00000000 _libgomp_start
1c00096c g     F .text	0000032e .hidden __umoddi3
1c002a18 g     F .text	000000f2 __rt_timer_handler
1c00de5c g     O .bss	00000004 __rt_alloc_l2
1b0013d0 g       .stack	00000000 stack
1c005be0 g     O .data	00000010 Y_output
1c000630 g     F .text	0000033c .hidden __udivdi3
1c00435e g     F .text	00000008 abort
1c002616 g     F .text	0000001a rt_event_get
1c00de68 g     O .bss	00000008 __rt_freq_domains
0000001c g       *ABS*	00000000 _l1_preload_size
1c00010c g       .text	00000000 _init
1c00dea0 g       .bss	00000000 _bss_end
1c005ac8  w    O .data	00000010 __rt_padframe_hyper
1c00242a g     F .text	0000001e __rt_bridge_set_available
1c00542c g       .text	00000000 __rt_dma_2d
1c0052b0 g       .text	00000000 __rt_pe_start
1c00de64 g     O .bss	00000004 first_delayed
0000038c g     O .data_tiny_fc	00000004 __rt_rtc_init_done
00000008 g       *ABS*	00000000 __NB_ACTIVE_PE
1c00375a g     F .text	00000048 pi_cluster_send_task_to_cl
1c002fd6 g     F .text	000000c2 __rt_pmu_cluster_power_up
1b000bd0 g       .stack	00000000 stack_start
1c001182 g     F .text	00000084 .hidden __gtsf2
00000004 g     O .data_tiny_l1	0000000c __rt_cluster_pool
00010000 g       *ABS*	00000000 __L1Cl
1c00514a g     F .text	00000088 __rt_uart_open
1c001d7a g     F .text	000000ea backpropagation
1c0021f6 g     F .text	00000022 __rt_utils_init
1c003660 g     F .text	000000fa pi_cluster_send_task_to_cl_async
1c005ab8  w    O .data	00000010 __rt_padframe_default
1c0042aa g     F .text	00000018 fputc_locked
1c005bd0 g     O .data	00000010 B_bias
1c0051d2 g     F .text	0000004c rt_uart_close
1c002796 g     F .text	0000004c rt_user_free
1c0054bc g       .init_array	00000000 __CTOR_LIST__
1c002c3c g     F .text	00000056 __rt_periph_wait_event
1c002cf0 g     F .text	0000004a rt_freq_set_and_get
1c0043e6 g     F .text	00000006 semihost_write0
1c002068  w    F .text	00000002 illegal_insn_handler_c
0000033c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_task
1c003492 g     F .text	00000070 __rt_cluster_push_fc_event
00000320 g     O .data_tiny_fc	00000004 __rt_hyper_end_task
1c0052b0 g       .text	00000000 __cluster_text_start
1c000080 g       .vectors	00000000 _start
1c00272e g     F .text	00000020 rt_user_alloc_init
00000000 g       *ABS*	00000000 __rt_config
00000334 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size
1c00dea0 g       .bss	00000000 _l1_preload_start_inL2
1c002218 g     F .text	00000032 __rt_fc_lock
10000020 g       .l1cluster_g	00000000 __l1_heap_start
1c00258a g     F .text	00000018 __rt_wait_event_prepare_blocking
1c00236e g     F .text	00000072 __rt_bridge_handle_notif
1c00045e g       .text	00000000 __rt_soc_evt_no_udma
1000001c g     O .l1cluster_g	00000004 __rt_cluster_fc_task_lock
00000340 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks
1c002652 g     F .text	00000024 rt_event_push
1c002468 g     F .text	0000001e __rt_bridge_clear_notif
00000014 g     O .data_tiny_l1	00000004 __rt_dma_first_pending
1c005b00 g     O .data	000000c0 __hal_debug_struct
1c00298c g     F .text	0000008c __rt_time_init
00080000 g       *ABS*	00000000 __L2
00000008 g       *ABS*	00000000 __rt_nb_pe
1c0000a0 g       .text	00000000 _entry
1c006380 g     O .data	00007800 W_weight
1c0026da g     F .text	0000002a __rt_wait_event
1c001940 g     F .text	00000278 cluster_fn
1c0030d8 g     F .text	000000ac __rt_pmu_init
1c00206a g     F .text	00000050 __rt_handle_illegal_instr
1c00411a g     F .text	00000010 memset
1c00380c g     F .text	00000058 __pi_hyper_copy_aligned
1c0018d6 g     F .text	0000006a main
1c003196 g     F .text	00000002 __rt_fll_deinit
1c0004a4 g       .text	00000000 udma_event_handler_end
1c00de60 g     O .bss	00000004 __rt_alloc_fc_tcdm
1c003d30 g     F .text	0000000a __rt_himax_init
1c001206 g     F .text	00000084 .hidden __ltsf2
1c0022b6 g     F .text	00000036 __rt_fc_cluster_unlock
00000318 g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat
1c004366 g     F .text	00000072 __rt_io_init
1c005ad8  w    O .data	00000010 __rt_padframe_hyper_gpio
00000000 g       *ABS*	00000000 __FETCH_ALL
1c0005b2 g       .text	00000000 __rt_hyper_handler
1c001c62 g     F .text	000000b6 validateLayer
1c005bcc  w    O .data	00000004 __rt_platform
1c0054fc g       .init_array	00000000 __CTOR_END__
1c00128a g     F .text	000001ec .hidden __mulsf3
1c0043ec g     F .text	00000006 semihost_exit
1c0054fc g       .fini_array	00000000 __DTOR_LIST__
1c002562 g     F .text	00000028 __rt_event_init
000002e0 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback_arg
1c0004c8 g       .text	00000000 pwm_event_handler
00000348 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size_2d
1c0042c2 g     F .text	00000028 _prf_locked
00000000 g       *ABS*	00000000 __USE_UART
1c003b7a g     F .text	00000006 __rt_hyper_resume_emu_task
1c002e56 g     F .text	000000de SetFllFrequency
1c003198 g     F .text	00000002 __rt_flls_constructor
1c0028f4 g     F .text	0000007a rt_event_push_delayed
1c00010c g       .text	00000000 _fini
1c002704 g     F .text	00000018 rt_event_wait
1c000090 g       .vectors	00000000 __rt_debug_struct_ptr
1c005580 g     O .rodata	00000100 .hidden __clz_tab
00000328 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_channel
1c001182 g     F .text	00000084 .hidden __gesf2
1c005408 g       .text	00000000 __rt_set_slave_stack
1c005bc4  w    O .data	00000004 __rt_fc_stack_size
1c001d18 g     F .text	00000062 cost_func
1c0003f4 g       .text	00000000 __rt_fc_socevents_handler
000002b8 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback
00000358 g     O .data_tiny_fc	00000034 dev_rtc
1c005aa8 g     O .data	00000010 Y_expected
1c000200 g       .text	00000000 __rt_call_external_c_function
1c00224a g     F .text	00000034 __rt_fc_unlock
00000004 g       .data_tiny_l1	00000000 _l1_preload_start
1c003bd2 g     F .text	00000086 __pi_gpio_handler
000002b0 g     O .data_tiny_fc	00000008 __rt_socevents_status
1c002486 g     F .text	0000003a __rt_bridge_printf_flush
1c00de24  w    O .bss	00000004 __rt_iodev
0000001c g     O .data_tiny_fc	00000014 __rt_sched
1c000000 g       .vectors	00000000 __irq_vector_base
1c00dc4c g       .data	00000000 _edata
00000000 g       *ABS*	00000000 __ZERO
1c002c92 g     F .text	0000005e __rt_periph_init
1c003d5e g     F .text	00000012 __rt_spim_init
1c0023e0 g     F .text	0000004a __rt_bridge_check_connection
1c00357a g     F .text	00000090 rt_cluster_call
00000800 g       *ABS*	00000000 __rt_stack_size
1c002018 g     F .text	00000004 pi_open_from_conf
ffffffff g       *ABS*	00000000 pulp__FC
1c003ce0 g     F .text	00000050 __rt_i2s_init
00000003 g       *ABS*	00000000 __rt_debug_init_config
1c00de78 g     O .bss	00000028 __rt_fc_cluster_data
1c0042ea g     F .text	00000074 exit
1c00271c g     F .text	00000012 __rt_event_sched_init
1c00177a g     F .text	00000090 .hidden __floatunsisf
0000034c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_length
1c0002b4 g       .text	00000000 udma_event_handler
1c003462 g     F .text	00000030 pi_cluster_close
1c003b80 g     F .text	00000002 __rt_hyper_resume_copy
00000354 g     O .data_tiny_fc	00000004 pwmEventsStatus
1c0021c6 g     F .text	00000030 __rt_cbsys_exec
0000ffe0 g       .l1cluster_g	00000000 __l1_heap_size
1c002dca g     F .text	0000008c __rt_pmu_cluster_power_down
0000031c g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat_size
1b000b98 g     O .stack	00000004 __rt_debug_config_trace
1c00de28  w    O .bss	00000004 __rt_iodev_uart_channel
1c0000a0 g       .text	00000000 _stext
1c00db9c g     O .data	00000004 PMURetentionState
ffffffff g       *ABS*	00000000 pulp__L1CL
1c0037a2 g     F .text	00000028 rt_padframe_set
1c00de70 g     O .bss	00000004 __rt_wakeup_use_fast
00000400 g       *ABS*	00000000 __rt_cl_master_stack_size
1c00412a g     F .text	0000001a strchr
1c0024c0 g     F .text	0000006e __rt_bridge_req_shutdown
1c00513a g     F .text	00000010 rt_uart_conf_init
1c0054bc g       .text	00000000 __cluster_text_end
1c005252 g     F .text	0000005c __rt_uart_init
1c00debc g       *ABS*	00000000 __l2_end
1c00360a g     F .text	00000056 rt_cluster_mount
1c003d4c g     F .text	00000012 __rt_rtc_init
1c00521e g     F .text	00000034 rt_uart_cluster_write
1c000098 g       .vectors	00000000 __rt_semihosting_call
1b000b9c g     O .stack	00000004 __rt_debug_config
1c000c9a g     F .text	000002ea .hidden __addsf3
1c00319a g     F .text	00000004 __rt_fll_set_freq
1c002188 g     F .text	0000003e __rt_cbsys_add
1c003502 g     F .text	0000003c __rt_cluster_new
1c004144 g     F .text	0000005e __rt_putc_debug_bridge
1c0054bc g       .text	00000000 _endtext
00000324 g     O .data_tiny_fc	00000004 __rt_hyper_current_task
ffffffff g       *ABS*	00000000 pulp__L1FC
1c00dba0 g     O .data	00000008 FllsFrequency
00000030 g     O .data_tiny_fc	00000280 periph_channels



Disassembly of section .vectors:

1c000000 <__irq_vector_base>:


#ifdef ARCHI_CORE_HAS_1_10
  j __rt_illegal_instr
#else
  j __rt_no_irq_handler
1c000000:	0940006f          	j	1c000094 <__rt_no_irq_handler>
#endif

  j __rt_no_irq_handler
1c000004:	0900006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000008:	08c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00000c:	0880006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000010:	0840006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000014:	0800006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000018:	07c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00001c:	0780006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000020:	0740006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000024:	0700006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000028:	06c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00002c:	0680006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000030:	0640006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000034:	0600006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000038:	05c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00003c:	0580006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000040:	0540006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000044:	0500006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000048:	04c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00004c:	0480006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000050:	0440006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000054:	0400006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000058:	03c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00005c:	0380006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000060:	0340006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000064:	0300006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000068:	02c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00006c:	0280006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000070:	0240006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000074:	0200006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000078:	01c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00007c:	0180006f          	j	1c000094 <__rt_no_irq_handler>

1c000080 <_start>:


  .org 0x80
  .global _start
_start:
  jal x0, _entry
1c000080:	0200006f          	j	1c0000a0 <_entry>


#ifndef __RT_MODE_BARE

  jal x0, __rt_illegal_instr
1c000084:	1c20006f          	j	1c000246 <__rt_illegal_instr>
	...

1c000090 <__rt_debug_struct_ptr>:
1c000090:	5b00                	lw	s0,48(a4)
1c000092:	1c00                	addi	s0,sp,560

1c000094 <__rt_no_irq_handler>:
  .word __hal_debug_struct

#endif

__rt_no_irq_handler:
  j __rt_no_irq_handler
1c000094:	0000006f          	j	1c000094 <__rt_no_irq_handler>

1c000098 <__rt_semihosting_call>:

#endif

  .global __rt_semihosting_call
__rt_semihosting_call:
  ebreak
1c000098:	00100073          	ebreak
  jr          ra
1c00009c:	00008067          	ret

Disassembly of section .text:

1c0000a0 <_entry>:
  csrw    0x7A1, x0
1c0000a0:	7a101073          	csrw	pcmr,zero
  csrr    a0, 0xF14
1c0000a4:	f1402573          	csrr	a0,mhartid
  andi    a1, a0, 0x1f
1c0000a8:	01f57593          	andi	a1,a0,31
  srli    a0, a0, 5
1c0000ac:	8115                	srli	a0,a0,0x5
  li      a2, ARCHI_FC_CID
1c0000ae:	02000613          	li	a2,32
  bne     a0, a2, __rt_pe_start
1c0000b2:	00c50463          	beq	a0,a2,1c0000ba <_entry+0x1a>
1c0000b6:	1fa0506f          	j	1c0052b0 <__cluster_text_start>
  la      t0, _bss_start
1c0000ba:	0000e297          	auipc	t0,0xe
1c0000be:	b9628293          	addi	t0,t0,-1130 # 1c00dc50 <_bss_start>
  la      t1, _bss_end
1c0000c2:	0000e317          	auipc	t1,0xe
1c0000c6:	dde30313          	addi	t1,t1,-546 # 1c00dea0 <_bss_end>
  sw      zero,0(t0)
1c0000ca:	0002a023          	sw	zero,0(t0)
  addi    t0, t0, 4
1c0000ce:	0291                	addi	t0,t0,4
  bltu    t0, t1, 1b
1c0000d0:	fe62ede3          	bltu	t0,t1,1c0000ca <_entry+0x2a>
  la   a0, __rt_fc_stack_size
1c0000d4:	00006517          	auipc	a0,0x6
1c0000d8:	af050513          	addi	a0,a0,-1296 # 1c005bc4 <__rt_fc_stack_size>
  lw   a0, 0(a0)
1c0000dc:	4108                	lw	a0,0(a0)
  la   x2, __rt_fc_stack
1c0000de:	ff000117          	auipc	sp,0xff000
1c0000e2:	2ba10113          	addi	sp,sp,698 # 1b000398 <__rt_fc_stack>
  add  x2, x2, a0
1c0000e6:	912a                	add	sp,sp,a0
  jal  x1, __rt_init
1c0000e8:	5a3010ef          	jal	ra,1c001e8a <__rt_init>
  addi  a0, x0, 0
1c0000ec:	00000513          	li	a0,0
  addi  a1, x0, 0
1c0000f0:	00000593          	li	a1,0
  la    t2, main
1c0000f4:	00001397          	auipc	t2,0x1
1c0000f8:	7e238393          	addi	t2,t2,2018 # 1c0018d6 <main>
  jalr  x1, t2
1c0000fc:	000380e7          	jalr	t2
  mv    s0, a0
1c000100:	842a                	mv	s0,a0
  jal  x1, __rt_deinit
1c000102:	6ef010ef          	jal	ra,1c001ff0 <__rt_deinit>
  mv   a0, s0
1c000106:	8522                	mv	a0,s0
  jal  x1, exit
1c000108:	1e2040ef          	jal	ra,1c0042ea <exit>

1c00010c <_fini>:
  ret
1c00010c:	8082                	ret

1c00010e <__rt_event_enqueue>:
  //   x10/a0: temporary register
  //   x11/a1: the event
  //   x12/a2: temporary register

  // First check if it is a normal event
  andi    x10, x11, 0x3
1c00010e:	0035f513          	andi	a0,a1,3
  bne     x10, x0, __rt_handle_special_event
1c000112:	02051063          	bnez	a0,1c000132 <__rt_handle_special_event>

  // Enqueue normal event
  la      x10, __rt_sched
1c000116:	e4000517          	auipc	a0,0xe4000
1c00011a:	f0650513          	addi	a0,a0,-250 # 1c <_l1_preload_size>
  sw      x0, RT_EVENT_T_NEXT(x11)
1c00011e:	0005a023          	sw	zero,0(a1)
  lw      x12, RT_SCHED_T_FIRST(x10)
1c000122:	4110                	lw	a2,0(a0)
  beqz    x12, __rt_no_first
1c000124:	c601                	beqz	a2,1c00012c <__rt_no_first>
  lw      x12, RT_SCHED_T_LAST(x10)
1c000126:	4150                	lw	a2,4(a0)
  sw      x11, RT_EVENT_T_NEXT(x12)
1c000128:	c20c                	sw	a1,0(a2)
  j       __rt_common
1c00012a:	a011                	j	1c00012e <__rt_common>

1c00012c <__rt_no_first>:

__rt_no_first:
  sw      x11, RT_SCHED_T_FIRST(x10)
1c00012c:	c10c                	sw	a1,0(a0)

1c00012e <__rt_common>:

__rt_common:
  sw      x11, RT_SCHED_T_LAST(x10)
1c00012e:	c14c                	sw	a1,4(a0)

1c000130 <enqueue_end>:

enqueue_end:
  jr          x9
1c000130:	8482                	jr	s1

1c000132 <__rt_handle_special_event>:

__rt_handle_special_event:
  li      x10, ~0x3
1c000132:	5571                	li	a0,-4
  and     x11, x11, x10
1c000134:	8de9                	and	a1,a1,a0
  lw      x12, PI_CALLBACK_T_ENTRY(x11)
1c000136:	41d0                	lw	a2,4(a1)
  lw      x10, PI_CALLBACK_T_ARG(x11)
1c000138:	4588                	lw	a0,8(a1)
  j       __rt_call_external_c_function
1c00013a:	a0d9                	j	1c000200 <__rt_call_external_c_function>

1c00013c <__rt_bridge_enqueue_event>:
    // to enqueue an event to the FC scheduler.

    .global __rt_bridge_enqueue_event
__rt_bridge_enqueue_event:

    sw  x8, -4(sp)
1c00013c:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c000140:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c000144:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c000148:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c00014c:	fec12623          	sw	a2,-20(sp)

    // Everything is done from C code
    la      x12, __rt_bridge_handle_notif
1c000150:	00002617          	auipc	a2,0x2
1c000154:	21e60613          	addi	a2,a2,542 # 1c00236e <__rt_bridge_handle_notif>
    jal     x9, __rt_call_external_c_function
1c000158:	0a8004ef          	jal	s1,1c000200 <__rt_call_external_c_function>

    lw  x8, -4(sp)
1c00015c:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c000160:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c000164:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c000168:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c00016c:	fec12603          	lw	a2,-20(sp)

    mret
1c000170:	30200073          	mret

1c000174 <__rt_remote_enqueue_event>:
    // The FC must get it and push it to the scheduler

    .global __rt_remote_enqueue_event
__rt_remote_enqueue_event:

    sw  x8, -4(sp)
1c000174:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c000178:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c00017c:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c000180:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c000184:	fec12623          	sw	a2,-20(sp)

#ifndef ARCHI_NB_CLUSTER
    li   x8, 1
1c000188:	4405                	li	s0,1
#else
    li   x8, ARCHI_NB_CLUSTER
#endif
    la   x9, __rt_fc_cluster_data
1c00018a:	0000e497          	auipc	s1,0xe
1c00018e:	cee48493          	addi	s1,s1,-786 # 1c00de78 <__rt_fc_cluster_data>

1c000192 <__rt_remote_enqueue_event_loop_cluster>:

    // Loop over the clusters to see if there is an event to push
__rt_remote_enqueue_event_loop_cluster:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c000192:	40cc                	lw	a1,4(s1)
    beq  a1, x0, __rt_remote_enqueue_event_loop_cluster_continue
1c000194:	02058d63          	beqz	a1,1c0001ce <__rt_remote_enqueue_event_loop_cluster_continue>

    // Everytime a task is finished, first check if we can update the queue head
    // as it is not updated by cluster side to avoid race conditions.
    // At least this task won t be there anymore after we update, and maybe even
    // more tasks, which is not an issue, as we compare against the head.
    lw   a1, RT_FC_CLUSTER_DATA_T_CLUSTER_POOL(x9)
1c000198:	48cc                	lw	a1,20(s1)
    lw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c00019a:	41c8                	lw	a0,4(a1)

    beq  a0, x0, __rt_cluster_pool_update_end
1c00019c:	00050e63          	beqz	a0,1c0001b8 <__rt_cluster_pool_update_end>

1c0001a0 <__rt_cluster_pool_update_loop>:

__rt_cluster_pool_update_loop:
    lw    a2, RT_CLUSTER_TASK_PENDING(a0)
1c0001a0:	5150                	lw	a2,36(a0)
    bnez  a2, __rt_cluster_pool_update_loop_end
1c0001a2:	e219                	bnez	a2,1c0001a8 <__rt_cluster_pool_update_loop_end>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c0001a4:	5108                	lw	a0,32(a0)
    bnez a0, __rt_cluster_pool_update_loop
1c0001a6:	fd6d                	bnez	a0,1c0001a0 <__rt_cluster_pool_update_loop>

1c0001a8 <__rt_cluster_pool_update_loop_end>:


__rt_cluster_pool_update_loop_end:
    
    beqz a0, __rt_cluster_pool_update_no_current
1c0001a8:	c501                	beqz	a0,1c0001b0 <__rt_cluster_pool_update_no_current>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c0001aa:	5108                	lw	a0,32(a0)
    sw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c0001ac:	c1c8                	sw	a0,4(a1)

    j    __rt_cluster_pool_update_end
1c0001ae:	a029                	j	1c0001b8 <__rt_cluster_pool_update_end>

1c0001b0 <__rt_cluster_pool_update_no_current>:

__rt_cluster_pool_update_no_current:

    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c0001b0:	0005a223          	sw	zero,4(a1)
    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_LAST_FC(a1)
1c0001b4:	0005a423          	sw	zero,8(a1)

1c0001b8 <__rt_cluster_pool_update_end>:




__rt_cluster_pool_update_end:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c0001b8:	40cc                	lw	a1,4(s1)

    lw   a2, RT_FC_CLUSTER_DATA_T_TRIG_ADDR(x9)
1c0001ba:	4890                	lw	a2,16(s1)
    sw   x0, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c0001bc:	0004a223          	sw	zero,4(s1)

    sw   x0, 0(a2)
1c0001c0:	00062023          	sw	zero,0(a2)

    la   x9, __rt_remote_enqueue_event_loop_cluster_continue
1c0001c4:	00000497          	auipc	s1,0x0
1c0001c8:	00a48493          	addi	s1,s1,10 # 1c0001ce <__rt_remote_enqueue_event_loop_cluster_continue>
    j    __rt_event_enqueue
1c0001cc:	b789                	j	1c00010e <__rt_event_enqueue>

1c0001ce <__rt_remote_enqueue_event_loop_cluster_continue>:

__rt_remote_enqueue_event_loop_cluster_continue:
    addi x8, x8, -1
1c0001ce:	147d                	addi	s0,s0,-1
    bgt  x8, x0, __rt_remote_enqueue_event_loop_next_cluster
1c0001d0:	00804e63          	bgtz	s0,1c0001ec <__rt_remote_enqueue_event_loop_next_cluster>



    lw  x8, -4(sp)
1c0001d4:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c0001d8:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c0001dc:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c0001e0:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c0001e4:	fec12603          	lw	a2,-20(sp)

    mret
1c0001e8:	30200073          	mret

1c0001ec <__rt_remote_enqueue_event_loop_next_cluster>:

__rt_remote_enqueue_event_loop_next_cluster:
    la   x9, __rt_fc_cluster_data
1c0001ec:	0000e497          	auipc	s1,0xe
1c0001f0:	c8c48493          	addi	s1,s1,-884 # 1c00de78 <__rt_fc_cluster_data>
    li   a1, RT_FC_CLUSTER_DATA_T_SIZEOF
1c0001f4:	02800593          	li	a1,40
    mul  a1, x8, a1
1c0001f8:	02b405b3          	mul	a1,s0,a1
    add  x9, x9, a1
1c0001fc:	94ae                	add	s1,s1,a1
    j __rt_remote_enqueue_event_loop_cluster
1c0001fe:	bf51                	j	1c000192 <__rt_remote_enqueue_event_loop_cluster>

1c000200 <__rt_call_external_c_function>:
#endif

  .global __rt_call_external_c_function
__rt_call_external_c_function:

    add  sp, sp, -128
1c000200:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c000202:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c000204:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c000206:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c000208:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c00020a:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c00020c:	ca1e                	sw	t2,20(sp)
    sw   a3, 0x24(sp)
1c00020e:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c000210:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c000212:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c000214:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c000216:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c000218:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c00021a:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c00021c:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c00021e:	c6fe                	sw	t6,76(sp)

    jalr ra, a2
1c000220:	000600e7          	jalr	a2

    lw   ra, 0x00(sp)
1c000224:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c000226:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c000228:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c00022a:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c00022c:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c00022e:	43d2                	lw	t2,20(sp)
    lw   a3, 0x24(sp)
1c000230:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c000232:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c000234:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c000236:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c000238:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c00023a:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c00023c:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c00023e:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c000240:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c000242:	6109                	addi	sp,sp,128

    jr   x9
1c000244:	8482                	jr	s1

1c000246 <__rt_illegal_instr>:

  .section .text
  
    .global __rt_illegal_instr
__rt_illegal_instr:
    sw   ra, -4(sp)
1c000246:	fe112e23          	sw	ra,-4(sp)
    sw   a0, -8(sp)
1c00024a:	fea12c23          	sw	a0,-8(sp)
    la   a0, __rt_handle_illegal_instr
1c00024e:	00002517          	auipc	a0,0x2
1c000252:	e1c50513          	addi	a0,a0,-484 # 1c00206a <__rt_handle_illegal_instr>
    jal  ra, __rt_call_c_function
1c000256:	010000ef          	jal	ra,1c000266 <__rt_call_c_function>
    lw   ra, -4(sp)
1c00025a:	ffc12083          	lw	ra,-4(sp)
    lw   a0, -8(sp)
1c00025e:	ff812503          	lw	a0,-8(sp)
#if PULP_CORE == CORE_RISCV_V4
    mret
1c000262:	30200073          	mret

1c000266 <__rt_call_c_function>:
#endif


__rt_call_c_function:

    add  sp, sp, -128
1c000266:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c000268:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c00026a:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c00026c:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c00026e:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c000270:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c000272:	ca1e                	sw	t2,20(sp)
    sw   a1, 0x1C(sp)
1c000274:	ce2e                	sw	a1,28(sp)
    sw   a2, 0x20(sp)
1c000276:	d032                	sw	a2,32(sp)
    sw   a3, 0x24(sp)
1c000278:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c00027a:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c00027c:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c00027e:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c000280:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c000282:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c000284:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c000286:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c000288:	c6fe                	sw	t6,76(sp)

    jalr ra, a0
1c00028a:	000500e7          	jalr	a0

    lw   ra, 0x00(sp)
1c00028e:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c000290:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c000292:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c000294:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c000296:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c000298:	43d2                	lw	t2,20(sp)
    lw   a1, 0x1C(sp)
1c00029a:	45f2                	lw	a1,28(sp)
    lw   a2, 0x20(sp)
1c00029c:	5602                	lw	a2,32(sp)
    lw   a3, 0x24(sp)
1c00029e:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c0002a0:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c0002a2:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c0002a4:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c0002a6:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c0002a8:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c0002aa:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c0002ac:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c0002ae:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c0002b0:	6109                	addi	sp,sp,128

    jr   ra
1c0002b2:	8082                	ret

1c0002b4 <udma_event_handler>:

  .global udma_event_handler
udma_event_handler:

  // Dequeue the transfer which have just finished and mark it as done
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0002b4:	4080                	lw	s0,0(s1)
  lw   x11, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)   // This is used later on, just put here to fill the slot
1c0002b6:	448c                	lw	a1,8(s1)
  beq  x8, x0, __rt_udma_no_copy                       // Special case where there is no copy, just register the event in the bitfield
1c0002b8:	08040f63          	beqz	s0,1c000356 <__rt_udma_no_copy>
  lw   x12, RT_PERIPH_COPY_T_REPEAT(x8)
1c0002bc:	4c50                	lw	a2,28(s0)
  lw   x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0002be:	4848                	lw	a0,20(s0)
  bne  x12, x0, repeat_transfer
1c0002c0:	04061f63          	bnez	a2,1c00031e <dmaCmd>
  sw   x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0002c4:	c088                	sw	a0,0(s1)
  
  // Handle any special end-of-transfer control
  lw       x10, RT_PERIPH_COPY_T_CTRL(x8)
1c0002c6:	4448                	lw	a0,12(s0)
  bnez     x10, handle_special_end
1c0002c8:	e15d                	bnez	a0,1c00036e <handle_special_end>

1c0002ca <resume_after_special_end>:
resume_after_special_end:


  // Now check if there are some transfers enqueued in the SW FIFO to be enqueued to the UDMA
  beq x11, x0, checkTask
1c0002ca:	02058f63          	beqz	a1,1c000308 <checkTask>

  // x9 contains the pointer to the channel and x11 the first copy

  // Update the FIFO pointers and just copy from node to UDMA
  lw  x12, RT_PERIPH_COPY_T_ENQUEUE_CALLBACK(x11)
1c0002ce:	4990                	lw	a2,16(a1)
  lw  x10, RT_PERIPH_COPY_T_NEXT(x11)
1c0002d0:	49c8                	lw	a0,20(a1)
  beqz x12, __rt_udma_call_enqueue_callback_resume
1c0002d2:	c611                	beqz	a2,1c0002de <__rt_udma_call_enqueue_callback_resume>

  la  x9, __rt_udma_call_enqueue_callback_resume
1c0002d4:	00000497          	auipc	s1,0x0
1c0002d8:	00a48493          	addi	s1,s1,10 # 1c0002de <__rt_udma_call_enqueue_callback_resume>
  jr  x12
1c0002dc:	8602                	jr	a2

1c0002de <__rt_udma_call_enqueue_callback_resume>:

__rt_udma_call_enqueue_callback_resume:
  lw  x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0002de:	44d0                	lw	a2,12(s1)
  sw  x10, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)
1c0002e0:	c488                	sw	a0,8(s1)
  lw  x10, RT_PERIPH_COPY_T_ADDR(x11)
1c0002e2:	4188                	lw	a0,0(a1)
  lw  x9, RT_PERIPH_COPY_T_SIZE(x11)
1c0002e4:	41c4                	lw	s1,4(a1)
  sw  x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0002e6:	c208                	sw	a0,0(a2)
  sw  x9, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0002e8:	c244                	sw	s1,4(a2)

  lw  x9, RT_PERIPH_COPY_T_CTRL(x11)
1c0002ea:	45c4                	lw	s1,12(a1)
  andi x9, x9, (1<<RT_PERIPH_COPY_CTRL_TYPE_WIDTH)-1
1c0002ec:	88bd                	andi	s1,s1,15
  li  x10, RT_PERIPH_COPY_SPECIAL_ENQUEUE_THRESHOLD
1c0002ee:	4515                	li	a0,5
  blt x9, x10, transfer_resume
1c0002f0:	00a4ca63          	blt	s1,a0,1c000304 <transfer_resume>
  li          x10, RT_PERIPH_COPY_HYPER
  beq         x9, x10, hyper
  li          x10, RT_PERIPH_COPY_FC_TCDM
  beq         x9, x10, fc_tcdm
#else
  p.beqimm      x9, RT_PERIPH_COPY_HYPER, hyper
1c0002f4:	0064a463          	p.beqimm	s1,6,1c0002fc <dual>
  p.beqimm      x9, RT_PERIPH_COPY_FC_TCDM, fc_tcdm
1c0002f8:	0074a263          	p.beqimm	s1,7,1c0002fc <dual>

1c0002fc <dual>:
#ifdef RV_ISA_RV32
  li    x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and   x9, x12, x10
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
#else
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
1c0002fc:	51c8                	lw	a0,36(a1)
  p.bclr  x9, x12, 0, UDMA_CHANNEL_SIZE_LOG2
1c0002fe:	c04634b3          	p.bclr	s1,a2,0,4
#endif
  sw    x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c000302:	d088                	sw	a0,32(s1)

1c000304 <transfer_resume>:
#endif

transfer_resume:
  lw  x10, RT_PERIPH_COPY_T_CFG(x11)
1c000304:	4588                	lw	a0,8(a1)
  sw  x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c000306:	c608                	sw	a0,8(a2)

1c000308 <checkTask>:

checkTask:

  // Check if we have a DMA transfer from L2 to L1   
  //lw          x10, RT_PERIPH_COPY_T_DMACMD(x8)           // Not null if we must transfer
  lw          x11, RT_PERIPH_COPY_T_EVENT(x8)             // Read this in advance to fill the slot, it is used later on in case there is no DMA command
1c000308:	4c0c                	lw	a1,24(s0)

  //bne         x10, zero, dmaCmd
  la          x9, udma_event_handler_end
1c00030a:	00000497          	auipc	s1,0x0
1c00030e:	19a48493          	addi	s1,s1,410 # 1c0004a4 <udma_event_handler_end>
  bne         x11, zero, __rt_event_enqueue
1c000312:	00058463          	beqz	a1,1c00031a <checkTask+0x12>
1c000316:	df9ff06f          	j	1c00010e <__rt_event_enqueue>

  // Loop again in case there are still events in the FIFO
  j udma_event_handler_end
1c00031a:	18a0006f          	j	1c0004a4 <udma_event_handler_end>

1c00031e <dmaCmd>:
//   x12 : number of bytes to repeat
repeat_transfer:

#ifdef ARCHI_UDMA_HAS_HYPER

  lw      x11, RT_PERIPH_CHANNEL_T_BASE(x9)
1c00031e:	44cc                	lw	a1,12(s1)
#ifdef RV_ISA_RV32
  li      x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and     x9, x11, x10
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
#else
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c000320:	5048                	lw	a0,36(s0)
  p.bclr  x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c000322:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add     x10, x10, x12
1c000326:	9532                	add	a0,a0,a2
  sw      x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c000328:	d088                	sw	a0,32(s1)
  sw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c00032a:	d048                	sw	a0,36(s0)

  lw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c00032c:	4008                	lw	a0,0(s0)
  lw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c00032e:	5004                	lw	s1,32(s0)
  add     x10, x10, x12
1c000330:	9532                	add	a0,a0,a2
  sub     x9, x9, x12
1c000332:	8c91                	sub	s1,s1,a2
  blt     x12, x9, not_last
1c000334:	00964963          	blt	a2,s1,1c000346 <not_last>
  mv      x12, x9
1c000338:	8626                	mv	a2,s1
  sw      x0, RT_PERIPH_COPY_T_REPEAT(x8)
1c00033a:	00042e23          	sw	zero,28(s0)
  beq     x12, x0, udma_event_handler_end
1c00033e:	00061463          	bnez	a2,1c000346 <not_last>
1c000342:	1620006f          	j	1c0004a4 <udma_event_handler_end>

1c000346 <not_last>:

not_last:
  sw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c000346:	c008                	sw	a0,0(s0)
  sw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c000348:	d004                	sw	s1,32(s0)
  sw      x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c00034a:	c188                	sw	a0,0(a1)
  sw      x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c00034c:	c1d0                	sw	a2,4(a1)

  li      x10, UDMA_CHANNEL_CFG_EN
1c00034e:	4541                	li	a0,16
  sw      x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c000350:	c588                	sw	a0,8(a1)

#endif

  j           udma_event_handler_end
1c000352:	1520006f          	j	1c0004a4 <udma_event_handler_end>

1c000356 <__rt_udma_no_copy>:




__rt_udma_no_copy:
  la      x9, __rt_socevents_status
1c000356:	e4000497          	auipc	s1,0xe4000
1c00035a:	f5a48493          	addi	s1,s1,-166 # 2b0 <__rt_socevents_status>
  lw      x8, 0(x9)
1c00035e:	4080                	lw	s0,0(s1)
  li      x11, 1
1c000360:	4585                	li	a1,1
  sll     x10, x11, x10
1c000362:	00a59533          	sll	a0,a1,a0
  or      x8, x8, x10
1c000366:	8c49                	or	s0,s0,a0
  sw      x8, 0(x9)
1c000368:	c080                	sw	s0,0(s1)
  j udma_event_handler_end
1c00036a:	13a0006f          	j	1c0004a4 <udma_event_handler_end>

1c00036e <handle_special_end>:
  li          x12, RT_PERIPH_COPY_I2C_STEP1
  beq         x10, x12, i2c_step1
  li          x12, RT_PERIPH_COPY_I2C_STEP2
  beq         x10, x12, i2c_step2
#else
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP1, i2c_step1  
1c00036e:	04352463          	p.beqimm	a0,3,1c0003b6 <i2c_step1>
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP2, i2c_step2
1c000372:	06452063          	p.beqimm	a0,4,1c0003d2 <i2c_step2>
#endif

  j           resume_after_special_end
1c000376:	bf91                	j	1c0002ca <resume_after_special_end>

1c000378 <spim_step3>:


spim_step3:
  // The current copy was enqueued to configure spi, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c000378:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c00037a:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00037c:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c00037e:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000380:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c000382:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL2(x8)
1c000384:	5448                	lw	a0,44(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c000386:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c000388:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c00038a:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c00038c:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c00038e:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c000390:	1140006f          	j	1c0004a4 <udma_event_handler_end>

1c000394 <spim_step2>:

spim_step2:
  // Now that the user data has been pushed, we must push an EOT command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c000394:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000398:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c00039a:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00039c:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c00039e:	4060                	lw	s0,68(s0)
  li          x12, SPI_CMD_EOT(0)
1c0003a0:	90000637          	lui	a2,0x90000
  sw          x12, 0(x8)
1c0003a4:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003a6:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0003a8:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 4
1c0003aa:	4511                	li	a0,4
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0003ac:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c0003ae:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0003b0:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0003b2:	0f20006f          	j	1c0004a4 <udma_event_handler_end>

1c0003b6 <i2c_step1>:
 */

i2c_step1:
  // The current copy was enqueued to configure i2c, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c0003b6:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c0003b8:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003ba:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0003bc:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003be:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003c0:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_ADDR(x8)
1c0003c2:	4008                	lw	a0,0(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0003c4:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c0003c6:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0003c8:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c0003ca:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0003cc:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0003ce:	0d60006f          	j	1c0004a4 <udma_event_handler_end>

1c0003d2 <i2c_step2>:

i2c_step2:
  // Now that the user data has been pushed, we must push a STOP command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c0003d2:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003d6:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0003d8:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003da:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c0003dc:	4060                	lw	s0,68(s0)
  li          x12, I2C_CMD_STOP
1c0003de:	02000613          	li	a2,32
  sw          x12, 0(x8)
1c0003e2:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003e4:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0003e6:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 1
1c0003e8:	4505                	li	a0,1
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0003ea:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c0003ec:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0003ee:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0003f0:	0b40006f          	j	1c0004a4 <udma_event_handler_end>

1c0003f4 <__rt_fc_socevents_handler>:

  .global __rt_fc_socevents_handler
  .extern pwm_event_handler
__rt_fc_socevents_handler:
// The stack is first adjusted to have stack-based load/store compressed
  add sp, sp, -128
1c0003f4:	7119                	addi	sp,sp,-128
  sw  x8, 0(sp)
1c0003f6:	c022                	sw	s0,0(sp)
  sw  x9, 4(sp)
1c0003f8:	c226                	sw	s1,4(sp)
  sw  x10, 8(sp)
1c0003fa:	c42a                	sw	a0,8(sp)
  sw  x11, 12(sp)
1c0003fc:	c62e                	sw	a1,12(sp)
  sw  x12, 16(sp)
1c0003fe:	c832                	sw	a2,16(sp)


  // Pop one element from the FIFO
  li  x8, ARCHI_EU_ADDR + EU_SOC_EVENTS_AREA_OFFSET + EU_SOC_EVENTS_CURRENT_EVENT
1c000400:	00201437          	lui	s0,0x201
1c000404:	f0040413          	addi	s0,s0,-256 # 200f00 <__L2+0x180f00>
  lw  x8, 0(x8)
1c000408:	4000                	lw	s0,0(s0)

  // Now that we popped the element, we can clear the soc event FIFO event as the FIFO is generating
  // an event as soon as the FIFO is not empty
  li  x9, 1<<PULP_SOC_EVENTS_EVENT
1c00040a:	080004b7          	lui	s1,0x8000
  li  x10, ARCHI_EU_DEMUX_ADDR + EU_CORE_BUFFER_CLEAR
1c00040e:	00204537          	lui	a0,0x204
1c000412:	02850513          	addi	a0,a0,40 # 204028 <__L2+0x184028>
  sw  x9, 0(x10)
1c000416:	c104                	sw	s1,0(a0)
  // Due to a HW bug in the core on Gap, we have to load this value early
#ifdef CONFIG_NO_FC_TINY
  la    x12, __rt_hyper_udma_handle
  lw    x12, 0(x12)
#else
  lw    x12, %tiny(__rt_hyper_udma_handle)(x0)
1c000418:	30802603          	lw	a2,776(zero) # 308 <__rt_hyper_udma_handle>
#endif
#endif

  // Extract ID part
  p.extractu x10, x8, EU_SOC_EVENTS_EVENT_MASK_BITS-1, EU_SOC_EVENTS_EVENT_MASK_OFFSET
1c00041c:	ce041533          	p.extractu	a0,s0,7,0

#ifdef ARCHI_UDMA_HAS_HYPER
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0)), __rt_fc_socevents_not_hyper_rx
1c000420:	00653363          	p.bneimm	a0,6,1c000426 <__rt_fc_socevents_not_hyper_rx>
  jr x12
1c000424:	8602                	jr	a2

1c000426 <__rt_fc_socevents_not_hyper_rx>:

__rt_fc_socevents_not_hyper_rx:
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0))+1, __rt_fc_socevents_not_hyper_tx
1c000426:	00753363          	p.bneimm	a0,7,1c00042c <__rt_fc_socevents_not_hyper_tx>
  jr x12
1c00042a:	8602                	jr	a2

1c00042c <__rt_fc_socevents_not_hyper_tx>:
#endif

__rt_fc_socevents_not_hyper_tx:

  // UDMA CHANNEL EVENTS
  li x9, ARCHI_SOC_EVENT_UDMA_NB_EVT
1c00042c:	44cd                	li	s1,19
  bge x10, x9, __rt_soc_evt_no_udma_channel
1c00042e:	00955c63          	ble	s1,a0,1c000446 <__rt_soc_evt_no_udma_channel>
  andi   x8, x10, 1
  srli   x10, x10, 1
  or     x10, x10, x8
#endif

  la     x8, periph_channels
1c000432:	e4000417          	auipc	s0,0xe4000
1c000436:	bfe40413          	addi	s0,s0,-1026 # 30 <periph_channels>
  slli   x9, x10, RT_PERIPH_CHANNEL_T_SIZEOF_LOG2
1c00043a:	00551493          	slli	s1,a0,0x5
  add    x9, x9, x8
1c00043e:	94a2                	add	s1,s1,s0

  lw   x11, RT_PERIPH_CHANNEL_T_CALLBACK(x9)
1c000440:	4ccc                	lw	a1,28(s1)
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000442:	4080                	lw	s0,0(s1)

  jr   x11
1c000444:	8582                	jr	a1

1c000446 <__rt_soc_evt_no_udma_channel>:


__rt_soc_evt_no_udma_channel:

  li x9, ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT + ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT
1c000446:	44f9                	li	s1,30
  bge x10, x9, __rt_soc_evt_no_udma
1c000448:	00955b63          	ble	s1,a0,1c00045e <__rt_soc_evt_no_udma>

  addi x8, x10, -ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT
1c00044c:	fec50413          	addi	s0,a0,-20
  slli x11, x8, 2
1c000450:	00241593          	slli	a1,s0,0x2
  la   x12, __rt_udma_extra_callback
  p.lw x12, x12(x11)
  la   x9, __rt_udma_extra_callback_arg
  p.lw x11, x9(x11)
#else
  lw   x12, %tiny(__rt_udma_extra_callback)(x11)
1c000454:	2b85a603          	lw	a2,696(a1)
  lw   x11, %tiny(__rt_udma_extra_callback_arg)(x11)
1c000458:	2e05a583          	lw	a1,736(a1)
#endif

  jr   x12
1c00045c:	8602                	jr	a2

1c00045e <__rt_soc_evt_no_udma>:

  .global __rt_soc_evt_no_udma
__rt_soc_evt_no_udma:
#ifdef RT_CONFIG_GPIO_ENABLED
  // GPIO EVENT
  li      x9, ARCHI_SOC_EVENT_GPIO
1c00045e:	02a00493          	li	s1,42
  beq     x10, x9, __rt_gpio_handler
1c000462:	00951463          	bne	a0,s1,1c00046a <__rt_soc_evt_no_udma+0xc>
1c000466:	0860006f          	j	1c0004ec <__rt_gpio_handler>
#endif

  li      x9, ARCHI_SOC_EVENT_RTC_IRQ
1c00046a:	02c00493          	li	s1,44
  beq     x9, x10, rtc_event_handler
1c00046e:	04a48363          	beq	s1,a0,1c0004b4 <rtc_event_handler>

1c000472 <__rt_soc_evt_pwm>:


// pwm event handler
//x9 : nb of event that will be used by handler
__rt_soc_evt_pwm:
  li x11, ARCHI_SOC_EVENT_ADV_TIMER_NB_EVT-1 // 3
1c000472:	458d                	li	a1,3
  addi x9, x11, ARCHI_SOC_EVENT_ADV_TIMER_FIRST_EVT //3+38=41
1c000474:	02658493          	addi	s1,a1,38
  sub x9, x9, x10 // 41 - 56
1c000478:	8c89                	sub	s1,s1,a0
  bgt x9, x11, __rt_soc_evt_store // if > 3 not for pwm
1c00047a:	0095c663          	blt	a1,s1,1c000486 <__rt_soc_evt_store>
  blt x9, x0,  __rt_soc_evt_store // if > 3 not for pwm
1c00047e:	0004c463          	bltz	s1,1c000486 <__rt_soc_evt_store>
  j pwm_event_handler
1c000482:	0460006f          	j	1c0004c8 <pwm_event_handler>

1c000486 <__rt_soc_evt_store>:


__rt_soc_evt_store:
  // If the event is not handled, store it in the soc event status mask
  la      x9, __rt_socevents_status
1c000486:	e4000497          	auipc	s1,0xe4000
1c00048a:	e2a48493          	addi	s1,s1,-470 # 2b0 <__rt_socevents_status>
  li      x11, 32
1c00048e:	02000593          	li	a1,32
  blt     x10, x11, socevents_set
1c000492:	00b54463          	blt	a0,a1,1c00049a <socevents_set>
  addi    x9, x9, 4
1c000496:	0491                	addi	s1,s1,4
  addi    x10, x10, -32
1c000498:	1501                	addi	a0,a0,-32

1c00049a <socevents_set>:

socevents_set:
  lw      x11, 0(x9)
1c00049a:	408c                	lw	a1,0(s1)
  p.bsetr x12, x11, x10
1c00049c:	80a5c633          	p.bsetr	a2,a1,a0
  sw      x12, 0(x9)
1c0004a0:	c090                	sw	a2,0(s1)
  j       udma_event_handler_end
1c0004a2:	a009                	j	1c0004a4 <udma_event_handler_end>

1c0004a4 <udma_event_handler_end>:

  .global udma_event_handler_end
udma_event_handler_end:
  lw  x8, 0(sp)
1c0004a4:	4402                	lw	s0,0(sp)
  lw  x9, 4(sp)
1c0004a6:	4492                	lw	s1,4(sp)
  lw  x10, 8(sp)
1c0004a8:	4522                	lw	a0,8(sp)
  lw  x11, 12(sp)
1c0004aa:	45b2                	lw	a1,12(sp)
  lw  x12, 16(sp)
1c0004ac:	4642                	lw	a2,16(sp)
  add sp, sp, 128
1c0004ae:	6109                	addi	sp,sp,128
  mret
1c0004b0:	30200073          	mret

1c0004b4 <rtc_event_handler>:


rtc_event_handler:
  lw    x11, __rtc_handler
1c0004b4:	e4000597          	auipc	a1,0xe4000
1c0004b8:	edc5a583          	lw	a1,-292(a1) # 390 <__rtc_handler>
  la    x9, udma_event_handler_end
1c0004bc:	00000497          	auipc	s1,0x0
1c0004c0:	fe848493          	addi	s1,s1,-24 # 1c0004a4 <udma_event_handler_end>
  j   __rt_event_enqueue
1c0004c4:	c4bff06f          	j	1c00010e <__rt_event_enqueue>

1c0004c8 <pwm_event_handler>:
#include "archi/eu/eu_v3.h"

  .global pwm_event_handler
  .extern pwmEventsStatus
pwm_event_handler:
  la   x10, pwmEventsStatus
1c0004c8:	e4000517          	auipc	a0,0xe4000
1c0004cc:	e8c50513          	addi	a0,a0,-372 # 354 <pwmEventsStatus>
  addi  x11, x0, 1
1c0004d0:	00100593          	li	a1,1
  lw   x8, 0(x10)
1c0004d4:	4100                	lw	s0,0(a0)
  p.insertr x8, x11, x9
1c0004d6:	8095a433          	p.insertr	s0,a1,s1
  sw   x8, 0(x10)
1c0004da:	c100                	sw	s0,0(a0)

  // continue with sw event raising
  li   x9, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (PLP_RT_NOTIF_EVENT << 2)
1c0004dc:	002044b7          	lui	s1,0x204
1c0004e0:	10c48493          	addi	s1,s1,268 # 20410c <__L2+0x18410c>
  li   x10, -1
1c0004e4:	557d                	li	a0,-1
  sw   x10, 0(x9)
1c0004e6:	c088                	sw	a0,0(s1)

  j udma_event_handler_end
1c0004e8:	fbdff06f          	j	1c0004a4 <udma_event_handler_end>

1c0004ec <__rt_gpio_handler>:
  bnez     x8, __rt_gpio_ff1_loop
#endif

#else
  .extern __pi_gpio_handler
  mv        x11, x8
1c0004ec:	85a2                	mv	a1,s0
  la        x12, __pi_gpio_handler
1c0004ee:	00003617          	auipc	a2,0x3
1c0004f2:	6e460613          	addi	a2,a2,1764 # 1c003bd2 <__pi_gpio_handler>
  la        x9, __rt_gpio_handler_end
1c0004f6:	00000497          	auipc	s1,0x0
1c0004fa:	00c48493          	addi	s1,s1,12 # 1c000502 <__rt_gpio_handler_end>
  j         __rt_call_external_c_function
1c0004fe:	d03ff06f          	j	1c000200 <__rt_call_external_c_function>

1c000502 <__rt_gpio_handler_end>:

  mret

#else

  j udma_event_handler_end
1c000502:	fa3ff06f          	j	1c0004a4 <udma_event_handler_end>

1c000506 <__rt_hyper_handle_copy>:
#if PULP_CHIP == CHIP_GAP8_REVC

  // x9: channel, x10: event, x8,x11,x12:temp
  .global __rt_hyper_handle_copy
__rt_hyper_handle_copy:
  sw  x8, -4(sp)
1c000506:	fe812e23          	sw	s0,-4(sp)
  add sp, sp, -128
1c00050a:	7119                	addi	sp,sp,-128

#ifdef CONFIG_NO_FC_TINY
  la    x12, __rt_hyper_pending_repeat
  lw    x12, 0(x12)
#else
  lw    x12, %tiny(__rt_hyper_pending_repeat)(x0)
1c00050c:	31802603          	lw	a2,792(zero) # 318 <__rt_hyper_pending_repeat>
#endif
  beqz      x12, __rt_hyper_handle_copy_end
1c000510:	c229                	beqz	a2,1c000552 <__rt_hyper_handle_copy_end>

1c000512 <__rt_hyper_repeat_copy>:

#ifdef CONFIG_NO_FC_TINY
  la        x11, __rt_hyper_pending_base
  lw        x11, 0(x11)
#else
  lw        x11, %tiny(__rt_hyper_pending_base)(x0)
1c000512:	30c02583          	lw	a1,780(zero) # 30c <__rt_hyper_pending_base>
#else
#ifdef CONFIG_NO_FC_TINY
  la        x10, __rt_hyper_pending_hyper_addr
  lw        x10, 0(x10)
#else
  lw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c000516:	31002503          	lw	a0,784(zero) # 310 <__rt_hyper_pending_hyper_addr>
#endif
  p.bclr    x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c00051a:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add       x10, x10, x12
1c00051e:	9532                	add	a0,a0,a2
  sw        x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c000520:	d088                	sw	a0,32(s1)
#ifdef CONFIG_NO_FC_TINY
  la        x10, __rt_hyper_pending_hyper_addr
  sw        x10, 0(x10)
#else
  sw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c000522:	30a02823          	sw	a0,784(zero) # 310 <__rt_hyper_pending_hyper_addr>
  la        x10, __rt_hyper_pending_addr
  lw        x10, 0(x10)
  la        x9, __rt_hyper_pending_repeat_size
  lw        x9, 0(x9)
#else
  lw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c000526:	31402503          	lw	a0,788(zero) # 314 <__rt_hyper_pending_addr>
  lw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c00052a:	31c02483          	lw	s1,796(zero) # 31c <__rt_hyper_pending_repeat_size>
#endif
  add       x10, x10, x12
1c00052e:	9532                	add	a0,a0,a2
  sub       x9, x9, x12
1c000530:	8c91                	sub	s1,s1,a2
  blt       x12, x9, __rt_hyper_repeat_copy_not_last
1c000532:	00964763          	blt	a2,s1,1c000540 <__rt_hyper_repeat_copy_not_last>
  mv        x12, x9
1c000536:	8626                	mv	a2,s1
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_repeat
  sw        x0, 0(x8)
#else
  sw        x0, %tiny(__rt_hyper_pending_repeat)(x0)
1c000538:	30002c23          	sw	zero,792(zero) # 318 <__rt_hyper_pending_repeat>
#endif
  beq       x12, x0, udma_event_handler_end_hyper
1c00053c:	04060e63          	beqz	a2,1c000598 <udma_event_handler_end_hyper>

1c000540 <__rt_hyper_repeat_copy_not_last>:
  la        x8, __rt_hyper_pending_addr
  sw        x10, 0(x8)
  la        x8, __rt_hyper_pending_repeat_size
  sw        x9, 0(x8)
#else
  sw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c000540:	30a02a23          	sw	a0,788(zero) # 314 <__rt_hyper_pending_addr>
  sw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c000544:	30902e23          	sw	s1,796(zero) # 31c <__rt_hyper_pending_repeat_size>
#endif
  sw        x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c000548:	c188                	sw	a0,0(a1)
  sw        x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c00054a:	c1d0                	sw	a2,4(a1)

  li        x10, UDMA_CHANNEL_CFG_EN
1c00054c:	4541                	li	a0,16
  sw        x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c00054e:	c588                	sw	a0,8(a1)

  j         udma_event_handler_end_hyper
1c000550:	a0a1                	j	1c000598 <udma_event_handler_end_hyper>

1c000552 <__rt_hyper_handle_copy_end>:
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_end_task
  lw        x11, 0(x8)
  sw        x0, 0(x8)
#else
  lw        x11, %tiny(__rt_hyper_end_task)(x0)
1c000552:	32002583          	lw	a1,800(zero) # 320 <__rt_hyper_end_task>
  sw        x0, %tiny(__rt_hyper_end_task)(x0)
1c000556:	32002023          	sw	zero,800(zero) # 320 <__rt_hyper_end_task>
#endif
  beqz      x11, __rt_hyper_handle_emu_task
1c00055a:	c589                	beqz	a1,1c000564 <__rt_hyper_handle_emu_task>
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_current_task
  sw        x0, 0(x8)
#else
  sw        x0, %tiny(__rt_hyper_current_task)(x0)
1c00055c:	32002223          	sw	zero,804(zero) # 324 <__rt_hyper_current_task>
#endif
  jal       x9, __rt_event_enqueue
1c000560:	bafff4ef          	jal	s1,1c00010e <__rt_event_enqueue>

1c000564 <__rt_hyper_handle_emu_task>:
__rt_hyper_handle_emu_task:
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_emu_task
  lw        x10, 0(x8)
#else
  lw        x10, %tiny(__rt_hyper_pending_emu_task)(x0)
1c000564:	33c02503          	lw	a0,828(zero) # 33c <__rt_hyper_pending_emu_task>
#endif
  beqz      x10, __rt_hyper_handle_pending_tasks
1c000568:	c919                	beqz	a0,1c00057e <__rt_hyper_handle_pending_tasks>

  la      x12, __rt_hyper_resume_emu_task
1c00056a:	00003617          	auipc	a2,0x3
1c00056e:	61060613          	addi	a2,a2,1552 # 1c003b7a <__rt_hyper_resume_emu_task>
  la        x9, udma_event_handler_end_hyper
1c000572:	00000497          	auipc	s1,0x0
1c000576:	02648493          	addi	s1,s1,38 # 1c000598 <udma_event_handler_end_hyper>
  j         __rt_call_external_c_function
1c00057a:	c87ff06f          	j	1c000200 <__rt_call_external_c_function>

1c00057e <__rt_hyper_handle_pending_tasks>:
__rt_hyper_handle_pending_tasks:
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_tasks
  lw        x10, 0(x8)
#else
  lw        x10, %tiny(__rt_hyper_pending_tasks)(x0)
1c00057e:	34002503          	lw	a0,832(zero) # 340 <__rt_hyper_pending_tasks>
#endif
  beqz      x10, udma_event_handler_end_hyper
1c000582:	c919                	beqz	a0,1c000598 <udma_event_handler_end_hyper>

  la      x12, __rt_hyper_resume_copy
1c000584:	00003617          	auipc	a2,0x3
1c000588:	5fc60613          	addi	a2,a2,1532 # 1c003b80 <__rt_hyper_resume_copy>
  la        x9, udma_event_handler_end_hyper
1c00058c:	00000497          	auipc	s1,0x0
1c000590:	00c48493          	addi	s1,s1,12 # 1c000598 <udma_event_handler_end_hyper>
  j         __rt_call_external_c_function
1c000594:	c6dff06f          	j	1c000200 <__rt_call_external_c_function>

1c000598 <udma_event_handler_end_hyper>:

  .global udma_event_handler_end_hyper
udma_event_handler_end_hyper:
  add sp, sp, 128
1c000598:	6109                	addi	sp,sp,128
  lw  x8, -4(sp)
1c00059a:	ffc12403          	lw	s0,-4(sp)
  lw  x9, -8(sp)
1c00059e:	ff812483          	lw	s1,-8(sp)
  lw  x10, -12(sp)
1c0005a2:	ff412503          	lw	a0,-12(sp)
  lw  x11, -16(sp)
1c0005a6:	ff012583          	lw	a1,-16(sp)
  lw  x12, -20(sp)
1c0005aa:	fec12603          	lw	a2,-20(sp)
  mret
1c0005ae:	30200073          	mret

1c0005b2 <__rt_hyper_handler>:



  .global __rt_hyper_handler
__rt_hyper_handler:
  sw  x9, -8(sp)
1c0005b2:	fe912c23          	sw	s1,-8(sp)
  sw  x10, -12(sp)
1c0005b6:	fea12a23          	sw	a0,-12(sp)
  sw  x12, -20(sp)
1c0005ba:	fec12623          	sw	a2,-20(sp)
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_udma_handle
  lw        x12, 0(x8)
#else
  lw        x12, %tiny(__rt_hyper_udma_handle)(x0)
1c0005be:	30802603          	lw	a2,776(zero) # 308 <__rt_hyper_udma_handle>
#endif
  sw  x11, -16(sp)
1c0005c2:	feb12823          	sw	a1,-16(sp)
  jr        x12
1c0005c6:	8602                	jr	a2

1c0005c8 <__rt_hyper_handle_burst>:
  la        x8, __rt_hyper_pending_repeat
  lw        x12, 0(x8)
  la        x8, __rt_hyper_pending_base
  lw        x11, 0(x8)
#else
  lw        x12, %tiny(__rt_hyper_pending_repeat)(x0)
1c0005c8:	31802603          	lw	a2,792(zero) # 318 <__rt_hyper_pending_repeat>

  lw        x11, %tiny(__rt_hyper_pending_base)(x0)
1c0005cc:	30c02583          	lw	a1,780(zero) # 30c <__rt_hyper_pending_base>
#else
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_hyper_addr
  lw        x10, 0(x8)
#else
  lw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c0005d0:	31002503          	lw	a0,784(zero) # 310 <__rt_hyper_pending_hyper_addr>
#endif
  p.bclr    x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c0005d4:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add       x10, x10, x12
1c0005d8:	9532                	add	a0,a0,a2
  sw        x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c0005da:	d088                	sw	a0,32(s1)
  la        x8, __rt_hyper_pending_addr
  lw        x10, 0(x8)
  la        x8, __rt_hyper_pending_repeat_size
  lw        x9, 0(x8)
#else
  sw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c0005dc:	30a02823          	sw	a0,784(zero) # 310 <__rt_hyper_pending_hyper_addr>

  lw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c0005e0:	31402503          	lw	a0,788(zero) # 314 <__rt_hyper_pending_addr>
  lw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c0005e4:	31c02483          	lw	s1,796(zero) # 31c <__rt_hyper_pending_repeat_size>
#endif
  add       x10, x10, x12
1c0005e8:	9532                	add	a0,a0,a2
  sub       x9, x9, x12
1c0005ea:	8c91                	sub	s1,s1,a2
  bge       x12, x9, __rt_hyper_repeat_copy_last3
1c0005ec:	02965463          	ble	s1,a2,1c000614 <__rt_hyper_repeat_copy_last3>

1c0005f0 <__rt_hyper_repeat_copy_not_last3>:
  la        x8, __rt_hyper_pending_addr
  sw        x10, 0(x8)
  la        x8, __rt_hyper_pending_repeat_size
  sw        x9, 0(x8)
#else
  sw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c0005f0:	30a02a23          	sw	a0,788(zero) # 314 <__rt_hyper_pending_addr>
  sw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c0005f4:	30902e23          	sw	s1,796(zero) # 31c <__rt_hyper_pending_repeat_size>
#endif
  sw        x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c0005f8:	c188                	sw	a0,0(a1)
  sw        x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c0005fa:	c1d0                	sw	a2,4(a1)

  li        x10, UDMA_CHANNEL_CFG_EN
1c0005fc:	4541                	li	a0,16
  sw        x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c0005fe:	c588                	sw	a0,8(a1)

  lw  x9, -8(sp)
1c000600:	ff812483          	lw	s1,-8(sp)
  lw  x10, -12(sp)
1c000604:	ff412503          	lw	a0,-12(sp)
  lw  x11, -16(sp)
1c000608:	ff012583          	lw	a1,-16(sp)
  lw  x12, -20(sp)
1c00060c:	fec12603          	lw	a2,-20(sp)
  mret
1c000610:	30200073          	mret

1c000614 <__rt_hyper_repeat_copy_last3>:

__rt_hyper_repeat_copy_last3:
  la        x12, __rt_hyper_handle_copy
1c000614:	00000617          	auipc	a2,0x0
1c000618:	ef260613          	addi	a2,a2,-270 # 1c000506 <__rt_hyper_handle_copy>
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_udma_handle
  sw        x12, 0(x8)
#else
  sw        x12, %tiny(__rt_hyper_udma_handle)(x0)
1c00061c:	30c02423          	sw	a2,776(zero) # 308 <__rt_hyper_udma_handle>
#endif

  mv        x12, x9
1c000620:	8626                	mv	a2,s1
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_repeat
  sw        x0, 0(x8)
#else
  sw        x0, %tiny(__rt_hyper_pending_repeat)(x0)
1c000622:	30002c23          	sw	zero,792(zero) # 318 <__rt_hyper_pending_repeat>
#endif
  beq       x12, x0, udma_event_handler_end
1c000626:	00061463          	bnez	a2,1c00062e <__rt_hyper_repeat_copy_last3+0x1a>
1c00062a:	e7bff06f          	j	1c0004a4 <udma_event_handler_end>

  j         __rt_hyper_repeat_copy_not_last3
1c00062e:	b7c9                	j	1c0005f0 <__rt_hyper_repeat_copy_not_last3>

1c000630 <__udivdi3>:
1c000630:	87b2                	mv	a5,a2
1c000632:	8736                	mv	a4,a3
1c000634:	88aa                	mv	a7,a0
1c000636:	882e                	mv	a6,a1
1c000638:	1e069d63          	bnez	a3,1c000832 <__udivdi3+0x202>
1c00063c:	1c005337          	lui	t1,0x1c005
1c000640:	58030313          	addi	t1,t1,1408 # 1c005580 <__clz_tab>
1c000644:	0ac5fd63          	bleu	a2,a1,1c0006fe <__udivdi3+0xce>
1c000648:	6741                	lui	a4,0x10
1c00064a:	0ae67363          	bleu	a4,a2,1c0006f0 <__udivdi3+0xc0>
1c00064e:	0ff00693          	li	a3,255
1c000652:	00c6b6b3          	sltu	a3,a3,a2
1c000656:	068e                	slli	a3,a3,0x3
1c000658:	00d65733          	srl	a4,a2,a3
1c00065c:	933a                	add	t1,t1,a4
1c00065e:	00034703          	lbu	a4,0(t1)
1c000662:	02000313          	li	t1,32
1c000666:	96ba                	add	a3,a3,a4
1c000668:	40d30333          	sub	t1,t1,a3
1c00066c:	00030c63          	beqz	t1,1c000684 <__udivdi3+0x54>
1c000670:	00659733          	sll	a4,a1,t1
1c000674:	00d556b3          	srl	a3,a0,a3
1c000678:	006617b3          	sll	a5,a2,t1
1c00067c:	00e6e833          	or	a6,a3,a4
1c000680:	006518b3          	sll	a7,a0,t1
1c000684:	0107d513          	srli	a0,a5,0x10
1c000688:	02a85733          	divu	a4,a6,a0
1c00068c:	1007d5b3          	p.exthz	a1,a5
1c000690:	0108d693          	srli	a3,a7,0x10
1c000694:	02a87633          	remu	a2,a6,a0
1c000698:	02e58833          	mul	a6,a1,a4
1c00069c:	0642                	slli	a2,a2,0x10
1c00069e:	8ed1                	or	a3,a3,a2
1c0006a0:	863a                	mv	a2,a4
1c0006a2:	0106fc63          	bleu	a6,a3,1c0006ba <__udivdi3+0x8a>
1c0006a6:	96be                	add	a3,a3,a5
1c0006a8:	fff70613          	addi	a2,a4,-1 # ffff <__l1_heap_size+0x1f>
1c0006ac:	00f6e763          	bltu	a3,a5,1c0006ba <__udivdi3+0x8a>
1c0006b0:	0106f563          	bleu	a6,a3,1c0006ba <__udivdi3+0x8a>
1c0006b4:	ffe70613          	addi	a2,a4,-2
1c0006b8:	96be                	add	a3,a3,a5
1c0006ba:	410686b3          	sub	a3,a3,a6
1c0006be:	02a6f833          	remu	a6,a3,a0
1c0006c2:	02a6d6b3          	divu	a3,a3,a0
1c0006c6:	df0828b3          	p.insert	a7,a6,15,16
1c0006ca:	02d58733          	mul	a4,a1,a3
1c0006ce:	8536                	mv	a0,a3
1c0006d0:	00e8fb63          	bleu	a4,a7,1c0006e6 <__udivdi3+0xb6>
1c0006d4:	98be                	add	a7,a7,a5
1c0006d6:	fff68513          	addi	a0,a3,-1
1c0006da:	00f8e663          	bltu	a7,a5,1c0006e6 <__udivdi3+0xb6>
1c0006de:	00e8f463          	bleu	a4,a7,1c0006e6 <__udivdi3+0xb6>
1c0006e2:	ffe68513          	addi	a0,a3,-2
1c0006e6:	01061793          	slli	a5,a2,0x10
1c0006ea:	8fc9                	or	a5,a5,a0
1c0006ec:	4801                	li	a6,0
1c0006ee:	a06d                	j	1c000798 <__udivdi3+0x168>
1c0006f0:	01000737          	lui	a4,0x1000
1c0006f4:	46c1                	li	a3,16
1c0006f6:	f6e661e3          	bltu	a2,a4,1c000658 <__udivdi3+0x28>
1c0006fa:	46e1                	li	a3,24
1c0006fc:	bfb1                	j	1c000658 <__udivdi3+0x28>
1c0006fe:	e601                	bnez	a2,1c000706 <__udivdi3+0xd6>
1c000700:	4685                	li	a3,1
1c000702:	02c6d7b3          	divu	a5,a3,a2
1c000706:	66c1                	lui	a3,0x10
1c000708:	08d7fb63          	bleu	a3,a5,1c00079e <__udivdi3+0x16e>
1c00070c:	0ff00693          	li	a3,255
1c000710:	00f6f363          	bleu	a5,a3,1c000716 <__udivdi3+0xe6>
1c000714:	4721                	li	a4,8
1c000716:	00e7d6b3          	srl	a3,a5,a4
1c00071a:	9336                	add	t1,t1,a3
1c00071c:	00034683          	lbu	a3,0(t1)
1c000720:	02000613          	li	a2,32
1c000724:	96ba                	add	a3,a3,a4
1c000726:	8e15                	sub	a2,a2,a3
1c000728:	e251                	bnez	a2,1c0007ac <__udivdi3+0x17c>
1c00072a:	40f58733          	sub	a4,a1,a5
1c00072e:	4805                	li	a6,1
1c000730:	0107d513          	srli	a0,a5,0x10
1c000734:	1007d5b3          	p.exthz	a1,a5
1c000738:	0108d693          	srli	a3,a7,0x10
1c00073c:	02a77633          	remu	a2,a4,a0
1c000740:	02a75733          	divu	a4,a4,a0
1c000744:	0642                	slli	a2,a2,0x10
1c000746:	8ed1                	or	a3,a3,a2
1c000748:	02e58333          	mul	t1,a1,a4
1c00074c:	863a                	mv	a2,a4
1c00074e:	0066fc63          	bleu	t1,a3,1c000766 <__udivdi3+0x136>
1c000752:	96be                	add	a3,a3,a5
1c000754:	fff70613          	addi	a2,a4,-1 # ffffff <__L2+0xf7ffff>
1c000758:	00f6e763          	bltu	a3,a5,1c000766 <__udivdi3+0x136>
1c00075c:	0066f563          	bleu	t1,a3,1c000766 <__udivdi3+0x136>
1c000760:	ffe70613          	addi	a2,a4,-2
1c000764:	96be                	add	a3,a3,a5
1c000766:	406686b3          	sub	a3,a3,t1
1c00076a:	02a6f333          	remu	t1,a3,a0
1c00076e:	02a6d6b3          	divu	a3,a3,a0
1c000772:	df0328b3          	p.insert	a7,t1,15,16
1c000776:	02d58733          	mul	a4,a1,a3
1c00077a:	8536                	mv	a0,a3
1c00077c:	00e8fb63          	bleu	a4,a7,1c000792 <__udivdi3+0x162>
1c000780:	98be                	add	a7,a7,a5
1c000782:	fff68513          	addi	a0,a3,-1 # ffff <__l1_heap_size+0x1f>
1c000786:	00f8e663          	bltu	a7,a5,1c000792 <__udivdi3+0x162>
1c00078a:	00e8f463          	bleu	a4,a7,1c000792 <__udivdi3+0x162>
1c00078e:	ffe68513          	addi	a0,a3,-2
1c000792:	01061793          	slli	a5,a2,0x10
1c000796:	8fc9                	or	a5,a5,a0
1c000798:	853e                	mv	a0,a5
1c00079a:	85c2                	mv	a1,a6
1c00079c:	8082                	ret
1c00079e:	010006b7          	lui	a3,0x1000
1c0007a2:	4741                	li	a4,16
1c0007a4:	f6d7e9e3          	bltu	a5,a3,1c000716 <__udivdi3+0xe6>
1c0007a8:	4761                	li	a4,24
1c0007aa:	b7b5                	j	1c000716 <__udivdi3+0xe6>
1c0007ac:	00c797b3          	sll	a5,a5,a2
1c0007b0:	00d5d333          	srl	t1,a1,a3
1c0007b4:	0107de13          	srli	t3,a5,0x10
1c0007b8:	00c59733          	sll	a4,a1,a2
1c0007bc:	00c518b3          	sll	a7,a0,a2
1c0007c0:	00d555b3          	srl	a1,a0,a3
1c0007c4:	03c35533          	divu	a0,t1,t3
1c0007c8:	8dd9                	or	a1,a1,a4
1c0007ca:	1007d733          	p.exthz	a4,a5
1c0007ce:	0105d693          	srli	a3,a1,0x10
1c0007d2:	03c37633          	remu	a2,t1,t3
1c0007d6:	882a                	mv	a6,a0
1c0007d8:	02a70333          	mul	t1,a4,a0
1c0007dc:	0642                	slli	a2,a2,0x10
1c0007de:	8ed1                	or	a3,a3,a2
1c0007e0:	0066fc63          	bleu	t1,a3,1c0007f8 <__udivdi3+0x1c8>
1c0007e4:	96be                	add	a3,a3,a5
1c0007e6:	fff50813          	addi	a6,a0,-1
1c0007ea:	00f6e763          	bltu	a3,a5,1c0007f8 <__udivdi3+0x1c8>
1c0007ee:	0066f563          	bleu	t1,a3,1c0007f8 <__udivdi3+0x1c8>
1c0007f2:	ffe50813          	addi	a6,a0,-2
1c0007f6:	96be                	add	a3,a3,a5
1c0007f8:	406686b3          	sub	a3,a3,t1
1c0007fc:	03c6f633          	remu	a2,a3,t3
1c000800:	03c6d6b3          	divu	a3,a3,t3
1c000804:	df0625b3          	p.insert	a1,a2,15,16
1c000808:	02d70733          	mul	a4,a4,a3
1c00080c:	8636                	mv	a2,a3
1c00080e:	00e5fc63          	bleu	a4,a1,1c000826 <__udivdi3+0x1f6>
1c000812:	95be                	add	a1,a1,a5
1c000814:	fff68613          	addi	a2,a3,-1 # ffffff <__L2+0xf7ffff>
1c000818:	00f5e763          	bltu	a1,a5,1c000826 <__udivdi3+0x1f6>
1c00081c:	00e5f563          	bleu	a4,a1,1c000826 <__udivdi3+0x1f6>
1c000820:	ffe68613          	addi	a2,a3,-2
1c000824:	95be                	add	a1,a1,a5
1c000826:	0842                	slli	a6,a6,0x10
1c000828:	40e58733          	sub	a4,a1,a4
1c00082c:	00c86833          	or	a6,a6,a2
1c000830:	b701                	j	1c000730 <__udivdi3+0x100>
1c000832:	12d5ea63          	bltu	a1,a3,1c000966 <__udivdi3+0x336>
1c000836:	67c1                	lui	a5,0x10
1c000838:	02f6fd63          	bleu	a5,a3,1c000872 <__udivdi3+0x242>
1c00083c:	0ff00793          	li	a5,255
1c000840:	00d7b8b3          	sltu	a7,a5,a3
1c000844:	088e                	slli	a7,a7,0x3
1c000846:	1c005737          	lui	a4,0x1c005
1c00084a:	0116d7b3          	srl	a5,a3,a7
1c00084e:	58070713          	addi	a4,a4,1408 # 1c005580 <__clz_tab>
1c000852:	97ba                	add	a5,a5,a4
1c000854:	0007c783          	lbu	a5,0(a5) # 10000 <__L1Cl>
1c000858:	02000813          	li	a6,32
1c00085c:	97c6                	add	a5,a5,a7
1c00085e:	40f80833          	sub	a6,a6,a5
1c000862:	00081f63          	bnez	a6,1c000880 <__udivdi3+0x250>
1c000866:	4785                	li	a5,1
1c000868:	f2b6e8e3          	bltu	a3,a1,1c000798 <__udivdi3+0x168>
1c00086c:	04a637b3          	p.sletu	a5,a2,a0
1c000870:	b725                	j	1c000798 <__udivdi3+0x168>
1c000872:	010007b7          	lui	a5,0x1000
1c000876:	48c1                	li	a7,16
1c000878:	fcf6e7e3          	bltu	a3,a5,1c000846 <__udivdi3+0x216>
1c00087c:	48e1                	li	a7,24
1c00087e:	b7e1                	j	1c000846 <__udivdi3+0x216>
1c000880:	00f658b3          	srl	a7,a2,a5
1c000884:	010696b3          	sll	a3,a3,a6
1c000888:	00d8e6b3          	or	a3,a7,a3
1c00088c:	00f5d333          	srl	t1,a1,a5
1c000890:	0106de13          	srli	t3,a3,0x10
1c000894:	00f55733          	srl	a4,a0,a5
1c000898:	03c377b3          	remu	a5,t1,t3
1c00089c:	1006d8b3          	p.exthz	a7,a3
1c0008a0:	010595b3          	sll	a1,a1,a6
1c0008a4:	8f4d                	or	a4,a4,a1
1c0008a6:	01075593          	srli	a1,a4,0x10
1c0008aa:	01061633          	sll	a2,a2,a6
1c0008ae:	03c35333          	divu	t1,t1,t3
1c0008b2:	07c2                	slli	a5,a5,0x10
1c0008b4:	8ddd                	or	a1,a1,a5
1c0008b6:	02688eb3          	mul	t4,a7,t1
1c0008ba:	879a                	mv	a5,t1
1c0008bc:	01d5fc63          	bleu	t4,a1,1c0008d4 <__udivdi3+0x2a4>
1c0008c0:	95b6                	add	a1,a1,a3
1c0008c2:	fff30793          	addi	a5,t1,-1
1c0008c6:	00d5e763          	bltu	a1,a3,1c0008d4 <__udivdi3+0x2a4>
1c0008ca:	01d5f563          	bleu	t4,a1,1c0008d4 <__udivdi3+0x2a4>
1c0008ce:	ffe30793          	addi	a5,t1,-2
1c0008d2:	95b6                	add	a1,a1,a3
1c0008d4:	41d585b3          	sub	a1,a1,t4
1c0008d8:	03c5f333          	remu	t1,a1,t3
1c0008dc:	03c5d5b3          	divu	a1,a1,t3
1c0008e0:	df032733          	p.insert	a4,t1,15,16
1c0008e4:	02b888b3          	mul	a7,a7,a1
1c0008e8:	832e                	mv	t1,a1
1c0008ea:	01177c63          	bleu	a7,a4,1c000902 <__udivdi3+0x2d2>
1c0008ee:	9736                	add	a4,a4,a3
1c0008f0:	fff58313          	addi	t1,a1,-1
1c0008f4:	00d76763          	bltu	a4,a3,1c000902 <__udivdi3+0x2d2>
1c0008f8:	01177563          	bleu	a7,a4,1c000902 <__udivdi3+0x2d2>
1c0008fc:	ffe58313          	addi	t1,a1,-2
1c000900:	9736                	add	a4,a4,a3
1c000902:	07c2                	slli	a5,a5,0x10
1c000904:	6e41                	lui	t3,0x10
1c000906:	0067e7b3          	or	a5,a5,t1
1c00090a:	fffe0593          	addi	a1,t3,-1 # ffff <__l1_heap_size+0x1f>
1c00090e:	00b7f6b3          	and	a3,a5,a1
1c000912:	41170733          	sub	a4,a4,a7
1c000916:	8df1                	and	a1,a1,a2
1c000918:	0107d893          	srli	a7,a5,0x10
1c00091c:	02b68333          	mul	t1,a3,a1
1c000920:	8241                	srli	a2,a2,0x10
1c000922:	02b885b3          	mul	a1,a7,a1
1c000926:	8eae                	mv	t4,a1
1c000928:	42c68eb3          	p.mac	t4,a3,a2
1c00092c:	01035693          	srli	a3,t1,0x10
1c000930:	96f6                	add	a3,a3,t4
1c000932:	02c888b3          	mul	a7,a7,a2
1c000936:	00b6f363          	bleu	a1,a3,1c00093c <__udivdi3+0x30c>
1c00093a:	98f2                	add	a7,a7,t3
1c00093c:	0106d613          	srli	a2,a3,0x10
1c000940:	98b2                	add	a7,a7,a2
1c000942:	03176063          	bltu	a4,a7,1c000962 <__udivdi3+0x332>
1c000946:	db1713e3          	bne	a4,a7,1c0006ec <__udivdi3+0xbc>
1c00094a:	6741                	lui	a4,0x10
1c00094c:	177d                	addi	a4,a4,-1
1c00094e:	8ef9                	and	a3,a3,a4
1c000950:	06c2                	slli	a3,a3,0x10
1c000952:	00e37333          	and	t1,t1,a4
1c000956:	01051533          	sll	a0,a0,a6
1c00095a:	969a                	add	a3,a3,t1
1c00095c:	4801                	li	a6,0
1c00095e:	e2d57de3          	bleu	a3,a0,1c000798 <__udivdi3+0x168>
1c000962:	17fd                	addi	a5,a5,-1
1c000964:	b361                	j	1c0006ec <__udivdi3+0xbc>
1c000966:	4801                	li	a6,0
1c000968:	4781                	li	a5,0
1c00096a:	b53d                	j	1c000798 <__udivdi3+0x168>

1c00096c <__umoddi3>:
1c00096c:	88b2                	mv	a7,a2
1c00096e:	8736                	mv	a4,a3
1c000970:	87aa                	mv	a5,a0
1c000972:	882e                	mv	a6,a1
1c000974:	1a069963          	bnez	a3,1c000b26 <__umoddi3+0x1ba>
1c000978:	1c0056b7          	lui	a3,0x1c005
1c00097c:	58068693          	addi	a3,a3,1408 # 1c005580 <__clz_tab>
1c000980:	0ac5f463          	bleu	a2,a1,1c000a28 <__umoddi3+0xbc>
1c000984:	6341                	lui	t1,0x10
1c000986:	08667a63          	bleu	t1,a2,1c000a1a <__umoddi3+0xae>
1c00098a:	0ff00313          	li	t1,255
1c00098e:	00c37363          	bleu	a2,t1,1c000994 <__umoddi3+0x28>
1c000992:	4721                	li	a4,8
1c000994:	00e65333          	srl	t1,a2,a4
1c000998:	969a                	add	a3,a3,t1
1c00099a:	0006c683          	lbu	a3,0(a3)
1c00099e:	02000313          	li	t1,32
1c0009a2:	9736                	add	a4,a4,a3
1c0009a4:	40e30333          	sub	t1,t1,a4
1c0009a8:	00030c63          	beqz	t1,1c0009c0 <__umoddi3+0x54>
1c0009ac:	006595b3          	sll	a1,a1,t1
1c0009b0:	00e55733          	srl	a4,a0,a4
1c0009b4:	006618b3          	sll	a7,a2,t1
1c0009b8:	00b76833          	or	a6,a4,a1
1c0009bc:	006517b3          	sll	a5,a0,t1
1c0009c0:	0108d613          	srli	a2,a7,0x10
1c0009c4:	02c87733          	remu	a4,a6,a2
1c0009c8:	1008d533          	p.exthz	a0,a7
1c0009cc:	0107d693          	srli	a3,a5,0x10
1c0009d0:	02c85833          	divu	a6,a6,a2
1c0009d4:	0742                	slli	a4,a4,0x10
1c0009d6:	8ed9                	or	a3,a3,a4
1c0009d8:	03050833          	mul	a6,a0,a6
1c0009dc:	0106f863          	bleu	a6,a3,1c0009ec <__umoddi3+0x80>
1c0009e0:	96c6                	add	a3,a3,a7
1c0009e2:	0116e563          	bltu	a3,a7,1c0009ec <__umoddi3+0x80>
1c0009e6:	0106f363          	bleu	a6,a3,1c0009ec <__umoddi3+0x80>
1c0009ea:	96c6                	add	a3,a3,a7
1c0009ec:	410686b3          	sub	a3,a3,a6
1c0009f0:	02c6f733          	remu	a4,a3,a2
1c0009f4:	02c6d6b3          	divu	a3,a3,a2
1c0009f8:	df0727b3          	p.insert	a5,a4,15,16
1c0009fc:	02d506b3          	mul	a3,a0,a3
1c000a00:	00d7f863          	bleu	a3,a5,1c000a10 <__umoddi3+0xa4>
1c000a04:	97c6                	add	a5,a5,a7
1c000a06:	0117e563          	bltu	a5,a7,1c000a10 <__umoddi3+0xa4>
1c000a0a:	00d7f363          	bleu	a3,a5,1c000a10 <__umoddi3+0xa4>
1c000a0e:	97c6                	add	a5,a5,a7
1c000a10:	8f95                	sub	a5,a5,a3
1c000a12:	0067d533          	srl	a0,a5,t1
1c000a16:	4581                	li	a1,0
1c000a18:	8082                	ret
1c000a1a:	01000337          	lui	t1,0x1000
1c000a1e:	4741                	li	a4,16
1c000a20:	f6666ae3          	bltu	a2,t1,1c000994 <__umoddi3+0x28>
1c000a24:	4761                	li	a4,24
1c000a26:	b7bd                	j	1c000994 <__umoddi3+0x28>
1c000a28:	e601                	bnez	a2,1c000a30 <__umoddi3+0xc4>
1c000a2a:	4605                	li	a2,1
1c000a2c:	031658b3          	divu	a7,a2,a7
1c000a30:	6641                	lui	a2,0x10
1c000a32:	06c8ff63          	bleu	a2,a7,1c000ab0 <__umoddi3+0x144>
1c000a36:	0ff00613          	li	a2,255
1c000a3a:	01167363          	bleu	a7,a2,1c000a40 <__umoddi3+0xd4>
1c000a3e:	4721                	li	a4,8
1c000a40:	00e8d633          	srl	a2,a7,a4
1c000a44:	96b2                	add	a3,a3,a2
1c000a46:	0006c603          	lbu	a2,0(a3)
1c000a4a:	02000313          	li	t1,32
1c000a4e:	963a                	add	a2,a2,a4
1c000a50:	40c30333          	sub	t1,t1,a2
1c000a54:	06031563          	bnez	t1,1c000abe <__umoddi3+0x152>
1c000a58:	411585b3          	sub	a1,a1,a7
1c000a5c:	0108d713          	srli	a4,a7,0x10
1c000a60:	1008d533          	p.exthz	a0,a7
1c000a64:	0107d613          	srli	a2,a5,0x10
1c000a68:	02e5f6b3          	remu	a3,a1,a4
1c000a6c:	02e5d5b3          	divu	a1,a1,a4
1c000a70:	06c2                	slli	a3,a3,0x10
1c000a72:	8ed1                	or	a3,a3,a2
1c000a74:	02b505b3          	mul	a1,a0,a1
1c000a78:	00b6f863          	bleu	a1,a3,1c000a88 <__umoddi3+0x11c>
1c000a7c:	96c6                	add	a3,a3,a7
1c000a7e:	0116e563          	bltu	a3,a7,1c000a88 <__umoddi3+0x11c>
1c000a82:	00b6f363          	bleu	a1,a3,1c000a88 <__umoddi3+0x11c>
1c000a86:	96c6                	add	a3,a3,a7
1c000a88:	40b685b3          	sub	a1,a3,a1
1c000a8c:	02e5f6b3          	remu	a3,a1,a4
1c000a90:	02e5d5b3          	divu	a1,a1,a4
1c000a94:	df06a7b3          	p.insert	a5,a3,15,16
1c000a98:	02b505b3          	mul	a1,a0,a1
1c000a9c:	00b7f863          	bleu	a1,a5,1c000aac <__umoddi3+0x140>
1c000aa0:	97c6                	add	a5,a5,a7
1c000aa2:	0117e563          	bltu	a5,a7,1c000aac <__umoddi3+0x140>
1c000aa6:	00b7f363          	bleu	a1,a5,1c000aac <__umoddi3+0x140>
1c000aaa:	97c6                	add	a5,a5,a7
1c000aac:	8f8d                	sub	a5,a5,a1
1c000aae:	b795                	j	1c000a12 <__umoddi3+0xa6>
1c000ab0:	01000637          	lui	a2,0x1000
1c000ab4:	4741                	li	a4,16
1c000ab6:	f8c8e5e3          	bltu	a7,a2,1c000a40 <__umoddi3+0xd4>
1c000aba:	4761                	li	a4,24
1c000abc:	b751                	j	1c000a40 <__umoddi3+0xd4>
1c000abe:	006898b3          	sll	a7,a7,t1
1c000ac2:	00c5d733          	srl	a4,a1,a2
1c000ac6:	006517b3          	sll	a5,a0,t1
1c000aca:	00c55633          	srl	a2,a0,a2
1c000ace:	006595b3          	sll	a1,a1,t1
1c000ad2:	0108d513          	srli	a0,a7,0x10
1c000ad6:	8dd1                	or	a1,a1,a2
1c000ad8:	02a77633          	remu	a2,a4,a0
1c000adc:	1008d833          	p.exthz	a6,a7
1c000ae0:	0105d693          	srli	a3,a1,0x10
1c000ae4:	02a75733          	divu	a4,a4,a0
1c000ae8:	0642                	slli	a2,a2,0x10
1c000aea:	8ed1                	or	a3,a3,a2
1c000aec:	02e80733          	mul	a4,a6,a4
1c000af0:	00e6f863          	bleu	a4,a3,1c000b00 <__umoddi3+0x194>
1c000af4:	96c6                	add	a3,a3,a7
1c000af6:	0116e563          	bltu	a3,a7,1c000b00 <__umoddi3+0x194>
1c000afa:	00e6f363          	bleu	a4,a3,1c000b00 <__umoddi3+0x194>
1c000afe:	96c6                	add	a3,a3,a7
1c000b00:	8e99                	sub	a3,a3,a4
1c000b02:	02a6f733          	remu	a4,a3,a0
1c000b06:	02a6d6b3          	divu	a3,a3,a0
1c000b0a:	df0725b3          	p.insert	a1,a4,15,16
1c000b0e:	02d806b3          	mul	a3,a6,a3
1c000b12:	00d5f863          	bleu	a3,a1,1c000b22 <__umoddi3+0x1b6>
1c000b16:	95c6                	add	a1,a1,a7
1c000b18:	0115e563          	bltu	a1,a7,1c000b22 <__umoddi3+0x1b6>
1c000b1c:	00d5f363          	bleu	a3,a1,1c000b22 <__umoddi3+0x1b6>
1c000b20:	95c6                	add	a1,a1,a7
1c000b22:	8d95                	sub	a1,a1,a3
1c000b24:	bf25                	j	1c000a5c <__umoddi3+0xf0>
1c000b26:	eed5e9e3          	bltu	a1,a3,1c000a18 <__umoddi3+0xac>
1c000b2a:	6741                	lui	a4,0x10
1c000b2c:	04e6f563          	bleu	a4,a3,1c000b76 <__umoddi3+0x20a>
1c000b30:	0ff00e93          	li	t4,255
1c000b34:	00deb733          	sltu	a4,t4,a3
1c000b38:	070e                	slli	a4,a4,0x3
1c000b3a:	1c005337          	lui	t1,0x1c005
1c000b3e:	00e6d8b3          	srl	a7,a3,a4
1c000b42:	58030313          	addi	t1,t1,1408 # 1c005580 <__clz_tab>
1c000b46:	989a                	add	a7,a7,t1
1c000b48:	0008ce83          	lbu	t4,0(a7)
1c000b4c:	02000e13          	li	t3,32
1c000b50:	9eba                	add	t4,t4,a4
1c000b52:	41de0e33          	sub	t3,t3,t4
1c000b56:	020e1763          	bnez	t3,1c000b84 <__umoddi3+0x218>
1c000b5a:	00b6e463          	bltu	a3,a1,1c000b62 <__umoddi3+0x1f6>
1c000b5e:	00c56963          	bltu	a0,a2,1c000b70 <__umoddi3+0x204>
1c000b62:	40c507b3          	sub	a5,a0,a2
1c000b66:	8d95                	sub	a1,a1,a3
1c000b68:	00f53533          	sltu	a0,a0,a5
1c000b6c:	40a58833          	sub	a6,a1,a0
1c000b70:	853e                	mv	a0,a5
1c000b72:	85c2                	mv	a1,a6
1c000b74:	b555                	j	1c000a18 <__umoddi3+0xac>
1c000b76:	010008b7          	lui	a7,0x1000
1c000b7a:	4741                	li	a4,16
1c000b7c:	fb16efe3          	bltu	a3,a7,1c000b3a <__umoddi3+0x1ce>
1c000b80:	4761                	li	a4,24
1c000b82:	bf65                	j	1c000b3a <__umoddi3+0x1ce>
1c000b84:	01d65733          	srl	a4,a2,t4
1c000b88:	01c696b3          	sll	a3,a3,t3
1c000b8c:	8ed9                	or	a3,a3,a4
1c000b8e:	01d5d7b3          	srl	a5,a1,t4
1c000b92:	0106d813          	srli	a6,a3,0x10
1c000b96:	0307f333          	remu	t1,a5,a6
1c000b9a:	1006d733          	p.exthz	a4,a3
1c000b9e:	01d558b3          	srl	a7,a0,t4
1c000ba2:	01c595b3          	sll	a1,a1,t3
1c000ba6:	00b8e5b3          	or	a1,a7,a1
1c000baa:	0105d893          	srli	a7,a1,0x10
1c000bae:	01c61633          	sll	a2,a2,t3
1c000bb2:	01c51533          	sll	a0,a0,t3
1c000bb6:	0307d7b3          	divu	a5,a5,a6
1c000bba:	0342                	slli	t1,t1,0x10
1c000bbc:	011368b3          	or	a7,t1,a7
1c000bc0:	02f70f33          	mul	t5,a4,a5
1c000bc4:	833e                	mv	t1,a5
1c000bc6:	01e8fc63          	bleu	t5,a7,1c000bde <__umoddi3+0x272>
1c000bca:	98b6                	add	a7,a7,a3
1c000bcc:	fff78313          	addi	t1,a5,-1 # ffffff <__L2+0xf7ffff>
1c000bd0:	00d8e763          	bltu	a7,a3,1c000bde <__umoddi3+0x272>
1c000bd4:	01e8f563          	bleu	t5,a7,1c000bde <__umoddi3+0x272>
1c000bd8:	ffe78313          	addi	t1,a5,-2
1c000bdc:	98b6                	add	a7,a7,a3
1c000bde:	41e888b3          	sub	a7,a7,t5
1c000be2:	0308f7b3          	remu	a5,a7,a6
1c000be6:	0308d8b3          	divu	a7,a7,a6
1c000bea:	df07a5b3          	p.insert	a1,a5,15,16
1c000bee:	03170733          	mul	a4,a4,a7
1c000bf2:	87c6                	mv	a5,a7
1c000bf4:	00e5fc63          	bleu	a4,a1,1c000c0c <__umoddi3+0x2a0>
1c000bf8:	95b6                	add	a1,a1,a3
1c000bfa:	fff88793          	addi	a5,a7,-1 # ffffff <__L2+0xf7ffff>
1c000bfe:	00d5e763          	bltu	a1,a3,1c000c0c <__umoddi3+0x2a0>
1c000c02:	00e5f563          	bleu	a4,a1,1c000c0c <__umoddi3+0x2a0>
1c000c06:	ffe88793          	addi	a5,a7,-2
1c000c0a:	95b6                	add	a1,a1,a3
1c000c0c:	0342                	slli	t1,t1,0x10
1c000c0e:	6f41                	lui	t5,0x10
1c000c10:	00f36333          	or	t1,t1,a5
1c000c14:	ffff0793          	addi	a5,t5,-1 # ffff <__l1_heap_size+0x1f>
1c000c18:	00f37833          	and	a6,t1,a5
1c000c1c:	01035313          	srli	t1,t1,0x10
1c000c20:	8ff1                	and	a5,a5,a2
1c000c22:	02f808b3          	mul	a7,a6,a5
1c000c26:	8d99                	sub	a1,a1,a4
1c000c28:	01065713          	srli	a4,a2,0x10
1c000c2c:	02f307b3          	mul	a5,t1,a5
1c000c30:	8fbe                	mv	t6,a5
1c000c32:	42e80fb3          	p.mac	t6,a6,a4
1c000c36:	0108d813          	srli	a6,a7,0x10
1c000c3a:	987e                	add	a6,a6,t6
1c000c3c:	02e30333          	mul	t1,t1,a4
1c000c40:	00f87363          	bleu	a5,a6,1c000c46 <__umoddi3+0x2da>
1c000c44:	937a                	add	t1,t1,t5
1c000c46:	01085713          	srli	a4,a6,0x10
1c000c4a:	933a                	add	t1,t1,a4
1c000c4c:	6741                	lui	a4,0x10
1c000c4e:	177d                	addi	a4,a4,-1
1c000c50:	00e87833          	and	a6,a6,a4
1c000c54:	0842                	slli	a6,a6,0x10
1c000c56:	00e8f733          	and	a4,a7,a4
1c000c5a:	9742                	add	a4,a4,a6
1c000c5c:	0065e663          	bltu	a1,t1,1c000c68 <__umoddi3+0x2fc>
1c000c60:	00659d63          	bne	a1,t1,1c000c7a <__umoddi3+0x30e>
1c000c64:	00e57b63          	bleu	a4,a0,1c000c7a <__umoddi3+0x30e>
1c000c68:	40c70633          	sub	a2,a4,a2
1c000c6c:	00c73733          	sltu	a4,a4,a2
1c000c70:	40d30333          	sub	t1,t1,a3
1c000c74:	40e30333          	sub	t1,t1,a4
1c000c78:	8732                	mv	a4,a2
1c000c7a:	40e50733          	sub	a4,a0,a4
1c000c7e:	00e53533          	sltu	a0,a0,a4
1c000c82:	406585b3          	sub	a1,a1,t1
1c000c86:	8d89                	sub	a1,a1,a0
1c000c88:	01d597b3          	sll	a5,a1,t4
1c000c8c:	01c75733          	srl	a4,a4,t3
1c000c90:	00e7e533          	or	a0,a5,a4
1c000c94:	01c5d5b3          	srl	a1,a1,t3
1c000c98:	b341                	j	1c000a18 <__umoddi3+0xac>

1c000c9a <__addsf3>:
1c000c9a:	ec0597b3          	p.extractu	a5,a1,22,0
1c000c9e:	cf759733          	p.extractu	a4,a1,7,23
1c000ca2:	ec0518b3          	p.extractu	a7,a0,22,0
1c000ca6:	cf751633          	p.extractu	a2,a0,7,23
1c000caa:	01f55313          	srli	t1,a0,0x1f
1c000cae:	81fd                	srli	a1,a1,0x1f
1c000cb0:	088e                	slli	a7,a7,0x3
1c000cb2:	078e                	slli	a5,a5,0x3
1c000cb4:	40e606b3          	sub	a3,a2,a4
1c000cb8:	12b31663          	bne	t1,a1,1c000de4 <__addsf3+0x14a>
1c000cbc:	08d05063          	blez	a3,1c000d3c <__addsf3+0xa2>
1c000cc0:	e739                	bnez	a4,1c000d0e <__addsf3+0x74>
1c000cc2:	eb81                	bnez	a5,1c000cd2 <__addsf3+0x38>
1c000cc4:	0ff00793          	li	a5,255
1c000cc8:	02f60f63          	beq	a2,a5,1c000d06 <__addsf3+0x6c>
1c000ccc:	87c6                	mv	a5,a7
1c000cce:	8732                	mv	a4,a2
1c000cd0:	a061                	j	1c000d58 <__addsf3+0xbe>
1c000cd2:	16fd                	addi	a3,a3,-1
1c000cd4:	e68d                	bnez	a3,1c000cfe <__addsf3+0x64>
1c000cd6:	97c6                	add	a5,a5,a7
1c000cd8:	8732                	mv	a4,a2
1c000cda:	00579693          	slli	a3,a5,0x5
1c000cde:	0606dd63          	bgez	a3,1c000d58 <__addsf3+0xbe>
1c000ce2:	0705                	addi	a4,a4,1
1c000ce4:	0ff00693          	li	a3,255
1c000ce8:	24d70963          	beq	a4,a3,1c000f3a <__addsf3+0x2a0>
1c000cec:	7e0006b7          	lui	a3,0x7e000
1c000cf0:	fc17b633          	p.bclr	a2,a5,30,1
1c000cf4:	16fd                	addi	a3,a3,-1
1c000cf6:	8385                	srli	a5,a5,0x1
1c000cf8:	8ff5                	and	a5,a5,a3
1c000cfa:	8fd1                	or	a5,a5,a2
1c000cfc:	a8b1                	j	1c000d58 <__addsf3+0xbe>
1c000cfe:	0ff00713          	li	a4,255
1c000d02:	00e61c63          	bne	a2,a4,1c000d1a <__addsf3+0x80>
1c000d06:	87c6                	mv	a5,a7
1c000d08:	0ff00713          	li	a4,255
1c000d0c:	a0b1                	j	1c000d58 <__addsf3+0xbe>
1c000d0e:	0ff00713          	li	a4,255
1c000d12:	fee60ae3          	beq	a2,a4,1c000d06 <__addsf3+0x6c>
1c000d16:	c1a7c7b3          	p.bset	a5,a5,0,26
1c000d1a:	476d                	li	a4,27
1c000d1c:	00d75463          	ble	a3,a4,1c000d24 <__addsf3+0x8a>
1c000d20:	4785                	li	a5,1
1c000d22:	bf55                	j	1c000cd6 <__addsf3+0x3c>
1c000d24:	02000713          	li	a4,32
1c000d28:	00d7d5b3          	srl	a1,a5,a3
1c000d2c:	40d706b3          	sub	a3,a4,a3
1c000d30:	00d797b3          	sll	a5,a5,a3
1c000d34:	00f037b3          	snez	a5,a5
1c000d38:	8fcd                	or	a5,a5,a1
1c000d3a:	bf71                	j	1c000cd6 <__addsf3+0x3c>
1c000d3c:	c2b5                	beqz	a3,1c000da0 <__addsf3+0x106>
1c000d3e:	e61d                	bnez	a2,1c000d6c <__addsf3+0xd2>
1c000d40:	00088c63          	beqz	a7,1c000d58 <__addsf3+0xbe>
1c000d44:	01f6b463          	p.bneimm	a3,-1,1c000d4c <__addsf3+0xb2>
1c000d48:	97c6                	add	a5,a5,a7
1c000d4a:	bf41                	j	1c000cda <__addsf3+0x40>
1c000d4c:	0ff00613          	li	a2,255
1c000d50:	fff6c693          	not	a3,a3
1c000d54:	02c71463          	bne	a4,a2,1c000d7c <__addsf3+0xe2>
1c000d58:	f837b6b3          	p.bclr	a3,a5,28,3
1c000d5c:	1e068063          	beqz	a3,1c000f3c <__addsf3+0x2a2>
1c000d60:	f647b6b3          	p.bclr	a3,a5,27,4
1c000d64:	1c46ac63          	p.beqimm	a3,4,1c000f3c <__addsf3+0x2a2>
1c000d68:	0791                	addi	a5,a5,4
1c000d6a:	aac9                	j	1c000f3c <__addsf3+0x2a2>
1c000d6c:	0ff00613          	li	a2,255
1c000d70:	fec704e3          	beq	a4,a2,1c000d58 <__addsf3+0xbe>
1c000d74:	40d006b3          	neg	a3,a3
1c000d78:	c1a8c8b3          	p.bset	a7,a7,0,26
1c000d7c:	466d                	li	a2,27
1c000d7e:	00d65463          	ble	a3,a2,1c000d86 <__addsf3+0xec>
1c000d82:	4885                	li	a7,1
1c000d84:	b7d1                	j	1c000d48 <__addsf3+0xae>
1c000d86:	02000613          	li	a2,32
1c000d8a:	00d8d5b3          	srl	a1,a7,a3
1c000d8e:	40d606b3          	sub	a3,a2,a3
1c000d92:	00d898b3          	sll	a7,a7,a3
1c000d96:	011038b3          	snez	a7,a7
1c000d9a:	0115e8b3          	or	a7,a1,a7
1c000d9e:	b76d                	j	1c000d48 <__addsf3+0xae>
1c000da0:	00160713          	addi	a4,a2,1 # 1000001 <__L2+0xf80001>
1c000da4:	ee8735b3          	p.bclr	a1,a4,23,8
1c000da8:	4685                	li	a3,1
1c000daa:	02b6c663          	blt	a3,a1,1c000dd6 <__addsf3+0x13c>
1c000dae:	ee19                	bnez	a2,1c000dcc <__addsf3+0x132>
1c000db0:	4701                	li	a4,0
1c000db2:	fa0883e3          	beqz	a7,1c000d58 <__addsf3+0xbe>
1c000db6:	18078063          	beqz	a5,1c000f36 <__addsf3+0x29c>
1c000dba:	97c6                	add	a5,a5,a7
1c000dbc:	00579693          	slli	a3,a5,0x5
1c000dc0:	f806dce3          	bgez	a3,1c000d58 <__addsf3+0xbe>
1c000dc4:	c1a7b7b3          	p.bclr	a5,a5,0,26
1c000dc8:	4705                	li	a4,1
1c000dca:	b779                	j	1c000d58 <__addsf3+0xbe>
1c000dcc:	f2088ee3          	beqz	a7,1c000d08 <__addsf3+0x6e>
1c000dd0:	10079263          	bnez	a5,1c000ed4 <__addsf3+0x23a>
1c000dd4:	bf0d                	j	1c000d06 <__addsf3+0x6c>
1c000dd6:	0ff00693          	li	a3,255
1c000dda:	16d70063          	beq	a4,a3,1c000f3a <__addsf3+0x2a0>
1c000dde:	82f8a7db          	p.addun	a5,a7,a5,1
1c000de2:	bf9d                	j	1c000d58 <__addsf3+0xbe>
1c000de4:	04d05e63          	blez	a3,1c000e40 <__addsf3+0x1a6>
1c000de8:	eb0d                	bnez	a4,1c000e1a <__addsf3+0x180>
1c000dea:	ec078de3          	beqz	a5,1c000cc4 <__addsf3+0x2a>
1c000dee:	16fd                	addi	a3,a3,-1
1c000df0:	ee81                	bnez	a3,1c000e08 <__addsf3+0x16e>
1c000df2:	40f887b3          	sub	a5,a7,a5
1c000df6:	8732                	mv	a4,a2
1c000df8:	00579693          	slli	a3,a5,0x5
1c000dfc:	f406dee3          	bgez	a3,1c000d58 <__addsf3+0xbe>
1c000e00:	cba7b833          	p.bclr	a6,a5,5,26
1c000e04:	863a                	mv	a2,a4
1c000e06:	a0f5                	j	1c000ef2 <__addsf3+0x258>
1c000e08:	0ff00713          	li	a4,255
1c000e0c:	eee60de3          	beq	a2,a4,1c000d06 <__addsf3+0x6c>
1c000e10:	476d                	li	a4,27
1c000e12:	00d75b63          	ble	a3,a4,1c000e28 <__addsf3+0x18e>
1c000e16:	4785                	li	a5,1
1c000e18:	bfe9                	j	1c000df2 <__addsf3+0x158>
1c000e1a:	0ff00713          	li	a4,255
1c000e1e:	eee604e3          	beq	a2,a4,1c000d06 <__addsf3+0x6c>
1c000e22:	c1a7c7b3          	p.bset	a5,a5,0,26
1c000e26:	b7ed                	j	1c000e10 <__addsf3+0x176>
1c000e28:	02000713          	li	a4,32
1c000e2c:	00d7d5b3          	srl	a1,a5,a3
1c000e30:	40d706b3          	sub	a3,a4,a3
1c000e34:	00d797b3          	sll	a5,a5,a3
1c000e38:	00f037b3          	snez	a5,a5
1c000e3c:	8fcd                	or	a5,a5,a1
1c000e3e:	bf55                	j	1c000df2 <__addsf3+0x158>
1c000e40:	cea9                	beqz	a3,1c000e9a <__addsf3+0x200>
1c000e42:	e60d                	bnez	a2,1c000e6c <__addsf3+0x1d2>
1c000e44:	832e                	mv	t1,a1
1c000e46:	f00889e3          	beqz	a7,1c000d58 <__addsf3+0xbe>
1c000e4a:	01f6b663          	p.bneimm	a3,-1,1c000e56 <__addsf3+0x1bc>
1c000e4e:	411787b3          	sub	a5,a5,a7
1c000e52:	832e                	mv	t1,a1
1c000e54:	b755                	j	1c000df8 <__addsf3+0x15e>
1c000e56:	0ff00613          	li	a2,255
1c000e5a:	fff6c693          	not	a3,a3
1c000e5e:	eec70de3          	beq	a4,a2,1c000d58 <__addsf3+0xbe>
1c000e62:	466d                	li	a2,27
1c000e64:	00d65e63          	ble	a3,a2,1c000e80 <__addsf3+0x1e6>
1c000e68:	4885                	li	a7,1
1c000e6a:	b7d5                	j	1c000e4e <__addsf3+0x1b4>
1c000e6c:	0ff00613          	li	a2,255
1c000e70:	832e                	mv	t1,a1
1c000e72:	eec703e3          	beq	a4,a2,1c000d58 <__addsf3+0xbe>
1c000e76:	40d006b3          	neg	a3,a3
1c000e7a:	c1a8c8b3          	p.bset	a7,a7,0,26
1c000e7e:	b7d5                	j	1c000e62 <__addsf3+0x1c8>
1c000e80:	02000613          	li	a2,32
1c000e84:	00d8d533          	srl	a0,a7,a3
1c000e88:	40d606b3          	sub	a3,a2,a3
1c000e8c:	00d898b3          	sll	a7,a7,a3
1c000e90:	011038b3          	snez	a7,a7
1c000e94:	011568b3          	or	a7,a0,a7
1c000e98:	bf5d                	j	1c000e4e <__addsf3+0x1b4>
1c000e9a:	00160713          	addi	a4,a2,1
1c000e9e:	ee873733          	p.bclr	a4,a4,23,8
1c000ea2:	4685                	li	a3,1
1c000ea4:	02e6ce63          	blt	a3,a4,1c000ee0 <__addsf3+0x246>
1c000ea8:	e21d                	bnez	a2,1c000ece <__addsf3+0x234>
1c000eaa:	00089563          	bnez	a7,1c000eb4 <__addsf3+0x21a>
1c000eae:	e3f9                	bnez	a5,1c000f74 <__addsf3+0x2da>
1c000eb0:	4701                	li	a4,0
1c000eb2:	a02d                	j	1c000edc <__addsf3+0x242>
1c000eb4:	c3f1                	beqz	a5,1c000f78 <__addsf3+0x2de>
1c000eb6:	40f88733          	sub	a4,a7,a5
1c000eba:	00571693          	slli	a3,a4,0x5
1c000ebe:	411787b3          	sub	a5,a5,a7
1c000ec2:	0a06c963          	bltz	a3,1c000f74 <__addsf3+0x2da>
1c000ec6:	87ba                	mv	a5,a4
1c000ec8:	ef29                	bnez	a4,1c000f22 <__addsf3+0x288>
1c000eca:	4781                	li	a5,0
1c000ecc:	b7d5                	j	1c000eb0 <__addsf3+0x216>
1c000ece:	f00891e3          	bnez	a7,1c000dd0 <__addsf3+0x136>
1c000ed2:	e7cd                	bnez	a5,1c000f7c <__addsf3+0x2e2>
1c000ed4:	020007b7          	lui	a5,0x2000
1c000ed8:	0ff00713          	li	a4,255
1c000edc:	4301                	li	t1,0
1c000ede:	a8b9                	j	1c000f3c <__addsf3+0x2a2>
1c000ee0:	40f88833          	sub	a6,a7,a5
1c000ee4:	00581713          	slli	a4,a6,0x5
1c000ee8:	02075f63          	bgez	a4,1c000f26 <__addsf3+0x28c>
1c000eec:	41178833          	sub	a6,a5,a7
1c000ef0:	832e                	mv	t1,a1
1c000ef2:	10081733          	p.fl1	a4,a6
1c000ef6:	47fd                	li	a5,31
1c000ef8:	40e78733          	sub	a4,a5,a4
1c000efc:	176d                	addi	a4,a4,-5
1c000efe:	00e81833          	sll	a6,a6,a4
1c000f02:	02c74563          	blt	a4,a2,1c000f2c <__addsf3+0x292>
1c000f06:	8f11                	sub	a4,a4,a2
1c000f08:	0705                	addi	a4,a4,1
1c000f0a:	02000613          	li	a2,32
1c000f0e:	00e857b3          	srl	a5,a6,a4
1c000f12:	40e60733          	sub	a4,a2,a4
1c000f16:	00e81833          	sll	a6,a6,a4
1c000f1a:	01003833          	snez	a6,a6
1c000f1e:	0107e7b3          	or	a5,a5,a6
1c000f22:	4701                	li	a4,0
1c000f24:	bd15                	j	1c000d58 <__addsf3+0xbe>
1c000f26:	fa0802e3          	beqz	a6,1c000eca <__addsf3+0x230>
1c000f2a:	b7e1                	j	1c000ef2 <__addsf3+0x258>
1c000f2c:	40e60733          	sub	a4,a2,a4
1c000f30:	c1a837b3          	p.bclr	a5,a6,0,26
1c000f34:	b515                	j	1c000d58 <__addsf3+0xbe>
1c000f36:	87c6                	mv	a5,a7
1c000f38:	b505                	j	1c000d58 <__addsf3+0xbe>
1c000f3a:	4781                	li	a5,0
1c000f3c:	00579693          	slli	a3,a5,0x5
1c000f40:	0006d963          	bgez	a3,1c000f52 <__addsf3+0x2b8>
1c000f44:	0705                	addi	a4,a4,1
1c000f46:	0ff00693          	li	a3,255
1c000f4a:	02d70b63          	beq	a4,a3,1c000f80 <__addsf3+0x2e6>
1c000f4e:	c1a7b7b3          	p.bclr	a5,a5,0,26
1c000f52:	0ff00693          	li	a3,255
1c000f56:	838d                	srli	a5,a5,0x3
1c000f58:	00d71663          	bne	a4,a3,1c000f64 <__addsf3+0x2ca>
1c000f5c:	c781                	beqz	a5,1c000f64 <__addsf3+0x2ca>
1c000f5e:	004007b7          	lui	a5,0x400
1c000f62:	4301                	li	t1,0
1c000f64:	4501                	li	a0,0
1c000f66:	ec07a533          	p.insert	a0,a5,22,0
1c000f6a:	cf772533          	p.insert	a0,a4,7,23
1c000f6e:	c1f32533          	p.insert	a0,t1,0,31
1c000f72:	8082                	ret
1c000f74:	832e                	mv	t1,a1
1c000f76:	b775                	j	1c000f22 <__addsf3+0x288>
1c000f78:	87c6                	mv	a5,a7
1c000f7a:	b765                	j	1c000f22 <__addsf3+0x288>
1c000f7c:	832e                	mv	t1,a1
1c000f7e:	b369                	j	1c000d08 <__addsf3+0x6e>
1c000f80:	4781                	li	a5,0
1c000f82:	bfc1                	j	1c000f52 <__addsf3+0x2b8>

1c000f84 <__divsf3>:
1c000f84:	cf751633          	p.extractu	a2,a0,7,23
1c000f88:	ec051333          	p.extractu	t1,a0,22,0
1c000f8c:	817d                	srli	a0,a0,0x1f
1c000f8e:	ce39                	beqz	a2,1c000fec <__divsf3+0x68>
1c000f90:	0ff00793          	li	a5,255
1c000f94:	06f60b63          	beq	a2,a5,1c00100a <__divsf3+0x86>
1c000f98:	030e                	slli	t1,t1,0x3
1c000f9a:	c1a34333          	p.bset	t1,t1,0,26
1c000f9e:	f8160613          	addi	a2,a2,-127
1c000fa2:	4681                	li	a3,0
1c000fa4:	cf759733          	p.extractu	a4,a1,7,23
1c000fa8:	ec0597b3          	p.extractu	a5,a1,22,0
1c000fac:	81fd                	srli	a1,a1,0x1f
1c000fae:	cb25                	beqz	a4,1c00101e <__divsf3+0x9a>
1c000fb0:	0ff00813          	li	a6,255
1c000fb4:	09070463          	beq	a4,a6,1c00103c <__divsf3+0xb8>
1c000fb8:	078e                	slli	a5,a5,0x3
1c000fba:	c1a7c7b3          	p.bset	a5,a5,0,26
1c000fbe:	f8170713          	addi	a4,a4,-127 # ff81 <__rt_stack_size+0xf781>
1c000fc2:	4801                	li	a6,0
1c000fc4:	40e60e33          	sub	t3,a2,a4
1c000fc8:	00269713          	slli	a4,a3,0x2
1c000fcc:	01076733          	or	a4,a4,a6
1c000fd0:	177d                	addi	a4,a4,-1
1c000fd2:	4639                	li	a2,14
1c000fd4:	00b548b3          	xor	a7,a0,a1
1c000fd8:	06e66b63          	bltu	a2,a4,1c00104e <__divsf3+0xca>
1c000fdc:	1c005637          	lui	a2,0x1c005
1c000fe0:	070a                	slli	a4,a4,0x2
1c000fe2:	50860613          	addi	a2,a2,1288 # 1c005508 <__DTOR_END__>
1c000fe6:	20e67703          	p.lw	a4,a4(a2)
1c000fea:	8702                	jr	a4
1c000fec:	02030663          	beqz	t1,1c001018 <__divsf3+0x94>
1c000ff0:	10031733          	p.fl1	a4,t1
1c000ff4:	47fd                	li	a5,31
1c000ff6:	40e78733          	sub	a4,a5,a4
1c000ffa:	ffb70793          	addi	a5,a4,-5
1c000ffe:	f8a00613          	li	a2,-118
1c001002:	00f31333          	sll	t1,t1,a5
1c001006:	8e19                	sub	a2,a2,a4
1c001008:	bf69                	j	1c000fa2 <__divsf3+0x1e>
1c00100a:	0ff00613          	li	a2,255
1c00100e:	4689                	li	a3,2
1c001010:	f8030ae3          	beqz	t1,1c000fa4 <__divsf3+0x20>
1c001014:	468d                	li	a3,3
1c001016:	b779                	j	1c000fa4 <__divsf3+0x20>
1c001018:	4601                	li	a2,0
1c00101a:	4685                	li	a3,1
1c00101c:	b761                	j	1c000fa4 <__divsf3+0x20>
1c00101e:	c78d                	beqz	a5,1c001048 <__divsf3+0xc4>
1c001020:	10079833          	p.fl1	a6,a5
1c001024:	477d                	li	a4,31
1c001026:	41070833          	sub	a6,a4,a6
1c00102a:	ffb80713          	addi	a4,a6,-5
1c00102e:	00e797b3          	sll	a5,a5,a4
1c001032:	f8a00713          	li	a4,-118
1c001036:	41070733          	sub	a4,a4,a6
1c00103a:	b761                	j	1c000fc2 <__divsf3+0x3e>
1c00103c:	0ff00713          	li	a4,255
1c001040:	4809                	li	a6,2
1c001042:	d3c9                	beqz	a5,1c000fc4 <__divsf3+0x40>
1c001044:	480d                	li	a6,3
1c001046:	bfbd                	j	1c000fc4 <__divsf3+0x40>
1c001048:	4701                	li	a4,0
1c00104a:	4805                	li	a6,1
1c00104c:	bfa5                	j	1c000fc4 <__divsf3+0x40>
1c00104e:	00579813          	slli	a6,a5,0x5
1c001052:	0af37a63          	bleu	a5,t1,1c001106 <__divsf3+0x182>
1c001056:	1e7d                	addi	t3,t3,-1
1c001058:	4601                	li	a2,0
1c00105a:	01085793          	srli	a5,a6,0x10
1c00105e:	02f35eb3          	divu	t4,t1,a5
1c001062:	65c1                	lui	a1,0x10
1c001064:	15fd                	addi	a1,a1,-1
1c001066:	00b87733          	and	a4,a6,a1
1c00106a:	8241                	srli	a2,a2,0x10
1c00106c:	02f376b3          	remu	a3,t1,a5
1c001070:	8576                	mv	a0,t4
1c001072:	03d705b3          	mul	a1,a4,t4
1c001076:	06c2                	slli	a3,a3,0x10
1c001078:	8ed1                	or	a3,a3,a2
1c00107a:	00b6fc63          	bleu	a1,a3,1c001092 <__divsf3+0x10e>
1c00107e:	96c2                	add	a3,a3,a6
1c001080:	fffe8513          	addi	a0,t4,-1
1c001084:	0106e763          	bltu	a3,a6,1c001092 <__divsf3+0x10e>
1c001088:	00b6f563          	bleu	a1,a3,1c001092 <__divsf3+0x10e>
1c00108c:	ffee8513          	addi	a0,t4,-2
1c001090:	96c2                	add	a3,a3,a6
1c001092:	8e8d                	sub	a3,a3,a1
1c001094:	02f6d633          	divu	a2,a3,a5
1c001098:	02f6f6b3          	remu	a3,a3,a5
1c00109c:	87b2                	mv	a5,a2
1c00109e:	02c705b3          	mul	a1,a4,a2
1c0010a2:	01069713          	slli	a4,a3,0x10
1c0010a6:	00b77c63          	bleu	a1,a4,1c0010be <__divsf3+0x13a>
1c0010aa:	9742                	add	a4,a4,a6
1c0010ac:	fff60793          	addi	a5,a2,-1
1c0010b0:	01076763          	bltu	a4,a6,1c0010be <__divsf3+0x13a>
1c0010b4:	00b77563          	bleu	a1,a4,1c0010be <__divsf3+0x13a>
1c0010b8:	ffe60793          	addi	a5,a2,-2
1c0010bc:	9742                	add	a4,a4,a6
1c0010be:	0542                	slli	a0,a0,0x10
1c0010c0:	8f0d                	sub	a4,a4,a1
1c0010c2:	8d5d                	or	a0,a0,a5
1c0010c4:	00e03733          	snez	a4,a4
1c0010c8:	00e567b3          	or	a5,a0,a4
1c0010cc:	07fe0693          	addi	a3,t3,127
1c0010d0:	04d05e63          	blez	a3,1c00112c <__divsf3+0x1a8>
1c0010d4:	f837b733          	p.bclr	a4,a5,28,3
1c0010d8:	c711                	beqz	a4,1c0010e4 <__divsf3+0x160>
1c0010da:	f647b733          	p.bclr	a4,a5,27,4
1c0010de:	00472363          	p.beqimm	a4,4,1c0010e4 <__divsf3+0x160>
1c0010e2:	0791                	addi	a5,a5,4
1c0010e4:	00479713          	slli	a4,a5,0x4
1c0010e8:	00075663          	bgez	a4,1c0010f4 <__divsf3+0x170>
1c0010ec:	c1b7b7b3          	p.bclr	a5,a5,0,27
1c0010f0:	080e0693          	addi	a3,t3,128
1c0010f4:	0fe00713          	li	a4,254
1c0010f8:	838d                	srli	a5,a5,0x3
1c0010fa:	06d75c63          	ble	a3,a4,1c001172 <__divsf3+0x1ee>
1c0010fe:	4781                	li	a5,0
1c001100:	0ff00693          	li	a3,255
1c001104:	a0bd                	j	1c001172 <__divsf3+0x1ee>
1c001106:	01f31613          	slli	a2,t1,0x1f
1c00110a:	00135313          	srli	t1,t1,0x1
1c00110e:	b7b1                	j	1c00105a <__divsf3+0xd6>
1c001110:	88aa                	mv	a7,a0
1c001112:	879a                	mv	a5,t1
1c001114:	8836                	mv	a6,a3
1c001116:	fe2824e3          	p.beqimm	a6,2,1c0010fe <__divsf3+0x17a>
1c00111a:	04382763          	p.beqimm	a6,3,1c001168 <__divsf3+0x1e4>
1c00111e:	fa1837e3          	p.bneimm	a6,1,1c0010cc <__divsf3+0x148>
1c001122:	4781                	li	a5,0
1c001124:	4681                	li	a3,0
1c001126:	a0b1                	j	1c001172 <__divsf3+0x1ee>
1c001128:	88ae                	mv	a7,a1
1c00112a:	b7f5                	j	1c001116 <__divsf3+0x192>
1c00112c:	4705                	li	a4,1
1c00112e:	8f15                	sub	a4,a4,a3
1c001130:	46ed                	li	a3,27
1c001132:	fee6c8e3          	blt	a3,a4,1c001122 <__divsf3+0x19e>
1c001136:	09ee0613          	addi	a2,t3,158
1c00113a:	00e7d733          	srl	a4,a5,a4
1c00113e:	00c797b3          	sll	a5,a5,a2
1c001142:	00f037b3          	snez	a5,a5
1c001146:	8fd9                	or	a5,a5,a4
1c001148:	f837b733          	p.bclr	a4,a5,28,3
1c00114c:	c711                	beqz	a4,1c001158 <__divsf3+0x1d4>
1c00114e:	f647b733          	p.bclr	a4,a5,27,4
1c001152:	00472363          	p.beqimm	a4,4,1c001158 <__divsf3+0x1d4>
1c001156:	0791                	addi	a5,a5,4
1c001158:	00579713          	slli	a4,a5,0x5
1c00115c:	838d                	srli	a5,a5,0x3
1c00115e:	fc0753e3          	bgez	a4,1c001124 <__divsf3+0x1a0>
1c001162:	4781                	li	a5,0
1c001164:	4685                	li	a3,1
1c001166:	a031                	j	1c001172 <__divsf3+0x1ee>
1c001168:	004007b7          	lui	a5,0x400
1c00116c:	0ff00693          	li	a3,255
1c001170:	4881                	li	a7,0
1c001172:	4501                	li	a0,0
1c001174:	ec07a533          	p.insert	a0,a5,22,0
1c001178:	cf76a533          	p.insert	a0,a3,7,23
1c00117c:	c1f8a533          	p.insert	a0,a7,0,31
1c001180:	8082                	ret

1c001182 <__gesf2>:
1c001182:	ec051733          	p.extractu	a4,a0,22,0
1c001186:	cf7516b3          	p.extractu	a3,a0,7,23
1c00118a:	01f55793          	srli	a5,a0,0x1f
1c00118e:	0ff00513          	li	a0,255
1c001192:	ec059833          	p.extractu	a6,a1,22,0
1c001196:	cf759633          	p.extractu	a2,a1,7,23
1c00119a:	81fd                	srli	a1,a1,0x1f
1c00119c:	00a69563          	bne	a3,a0,1c0011a6 <__gesf2+0x24>
1c0011a0:	5579                	li	a0,-2
1c0011a2:	cb21                	beqz	a4,1c0011f2 <__gesf2+0x70>
1c0011a4:	8082                	ret
1c0011a6:	00a61663          	bne	a2,a0,1c0011b2 <__gesf2+0x30>
1c0011aa:	5579                	li	a0,-2
1c0011ac:	04080963          	beqz	a6,1c0011fe <__gesf2+0x7c>
1c0011b0:	8082                	ret
1c0011b2:	e2b1                	bnez	a3,1c0011f6 <__gesf2+0x74>
1c0011b4:	00173513          	seqz	a0,a4
1c0011b8:	e219                	bnez	a2,1c0011be <__gesf2+0x3c>
1c0011ba:	02080963          	beqz	a6,1c0011ec <__gesf2+0x6a>
1c0011be:	e901                	bnez	a0,1c0011ce <__gesf2+0x4c>
1c0011c0:	00b79463          	bne	a5,a1,1c0011c8 <__gesf2+0x46>
1c0011c4:	00d65863          	ble	a3,a2,1c0011d4 <__gesf2+0x52>
1c0011c8:	4505                	li	a0,1
1c0011ca:	e399                	bnez	a5,1c0011d0 <__gesf2+0x4e>
1c0011cc:	8082                	ret
1c0011ce:	fdfd                	bnez	a1,1c0011cc <__gesf2+0x4a>
1c0011d0:	557d                	li	a0,-1
1c0011d2:	8082                	ret
1c0011d4:	00c6d663          	ble	a2,a3,1c0011e0 <__gesf2+0x5e>
1c0011d8:	557d                	li	a0,-1
1c0011da:	dbed                	beqz	a5,1c0011cc <__gesf2+0x4a>
1c0011dc:	4505                	li	a0,1
1c0011de:	8082                	ret
1c0011e0:	fee864e3          	bltu	a6,a4,1c0011c8 <__gesf2+0x46>
1c0011e4:	4501                	li	a0,0
1c0011e6:	ff0769e3          	bltu	a4,a6,1c0011d8 <__gesf2+0x56>
1c0011ea:	b7cd                	j	1c0011cc <__gesf2+0x4a>
1c0011ec:	4501                	li	a0,0
1c0011ee:	df79                	beqz	a4,1c0011cc <__gesf2+0x4a>
1c0011f0:	bfe1                	j	1c0011c8 <__gesf2+0x46>
1c0011f2:	fad60ce3          	beq	a2,a3,1c0011aa <__gesf2+0x28>
1c0011f6:	f669                	bnez	a2,1c0011c0 <__gesf2+0x3e>
1c0011f8:	fc0808e3          	beqz	a6,1c0011c8 <__gesf2+0x46>
1c0011fc:	b7d1                	j	1c0011c0 <__gesf2+0x3e>
1c0011fe:	00173513          	seqz	a0,a4
1c001202:	ded5                	beqz	a3,1c0011be <__gesf2+0x3c>
1c001204:	bf75                	j	1c0011c0 <__gesf2+0x3e>

1c001206 <__lesf2>:
1c001206:	ec051733          	p.extractu	a4,a0,22,0
1c00120a:	cf7516b3          	p.extractu	a3,a0,7,23
1c00120e:	01f55793          	srli	a5,a0,0x1f
1c001212:	0ff00513          	li	a0,255
1c001216:	ec059833          	p.extractu	a6,a1,22,0
1c00121a:	cf759633          	p.extractu	a2,a1,7,23
1c00121e:	81fd                	srli	a1,a1,0x1f
1c001220:	00a69563          	bne	a3,a0,1c00122a <__lesf2+0x24>
1c001224:	4509                	li	a0,2
1c001226:	cb21                	beqz	a4,1c001276 <__lesf2+0x70>
1c001228:	8082                	ret
1c00122a:	00a61663          	bne	a2,a0,1c001236 <__lesf2+0x30>
1c00122e:	4509                	li	a0,2
1c001230:	04080963          	beqz	a6,1c001282 <__lesf2+0x7c>
1c001234:	8082                	ret
1c001236:	e2b1                	bnez	a3,1c00127a <__lesf2+0x74>
1c001238:	00173513          	seqz	a0,a4
1c00123c:	e219                	bnez	a2,1c001242 <__lesf2+0x3c>
1c00123e:	02080963          	beqz	a6,1c001270 <__lesf2+0x6a>
1c001242:	e901                	bnez	a0,1c001252 <__lesf2+0x4c>
1c001244:	00b79463          	bne	a5,a1,1c00124c <__lesf2+0x46>
1c001248:	00d65863          	ble	a3,a2,1c001258 <__lesf2+0x52>
1c00124c:	4505                	li	a0,1
1c00124e:	e399                	bnez	a5,1c001254 <__lesf2+0x4e>
1c001250:	8082                	ret
1c001252:	fdfd                	bnez	a1,1c001250 <__lesf2+0x4a>
1c001254:	557d                	li	a0,-1
1c001256:	8082                	ret
1c001258:	00c6d663          	ble	a2,a3,1c001264 <__lesf2+0x5e>
1c00125c:	557d                	li	a0,-1
1c00125e:	dbed                	beqz	a5,1c001250 <__lesf2+0x4a>
1c001260:	4505                	li	a0,1
1c001262:	8082                	ret
1c001264:	fee864e3          	bltu	a6,a4,1c00124c <__lesf2+0x46>
1c001268:	4501                	li	a0,0
1c00126a:	ff0769e3          	bltu	a4,a6,1c00125c <__lesf2+0x56>
1c00126e:	b7cd                	j	1c001250 <__lesf2+0x4a>
1c001270:	4501                	li	a0,0
1c001272:	df79                	beqz	a4,1c001250 <__lesf2+0x4a>
1c001274:	bfe1                	j	1c00124c <__lesf2+0x46>
1c001276:	fad60ce3          	beq	a2,a3,1c00122e <__lesf2+0x28>
1c00127a:	f669                	bnez	a2,1c001244 <__lesf2+0x3e>
1c00127c:	fc0808e3          	beqz	a6,1c00124c <__lesf2+0x46>
1c001280:	b7d1                	j	1c001244 <__lesf2+0x3e>
1c001282:	00173513          	seqz	a0,a4
1c001286:	ded5                	beqz	a3,1c001242 <__lesf2+0x3c>
1c001288:	bf75                	j	1c001244 <__lesf2+0x3e>

1c00128a <__mulsf3>:
1c00128a:	cf751633          	p.extractu	a2,a0,7,23
1c00128e:	ec051733          	p.extractu	a4,a0,22,0
1c001292:	817d                	srli	a0,a0,0x1f
1c001294:	c225                	beqz	a2,1c0012f4 <__mulsf3+0x6a>
1c001296:	0ff00793          	li	a5,255
1c00129a:	06f60b63          	beq	a2,a5,1c001310 <__mulsf3+0x86>
1c00129e:	070e                	slli	a4,a4,0x3
1c0012a0:	c1a74733          	p.bset	a4,a4,0,26
1c0012a4:	f8160613          	addi	a2,a2,-127
1c0012a8:	4301                	li	t1,0
1c0012aa:	cf7596b3          	p.extractu	a3,a1,7,23
1c0012ae:	ec0597b3          	p.extractu	a5,a1,22,0
1c0012b2:	81fd                	srli	a1,a1,0x1f
1c0012b4:	c6bd                	beqz	a3,1c001322 <__mulsf3+0x98>
1c0012b6:	0ff00813          	li	a6,255
1c0012ba:	09068363          	beq	a3,a6,1c001340 <__mulsf3+0xb6>
1c0012be:	078e                	slli	a5,a5,0x3
1c0012c0:	c1a7c7b3          	p.bset	a5,a5,0,26
1c0012c4:	f8168693          	addi	a3,a3,-127 # 7dffff81 <__l2_end+0x61ff20c5>
1c0012c8:	4801                	li	a6,0
1c0012ca:	96b2                	add	a3,a3,a2
1c0012cc:	00231613          	slli	a2,t1,0x2
1c0012d0:	01066633          	or	a2,a2,a6
1c0012d4:	167d                	addi	a2,a2,-1
1c0012d6:	4eb9                	li	t4,14
1c0012d8:	00b548b3          	xor	a7,a0,a1
1c0012dc:	00168e13          	addi	t3,a3,1
1c0012e0:	06cee963          	bltu	t4,a2,1c001352 <__mulsf3+0xc8>
1c0012e4:	1c0056b7          	lui	a3,0x1c005
1c0012e8:	060a                	slli	a2,a2,0x2
1c0012ea:	54468693          	addi	a3,a3,1348 # 1c005544 <__DTOR_END__+0x3c>
1c0012ee:	20c6f603          	p.lw	a2,a2(a3)
1c0012f2:	8602                	jr	a2
1c0012f4:	c705                	beqz	a4,1c00131c <__mulsf3+0x92>
1c0012f6:	100716b3          	p.fl1	a3,a4
1c0012fa:	47fd                	li	a5,31
1c0012fc:	40d786b3          	sub	a3,a5,a3
1c001300:	ffb68793          	addi	a5,a3,-5
1c001304:	f8a00613          	li	a2,-118
1c001308:	00f71733          	sll	a4,a4,a5
1c00130c:	8e15                	sub	a2,a2,a3
1c00130e:	bf69                	j	1c0012a8 <__mulsf3+0x1e>
1c001310:	0ff00613          	li	a2,255
1c001314:	4309                	li	t1,2
1c001316:	db51                	beqz	a4,1c0012aa <__mulsf3+0x20>
1c001318:	430d                	li	t1,3
1c00131a:	bf41                	j	1c0012aa <__mulsf3+0x20>
1c00131c:	4601                	li	a2,0
1c00131e:	4305                	li	t1,1
1c001320:	b769                	j	1c0012aa <__mulsf3+0x20>
1c001322:	c78d                	beqz	a5,1c00134c <__mulsf3+0xc2>
1c001324:	10079833          	p.fl1	a6,a5
1c001328:	46fd                	li	a3,31
1c00132a:	41068833          	sub	a6,a3,a6
1c00132e:	ffb80693          	addi	a3,a6,-5
1c001332:	00d797b3          	sll	a5,a5,a3
1c001336:	f8a00693          	li	a3,-118
1c00133a:	410686b3          	sub	a3,a3,a6
1c00133e:	b769                	j	1c0012c8 <__mulsf3+0x3e>
1c001340:	0ff00693          	li	a3,255
1c001344:	4809                	li	a6,2
1c001346:	d3d1                	beqz	a5,1c0012ca <__mulsf3+0x40>
1c001348:	480d                	li	a6,3
1c00134a:	b741                	j	1c0012ca <__mulsf3+0x40>
1c00134c:	4681                	li	a3,0
1c00134e:	4805                	li	a6,1
1c001350:	bfad                	j	1c0012ca <__mulsf3+0x40>
1c001352:	6641                	lui	a2,0x10
1c001354:	fff60313          	addi	t1,a2,-1 # ffff <__l1_heap_size+0x1f>
1c001358:	01075593          	srli	a1,a4,0x10
1c00135c:	0107de93          	srli	t4,a5,0x10
1c001360:	0067f7b3          	and	a5,a5,t1
1c001364:	02f58533          	mul	a0,a1,a5
1c001368:	00677733          	and	a4,a4,t1
1c00136c:	02f70833          	mul	a6,a4,a5
1c001370:	03d587b3          	mul	a5,a1,t4
1c001374:	85aa                	mv	a1,a0
1c001376:	42ee85b3          	p.mac	a1,t4,a4
1c00137a:	01085713          	srli	a4,a6,0x10
1c00137e:	972e                	add	a4,a4,a1
1c001380:	00a77363          	bleu	a0,a4,1c001386 <__mulsf3+0xfc>
1c001384:	97b2                	add	a5,a5,a2
1c001386:	00677633          	and	a2,a4,t1
1c00138a:	0642                	slli	a2,a2,0x10
1c00138c:	00687833          	and	a6,a6,t1
1c001390:	9642                	add	a2,a2,a6
1c001392:	00661593          	slli	a1,a2,0x6
1c001396:	8341                	srli	a4,a4,0x10
1c001398:	97ba                	add	a5,a5,a4
1c00139a:	00b035b3          	snez	a1,a1
1c00139e:	8269                	srli	a2,a2,0x1a
1c0013a0:	8e4d                	or	a2,a2,a1
1c0013a2:	079a                	slli	a5,a5,0x6
1c0013a4:	8fd1                	or	a5,a5,a2
1c0013a6:	00479713          	slli	a4,a5,0x4
1c0013aa:	06075763          	bgez	a4,1c001418 <__mulsf3+0x18e>
1c0013ae:	0017d713          	srli	a4,a5,0x1
1c0013b2:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0013b6:	8fd9                	or	a5,a5,a4
1c0013b8:	07fe0693          	addi	a3,t3,127
1c0013bc:	06d05063          	blez	a3,1c00141c <__mulsf3+0x192>
1c0013c0:	f837b733          	p.bclr	a4,a5,28,3
1c0013c4:	c711                	beqz	a4,1c0013d0 <__mulsf3+0x146>
1c0013c6:	f647b733          	p.bclr	a4,a5,27,4
1c0013ca:	00472363          	p.beqimm	a4,4,1c0013d0 <__mulsf3+0x146>
1c0013ce:	0791                	addi	a5,a5,4
1c0013d0:	00479713          	slli	a4,a5,0x4
1c0013d4:	00075663          	bgez	a4,1c0013e0 <__mulsf3+0x156>
1c0013d8:	c1b7b7b3          	p.bclr	a5,a5,0,27
1c0013dc:	080e0693          	addi	a3,t3,128
1c0013e0:	0fe00713          	li	a4,254
1c0013e4:	08d74063          	blt	a4,a3,1c001464 <__mulsf3+0x1da>
1c0013e8:	0037d713          	srli	a4,a5,0x3
1c0013ec:	a821                	j	1c001404 <__mulsf3+0x17a>
1c0013ee:	88aa                	mv	a7,a0
1c0013f0:	87ba                	mv	a5,a4
1c0013f2:	881a                	mv	a6,t1
1c0013f4:	06282863          	p.beqimm	a6,2,1c001464 <__mulsf3+0x1da>
1c0013f8:	06382063          	p.beqimm	a6,3,1c001458 <__mulsf3+0x1ce>
1c0013fc:	4701                	li	a4,0
1c0013fe:	4681                	li	a3,0
1c001400:	fa183ce3          	p.bneimm	a6,1,1c0013b8 <__mulsf3+0x12e>
1c001404:	4501                	li	a0,0
1c001406:	ec072533          	p.insert	a0,a4,22,0
1c00140a:	cf76a533          	p.insert	a0,a3,7,23
1c00140e:	c1f8a533          	p.insert	a0,a7,0,31
1c001412:	8082                	ret
1c001414:	88ae                	mv	a7,a1
1c001416:	bff9                	j	1c0013f4 <__mulsf3+0x16a>
1c001418:	8e36                	mv	t3,a3
1c00141a:	bf79                	j	1c0013b8 <__mulsf3+0x12e>
1c00141c:	4705                	li	a4,1
1c00141e:	8f15                	sub	a4,a4,a3
1c001420:	46ed                	li	a3,27
1c001422:	04e6c563          	blt	a3,a4,1c00146c <__mulsf3+0x1e2>
1c001426:	09ee0e13          	addi	t3,t3,158
1c00142a:	00e7d733          	srl	a4,a5,a4
1c00142e:	01c797b3          	sll	a5,a5,t3
1c001432:	00f037b3          	snez	a5,a5
1c001436:	8fd9                	or	a5,a5,a4
1c001438:	f837b733          	p.bclr	a4,a5,28,3
1c00143c:	c711                	beqz	a4,1c001448 <__mulsf3+0x1be>
1c00143e:	f647b733          	p.bclr	a4,a5,27,4
1c001442:	00472363          	p.beqimm	a4,4,1c001448 <__mulsf3+0x1be>
1c001446:	0791                	addi	a5,a5,4
1c001448:	00579713          	slli	a4,a5,0x5
1c00144c:	02074263          	bltz	a4,1c001470 <__mulsf3+0x1e6>
1c001450:	0037d713          	srli	a4,a5,0x3
1c001454:	4681                	li	a3,0
1c001456:	b77d                	j	1c001404 <__mulsf3+0x17a>
1c001458:	00400737          	lui	a4,0x400
1c00145c:	0ff00693          	li	a3,255
1c001460:	4881                	li	a7,0
1c001462:	b74d                	j	1c001404 <__mulsf3+0x17a>
1c001464:	4701                	li	a4,0
1c001466:	0ff00693          	li	a3,255
1c00146a:	bf69                	j	1c001404 <__mulsf3+0x17a>
1c00146c:	4701                	li	a4,0
1c00146e:	b7dd                	j	1c001454 <__mulsf3+0x1ca>
1c001470:	4701                	li	a4,0
1c001472:	4685                	li	a3,1
1c001474:	bf41                	j	1c001404 <__mulsf3+0x17a>

1c001476 <__subsf3>:
1c001476:	ec051833          	p.extractu	a6,a0,22,0
1c00147a:	cf751633          	p.extractu	a2,a0,7,23
1c00147e:	ec0597b3          	p.extractu	a5,a1,22,0
1c001482:	01f55893          	srli	a7,a0,0x1f
1c001486:	0ff00693          	li	a3,255
1c00148a:	cf759533          	p.extractu	a0,a1,7,23
1c00148e:	8332                	mv	t1,a2
1c001490:	080e                	slli	a6,a6,0x3
1c001492:	872a                	mv	a4,a0
1c001494:	81fd                	srli	a1,a1,0x1f
1c001496:	078e                	slli	a5,a5,0x3
1c001498:	00d51363          	bne	a0,a3,1c00149e <__subsf3+0x28>
1c00149c:	e399                	bnez	a5,1c0014a2 <__subsf3+0x2c>
1c00149e:	0015c593          	xori	a1,a1,1
1c0014a2:	40a606b3          	sub	a3,a2,a0
1c0014a6:	13159f63          	bne	a1,a7,1c0015e4 <__subsf3+0x16e>
1c0014aa:	06d05e63          	blez	a3,1c001526 <__subsf3+0xb0>
1c0014ae:	e529                	bnez	a0,1c0014f8 <__subsf3+0x82>
1c0014b0:	eb81                	bnez	a5,1c0014c0 <__subsf3+0x4a>
1c0014b2:	0ff00793          	li	a5,255
1c0014b6:	02f60f63          	beq	a2,a5,1c0014f4 <__subsf3+0x7e>
1c0014ba:	87c2                	mv	a5,a6
1c0014bc:	8732                	mv	a4,a2
1c0014be:	a8cd                	j	1c0015b0 <__subsf3+0x13a>
1c0014c0:	16fd                	addi	a3,a3,-1
1c0014c2:	e68d                	bnez	a3,1c0014ec <__subsf3+0x76>
1c0014c4:	97c2                	add	a5,a5,a6
1c0014c6:	8732                	mv	a4,a2
1c0014c8:	00579693          	slli	a3,a5,0x5
1c0014cc:	0e06d263          	bgez	a3,1c0015b0 <__subsf3+0x13a>
1c0014d0:	0705                	addi	a4,a4,1
1c0014d2:	0ff00693          	li	a3,255
1c0014d6:	24d70f63          	beq	a4,a3,1c001734 <__subsf3+0x2be>
1c0014da:	7e0006b7          	lui	a3,0x7e000
1c0014de:	fc17b633          	p.bclr	a2,a5,30,1
1c0014e2:	16fd                	addi	a3,a3,-1
1c0014e4:	8385                	srli	a5,a5,0x1
1c0014e6:	8ff5                	and	a5,a5,a3
1c0014e8:	8fd1                	or	a5,a5,a2
1c0014ea:	a0d9                	j	1c0015b0 <__subsf3+0x13a>
1c0014ec:	0ff00713          	li	a4,255
1c0014f0:	00e61a63          	bne	a2,a4,1c001504 <__subsf3+0x8e>
1c0014f4:	87c2                	mv	a5,a6
1c0014f6:	a899                	j	1c00154c <__subsf3+0xd6>
1c0014f8:	0ff00713          	li	a4,255
1c0014fc:	fee60ce3          	beq	a2,a4,1c0014f4 <__subsf3+0x7e>
1c001500:	c1a7c7b3          	p.bset	a5,a5,0,26
1c001504:	476d                	li	a4,27
1c001506:	00d75463          	ble	a3,a4,1c00150e <__subsf3+0x98>
1c00150a:	4785                	li	a5,1
1c00150c:	bf65                	j	1c0014c4 <__subsf3+0x4e>
1c00150e:	02000713          	li	a4,32
1c001512:	00d7d5b3          	srl	a1,a5,a3
1c001516:	40d706b3          	sub	a3,a4,a3
1c00151a:	00d797b3          	sll	a5,a5,a3
1c00151e:	00f037b3          	snez	a5,a5
1c001522:	8fcd                	or	a5,a5,a1
1c001524:	b745                	j	1c0014c4 <__subsf3+0x4e>
1c001526:	c2a5                	beqz	a3,1c001586 <__subsf3+0x110>
1c001528:	e60d                	bnez	a2,1c001552 <__subsf3+0xdc>
1c00152a:	00081763          	bnez	a6,1c001538 <__subsf3+0xc2>
1c00152e:	0ff00693          	li	a3,255
1c001532:	06d51f63          	bne	a0,a3,1c0015b0 <__subsf3+0x13a>
1c001536:	a819                	j	1c00154c <__subsf3+0xd6>
1c001538:	01f6b463          	p.bneimm	a3,-1,1c001540 <__subsf3+0xca>
1c00153c:	97c2                	add	a5,a5,a6
1c00153e:	b769                	j	1c0014c8 <__subsf3+0x52>
1c001540:	0ff00613          	li	a2,255
1c001544:	fff6c693          	not	a3,a3
1c001548:	00c51d63          	bne	a0,a2,1c001562 <__subsf3+0xec>
1c00154c:	0ff00713          	li	a4,255
1c001550:	a085                	j	1c0015b0 <__subsf3+0x13a>
1c001552:	0ff00613          	li	a2,255
1c001556:	fec50be3          	beq	a0,a2,1c00154c <__subsf3+0xd6>
1c00155a:	40d006b3          	neg	a3,a3
1c00155e:	c1a84833          	p.bset	a6,a6,0,26
1c001562:	466d                	li	a2,27
1c001564:	00d65463          	ble	a3,a2,1c00156c <__subsf3+0xf6>
1c001568:	4805                	li	a6,1
1c00156a:	bfc9                	j	1c00153c <__subsf3+0xc6>
1c00156c:	02000613          	li	a2,32
1c001570:	00d855b3          	srl	a1,a6,a3
1c001574:	40d606b3          	sub	a3,a2,a3
1c001578:	00d81833          	sll	a6,a6,a3
1c00157c:	01003833          	snez	a6,a6
1c001580:	0105e833          	or	a6,a1,a6
1c001584:	bf65                	j	1c00153c <__subsf3+0xc6>
1c001586:	00160713          	addi	a4,a2,1
1c00158a:	ee8735b3          	p.bclr	a1,a4,23,8
1c00158e:	4685                	li	a3,1
1c001590:	04b6c363          	blt	a3,a1,1c0015d6 <__subsf3+0x160>
1c001594:	ea05                	bnez	a2,1c0015c4 <__subsf3+0x14e>
1c001596:	4701                	li	a4,0
1c001598:	00080c63          	beqz	a6,1c0015b0 <__subsf3+0x13a>
1c00159c:	18078a63          	beqz	a5,1c001730 <__subsf3+0x2ba>
1c0015a0:	97c2                	add	a5,a5,a6
1c0015a2:	00579693          	slli	a3,a5,0x5
1c0015a6:	0006d563          	bgez	a3,1c0015b0 <__subsf3+0x13a>
1c0015aa:	c1a7b7b3          	p.bclr	a5,a5,0,26
1c0015ae:	4705                	li	a4,1
1c0015b0:	f837b6b3          	p.bclr	a3,a5,28,3
1c0015b4:	18068163          	beqz	a3,1c001736 <__subsf3+0x2c0>
1c0015b8:	f647b6b3          	p.bclr	a3,a5,27,4
1c0015bc:	1646ad63          	p.beqimm	a3,4,1c001736 <__subsf3+0x2c0>
1c0015c0:	0791                	addi	a5,a5,4
1c0015c2:	aa95                	j	1c001736 <__subsf3+0x2c0>
1c0015c4:	f80804e3          	beqz	a6,1c00154c <__subsf3+0xd6>
1c0015c8:	d795                	beqz	a5,1c0014f4 <__subsf3+0x7e>
1c0015ca:	020007b7          	lui	a5,0x2000
1c0015ce:	0ff00713          	li	a4,255
1c0015d2:	4881                	li	a7,0
1c0015d4:	a28d                	j	1c001736 <__subsf3+0x2c0>
1c0015d6:	0ff00693          	li	a3,255
1c0015da:	14d70d63          	beq	a4,a3,1c001734 <__subsf3+0x2be>
1c0015de:	82f827db          	p.addun	a5,a6,a5,1
1c0015e2:	b7f9                	j	1c0015b0 <__subsf3+0x13a>
1c0015e4:	04d05e63          	blez	a3,1c001640 <__subsf3+0x1ca>
1c0015e8:	e90d                	bnez	a0,1c00161a <__subsf3+0x1a4>
1c0015ea:	ec0784e3          	beqz	a5,1c0014b2 <__subsf3+0x3c>
1c0015ee:	16fd                	addi	a3,a3,-1
1c0015f0:	ee81                	bnez	a3,1c001608 <__subsf3+0x192>
1c0015f2:	40f807b3          	sub	a5,a6,a5
1c0015f6:	8732                	mv	a4,a2
1c0015f8:	00579693          	slli	a3,a5,0x5
1c0015fc:	fa06dae3          	bgez	a3,1c0015b0 <__subsf3+0x13a>
1c001600:	cba7b633          	p.bclr	a2,a5,5,26
1c001604:	833a                	mv	t1,a4
1c001606:	a0e5                	j	1c0016ee <__subsf3+0x278>
1c001608:	0ff00713          	li	a4,255
1c00160c:	eee604e3          	beq	a2,a4,1c0014f4 <__subsf3+0x7e>
1c001610:	476d                	li	a4,27
1c001612:	00d75b63          	ble	a3,a4,1c001628 <__subsf3+0x1b2>
1c001616:	4785                	li	a5,1
1c001618:	bfe9                	j	1c0015f2 <__subsf3+0x17c>
1c00161a:	0ff00713          	li	a4,255
1c00161e:	ece60be3          	beq	a2,a4,1c0014f4 <__subsf3+0x7e>
1c001622:	c1a7c7b3          	p.bset	a5,a5,0,26
1c001626:	b7ed                	j	1c001610 <__subsf3+0x19a>
1c001628:	02000713          	li	a4,32
1c00162c:	00d7d5b3          	srl	a1,a5,a3
1c001630:	40d706b3          	sub	a3,a4,a3
1c001634:	00d797b3          	sll	a5,a5,a3
1c001638:	00f037b3          	snez	a5,a5
1c00163c:	8fcd                	or	a5,a5,a1
1c00163e:	bf55                	j	1c0015f2 <__subsf3+0x17c>
1c001640:	c2a5                	beqz	a3,1c0016a0 <__subsf3+0x22a>
1c001642:	e60d                	bnez	a2,1c00166c <__subsf3+0x1f6>
1c001644:	00081663          	bnez	a6,1c001650 <__subsf3+0x1da>
1c001648:	0ff00693          	li	a3,255
1c00164c:	88ae                	mv	a7,a1
1c00164e:	b5d5                	j	1c001532 <__subsf3+0xbc>
1c001650:	01f6b663          	p.bneimm	a3,-1,1c00165c <__subsf3+0x1e6>
1c001654:	410787b3          	sub	a5,a5,a6
1c001658:	88ae                	mv	a7,a1
1c00165a:	bf79                	j	1c0015f8 <__subsf3+0x182>
1c00165c:	0ff00613          	li	a2,255
1c001660:	fff6c693          	not	a3,a3
1c001664:	00c51c63          	bne	a0,a2,1c00167c <__subsf3+0x206>
1c001668:	88ae                	mv	a7,a1
1c00166a:	b5cd                	j	1c00154c <__subsf3+0xd6>
1c00166c:	0ff00613          	li	a2,255
1c001670:	fec50ce3          	beq	a0,a2,1c001668 <__subsf3+0x1f2>
1c001674:	40d006b3          	neg	a3,a3
1c001678:	c1a84833          	p.bset	a6,a6,0,26
1c00167c:	466d                	li	a2,27
1c00167e:	00d65463          	ble	a3,a2,1c001686 <__subsf3+0x210>
1c001682:	4805                	li	a6,1
1c001684:	bfc1                	j	1c001654 <__subsf3+0x1de>
1c001686:	02000613          	li	a2,32
1c00168a:	00d85533          	srl	a0,a6,a3
1c00168e:	40d606b3          	sub	a3,a2,a3
1c001692:	00d81833          	sll	a6,a6,a3
1c001696:	01003833          	snez	a6,a6
1c00169a:	01056833          	or	a6,a0,a6
1c00169e:	bf5d                	j	1c001654 <__subsf3+0x1de>
1c0016a0:	00160713          	addi	a4,a2,1
1c0016a4:	ee873733          	p.bclr	a4,a4,23,8
1c0016a8:	4685                	li	a3,1
1c0016aa:	02e6c963          	blt	a3,a4,1c0016dc <__subsf3+0x266>
1c0016ae:	e21d                	bnez	a2,1c0016d4 <__subsf3+0x25e>
1c0016b0:	00081563          	bnez	a6,1c0016ba <__subsf3+0x244>
1c0016b4:	efcd                	bnez	a5,1c00176e <__subsf3+0x2f8>
1c0016b6:	4701                	li	a4,0
1c0016b8:	bf29                	j	1c0015d2 <__subsf3+0x15c>
1c0016ba:	cfc5                	beqz	a5,1c001772 <__subsf3+0x2fc>
1c0016bc:	40f80733          	sub	a4,a6,a5
1c0016c0:	00571693          	slli	a3,a4,0x5
1c0016c4:	410787b3          	sub	a5,a5,a6
1c0016c8:	0a06c363          	bltz	a3,1c00176e <__subsf3+0x2f8>
1c0016cc:	87ba                	mv	a5,a4
1c0016ce:	eb21                	bnez	a4,1c00171e <__subsf3+0x2a8>
1c0016d0:	4781                	li	a5,0
1c0016d2:	b7d5                	j	1c0016b6 <__subsf3+0x240>
1c0016d4:	ee081ae3          	bnez	a6,1c0015c8 <__subsf3+0x152>
1c0016d8:	fbc1                	bnez	a5,1c001668 <__subsf3+0x1f2>
1c0016da:	bdc5                	j	1c0015ca <__subsf3+0x154>
1c0016dc:	40f80633          	sub	a2,a6,a5
1c0016e0:	00561713          	slli	a4,a2,0x5
1c0016e4:	02075f63          	bgez	a4,1c001722 <__subsf3+0x2ac>
1c0016e8:	41078633          	sub	a2,a5,a6
1c0016ec:	88ae                	mv	a7,a1
1c0016ee:	10061733          	p.fl1	a4,a2
1c0016f2:	47fd                	li	a5,31
1c0016f4:	40e78733          	sub	a4,a5,a4
1c0016f8:	176d                	addi	a4,a4,-5
1c0016fa:	00e61633          	sll	a2,a2,a4
1c0016fe:	02674463          	blt	a4,t1,1c001726 <__subsf3+0x2b0>
1c001702:	40670733          	sub	a4,a4,t1
1c001706:	0705                	addi	a4,a4,1
1c001708:	02000693          	li	a3,32
1c00170c:	00e657b3          	srl	a5,a2,a4
1c001710:	40e68733          	sub	a4,a3,a4
1c001714:	00e61633          	sll	a2,a2,a4
1c001718:	00c03633          	snez	a2,a2
1c00171c:	8fd1                	or	a5,a5,a2
1c00171e:	4701                	li	a4,0
1c001720:	bd41                	j	1c0015b0 <__subsf3+0x13a>
1c001722:	d65d                	beqz	a2,1c0016d0 <__subsf3+0x25a>
1c001724:	b7e9                	j	1c0016ee <__subsf3+0x278>
1c001726:	40e30733          	sub	a4,t1,a4
1c00172a:	c1a637b3          	p.bclr	a5,a2,0,26
1c00172e:	b549                	j	1c0015b0 <__subsf3+0x13a>
1c001730:	87c2                	mv	a5,a6
1c001732:	bdbd                	j	1c0015b0 <__subsf3+0x13a>
1c001734:	4781                	li	a5,0
1c001736:	00579693          	slli	a3,a5,0x5
1c00173a:	0006d963          	bgez	a3,1c00174c <__subsf3+0x2d6>
1c00173e:	0705                	addi	a4,a4,1
1c001740:	0ff00693          	li	a3,255
1c001744:	02d70963          	beq	a4,a3,1c001776 <__subsf3+0x300>
1c001748:	c1a7b7b3          	p.bclr	a5,a5,0,26
1c00174c:	0ff00693          	li	a3,255
1c001750:	838d                	srli	a5,a5,0x3
1c001752:	00d71663          	bne	a4,a3,1c00175e <__subsf3+0x2e8>
1c001756:	c781                	beqz	a5,1c00175e <__subsf3+0x2e8>
1c001758:	004007b7          	lui	a5,0x400
1c00175c:	4881                	li	a7,0
1c00175e:	4501                	li	a0,0
1c001760:	ec07a533          	p.insert	a0,a5,22,0
1c001764:	cf772533          	p.insert	a0,a4,7,23
1c001768:	c1f8a533          	p.insert	a0,a7,0,31
1c00176c:	8082                	ret
1c00176e:	88ae                	mv	a7,a1
1c001770:	b77d                	j	1c00171e <__subsf3+0x2a8>
1c001772:	87c2                	mv	a5,a6
1c001774:	b76d                	j	1c00171e <__subsf3+0x2a8>
1c001776:	4781                	li	a5,0
1c001778:	bfd1                	j	1c00174c <__subsf3+0x2d6>

1c00177a <__floatunsisf>:
1c00177a:	4701                	li	a4,0
1c00177c:	c11d                	beqz	a0,1c0017a2 <__floatunsisf+0x28>
1c00177e:	477d                	li	a4,31
1c001780:	100517b3          	p.fl1	a5,a0
1c001784:	40f707b3          	sub	a5,a4,a5
1c001788:	09e00713          	li	a4,158
1c00178c:	8f1d                	sub	a4,a4,a5
1c00178e:	09600693          	li	a3,150
1c001792:	02e6c063          	blt	a3,a4,1c0017b2 <__floatunsisf+0x38>
1c001796:	46a1                	li	a3,8
1c001798:	00f6d563          	ble	a5,a3,1c0017a2 <__floatunsisf+0x28>
1c00179c:	17e1                	addi	a5,a5,-8
1c00179e:	00f51533          	sll	a0,a0,a5
1c0017a2:	4781                	li	a5,0
1c0017a4:	ec0527b3          	p.insert	a5,a0,22,0
1c0017a8:	cf7727b3          	p.insert	a5,a4,7,23
1c0017ac:	c1f7b533          	p.bclr	a0,a5,0,31
1c0017b0:	8082                	ret
1c0017b2:	09900693          	li	a3,153
1c0017b6:	00e6dd63          	ble	a4,a3,1c0017d0 <__floatunsisf+0x56>
1c0017ba:	01b78693          	addi	a3,a5,27 # 40001b <__L2+0x38001b>
1c0017be:	4615                	li	a2,5
1c0017c0:	00d516b3          	sll	a3,a0,a3
1c0017c4:	8e1d                	sub	a2,a2,a5
1c0017c6:	00d036b3          	snez	a3,a3
1c0017ca:	00c55533          	srl	a0,a0,a2
1c0017ce:	8d55                	or	a0,a0,a3
1c0017d0:	4695                	li	a3,5
1c0017d2:	00f6d663          	ble	a5,a3,1c0017de <__floatunsisf+0x64>
1c0017d6:	ffb78693          	addi	a3,a5,-5
1c0017da:	00d51533          	sll	a0,a0,a3
1c0017de:	f8353633          	p.bclr	a2,a0,28,3
1c0017e2:	c1a536b3          	p.bclr	a3,a0,0,26
1c0017e6:	c611                	beqz	a2,1c0017f2 <__floatunsisf+0x78>
1c0017e8:	f6453533          	p.bclr	a0,a0,27,4
1c0017ec:	00452363          	p.beqimm	a0,4,1c0017f2 <__floatunsisf+0x78>
1c0017f0:	0691                	addi	a3,a3,4
1c0017f2:	00569613          	slli	a2,a3,0x5
1c0017f6:	00065763          	bgez	a2,1c001804 <__floatunsisf+0x8a>
1c0017fa:	09f00713          	li	a4,159
1c0017fe:	c1a6b6b3          	p.bclr	a3,a3,0,26
1c001802:	8f1d                	sub	a4,a4,a5
1c001804:	0036d513          	srli	a0,a3,0x3
1c001808:	bf69                	j	1c0017a2 <__floatunsisf+0x28>

1c00180a <__extendsfdf2>:
1c00180a:	cf7516b3          	p.extractu	a3,a0,7,23
1c00180e:	00168793          	addi	a5,a3,1 # 7e000001 <__l2_end+0x61ff2145>
1c001812:	ee87b7b3          	p.bclr	a5,a5,23,8
1c001816:	4605                	li	a2,1
1c001818:	ec051733          	p.extractu	a4,a0,22,0
1c00181c:	817d                	srli	a0,a0,0x1f
1c00181e:	02f65163          	ble	a5,a2,1c001840 <__extendsfdf2+0x36>
1c001822:	00375793          	srli	a5,a4,0x3
1c001826:	38068693          	addi	a3,a3,896
1c00182a:	0776                	slli	a4,a4,0x1d
1c00182c:	4601                	li	a2,0
1c00182e:	e607a633          	p.insert	a2,a5,19,0
1c001832:	d546a633          	p.insert	a2,a3,10,20
1c001836:	c1f52633          	p.insert	a2,a0,0,31
1c00183a:	85b2                	mv	a1,a2
1c00183c:	853a                	mv	a0,a4
1c00183e:	8082                	ret
1c001840:	ee85                	bnez	a3,1c001878 <__extendsfdf2+0x6e>
1c001842:	c729                	beqz	a4,1c00188c <__extendsfdf2+0x82>
1c001844:	47fd                	li	a5,31
1c001846:	10071633          	p.fl1	a2,a4
1c00184a:	40c78633          	sub	a2,a5,a2
1c00184e:	47a9                	li	a5,10
1c001850:	00c7ce63          	blt	a5,a2,1c00186c <__extendsfdf2+0x62>
1c001854:	47ad                	li	a5,11
1c001856:	8f91                	sub	a5,a5,a2
1c001858:	01560693          	addi	a3,a2,21
1c00185c:	00f757b3          	srl	a5,a4,a5
1c001860:	00d71733          	sll	a4,a4,a3
1c001864:	38900693          	li	a3,905
1c001868:	8e91                	sub	a3,a3,a2
1c00186a:	b7c9                	j	1c00182c <__extendsfdf2+0x22>
1c00186c:	ff560793          	addi	a5,a2,-11
1c001870:	00f717b3          	sll	a5,a4,a5
1c001874:	4701                	li	a4,0
1c001876:	b7fd                	j	1c001864 <__extendsfdf2+0x5a>
1c001878:	4781                	li	a5,0
1c00187a:	c711                	beqz	a4,1c001886 <__extendsfdf2+0x7c>
1c00187c:	00375793          	srli	a5,a4,0x3
1c001880:	c137c7b3          	p.bset	a5,a5,0,19
1c001884:	0776                	slli	a4,a4,0x1d
1c001886:	7ff00693          	li	a3,2047
1c00188a:	b74d                	j	1c00182c <__extendsfdf2+0x22>
1c00188c:	4781                	li	a5,0
1c00188e:	4681                	li	a3,0
1c001890:	bf71                	j	1c00182c <__extendsfdf2+0x22>

1c001892 <cluster_entry>:

void cluster_fn();

// Cluster entry point
static void cluster_entry(void *arg)
{
1c001892:	1141                	addi	sp,sp,-16
1c001894:	c422                	sw	s0,8(sp)
#endif
}

static inline void eu_dispatch_team_config(unsigned value)
{
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c001896:	4785                	li	a5,1
1c001898:	00204437          	lui	s0,0x204
1c00189c:	c606                	sw	ra,12(sp)
1c00189e:	08f42223          	sw	a5,132(s0) # 204084 <__L2+0x184084>
  IP_WRITE(barAddr, EU_HW_BARR_TRIGGER_MASK, coreMask);
1c0018a2:	20040413          	addi	s0,s0,512
1c0018a6:	00f42023          	sw	a5,0(s0)
  IP_WRITE(barAddr, EU_HW_BARR_TARGET_MASK, targetMask);
1c0018aa:	00f42623          	sw	a5,12(s0)
  IP_WRITE_PTR(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS, value);
1c0018ae:	1c0027b7          	lui	a5,0x1c002
1c0018b2:	94078793          	addi	a5,a5,-1728 # 1c001940 <cluster_fn>
1c0018b6:	00204737          	lui	a4,0x204
1c0018ba:	08f72023          	sw	a5,128(a4) # 204080 <__L2+0x184080>
1c0018be:	002047b7          	lui	a5,0x204
1c0018c2:	0807a023          	sw	zero,128(a5) # 204080 <__L2+0x184080>
#endif

  if (nb_cores) __rt_team_config(nb_cores);
  eu_dispatch_push((int)entry);
  eu_dispatch_push((int)arg);
  entry(arg);
1c0018c6:	4501                	li	a0,0
1c0018c8:	28a5                	jal	1c001940 <cluster_fn>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c0018ca:	01c46783          	p.elw	a5,28(s0)
  pi_cl_team_fork(NUM_CORES, cluster_fn, (void *)0x0);
}
1c0018ce:	40b2                	lw	ra,12(sp)
1c0018d0:	4422                	lw	s0,8(sp)
1c0018d2:	0141                	addi	sp,sp,16
1c0018d4:	8082                	ret

1c0018d6 <main>:


int main()
{
1c0018d6:	711d                	addi	sp,sp,-96
static inline struct pi_cluster_task *pi_cluster_task(struct pi_cluster_task *task, void (*entry)(void*), void *arg)
{
    #if defined(PMSIS_DRIVERS)
    memset(task, 0, sizeof(struct pi_cluster_task));
    #endif  /* PMSIS_DRIVERS */
    task->entry = entry;
1c0018d8:	1c0027b7          	lui	a5,0x1c002
1c0018dc:	89278793          	addi	a5,a5,-1902 # 1c001892 <cluster_entry>
  // [OPTIONAL] specify the stack size for the task
  //cluster_task.stack_size = STACK_SIZE;
  //cluster_task.slave_stack_size = STACK_SIZE;

  // open the cluster
  pi_cluster_conf_init(&conf);
1c0018e0:	0068                	addi	a0,sp,12
{
1c0018e2:	ce86                	sw	ra,92(sp)
1c0018e4:	cca2                	sw	s0,88(sp)
1c0018e6:	d23e                	sw	a5,36(sp)
  struct pi_device cluster_dev = {0};
1c0018e8:	c002                	sw	zero,0(sp)
1c0018ea:	c202                	sw	zero,4(sp)
1c0018ec:	c402                	sw	zero,8(sp)
  struct pi_cluster_task cluster_task = {0};
1c0018ee:	d402                	sw	zero,40(sp)
1c0018f0:	d602                	sw	zero,44(sp)
1c0018f2:	d802                	sw	zero,48(sp)
1c0018f4:	da02                	sw	zero,52(sp)
1c0018f6:	dc02                	sw	zero,56(sp)
1c0018f8:	de02                	sw	zero,60(sp)
1c0018fa:	c082                	sw	zero,64(sp)
1c0018fc:	c282                	sw	zero,68(sp)
1c0018fe:	c482                	sw	zero,72(sp)
1c001900:	c682                	sw	zero,76(sp)
  pi_cluster_conf_init(&conf);
1c001902:	287010ef          	jal	ra,1c003388 <pi_cluster_conf_init>
  pi_open_from_conf(&cluster_dev, &conf);
1c001906:	850a                	mv	a0,sp
1c001908:	006c                	addi	a1,sp,12
1c00190a:	70e000ef          	jal	ra,1c002018 <pi_open_from_conf>
  if (pi_cluster_open(&cluster_dev))
1c00190e:	850a                	mv	a0,sp
1c001910:	27f010ef          	jal	ra,1c00338e <pi_cluster_open>
1c001914:	ed11                	bnez	a0,1c001930 <main+0x5a>
1c001916:	842a                	mv	s0,a0
    printf("ERROR: Cluster not working\n");
    return -1;
  }

  // send a task to the cluster
  pi_cluster_send_task_to_cl(&cluster_dev, &cluster_task);
1c001918:	104c                	addi	a1,sp,36
1c00191a:	850a                	mv	a0,sp
1c00191c:	63f010ef          	jal	ra,1c00375a <pi_cluster_send_task_to_cl>

  // closing the cluster
  pi_cluster_close(&cluster_dev);
1c001920:	850a                	mv	a0,sp
1c001922:	341010ef          	jal	ra,1c003462 <pi_cluster_close>

  return 0;
 
}
1c001926:	8522                	mv	a0,s0
1c001928:	40f6                	lw	ra,92(sp)
1c00192a:	4466                	lw	s0,88(sp)
1c00192c:	6125                	addi	sp,sp,96
1c00192e:	8082                	ret
    printf("ERROR: Cluster not working\n");
1c001930:	1c005537          	lui	a0,0x1c005
1c001934:	68050513          	addi	a0,a0,1664 # 1c005680 <__clz_tab+0x100>
1c001938:	14b020ef          	jal	ra,1c004282 <puts>
    return -1;
1c00193c:	547d                	li	s0,-1
1c00193e:	b7e5                	j	1c001926 <main+0x50>

1c001940 <cluster_fn>:
  //  put here the multicore funcion definitions
#endif



void cluster_fn() {
1c001940:	7139                	addi	sp,sp,-64

/* Configure the active events. eventMask is an OR of events got through SPR_PCER_EVENT_MASK */
static inline void cpu_perf_conf_events(unsigned int eventMask)
{
#ifndef PLP_NO_PERF_COUNTERS
  asm volatile ("csrw 0x7A0, %0" : "+r" (eventMask));
1c001942:	67e5                	lui	a5,0x19
1c001944:	de06                	sw	ra,60(sp)
1c001946:	dc22                	sw	s0,56(sp)
1c001948:	da26                	sw	s1,52(sp)
1c00194a:	d84a                	sw	s2,48(sp)
1c00194c:	d64e                	sw	s3,44(sp)
1c00194e:	d452                	sw	s4,40(sp)
1c001950:	d256                	sw	s5,36(sp)
1c001952:	d05a                	sw	s6,32(sp)
1c001954:	ce5e                	sw	s7,28(sp)
1c001956:	cc62                	sw	s8,24(sp)
1c001958:	ca66                	sw	s9,20(sp)
1c00195a:	c86a                	sw	s10,16(sp)
1c00195c:	c66e                	sw	s11,12(sp)
1c00195e:	81778793          	addi	a5,a5,-2025 # 18817 <__L1Cl+0x8817>
1c001962:	7a079073          	csrw	pcer,a5
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001966:	014027f3          	csrr	a5,uhartid
#endif
}

static inline void pi_perf_reset()
{
  if (hal_is_fc())
1c00196a:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c00196e:	ca5797b3          	p.extractu	a5,a5,5,5
1c001972:	1ee78563          	beq	a5,a4,1c001b5c <cluster_fn+0x21c>

static inline uint32_t timer_start_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_START_HI_OFFSET); }
static inline void timer_start_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_START_HI_OFFSET, value); }

static inline uint32_t timer_reset_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_RESET_LO_OFFSET); }
static inline void timer_reset_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_RESET_LO_OFFSET, value); }
1c001976:	102007b7          	lui	a5,0x10200
1c00197a:	4705                	li	a4,1
1c00197c:	40078793          	addi	a5,a5,1024 # 10200400 <__l1_end+0x2003e0>
1c001980:	02e7a023          	sw	a4,32(a5)
}

/* Set all counters to the specified value */
static inline void cpu_perf_setall(unsigned int value) {
#ifndef PLP_NO_PERF_COUNTERS
  asm volatile ("csrw 0x79F, %0" :: "r" (value));
1c001984:	4781                	li	a5,0
1c001986:	79f79073          	csrw	pccr31,a5
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00198a:	014027f3          	csrr	a5,uhartid
#endif
}

static inline void pi_perf_start()
{
  if (hal_is_fc())
1c00198e:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c001992:	ca5797b3          	p.extractu	a5,a5,5,5
1c001996:	1ee78563          	beq	a5,a4,1c001b80 <cluster_fn+0x240>
static inline void timer_start_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_START_LO_OFFSET, value); }
1c00199a:	102007b7          	lui	a5,0x10200
1c00199e:	4705                	li	a4,1
1c0019a0:	40078793          	addi	a5,a5,1024 # 10200400 <__l1_end+0x2003e0>
1c0019a4:	00e7ac23          	sw	a4,24(a5)
  asm volatile ("csrw 0x7A1, %0" :: "r" (confMask));
1c0019a8:	478d                	li	a5,3
1c0019aa:	7a179073          	csrw	pcmr,a5
  // workload
  #if NUM_CORES == 1

    float cost = 0.0, new_cost = 0.0;
    
    forewardProp(X_input, Y_output, W_weight, B_bias, IN, OUT);
1c0019ae:	1c006937          	lui	s2,0x1c006
1c0019b2:	bd090493          	addi	s1,s2,-1072 # 1c005bd0 <B_bias>
1c0019b6:	01048413          	addi	s0,s1,16
1c0019ba:	02048993          	addi	s3,s1,32
1c0019be:	1c006a37          	lui	s4,0x1c006
1c0019c2:	4791                	li	a5,4
1c0019c4:	78000713          	li	a4,1920
1c0019c8:	bd090693          	addi	a3,s2,-1072
1c0019cc:	380a0613          	addi	a2,s4,896 # 1c006380 <W_weight>
1c0019d0:	85a2                	mv	a1,s0
1c0019d2:	854e                	mv	a0,s3
1c0019d4:	22d5                	jal	1c001bb8 <forewardProp>
    validateLayer(Y_output, Verification_Vec, OUT);
1c0019d6:	7a048593          	addi	a1,s1,1952
1c0019da:	4611                	li	a2,4
1c0019dc:	8522                	mv	a0,s0
1c0019de:	1c006b37          	lui	s6,0x1c006
1c0019e2:	2441                	jal	1c001c62 <validateLayer>
1c0019e4:	4b89                	li	s7,2
1c0019e6:	1c0064b7          	lui	s1,0x1c006
1c0019ea:	1c005db7          	lui	s11,0x1c005
1c0019ee:	bc0b0b13          	addi	s6,s6,-1088 # 1c005bc0 <learningRate>
1c0019f2:	1c005d37          	lui	s10,0x1c005
    
    for(int epochs = 0; epochs<2; epochs++){
      cost = cost_func(Y_output, Y_expected, OUT);
1c0019f6:	4611                	li	a2,4
1c0019f8:	aa848593          	addi	a1,s1,-1368 # 1c005aa8 <Y_expected>
1c0019fc:	8522                	mv	a0,s0
1c0019fe:	2e29                	jal	1c001d18 <cost_func>
1c001a00:	8c2a                	mv	s8,a0
      printf("cost: %f\n", cost);
1c001a02:	3521                	jal	1c00180a <__extendsfdf2>
1c001a04:	862a                	mv	a2,a0
1c001a06:	86ae                	mv	a3,a1
1c001a08:	69cd8513          	addi	a0,s11,1692 # 1c00569c <__clz_tab+0x11c>
1c001a0c:	1e7020ef          	jal	ra,1c0043f2 <printf>
      backpropagation(X_input, Y_output, Y_expected, W_weight, B_bias, IN, OUT, learningRate);
1c001a10:	000b2883          	lw	a7,0(s6)
1c001a14:	4811                	li	a6,4
1c001a16:	78000793          	li	a5,1920
1c001a1a:	bd090713          	addi	a4,s2,-1072
1c001a1e:	380a0693          	addi	a3,s4,896
1c001a22:	aa848613          	addi	a2,s1,-1368
1c001a26:	85a2                	mv	a1,s0
1c001a28:	854e                	mv	a0,s3
1c001a2a:	2e81                	jal	1c001d7a <backpropagation>
      forewardProp(X_input, Y_output, W_weight, B_bias, IN, OUT);
1c001a2c:	4791                	li	a5,4
1c001a2e:	78000713          	li	a4,1920
1c001a32:	bd090693          	addi	a3,s2,-1072
1c001a36:	380a0613          	addi	a2,s4,896
1c001a3a:	85a2                	mv	a1,s0
1c001a3c:	854e                	mv	a0,s3
1c001a3e:	2aad                	jal	1c001bb8 <forewardProp>
      new_cost = cost_func(Y_output, Y_expected, OUT);
1c001a40:	4611                	li	a2,4
1c001a42:	aa848593          	addi	a1,s1,-1368
1c001a46:	8522                	mv	a0,s0
1c001a48:	2cc1                	jal	1c001d18 <cost_func>
      
      printf("new cost: %f\n     change: %f\n", new_cost, (cost-new_cost));
1c001a4a:	85aa                	mv	a1,a0
      new_cost = cost_func(Y_output, Y_expected, OUT);
1c001a4c:	8aaa                	mv	s5,a0
      printf("new cost: %f\n     change: %f\n", new_cost, (cost-new_cost));
1c001a4e:	8562                	mv	a0,s8
1c001a50:	341d                	jal	1c001476 <__subsf3>
1c001a52:	3b65                	jal	1c00180a <__extendsfdf2>
1c001a54:	8c2a                	mv	s8,a0
1c001a56:	8556                	mv	a0,s5
1c001a58:	8cae                	mv	s9,a1
1c001a5a:	3b45                	jal	1c00180a <__extendsfdf2>
1c001a5c:	862a                	mv	a2,a0
1c001a5e:	8762                	mv	a4,s8
1c001a60:	87e6                	mv	a5,s9
1c001a62:	86ae                	mv	a3,a1
1c001a64:	6a8d0513          	addi	a0,s10,1704 # 1c0056a8 <__clz_tab+0x128>
1c001a68:	18b020ef          	jal	ra,1c0043f2 <printf>
    for(int epochs = 0; epochs<2; epochs++){
1c001a6c:	0e1bb663          	p.bneimm	s7,1,1c001b58 <cluster_fn+0x218>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001a70:	014027f3          	csrr	a5,uhartid
#endif
}

static inline void pi_perf_stop()
{
  if (hal_is_fc())
1c001a74:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c001a78:	ca5797b3          	p.extractu	a5,a5,5,5
1c001a7c:	12e78463          	beq	a5,a4,1c001ba4 <cluster_fn+0x264>
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c001a80:	102007b7          	lui	a5,0x10200
1c001a84:	40078793          	addi	a5,a5,1024 # 10200400 <__l1_end+0x2003e0>
1c001a88:	0007a023          	sw	zero,0(a5)
  asm volatile ("csrw 0x7A1, %0" :: "r" (confMask));
1c001a8c:	4781                	li	a5,0
1c001a8e:	7a179073          	csrw	pcmr,a5
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001a92:	014027f3          	csrr	a5,uhartid
#endif
}

static inline unsigned int pi_perf_read(int event)
{
  if (hal_is_fc())
1c001a96:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c001a9a:	ca5797b3          	p.extractu	a5,a5,5,5
1c001a9e:	0ee78c63          	beq	a5,a4,1c001b96 <cluster_fn+0x256>
static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c001aa2:	10200637          	lui	a2,0x10200
1c001aa6:	40060613          	addi	a2,a2,1024 # 10200400 <__l1_end+0x2003e0>
1c001aaa:	00862603          	lw	a2,8(a2)
  unsigned int value = 0;

  // This is stupid! But I really don't know how else we could do that
  switch(counterId) {
   case  0: asm volatile ("csrr %0, 0x780" : "=r" (value)); break;
   case  1: asm volatile ("csrr %0, 0x781" : "=r" (value)); break;
1c001aae:	781029f3          	csrr	s3,pccr1
   case  0: asm volatile ("csrr %0, 0x780" : "=r" (value)); break;
1c001ab2:	78002973          	csrr	s2,pccr0
   case  6: asm volatile ("csrr %0, 0x786" : "=r" (value)); break;
   case  7: asm volatile ("csrr %0, 0x787" : "=r" (value)); break;
   case  8: asm volatile ("csrr %0, 0x788" : "=r" (value)); break;
   case  9: asm volatile ("csrr %0, 0x789" : "=r" (value)); break;
   case 10: asm volatile ("csrr %0, 0x78A" : "=r" (value)); break;
   case 11: asm volatile ("csrr %0, 0x78B" : "=r" (value)); break;
1c001ab6:	78b024f3          	csrr	s1,pccr11
   case 12: asm volatile ("csrr %0, 0x78C" : "=r" (value)); break;
   case 13: asm volatile ("csrr %0, 0x78D" : "=r" (value)); break;
   case 14: asm volatile ("csrr %0, 0x78E" : "=r" (value)); break;
   case 15: asm volatile ("csrr %0, 0x78F" : "=r" (value)); break;
1c001aba:	78f02a73          	csrr	s4,pccr15
   case  2: asm volatile ("csrr %0, 0x782" : "=r" (value)); break;
1c001abe:	78202b73          	csrr	s6,pccr2
   case  4: asm volatile ("csrr %0, 0x784" : "=r" (value)); break;
1c001ac2:	78402af3          	csrr	s5,pccr4
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001ac6:	01402473          	csrr	s0,uhartid

  // stop measuring
  STOP_STATS();

  // end of the performance statistics loop
  EXIT_STATS_LOOP();
1c001aca:	1c005537          	lui	a0,0x1c005
  return hart_id & 0x01f;
1c001ace:	f4543433          	p.bclr	s0,s0,26,5
1c001ad2:	85a2                	mv	a1,s0
1c001ad4:	6c850513          	addi	a0,a0,1736 # 1c0056c8 <__clz_tab+0x148>
1c001ad8:	11b020ef          	jal	ra,1c0043f2 <printf>
1c001adc:	1c005537          	lui	a0,0x1c005
1c001ae0:	864e                	mv	a2,s3
1c001ae2:	85a2                	mv	a1,s0
1c001ae4:	6e450513          	addi	a0,a0,1764 # 1c0056e4 <__clz_tab+0x164>
1c001ae8:	10b020ef          	jal	ra,1c0043f2 <printf>
1c001aec:	1c005537          	lui	a0,0x1c005
1c001af0:	864a                	mv	a2,s2
1c001af2:	85a2                	mv	a1,s0
1c001af4:	70050513          	addi	a0,a0,1792 # 1c005700 <__clz_tab+0x180>
1c001af8:	0fb020ef          	jal	ra,1c0043f2 <printf>
1c001afc:	1c005537          	lui	a0,0x1c005
1c001b00:	8626                	mv	a2,s1
1c001b02:	85a2                	mv	a1,s0
1c001b04:	71c50513          	addi	a0,a0,1820 # 1c00571c <__clz_tab+0x19c>
1c001b08:	0eb020ef          	jal	ra,1c0043f2 <printf>
1c001b0c:	1c005537          	lui	a0,0x1c005
1c001b10:	8652                	mv	a2,s4
1c001b12:	85a2                	mv	a1,s0
1c001b14:	74450513          	addi	a0,a0,1860 # 1c005744 <__clz_tab+0x1c4>
1c001b18:	0db020ef          	jal	ra,1c0043f2 <printf>
1c001b1c:	1c005537          	lui	a0,0x1c005
1c001b20:	865a                	mv	a2,s6
1c001b22:	85a2                	mv	a1,s0
1c001b24:	75c50513          	addi	a0,a0,1884 # 1c00575c <__clz_tab+0x1dc>
1c001b28:	0cb020ef          	jal	ra,1c0043f2 <printf>
1c001b2c:	85a2                	mv	a1,s0

#ifdef DEBUG  
  // check the result (optional)
//  vect_check(vectC, n);
#endif  
}
1c001b2e:	5462                	lw	s0,56(sp)
1c001b30:	50f2                	lw	ra,60(sp)
1c001b32:	54d2                	lw	s1,52(sp)
1c001b34:	5942                	lw	s2,48(sp)
1c001b36:	59b2                	lw	s3,44(sp)
1c001b38:	5a22                	lw	s4,40(sp)
1c001b3a:	5b02                	lw	s6,32(sp)
1c001b3c:	4bf2                	lw	s7,28(sp)
1c001b3e:	4c62                	lw	s8,24(sp)
1c001b40:	4cd2                	lw	s9,20(sp)
1c001b42:	4d42                	lw	s10,16(sp)
1c001b44:	4db2                	lw	s11,12(sp)
  EXIT_STATS_LOOP();
1c001b46:	8656                	mv	a2,s5
}
1c001b48:	5a92                	lw	s5,36(sp)
  EXIT_STATS_LOOP();
1c001b4a:	1c005537          	lui	a0,0x1c005
1c001b4e:	77450513          	addi	a0,a0,1908 # 1c005774 <__clz_tab+0x1f4>
}
1c001b52:	6121                	addi	sp,sp,64
  EXIT_STATS_LOOP();
1c001b54:	09f0206f          	j	1c0043f2 <printf>
1c001b58:	4b85                	li	s7,1
1c001b5a:	bd71                	j	1c0019f6 <cluster_fn+0xb6>
static inline void timer_reset_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_RESET_LO_OFFSET, value); }
1c001b5c:	002007b7          	lui	a5,0x200
1c001b60:	4705                	li	a4,1
1c001b62:	40078793          	addi	a5,a5,1024 # 200400 <__L2+0x180400>
1c001b66:	02e7a023          	sw	a4,32(a5)
  asm volatile ("csrw 0x79F, %0" :: "r" (value));
1c001b6a:	4781                	li	a5,0
1c001b6c:	79f79073          	csrw	pccr31,a5
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001b70:	014027f3          	csrr	a5,uhartid
  if (hal_is_fc())
1c001b74:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c001b78:	ca5797b3          	p.extractu	a5,a5,5,5
1c001b7c:	e0e79fe3          	bne	a5,a4,1c00199a <cluster_fn+0x5a>
static inline void timer_start_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_START_LO_OFFSET, value); }
1c001b80:	002007b7          	lui	a5,0x200
1c001b84:	4705                	li	a4,1
1c001b86:	40078793          	addi	a5,a5,1024 # 200400 <__L2+0x180400>
1c001b8a:	00e7ac23          	sw	a4,24(a5)
  asm volatile ("csrw 0x7A1, %0" :: "r" (confMask));
1c001b8e:	478d                	li	a5,3
1c001b90:	7a179073          	csrw	pcmr,a5
1c001b94:	bd29                	j	1c0019ae <cluster_fn+0x6e>
static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c001b96:	00200637          	lui	a2,0x200
1c001b9a:	40060613          	addi	a2,a2,1024 # 200400 <__L2+0x180400>
1c001b9e:	00862603          	lw	a2,8(a2)
1c001ba2:	b731                	j	1c001aae <cluster_fn+0x16e>
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c001ba4:	002007b7          	lui	a5,0x200
1c001ba8:	40078793          	addi	a5,a5,1024 # 200400 <__L2+0x180400>
1c001bac:	0007a023          	sw	zero,0(a5)
1c001bb0:	4781                	li	a5,0
1c001bb2:	7a179073          	csrw	pcmr,a5
1c001bb6:	bdf1                	j	1c001a92 <cluster_fn+0x152>

1c001bb8 <forewardProp>:
////////////////////////////////////////// SINGLE CORE ///////////////////////////////////////////////////

void forewardProp(uint8_t * X_in, float * Y_out , float * W_wg, float * B_bs, uint32_t in, uint32_t out){
    uint32_t i, j;
    float a, b;
    for(j=0; j < out; j++){         // MAX 4 CORES
1c001bb8:	c7c5                	beqz	a5,1c001c60 <forewardProp+0xa8>
void forewardProp(uint8_t * X_in, float * Y_out , float * W_wg, float * B_bs, uint32_t in, uint32_t out){
1c001bba:	715d                	addi	sp,sp,-80
1c001bbc:	d65e                	sw	s7,44(sp)
1c001bbe:	00279b93          	slli	s7,a5,0x2
1c001bc2:	de4e                	sw	s3,60(sp)
1c001bc4:	dc52                	sw	s4,56(sp)
1c001bc6:	da56                	sw	s5,52(sp)
1c001bc8:	d85a                	sw	s6,48(sp)
1c001bca:	d462                	sw	s8,40(sp)
1c001bcc:	d06a                	sw	s10,32(sp)
1c001bce:	ce6e                	sw	s11,28(sp)
1c001bd0:	c686                	sw	ra,76(sp)
1c001bd2:	c4a2                	sw	s0,72(sp)
1c001bd4:	c2a6                	sw	s1,68(sp)
1c001bd6:	c0ca                	sw	s2,64(sp)
1c001bd8:	d266                	sw	s9,36(sp)
1c001bda:	8c3a                	mv	s8,a4
1c001bdc:	c62a                	sw	a0,12(sp)
1c001bde:	8a36                	mv	s4,a3
1c001be0:	8b2e                	mv	s6,a1
1c001be2:	00271d93          	slli	s11,a4,0x2
1c001be6:	8ab2                	mv	s5,a2
1c001be8:	9bb6                	add	s7,s7,a3
1c001bea:	1c005d37          	lui	s10,0x1c005
1c001bee:	00a709b3          	add	s3,a4,a0
        float acc = 0;
1c001bf2:	00000493          	li	s1,0
        for(i=0; i< in; i++){       // 1920 times
1c001bf6:	020c0563          	beqz	s8,1c001c20 <forewardProp+0x68>
1c001bfa:	4432                	lw	s0,12(sp)
1c001bfc:	8956                	mv	s2,s5
        float acc = 0;
1c001bfe:	00000493          	li	s1,0
            a = W_wg[j*in + i];
            b = (float)X_in[i];
1c001c02:	0014450b          	p.lbu	a0,1(s0!)
            a = W_wg[j*in + i];
1c001c06:	00492c8b          	p.lw	s9,4(s2!)
            b = (float)X_in[i];
1c001c0a:	3e85                	jal	1c00177a <__floatunsisf>
            acc += a * b;
1c001c0c:	85e6                	mv	a1,s9
1c001c0e:	e7cff0ef          	jal	ra,1c00128a <__mulsf3>
1c001c12:	85aa                	mv	a1,a0
1c001c14:	8526                	mv	a0,s1
1c001c16:	884ff0ef          	jal	ra,1c000c9a <__addsf3>
1c001c1a:	84aa                	mv	s1,a0
        for(i=0; i< in; i++){       // 1920 times
1c001c1c:	fe8993e3          	bne	s3,s0,1c001c02 <forewardProp+0x4a>
        }
        Y_out[j] = acc + B_bs[j];
1c001c20:	004a250b          	p.lw	a0,4(s4!)
1c001c24:	85a6                	mv	a1,s1
1c001c26:	9aee                	add	s5,s5,s11
1c001c28:	872ff0ef          	jal	ra,1c000c9a <__addsf3>
1c001c2c:	00ab222b          	p.sw	a0,4(s6!)

        printf("%f\n", Y_out[j]);
1c001c30:	3ee9                	jal	1c00180a <__extendsfdf2>
1c001c32:	862a                	mv	a2,a0
1c001c34:	86ae                	mv	a3,a1
1c001c36:	78cd0513          	addi	a0,s10,1932 # 1c00578c <__clz_tab+0x20c>
1c001c3a:	7b8020ef          	jal	ra,1c0043f2 <printf>
    for(j=0; j < out; j++){         // MAX 4 CORES
1c001c3e:	fb4b9ae3          	bne	s7,s4,1c001bf2 <forewardProp+0x3a>
    }
}
1c001c42:	40b6                	lw	ra,76(sp)
1c001c44:	4426                	lw	s0,72(sp)
1c001c46:	4496                	lw	s1,68(sp)
1c001c48:	4906                	lw	s2,64(sp)
1c001c4a:	59f2                	lw	s3,60(sp)
1c001c4c:	5a62                	lw	s4,56(sp)
1c001c4e:	5ad2                	lw	s5,52(sp)
1c001c50:	5b42                	lw	s6,48(sp)
1c001c52:	5bb2                	lw	s7,44(sp)
1c001c54:	5c22                	lw	s8,40(sp)
1c001c56:	5c92                	lw	s9,36(sp)
1c001c58:	5d02                	lw	s10,32(sp)
1c001c5a:	4df2                	lw	s11,28(sp)
1c001c5c:	6161                	addi	sp,sp,80
1c001c5e:	8082                	ret
1c001c60:	8082                	ret

1c001c62 <validateLayer>:
{
    uint8_t j;
    float comparison_precision = 0.005;
    uint8_t ERRORflag = 0;

    for(j=0; j<out; j++){
1c001c62:	ca55                	beqz	a2,1c001d16 <validateLayer+0xb4>
{
1c001c64:	7179                	addi	sp,sp,-48
        if( (Y_out[j]-reference[j] > comparison_precision) || (Y_out[j]-reference[j] < -comparison_precision) ){
1c001c66:	1c0057b7          	lui	a5,0x1c005
{
1c001c6a:	cc52                	sw	s4,24(sp)
        if( (Y_out[j]-reference[j] > comparison_precision) || (Y_out[j]-reference[j] < -comparison_precision) ){
1c001c6c:	7907aa03          	lw	s4,1936(a5) # 1c005790 <__clz_tab+0x210>
1c001c70:	1c0057b7          	lui	a5,0x1c005
{
1c001c74:	ce4e                	sw	s3,28(sp)
        if( (Y_out[j]-reference[j] > comparison_precision) || (Y_out[j]-reference[j] < -comparison_precision) ){
1c001c76:	7947a983          	lw	s3,1940(a5) # 1c005794 <__clz_tab+0x214>
{
1c001c7a:	d422                	sw	s0,40(sp)
1c001c7c:	d226                	sw	s1,36(sp)
1c001c7e:	ca56                	sw	s5,20(sp)
1c001c80:	c85a                	sw	s6,16(sp)
1c001c82:	c65e                	sw	s7,12(sp)
1c001c84:	8b2a                	mv	s6,a0
1c001c86:	d606                	sw	ra,44(sp)
1c001c88:	d04a                	sw	s2,32(sp)
1c001c8a:	8bae                	mv	s7,a1
1c001c8c:	84b2                	mv	s1,a2
    uint8_t ERRORflag = 0;
1c001c8e:	4a81                	li	s5,0
    for(j=0; j<out; j++){
1c001c90:	4401                	li	s0,0
1c001c92:	4501                	li	a0,0
        if( (Y_out[j]-reference[j] > comparison_precision) || (Y_out[j]-reference[j] < -comparison_precision) ){
1c001c94:	050a                	slli	a0,a0,0x2
1c001c96:	20abf583          	p.lw	a1,a0(s7)
1c001c9a:	20ab7503          	p.lw	a0,a0(s6)
1c001c9e:	fd8ff0ef          	jal	ra,1c001476 <__subsf3>
1c001ca2:	85d2                	mv	a1,s4
1c001ca4:	892a                	mv	s2,a0
1c001ca6:	cdcff0ef          	jal	ra,1c001182 <__gesf2>
1c001caa:	85ce                	mv	a1,s3
1c001cac:	00a04763          	bgtz	a0,1c001cba <validateLayer+0x58>
1c001cb0:	854a                	mv	a0,s2
1c001cb2:	d54ff0ef          	jal	ra,1c001206 <__lesf2>
1c001cb6:	00055363          	bgez	a0,1c001cbc <validateLayer+0x5a>
            ERRORflag = 1;
1c001cba:	4a85                	li	s5,1
    for(j=0; j<out; j++){
1c001cbc:	0405                	addi	s0,s0,1
1c001cbe:	0ff47413          	andi	s0,s0,255
1c001cc2:	8522                	mv	a0,s0
1c001cc4:	fc9468e3          	bltu	s0,s1,1c001c94 <validateLayer+0x32>
        else{
            //printf("input %d is %f, reference is %f, therefore they are EQUAL\n", j, Y_out[j], reference[j]);
        }
    }

    if(ERRORflag == 1){
1c001cc8:	001aad63          	p.beqimm	s5,1,1c001ce2 <validateLayer+0x80>
        printf("!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\n");
        printf("!!!!!!!!!!!!! VALIDATION TEST FAILED, THE MODEL IS NOT INITIALIZED CORRECTLY !!!!!!!!!!!!!!\n");
        printf("!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\n");
    }
}
1c001ccc:	50b2                	lw	ra,44(sp)
1c001cce:	5422                	lw	s0,40(sp)
1c001cd0:	5492                	lw	s1,36(sp)
1c001cd2:	5902                	lw	s2,32(sp)
1c001cd4:	49f2                	lw	s3,28(sp)
1c001cd6:	4a62                	lw	s4,24(sp)
1c001cd8:	4ad2                	lw	s5,20(sp)
1c001cda:	4b42                	lw	s6,16(sp)
1c001cdc:	4bb2                	lw	s7,12(sp)
1c001cde:	6145                	addi	sp,sp,48
1c001ce0:	8082                	ret
        printf("!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\n");
1c001ce2:	1c005437          	lui	s0,0x1c005
1c001ce6:	79840513          	addi	a0,s0,1944 # 1c005798 <__clz_tab+0x218>
1c001cea:	598020ef          	jal	ra,1c004282 <puts>
        printf("!!!!!!!!!!!!! VALIDATION TEST FAILED, THE MODEL IS NOT INITIALIZED CORRECTLY !!!!!!!!!!!!!!\n");
1c001cee:	1c005537          	lui	a0,0x1c005
1c001cf2:	7f450513          	addi	a0,a0,2036 # 1c0057f4 <__clz_tab+0x274>
1c001cf6:	58c020ef          	jal	ra,1c004282 <puts>
        printf("!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\n");
1c001cfa:	79840513          	addi	a0,s0,1944
}
1c001cfe:	5422                	lw	s0,40(sp)
1c001d00:	50b2                	lw	ra,44(sp)
1c001d02:	5492                	lw	s1,36(sp)
1c001d04:	5902                	lw	s2,32(sp)
1c001d06:	49f2                	lw	s3,28(sp)
1c001d08:	4a62                	lw	s4,24(sp)
1c001d0a:	4ad2                	lw	s5,20(sp)
1c001d0c:	4b42                	lw	s6,16(sp)
1c001d0e:	4bb2                	lw	s7,12(sp)
1c001d10:	6145                	addi	sp,sp,48
        printf("!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\n");
1c001d12:	5700206f          	j	1c004282 <puts>
1c001d16:	8082                	ret

1c001d18 <cost_func>:

float cost_func(float * Y_out, float * Y_ex, uint32_t out){
1c001d18:	1101                	addi	sp,sp,-32
1c001d1a:	c452                	sw	s4,8(sp)
1c001d1c:	ce06                	sw	ra,28(sp)
1c001d1e:	cc22                	sw	s0,24(sp)
1c001d20:	ca26                	sw	s1,20(sp)
1c001d22:	c84a                	sw	s2,16(sp)
1c001d24:	c64e                	sw	s3,12(sp)
1c001d26:	8a32                	mv	s4,a2
    uint32_t j;
    float cost = 0.0, distance = 0.0;
    for(j=0; j<out; j++){
1c001d28:	c631                	beqz	a2,1c001d74 <cost_func+0x5c>
1c001d2a:	00261993          	slli	s3,a2,0x2
1c001d2e:	842a                	mv	s0,a0
1c001d30:	84ae                	mv	s1,a1
1c001d32:	99aa                	add	s3,s3,a0
    float cost = 0.0, distance = 0.0;
1c001d34:	00000913          	li	s2,0
        distance = Y_out[j]-Y_ex[j];
1c001d38:	0044a58b          	p.lw	a1,4(s1!)
1c001d3c:	0044250b          	p.lw	a0,4(s0!)
1c001d40:	f36ff0ef          	jal	ra,1c001476 <__subsf3>
        cost += distance * distance;
1c001d44:	85aa                	mv	a1,a0
1c001d46:	d44ff0ef          	jal	ra,1c00128a <__mulsf3>
1c001d4a:	85aa                	mv	a1,a0
1c001d4c:	854a                	mv	a0,s2
1c001d4e:	f4dfe0ef          	jal	ra,1c000c9a <__addsf3>
1c001d52:	892a                	mv	s2,a0
    for(j=0; j<out; j++){
1c001d54:	fe8992e3          	bne	s3,s0,1c001d38 <cost_func+0x20>
    }
    return cost/(float)out;
1c001d58:	8552                	mv	a0,s4
1c001d5a:	3405                	jal	1c00177a <__floatunsisf>
1c001d5c:	85aa                	mv	a1,a0
1c001d5e:	854a                	mv	a0,s2
1c001d60:	a24ff0ef          	jal	ra,1c000f84 <__divsf3>
}
1c001d64:	40f2                	lw	ra,28(sp)
1c001d66:	4462                	lw	s0,24(sp)
1c001d68:	44d2                	lw	s1,20(sp)
1c001d6a:	4942                	lw	s2,16(sp)
1c001d6c:	49b2                	lw	s3,12(sp)
1c001d6e:	4a22                	lw	s4,8(sp)
1c001d70:	6105                	addi	sp,sp,32
1c001d72:	8082                	ret
    float cost = 0.0, distance = 0.0;
1c001d74:	00000913          	li	s2,0
1c001d78:	b7c5                	j	1c001d58 <cost_func+0x40>

1c001d7a <backpropagation>:
                        float * Y_ex,
                        float * W_wg,
                        float * B_bs,
                        uint32_t in,
                        uint32_t out,
                        float lr){
1c001d7a:	715d                	addi	sp,sp,-80
1c001d7c:	ce6e                	sw	s11,28(sp)
    uint32_t i, j, index;
    float gradient[out];
1c001d7e:	00281d93          	slli	s11,a6,0x2
                        float lr){
1c001d82:	c4a2                	sw	s0,72(sp)
1c001d84:	c686                	sw	ra,76(sp)
1c001d86:	c2a6                	sw	s1,68(sp)
1c001d88:	c0ca                	sw	s2,64(sp)
1c001d8a:	de4e                	sw	s3,60(sp)
1c001d8c:	dc52                	sw	s4,56(sp)
1c001d8e:	da56                	sw	s5,52(sp)
1c001d90:	d85a                	sw	s6,48(sp)
1c001d92:	d65e                	sw	s7,44(sp)
1c001d94:	d462                	sw	s8,40(sp)
1c001d96:	d266                	sw	s9,36(sp)
1c001d98:	d06a                	sw	s10,32(sp)
1c001d9a:	0880                	addi	s0,sp,80
    float gradient[out];
1c001d9c:	012d8313          	addi	t1,s11,18
1c001da0:	c6033333          	p.bclr	t1,t1,3,0
1c001da4:	40610133          	sub	sp,sp,t1
    //printf("%d,%d\n",in,out);

    // BIASES FIRST
    for(j=0; j< out; j++){
1c001da8:	08080d63          	beqz	a6,1c001e42 <backpropagation+0xc8>
1c001dac:	8c8a                	mv	s9,sp
1c001dae:	8b46                	mv	s6,a7
1c001db0:	8d3e                	mv	s10,a5
1c001db2:	8c36                	mv	s8,a3
1c001db4:	faa42e23          	sw	a0,-68(s0)
1c001db8:	8bc2                	mv	s7,a6
1c001dba:	84ae                	mv	s1,a1
1c001dbc:	89b2                	mv	s3,a2
1c001dbe:	8a66                	mv	s4,s9
1c001dc0:	893a                	mv	s2,a4
1c001dc2:	9dae                	add	s11,s11,a1
        gradient[j] = Y_out[j]-Y_ex[j];
1c001dc4:	0049a58b          	p.lw	a1,4(s3!)
1c001dc8:	0044a50b          	p.lw	a0,4(s1!)
1c001dcc:	eaaff0ef          	jal	ra,1c001476 <__subsf3>
        //float a = B_bs[j];   //to print
        B_bs[j] = B_bs[j] - lr * gradient[j];       // new bias = old - learning rate * (output - ideal output)
1c001dd0:	00092a83          	lw	s5,0(s2)
1c001dd4:	85da                	mv	a1,s6
        gradient[j] = Y_out[j]-Y_ex[j];
1c001dd6:	00aa222b          	p.sw	a0,4(s4!)
        B_bs[j] = B_bs[j] - lr * gradient[j];       // new bias = old - learning rate * (output - ideal output)
1c001dda:	cb0ff0ef          	jal	ra,1c00128a <__mulsf3>
1c001dde:	85aa                	mv	a1,a0
1c001de0:	8556                	mv	a0,s5
1c001de2:	e94ff0ef          	jal	ra,1c001476 <__subsf3>
1c001de6:	00a9222b          	p.sw	a0,4(s2!)
    for(j=0; j< out; j++){
1c001dea:	fc9d9de3          	bne	s11,s1,1c001dc4 <backpropagation+0x4a>
        //printf("bias %d was %f, since his y was off by %f, now it is %f\n", j, a, gradient[j], B_bs[j]);
    }

    // NOW WEIGHTS
    for(i=0; i< in; i++){
1c001dee:	040d0a63          	beqz	s10,1c001e42 <backpropagation+0xc8>
1c001df2:	fbc42a83          	lw	s5,-68(s0)
1c001df6:	01aa87b3          	add	a5,s5,s10
1c001dfa:	faf42e23          	sw	a5,-68(s0)
1c001dfe:	0d0a                	slli	s10,s10,0x2
1c001e00:	89e6                	mv	s3,s9
                        float lr){
1c001e02:	8962                	mv	s2,s8
        for(j=0; j< out; j++){
1c001e04:	4481                	li	s1,0
            index = j*in + i;
            float a = W_wg[index];   //to print
            
            W_wg[index] = W_wg[index] - lr * gradient[j] * (float)X_in[i];    // new weight = old - learning rate * (output - ideal output) * input
1c001e06:	000ac503          	lbu	a0,0(s5)
1c001e0a:	0049ad8b          	p.lw	s11,4(s3!)
        for(j=0; j< out; j++){
1c001e0e:	0485                	addi	s1,s1,1
            W_wg[index] = W_wg[index] - lr * gradient[j] * (float)X_in[i];    // new weight = old - learning rate * (output - ideal output) * input
1c001e10:	32ad                	jal	1c00177a <__floatunsisf>
1c001e12:	8a2a                	mv	s4,a0
1c001e14:	85da                	mv	a1,s6
1c001e16:	856e                	mv	a0,s11
1c001e18:	c72ff0ef          	jal	ra,1c00128a <__mulsf3>
1c001e1c:	85aa                	mv	a1,a0
1c001e1e:	8552                	mv	a0,s4
1c001e20:	c6aff0ef          	jal	ra,1c00128a <__mulsf3>
1c001e24:	85aa                	mv	a1,a0
1c001e26:	00092503          	lw	a0,0(s2)
1c001e2a:	e4cff0ef          	jal	ra,1c001476 <__subsf3>
1c001e2e:	00a96d2b          	p.sw	a0,s10(s2!)
        for(j=0; j< out; j++){
1c001e32:	fc9b9ae3          	bne	s7,s1,1c001e06 <backpropagation+0x8c>
    for(i=0; i< in; i++){
1c001e36:	fbc42783          	lw	a5,-68(s0)
1c001e3a:	0a85                	addi	s5,s5,1
1c001e3c:	0c11                	addi	s8,s8,4
1c001e3e:	fd5791e3          	bne	a5,s5,1c001e00 <backpropagation+0x86>
            //printf("weight %d was %f, since his y was off by %f and its input is %f, it has changed of %f\n", index, a, gradient[j], (float)X_in[i], W_wg[index]-a);
            //printf("(%d,%d), absolute: %d\n", j, i, index);
        }
    }

}
1c001e42:	fb040113          	addi	sp,s0,-80
1c001e46:	40b6                	lw	ra,76(sp)
1c001e48:	4426                	lw	s0,72(sp)
1c001e4a:	4496                	lw	s1,68(sp)
1c001e4c:	4906                	lw	s2,64(sp)
1c001e4e:	59f2                	lw	s3,60(sp)
1c001e50:	5a62                	lw	s4,56(sp)
1c001e52:	5ad2                	lw	s5,52(sp)
1c001e54:	5b42                	lw	s6,48(sp)
1c001e56:	5bb2                	lw	s7,44(sp)
1c001e58:	5c22                	lw	s8,40(sp)
1c001e5a:	5c92                	lw	s9,36(sp)
1c001e5c:	5d02                	lw	s10,32(sp)
1c001e5e:	4df2                	lw	s11,28(sp)
1c001e60:	6161                	addi	sp,sp,80
1c001e62:	8082                	ret

1c001e64 <cluster_start>:
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c001e64:	002047b7          	lui	a5,0x204
1c001e68:	00070737          	lui	a4,0x70
1c001e6c:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c001e70:	0ff00713          	li	a4,255
1c001e74:	002046b7          	lui	a3,0x204
1c001e78:	08e6a223          	sw	a4,132(a3) # 204084 <__L2+0x184084>
  IP_WRITE(barAddr, EU_HW_BARR_TRIGGER_MASK, coreMask);
1c001e7c:	20078793          	addi	a5,a5,512
1c001e80:	00e7a023          	sw	a4,0(a5)
  IP_WRITE(barAddr, EU_HW_BARR_TARGET_MASK, targetMask);
1c001e84:	00e7a623          	sw	a4,12(a5)
    __rt_team_config(rt_nb_active_pe());
  }

#endif

}
1c001e88:	8082                	ret

1c001e8a <__rt_init>:
{
1c001e8a:	1101                	addi	sp,sp,-32
static inline void hal_pmu_bypass_set(unsigned int Value) {
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
}

static inline unsigned int hal_pmu_bypass_get() {
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET);
1c001e8c:	1a104737          	lui	a4,0x1a104
1c001e90:	ce06                	sw	ra,28(sp)
1c001e92:	cc22                	sw	s0,24(sp)
1c001e94:	ca26                	sw	s1,20(sp)
1c001e96:	07072783          	lw	a5,112(a4) # 1a104070 <__l1_end+0xa104050>
  hal_pmu_bypass_set (ARCHI_REG_FIELD_SET (hal_pmu_bypass_get (), 1, 11, 1) );
1c001e9a:	c0b7c7b3          	p.bset	a5,a5,0,11
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c001e9e:	06f72823          	sw	a5,112(a4)
  __rt_bridge_set_available();
1c001ea2:	2361                	jal	1c00242a <__rt_bridge_set_available>
  cpu_stack_check_enable((int)__rt_fc_stack, (int)__rt_fc_stack + __rt_fc_stack_size);
1c001ea4:	1b0007b7          	lui	a5,0x1b000
1c001ea8:	39878793          	addi	a5,a5,920 # 1b000398 <__rt_fc_stack>
 * Stack checking
 */

static inline void cpu_stack_check_enable(unsigned int base, unsigned int end)
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c001eac:	7d005073          	csrwi	0x7d0,0
  asm volatile ("csrw  0x7D1, %0" :: "r" (base));
1c001eb0:	7d179073          	csrw	0x7d1,a5
1c001eb4:	1c006737          	lui	a4,0x1c006
1c001eb8:	bc472703          	lw	a4,-1084(a4) # 1c005bc4 <__rt_fc_stack_size>
1c001ebc:	97ba                	add	a5,a5,a4
  asm volatile ("csrw  0x7D2, %0" :: "r" (end));
1c001ebe:	7d279073          	csrw	0x7d2,a5
  asm volatile ("csrwi 0x7D0, 1" :: );
1c001ec2:	7d00d073          	csrwi	0x7d0,1
  __rt_irq_init();
1c001ec6:	2ad5                	jal	1c0020ba <__rt_irq_init>

#include "archi/pulp.h"
#include "archi/soc_eu/soc_eu_v1.h"

static inline void soc_eu_eventMask_set(unsigned int reg, unsigned int value) {
  ARCHI_WRITE(ARCHI_SOC_EU_ADDR, reg, value);
1c001ec8:	54fd                	li	s1,-1
1c001eca:	1a1067b7          	lui	a5,0x1a106
1c001ece:	0097a223          	sw	s1,4(a5) # 1a106004 <__l1_end+0xa105fe4>
1c001ed2:	0097a423          	sw	s1,8(a5)
  rt_irq_set_handler(ARCHI_FC_EVT_SOC_EVT, __rt_fc_socevents_handler);
1c001ed6:	1c0005b7          	lui	a1,0x1c000
1c001eda:	3f458593          	addi	a1,a1,1012 # 1c0003f4 <__rt_fc_socevents_handler>
1c001ede:	456d                	li	a0,27
1c001ee0:	2a35                	jal	1c00201c <rt_irq_set_handler>
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c001ee2:	080007b7          	lui	a5,0x8000
1c001ee6:	00204737          	lui	a4,0x204
1c001eea:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c001eee:	00f72423          	sw	a5,8(a4)
  __rt_pmu_init();
1c001ef2:	1e6010ef          	jal	ra,1c0030d8 <__rt_pmu_init>
  __rt_freq_init();
1c001ef6:	645000ef          	jal	ra,1c002d3a <__rt_freq_init>
1c001efa:	002017b7          	lui	a5,0x201
1c001efe:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
}

static inline void icache_enable(unsigned int base)
{
  pulp_write32(base, 0xFFFFFFFF);
1c001f02:	c384                	sw	s1,0(a5)
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001f04:	01402473          	csrr	s0,uhartid
1c001f08:	1c0054b7          	lui	s1,0x1c005
  return (hart_id >> 5) & 0x3f;
1c001f0c:	8415                	srai	s0,s0,0x5
  __rt_utils_init();
1c001f0e:	24e5                	jal	1c0021f6 <__rt_utils_init>
1c001f10:	f2643433          	p.bclr	s0,s0,25,6
  __rt_allocs_init();
1c001f14:	147000ef          	jal	ra,1c00285a <__rt_allocs_init>
1c001f18:	4c448493          	addi	s1,s1,1220 # 1c0054c4 <ctor_list+0x4>
  __rt_event_sched_init();
1c001f1c:	001000ef          	jal	ra,1c00271c <__rt_event_sched_init>
  __rt_padframe_init();
1c001f20:	0ab010ef          	jal	ra,1c0037ca <__rt_padframe_init>
  for(fpp = ctor_list+1;  *fpp != 0;  ++fpp) {
1c001f24:	0044a78b          	p.lw	a5,4(s1!)
1c001f28:	ebad                	bnez	a5,1c001f9a <__rt_init+0x110>
  return __builtin_pulp_read_then_spr_bit_set(reg, val);
1c001f2a:	300467f3          	csrrsi	a5,mstatus,8
  if (__rt_cbsys_exec(RT_CBSYS_START)) goto error;
1c001f2e:	4501                	li	a0,0
1c001f30:	2c59                	jal	1c0021c6 <__rt_cbsys_exec>
1c001f32:	e539                	bnez	a0,1c001f80 <__rt_init+0xf6>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001f34:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c001f38:	8795                	srai	a5,a5,0x5
1c001f3a:	f267b7b3          	p.bclr	a5,a5,25,6
        exit(retval);
      }
    }
    else
      return cluster_master_start(NULL);
  } else if (!rt_is_fc()) {
1c001f3e:	02000713          	li	a4,32
1c001f42:	0ae78263          	beq	a5,a4,1c001fe6 <__rt_init+0x15c>
    rt_cluster_mount(1, cid, 0, NULL);
1c001f46:	4681                	li	a3,0
1c001f48:	4601                	li	a2,0
1c001f4a:	4581                	li	a1,0
1c001f4c:	4505                	li	a0,1
  if (rt_cluster_id() != cid)
1c001f4e:	cba1                	beqz	a5,1c001f9e <__rt_init+0x114>
    rt_cluster_mount(1, cid, 0, NULL);
1c001f50:	6ba010ef          	jal	ra,1c00360a <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*rt_nb_active_pe());
1c001f54:	6591                	lui	a1,0x4
1c001f56:	4509                	li	a0,2
1c001f58:	08b000ef          	jal	ra,1c0027e2 <rt_alloc>
1c001f5c:	872a                	mv	a4,a0
    if (stacks == NULL) return -1;
1c001f5e:	c10d                	beqz	a0,1c001f80 <__rt_init+0xf6>
    if (rt_cluster_call(NULL, cid, cluster_start, NULL, stacks, 0x800, 0x800, rt_nb_active_pe(), event)) return -1;
1c001f60:	6805                	lui	a6,0x1
1c001f62:	80080813          	addi	a6,a6,-2048 # 800 <__rt_stack_size>
1c001f66:	1c002637          	lui	a2,0x1c002
1c001f6a:	c002                	sw	zero,0(sp)
1c001f6c:	48a1                	li	a7,8
1c001f6e:	87c2                	mv	a5,a6
1c001f70:	4681                	li	a3,0
1c001f72:	e6460613          	addi	a2,a2,-412 # 1c001e64 <cluster_start>
1c001f76:	4581                	li	a1,0
1c001f78:	4501                	li	a0,0
1c001f7a:	600010ef          	jal	ra,1c00357a <rt_cluster_call>
1c001f7e:	c525                	beqz	a0,1c001fe6 <__rt_init+0x15c>
  rt_fatal("There was an error during runtime initialization\n");
1c001f80:	1c006537          	lui	a0,0x1c006
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001f84:	01402673          	csrr	a2,uhartid
1c001f88:	85a2                	mv	a1,s0
1c001f8a:	f4563633          	p.bclr	a2,a2,26,5
1c001f8e:	85050513          	addi	a0,a0,-1968 # 1c005850 <__clz_tab+0x2d0>
1c001f92:	460020ef          	jal	ra,1c0043f2 <printf>
1c001f96:	3c8020ef          	jal	ra,1c00435e <abort>
    (**fpp)();
1c001f9a:	9782                	jalr	a5
1c001f9c:	b761                	j	1c001f24 <__rt_init+0x9a>
    rt_cluster_mount(1, cid, 0, NULL);
1c001f9e:	66c010ef          	jal	ra,1c00360a <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*(rt_nb_active_pe()-1));
1c001fa2:	6591                	lui	a1,0x4
1c001fa4:	80058593          	addi	a1,a1,-2048 # 3800 <__rt_stack_size+0x3000>
1c001fa8:	4509                	li	a0,2
1c001faa:	039000ef          	jal	ra,1c0027e2 <rt_alloc>
    if (stacks == NULL) return -1;
1c001fae:	d969                	beqz	a0,1c001f80 <__rt_init+0xf6>
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c001fb0:	00204737          	lui	a4,0x204
1c001fb4:	0ff00793          	li	a5,255
1c001fb8:	08f72223          	sw	a5,132(a4) # 204084 <__L2+0x184084>
    eu_dispatch_push((unsigned int)__rt_set_slave_stack | 1);
1c001fbc:	1c0057b7          	lui	a5,0x1c005
1c001fc0:	40878793          	addi	a5,a5,1032 # 1c005408 <__rt_set_slave_stack>
1c001fc4:	c007c7b3          	p.bset	a5,a5,0,0
  IP_WRITE_PTR(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS, value);
1c001fc8:	08f72023          	sw	a5,128(a4)
1c001fcc:	6785                	lui	a5,0x1
1c001fce:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c001fd2:	08f72023          	sw	a5,128(a4)
1c001fd6:	08a72023          	sw	a0,128(a4)
}
1c001fda:	4462                	lw	s0,24(sp)
1c001fdc:	40f2                	lw	ra,28(sp)
1c001fde:	44d2                	lw	s1,20(sp)
    cluster_start(NULL);
1c001fe0:	4501                	li	a0,0
}
1c001fe2:	6105                	addi	sp,sp,32
    cluster_start(NULL);
1c001fe4:	b541                	j	1c001e64 <cluster_start>
}
1c001fe6:	40f2                	lw	ra,28(sp)
1c001fe8:	4462                	lw	s0,24(sp)
1c001fea:	44d2                	lw	s1,20(sp)
1c001fec:	6105                	addi	sp,sp,32
1c001fee:	8082                	ret

1c001ff0 <__rt_deinit>:
{
1c001ff0:	1141                	addi	sp,sp,-16
1c001ff2:	c606                	sw	ra,12(sp)
1c001ff4:	c422                	sw	s0,8(sp)
}

static inline void cpu_stack_check_disable()
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c001ff6:	7d005073          	csrwi	0x7d0,0
  __rt_cbsys_exec(RT_CBSYS_STOP);
1c001ffa:	4505                	li	a0,1
1c001ffc:	1c005437          	lui	s0,0x1c005
1c002000:	22d9                	jal	1c0021c6 <__rt_cbsys_exec>
1c002002:	50440413          	addi	s0,s0,1284 # 1c005504 <dtor_list+0x4>
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c002006:	0044278b          	p.lw	a5,4(s0!)
1c00200a:	e789                	bnez	a5,1c002014 <__rt_deinit+0x24>
}
1c00200c:	40b2                	lw	ra,12(sp)
1c00200e:	4422                	lw	s0,8(sp)
1c002010:	0141                	addi	sp,sp,16
1c002012:	8082                	ret
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c002014:	9782                	jalr	a5
1c002016:	bfc5                	j	1c002006 <__rt_deinit+0x16>

1c002018 <pi_open_from_conf>:
#endif


void pi_open_from_conf(struct pi_device *device, void *conf)
{
  device->config = conf;
1c002018:	c14c                	sw	a1,4(a0)
}
1c00201a:	8082                	ret

1c00201c <rt_irq_set_handler>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00201c:	014027f3          	csrr	a5,uhartid
  return hal_spr_read(0x305) & ~1;
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
  return ARCHI_L2_ADDR;
#else
  if (rt_is_fc()) {
1c002020:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c002024:	ca5797b3          	p.extractu	a5,a5,5,5
1c002028:	02e79c63          	bne	a5,a4,1c002060 <rt_irq_set_handler+0x44>
#if defined(ARCHI_CORE_HAS_SECURITY) && !defined(ARCHI_CORE_HAS_1_10)
    return __builtin_pulp_spr_read(SR_MTVEC);
1c00202c:	30502773          	csrr	a4,mtvec
  irq -= 16;
#endif

  unsigned int base = __rt_get_fc_vector_base();

  unsigned int jmpAddr = base + 0x4 * irq;
1c002030:	050a                	slli	a0,a0,0x2
  unsigned int S = ((unsigned int) ItHandler - (ItBaseAddr+ItIndex*4));
1c002032:	8d89                	sub	a1,a1,a0
1c002034:	8d99                	sub	a1,a1,a4
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 20),  1, 31);
1c002036:	c14586b3          	p.extract	a3,a1,0,20
1c00203a:	06f00793          	li	a5,111
1c00203e:	c1f6a7b3          	p.insert	a5,a3,0,31
  R = __BITINSERT(R, __BITEXTRACT(S, 10,  1), 10, 21);
1c002042:	d21586b3          	p.extract	a3,a1,9,1
1c002046:	d356a7b3          	p.insert	a5,a3,9,21
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 11),  1, 20);
1c00204a:	c0b586b3          	p.extract	a3,a1,0,11
1c00204e:	c146a7b3          	p.insert	a5,a3,0,20
  R = __BITINSERT(R, __BITEXTRACT(S,  8, 12),  8, 12);
1c002052:	cec585b3          	p.extract	a1,a1,7,12
1c002056:	cec5a7b3          	p.insert	a5,a1,7,12

  *(volatile unsigned int *)jmpAddr = __rt_get_itvec(base, irq, (unsigned int)handler);
1c00205a:	00f56723          	p.sw	a5,a4(a0)

#if defined(PLP_FC_HAS_ICACHE)
  flush_all_icache_banks_common(plp_icache_fc_base());
#endif

}
1c00205e:	8082                	ret
static inline void plp_ctrl_core_bootaddr_set_remote(int cid, int core, unsigned int bootAddr) {
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
}

static inline unsigned int plp_ctrl_bootaddr_get() {
  return pulp_read32(ARCHI_CLUSTER_CTRL_ADDR + 0x40);
1c002060:	002007b7          	lui	a5,0x200
1c002064:	43b8                	lw	a4,64(a5)
1c002066:	b7e9                	j	1c002030 <rt_irq_set_handler+0x14>

1c002068 <illegal_insn_handler_c>:
#include <stdlib.h>

void __attribute__((weak)) illegal_insn_handler_c()
{

}
1c002068:	8082                	ret

1c00206a <__rt_handle_illegal_instr>:


extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config;
extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config_trace;

static inline unsigned int rt_debug_config() { return __rt_debug_config; }
1c00206a:	1b0017b7          	lui	a5,0x1b001

static inline unsigned int rt_debug_config_trace() { return __rt_debug_config_trace; }

static inline int rt_debug_config_warnings() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WARNING_BIT, 1);
1c00206e:	b9c7a703          	lw	a4,-1124(a5) # 1b000b9c <__rt_debug_config>

void __rt_handle_illegal_instr()
{
1c002072:	1141                	addi	sp,sp,-16
1c002074:	c422                	sw	s0,8(sp)
1c002076:	c606                	sw	ra,12(sp)
1c002078:	fc173733          	p.bclr	a4,a4,30,1
1c00207c:	843e                	mv	s0,a5
#ifdef __riscv__
  unsigned int mepc = hal_mepc_read();
  rt_warning("Reached illegal instruction (PC: 0x%x, opcode: 0x%x\n", mepc, *(int *)mepc);
1c00207e:	c315                	beqz	a4,1c0020a2 <__rt_handle_illegal_instr+0x38>
1c002080:	341026f3          	csrr	a3,mepc
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002084:	01402673          	csrr	a2,uhartid
1c002088:	1c006537          	lui	a0,0x1c006
1c00208c:	4298                	lw	a4,0(a3)
  return (hart_id >> 5) & 0x3f;
1c00208e:	40565593          	srai	a1,a2,0x5
1c002092:	f265b5b3          	p.bclr	a1,a1,25,6
1c002096:	f4563633          	p.bclr	a2,a2,26,5
1c00209a:	8a850513          	addi	a0,a0,-1880 # 1c0058a8 <__clz_tab+0x328>
1c00209e:	354020ef          	jal	ra,1c0043f2 <printf>
}

static inline int rt_debug_config_werror() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WERROR_BIT, 1);
1c0020a2:	b9c42783          	lw	a5,-1124(s0)
1c0020a6:	c01797b3          	p.extractu	a5,a5,0,1
1c0020aa:	c399                	beqz	a5,1c0020b0 <__rt_handle_illegal_instr+0x46>
1c0020ac:	2b2020ef          	jal	ra,1c00435e <abort>
  illegal_insn_handler_c();
#endif
}
1c0020b0:	4422                	lw	s0,8(sp)
1c0020b2:	40b2                	lw	ra,12(sp)
1c0020b4:	0141                	addi	sp,sp,16
  illegal_insn_handler_c();
1c0020b6:	fb3ff06f          	j	1c002068 <illegal_insn_handler_c>

1c0020ba <__rt_irq_init>:
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_IRQ_AND, irqMask);
1c0020ba:	57fd                	li	a5,-1
1c0020bc:	00204737          	lui	a4,0x204
1c0020c0:	00f72823          	sw	a5,16(a4) # 204010 <__L2+0x184010>
  else eu_irq_maskClr(mask);
#elif defined(ITC_VERSION)
  hal_itc_enable_clr(mask);
#elif defined(EU_VERSION)
  eu_irq_maskClr(mask);
  if (hal_is_fc()) eu_evt_maskClr(mask);
1c0020c4:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0020c8:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c0020cc:	ca5797b3          	p.extractu	a5,a5,5,5
1c0020d0:	00e79763          	bne	a5,a4,1c0020de <__rt_irq_init+0x24>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c0020d4:	57fd                	li	a5,-1
1c0020d6:	00204737          	lui	a4,0x204
1c0020da:	00f72223          	sw	a5,4(a4) # 204004 <__L2+0x184004>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0020de:	014027f3          	csrr	a5,uhartid
#if defined(ARCHI_CORE_RISCV_ITC)
  hal_spr_write(0x305, base);
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
#else
  if (rt_is_fc()) {
1c0020e2:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c0020e6:	ca5797b3          	p.extractu	a5,a5,5,5
1c0020ea:	00e79963          	bne	a5,a4,1c0020fc <__rt_irq_init+0x42>
#if defined(ARCHI_CORE_HAS_SECURITY)
    __builtin_pulp_spr_write(SR_MTVEC, base);
1c0020ee:	1c0007b7          	lui	a5,0x1c000
1c0020f2:	00078793          	mv	a5,a5
1c0020f6:	30579073          	csrw	mtvec,a5
1c0020fa:	8082                	ret
  pulp_write32(ARCHI_CLUSTER_CTRL_ADDR + 0x40, bootAddr);
1c0020fc:	1c0007b7          	lui	a5,0x1c000
1c002100:	00200737          	lui	a4,0x200
1c002104:	00078793          	mv	a5,a5
1c002108:	c33c                	sw	a5,64(a4)
  rt_irq_mask_clr(-1);

  // As the FC code may not be at the beginning of the L2, set the
  // vector base to get proper interrupt handlers
  __rt_set_fc_vector_base((int)rt_irq_vector_base());
}
1c00210a:	8082                	ret

1c00210c <__rt_fc_cluster_lock_req>:
      rt_free(RT_ALLOC_FC_RET_DATA, (void *)cbsys, sizeof(rt_cbsys_t));     
      return;
    }

    prev = cbsys;
    cbsys = cbsys->next;
1c00210c:	300476f3          	csrrci	a3,mstatus,8
1c002110:	08a54703          	lbu	a4,138(a0)
1c002114:	411c                	lw	a5,0(a0)
1c002116:	c321                	beqz	a4,1c002156 <__rt_fc_cluster_lock_req+0x4a>
1c002118:	4398                	lw	a4,0(a5)
1c00211a:	cf09                	beqz	a4,1c002134 <__rt_fc_cluster_lock_req+0x28>
1c00211c:	43d8                	lw	a4,4(a5)
1c00211e:	cb09                	beqz	a4,1c002130 <__rt_fc_cluster_lock_req+0x24>
1c002120:	4798                	lw	a4,8(a5)
1c002122:	c348                	sw	a0,4(a4)
1c002124:	c788                	sw	a0,8(a5)
1c002126:	00052223          	sw	zero,4(a0)
1c00212a:	30069073          	csrw	mstatus,a3
1c00212e:	8082                	ret
1c002130:	c3c8                	sw	a0,4(a5)
1c002132:	bfcd                	j	1c002124 <__rt_fc_cluster_lock_req+0x18>
1c002134:	4705                	li	a4,1
1c002136:	08e50423          	sb	a4,136(a0)
1c00213a:	4705                	li	a4,1
1c00213c:	c398                	sw	a4,0(a5)
1c00213e:	08954783          	lbu	a5,137(a0)
1c002142:	00201737          	lui	a4,0x201
1c002146:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c00214a:	04078793          	addi	a5,a5,64 # 1c000040 <__irq_vector_base+0x40>
1c00214e:	07da                	slli	a5,a5,0x16
1c002150:	0007e723          	p.sw	zero,a4(a5)
1c002154:	bfd9                	j	1c00212a <__rt_fc_cluster_lock_req+0x1e>
1c002156:	43d8                	lw	a4,4(a5)
1c002158:	e719                	bnez	a4,1c002166 <__rt_fc_cluster_lock_req+0x5a>
1c00215a:	0007a023          	sw	zero,0(a5)
1c00215e:	4785                	li	a5,1
1c002160:	08f50423          	sb	a5,136(a0)
1c002164:	bfe9                	j	1c00213e <__rt_fc_cluster_lock_req+0x32>
1c002166:	4350                	lw	a2,4(a4)
1c002168:	c3d0                	sw	a2,4(a5)
1c00216a:	4785                	li	a5,1
1c00216c:	08f70423          	sb	a5,136(a4)
1c002170:	08974783          	lbu	a5,137(a4)
1c002174:	00201737          	lui	a4,0x201
1c002178:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c00217c:	04078793          	addi	a5,a5,64
1c002180:	07da                	slli	a5,a5,0x16
1c002182:	0007e723          	p.sw	zero,a4(a5)
1c002186:	bfe1                	j	1c00215e <__rt_fc_cluster_lock_req+0x52>

1c002188 <__rt_cbsys_add>:
  }
}

int __rt_cbsys_add(__rt_cbsys_e cbsys_id, int (*cb)(void *), void *cb_arg)
{
1c002188:	1101                	addi	sp,sp,-32
1c00218a:	cc22                	sw	s0,24(sp)
1c00218c:	ca26                	sw	s1,20(sp)
1c00218e:	842a                	mv	s0,a0
1c002190:	84ae                	mv	s1,a1
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c002192:	4501                	li	a0,0
1c002194:	45b1                	li	a1,12
1c002196:	c632                	sw	a2,12(sp)
{
1c002198:	ce06                	sw	ra,28(sp)
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c00219a:	25a1                	jal	1c0027e2 <rt_alloc>
  if (cbsys == NULL) return -1;
1c00219c:	4632                	lw	a2,12(sp)
1c00219e:	c115                	beqz	a0,1c0021c2 <__rt_cbsys_add+0x3a>

  cbsys->callback = cb;
  cbsys->arg = cb_arg;
  cbsys->next = cbsys_first[cbsys_id];
1c0021a0:	1b0017b7          	lui	a5,0x1b001
1c0021a4:	040a                	slli	s0,s0,0x2
1c0021a6:	ba078793          	addi	a5,a5,-1120 # 1b000ba0 <cbsys_first>
1c0021aa:	97a2                	add	a5,a5,s0
1c0021ac:	4398                	lw	a4,0(a5)
  cbsys->callback = cb;
1c0021ae:	c104                	sw	s1,0(a0)
  cbsys->arg = cb_arg;
1c0021b0:	c150                	sw	a2,4(a0)
  cbsys->next = cbsys_first[cbsys_id];
1c0021b2:	c518                	sw	a4,8(a0)
  cbsys_first[cbsys_id] = cbsys;
1c0021b4:	c388                	sw	a0,0(a5)

  return 0;
1c0021b6:	4501                	li	a0,0
}
1c0021b8:	40f2                	lw	ra,28(sp)
1c0021ba:	4462                	lw	s0,24(sp)
1c0021bc:	44d2                	lw	s1,20(sp)
1c0021be:	6105                	addi	sp,sp,32
1c0021c0:	8082                	ret
  if (cbsys == NULL) return -1;
1c0021c2:	557d                	li	a0,-1
1c0021c4:	bfd5                	j	1c0021b8 <__rt_cbsys_add+0x30>

1c0021c6 <__rt_cbsys_exec>:


int __rt_cbsys_exec(__rt_cbsys_e cbsys_id)
{
1c0021c6:	1141                	addi	sp,sp,-16
1c0021c8:	c422                	sw	s0,8(sp)
  rt_cbsys_t *cbsys = cbsys_first[cbsys_id];
1c0021ca:	1b001437          	lui	s0,0x1b001
1c0021ce:	050a                	slli	a0,a0,0x2
1c0021d0:	ba040413          	addi	s0,s0,-1120 # 1b000ba0 <cbsys_first>
1c0021d4:	20a47403          	p.lw	s0,a0(s0)
{
1c0021d8:	c606                	sw	ra,12(sp)
  while (cbsys)
1c0021da:	e411                	bnez	s0,1c0021e6 <__rt_cbsys_exec+0x20>
  {
    if (cbsys->callback(cbsys->arg)) return -1;
    cbsys = cbsys->next;
  }

  return 0;
1c0021dc:	4501                	li	a0,0
}
1c0021de:	40b2                	lw	ra,12(sp)
1c0021e0:	4422                	lw	s0,8(sp)
1c0021e2:	0141                	addi	sp,sp,16
1c0021e4:	8082                	ret
    if (cbsys->callback(cbsys->arg)) return -1;
1c0021e6:	401c                	lw	a5,0(s0)
1c0021e8:	4048                	lw	a0,4(s0)
1c0021ea:	9782                	jalr	a5
1c0021ec:	e119                	bnez	a0,1c0021f2 <__rt_cbsys_exec+0x2c>
    cbsys = cbsys->next;
1c0021ee:	4400                	lw	s0,8(s0)
1c0021f0:	b7ed                	j	1c0021da <__rt_cbsys_exec+0x14>
    if (cbsys->callback(cbsys->arg)) return -1;
1c0021f2:	557d                	li	a0,-1
1c0021f4:	b7ed                	j	1c0021de <__rt_cbsys_exec+0x18>

1c0021f6 <__rt_utils_init>:

RT_FC_BOOT_CODE void __rt_utils_init()
{
  for (int i=0; i<RT_CBSYS_NB; i++)
  {
    cbsys_first[i] = NULL;
1c0021f6:	1b0017b7          	lui	a5,0x1b001
1c0021fa:	ba078793          	addi	a5,a5,-1120 # 1b000ba0 <cbsys_first>
1c0021fe:	0007a023          	sw	zero,0(a5)
1c002202:	0007a223          	sw	zero,4(a5)
1c002206:	0007a423          	sw	zero,8(a5)
1c00220a:	0007a623          	sw	zero,12(a5)
1c00220e:	0007a823          	sw	zero,16(a5)
1c002212:	0007aa23          	sw	zero,20(a5)
  }
}
1c002216:	8082                	ret

1c002218 <__rt_fc_lock>:

void __rt_fc_lock(rt_fc_lock_t *lock)
{
1c002218:	1141                	addi	sp,sp,-16
1c00221a:	c422                	sw	s0,8(sp)
1c00221c:	842a                	mv	s0,a0
1c00221e:	c606                	sw	ra,12(sp)
1c002220:	c226                	sw	s1,4(sp)
1c002222:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c002224:	300474f3          	csrrci	s1,mstatus,8
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  while(lock->locked)
1c002228:	401c                	lw	a5,0(s0)
1c00222a:	eb99                	bnez	a5,1c002240 <__rt_fc_lock+0x28>
  {
    //lock->fc_wait = __rt_thread_current;
    __rt_event_execute(rt_event_internal_sched(), 1);
  }
  lock->locked = 1;
1c00222c:	4785                	li	a5,1
1c00222e:	c01c                	sw	a5,0(s0)
  __builtin_pulp_spr_write(reg, val);
1c002230:	30049073          	csrw	mstatus,s1
  while (rt_tas_lock_32((uint32_t)&lock->lock) == -1)
  {

  }
#endif
}
1c002234:	40b2                	lw	ra,12(sp)
1c002236:	4422                	lw	s0,8(sp)
1c002238:	4492                	lw	s1,4(sp)
1c00223a:	4902                	lw	s2,0(sp)
1c00223c:	0141                	addi	sp,sp,16
1c00223e:	8082                	ret
    __rt_event_execute(rt_event_internal_sched(), 1);
1c002240:	4585                	li	a1,1
1c002242:	01c00513          	li	a0,28
1c002246:	2905                	jal	1c002676 <__rt_event_execute>
1c002248:	b7c5                	j	1c002228 <__rt_fc_lock+0x10>

1c00224a <__rt_fc_unlock>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00224a:	300476f3          	csrrci	a3,mstatus,8

static int __rt_fc_unlock_to_cluster(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_CLUSTER)
  if (lock->waiting) {
1c00224e:	415c                	lw	a5,4(a0)
1c002250:	e791                	bnez	a5,1c00225c <__rt_fc_unlock+0x12>
{
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  if (!__rt_fc_unlock_to_cluster(lock))
  {
    lock->locked = 0;    
1c002252:	00052023          	sw	zero,0(a0)
  __builtin_pulp_spr_write(reg, val);
1c002256:	30069073          	csrw	mstatus,a3
  }
  rt_irq_restore(irq);
#else
  rt_tas_unlock_32((uint32_t)&lock->lock, 0);
#endif
}
1c00225a:	8082                	ret
    lock->waiting = req->next;
1c00225c:	43d8                	lw	a4,4(a5)
1c00225e:	c158                	sw	a4,4(a0)
    req->done = 1;
1c002260:	4705                	li	a4,1
1c002262:	08e78423          	sb	a4,136(a5)
    __rt_cluster_notif_req_done(req->cid);
1c002266:	0897c783          	lbu	a5,137(a5)
  pulp_write32(evtAddr, coreSet);
1c00226a:	00201737          	lui	a4,0x201
1c00226e:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c002272:	04078793          	addi	a5,a5,64
1c002276:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c002278:	0007e723          	p.sw	zero,a4(a5)
1c00227c:	bfe9                	j	1c002256 <__rt_fc_unlock+0xc>

1c00227e <__rt_fc_cluster_lock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00227e:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c002282:	8795                	srai	a5,a5,0x5
1c002284:	f267b7b3          	p.bclr	a5,a5,25,6
#if defined(ARCHI_HAS_FC)

void __rt_fc_cluster_lock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c002288:	08f584a3          	sb	a5,137(a1)
  req->done = 0;
  req->req_lock = 1;
1c00228c:	4785                	li	a5,1
1c00228e:	08f58523          	sb	a5,138(a1)
}

static inline rt_event_t *__rt_init_event(rt_event_t *event, rt_event_sched_t *sched, void (*callback)(void *), void *arg)
{
  __rt_event_min_init(event);
  event->arg[0] = (uintptr_t)callback;
1c002292:	1c0027b7          	lui	a5,0x1c002
1c002296:	10c78793          	addi	a5,a5,268 # 1c00210c <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c00229a:	c188                	sw	a0,0(a1)
  req->done = 0;
1c00229c:	08058423          	sb	zero,136(a1)
  event->implem.pending = 0;
1c0022a0:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c0022a4:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c0022a8:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c0022aa:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c0022ac:	05a1                	addi	a1,a1,8

// This function will push an event from cluster to FC and the event callback
// will be executed directly from within the interrupt handler
static inline void __rt_cluster_push_fc_irq_event(rt_event_t *event)
{
  __rt_cluster_push_fc_event((rt_event_t *)(((unsigned int)event) | 0x1));
1c0022ae:	c005c533          	p.bset	a0,a1,0,0
1c0022b2:	1e00106f          	j	1c003492 <__rt_cluster_push_fc_event>

1c0022b6 <__rt_fc_cluster_unlock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0022b6:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c0022ba:	8795                	srai	a5,a5,0x5
1c0022bc:	f267b7b3          	p.bclr	a5,a5,25,6
}

void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c0022c0:	08f584a3          	sb	a5,137(a1)
  event->arg[0] = (uintptr_t)callback;
1c0022c4:	1c0027b7          	lui	a5,0x1c002
1c0022c8:	10c78793          	addi	a5,a5,268 # 1c00210c <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c0022cc:	c188                	sw	a0,0(a1)
  req->done = 0;
1c0022ce:	08058423          	sb	zero,136(a1)
  req->req_lock = 0;
1c0022d2:	08058523          	sb	zero,138(a1)
  event->implem.pending = 0;
1c0022d6:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c0022da:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c0022de:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c0022e0:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c0022e2:	05a1                	addi	a1,a1,8
1c0022e4:	c005c533          	p.bset	a0,a1,0,0
1c0022e8:	1aa0106f          	j	1c003492 <__rt_cluster_push_fc_event>

1c0022ec <__rt_event_enqueue>:

    __rt_wait_event_check(event, call_event);
  }

  rt_irq_restore(irq);
}
1c0022ec:	01c02683          	lw	a3,28(zero) # 1c <_l1_preload_size>
1c0022f0:	00052023          	sw	zero,0(a0)
1c0022f4:	01c00713          	li	a4,28
1c0022f8:	c689                	beqz	a3,1c002302 <__rt_event_enqueue+0x16>
1c0022fa:	435c                	lw	a5,4(a4)
1c0022fc:	c388                	sw	a0,0(a5)
1c0022fe:	c348                	sw	a0,4(a4)
1c002300:	8082                	ret
1c002302:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c002306:	bfe5                	j	1c0022fe <__rt_event_enqueue+0x12>

1c002308 <__rt_bridge_check_bridge_req.part.5>:
1c002308:	1c006737          	lui	a4,0x1c006
1c00230c:	b0070793          	addi	a5,a4,-1280 # 1c005b00 <__hal_debug_struct>
1c002310:	0a47a783          	lw	a5,164(a5)
1c002314:	b0070713          	addi	a4,a4,-1280
1c002318:	c789                	beqz	a5,1c002322 <__rt_bridge_check_bridge_req.part.5+0x1a>
1c00231a:	4f94                	lw	a3,24(a5)
1c00231c:	e681                	bnez	a3,1c002324 <__rt_bridge_check_bridge_req.part.5+0x1c>
1c00231e:	0af72623          	sw	a5,172(a4)
1c002322:	8082                	ret
1c002324:	479c                	lw	a5,8(a5)
1c002326:	bfcd                	j	1c002318 <__rt_bridge_check_bridge_req.part.5+0x10>

1c002328 <__rt_bridge_wait>:
1c002328:	014027f3          	csrr	a5,uhartid
1c00232c:	02000713          	li	a4,32
1c002330:	ca5797b3          	p.extractu	a5,a5,5,5
1c002334:	02e79c63          	bne	a5,a4,1c00236c <__rt_bridge_wait+0x44>
1c002338:	1141                	addi	sp,sp,-16
1c00233a:	c422                	sw	s0,8(sp)
1c00233c:	1a106437          	lui	s0,0x1a106
1c002340:	c606                	sw	ra,12(sp)
1c002342:	00442783          	lw	a5,4(s0) # 1a106004 <__l1_end+0xa105fe4>
1c002346:	c187b7b3          	p.bclr	a5,a5,0,24
1c00234a:	00f42223          	sw	a5,4(s0)
1c00234e:	4585                	li	a1,1
1c002350:	03800513          	li	a0,56
1c002354:	0e9000ef          	jal	ra,1c002c3c <__rt_periph_wait_event>
1c002358:	00442783          	lw	a5,4(s0)
1c00235c:	c187c7b3          	p.bset	a5,a5,0,24
1c002360:	00f42223          	sw	a5,4(s0)
1c002364:	40b2                	lw	ra,12(sp)
1c002366:	4422                	lw	s0,8(sp)
1c002368:	0141                	addi	sp,sp,16
1c00236a:	8082                	ret
1c00236c:	8082                	ret

1c00236e <__rt_bridge_handle_notif>:
1c00236e:	1141                	addi	sp,sp,-16
1c002370:	c422                	sw	s0,8(sp)
1c002372:	1c006437          	lui	s0,0x1c006
1c002376:	b0040793          	addi	a5,s0,-1280 # 1c005b00 <__hal_debug_struct>
1c00237a:	0a47a783          	lw	a5,164(a5)
1c00237e:	c606                	sw	ra,12(sp)
1c002380:	c226                	sw	s1,4(sp)
1c002382:	c04a                	sw	s2,0(sp)
1c002384:	b0040413          	addi	s0,s0,-1280
1c002388:	c399                	beqz	a5,1c00238e <__rt_bridge_handle_notif+0x20>
1c00238a:	4bd8                	lw	a4,20(a5)
1c00238c:	e30d                	bnez	a4,1c0023ae <__rt_bridge_handle_notif+0x40>
1c00238e:	0b442783          	lw	a5,180(s0)
1c002392:	c789                	beqz	a5,1c00239c <__rt_bridge_handle_notif+0x2e>
1c002394:	43a8                	lw	a0,64(a5)
1c002396:	0a042a23          	sw	zero,180(s0)
1c00239a:	3f89                	jal	1c0022ec <__rt_event_enqueue>
1c00239c:	0ac42783          	lw	a5,172(s0)
1c0023a0:	eb95                	bnez	a5,1c0023d4 <__rt_bridge_handle_notif+0x66>
1c0023a2:	4422                	lw	s0,8(sp)
1c0023a4:	40b2                	lw	ra,12(sp)
1c0023a6:	4492                	lw	s1,4(sp)
1c0023a8:	4902                	lw	s2,0(sp)
1c0023aa:	0141                	addi	sp,sp,16
1c0023ac:	bfb1                	j	1c002308 <__rt_bridge_check_bridge_req.part.5>
1c0023ae:	4784                	lw	s1,8(a5)
1c0023b0:	4fd8                	lw	a4,28(a5)
1c0023b2:	0a942223          	sw	s1,164(s0)
1c0023b6:	cb01                	beqz	a4,1c0023c6 <__rt_bridge_handle_notif+0x58>
1c0023b8:	0b042703          	lw	a4,176(s0)
1c0023bc:	c798                	sw	a4,8(a5)
1c0023be:	0af42823          	sw	a5,176(s0)
1c0023c2:	87a6                	mv	a5,s1
1c0023c4:	b7d1                	j	1c002388 <__rt_bridge_handle_notif+0x1a>
1c0023c6:	43a8                	lw	a0,64(a5)
1c0023c8:	30047973          	csrrci	s2,mstatus,8
1c0023cc:	3705                	jal	1c0022ec <__rt_event_enqueue>
1c0023ce:	30091073          	csrw	mstatus,s2
1c0023d2:	bfc5                	j	1c0023c2 <__rt_bridge_handle_notif+0x54>
1c0023d4:	40b2                	lw	ra,12(sp)
1c0023d6:	4422                	lw	s0,8(sp)
1c0023d8:	4492                	lw	s1,4(sp)
1c0023da:	4902                	lw	s2,0(sp)
1c0023dc:	0141                	addi	sp,sp,16
1c0023de:	8082                	ret

1c0023e0 <__rt_bridge_check_connection>:
1c0023e0:	1c0066b7          	lui	a3,0x1c006
1c0023e4:	b0068693          	addi	a3,a3,-1280 # 1c005b00 <__hal_debug_struct>
1c0023e8:	469c                	lw	a5,8(a3)
1c0023ea:	ef9d                	bnez	a5,1c002428 <__rt_bridge_check_connection+0x48>
1c0023ec:	1a1047b7          	lui	a5,0x1a104
1c0023f0:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104054>
1c0023f4:	4398                	lw	a4,0(a5)
1c0023f6:	8325                	srli	a4,a4,0x9
1c0023f8:	f8373733          	p.bclr	a4,a4,28,3
1c0023fc:	02773663          	p.bneimm	a4,7,1c002428 <__rt_bridge_check_connection+0x48>
1c002400:	1141                	addi	sp,sp,-16
1c002402:	c422                	sw	s0,8(sp)
1c002404:	c606                	sw	ra,12(sp)
1c002406:	4705                	li	a4,1
1c002408:	c698                	sw	a4,8(a3)
1c00240a:	4709                	li	a4,2
1c00240c:	c398                	sw	a4,0(a5)
1c00240e:	843e                	mv	s0,a5
1c002410:	401c                	lw	a5,0(s0)
1c002412:	83a5                	srli	a5,a5,0x9
1c002414:	f837b7b3          	p.bclr	a5,a5,28,3
1c002418:	0077a663          	p.beqimm	a5,7,1c002424 <__rt_bridge_check_connection+0x44>
1c00241c:	40b2                	lw	ra,12(sp)
1c00241e:	4422                	lw	s0,8(sp)
1c002420:	0141                	addi	sp,sp,16
1c002422:	8082                	ret
1c002424:	3711                	jal	1c002328 <__rt_bridge_wait>
1c002426:	b7ed                	j	1c002410 <__rt_bridge_check_connection+0x30>
1c002428:	8082                	ret

1c00242a <__rt_bridge_set_available>:
1c00242a:	1c0067b7          	lui	a5,0x1c006
1c00242e:	b0078793          	addi	a5,a5,-1280 # 1c005b00 <__hal_debug_struct>
1c002432:	4798                	lw	a4,8(a5)
1c002434:	1a1047b7          	lui	a5,0x1a104
1c002438:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104054>
1c00243c:	e701                	bnez	a4,1c002444 <__rt_bridge_set_available+0x1a>
1c00243e:	4721                	li	a4,8
1c002440:	c398                	sw	a4,0(a5)
1c002442:	8082                	ret
1c002444:	4709                	li	a4,2
1c002446:	bfed                	j	1c002440 <__rt_bridge_set_available+0x16>

1c002448 <__rt_bridge_send_notif>:
1c002448:	1141                	addi	sp,sp,-16
1c00244a:	c606                	sw	ra,12(sp)
1c00244c:	3f51                	jal	1c0023e0 <__rt_bridge_check_connection>
1c00244e:	1c0067b7          	lui	a5,0x1c006
1c002452:	b0078793          	addi	a5,a5,-1280 # 1c005b00 <__hal_debug_struct>
1c002456:	479c                	lw	a5,8(a5)
1c002458:	c789                	beqz	a5,1c002462 <__rt_bridge_send_notif+0x1a>
1c00245a:	1a1047b7          	lui	a5,0x1a104
1c00245e:	4719                	li	a4,6
1c002460:	dbf8                	sw	a4,116(a5)
1c002462:	40b2                	lw	ra,12(sp)
1c002464:	0141                	addi	sp,sp,16
1c002466:	8082                	ret

1c002468 <__rt_bridge_clear_notif>:
  #endif
  }
}

void __rt_bridge_clear_notif()
{
1c002468:	1141                	addi	sp,sp,-16
1c00246a:	c606                	sw	ra,12(sp)
  hal_debug_struct_t *debug_struct = hal_debug_struct_get();

  __rt_bridge_check_connection();
1c00246c:	3f95                	jal	1c0023e0 <__rt_bridge_check_connection>

  if (debug_struct->bridge.connected)
1c00246e:	1c0067b7          	lui	a5,0x1c006
1c002472:	b0078793          	addi	a5,a5,-1280 # 1c005b00 <__hal_debug_struct>
1c002476:	479c                	lw	a5,8(a5)
1c002478:	c781                	beqz	a5,1c002480 <__rt_bridge_clear_notif+0x18>
  {
    __rt_bridge_set_available();
  }
}
1c00247a:	40b2                	lw	ra,12(sp)
1c00247c:	0141                	addi	sp,sp,16
    __rt_bridge_set_available();
1c00247e:	b775                	j	1c00242a <__rt_bridge_set_available>
}
1c002480:	40b2                	lw	ra,12(sp)
1c002482:	0141                	addi	sp,sp,16
1c002484:	8082                	ret

1c002486 <__rt_bridge_printf_flush>:
{
1c002486:	1141                	addi	sp,sp,-16
1c002488:	c422                	sw	s0,8(sp)
1c00248a:	c606                	sw	ra,12(sp)
  if (debug_struct->bridge.connected)
1c00248c:	1c006437          	lui	s0,0x1c006
  __rt_bridge_check_connection();
1c002490:	3f81                	jal	1c0023e0 <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c002492:	b0040793          	addi	a5,s0,-1280 # 1c005b00 <__hal_debug_struct>
1c002496:	479c                	lw	a5,8(a5)
1c002498:	c385                	beqz	a5,1c0024b8 <__rt_bridge_printf_flush+0x32>
1c00249a:	b0040413          	addi	s0,s0,-1280
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
}

static inline int hal_debug_is_busy(hal_debug_struct_t *debug_struct)
{
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c00249e:	485c                	lw	a5,20(s0)
    if (hal_debug_is_busy(hal_debug_struct_get()) || !hal_debug_is_empty(hal_debug_struct_get()))
1c0024a0:	e399                	bnez	a5,1c0024a6 <__rt_bridge_printf_flush+0x20>
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
1c0024a2:	4c1c                	lw	a5,24(s0)
1c0024a4:	cb91                	beqz	a5,1c0024b8 <__rt_bridge_printf_flush+0x32>
      __rt_bridge_send_notif();
1c0024a6:	374d                	jal	1c002448 <__rt_bridge_send_notif>
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c0024a8:	485c                	lw	a5,20(s0)
      while(hal_debug_is_busy(hal_debug_struct_get()))
1c0024aa:	e789                	bnez	a5,1c0024b4 <__rt_bridge_printf_flush+0x2e>
}
1c0024ac:	4422                	lw	s0,8(sp)
1c0024ae:	40b2                	lw	ra,12(sp)
1c0024b0:	0141                	addi	sp,sp,16
      __rt_bridge_clear_notif();
1c0024b2:	bf5d                	j	1c002468 <__rt_bridge_clear_notif>
        __rt_bridge_wait();
1c0024b4:	3d95                	jal	1c002328 <__rt_bridge_wait>
1c0024b6:	bfcd                	j	1c0024a8 <__rt_bridge_printf_flush+0x22>
}
1c0024b8:	40b2                	lw	ra,12(sp)
1c0024ba:	4422                	lw	s0,8(sp)
1c0024bc:	0141                	addi	sp,sp,16
1c0024be:	8082                	ret

1c0024c0 <__rt_bridge_req_shutdown>:
{
1c0024c0:	1141                	addi	sp,sp,-16
1c0024c2:	c606                	sw	ra,12(sp)
1c0024c4:	c422                	sw	s0,8(sp)
  __rt_bridge_check_connection();
1c0024c6:	3f29                	jal	1c0023e0 <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c0024c8:	1c0067b7          	lui	a5,0x1c006
1c0024cc:	b0078793          	addi	a5,a5,-1280 # 1c005b00 <__hal_debug_struct>
1c0024d0:	479c                	lw	a5,8(a5)
1c0024d2:	c7a1                	beqz	a5,1c00251a <__rt_bridge_req_shutdown+0x5a>




static inline unsigned int apb_soc_jtag_reg_read() {
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c0024d4:	1a104437          	lui	s0,0x1a104
    __rt_bridge_printf_flush();
1c0024d8:	377d                	jal	1c002486 <__rt_bridge_printf_flush>
1c0024da:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c0024de:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c0024e0:	83a5                	srli	a5,a5,0x9
1c0024e2:	f837b7b3          	p.bclr	a5,a5,28,3
1c0024e6:	0277ae63          	p.beqimm	a5,7,1c002522 <__rt_bridge_req_shutdown+0x62>
}

static inline void apb_soc_jtag_reg_write(unsigned int value) {
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c0024ea:	4791                	li	a5,4
1c0024ec:	c01c                	sw	a5,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c0024ee:	1a104437          	lui	s0,0x1a104
1c0024f2:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c0024f6:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) != 7)
1c0024f8:	83a5                	srli	a5,a5,0x9
1c0024fa:	f837b7b3          	p.bclr	a5,a5,28,3
1c0024fe:	0277b463          	p.bneimm	a5,7,1c002526 <__rt_bridge_req_shutdown+0x66>
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c002502:	00042023          	sw	zero,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c002506:	1a104437          	lui	s0,0x1a104
1c00250a:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c00250e:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c002510:	83a5                	srli	a5,a5,0x9
1c002512:	f837b7b3          	p.bclr	a5,a5,28,3
1c002516:	0077aa63          	p.beqimm	a5,7,1c00252a <__rt_bridge_req_shutdown+0x6a>
}
1c00251a:	40b2                	lw	ra,12(sp)
1c00251c:	4422                	lw	s0,8(sp)
1c00251e:	0141                	addi	sp,sp,16
1c002520:	8082                	ret
      __rt_bridge_wait();
1c002522:	3519                	jal	1c002328 <__rt_bridge_wait>
1c002524:	bf6d                	j	1c0024de <__rt_bridge_req_shutdown+0x1e>
      __rt_bridge_wait();
1c002526:	3509                	jal	1c002328 <__rt_bridge_wait>
1c002528:	b7f9                	j	1c0024f6 <__rt_bridge_req_shutdown+0x36>
      __rt_bridge_wait();
1c00252a:	3bfd                	jal	1c002328 <__rt_bridge_wait>
1c00252c:	b7cd                	j	1c00250e <__rt_bridge_req_shutdown+0x4e>

1c00252e <__rt_bridge_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_bridge_init()
{
  hal_bridge_t *bridge = hal_bridge_get();
  
  bridge->first_req = 0;
1c00252e:	1c0067b7          	lui	a5,0x1c006
  bridge->notif_req_addr = ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET;
  bridge->notif_req_value = 1<<RT_BRIDGE_ENQUEUE_EVENT;
#else
#if defined(EU_VERSION) && EU_VERSION >= 3
#if defined(ARCHI_HAS_FC)
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c002532:	1b201737          	lui	a4,0x1b201
  bridge->first_req = 0;
1c002536:	b0078793          	addi	a5,a5,-1280 # 1c005b00 <__hal_debug_struct>
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c00253a:	e1070713          	addi	a4,a4,-496 # 1b200e10 <__fc_tcdm_end+0x1ffa40>
1c00253e:	0ae7ac23          	sw	a4,184(a5)
  bridge->notif_req_value = 1;
1c002542:	4705                	li	a4,1
  bridge->first_req = 0;
1c002544:	0a07a223          	sw	zero,164(a5)
  bridge->first_bridge_req = 0;
1c002548:	0a07a623          	sw	zero,172(a5)
  bridge->target_req = 0;
1c00254c:	0a07aa23          	sw	zero,180(a5)
  bridge->notif_req_value = 1;
1c002550:	0ae7ae23          	sw	a4,188(a5)
#endif
#endif
#endif

  __rt_bridge_eeprom_handle = NULL;
1c002554:	00400793          	li	a5,4
1c002558:	0007a823          	sw	zero,16(a5)
  __rt_bridge_flash_handle = NULL;
1c00255c:	0007a023          	sw	zero,0(a5)
}
1c002560:	8082                	ret

1c002562 <__rt_event_init>:
{
  __rt_event_execute(sched, 0);
  rt_wait_for_interrupt();
  rt_irq_enable();
  rt_irq_disable();
}
1c002562:	1141                	addi	sp,sp,-16
1c002564:	c422                	sw	s0,8(sp)
1c002566:	c606                	sw	ra,12(sp)
1c002568:	842a                	mv	s0,a0
1c00256a:	02052223          	sw	zero,36(a0)
1c00256e:	02052423          	sw	zero,40(a0)
1c002572:	45c1                	li	a1,16
1c002574:	4501                	li	a0,0
1c002576:	24b5                	jal	1c0027e2 <rt_alloc>
1c002578:	dc68                	sw	a0,124(s0)
1c00257a:	02042a23          	sw	zero,52(s0)
1c00257e:	00042223          	sw	zero,4(s0)
1c002582:	40b2                	lw	ra,12(sp)
1c002584:	4422                	lw	s0,8(sp)
1c002586:	0141                	addi	sp,sp,16
1c002588:	8082                	ret

1c00258a <__rt_wait_event_prepare_blocking>:
1c00258a:	01800793          	li	a5,24
1c00258e:	4388                	lw	a0,0(a5)
1c002590:	4118                	lw	a4,0(a0)
1c002592:	02052423          	sw	zero,40(a0)
1c002596:	00052223          	sw	zero,4(a0)
1c00259a:	c398                	sw	a4,0(a5)
1c00259c:	4785                	li	a5,1
1c00259e:	d15c                	sw	a5,36(a0)
1c0025a0:	8082                	ret

1c0025a2 <rt_event_alloc>:
1c0025a2:	1101                	addi	sp,sp,-32
1c0025a4:	c64e                	sw	s3,12(sp)
1c0025a6:	89ae                	mv	s3,a1
1c0025a8:	ce06                	sw	ra,28(sp)
1c0025aa:	cc22                	sw	s0,24(sp)
1c0025ac:	ca26                	sw	s1,20(sp)
1c0025ae:	c84a                	sw	s2,16(sp)
1c0025b0:	c452                	sw	s4,8(sp)
1c0025b2:	c256                	sw	s5,4(sp)
1c0025b4:	30047a73          	csrrci	s4,mstatus,8
1c0025b8:	014027f3          	csrr	a5,uhartid
1c0025bc:	8795                	srai	a5,a5,0x5
1c0025be:	f267b7b3          	p.bclr	a5,a5,25,6
1c0025c2:	02000713          	li	a4,32
1c0025c6:	00278513          	addi	a0,a5,2
1c0025ca:	00e79363          	bne	a5,a4,1c0025d0 <rt_event_alloc+0x2e>
1c0025ce:	4505                	li	a0,1
1c0025d0:	00799593          	slli	a1,s3,0x7
1c0025d4:	2439                	jal	1c0027e2 <rt_alloc>
1c0025d6:	842a                	mv	s0,a0
1c0025d8:	557d                	li	a0,-1
1c0025da:	c819                	beqz	s0,1c0025f0 <rt_event_alloc+0x4e>
1c0025dc:	01800493          	li	s1,24
1c0025e0:	4901                	li	s2,0
1c0025e2:	00448a93          	addi	s5,s1,4
1c0025e6:	01394e63          	blt	s2,s3,1c002602 <rt_event_alloc+0x60>
1c0025ea:	300a1073          	csrw	mstatus,s4
1c0025ee:	4501                	li	a0,0
1c0025f0:	40f2                	lw	ra,28(sp)
1c0025f2:	4462                	lw	s0,24(sp)
1c0025f4:	44d2                	lw	s1,20(sp)
1c0025f6:	4942                	lw	s2,16(sp)
1c0025f8:	49b2                	lw	s3,12(sp)
1c0025fa:	4a22                	lw	s4,8(sp)
1c0025fc:	4a92                	lw	s5,4(sp)
1c0025fe:	6105                	addi	sp,sp,32
1c002600:	8082                	ret
1c002602:	8522                	mv	a0,s0
1c002604:	85d6                	mv	a1,s5
1c002606:	3fb1                	jal	1c002562 <__rt_event_init>
1c002608:	409c                	lw	a5,0(s1)
1c00260a:	0905                	addi	s2,s2,1
1c00260c:	c01c                	sw	a5,0(s0)
1c00260e:	c080                	sw	s0,0(s1)
1c002610:	08040413          	addi	s0,s0,128
1c002614:	bfc9                	j	1c0025e6 <rt_event_alloc+0x44>

1c002616 <rt_event_get>:
1c002616:	30047773          	csrrci	a4,mstatus,8
1c00261a:	01800793          	li	a5,24
1c00261e:	4388                	lw	a0,0(a5)
1c002620:	c509                	beqz	a0,1c00262a <rt_event_get+0x14>
1c002622:	4114                	lw	a3,0(a0)
1c002624:	c14c                	sw	a1,4(a0)
1c002626:	c510                	sw	a2,8(a0)
1c002628:	c394                	sw	a3,0(a5)
1c00262a:	30071073          	csrw	mstatus,a4
1c00262e:	8082                	ret

1c002630 <rt_event_get_blocking>:
1c002630:	30047773          	csrrci	a4,mstatus,8
1c002634:	01800793          	li	a5,24
1c002638:	4388                	lw	a0,0(a5)
1c00263a:	c909                	beqz	a0,1c00264c <rt_event_get_blocking+0x1c>
1c00263c:	4114                	lw	a3,0(a0)
1c00263e:	00052223          	sw	zero,4(a0)
1c002642:	00052423          	sw	zero,8(a0)
1c002646:	c394                	sw	a3,0(a5)
1c002648:	4785                	li	a5,1
1c00264a:	d15c                	sw	a5,36(a0)
1c00264c:	30071073          	csrw	mstatus,a4
1c002650:	8082                	ret

1c002652 <rt_event_push>:
1c002652:	30047773          	csrrci	a4,mstatus,8
1c002656:	01800693          	li	a3,24
1c00265a:	42d4                	lw	a3,4(a3)
1c00265c:	00052023          	sw	zero,0(a0)
1c002660:	01800793          	li	a5,24
1c002664:	e691                	bnez	a3,1c002670 <rt_event_push+0x1e>
1c002666:	c3c8                	sw	a0,4(a5)
1c002668:	c788                	sw	a0,8(a5)
1c00266a:	30071073          	csrw	mstatus,a4
1c00266e:	8082                	ret
1c002670:	4794                	lw	a3,8(a5)
1c002672:	c288                	sw	a0,0(a3)
1c002674:	bfd5                	j	1c002668 <rt_event_push+0x16>

1c002676 <__rt_event_execute>:
1c002676:	1141                	addi	sp,sp,-16
1c002678:	c422                	sw	s0,8(sp)
1c00267a:	01800793          	li	a5,24
1c00267e:	43dc                	lw	a5,4(a5)
1c002680:	c606                	sw	ra,12(sp)
1c002682:	c226                	sw	s1,4(sp)
1c002684:	01800413          	li	s0,24
1c002688:	ef81                	bnez	a5,1c0026a0 <__rt_event_execute+0x2a>
1c00268a:	c1b9                	beqz	a1,1c0026d0 <__rt_event_execute+0x5a>
1c00268c:	002047b7          	lui	a5,0x204
1c002690:	0387e703          	p.elw	a4,56(a5) # 204038 <__L2+0x184038>
1c002694:	300467f3          	csrrsi	a5,mstatus,8
1c002698:	300477f3          	csrrci	a5,mstatus,8
1c00269c:	405c                	lw	a5,4(s0)
1c00269e:	cb8d                	beqz	a5,1c0026d0 <__rt_event_execute+0x5a>
1c0026a0:	4485                	li	s1,1
1c0026a2:	4398                	lw	a4,0(a5)
1c0026a4:	5794                	lw	a3,40(a5)
1c0026a6:	00978a23          	sb	s1,20(a5)
1c0026aa:	c058                	sw	a4,4(s0)
1c0026ac:	4788                	lw	a0,8(a5)
1c0026ae:	43d8                	lw	a4,4(a5)
1c0026b0:	e691                	bnez	a3,1c0026bc <__rt_event_execute+0x46>
1c0026b2:	53d4                	lw	a3,36(a5)
1c0026b4:	e681                	bnez	a3,1c0026bc <__rt_event_execute+0x46>
1c0026b6:	4014                	lw	a3,0(s0)
1c0026b8:	c394                	sw	a3,0(a5)
1c0026ba:	c01c                	sw	a5,0(s0)
1c0026bc:	0207a223          	sw	zero,36(a5)
1c0026c0:	c711                	beqz	a4,1c0026cc <__rt_event_execute+0x56>
1c0026c2:	300467f3          	csrrsi	a5,mstatus,8
1c0026c6:	9702                	jalr	a4
1c0026c8:	300477f3          	csrrci	a5,mstatus,8
1c0026cc:	405c                	lw	a5,4(s0)
1c0026ce:	fbf1                	bnez	a5,1c0026a2 <__rt_event_execute+0x2c>
1c0026d0:	40b2                	lw	ra,12(sp)
1c0026d2:	4422                	lw	s0,8(sp)
1c0026d4:	4492                	lw	s1,4(sp)
1c0026d6:	0141                	addi	sp,sp,16
1c0026d8:	8082                	ret

1c0026da <__rt_wait_event>:
  } while(event);

}

void __rt_wait_event(rt_event_t *event)
{
1c0026da:	1141                	addi	sp,sp,-16
1c0026dc:	c422                	sw	s0,8(sp)
1c0026de:	c606                	sw	ra,12(sp)
1c0026e0:	842a                	mv	s0,a0
  while (event->implem.pending || event->implem.saved_pending) {
1c0026e2:	505c                	lw	a5,36(s0)
1c0026e4:	ef81                	bnez	a5,1c0026fc <__rt_wait_event+0x22>
1c0026e6:	585c                	lw	a5,52(s0)
1c0026e8:	eb91                	bnez	a5,1c0026fc <__rt_wait_event+0x22>
    __rt_event_execute(NULL, 1);
  }

  event->next = __rt_first_free;
1c0026ea:	01800793          	li	a5,24
1c0026ee:	4398                	lw	a4,0(a5)
  __rt_first_free = event;
}
1c0026f0:	40b2                	lw	ra,12(sp)
  event->next = __rt_first_free;
1c0026f2:	c018                	sw	a4,0(s0)
  __rt_first_free = event;
1c0026f4:	c380                	sw	s0,0(a5)
}
1c0026f6:	4422                	lw	s0,8(sp)
1c0026f8:	0141                	addi	sp,sp,16
1c0026fa:	8082                	ret
    __rt_event_execute(NULL, 1);
1c0026fc:	4585                	li	a1,1
1c0026fe:	4501                	li	a0,0
1c002700:	3f9d                	jal	1c002676 <__rt_event_execute>
1c002702:	b7c5                	j	1c0026e2 <__rt_wait_event+0x8>

1c002704 <rt_event_wait>:

void rt_event_wait(rt_event_t *event)
{
1c002704:	1141                	addi	sp,sp,-16
1c002706:	c606                	sw	ra,12(sp)
1c002708:	c422                	sw	s0,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00270a:	30047473          	csrrci	s0,mstatus,8
  int irq = rt_irq_disable();
__rt_wait_event(event);
1c00270e:	37f1                	jal	1c0026da <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c002710:	30041073          	csrw	mstatus,s0
  rt_irq_restore(irq);
}
1c002714:	40b2                	lw	ra,12(sp)
1c002716:	4422                	lw	s0,8(sp)
1c002718:	0141                	addi	sp,sp,16
1c00271a:	8082                	ret

1c00271c <__rt_event_sched_init>:

void __rt_event_sched_init()
{
  __rt_first_free = NULL;
1c00271c:	01800513          	li	a0,24
1c002720:	00052023          	sw	zero,0(a0)
  sched->first = NULL;
1c002724:	00052223          	sw	zero,4(a0)
  rt_event_sched_init(&__rt_sched);
  // Push one event ot the runtime scheduler as some runtime services need
  // one event.
  rt_event_alloc(&__rt_sched, 1);
1c002728:	4585                	li	a1,1
1c00272a:	0511                	addi	a0,a0,4
1c00272c:	bd9d                	j	1c0025a2 <rt_event_alloc>

1c00272e <rt_user_alloc_init>:
      flags++;
      if (flags == 3) flags = 0;
    }
    return NULL;
#else
    return rt_user_alloc_align(rt_alloc_l2(), size, align);
1c00272e:	00758793          	addi	a5,a1,7
1c002732:	c407b7b3          	p.bclr	a5,a5,2,0
1c002736:	40b785b3          	sub	a1,a5,a1
1c00273a:	c11c                	sw	a5,0(a0)
1c00273c:	8e0d                	sub	a2,a2,a1
1c00273e:	00c05763          	blez	a2,1c00274c <rt_user_alloc_init+0x1e>
1c002742:	c4063633          	p.bclr	a2,a2,2,0
1c002746:	c390                	sw	a2,0(a5)
1c002748:	0007a223          	sw	zero,4(a5)
1c00274c:	8082                	ret

1c00274e <rt_user_alloc>:
1c00274e:	411c                	lw	a5,0(a0)
1c002750:	059d                	addi	a1,a1,7
1c002752:	c405b5b3          	p.bclr	a1,a1,2,0
1c002756:	4701                	li	a4,0
1c002758:	cb89                	beqz	a5,1c00276a <rt_user_alloc+0x1c>
1c00275a:	4394                	lw	a3,0(a5)
1c00275c:	43d0                	lw	a2,4(a5)
1c00275e:	00b6c863          	blt	a3,a1,1c00276e <rt_user_alloc+0x20>
1c002762:	00b69b63          	bne	a3,a1,1c002778 <rt_user_alloc+0x2a>
1c002766:	c719                	beqz	a4,1c002774 <rt_user_alloc+0x26>
1c002768:	c350                	sw	a2,4(a4)
1c00276a:	853e                	mv	a0,a5
1c00276c:	8082                	ret
1c00276e:	873e                	mv	a4,a5
1c002770:	87b2                	mv	a5,a2
1c002772:	b7dd                	j	1c002758 <rt_user_alloc+0xa>
1c002774:	c110                	sw	a2,0(a0)
1c002776:	bfd5                	j	1c00276a <rt_user_alloc+0x1c>
1c002778:	00b78833          	add	a6,a5,a1
1c00277c:	40b685b3          	sub	a1,a3,a1
1c002780:	00b82023          	sw	a1,0(a6)
1c002784:	00c82223          	sw	a2,4(a6)
1c002788:	c701                	beqz	a4,1c002790 <rt_user_alloc+0x42>
1c00278a:	01072223          	sw	a6,4(a4)
1c00278e:	bff1                	j	1c00276a <rt_user_alloc+0x1c>
1c002790:	01052023          	sw	a6,0(a0)
1c002794:	bfd9                	j	1c00276a <rt_user_alloc+0x1c>

1c002796 <rt_user_free>:
1c002796:	411c                	lw	a5,0(a0)
1c002798:	061d                	addi	a2,a2,7
1c00279a:	c4063633          	p.bclr	a2,a2,2,0
1c00279e:	4701                	li	a4,0
1c0027a0:	c399                	beqz	a5,1c0027a6 <rt_user_free+0x10>
1c0027a2:	02b7e763          	bltu	a5,a1,1c0027d0 <rt_user_free+0x3a>
1c0027a6:	00c586b3          	add	a3,a1,a2
1c0027aa:	02d79663          	bne	a5,a3,1c0027d6 <rt_user_free+0x40>
1c0027ae:	4394                	lw	a3,0(a5)
1c0027b0:	43dc                	lw	a5,4(a5)
1c0027b2:	9636                	add	a2,a2,a3
1c0027b4:	c190                	sw	a2,0(a1)
1c0027b6:	c1dc                	sw	a5,4(a1)
1c0027b8:	c31d                	beqz	a4,1c0027de <rt_user_free+0x48>
1c0027ba:	4314                	lw	a3,0(a4)
1c0027bc:	00d707b3          	add	a5,a4,a3
1c0027c0:	00f59d63          	bne	a1,a5,1c0027da <rt_user_free+0x44>
1c0027c4:	419c                	lw	a5,0(a1)
1c0027c6:	97b6                	add	a5,a5,a3
1c0027c8:	c31c                	sw	a5,0(a4)
1c0027ca:	41dc                	lw	a5,4(a1)
1c0027cc:	c35c                	sw	a5,4(a4)
1c0027ce:	8082                	ret
1c0027d0:	873e                	mv	a4,a5
1c0027d2:	43dc                	lw	a5,4(a5)
1c0027d4:	b7f1                	j	1c0027a0 <rt_user_free+0xa>
1c0027d6:	c190                	sw	a2,0(a1)
1c0027d8:	bff9                	j	1c0027b6 <rt_user_free+0x20>
1c0027da:	c34c                	sw	a1,4(a4)
1c0027dc:	8082                	ret
1c0027de:	c10c                	sw	a1,0(a0)
1c0027e0:	8082                	ret

1c0027e2 <rt_alloc>:
1c0027e2:	4785                	li	a5,1
1c0027e4:	00a7fa63          	bleu	a0,a5,1c0027f8 <rt_alloc+0x16>
1c0027e8:	1c00e7b7          	lui	a5,0x1c00e
1c0027ec:	e587a783          	lw	a5,-424(a5) # 1c00de58 <__rt_alloc_l1>
1c0027f0:	1579                	addi	a0,a0,-2
1c0027f2:	050a                	slli	a0,a0,0x2
1c0027f4:	953e                	add	a0,a0,a5
1c0027f6:	bfa1                	j	1c00274e <rt_user_alloc>
1c0027f8:	00153763          	p.bneimm	a0,1,1c002806 <rt_alloc+0x24>
1c0027fc:	1c00e537          	lui	a0,0x1c00e
1c002800:	e6050513          	addi	a0,a0,-416 # 1c00de60 <__rt_alloc_fc_tcdm>
1c002804:	bfcd                	j	1c0027f6 <rt_alloc+0x14>
1c002806:	1c00e537          	lui	a0,0x1c00e
1c00280a:	e5c50513          	addi	a0,a0,-420 # 1c00de5c <__rt_alloc_l2>
1c00280e:	b7e5                	j	1c0027f6 <rt_alloc+0x14>

1c002810 <__rt_alloc_init_l1>:
#if defined(ARCHI_HAS_L1)
void __rt_alloc_init_l1(int cid)
{
  // TODO support multu cluster
  rt_trace(RT_TRACE_INIT, "Initializing L1 allocator (cluster: %d, base: 0x%8x, size: 0x%8x)\n", cid, (int)rt_l1_base(cid), rt_l1_size(cid));
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid), rt_l1_size(cid));
1c002810:	1c00e7b7          	lui	a5,0x1c00e
1c002814:	e587a703          	lw	a4,-424(a5) # 1c00de58 <__rt_alloc_l1>
1c002818:	100007b7          	lui	a5,0x10000
  return ((char *)&__l1_heap_start) + cid * ARCHI_CLUSTER_SIZE;
1c00281c:	01651593          	slli	a1,a0,0x16
1c002820:	6641                	lui	a2,0x10
1c002822:	050a                	slli	a0,a0,0x2
1c002824:	02078793          	addi	a5,a5,32 # 10000020 <__l1_end>
1c002828:	fe060613          	addi	a2,a2,-32 # ffe0 <__l1_heap_size>
1c00282c:	95be                	add	a1,a1,a5
1c00282e:	953a                	add	a0,a0,a4
1c002830:	bdfd                	j	1c00272e <rt_user_alloc_init>

1c002832 <__rt_alloc_init_l1_for_fc>:
1c002832:	100005b7          	lui	a1,0x10000
1c002836:	01651793          	slli	a5,a0,0x16
1c00283a:	02058593          	addi	a1,a1,32 # 10000020 <__l1_end>
1c00283e:	00b78733          	add	a4,a5,a1

  int size = sizeof(rt_alloc_t)*rt_nb_cluster();
  __rt_alloc_l1 = (rt_alloc_t *)rt_l1_base(cid);

  rt_trace(RT_TRACE_INIT, "Initializing L1 allocator (cluster: %d, base: 0x%8x, size: 0x%8x)\n", cid, (int)rt_l1_base(cid)+size, rt_l1_size(cid)-size);
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid)+size, rt_l1_size(cid)-size);
1c002842:	050a                	slli	a0,a0,0x2
1c002844:	0791                	addi	a5,a5,4
1c002846:	6641                	lui	a2,0x10
  __rt_alloc_l1 = (rt_alloc_t *)rt_l1_base(cid);
1c002848:	1c00e6b7          	lui	a3,0x1c00e
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid)+size, rt_l1_size(cid)-size);
1c00284c:	fdc60613          	addi	a2,a2,-36 # ffdc <__rt_stack_size+0xf7dc>
1c002850:	95be                	add	a1,a1,a5
1c002852:	953a                	add	a0,a0,a4
  __rt_alloc_l1 = (rt_alloc_t *)rt_l1_base(cid);
1c002854:	e4e6ac23          	sw	a4,-424(a3) # 1c00de58 <__rt_alloc_l1>
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid)+size, rt_l1_size(cid)-size);
1c002858:	bdd9                	j	1c00272e <rt_user_alloc_init>

1c00285a <__rt_allocs_init>:
static inline int rt_l2_size() { return ARCHI_L2_ADDR + ARCHI_L2_SIZE - (int)&__l2_end; }
1c00285a:	1c00e5b7          	lui	a1,0x1c00e
1c00285e:	ebc58793          	addi	a5,a1,-324 # 1c00debc <__l2_end>
  __rt_alloc_l2[2].first_bank_addr = ARCHI_L2_SHARED_ADDR;
  __rt_alloc_account_free(&__rt_alloc_l2[2], rt_l2_shared_base() - sizeof(rt_alloc_chunk_t), rt_l2_shared_size() + sizeof(rt_alloc_chunk_t));
#endif
#else
  rt_trace(RT_TRACE_INIT, "Initializing L2 allocator (base: 0x%8x, size: 0x%8x)\n", (int)rt_l2_base(), rt_l2_size());
  rt_user_alloc_init(&__rt_alloc_l2[0], rt_l2_base(), rt_l2_size());
1c002862:	1c080637          	lui	a2,0x1c080
1c002866:	1c00e537          	lui	a0,0x1c00e
{
1c00286a:	1141                	addi	sp,sp,-16
  rt_user_alloc_init(&__rt_alloc_l2[0], rt_l2_base(), rt_l2_size());
1c00286c:	8e1d                	sub	a2,a2,a5
1c00286e:	ebc58593          	addi	a1,a1,-324
1c002872:	e5c50513          	addi	a0,a0,-420 # 1c00de5c <__rt_alloc_l2>
{
1c002876:	c606                	sw	ra,12(sp)
1c002878:	c422                	sw	s0,8(sp)
  rt_user_alloc_init(&__rt_alloc_l2[0], rt_l2_base(), rt_l2_size());
1c00287a:	3d55                	jal	1c00272e <rt_user_alloc_init>
  return ARCHI_FC_TCDM_ADDR + ARCHI_FC_TCDM_SIZE - (int)&__fc_tcdm_end;
1c00287c:	1b0015b7          	lui	a1,0x1b001
1c002880:	3d058793          	addi	a5,a1,976 # 1b0013d0 <__fc_tcdm_end>
#endif
#endif

#if defined(ARCHI_HAS_FC_TCDM)
  rt_trace(RT_TRACE_INIT, "Initializing FC TCDM allocator (base: 0x%8x, size: 0x%8x)\n", (int)rt_fc_tcdm_base(), rt_fc_tcdm_size());
  rt_user_alloc_init(&__rt_alloc_fc_tcdm, rt_fc_tcdm_base(), rt_fc_tcdm_size());
1c002884:	1b004637          	lui	a2,0x1b004
1c002888:	1c00e437          	lui	s0,0x1c00e
1c00288c:	8e1d                	sub	a2,a2,a5
1c00288e:	3d058593          	addi	a1,a1,976
1c002892:	e6040513          	addi	a0,s0,-416 # 1c00de60 <__rt_alloc_fc_tcdm>
1c002896:	3d61                	jal	1c00272e <rt_user_alloc_init>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002898:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c00289c:	ca5797b3          	p.extractu	a5,a5,5,5
#endif

#if defined(ARCHI_HAS_L1)
  // If the FC is running on cluster 0, initialize now the L1 allocator
  // as it is used for FC data
  if (rt_cluster_id() == 0)
1c0028a0:	e791                	bnez	a5,1c0028ac <__rt_allocs_init+0x52>
  else
  {
    __rt_alloc_l1 = rt_alloc(__RT_ALLOC_FC_DATA, sizeof(rt_alloc_t)*rt_nb_cluster());
  }
#endif
}
1c0028a2:	4422                	lw	s0,8(sp)
1c0028a4:	40b2                	lw	ra,12(sp)
    __rt_alloc_init_l1_for_fc(0);
1c0028a6:	4501                	li	a0,0
}
1c0028a8:	0141                	addi	sp,sp,16
    __rt_alloc_init_l1_for_fc(0);
1c0028aa:	b761                	j	1c002832 <__rt_alloc_init_l1_for_fc>
  if (flags == RT_ALLOC_FC_DATA) return rt_user_alloc(rt_alloc_fc_tcdm(), size);
1c0028ac:	e6040513          	addi	a0,s0,-416
1c0028b0:	4591                	li	a1,4
1c0028b2:	3d71                	jal	1c00274e <rt_user_alloc>
}
1c0028b4:	40b2                	lw	ra,12(sp)
1c0028b6:	4422                	lw	s0,8(sp)
    __rt_alloc_l1 = rt_alloc(__RT_ALLOC_FC_DATA, sizeof(rt_alloc_t)*rt_nb_cluster());
1c0028b8:	1c00e7b7          	lui	a5,0x1c00e
1c0028bc:	e4a7ac23          	sw	a0,-424(a5) # 1c00de58 <__rt_alloc_l1>
}
1c0028c0:	0141                	addi	sp,sp,16
1c0028c2:	8082                	ret

1c0028c4 <__rt_time_poweroff>:
  rt_event_wait(event);
}

void pi_time_wait_us(int time_us)
{
  rt_time_wait_us(time_us);
1c0028c4:	002007b7          	lui	a5,0x200
1c0028c8:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c0028cc:	0087a783          	lw	a5,8(a5)
1c0028d0:	1c00e737          	lui	a4,0x1c00e
1c0028d4:	e2f72623          	sw	a5,-468(a4) # 1c00de2c <timer_count>
1c0028d8:	4501                	li	a0,0
1c0028da:	8082                	ret

1c0028dc <__rt_time_poweron>:
1c0028dc:	1c00e7b7          	lui	a5,0x1c00e
1c0028e0:	e2c7a703          	lw	a4,-468(a5) # 1c00de2c <timer_count>
1c0028e4:	002007b7          	lui	a5,0x200
1c0028e8:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c0028ec:	00e7a423          	sw	a4,8(a5)
1c0028f0:	4501                	li	a0,0
1c0028f2:	8082                	ret

1c0028f4 <rt_event_push_delayed>:
1c0028f4:	30047373          	csrrci	t1,mstatus,8
1c0028f8:	1c00e637          	lui	a2,0x1c00e
1c0028fc:	e6462703          	lw	a4,-412(a2) # 1c00de64 <first_delayed>
1c002900:	002007b7          	lui	a5,0x200
1c002904:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c002908:	0087a783          	lw	a5,8(a5)
1c00290c:	46f9                	li	a3,30
1c00290e:	0405e5b3          	p.max	a1,a1,zero
1c002912:	02d5c5b3          	div	a1,a1,a3
1c002916:	800006b7          	lui	a3,0x80000
1c00291a:	fff6c693          	not	a3,a3
1c00291e:	00d7f833          	and	a6,a5,a3
1c002922:	0585                	addi	a1,a1,1
1c002924:	97ae                	add	a5,a5,a1
1c002926:	dd1c                	sw	a5,56(a0)
1c002928:	982e                	add	a6,a6,a1
1c00292a:	4781                	li	a5,0
1c00292c:	c719                	beqz	a4,1c00293a <rt_event_push_delayed+0x46>
1c00292e:	03872883          	lw	a7,56(a4)
1c002932:	00d8f8b3          	and	a7,a7,a3
1c002936:	0108e863          	bltu	a7,a6,1c002946 <rt_event_push_delayed+0x52>
1c00293a:	cb89                	beqz	a5,1c00294c <rt_event_push_delayed+0x58>
1c00293c:	cfc8                	sw	a0,28(a5)
1c00293e:	cd58                	sw	a4,28(a0)
1c002940:	30031073          	csrw	mstatus,t1
1c002944:	8082                	ret
1c002946:	87ba                	mv	a5,a4
1c002948:	4f58                	lw	a4,28(a4)
1c00294a:	b7cd                	j	1c00292c <rt_event_push_delayed+0x38>
1c00294c:	002007b7          	lui	a5,0x200
1c002950:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c002954:	e6a62223          	sw	a0,-412(a2)
1c002958:	cd58                	sw	a4,28(a0)
1c00295a:	0087a703          	lw	a4,8(a5)
1c00295e:	95ba                	add	a1,a1,a4
1c002960:	00b7a823          	sw	a1,16(a5)
1c002964:	08500713          	li	a4,133
1c002968:	00e7a023          	sw	a4,0(a5)
1c00296c:	bfd1                	j	1c002940 <rt_event_push_delayed+0x4c>

1c00296e <rt_time_wait_us>:
1c00296e:	1101                	addi	sp,sp,-32
1c002970:	85aa                	mv	a1,a0
1c002972:	4501                	li	a0,0
1c002974:	ce06                	sw	ra,28(sp)
1c002976:	cc22                	sw	s0,24(sp)
1c002978:	c62e                	sw	a1,12(sp)
1c00297a:	395d                	jal	1c002630 <rt_event_get_blocking>
1c00297c:	45b2                	lw	a1,12(sp)
1c00297e:	842a                	mv	s0,a0
1c002980:	3f95                	jal	1c0028f4 <rt_event_push_delayed>
1c002982:	8522                	mv	a0,s0
1c002984:	4462                	lw	s0,24(sp)
1c002986:	40f2                	lw	ra,28(sp)
1c002988:	6105                	addi	sp,sp,32
1c00298a:	bbad                	j	1c002704 <rt_event_wait>

1c00298c <__rt_time_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_time_init()
{
  int err = 0;

  first_delayed = NULL;
1c00298c:	1c00e7b7          	lui	a5,0x1c00e
1c002990:	e607a223          	sw	zero,-412(a5) # 1c00de64 <first_delayed>
1c002994:	002007b7          	lui	a5,0x200
{
1c002998:	1141                	addi	sp,sp,-16
1c00299a:	08300713          	li	a4,131
1c00299e:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c0029a2:	c606                	sw	ra,12(sp)
1c0029a4:	c422                	sw	s0,8(sp)
1c0029a6:	00e7a023          	sw	a4,0(a5)
    TIMER_CFG_LO_RESET(1)  |
    TIMER_CFG_LO_CCFG(1)
  );

#if defined(ARCHI_HAS_FC)
  rt_irq_set_handler(ARCHI_FC_EVT_TIMER0_HI, __rt_timer_handler);
1c0029aa:	1c0035b7          	lui	a1,0x1c003
1c0029ae:	a1858593          	addi	a1,a1,-1512 # 1c002a18 <__rt_timer_handler>
1c0029b2:	452d                	li	a0,11
1c0029b4:	e68ff0ef          	jal	ra,1c00201c <rt_irq_set_handler>
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c0029b8:	6785                	lui	a5,0x1
1c0029ba:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c0029be:	00204737          	lui	a4,0x204
1c0029c2:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c0029c6:	00f72423          	sw	a5,8(a4)
#else
  rt_irq_set_handler(ARCHI_EVT_TIMER0_HI, __rt_timer_handler);
  rt_irq_mask_set(1<<ARCHI_EVT_TIMER0_HI);
#endif

  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c0029ca:	1c0035b7          	lui	a1,0x1c003
1c0029ce:	4601                	li	a2,0
1c0029d0:	8c458593          	addi	a1,a1,-1852 # 1c0028c4 <__rt_time_poweroff>
1c0029d4:	4509                	li	a0,2
1c0029d6:	fb2ff0ef          	jal	ra,1c002188 <__rt_cbsys_add>
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c0029da:	1c0035b7          	lui	a1,0x1c003
  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c0029de:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c0029e0:	4601                	li	a2,0
1c0029e2:	8dc58593          	addi	a1,a1,-1828 # 1c0028dc <__rt_time_poweron>
1c0029e6:	450d                	li	a0,3
1c0029e8:	fa0ff0ef          	jal	ra,1c002188 <__rt_cbsys_add>
1c0029ec:	8d41                	or	a0,a0,s0

  if (err) rt_fatal("Unable to initialize time driver\n");
1c0029ee:	c10d                	beqz	a0,1c002a10 <__rt_time_init+0x84>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0029f0:	01402673          	csrr	a2,uhartid
1c0029f4:	1c006537          	lui	a0,0x1c006
  return (hart_id >> 5) & 0x3f;
1c0029f8:	40565593          	srai	a1,a2,0x5
1c0029fc:	f265b5b3          	p.bclr	a1,a1,25,6
1c002a00:	f4563633          	p.bclr	a2,a2,26,5
1c002a04:	90450513          	addi	a0,a0,-1788 # 1c005904 <__clz_tab+0x384>
1c002a08:	1eb010ef          	jal	ra,1c0043f2 <printf>
1c002a0c:	153010ef          	jal	ra,1c00435e <abort>
}
1c002a10:	40b2                	lw	ra,12(sp)
1c002a12:	4422                	lw	s0,8(sp)
1c002a14:	0141                	addi	sp,sp,16
1c002a16:	8082                	ret

1c002a18 <__rt_timer_handler>:
#if defined(__LLVM__)
void __rt_timer_handler()
#else
void __attribute__((interrupt)) __rt_timer_handler()
#endif
{
1c002a18:	7179                	addi	sp,sp,-48
1c002a1a:	d032                	sw	a2,32(sp)
  rt_event_t *event = first_delayed;
1c002a1c:	1c00e637          	lui	a2,0x1c00e
{
1c002a20:	ca3e                	sw	a5,20(sp)
  rt_event_t *event = first_delayed;
1c002a22:	e6462783          	lw	a5,-412(a2) # 1c00de64 <first_delayed>
{
1c002a26:	ce36                	sw	a3,28(sp)
static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c002a28:	002006b7          	lui	a3,0x200
1c002a2c:	40468693          	addi	a3,a3,1028 # 200404 <__L2+0x180404>
1c002a30:	d61a                	sw	t1,44(sp)
1c002a32:	d42a                	sw	a0,40(sp)
1c002a34:	d22e                	sw	a1,36(sp)
1c002a36:	cc3a                	sw	a4,24(sp)
1c002a38:	c842                	sw	a6,16(sp)
1c002a3a:	c646                	sw	a7,12(sp)
1c002a3c:	c472                	sw	t3,8(sp)
1c002a3e:	c276                	sw	t4,4(sp)
1c002a40:	0086a683          	lw	a3,8(a3)
1c002a44:	01c00593          	li	a1,28
1c002a48:	01c02503          	lw	a0,28(zero) # 1c <_l1_preload_size>
1c002a4c:	41cc                	lw	a1,4(a1)

  uint32_t current_time = timer_count_get(timer_base_fc(0, 1));

  // First dequeue and push to their scheduler all events with the same number of
  // ticks as they were waiting for the same time.
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c002a4e:	80000337          	lui	t1,0x80000
1c002a52:	4801                	li	a6,0
1c002a54:	4881                	li	a7,0
1c002a56:	01c00e93          	li	t4,28
1c002a5a:	ffe34313          	xori	t1,t1,-2
1c002a5e:	e7ad                	bnez	a5,1c002ac8 <__rt_timer_handler+0xb0>
1c002a60:	00088463          	beqz	a7,1c002a68 <__rt_timer_handler+0x50>
1c002a64:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c002a68:	00080463          	beqz	a6,1c002a70 <__rt_timer_handler+0x58>
1c002a6c:	00bea223          	sw	a1,4(t4)
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c002a70:	002007b7          	lui	a5,0x200
1c002a74:	08100713          	li	a4,129
1c002a78:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
    event = next;
  }

  // Update the wait list with the next waiting event which has a different number
  // of ticks
  first_delayed = event;
1c002a7c:	e6062223          	sw	zero,-412(a2)
1c002a80:	00e7a023          	sw	a4,0(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_BUFFER_CLEAR, evtMask);
1c002a84:	6785                	lui	a5,0x1
1c002a86:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c002a8a:	00204737          	lui	a4,0x204
1c002a8e:	02f72423          	sw	a5,40(a4) # 204028 <__L2+0x184028>
    rt_irq_clr(1 << ARCHI_FC_EVT_TIMER0_HI);
#else
    rt_irq_clr(1 << ARCHI_EVT_TIMER0_HI);
#endif
  }
}
1c002a92:	5332                	lw	t1,44(sp)
1c002a94:	5522                	lw	a0,40(sp)
1c002a96:	5592                	lw	a1,36(sp)
1c002a98:	5602                	lw	a2,32(sp)
1c002a9a:	46f2                	lw	a3,28(sp)
1c002a9c:	4762                	lw	a4,24(sp)
1c002a9e:	47d2                	lw	a5,20(sp)
1c002aa0:	4842                	lw	a6,16(sp)
1c002aa2:	48b2                	lw	a7,12(sp)
1c002aa4:	4e22                	lw	t3,8(sp)
1c002aa6:	4e92                	lw	t4,4(sp)
1c002aa8:	6145                	addi	sp,sp,48
1c002aaa:	30200073          	mret
  rt_irq_restore(irq);
}

static inline __attribute__((always_inline)) void __rt_enqueue_event_to_sched(rt_event_sched_t *sched, rt_event_t *event)
{
  event->next = NULL;
1c002aae:	0007a023          	sw	zero,0(a5)
    rt_event_t *next = event->implem.next;
1c002ab2:	01c7ae03          	lw	t3,28(a5)
  if (sched->first == NULL) {
1c002ab6:	c511                	beqz	a0,1c002ac2 <__rt_timer_handler+0xaa>
    sched->first = event;
  } else {
    sched->last->next = event;
1c002ab8:	c19c                	sw	a5,0(a1)
    event = next;
1c002aba:	85be                	mv	a1,a5
1c002abc:	4805                	li	a6,1
1c002abe:	87f2                	mv	a5,t3
1c002ac0:	bf79                	j	1c002a5e <__rt_timer_handler+0x46>
  if (sched->first == NULL) {
1c002ac2:	853e                	mv	a0,a5
1c002ac4:	4885                	li	a7,1
1c002ac6:	bfd5                	j	1c002aba <__rt_timer_handler+0xa2>
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c002ac8:	0387ae03          	lw	t3,56(a5)
1c002acc:	41c68e33          	sub	t3,a3,t3
1c002ad0:	fdc37fe3          	bleu	t3,t1,1c002aae <__rt_timer_handler+0x96>
1c002ad4:	00088463          	beqz	a7,1c002adc <__rt_timer_handler+0xc4>
1c002ad8:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c002adc:	00080463          	beqz	a6,1c002ae4 <__rt_timer_handler+0xcc>
1c002ae0:	00bea223          	sw	a1,4(t4)
static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c002ae4:	00200737          	lui	a4,0x200
1c002ae8:	40470713          	addi	a4,a4,1028 # 200404 <__L2+0x180404>
  first_delayed = event;
1c002aec:	e6f62223          	sw	a5,-412(a2)
1c002af0:	00872603          	lw	a2,8(a4)
      first_delayed->implem.time - current_time
1c002af4:	5f9c                	lw	a5,56(a5)
1c002af6:	40d786b3          	sub	a3,a5,a3
1c002afa:	96b2                	add	a3,a3,a2
static inline void timer_cmp_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CMP_LO_OFFSET, value); }
1c002afc:	00d72823          	sw	a3,16(a4)
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c002b00:	08500793          	li	a5,133
1c002b04:	00f72023          	sw	a5,0(a4)
}
1c002b08:	b769                	j	1c002a92 <__rt_timer_handler+0x7a>

1c002b0a <rt_periph_copy>:
  }

  __rt_socevents_status[index] &= ~(1<<event);

  rt_irq_restore(irq);
}
1c002b0a:	7179                	addi	sp,sp,-48
1c002b0c:	d422                	sw	s0,40(sp)
1c002b0e:	842a                	mv	s0,a0
1c002b10:	d606                	sw	ra,44(sp)
1c002b12:	d226                	sw	s1,36(sp)
1c002b14:	d04a                	sw	s2,32(sp)
1c002b16:	30047973          	csrrci	s2,mstatus,8
1c002b1a:	4015d493          	srai	s1,a1,0x1
1c002b1e:	1a102537          	lui	a0,0x1a102
1c002b22:	049e                	slli	s1,s1,0x7
1c002b24:	94aa                	add	s1,s1,a0
1c002b26:	00459513          	slli	a0,a1,0x4
1c002b2a:	8941                	andi	a0,a0,16
1c002b2c:	94aa                	add	s1,s1,a0
1c002b2e:	853e                	mv	a0,a5
1c002b30:	ef89                	bnez	a5,1c002b4a <rt_periph_copy+0x40>
1c002b32:	ce2e                	sw	a1,28(sp)
1c002b34:	cc32                	sw	a2,24(sp)
1c002b36:	ca36                	sw	a3,20(sp)
1c002b38:	c83a                	sw	a4,16(sp)
1c002b3a:	c63e                	sw	a5,12(sp)
1c002b3c:	a4fff0ef          	jal	ra,1c00258a <__rt_wait_event_prepare_blocking>
1c002b40:	47b2                	lw	a5,12(sp)
1c002b42:	4742                	lw	a4,16(sp)
1c002b44:	46d2                	lw	a3,20(sp)
1c002b46:	4662                	lw	a2,24(sp)
1c002b48:	45f2                	lw	a1,28(sp)
1c002b4a:	e419                	bnez	s0,1c002b58 <rt_periph_copy+0x4e>
1c002b4c:	03850413          	addi	s0,a0,56 # 1a102038 <__l1_end+0xa102018>
1c002b50:	04052223          	sw	zero,68(a0)
1c002b54:	04052a23          	sw	zero,84(a0)
1c002b58:	00c42803          	lw	a6,12(s0)
1c002b5c:	c054                	sw	a3,4(s0)
1c002b5e:	cc08                	sw	a0,24(s0)
1c002b60:	f6483833          	p.bclr	a6,a6,27,4
1c002b64:	4891                	li	a7,4
1c002b66:	c0474733          	p.bset	a4,a4,0,4
1c002b6a:	0908e063          	bltu	a7,a6,1c002bea <rt_periph_copy+0xe0>
1c002b6e:	03000893          	li	a7,48
1c002b72:	0596                	slli	a1,a1,0x5
1c002b74:	98ae                	add	a7,a7,a1
1c002b76:	0008a303          	lw	t1,0(a7)
1c002b7a:	00042a23          	sw	zero,20(s0)
1c002b7e:	03000813          	li	a6,48
1c002b82:	02031b63          	bnez	t1,1c002bb8 <rt_periph_copy+0xae>
1c002b86:	0088a023          	sw	s0,0(a7)
1c002b8a:	00b808b3          	add	a7,a6,a1
1c002b8e:	0088a303          	lw	t1,8(a7)
1c002b92:	0088a223          	sw	s0,4(a7)
1c002b96:	02031663          	bnez	t1,1c002bc2 <rt_periph_copy+0xb8>
1c002b9a:	00848893          	addi	a7,s1,8
1c002b9e:	0008a883          	lw	a7,0(a7)
1c002ba2:	0208f893          	andi	a7,a7,32
1c002ba6:	00089e63          	bnez	a7,1c002bc2 <rt_periph_copy+0xb8>
1c002baa:	00c4a023          	sw	a2,0(s1)
1c002bae:	00d4a223          	sw	a3,4(s1)
1c002bb2:	00e4a423          	sw	a4,8(s1)
1c002bb6:	a005                	j	1c002bd6 <rt_periph_copy+0xcc>
1c002bb8:	0048a883          	lw	a7,4(a7)
1c002bbc:	0088aa23          	sw	s0,20(a7)
1c002bc0:	b7e9                	j	1c002b8a <rt_periph_copy+0x80>
1c002bc2:	00042823          	sw	zero,16(s0)
1c002bc6:	c010                	sw	a2,0(s0)
1c002bc8:	c054                	sw	a3,4(s0)
1c002bca:	c418                	sw	a4,8(s0)
1c002bcc:	00031563          	bnez	t1,1c002bd6 <rt_periph_copy+0xcc>
1c002bd0:	982e                	add	a6,a6,a1
1c002bd2:	00882423          	sw	s0,8(a6)
1c002bd6:	e391                	bnez	a5,1c002bda <rt_periph_copy+0xd0>
1c002bd8:	3609                	jal	1c0026da <__rt_wait_event>
1c002bda:	30091073          	csrw	mstatus,s2
1c002bde:	50b2                	lw	ra,44(sp)
1c002be0:	5422                	lw	s0,40(sp)
1c002be2:	5492                	lw	s1,36(sp)
1c002be4:	5902                	lw	s2,32(sp)
1c002be6:	6145                	addi	sp,sp,48
1c002be8:	8082                	ret
1c002bea:	fe6836e3          	p.bneimm	a6,6,1c002bd6 <rt_periph_copy+0xcc>
1c002bee:	03000893          	li	a7,48
1c002bf2:	0596                	slli	a1,a1,0x5
1c002bf4:	98ae                	add	a7,a7,a1
1c002bf6:	0008a303          	lw	t1,0(a7)
1c002bfa:	00042a23          	sw	zero,20(s0)
1c002bfe:	03000813          	li	a6,48
1c002c02:	00031f63          	bnez	t1,1c002c20 <rt_periph_copy+0x116>
1c002c06:	0088a023          	sw	s0,0(a7)
1c002c0a:	95c2                	add	a1,a1,a6
1c002c0c:	c1c0                	sw	s0,4(a1)
1c002c0e:	00031e63          	bnez	t1,1c002c2a <rt_periph_copy+0x120>
1c002c12:	02442803          	lw	a6,36(s0)
1c002c16:	1a1025b7          	lui	a1,0x1a102
1c002c1a:	1b05a023          	sw	a6,416(a1) # 1a1021a0 <__l1_end+0xa102180>
1c002c1e:	b771                	j	1c002baa <rt_periph_copy+0xa0>
1c002c20:	0048a883          	lw	a7,4(a7)
1c002c24:	0088aa23          	sw	s0,20(a7)
1c002c28:	b7cd                	j	1c002c0a <rt_periph_copy+0x100>
1c002c2a:	c418                	sw	a4,8(s0)
1c002c2c:	4598                	lw	a4,8(a1)
1c002c2e:	c010                	sw	a2,0(s0)
1c002c30:	c054                	sw	a3,4(s0)
1c002c32:	00042823          	sw	zero,16(s0)
1c002c36:	f345                	bnez	a4,1c002bd6 <rt_periph_copy+0xcc>
1c002c38:	c580                	sw	s0,8(a1)
1c002c3a:	bf71                	j	1c002bd6 <rt_periph_copy+0xcc>

1c002c3c <__rt_periph_wait_event>:
1c002c3c:	30047673          	csrrci	a2,mstatus,8
1c002c40:	477d                	li	a4,31
1c002c42:	4781                	li	a5,0
1c002c44:	00a75463          	ble	a0,a4,1c002c4c <__rt_periph_wait_event+0x10>
1c002c48:	1501                	addi	a0,a0,-32
1c002c4a:	4785                	li	a5,1
1c002c4c:	00279713          	slli	a4,a5,0x2
1c002c50:	4685                	li	a3,1
1c002c52:	03000793          	li	a5,48
1c002c56:	00a696b3          	sll	a3,a3,a0
1c002c5a:	97ba                	add	a5,a5,a4
1c002c5c:	00204837          	lui	a6,0x204
1c002c60:	2807a703          	lw	a4,640(a5)
1c002c64:	8f75                	and	a4,a4,a3
1c002c66:	cf19                	beqz	a4,1c002c84 <__rt_periph_wait_event+0x48>
1c002c68:	c999                	beqz	a1,1c002c7e <__rt_periph_wait_event+0x42>
1c002c6a:	2807a683          	lw	a3,640(a5)
1c002c6e:	4705                	li	a4,1
1c002c70:	00a71533          	sll	a0,a4,a0
1c002c74:	fff54513          	not	a0,a0
1c002c78:	8d75                	and	a0,a0,a3
1c002c7a:	28a7a023          	sw	a0,640(a5)
1c002c7e:	30061073          	csrw	mstatus,a2
1c002c82:	8082                	ret
1c002c84:	03886703          	p.elw	a4,56(a6) # 204038 <__L2+0x184038>
1c002c88:	30046773          	csrrsi	a4,mstatus,8
1c002c8c:	30047773          	csrrci	a4,mstatus,8
1c002c90:	bfc1                	j	1c002c60 <__rt_periph_wait_event+0x24>

1c002c92 <__rt_periph_init>:
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
    rt_periph_channel_t *channel = &periph_channels[i];
    channel->first = NULL;
    channel->firstToEnqueue = NULL;
    channel->base = hal_udma_channel_base(i);
    channel->callback = udma_event_handler;
1c002c92:	1c000537          	lui	a0,0x1c000
1c002c96:	03000693          	li	a3,48
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c002c9a:	4601                	li	a2,0
1c002c9c:	03000713          	li	a4,48
static inline unsigned int hal_udma_periph_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id);
}

static inline __attribute__((always_inline)) unsigned int hal_udma_channel_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id>>1) + UDMA_CHANNEL_OFFSET(id&1);
1c002ca0:	1a1028b7          	lui	a7,0x1a102
    channel->callback = udma_event_handler;
1c002ca4:	2b450513          	addi	a0,a0,692 # 1c0002b4 <udma_event_handler>
1c002ca8:	014950fb          	lp.setupi	x1,20,1c002ccc <__rt_periph_init+0x3a>
1c002cac:	40165793          	srai	a5,a2,0x1
1c002cb0:	00461813          	slli	a6,a2,0x4
1c002cb4:	079e                	slli	a5,a5,0x7
1c002cb6:	97c6                	add	a5,a5,a7
1c002cb8:	01087813          	andi	a6,a6,16
1c002cbc:	97c2                	add	a5,a5,a6
    channel->first = NULL;
1c002cbe:	0006a023          	sw	zero,0(a3)
    channel->firstToEnqueue = NULL;
1c002cc2:	0006a423          	sw	zero,8(a3)
    channel->base = hal_udma_channel_base(i);
1c002cc6:	c6dc                	sw	a5,12(a3)
    channel->callback = udma_event_handler;
1c002cc8:	cec8                	sw	a0,28(a3)
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c002cca:	0605                	addi	a2,a2,1
1c002ccc:	02068693          	addi	a3,a3,32
  }
  
  for (int i=0; i<ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT; i++)
  {
    __rt_udma_extra_callback[i] = __rt_soc_evt_no_udma;
1c002cd0:	1c0006b7          	lui	a3,0x1c000
1c002cd4:	28870613          	addi	a2,a4,648
1c002cd8:	45e68693          	addi	a3,a3,1118 # 1c00045e <__rt_soc_evt_no_udma>
1c002cdc:	00a250fb          	lp.setupi	x1,10,1c002ce4 <__rt_periph_init+0x52>
1c002ce0:	00d6222b          	p.sw	a3,4(a2!)
1c002ce4:	0001                	nop
  }

  __rt_socevents_status[0] = 0;
1c002ce6:	28072023          	sw	zero,640(a4)
  __rt_socevents_status[1] = 0;
1c002cea:	28072223          	sw	zero,644(a4)
}
1c002cee:	8082                	ret

1c002cf0 <rt_freq_set_and_get>:
void rt_freq_wait_convergence(int fll)
{
}

int rt_freq_set_and_get(rt_freq_domain_e domain, unsigned int freq, unsigned int *out_freq)
{
1c002cf0:	1141                	addi	sp,sp,-16
1c002cf2:	c226                	sw	s1,4(sp)
1c002cf4:	84ae                	mv	s1,a1
1c002cf6:	c606                	sw	ra,12(sp)
1c002cf8:	c422                	sw	s0,8(sp)
1c002cfa:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c002cfc:	30047973          	csrrci	s2,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c002d00:	1c00e437          	lui	s0,0x1c00e
  int irq = rt_irq_disable();
  int err = 0;

  rt_trace(RT_TRACE_FREQ, "Setting domain frequency (domain: %d, freq: %d)\n", domain, freq);

  if (domain == RT_FREQ_DOMAIN_CL)
1c002d04:	00153f63          	p.bneimm	a0,1,1c002d22 <rt_freq_set_and_get+0x32>
  {
    // On cluster side, this is straight forward as the fll is not shared
    __rt_fll_set_freq(__RT_FLL_CL, freq);
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c002d08:	e6840413          	addi	s0,s0,-408 # 1c00de68 <__rt_freq_domains>
    __rt_fll_set_freq(__RT_FLL_CL, freq);
1c002d0c:	2179                	jal	1c00319a <__rt_fll_set_freq>
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c002d0e:	c044                	sw	s1,4(s0)
  __builtin_pulp_spr_write(reg, val);
1c002d10:	30091073          	csrw	mstatus,s2
  }

  rt_irq_restore(irq);

  return err;
}
1c002d14:	40b2                	lw	ra,12(sp)
1c002d16:	4422                	lw	s0,8(sp)
1c002d18:	4492                	lw	s1,4(sp)
1c002d1a:	4902                	lw	s2,0(sp)
1c002d1c:	4501                	li	a0,0
1c002d1e:	0141                	addi	sp,sp,16
1c002d20:	8082                	ret
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_BEFORE);
1c002d22:	4511                	li	a0,4
1c002d24:	ca2ff0ef          	jal	ra,1c0021c6 <__rt_cbsys_exec>
    __rt_fll_set_freq(0, freq);
1c002d28:	85a6                	mv	a1,s1
1c002d2a:	4501                	li	a0,0
1c002d2c:	21bd                	jal	1c00319a <__rt_fll_set_freq>
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c002d2e:	4515                	li	a0,5
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = freq;
1c002d30:	e6942423          	sw	s1,-408(s0)
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c002d34:	c92ff0ef          	jal	ra,1c0021c6 <__rt_cbsys_exec>
1c002d38:	bfe1                	j	1c002d10 <rt_freq_set_and_get+0x20>

1c002d3a <__rt_freq_init>:

void __rt_freq_init()
{
1c002d3a:	1141                	addi	sp,sp,-16
1c002d3c:	c422                	sw	s0,8(sp)
1c002d3e:	c606                	sw	ra,12(sp)

  __rt_flls_constructor();
1c002d40:	29a1                	jal	1c003198 <__rt_flls_constructor>
  return __rt_platform;
1c002d42:	1c0067b7          	lui	a5,0x1c006

  // On all chips only FLL 0 is initialized here as it is shared between periph and soc
  // while FLL 1 is used for cluster only and thus is initialized when the cluster is set on.
  if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c002d46:	bcc7a783          	lw	a5,-1076(a5) # 1c005bcc <__rt_platform>
1c002d4a:	1c00e437          	lui	s0,0x1c00e
1c002d4e:	0017ae63          	p.beqimm	a5,1,1c002d6a <__rt_freq_init+0x30>
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = __rt_fll_init(__RT_FLL_FC);
1c002d52:	4501                	li	a0,0
1c002d54:	2905                	jal	1c003184 <__rt_fll_init>
1c002d56:	e6a42423          	sw	a0,-408(s0) # 1c00de68 <__rt_freq_domains>
  }
  else
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
  }
  __rt_freq_domains[RT_FREQ_DOMAIN_CL] = 0;
1c002d5a:	e6840413          	addi	s0,s0,-408
1c002d5e:	00042223          	sw	zero,4(s0)

}
1c002d62:	40b2                	lw	ra,12(sp)
1c002d64:	4422                	lw	s0,8(sp)
1c002d66:	0141                	addi	sp,sp,16
1c002d68:	8082                	ret
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
1c002d6a:	026267b7          	lui	a5,0x2626
1c002d6e:	a0078793          	addi	a5,a5,-1536 # 2625a00 <__L2+0x25a5a00>
1c002d72:	e6f42423          	sw	a5,-408(s0)
1c002d76:	b7d5                	j	1c002d5a <__rt_freq_init+0x20>

1c002d78 <SetFllMultDivFactors>:
  if (PMURetentionState.Fields.BootType != COLD_BOOT && PMURetentionState.Fields.ClusterWakeUpState) {
          // ChangePowerSystemState(POWER_SYSTEM_STATE(PMURetentionState.Fields.WakeupState, PMURetentionState.Fields.ClusterWakeUpState), 0);
    __rt_pmu_cluster_power_up(NULL, NULL);
    if (PMU_ClusterIsRunning() && PMURetentionState.Fields.FllClusterRetention) InitOneFll(FLL_CLUSTER, 1);
  }
}
1c002d78:	100517b3          	p.fl1	a5,a0
1c002d7c:	4769                	li	a4,26
1c002d7e:	8f1d                	sub	a4,a4,a5
1c002d80:	4785                	li	a5,1
1c002d82:	04f76733          	p.max	a4,a4,a5
1c002d86:	47a1                	li	a5,8
1c002d88:	04f74733          	p.min	a4,a4,a5
1c002d8c:	fff70693          	addi	a3,a4,-1
1c002d90:	00f55793          	srli	a5,a0,0xf
1c002d94:	00d797b3          	sll	a5,a5,a3
1c002d98:	c19c                	sw	a5,0(a1)
1c002d9a:	07be                	slli	a5,a5,0xf
1c002d9c:	c218                	sw	a4,0(a2)
1c002d9e:	00d7d533          	srl	a0,a5,a3
1c002da2:	8082                	ret

1c002da4 <soc_eu_fcEventMask_setEvent>:
1c002da4:	47fd                	li	a5,31
1c002da6:	4721                	li	a4,8
1c002da8:	00f50463          	beq	a0,a5,1c002db0 <soc_eu_fcEventMask_setEvent+0xc>
1c002dac:	1501                	addi	a0,a0,-32
1c002dae:	4711                	li	a4,4
1c002db0:	1a1066b7          	lui	a3,0x1a106
1c002db4:	20e6f603          	p.lw	a2,a4(a3)
1c002db8:	4785                	li	a5,1
1c002dba:	00a79533          	sll	a0,a5,a0
1c002dbe:	fff54513          	not	a0,a0
1c002dc2:	8d71                	and	a0,a0,a2
1c002dc4:	00a6e723          	p.sw	a0,a4(a3)
1c002dc8:	8082                	ret

1c002dca <__rt_pmu_cluster_power_down>:
1c002dca:	1c0067b7          	lui	a5,0x1c006
1c002dce:	bcc7a783          	lw	a5,-1076(a5) # 1c005bcc <__rt_platform>
1c002dd2:	0817a163          	p.beqimm	a5,1,1c002e54 <__rt_pmu_cluster_power_down+0x8a>
1c002dd6:	1141                	addi	sp,sp,-16
1c002dd8:	1a1046b7          	lui	a3,0x1a104
1c002ddc:	c606                	sw	ra,12(sp)
1c002dde:	c422                	sw	s0,8(sp)
1c002de0:	c226                	sw	s1,4(sp)
1c002de2:	c04a                	sw	s2,0(sp)
1c002de4:	0706a683          	lw	a3,112(a3) # 1a104070 <__l1_end+0xa104050>
1c002de8:	1c00e737          	lui	a4,0x1c00e
1c002dec:	b8070713          	addi	a4,a4,-1152 # 1c00db80 <SystemStateToSCUFastSeq>
1c002df0:	00874783          	lbu	a5,8(a4)
1c002df4:	8436                	mv	s0,a3
1c002df6:	c0079933          	p.extractu	s2,a5,0,0
1c002dfa:	04193763          	p.bneimm	s2,1,1c002e48 <__rt_pmu_cluster_power_down+0x7e>
1c002dfe:	01069613          	slli	a2,a3,0x10
1c002e02:	04064363          	bltz	a2,1c002e48 <__rt_pmu_cluster_power_down+0x7e>
1c002e06:	c007b7b3          	p.bclr	a5,a5,0,0
1c002e0a:	c0a92433          	p.insert	s0,s2,0,10
1c002e0e:	1a1044b7          	lui	s1,0x1a104
1c002e12:	00f70423          	sb	a5,8(a4)
1c002e16:	0684a823          	sw	s0,112(s1) # 1a104070 <__l1_end+0xa104050>
1c002e1a:	4585                	li	a1,1
1c002e1c:	02300513          	li	a0,35
1c002e20:	3d31                	jal	1c002c3c <__rt_periph_wait_event>
1c002e22:	4785                	li	a5,1
1c002e24:	00f4a623          	sw	a5,12(s1)
1c002e28:	c0302433          	p.insert	s0,zero,0,3
1c002e2c:	0684a823          	sw	s0,112(s1)
1c002e30:	c0d92433          	p.insert	s0,s2,0,13
1c002e34:	0684a823          	sw	s0,112(s1)
1c002e38:	4422                	lw	s0,8(sp)
1c002e3a:	40b2                	lw	ra,12(sp)
1c002e3c:	4492                	lw	s1,4(sp)
1c002e3e:	4902                	lw	s2,0(sp)
1c002e40:	4585                	li	a1,1
1c002e42:	457d                	li	a0,31
1c002e44:	0141                	addi	sp,sp,16
1c002e46:	bbdd                	j	1c002c3c <__rt_periph_wait_event>
1c002e48:	40b2                	lw	ra,12(sp)
1c002e4a:	4422                	lw	s0,8(sp)
1c002e4c:	4492                	lw	s1,4(sp)
1c002e4e:	4902                	lw	s2,0(sp)
1c002e50:	0141                	addi	sp,sp,16
1c002e52:	8082                	ret
1c002e54:	8082                	ret

1c002e56 <SetFllFrequency>:
1c002e56:	7179                	addi	sp,sp,-48
1c002e58:	d422                	sw	s0,40(sp)
1c002e5a:	d226                	sw	s1,36(sp)
1c002e5c:	1c00e437          	lui	s0,0x1c00e
1c002e60:	84aa                	mv	s1,a0
1c002e62:	d606                	sw	ra,44(sp)
1c002e64:	852e                	mv	a0,a1
1c002e66:	b8040413          	addi	s0,s0,-1152 # 1c00db80 <SystemStateToSCUFastSeq>
1c002e6a:	0014be63          	p.bneimm	s1,1,1c002e86 <SetFllFrequency+0x30>
1c002e6e:	00844783          	lbu	a5,8(s0)
1c002e72:	c0079733          	p.extractu	a4,a5,0,0
1c002e76:	08172663          	p.beqimm	a4,1,1c002f02 <SetFllFrequency+0xac>
1c002e7a:	4501                	li	a0,0
1c002e7c:	50b2                	lw	ra,44(sp)
1c002e7e:	5422                	lw	s0,40(sp)
1c002e80:	5492                	lw	s1,36(sp)
1c002e82:	6145                	addi	sp,sp,48
1c002e84:	8082                	ret
1c002e86:	ce25                	beqz	a2,1c002efe <SetFllFrequency+0xa8>
1c002e88:	00844783          	lbu	a5,8(s0)
1c002e8c:	03200713          	li	a4,50
1c002e90:	c21797b3          	p.extractu	a5,a5,1,1
1c002e94:	97a2                	add	a5,a5,s0
1c002e96:	00a7c783          	lbu	a5,10(a5)
1c002e9a:	00e787db          	p.mac	a5,a5,a4,zero
1c002e9e:	22678793          	addi	a5,a5,550
1c002ea2:	eca5                	bnez	s1,1c002f1a <SetFllFrequency+0xc4>
1c002ea4:	0007a6b7          	lui	a3,0x7a
1c002ea8:	eb237737          	lui	a4,0xeb237
1c002eac:	12068693          	addi	a3,a3,288 # 7a120 <__L1Cl+0x6a120>
1c002eb0:	c8070713          	addi	a4,a4,-896 # eb236c80 <pulp__FC+0xeb236c81>
1c002eb4:	42d78733          	p.mac	a4,a5,a3
1c002eb8:	fcb761e3          	bltu	a4,a1,1c002e7a <SetFllFrequency+0x24>
1c002ebc:	c62a                	sw	a0,12(sp)
1c002ebe:	e02ff0ef          	jal	ra,1c0024c0 <__rt_bridge_req_shutdown>
1c002ec2:	4532                	lw	a0,12(sp)
1c002ec4:	0870                	addi	a2,sp,28
1c002ec6:	082c                	addi	a1,sp,24
1c002ec8:	3d45                	jal	1c002d78 <SetFllMultDivFactors>
1c002eca:	4762                	lw	a4,24(sp)
1c002ecc:	800007b7          	lui	a5,0x80000
1c002ed0:	1a1006b7          	lui	a3,0x1a100
1c002ed4:	de0727b3          	p.insert	a5,a4,15,0
1c002ed8:	4772                	lw	a4,28(sp)
1c002eda:	c7a727b3          	p.insert	a5,a4,3,26
1c002ede:	00449713          	slli	a4,s1,0x4
1c002ee2:	0711                	addi	a4,a4,4
1c002ee4:	00f6e723          	p.sw	a5,a4(a3)
1c002ee8:	00249793          	slli	a5,s1,0x2
1c002eec:	943e                	add	s0,s0,a5
1c002eee:	d008                	sw	a0,32(s0)
1c002ef0:	c808                	sw	a0,16(s0)
1c002ef2:	f4c9                	bnez	s1,1c002e7c <SetFllFrequency+0x26>
1c002ef4:	c62a                	sw	a0,12(sp)
1c002ef6:	d34ff0ef          	jal	ra,1c00242a <__rt_bridge_set_available>
1c002efa:	4532                	lw	a0,12(sp)
1c002efc:	b741                	j	1c002e7c <SetFllFrequency+0x26>
1c002efe:	f0f9                	bnez	s1,1c002ec4 <SetFllFrequency+0x6e>
1c002f00:	bf75                	j	1c002ebc <SetFllFrequency+0x66>
1c002f02:	d269                	beqz	a2,1c002ec4 <SetFllFrequency+0x6e>
1c002f04:	c21797b3          	p.extractu	a5,a5,1,1
1c002f08:	97a2                	add	a5,a5,s0
1c002f0a:	00a7c783          	lbu	a5,10(a5) # 8000000a <pulp__FC+0x8000000b>
1c002f0e:	03200713          	li	a4,50
1c002f12:	00e787db          	p.mac	a5,a5,a4,zero
1c002f16:	22678793          	addi	a5,a5,550
1c002f1a:	0006b6b7          	lui	a3,0x6b
1c002f1e:	eaf5a737          	lui	a4,0xeaf5a
1c002f22:	6c068693          	addi	a3,a3,1728 # 6b6c0 <__L1Cl+0x5b6c0>
1c002f26:	5c070713          	addi	a4,a4,1472 # eaf5a5c0 <pulp__FC+0xeaf5a5c1>
1c002f2a:	42d78733          	p.mac	a4,a5,a3
1c002f2e:	f8a77be3          	bleu	a0,a4,1c002ec4 <SetFllFrequency+0x6e>
1c002f32:	b7a1                	j	1c002e7a <SetFllFrequency+0x24>

1c002f34 <InitOneFll>:
1c002f34:	7179                	addi	sp,sp,-48
1c002f36:	00451713          	slli	a4,a0,0x4
1c002f3a:	ce4e                	sw	s3,28(sp)
1c002f3c:	1a1007b7          	lui	a5,0x1a100
1c002f40:	00470993          	addi	s3,a4,4
1c002f44:	d606                	sw	ra,44(sp)
1c002f46:	d422                	sw	s0,40(sp)
1c002f48:	d226                	sw	s1,36(sp)
1c002f4a:	d04a                	sw	s2,32(sp)
1c002f4c:	2137f783          	p.lw	a5,s3(a5)
1c002f50:	1c00e437          	lui	s0,0x1c00e
1c002f54:	b8040413          	addi	s0,s0,-1152 # 1c00db80 <SystemStateToSCUFastSeq>
1c002f58:	00251913          	slli	s2,a0,0x2
1c002f5c:	c585                	beqz	a1,1c002f84 <InitOneFll+0x50>
1c002f5e:	c7a79733          	p.extractu	a4,a5,3,26
1c002f62:	1007d7b3          	p.exthz	a5,a5
1c002f66:	07be                	slli	a5,a5,0xf
1c002f68:	c701                	beqz	a4,1c002f70 <InitOneFll+0x3c>
1c002f6a:	177d                	addi	a4,a4,-1
1c002f6c:	00e7d7b3          	srl	a5,a5,a4
1c002f70:	944a                	add	s0,s0,s2
1c002f72:	d01c                	sw	a5,32(s0)
1c002f74:	c81c                	sw	a5,16(s0)
1c002f76:	50b2                	lw	ra,44(sp)
1c002f78:	5422                	lw	s0,40(sp)
1c002f7a:	5492                	lw	s1,36(sp)
1c002f7c:	5902                	lw	s2,32(sp)
1c002f7e:	49f2                	lw	s3,28(sp)
1c002f80:	6145                	addi	sp,sp,48
1c002f82:	8082                	ret
1c002f84:	0007d363          	bgez	a5,1c002f8a <InitOneFll+0x56>
1c002f88:	c105                	beqz	a0,1c002fa8 <InitOneFll+0x74>
1c002f8a:	810047b7          	lui	a5,0x81004
1c002f8e:	1a1006b7          	lui	a3,0x1a100
1c002f92:	00870613          	addi	a2,a4,8
1c002f96:	10778793          	addi	a5,a5,263 # 81004107 <pulp__FC+0x81004108>
1c002f9a:	00f6e623          	p.sw	a5,a2(a3)
1c002f9e:	014c04b7          	lui	s1,0x14c0
1c002fa2:	0731                	addi	a4,a4,12
1c002fa4:	0096e723          	p.sw	s1,a4(a3)
1c002fa8:	02faf537          	lui	a0,0x2faf
1c002fac:	0070                	addi	a2,sp,12
1c002fae:	002c                	addi	a1,sp,8
1c002fb0:	08050513          	addi	a0,a0,128 # 2faf080 <__L2+0x2f2f080>
1c002fb4:	33d1                	jal	1c002d78 <SetFllMultDivFactors>
1c002fb6:	47a2                	lw	a5,8(sp)
1c002fb8:	c00004b7          	lui	s1,0xc0000
1c002fbc:	de07a4b3          	p.insert	s1,a5,15,0
1c002fc0:	47b2                	lw	a5,12(sp)
1c002fc2:	c7a7a4b3          	p.insert	s1,a5,3,26
1c002fc6:	1a1007b7          	lui	a5,0x1a100
1c002fca:	0097e9a3          	p.sw	s1,s3(a5)
1c002fce:	944a                	add	s0,s0,s2
1c002fd0:	d008                	sw	a0,32(s0)
1c002fd2:	c808                	sw	a0,16(s0)
1c002fd4:	b74d                	j	1c002f76 <InitOneFll+0x42>

1c002fd6 <__rt_pmu_cluster_power_up>:
1c002fd6:	1141                	addi	sp,sp,-16
1c002fd8:	c226                	sw	s1,4(sp)
1c002fda:	1c00e4b7          	lui	s1,0x1c00e
1c002fde:	c606                	sw	ra,12(sp)
1c002fe0:	c422                	sw	s0,8(sp)
1c002fe2:	c04a                	sw	s2,0(sp)
1c002fe4:	b8048793          	addi	a5,s1,-1152 # 1c00db80 <SystemStateToSCUFastSeq>
1c002fe8:	0087c783          	lbu	a5,8(a5) # 1a100008 <__l1_end+0xa0fffe8>
1c002fec:	4501                	li	a0,0
1c002fee:	c00797b3          	p.extractu	a5,a5,0,0
1c002ff2:	e785                	bnez	a5,1c00301a <__rt_pmu_cluster_power_up+0x44>
1c002ff4:	1c0067b7          	lui	a5,0x1c006
1c002ff8:	bcc7a783          	lw	a5,-1076(a5) # 1c005bcc <__rt_platform>
1c002ffc:	b8048493          	addi	s1,s1,-1152
1c003000:	0217b363          	p.bneimm	a5,1,1c003026 <__rt_pmu_cluster_power_up+0x50>
1c003004:	1a1047b7          	lui	a5,0x1a104
1c003008:	0007a623          	sw	zero,12(a5) # 1a10400c <__l1_end+0xa103fec>
1c00300c:	0084c783          	lbu	a5,8(s1)
1c003010:	4505                	li	a0,1
1c003012:	c007c7b3          	p.bset	a5,a5,0,0
1c003016:	00f48423          	sb	a5,8(s1)
1c00301a:	40b2                	lw	ra,12(sp)
1c00301c:	4422                	lw	s0,8(sp)
1c00301e:	4492                	lw	s1,4(sp)
1c003020:	4902                	lw	s2,0(sp)
1c003022:	0141                	addi	sp,sp,16
1c003024:	8082                	ret
1c003026:	1a104437          	lui	s0,0x1a104
1c00302a:	07042403          	lw	s0,112(s0) # 1a104070 <__l1_end+0xa104050>
1c00302e:	c0a417b3          	p.extractu	a5,s0,0,10
1c003032:	ef81                	bnez	a5,1c00304a <__rt_pmu_cluster_power_up+0x74>
1c003034:	4785                	li	a5,1
1c003036:	c0a7a433          	p.insert	s0,a5,0,10
1c00303a:	1a1047b7          	lui	a5,0x1a104
1c00303e:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa104050>
1c003042:	4585                	li	a1,1
1c003044:	02300513          	li	a0,35
1c003048:	3ed5                	jal	1c002c3c <__rt_periph_wait_event>
1c00304a:	4785                	li	a5,1
1c00304c:	c037a433          	p.insert	s0,a5,0,3
1c003050:	1a104937          	lui	s2,0x1a104
1c003054:	06892823          	sw	s0,112(s2) # 1a104070 <__l1_end+0xa104050>
1c003058:	4585                	li	a1,1
1c00305a:	457d                	li	a0,31
1c00305c:	36c5                	jal	1c002c3c <__rt_periph_wait_event>
1c00305e:	00092623          	sw	zero,12(s2)
1c003062:	c0d02433          	p.insert	s0,zero,0,13
1c003066:	06892823          	sw	s0,112(s2)
1c00306a:	c0a02433          	p.insert	s0,zero,0,10
1c00306e:	06892823          	sw	s0,112(s2)
1c003072:	4585                	li	a1,1
1c003074:	02300513          	li	a0,35
1c003078:	36d1                	jal	1c002c3c <__rt_periph_wait_event>
1c00307a:	01c4c783          	lbu	a5,28(s1)
1c00307e:	0207f793          	andi	a5,a5,32
1c003082:	e781                	bnez	a5,1c00308a <__rt_pmu_cluster_power_up+0xb4>
1c003084:	4581                	li	a1,0
1c003086:	4505                	li	a0,1
1c003088:	3575                	jal	1c002f34 <InitOneFll>
1c00308a:	c0e44433          	p.bset	s0,s0,0,14
1c00308e:	1a1047b7          	lui	a5,0x1a104
1c003092:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa104050>
1c003096:	bf9d                	j	1c00300c <__rt_pmu_cluster_power_up+0x36>

1c003098 <InitFlls>:

  }
}

void  __attribute__ ((noinline)) InitFlls()
{
1c003098:	1141                	addi	sp,sp,-16
1c00309a:	c422                	sw	s0,8(sp)
  __rt_bridge_req_shutdown();

  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c00309c:	1c00e437          	lui	s0,0x1c00e
{
1c0030a0:	c606                	sw	ra,12(sp)
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c0030a2:	b8040413          	addi	s0,s0,-1152 # 1c00db80 <SystemStateToSCUFastSeq>
  __rt_bridge_req_shutdown();
1c0030a6:	c1aff0ef          	jal	ra,1c0024c0 <__rt_bridge_req_shutdown>
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c0030aa:	01c44583          	lbu	a1,28(s0)
1c0030ae:	4501                	li	a0,0
1c0030b0:	c04595b3          	p.extractu	a1,a1,0,4
1c0030b4:	3541                	jal	1c002f34 <InitOneFll>
#define PMU_ERROR_CLUSTER_STATE_CHANGE_FAILED   (0x1<<4)

extern void 		   InitPMUDriver();

static inline int 	   PMU_ClusterIsDown()    { return (CLUSTER_STATE(PMUState.State)==CLUSTER_OFF);}
static inline int 	   PMU_ClusterIsRunning() { return (CLUSTER_STATE(PMUState.State)==CLUSTER_ON);}
1c0030b6:	00844783          	lbu	a5,8(s0)
1c0030ba:	c00797b3          	p.extractu	a5,a5,0,0
  if (PMU_ClusterIsRunning()) InitOneFll(FLL_CLUSTER, PMURetentionState.Fields.FllClusterRetention);
1c0030be:	0017b863          	p.bneimm	a5,1,1c0030ce <InitFlls+0x36>
1c0030c2:	01c44583          	lbu	a1,28(s0)
1c0030c6:	4505                	li	a0,1
1c0030c8:	c05595b3          	p.extractu	a1,a1,0,5
1c0030cc:	35a5                	jal	1c002f34 <InitOneFll>

#ifdef __RT_USE_BRIDGE
  __rt_bridge_set_available();
#endif
}
1c0030ce:	4422                	lw	s0,8(sp)
1c0030d0:	40b2                	lw	ra,12(sp)
1c0030d2:	0141                	addi	sp,sp,16
  __rt_bridge_set_available();
1c0030d4:	b56ff06f          	j	1c00242a <__rt_bridge_set_available>

1c0030d8 <__rt_pmu_init>:
1c0030d8:	1c0067b7          	lui	a5,0x1c006
  if (rt_platform() == ARCHI_PLATFORM_FPGA) {
1c0030dc:	bcc7a783          	lw	a5,-1076(a5) # 1c005bcc <__rt_platform>
1c0030e0:	0a17a163          	p.beqimm	a5,1,1c003182 <__rt_pmu_init+0xaa>
{
1c0030e4:	1141                	addi	sp,sp,-16
  __rt_wakeup_use_fast = 0;
1c0030e6:	1c00e7b7          	lui	a5,0x1c00e
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_DCDC_CONFIG_OFFSET);
1c0030ea:	1a104637          	lui	a2,0x1a104
{
1c0030ee:	c606                	sw	ra,12(sp)
  __rt_wakeup_use_fast = 0;
1c0030f0:	e607a823          	sw	zero,-400(a5) # 1c00de70 <__rt_wakeup_use_fast>
1c0030f4:	10062703          	lw	a4,256(a2) # 1a104100 <__l1_end+0xa1040e0>
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_RETENTION_CONFIG_OFFSET);
1c0030f8:	10462683          	lw	a3,260(a2)
  PMURetentionState.Raw = GetRetentiveState();
1c0030fc:	1c00e7b7          	lui	a5,0x1c00e
1c003100:	b8078793          	addi	a5,a5,-1152 # 1c00db80 <SystemStateToSCUFastSeq>
1c003104:	cfd4                	sw	a3,28(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c003106:	c2e696b3          	p.extractu	a3,a3,1,14
1c00310a:	96be                	add	a3,a3,a5
1c00310c:	0286c683          	lbu	a3,40(a3) # 1a100028 <__l1_end+0xa100008>
  PMUState.DCDC_Settings[REGU_OFF] = 0;
1c003110:	000786a3          	sb	zero,13(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c003114:	00d78423          	sb	a3,8(a5)
  PMUState.DCDC_Settings[REGU_NV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Nominal*8);
1c003118:	c80716b3          	p.extractu	a3,a4,4,0
1c00311c:	00d78523          	sb	a3,10(a5)
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c003120:	c90716b3          	p.extractu	a3,a4,4,16
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c003124:	c9871733          	p.extractu	a4,a4,4,24
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c003128:	00d785a3          	sb	a3,11(a5)
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c00312c:	00e78623          	sb	a4,12(a5)
  Bypass.Raw = GetPMUBypass();
1c003130:	07062783          	lw	a5,112(a2)
  Bypass.Fields.Bypass = 1;
1c003134:	4705                	li	a4,1
1c003136:	c00727b3          	p.insert	a5,a4,0,0
  Bypass.Fields.BypassClock = 1;
1c00313a:	c09727b3          	p.insert	a5,a4,0,9
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c00313e:	06f62823          	sw	a5,112(a2)
  InitFlls();
1c003142:	3f99                	jal	1c003098 <InitFlls>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_CLUSTER_ON_OFF);
1c003144:	457d                	li	a0,31
1c003146:	39b9                	jal	1c002da4 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_MSP);
1c003148:	02000513          	li	a0,32
1c00314c:	39a1                	jal	1c002da4 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_MODE_CHANGED);
1c00314e:	02100513          	li	a0,33
1c003152:	3989                	jal	1c002da4 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_OK);
1c003154:	02200513          	li	a0,34
1c003158:	31b1                	jal	1c002da4 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_DELAYED);
1c00315a:	02300513          	li	a0,35
1c00315e:	3199                	jal	1c002da4 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_PICL_OK);
1c003160:	02400513          	li	a0,36
1c003164:	3181                	jal	1c002da4 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_SCU_OK);
1c003166:	02500513          	li	a0,37
1c00316a:	392d                	jal	1c002da4 <soc_eu_fcEventMask_setEvent>
  PMU_Write(DLC_IMR, 0x7);
1c00316c:	1a1077b7          	lui	a5,0x1a107
1c003170:	471d                	li	a4,7
1c003172:	00e7a623          	sw	a4,12(a5) # 1a10700c <__l1_end+0xa106fec>
  PMU_Write(DLC_IFR, (MAESTRO_EVENT_PICL_OK|MAESTRO_EVENT_SCU_OK));
1c003176:	4761                	li	a4,24
1c003178:	00e7a823          	sw	a4,16(a5)
}
1c00317c:	40b2                	lw	ra,12(sp)
1c00317e:	0141                	addi	sp,sp,16
1c003180:	8082                	ret
1c003182:	8082                	ret

1c003184 <__rt_fll_init>:


unsigned int __rt_fll_init(int fll)
{
  return FllsFrequency[fll];
1c003184:	00251793          	slli	a5,a0,0x2
1c003188:	1c00e537          	lui	a0,0x1c00e
1c00318c:	b8050513          	addi	a0,a0,-1152 # 1c00db80 <SystemStateToSCUFastSeq>
1c003190:	953e                	add	a0,a0,a5
}
1c003192:	5108                	lw	a0,32(a0)
1c003194:	8082                	ret

1c003196 <__rt_fll_deinit>:

void __rt_fll_deinit(int fll)
{
}
1c003196:	8082                	ret

1c003198 <__rt_flls_constructor>:

void __rt_flls_constructor()
{
}
1c003198:	8082                	ret

1c00319a <__rt_fll_set_freq>:

unsigned int __rt_fll_set_freq(int fll, unsigned int frequency)
{
  return SetFllFrequency(fll, frequency, 0);
1c00319a:	4601                	li	a2,0
1c00319c:	b96d                	j	1c002e56 <SetFllFrequency>

1c00319e <__rt_init_cluster_data>:
{
#if defined(EU_VERSION) && EU_VERSION >= 3
  eu_evt_maskSet((1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT));
  rt_team_fork(rt_nb_pe(), cluster_pe_start, NULL);
#endif
}
1c00319e:	04050713          	addi	a4,a0,64
1c0031a2:	00400793          	li	a5,4
1c0031a6:	01671613          	slli	a2,a4,0x16
1c0031aa:	e6c7b7b3          	p.bclr	a5,a5,19,12
1c0031ae:	1c00e6b7          	lui	a3,0x1c00e
1c0031b2:	97b2                	add	a5,a5,a2
1c0031b4:	ea068693          	addi	a3,a3,-352 # 1c00dea0 <_bss_end>
1c0031b8:	01c00713          	li	a4,28
1c0031bc:	8f95                	sub	a5,a5,a3
1c0031be:	00f685b3          	add	a1,a3,a5
1c0031c2:	02e04963          	bgtz	a4,1c0031f4 <__rt_init_cluster_data+0x56>
1c0031c6:	1c00e7b7          	lui	a5,0x1c00e
1c0031ca:	02800713          	li	a4,40
1c0031ce:	e7878793          	addi	a5,a5,-392 # 1c00de78 <__rt_fc_cluster_data>
1c0031d2:	42e507b3          	p.mac	a5,a0,a4
1c0031d6:	00201737          	lui	a4,0x201
1c0031da:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c0031de:	9732                	add	a4,a4,a2
1c0031e0:	cb98                	sw	a4,16(a5)
1c0031e2:	00400713          	li	a4,4
1c0031e6:	e6c73733          	p.bclr	a4,a4,19,12
1c0031ea:	9732                	add	a4,a4,a2
1c0031ec:	0007a423          	sw	zero,8(a5)
1c0031f0:	cbd8                	sw	a4,20(a5)
1c0031f2:	8082                	ret
1c0031f4:	0046a80b          	p.lw	a6,4(a3!)
1c0031f8:	1771                	addi	a4,a4,-4
1c0031fa:	0105a023          	sw	a6,0(a1)
1c0031fe:	b7c1                	j	1c0031be <__rt_init_cluster_data+0x20>

1c003200 <__rt_cluster_init>:
1c003200:	1c00e537          	lui	a0,0x1c00e
1c003204:	1141                	addi	sp,sp,-16
1c003206:	02800613          	li	a2,40
1c00320a:	4581                	li	a1,0
1c00320c:	e7850513          	addi	a0,a0,-392 # 1c00de78 <__rt_fc_cluster_data>
1c003210:	c606                	sw	ra,12(sp)
1c003212:	709000ef          	jal	ra,1c00411a <memset>
1c003216:	1c0055b7          	lui	a1,0x1c005
1c00321a:	42c58593          	addi	a1,a1,1068 # 1c00542c <__rt_dma_2d>
1c00321e:	4525                	li	a0,9
1c003220:	dfdfe0ef          	jal	ra,1c00201c <rt_irq_set_handler>
1c003224:	1c0005b7          	lui	a1,0x1c000
1c003228:	17458593          	addi	a1,a1,372 # 1c000174 <__rt_remote_enqueue_event>
1c00322c:	4505                	li	a0,1
1c00322e:	deffe0ef          	jal	ra,1c00201c <rt_irq_set_handler>
1c003232:	4789                	li	a5,2
1c003234:	00204737          	lui	a4,0x204
1c003238:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c00323c:	00f72423          	sw	a5,8(a4)
1c003240:	1c0005b7          	lui	a1,0x1c000
1c003244:	13c58593          	addi	a1,a1,316 # 1c00013c <__rt_bridge_enqueue_event>
1c003248:	4511                	li	a0,4
1c00324a:	dd3fe0ef          	jal	ra,1c00201c <rt_irq_set_handler>
1c00324e:	47c1                	li	a5,16
1c003250:	00204737          	lui	a4,0x204
1c003254:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c003258:	00f72423          	sw	a5,8(a4)
1c00325c:	40b2                	lw	ra,12(sp)
1c00325e:	4501                	li	a0,0
1c003260:	0141                	addi	sp,sp,16
1c003262:	8082                	ret

1c003264 <__rt_cluster_mount_step>:
{
1c003264:	7179                	addi	sp,sp,-48
1c003266:	ce4e                	sw	s3,28(sp)
1c003268:	cc52                	sw	s4,24(sp)
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c00326a:	1c000a37          	lui	s4,0x1c000
  return (void *)(ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ((int)data & 0xFFF));
1c00326e:	00400993          	li	s3,4
1c003272:	080a0a13          	addi	s4,s4,128 # 1c000080 <_start>
{
1c003276:	d422                	sw	s0,40(sp)
1c003278:	d606                	sw	ra,44(sp)
1c00327a:	d226                	sw	s1,36(sp)
1c00327c:	d04a                	sw	s2,32(sp)
1c00327e:	ca56                	sw	s5,20(sp)
1c003280:	842a                	mv	s0,a0
1c003282:	e6c9b9b3          	p.bclr	s3,s3,19,12
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c003286:	ce0a3a33          	p.bclr	s4,s4,7,0
    switch (cluster->state)
1c00328a:	4c5c                	lw	a5,28(s0)
1c00328c:	0217ac63          	p.beqimm	a5,1,1c0032c4 <__rt_cluster_mount_step+0x60>
1c003290:	0c27a363          	p.beqimm	a5,2,1c003356 <__rt_cluster_mount_step+0xf2>
1c003294:	efcd                	bnez	a5,1c00334e <__rt_cluster_mount_step+0xea>
  int cid = cluster->cid;
1c003296:	5018                	lw	a4,32(s0)
  cluster->powered_up = 0;
1c003298:	00042c23          	sw	zero,24(s0)
  if (cid == 0)
1c00329c:	e719                	bnez	a4,1c0032aa <__rt_cluster_mount_step+0x46>
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c00329e:	5048                	lw	a0,36(s0)
1c0032a0:	006c                	addi	a1,sp,12
    int pending = 0;
1c0032a2:	c602                	sw	zero,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c0032a4:	3b0d                	jal	1c002fd6 <__rt_pmu_cluster_power_up>
    return pending;
1c0032a6:	47b2                	lw	a5,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c0032a8:	cc08                	sw	a0,24(s0)
    cluster->state++;
1c0032aa:	4c58                	lw	a4,28(s0)
1c0032ac:	0705                	addi	a4,a4,1
1c0032ae:	cc58                	sw	a4,28(s0)
  while(!end)
1c0032b0:	dfe9                	beqz	a5,1c00328a <__rt_cluster_mount_step+0x26>
}
1c0032b2:	50b2                	lw	ra,44(sp)
1c0032b4:	5422                	lw	s0,40(sp)
1c0032b6:	5492                	lw	s1,36(sp)
1c0032b8:	5902                	lw	s2,32(sp)
1c0032ba:	49f2                	lw	s3,28(sp)
1c0032bc:	4a62                	lw	s4,24(sp)
1c0032be:	4ad2                	lw	s5,20(sp)
1c0032c0:	6145                	addi	sp,sp,48
1c0032c2:	8082                	ret
1c0032c4:	02042a83          	lw	s5,32(s0)
1c0032c8:	040a8493          	addi	s1,s5,64
1c0032cc:	04da                	slli	s1,s1,0x16
1c0032ce:	009987b3          	add	a5,s3,s1
  pool->first_call_fc_for_cl = NULL;
1c0032d2:	0007a023          	sw	zero,0(a5)
  pool->first_call_fc = NULL;
1c0032d6:	0007a223          	sw	zero,4(a5)
  pool->last_call_fc = NULL;
1c0032da:	0007a423          	sw	zero,8(a5)
  __rt_cluster_fc_task_lock = 0;
1c0032de:	100007b7          	lui	a5,0x10000
1c0032e2:	0007ae23          	sw	zero,28(a5) # 1000001c <__rt_cluster_fc_task_lock>
  return __rt_platform;
1c0032e6:	1c0067b7          	lui	a5,0x1c006
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c0032ea:	bcc7a783          	lw	a5,-1076(a5) # 1c005bcc <__rt_platform>
1c0032ee:	0017ae63          	p.beqimm	a5,1,1c00330a <__rt_cluster_mount_step+0xa6>
      int init_freq = __rt_fll_init(__RT_FLL_CL);
1c0032f2:	4505                	li	a0,1
1c0032f4:	3d41                	jal	1c003184 <__rt_fll_init>

  #if defined(FLL_VERSION)

  static inline int rt_freq_get(rt_freq_domain_e domain)
  {
    return __rt_freq_domains[domain];
1c0032f6:	1c00e7b7          	lui	a5,0x1c00e
1c0032fa:	e6878793          	addi	a5,a5,-408 # 1c00de68 <__rt_freq_domains>
1c0032fe:	43cc                	lw	a1,4(a5)
      if (freq)
1c003300:	c9a9                	beqz	a1,1c003352 <__rt_cluster_mount_step+0xee>
    return rt_freq_set_and_get(domain, freq, NULL);
1c003302:	4601                	li	a2,0
1c003304:	4505                	li	a0,1
1c003306:	9ebff0ef          	jal	ra,1c002cf0 <rt_freq_set_and_get>
    IP_WRITE(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid), ARCHI_CLUSTER_CTRL_CLUSTER_CLK_GATE, 1);
1c00330a:	00200937          	lui	s2,0x200
1c00330e:	01248733          	add	a4,s1,s2
1c003312:	4785                	li	a5,1
1c003314:	02f72023          	sw	a5,32(a4)
    __rt_init_cluster_data(cid);
1c003318:	8556                	mv	a0,s5
1c00331a:	3551                	jal	1c00319e <__rt_init_cluster_data>
    __rt_alloc_init_l1(cid);
1c00331c:	8556                	mv	a0,s5
1c00331e:	cf2ff0ef          	jal	ra,1c002810 <__rt_alloc_init_l1>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
1c003322:	002017b7          	lui	a5,0x201
1c003326:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c00332a:	577d                	li	a4,-1
1c00332c:	04090913          	addi	s2,s2,64 # 200040 <__L2+0x180040>
1c003330:	00e4e7a3          	p.sw	a4,a5(s1)
1c003334:	9926                	add	s2,s2,s1
1c003336:	008250fb          	lp.setupi	x1,8,1c00333e <__rt_cluster_mount_step+0xda>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c00333a:	0149222b          	p.sw	s4,4(s2!)
1c00333e:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c003340:	002007b7          	lui	a5,0x200
1c003344:	07a1                	addi	a5,a5,8
1c003346:	0ff00713          	li	a4,255
1c00334a:	00e4e7a3          	p.sw	a4,a5(s1)
    switch (cluster->state)
1c00334e:	4781                	li	a5,0
1c003350:	bfa9                	j	1c0032aa <__rt_cluster_mount_step+0x46>
    __rt_freq_domains[domain] = freq;
1c003352:	c3c8                	sw	a0,4(a5)
1c003354:	bf5d                	j	1c00330a <__rt_cluster_mount_step+0xa6>
        __rt_event_restore(cluster->mount_event);
1c003356:	505c                	lw	a5,36(s0)
  event->implem.pending = event->implem.saved_pending;
1c003358:	5bd8                	lw	a4,52(a5)
1c00335a:	d3d8                	sw	a4,36(a5)
  event->arg[0] = (uintptr_t)event->implem.saved_callback;
1c00335c:	57d8                	lw	a4,44(a5)
1c00335e:	c3d8                	sw	a4,4(a5)
  event->arg[1] = (uintptr_t)event->implem.saved_arg;
1c003360:	5b98                	lw	a4,48(a5)
1c003362:	c798                	sw	a4,8(a5)
  event->implem.saved_pending = 0;
1c003364:	0207aa23          	sw	zero,52(a5) # 200034 <__L2+0x180034>
        __rt_event_enqueue(cluster->mount_event);
1c003368:	505c                	lw	a5,36(s0)
  if (sched->first) {
1c00336a:	01c02603          	lw	a2,28(zero) # 1c <_l1_preload_size>
1c00336e:	01c00693          	li	a3,28
  event->next = NULL;
1c003372:	0007a023          	sw	zero,0(a5)
  if (sched->first) {
1c003376:	c611                	beqz	a2,1c003382 <__rt_cluster_mount_step+0x11e>
    sched->last->next = event;
1c003378:	42d8                	lw	a4,4(a3)
1c00337a:	c31c                	sw	a5,0(a4)
  sched->last = event;
1c00337c:	c2dc                	sw	a5,4(a3)
        end = 1;
1c00337e:	4785                	li	a5,1
1c003380:	b72d                	j	1c0032aa <__rt_cluster_mount_step+0x46>
    sched->first = event;
1c003382:	00f02e23          	sw	a5,28(zero) # 1c <_l1_preload_size>
1c003386:	bfdd                	j	1c00337c <__rt_cluster_mount_step+0x118>

1c003388 <pi_cluster_conf_init>:
  conf->id = 0;
1c003388:	00052223          	sw	zero,4(a0)
}
1c00338c:	8082                	ret

1c00338e <pi_cluster_open>:
{
1c00338e:	1101                	addi	sp,sp,-32
1c003390:	ce06                	sw	ra,28(sp)
1c003392:	cc22                	sw	s0,24(sp)
1c003394:	ca26                	sw	s1,20(sp)
1c003396:	c84a                	sw	s2,16(sp)
1c003398:	c64e                	sw	s3,12(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00339a:	30047973          	csrrci	s2,mstatus,8
  struct pi_cluster_conf *conf = (struct pi_cluster_conf *)cluster_dev->config;
1c00339e:	00452983          	lw	s3,4(a0)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c0033a2:	1c00e4b7          	lui	s1,0x1c00e
1c0033a6:	02800793          	li	a5,40
  int cid = conf->id;
1c0033aa:	0049a703          	lw	a4,4(s3)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c0033ae:	e7848493          	addi	s1,s1,-392 # 1c00de78 <__rt_fc_cluster_data>
1c0033b2:	42f704b3          	p.mac	s1,a4,a5
1c0033b6:	c504                	sw	s1,8(a0)
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c0033b8:	9d2ff0ef          	jal	ra,1c00258a <__rt_wait_event_prepare_blocking>
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c0033bc:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0033c0:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c0033c4:	ca5797b3          	p.extractu	a5,a5,5,5
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c0033c8:	842a                	mv	s0,a0
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c0033ca:	04e79463          	bne	a5,a4,1c003412 <pi_cluster_open+0x84>
  event->implem.saved_pending = event->implem.pending;
1c0033ce:	515c                	lw	a5,36(a0)
    cluster->state = RT_CLUSTER_MOUNT_START;
1c0033d0:	0004ae23          	sw	zero,28(s1)
    cluster->mount_event = event;
1c0033d4:	d0c8                	sw	a0,36(s1)
1c0033d6:	d95c                	sw	a5,52(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c0033d8:	415c                	lw	a5,4(a0)
  event->implem.keep = 0;
1c0033da:	02052423          	sw	zero,40(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c0033de:	d55c                	sw	a5,44(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c0033e0:	451c                	lw	a5,8(a0)
  event->arg[1] = (uintptr_t)arg;
1c0033e2:	c504                	sw	s1,8(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c0033e4:	d91c                	sw	a5,48(a0)
  event->arg[0] = (uintptr_t)callback;
1c0033e6:	1c0037b7          	lui	a5,0x1c003
1c0033ea:	26478793          	addi	a5,a5,612 # 1c003264 <__rt_cluster_mount_step>
1c0033ee:	c15c                	sw	a5,4(a0)
  event->implem.pending = 1;  
1c0033f0:	4785                	li	a5,1
1c0033f2:	d15c                	sw	a5,36(a0)
    __rt_cluster_mount_step((void *)cluster);
1c0033f4:	8526                	mv	a0,s1
1c0033f6:	35bd                	jal	1c003264 <__rt_cluster_mount_step>
  __rt_wait_event(event);
1c0033f8:	8522                	mv	a0,s0
1c0033fa:	ae0ff0ef          	jal	ra,1c0026da <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c0033fe:	30091073          	csrw	mstatus,s2
}
1c003402:	40f2                	lw	ra,28(sp)
1c003404:	4462                	lw	s0,24(sp)
1c003406:	44d2                	lw	s1,20(sp)
1c003408:	4942                	lw	s2,16(sp)
1c00340a:	49b2                	lw	s3,12(sp)
1c00340c:	4501                	li	a0,0
1c00340e:	6105                	addi	sp,sp,32
1c003410:	8082                	ret
  if (__rt_cluster_mount(&__rt_fc_cluster_data[cid], conf->id, 0, event))
1c003412:	0049a483          	lw	s1,4(s3)
    __rt_init_cluster_data(cid);
1c003416:	8526                	mv	a0,s1
1c003418:	3359                	jal	1c00319e <__rt_init_cluster_data>
1c00341a:	04048513          	addi	a0,s1,64
1c00341e:	002017b7          	lui	a5,0x201
1c003422:	055a                	slli	a0,a0,0x16
1c003424:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c003428:	577d                	li	a4,-1
1c00342a:	00e567a3          	p.sw	a4,a5(a0)
1c00342e:	002007b7          	lui	a5,0x200
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c003432:	1c000737          	lui	a4,0x1c000
1c003436:	04478793          	addi	a5,a5,68 # 200044 <__L2+0x180044>
1c00343a:	08070713          	addi	a4,a4,128 # 1c000080 <_start>
1c00343e:	97aa                	add	a5,a5,a0
1c003440:	ce073733          	p.bclr	a4,a4,7,0
1c003444:	007250fb          	lp.setupi	x1,7,1c00344c <pi_cluster_open+0xbe>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c003448:	00e7a22b          	p.sw	a4,4(a5!)
1c00344c:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c00344e:	002007b7          	lui	a5,0x200
1c003452:	07a1                	addi	a5,a5,8
1c003454:	577d                	li	a4,-1
1c003456:	00e567a3          	p.sw	a4,a5(a0)
    rt_event_push(event);
1c00345a:	8522                	mv	a0,s0
1c00345c:	9f6ff0ef          	jal	ra,1c002652 <rt_event_push>
1c003460:	bf61                	j	1c0033f8 <pi_cluster_open+0x6a>

1c003462 <pi_cluster_close>:
  __rt_cluster_unmount(data->cid, 0, NULL);
1c003462:	451c                	lw	a5,8(a0)
{
1c003464:	1101                	addi	sp,sp,-32
1c003466:	cc22                	sw	s0,24(sp)
  __rt_cluster_unmount(data->cid, 0, NULL);
1c003468:	5380                	lw	s0,32(a5)
1c00346a:	1c0067b7          	lui	a5,0x1c006
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c00346e:	bcc7a783          	lw	a5,-1076(a5) # 1c005bcc <__rt_platform>
{
1c003472:	ce06                	sw	ra,28(sp)
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c003474:	0017a463          	p.beqimm	a5,1,1c00347c <pi_cluster_close+0x1a>
      __rt_fll_deinit(__RT_FLL_CL);
1c003478:	4505                	li	a0,1
1c00347a:	3b31                	jal	1c003196 <__rt_fll_deinit>
    int pending = 0;
1c00347c:	c602                	sw	zero,12(sp)
  if (cid == 0) __rt_pmu_cluster_power_down(event, &pending);
1c00347e:	e409                	bnez	s0,1c003488 <pi_cluster_close+0x26>
1c003480:	006c                	addi	a1,sp,12
1c003482:	4501                	li	a0,0
1c003484:	947ff0ef          	jal	ra,1c002dca <__rt_pmu_cluster_power_down>
}
1c003488:	40f2                	lw	ra,28(sp)
1c00348a:	4462                	lw	s0,24(sp)
1c00348c:	4501                	li	a0,0
1c00348e:	6105                	addi	sp,sp,32
1c003490:	8082                	ret

1c003492 <__rt_cluster_push_fc_event>:
  while (rt_tas_lock_32((int)&__rt_cluster_fc_task_lock) == -1)
1c003492:	100006b7          	lui	a3,0x10000
1c003496:	01c68693          	addi	a3,a3,28 # 1000001c <__rt_cluster_fc_task_lock>
  return addr | (1<<ARCHI_L1_TAS_BIT);
1c00349a:	c146c5b3          	p.bset	a1,a3,0,20
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00349e:	4709                	li	a4,2
1c0034a0:	002047b7          	lui	a5,0x204
  signed int result = *(volatile signed int *)__rt_tas_addr(addr);
1c0034a4:	4190                	lw	a2,0(a1)
1c0034a6:	05f62063          	p.beqimm	a2,-1,1c0034e6 <__rt_cluster_push_fc_event+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0034aa:	01402773          	csrr	a4,uhartid
  while(data->events != NULL)
1c0034ae:	1c00e7b7          	lui	a5,0x1c00e
  return (hart_id >> 5) & 0x3f;
1c0034b2:	8715                	srai	a4,a4,0x5
1c0034b4:	f2673733          	p.bclr	a4,a4,25,6
1c0034b8:	02800613          	li	a2,40
1c0034bc:	e7878793          	addi	a5,a5,-392 # 1c00de78 <__rt_fc_cluster_data>
1c0034c0:	42c707b3          	p.mac	a5,a4,a2
1c0034c4:	4609                	li	a2,2
1c0034c6:	00204737          	lui	a4,0x204
1c0034ca:	43cc                	lw	a1,4(a5)
1c0034cc:	e585                	bnez	a1,1c0034f4 <__rt_cluster_push_fc_event+0x62>
  data->events = event;
1c0034ce:	c3c8                	sw	a0,4(a5)
  pulp_write32(evtAddr, coreSet);
1c0034d0:	1b2017b7          	lui	a5,0x1b201
1c0034d4:	e007a223          	sw	zero,-508(a5) # 1b200e04 <__fc_tcdm_end+0x1ffa34>
  *(volatile signed int *)addr = value;
1c0034d8:	0006a023          	sw	zero,0(a3)
1c0034dc:	002047b7          	lui	a5,0x204
1c0034e0:	1007a223          	sw	zero,260(a5) # 204104 <__L2+0x184104>
}
1c0034e4:	8082                	ret
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c0034e6:	00e7a423          	sw	a4,8(a5)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c0034ea:	03c7e603          	p.elw	a2,60(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c0034ee:	00e7a223          	sw	a4,4(a5)
1c0034f2:	bf4d                	j	1c0034a4 <__rt_cluster_push_fc_event+0x12>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c0034f4:	00c72423          	sw	a2,8(a4) # 204008 <__L2+0x184008>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c0034f8:	03c76583          	p.elw	a1,60(a4)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c0034fc:	00c72223          	sw	a2,4(a4)
1c003500:	b7e9                	j	1c0034ca <__rt_cluster_push_fc_event+0x38>

1c003502 <__rt_cluster_new>:
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c003502:	1c0035b7          	lui	a1,0x1c003
{
1c003506:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c003508:	4601                	li	a2,0
1c00350a:	20058593          	addi	a1,a1,512 # 1c003200 <__rt_cluster_init>
1c00350e:	4501                	li	a0,0
{
1c003510:	c606                	sw	ra,12(sp)
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c003512:	c77fe0ef          	jal	ra,1c002188 <__rt_cbsys_add>
  if (err) rt_fatal("Unable to initialize time driver\n");
1c003516:	c10d                	beqz	a0,1c003538 <__rt_cluster_new+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003518:	01402673          	csrr	a2,uhartid
1c00351c:	1c006537          	lui	a0,0x1c006
  return (hart_id >> 5) & 0x3f;
1c003520:	40565593          	srai	a1,a2,0x5
1c003524:	f265b5b3          	p.bclr	a1,a1,25,6
1c003528:	f4563633          	p.bclr	a2,a2,26,5
1c00352c:	90450513          	addi	a0,a0,-1788 # 1c005904 <__clz_tab+0x384>
1c003530:	6c3000ef          	jal	ra,1c0043f2 <printf>
1c003534:	62b000ef          	jal	ra,1c00435e <abort>
}
1c003538:	40b2                	lw	ra,12(sp)
1c00353a:	0141                	addi	sp,sp,16
1c00353c:	8082                	ret

1c00353e <__rt_cluster_pulpos_emu_init>:
static struct pi_device *__rt_fc_cluster_device;
static struct pi_cluster_task __rt_pulpos_emu_global_cluster_task;


static void __attribute__((constructor)) __rt_cluster_pulpos_emu_init()
{
1c00353e:	1141                	addi	sp,sp,-16
  int nb_cluster = rt_nb_cluster();

  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c003540:	45b1                	li	a1,12
1c003542:	4505                	li	a0,1
{
1c003544:	c606                	sw	ra,12(sp)
  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c003546:	a9cff0ef          	jal	ra,1c0027e2 <rt_alloc>
1c00354a:	1c00e7b7          	lui	a5,0x1c00e
1c00354e:	e2a7a823          	sw	a0,-464(a5) # 1c00de30 <__rt_fc_cluster_device>
  if (__rt_fc_cluster_device == NULL) {
1c003552:	e10d                	bnez	a0,1c003574 <__rt_cluster_pulpos_emu_init+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003554:	01402673          	csrr	a2,uhartid
    rt_fatal("Unable to allocate cluster control structure\n");
1c003558:	1c006537          	lui	a0,0x1c006
  return (hart_id >> 5) & 0x3f;
1c00355c:	40565593          	srai	a1,a2,0x5
1c003560:	f265b5b3          	p.bclr	a1,a1,25,6
1c003564:	f4563633          	p.bclr	a2,a2,26,5
1c003568:	94c50513          	addi	a0,a0,-1716 # 1c00594c <__clz_tab+0x3cc>
1c00356c:	687000ef          	jal	ra,1c0043f2 <printf>
1c003570:	5ef000ef          	jal	ra,1c00435e <abort>
    return;
  }
}
1c003574:	40b2                	lw	ra,12(sp)
1c003576:	0141                	addi	sp,sp,16
1c003578:	8082                	ret

1c00357a <rt_cluster_call>:

int rt_cluster_call(rt_cluster_call_t *_call, int cid, void (*entry)(void *arg), void *arg, void *stacks, int master_stack_size, int slave_stack_size, int nb_pe, rt_event_t *event)
{
1c00357a:	7139                	addi	sp,sp,-64
1c00357c:	d84a                	sw	s2,48(sp)
1c00357e:	4906                	lw	s2,64(sp)
1c003580:	dc22                	sw	s0,56(sp)
1c003582:	842e                	mv	s0,a1
1c003584:	de06                	sw	ra,60(sp)
1c003586:	da26                	sw	s1,52(sp)
1c003588:	d64e                	sw	s3,44(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00358a:	300479f3          	csrrci	s3,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c00358e:	84ca                	mv	s1,s2
  if (likely(event != NULL)) return event;
1c003590:	02091163          	bnez	s2,1c0035b2 <rt_cluster_call+0x38>
  return __rt_wait_event_prepare_blocking();
1c003594:	ce32                	sw	a2,28(sp)
1c003596:	cc36                	sw	a3,24(sp)
1c003598:	ca3a                	sw	a4,20(sp)
1c00359a:	c83e                	sw	a5,16(sp)
1c00359c:	c642                	sw	a6,12(sp)
1c00359e:	c446                	sw	a7,8(sp)
1c0035a0:	febfe0ef          	jal	ra,1c00258a <__rt_wait_event_prepare_blocking>
1c0035a4:	48a2                	lw	a7,8(sp)
1c0035a6:	4832                	lw	a6,12(sp)
1c0035a8:	47c2                	lw	a5,16(sp)
1c0035aa:	4752                	lw	a4,20(sp)
1c0035ac:	46e2                	lw	a3,24(sp)
1c0035ae:	4672                	lw	a2,28(sp)
1c0035b0:	84aa                	mv	s1,a0
1c0035b2:	1c00e5b7          	lui	a1,0x1c00e
1c0035b6:	c5058513          	addi	a0,a1,-944 # 1c00dc50 <_bss_start>
  struct pi_cluster_task *task = &__rt_pulpos_emu_global_cluster_task;

  pi_cluster_task(task, entry, arg);

  task->stacks = stacks;
  task->stack_size = master_stack_size;
1c0035ba:	c55c                	sw	a5,12(a0)
  task->slave_stack_size = slave_stack_size;
  task->nb_cores = nb_pe;

  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c0035bc:	1c00e7b7          	lui	a5,0x1c00e
1c0035c0:	c110                	sw	a2,0(a0)
    task->arg = arg;
1c0035c2:	c154                	sw	a3,4(a0)
  task->stacks = stacks;
1c0035c4:	c518                	sw	a4,8(a0)
  task->slave_stack_size = slave_stack_size;
1c0035c6:	01052823          	sw	a6,16(a0)
  task->nb_cores = nb_pe;
1c0035ca:	01152a23          	sw	a7,20(a0)
  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c0035ce:	e307a503          	lw	a0,-464(a5) # 1c00de30 <__rt_fc_cluster_device>
1c0035d2:	47b1                	li	a5,12
1c0035d4:	8626                	mv	a2,s1
1c0035d6:	42f40533          	p.mac	a0,s0,a5
1c0035da:	c5058593          	addi	a1,a1,-944
1c0035de:	2049                	jal	1c003660 <pi_cluster_send_task_to_cl_async>
1c0035e0:	842a                	mv	s0,a0
1c0035e2:	cd01                	beqz	a0,1c0035fa <rt_cluster_call+0x80>
  __builtin_pulp_spr_write(reg, val);
1c0035e4:	30099073          	csrw	mstatus,s3
  {
  	rt_irq_restore(irq);
  	return -1;
1c0035e8:	547d                	li	s0,-1
  __rt_wait_event_check(event, call_event);

  rt_irq_restore(irq);

  return 0;
}
1c0035ea:	8522                	mv	a0,s0
1c0035ec:	50f2                	lw	ra,60(sp)
1c0035ee:	5462                	lw	s0,56(sp)
1c0035f0:	54d2                	lw	s1,52(sp)
1c0035f2:	5942                	lw	s2,48(sp)
1c0035f4:	59b2                	lw	s3,44(sp)
1c0035f6:	6121                	addi	sp,sp,64
1c0035f8:	8082                	ret
  if (event == NULL) __rt_wait_event(call_event);
1c0035fa:	00091563          	bnez	s2,1c003604 <rt_cluster_call+0x8a>
1c0035fe:	8526                	mv	a0,s1
1c003600:	8daff0ef          	jal	ra,1c0026da <__rt_wait_event>
1c003604:	30099073          	csrw	mstatus,s3
  return 0;
1c003608:	b7cd                	j	1c0035ea <rt_cluster_call+0x70>

1c00360a <rt_cluster_mount>:

void rt_cluster_mount(int mount, int cid, int flags, rt_event_t *event)
{
1c00360a:	7139                	addi	sp,sp,-64
1c00360c:	dc22                	sw	s0,56(sp)
1c00360e:	da26                	sw	s1,52(sp)
1c003610:	d84a                	sw	s2,48(sp)
1c003612:	4431                	li	s0,12
1c003614:	1c00e4b7          	lui	s1,0x1c00e
1c003618:	de06                	sw	ra,60(sp)
1c00361a:	d64e                	sw	s3,44(sp)
1c00361c:	8936                	mv	s2,a3
1c00361e:	02858433          	mul	s0,a1,s0
1c003622:	e3048493          	addi	s1,s1,-464 # 1c00de30 <__rt_fc_cluster_device>
  if (mount)
1c003626:	c90d                	beqz	a0,1c003658 <rt_cluster_mount+0x4e>
  {
    struct pi_cluster_conf conf;
    pi_cluster_conf_init(&conf);
1c003628:	0028                	addi	a0,sp,8
1c00362a:	89ae                	mv	s3,a1
1c00362c:	3bb1                	jal	1c003388 <pi_cluster_conf_init>
    pi_open_from_conf(&__rt_fc_cluster_device[cid], &conf);
1c00362e:	4088                	lw	a0,0(s1)
1c003630:	002c                	addi	a1,sp,8
1c003632:	9522                	add	a0,a0,s0
1c003634:	9e5fe0ef          	jal	ra,1c002018 <pi_open_from_conf>
    conf.id = cid;
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c003638:	4088                	lw	a0,0(s1)
    conf.id = cid;
1c00363a:	c64e                	sw	s3,12(sp)
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c00363c:	9522                	add	a0,a0,s0
1c00363e:	3b81                	jal	1c00338e <pi_cluster_open>
  else
  {
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
  }

  if (event)
1c003640:	00090563          	beqz	s2,1c00364a <rt_cluster_mount+0x40>
    rt_event_push(event);
1c003644:	854a                	mv	a0,s2
1c003646:	80cff0ef          	jal	ra,1c002652 <rt_event_push>
}
1c00364a:	50f2                	lw	ra,60(sp)
1c00364c:	5462                	lw	s0,56(sp)
1c00364e:	54d2                	lw	s1,52(sp)
1c003650:	5942                	lw	s2,48(sp)
1c003652:	59b2                	lw	s3,44(sp)
1c003654:	6121                	addi	sp,sp,64
1c003656:	8082                	ret
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
1c003658:	4088                	lw	a0,0(s1)
1c00365a:	9522                	add	a0,a0,s0
1c00365c:	3519                	jal	1c003462 <pi_cluster_close>
1c00365e:	b7cd                	j	1c003640 <rt_cluster_mount+0x36>

1c003660 <pi_cluster_send_task_to_cl_async>:
  }
}
#endif

int pi_cluster_send_task_to_cl_async(struct pi_device *device, struct pi_cluster_task *task, pi_task_t *async_task)
{
1c003660:	1101                	addi	sp,sp,-32
1c003662:	ca26                	sw	s1,20(sp)
  rt_fc_cluster_data_t *data = (rt_fc_cluster_data_t *)device->data;
1c003664:	4504                	lw	s1,8(a0)
{
1c003666:	cc22                	sw	s0,24(sp)
1c003668:	c256                	sw	s5,4(sp)
1c00366a:	842e                	mv	s0,a1
1c00366c:	8ab2                	mv	s5,a2
1c00366e:	ce06                	sw	ra,28(sp)
1c003670:	c84a                	sw	s2,16(sp)
1c003672:	c64e                	sw	s3,12(sp)
1c003674:	c452                	sw	s4,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c003676:	30047a73          	csrrci	s4,mstatus,8

  int lock = __rt_cluster_lock(data);

  __rt_task_init(async_task);
  
  task->implem.pending = 1;
1c00367a:	4785                	li	a5,1

void __rt_event_sched_init();

static inline void __rt_task_init(pi_task_t *task)
{
  task->done = 0;
1c00367c:	00060a23          	sb	zero,20(a2)
1c003680:	d1dc                	sw	a5,36(a1)

  rt_cluster_call_pool_t *cl_data = data->pool;

  if (task->nb_cores == 0)
1c003682:	49dc                	lw	a5,20(a1)
  rt_cluster_call_pool_t *cl_data = data->pool;
1c003684:	0144a983          	lw	s3,20(s1)
  if (task->nb_cores == 0)
1c003688:	e399                	bnez	a5,1c00368e <pi_cluster_send_task_to_cl_async+0x2e>
    task->nb_cores = pi_cl_cluster_nb_cores();
1c00368a:	47a1                	li	a5,8
1c00368c:	c9dc                	sw	a5,20(a1)

  if (task->stacks == NULL)
1c00368e:	441c                	lw	a5,8(s0)
1c003690:	ef85                	bnez	a5,1c0036c8 <pi_cluster_send_task_to_cl_async+0x68>
  {
    if (task->stack_size == 0)
1c003692:	445c                	lw	a5,12(s0)
1c003694:	eb81                	bnez	a5,1c0036a4 <pi_cluster_send_task_to_cl_async+0x44>
    {
      task->stack_size = 0x800;
1c003696:	6785                	lui	a5,0x1
1c003698:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c00369c:	c45c                	sw	a5,12(s0)
      task->slave_stack_size = 0x400;
1c00369e:	40000793          	li	a5,1024
1c0036a2:	c81c                	sw	a5,16(s0)
    }

    if (task->slave_stack_size == 0)
1c0036a4:	481c                	lw	a5,16(s0)
1c0036a6:	00c42903          	lw	s2,12(s0)
1c0036aa:	e399                	bnez	a5,1c0036b0 <pi_cluster_send_task_to_cl_async+0x50>
      task->slave_stack_size = task->stack_size;
1c0036ac:	01242823          	sw	s2,16(s0)

    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c0036b0:	485c                	lw	a5,20(s0)
1c0036b2:	4818                	lw	a4,16(s0)

    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c0036b4:	448c                	lw	a1,8(s1)
    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c0036b6:	17fd                	addi	a5,a5,-1
1c0036b8:	42e78933          	p.mac	s2,a5,a4
    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c0036bc:	c9b5                	beqz	a1,1c003730 <pi_cluster_send_task_to_cl_async+0xd0>
1c0036be:	44d0                	lw	a2,12(s1)
1c0036c0:	05261f63          	bne	a2,s2,1c00371e <pi_cluster_send_task_to_cl_async+0xbe>

      if (data->stacks == NULL)
        goto error;
    }

    task->stacks = data->stacks;
1c0036c4:	449c                	lw	a5,8(s1)
1c0036c6:	c41c                	sw	a5,8(s0)

  task->completion_callback = async_task;
#ifdef ARCHI_HAS_CC
  task->implem.core_mask = (1<<(task->nb_cores-1)) - 1;
#else
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c0036c8:	4858                	lw	a4,20(s0)
1c0036ca:	4785                	li	a5,1
  task->completion_callback = async_task;
1c0036cc:	01542c23          	sw	s5,24(s0)
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c0036d0:	00e797b3          	sll	a5,a5,a4
1c0036d4:	17fd                	addi	a5,a5,-1
1c0036d6:	d41c                	sw	a5,40(s0)
#endif

  task->next = NULL;
1c0036d8:	02042023          	sw	zero,32(s0)

  rt_compiler_barrier();

  if (cl_data->last_call_fc)
1c0036dc:	0089a783          	lw	a5,8(s3)
1c0036e0:	cbb5                	beqz	a5,1c003754 <pi_cluster_send_task_to_cl_async+0xf4>
  {
    cl_data->last_call_fc->next = task;
1c0036e2:	d380                	sw	s0,32(a5)
  else
  {
    cl_data->first_call_fc = task;
  }

  cl_data->last_call_fc = task;
1c0036e4:	0089a423          	sw	s0,8(s3)

  rt_compiler_barrier();
  
  if (cl_data->first_call_fc_for_cl == NULL)
1c0036e8:	0009a783          	lw	a5,0(s3)
1c0036ec:	e399                	bnez	a5,1c0036f2 <pi_cluster_send_task_to_cl_async+0x92>
    cl_data->first_call_fc_for_cl = task;
1c0036ee:	0089a023          	sw	s0,0(s3)
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c0036f2:	509c                	lw	a5,32(s1)
  pulp_write32(evtAddr, coreSet);
1c0036f4:	00201737          	lui	a4,0x201
1c0036f8:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c0036fc:	04078793          	addi	a5,a5,64
1c003700:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c003702:	0007e723          	p.sw	zero,a4(a5)
  __builtin_pulp_spr_write(reg, val);
1c003706:	300a1073          	csrw	mstatus,s4
  rt_compiler_barrier();
  eu_evt_trig(eu_evt_trig_cluster_addr(data->cid, RT_CLUSTER_CALL_EVT), 0);

  __rt_cluster_unlock(data, lock);

  return 0;
1c00370a:	4501                	li	a0,0

error:
  __rt_cluster_unlock(data, lock);
  return -1;
}
1c00370c:	40f2                	lw	ra,28(sp)
1c00370e:	4462                	lw	s0,24(sp)
1c003710:	44d2                	lw	s1,20(sp)
1c003712:	4942                	lw	s2,16(sp)
1c003714:	49b2                	lw	s3,12(sp)
1c003716:	4a22                	lw	s4,8(sp)
1c003718:	4a92                	lw	s5,4(sp)
1c00371a:	6105                	addi	sp,sp,32
1c00371c:	8082                	ret

#if defined(ARCHI_HAS_L1)

extern rt_alloc_t *__rt_alloc_l1;

static inline rt_alloc_t *rt_alloc_l1(int cid) { return &__rt_alloc_l1[cid]; }
1c00371e:	509c                	lw	a5,32(s1)
1c003720:	1c00e737          	lui	a4,0x1c00e
1c003724:	e5872503          	lw	a0,-424(a4) # 1c00de58 <__rt_alloc_l1>
1c003728:	078a                	slli	a5,a5,0x2
        rt_user_free(rt_alloc_l1(data->cid), data->stacks, data->stacks_size);
1c00372a:	953e                	add	a0,a0,a5
1c00372c:	86aff0ef          	jal	ra,1c002796 <rt_user_free>
1c003730:	509c                	lw	a5,32(s1)
1c003732:	1c00e737          	lui	a4,0x1c00e
1c003736:	e5872503          	lw	a0,-424(a4) # 1c00de58 <__rt_alloc_l1>
1c00373a:	078a                	slli	a5,a5,0x2
      data->stacks_size = stacks_size;
1c00373c:	0124a623          	sw	s2,12(s1)
      data->stacks = rt_user_alloc(rt_alloc_l1(data->cid), stacks_size);
1c003740:	85ca                	mv	a1,s2
1c003742:	953e                	add	a0,a0,a5
1c003744:	80aff0ef          	jal	ra,1c00274e <rt_user_alloc>
1c003748:	c488                	sw	a0,8(s1)
      if (data->stacks == NULL)
1c00374a:	fd2d                	bnez	a0,1c0036c4 <pi_cluster_send_task_to_cl_async+0x64>
1c00374c:	300a1073          	csrw	mstatus,s4
  return -1;
1c003750:	557d                	li	a0,-1
1c003752:	bf6d                	j	1c00370c <pi_cluster_send_task_to_cl_async+0xac>
    cl_data->first_call_fc = task;
1c003754:	0089a223          	sw	s0,4(s3)
1c003758:	b771                	j	1c0036e4 <pi_cluster_send_task_to_cl_async+0x84>

1c00375a <pi_cluster_send_task_to_cl>:



int pi_cluster_send_task_to_cl(struct pi_device *device, struct pi_cluster_task *task)
{
1c00375a:	7175                	addi	sp,sp,-144
  return 0;
}

static inline struct pi_task *pi_task_block(struct pi_task *task)
{
  task->id = PI_TASK_NONE_ID;
1c00375c:	4785                	li	a5,1
  pi_task_t fc_task;

  pi_task_block(&fc_task);

  if (pi_cluster_send_task_to_cl_async(device, task, &fc_task))
1c00375e:	860a                	mv	a2,sp
{
1c003760:	c522                	sw	s0,136(sp)
1c003762:	c706                	sw	ra,140(sp)
1c003764:	c326                	sw	s1,132(sp)
1c003766:	c14a                	sw	s2,128(sp)
1c003768:	cc3e                	sw	a5,24(sp)
  task->arg[0] = (uint32_t)0;
1c00376a:	c202                	sw	zero,4(sp)
  task->implem.keep = 1;
1c00376c:	d43e                	sw	a5,40(sp)
1c00376e:	00010a23          	sb	zero,20(sp)
  if (pi_cluster_send_task_to_cl_async(device, task, &fc_task))
1c003772:	35fd                	jal	1c003660 <pi_cluster_send_task_to_cl_async>
  {
    return -1;
1c003774:	547d                	li	s0,-1
  if (pi_cluster_send_task_to_cl_async(device, task, &fc_task))
1c003776:	e509                	bnez	a0,1c003780 <pi_cluster_send_task_to_cl+0x26>
1c003778:	842a                	mv	s0,a0

#endif

static inline void pi_task_wait_on(struct pi_task *task)
{
  while(!task->done)
1c00377a:	01410783          	lb	a5,20(sp)
1c00377e:	cb81                	beqz	a5,1c00378e <pi_cluster_send_task_to_cl+0x34>
  }

  pi_task_wait_on(&fc_task);

  return 0;
}
1c003780:	8522                	mv	a0,s0
1c003782:	40ba                	lw	ra,140(sp)
1c003784:	442a                	lw	s0,136(sp)
1c003786:	449a                	lw	s1,132(sp)
1c003788:	490a                	lw	s2,128(sp)
1c00378a:	6149                	addi	sp,sp,144
1c00378c:	8082                	ret
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00378e:	30047973          	csrrci	s2,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c003792:	4585                	li	a1,1
1c003794:	01c00513          	li	a0,28
1c003798:	edffe0ef          	jal	ra,1c002676 <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c00379c:	30091073          	csrw	mstatus,s2
1c0037a0:	bfe9                	j	1c00377a <pi_cluster_send_task_to_cl+0x20>

1c0037a2 <rt_padframe_set>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0037a2:	300476f3          	csrrci	a3,mstatus,8

void rt_padframe_set(rt_padframe_profile_t *profile)
{
  int irq = rt_irq_disable();

  unsigned int *config = profile->config;
1c0037a6:	4158                	lw	a4,4(a0)
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id), value);
1c0037a8:	1a1047b7          	lui	a5,0x1a104
1c0037ac:	14078613          	addi	a2,a5,320 # 1a104140 <__l1_end+0xa104120>

  for (int i=0; i<ARCHI_APB_SOC_PADFUN_NB; i++)
  {
    hal_apb_soc_padfun_set(i, config[i]);
1c0037b0:	430c                	lw	a1,0(a4)
1c0037b2:	c20c                	sw	a1,0(a2)
1c0037b4:	434c                	lw	a1,4(a4)
1c0037b6:	14478613          	addi	a2,a5,324
1c0037ba:	14878793          	addi	a5,a5,328
1c0037be:	c20c                	sw	a1,0(a2)
1c0037c0:	4718                	lw	a4,8(a4)
1c0037c2:	c398                	sw	a4,0(a5)
  __builtin_pulp_spr_write(reg, val);
1c0037c4:	30069073          	csrw	mstatus,a3
  }

  rt_irq_restore(irq);
}
1c0037c8:	8082                	ret

1c0037ca <__rt_padframe_init>:
  rt_padframe_set(&__rt_padframe_profiles[0]);
1c0037ca:	1c006537          	lui	a0,0x1c006
1c0037ce:	ae850513          	addi	a0,a0,-1304 # 1c005ae8 <__rt_padframe_profiles>
1c0037d2:	bfc1                	j	1c0037a2 <rt_padframe_set>

1c0037d4 <l2_memcpy>:
  req = __pi_hyper_cluster_reqs_first;
  if (req)
  {
    __pi_hyper_cluster_req_exec(req);
  }
}
1c0037d4:	87aa                	mv	a5,a0
1c0037d6:	962e                	add	a2,a2,a1
1c0037d8:	00c59363          	bne	a1,a2,1c0037de <l2_memcpy+0xa>
1c0037dc:	8082                	ret
1c0037de:	0015c70b          	p.lbu	a4,1(a1!)
1c0037e2:	00e780ab          	p.sb	a4,1(a5!)
1c0037e6:	bfcd                	j	1c0037d8 <l2_memcpy+0x4>

1c0037e8 <rt_event_enqueue>:
1c0037e8:	300476f3          	csrrci	a3,mstatus,8
1c0037ec:	01c02603          	lw	a2,28(zero) # 1c <_l1_preload_size>
1c0037f0:	00052023          	sw	zero,0(a0)
1c0037f4:	01c00713          	li	a4,28
1c0037f8:	c619                	beqz	a2,1c003806 <rt_event_enqueue+0x1e>
1c0037fa:	435c                	lw	a5,4(a4)
1c0037fc:	c388                	sw	a0,0(a5)
1c0037fe:	c348                	sw	a0,4(a4)
1c003800:	30069073          	csrw	mstatus,a3
1c003804:	8082                	ret
1c003806:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c00380a:	bfd5                	j	1c0037fe <rt_event_enqueue+0x16>

1c00380c <__pi_hyper_copy_aligned>:
1c00380c:	40155793          	srai	a5,a0,0x1
1c003810:	1a102837          	lui	a6,0x1a102
1c003814:	079e                	slli	a5,a5,0x7
1c003816:	0512                	slli	a0,a0,0x4
1c003818:	97c2                	add	a5,a5,a6
1c00381a:	8941                	andi	a0,a0,16
1c00381c:	953e                	add	a0,a0,a5
1c00381e:	20000813          	li	a6,512
1c003822:	30800793          	li	a5,776
1c003826:	02d87c63          	bleu	a3,a6,1c00385e <__pi_hyper_copy_aligned+0x52>
1c00382a:	cbd4                	sw	a3,20(a5)
1c00382c:	1c0006b7          	lui	a3,0x1c000
1c003830:	5c868693          	addi	a3,a3,1480 # 1c0005c8 <__rt_hyper_handle_burst>
1c003834:	c394                	sw	a3,0(a5)
1c003836:	c3c8                	sw	a0,4(a5)
1c003838:	c790                	sw	a2,8(a5)
1c00383a:	c7cc                	sw	a1,12(a5)
1c00383c:	0107a823          	sw	a6,16(a5)
1c003840:	20000693          	li	a3,512
1c003844:	cf98                	sw	a4,24(a5)
1c003846:	1a1027b7          	lui	a5,0x1a102
1c00384a:	1ac7a023          	sw	a2,416(a5) # 1a1021a0 <__l1_end+0xa102180>
1c00384e:	00b52023          	sw	a1,0(a0)
1c003852:	00d52223          	sw	a3,4(a0)
1c003856:	47c1                	li	a5,16
1c003858:	00f52423          	sw	a5,8(a0)
1c00385c:	8082                	ret
1c00385e:	0007a823          	sw	zero,16(a5)
1c003862:	b7cd                	j	1c003844 <__pi_hyper_copy_aligned+0x38>

1c003864 <__pi_hyper_copy_exec>:
1c003864:	30800813          	li	a6,776
1c003868:	00e82e23          	sw	a4,28(a6) # 1a10201c <__l1_end+0xa101ffc>
1c00386c:	fa25b833          	p.bclr	a6,a1,29,2
1c003870:	30800793          	li	a5,776
1c003874:	00081a63          	bnez	a6,1c003888 <__pi_hyper_copy_exec+0x24>
1c003878:	fc163833          	p.bclr	a6,a2,30,1
1c00387c:	00081663          	bnez	a6,1c003888 <__pi_hyper_copy_exec+0x24>
1c003880:	fa26b833          	p.bclr	a6,a3,29,2
1c003884:	00080863          	beqz	a6,1c003894 <__pi_hyper_copy_exec+0x30>
1c003888:	fc153833          	p.bclr	a6,a0,30,1
1c00388c:	00080563          	beqz	a6,1c003896 <__pi_hyper_copy_exec+0x32>
1c003890:	0026b363          	p.bneimm	a3,2,1c003896 <__pi_hyper_copy_exec+0x32>
1c003894:	bfa5                	j	1c00380c <__pi_hyper_copy_aligned>
1c003896:	d388                	sw	a0,32(a5)
1c003898:	853a                	mv	a0,a4
1c00389a:	d3d0                	sw	a2,36(a5)
1c00389c:	d78c                	sw	a1,40(a5)
1c00389e:	d7d4                	sw	a3,44(a5)
1c0038a0:	02078823          	sb	zero,48(a5)
1c0038a4:	dbd8                	sw	a4,52(a5)
1c0038a6:	a889                	j	1c0038f8 <__pi_hyper_copy_misaligned>

1c0038a8 <exec_pending_task>:
1c0038a8:	30800793          	li	a5,776
1c0038ac:	5f98                	lw	a4,56(a5)
1c0038ae:	c721                	beqz	a4,1c0038f6 <exec_pending_task+0x4e>
1c0038b0:	4f54                	lw	a3,28(a4)
1c0038b2:	03872803          	lw	a6,56(a4)
1c0038b6:	5f4c                	lw	a1,60(a4)
1c0038b8:	df94                	sw	a3,56(a5)
1c0038ba:	ee883533          	p.bclr	a0,a6,23,8
1c0038be:	ce881833          	p.extractu	a6,a6,7,8
1c0038c2:	4330                	lw	a2,64(a4)
1c0038c4:	4374                	lw	a3,68(a4)
1c0038c6:	00081363          	bnez	a6,1c0038cc <exec_pending_task+0x24>
1c0038ca:	bf69                	j	1c003864 <__pi_hyper_copy_exec>
1c0038cc:	04c72803          	lw	a6,76(a4)
1c0038d0:	04872883          	lw	a7,72(a4)
1c0038d4:	d388                	sw	a0,32(a5)
1c0038d6:	d3d0                	sw	a2,36(a5)
1c0038d8:	853a                	mv	a0,a4
1c0038da:	0506d633          	p.minu	a2,a3,a6
1c0038de:	cfd8                	sw	a4,28(a5)
1c0038e0:	d78c                	sw	a1,40(a5)
1c0038e2:	d7d0                	sw	a2,44(a5)
1c0038e4:	02078823          	sb	zero,48(a5)
1c0038e8:	dbd8                	sw	a4,52(a5)
1c0038ea:	c3b4                	sw	a3,64(a5)
1c0038ec:	0507a223          	sw	a6,68(a5)
1c0038f0:	0517a423          	sw	a7,72(a5)
1c0038f4:	a011                	j	1c0038f8 <__pi_hyper_copy_misaligned>
1c0038f6:	8082                	ret

1c0038f8 <__pi_hyper_copy_misaligned>:
1c0038f8:	7179                	addi	sp,sp,-48
1c0038fa:	d422                	sw	s0,40(sp)
1c0038fc:	30800793          	li	a5,776
1c003900:	ce4e                	sw	s3,28(sp)
1c003902:	89aa                	mv	s3,a0
1c003904:	5388                	lw	a0,32(a5)
1c003906:	d606                	sw	ra,44(sp)
1c003908:	d226                	sw	s1,36(sp)
1c00390a:	d04a                	sw	s2,32(sp)
1c00390c:	cc52                	sw	s4,24(sp)
1c00390e:	ca56                	sw	s5,20(sp)
1c003910:	c85a                	sw	s6,16(sp)
1c003912:	c65e                	sw	s7,12(sp)
1c003914:	c462                	sw	s8,8(sp)
1c003916:	fc1537b3          	p.bclr	a5,a0,30,1
1c00391a:	30800413          	li	s0,776
1c00391e:	e7a1                	bnez	a5,1c003966 <__pi_hyper_copy_misaligned+0x6e>
1c003920:	1c00ec37          	lui	s8,0x1c00e
1c003924:	c7cc0913          	addi	s2,s8,-900 # 1c00dc7c <__pi_hyper_temp_buffer>
1c003928:	4a0d                	li	s4,3
1c00392a:	07c00a93          	li	s5,124
1c00392e:	00190b13          	addi	s6,s2,1
1c003932:	5408                	lw	a0,40(s0)
1c003934:	5444                	lw	s1,44(s0)
1c003936:	5050                	lw	a2,36(s0)
1c003938:	00350793          	addi	a5,a0,3
1c00393c:	c207b7b3          	p.bclr	a5,a5,1,0
1c003940:	8f89                	sub	a5,a5,a0
1c003942:	8bbe                	mv	s7,a5
1c003944:	009a6363          	bltu	s4,s1,1c00394a <__pi_hyper_copy_misaligned+0x52>
1c003948:	8ba6                	mv	s7,s1
1c00394a:	1a0b8d63          	beqz	s7,1c003b04 <__pi_hyper_copy_misaligned+0x20c>
1c00394e:	03044783          	lbu	a5,48(s0)
1c003952:	16079763          	bnez	a5,1c003ac0 <__pi_hyper_copy_misaligned+0x1c8>
1c003956:	4701                	li	a4,0
1c003958:	4691                	li	a3,4
1c00395a:	c0063633          	p.bclr	a2,a2,0,0
1c00395e:	c7cc0593          	addi	a1,s8,-900
1c003962:	5008                	lw	a0,32(s0)
1c003964:	a889                	j	1c0039b6 <__pi_hyper_copy_misaligned+0xbe>
1c003966:	540c                	lw	a1,40(s0)
1c003968:	04442883          	lw	a7,68(s0)
1c00396c:	04842303          	lw	t1,72(s0)
1c003970:	00358793          	addi	a5,a1,3
1c003974:	5050                	lw	a2,36(s0)
1c003976:	5454                	lw	a3,44(s0)
1c003978:	4038                	lw	a4,64(s0)
1c00397a:	c207b7b3          	p.bclr	a5,a5,1,0
1c00397e:	8f8d                	sub	a5,a5,a1
1c003980:	41130333          	sub	t1,t1,a7
1c003984:	4801                	li	a6,0
1c003986:	4e0d                	li	t3,3
1c003988:	84be                	mv	s1,a5
1c00398a:	00de6363          	bltu	t3,a3,1c003990 <__pi_hyper_copy_misaligned+0x98>
1c00398e:	84b6                	mv	s1,a3
1c003990:	c0bd                	beqz	s1,1c0039f6 <__pi_hyper_copy_misaligned+0xfe>
1c003992:	00080563          	beqz	a6,1c00399c <__pi_hyper_copy_misaligned+0xa4>
1c003996:	d050                	sw	a2,36(s0)
1c003998:	d454                	sw	a3,44(s0)
1c00399a:	c038                	sw	a4,64(s0)
1c00399c:	03044703          	lbu	a4,48(s0)
1c0039a0:	1c00e937          	lui	s2,0x1c00e
1c0039a4:	c7c90793          	addi	a5,s2,-900 # 1c00dc7c <__pi_hyper_temp_buffer>
1c0039a8:	ef01                	bnez	a4,1c0039c0 <__pi_hyper_copy_misaligned+0xc8>
1c0039aa:	4691                	li	a3,4
1c0039ac:	c0063633          	p.bclr	a2,a2,0,0
1c0039b0:	c7c90593          	addi	a1,s2,-900
1c0039b4:	157d                	addi	a0,a0,-1
1c0039b6:	3d99                	jal	1c00380c <__pi_hyper_copy_aligned>
1c0039b8:	4785                	li	a5,1
1c0039ba:	02f40823          	sb	a5,48(s0)
1c0039be:	a23d                	j	1c003aec <__pi_hyper_copy_misaligned+0x1f4>
1c0039c0:	fc163533          	p.bclr	a0,a2,30,1
1c0039c4:	953e                	add	a0,a0,a5
1c0039c6:	8626                	mv	a2,s1
1c0039c8:	02040823          	sb	zero,48(s0)
1c0039cc:	3521                	jal	1c0037d4 <l2_memcpy>
1c0039ce:	5050                	lw	a2,36(s0)
1c0039d0:	5008                	lw	a0,32(s0)
1c0039d2:	4701                	li	a4,0
1c0039d4:	4691                	li	a3,4
1c0039d6:	c0063633          	p.bclr	a2,a2,0,0
1c0039da:	c7c90593          	addi	a1,s2,-900
1c0039de:	353d                	jal	1c00380c <__pi_hyper_copy_aligned>
1c0039e0:	505c                	lw	a5,36(s0)
1c0039e2:	97a6                	add	a5,a5,s1
1c0039e4:	d05c                	sw	a5,36(s0)
1c0039e6:	541c                	lw	a5,40(s0)
1c0039e8:	97a6                	add	a5,a5,s1
1c0039ea:	d41c                	sw	a5,40(s0)
1c0039ec:	545c                	lw	a5,44(s0)
1c0039ee:	409784b3          	sub	s1,a5,s1
1c0039f2:	d444                	sw	s1,44(s0)
1c0039f4:	a8e5                	j	1c003aec <__pi_hyper_copy_misaligned+0x1f4>
1c0039f6:	cebd                	beqz	a3,1c003a74 <__pi_hyper_copy_misaligned+0x17c>
1c0039f8:	00080563          	beqz	a6,1c003a02 <__pi_hyper_copy_misaligned+0x10a>
1c0039fc:	d050                	sw	a2,36(s0)
1c0039fe:	d454                	sw	a3,44(s0)
1c003a00:	c038                	sw	a4,64(s0)
1c003a02:	97b2                	add	a5,a5,a2
1c003a04:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003a08:	c206b4b3          	p.bclr	s1,a3,1,0
1c003a0c:	ef81                	bnez	a5,1c003a24 <__pi_hyper_copy_misaligned+0x12c>
1c003a0e:	4701                	li	a4,0
1c003a10:	86a6                	mv	a3,s1
1c003a12:	3bed                	jal	1c00380c <__pi_hyper_copy_aligned>
1c003a14:	505c                	lw	a5,36(s0)
1c003a16:	5454                	lw	a3,44(s0)
1c003a18:	97a6                	add	a5,a5,s1
1c003a1a:	d05c                	sw	a5,36(s0)
1c003a1c:	541c                	lw	a5,40(s0)
1c003a1e:	97a6                	add	a5,a5,s1
1c003a20:	d41c                	sw	a5,40(s0)
1c003a22:	a0b1                	j	1c003a6e <__pi_hyper_copy_misaligned+0x176>
1c003a24:	03044703          	lbu	a4,48(s0)
1c003a28:	1c00e937          	lui	s2,0x1c00e
1c003a2c:	c7c90793          	addi	a5,s2,-900 # 1c00dc7c <__pi_hyper_temp_buffer>
1c003a30:	df2d                	beqz	a4,1c0039aa <__pi_hyper_copy_misaligned+0xb2>
1c003a32:	07c00693          	li	a3,124
1c003a36:	04d4d4b3          	p.minu	s1,s1,a3
1c003a3a:	00178513          	addi	a0,a5,1
1c003a3e:	fff48613          	addi	a2,s1,-1
1c003a42:	02040823          	sb	zero,48(s0)
1c003a46:	3379                	jal	1c0037d4 <l2_memcpy>
1c003a48:	5050                	lw	a2,36(s0)
1c003a4a:	5008                	lw	a0,32(s0)
1c003a4c:	86a6                	mv	a3,s1
1c003a4e:	4701                	li	a4,0
1c003a50:	c0063633          	p.bclr	a2,a2,0,0
1c003a54:	c7c90593          	addi	a1,s2,-900
1c003a58:	3b55                	jal	1c00380c <__pi_hyper_copy_aligned>
1c003a5a:	505c                	lw	a5,36(s0)
1c003a5c:	5454                	lw	a3,44(s0)
1c003a5e:	17fd                	addi	a5,a5,-1
1c003a60:	97a6                	add	a5,a5,s1
1c003a62:	d05c                	sw	a5,36(s0)
1c003a64:	541c                	lw	a5,40(s0)
1c003a66:	0685                	addi	a3,a3,1
1c003a68:	17fd                	addi	a5,a5,-1
1c003a6a:	97a6                	add	a5,a5,s1
1c003a6c:	d41c                	sw	a5,40(s0)
1c003a6e:	409684b3          	sub	s1,a3,s1
1c003a72:	b741                	j	1c0039f2 <__pi_hyper_copy_misaligned+0xfa>
1c003a74:	e719                	bnez	a4,1c003a82 <__pi_hyper_copy_misaligned+0x18a>
1c003a76:	00080c63          	beqz	a6,1c003a8e <__pi_hyper_copy_misaligned+0x196>
1c003a7a:	d050                	sw	a2,36(s0)
1c003a7c:	02042623          	sw	zero,44(s0)
1c003a80:	a029                	j	1c003a8a <__pi_hyper_copy_misaligned+0x192>
1c003a82:	02e8e863          	bltu	a7,a4,1c003ab2 <__pi_hyper_copy_misaligned+0x1ba>
1c003a86:	fe081ae3          	bnez	a6,1c003a7a <__pi_hyper_copy_misaligned+0x182>
1c003a8a:	04042023          	sw	zero,64(s0)
1c003a8e:	854e                	mv	a0,s3
1c003a90:	02042a23          	sw	zero,52(s0)
1c003a94:	00042e23          	sw	zero,28(s0)
1c003a98:	3b81                	jal	1c0037e8 <rt_event_enqueue>
1c003a9a:	5422                	lw	s0,40(sp)
1c003a9c:	50b2                	lw	ra,44(sp)
1c003a9e:	5492                	lw	s1,36(sp)
1c003aa0:	5902                	lw	s2,32(sp)
1c003aa2:	49f2                	lw	s3,28(sp)
1c003aa4:	4a62                	lw	s4,24(sp)
1c003aa6:	4ad2                	lw	s5,20(sp)
1c003aa8:	4b42                	lw	s6,16(sp)
1c003aaa:	4bb2                	lw	s7,12(sp)
1c003aac:	4c22                	lw	s8,8(sp)
1c003aae:	6145                	addi	sp,sp,48
1c003ab0:	bbe5                	j	1c0038a8 <exec_pending_task>
1c003ab2:	41170733          	sub	a4,a4,a7
1c003ab6:	961a                	add	a2,a2,t1
1c003ab8:	4805                	li	a6,1
1c003aba:	04e8d6b3          	p.minu	a3,a7,a4
1c003abe:	b5e9                	j	1c003988 <__pi_hyper_copy_misaligned+0x90>
1c003ac0:	fc1635b3          	p.bclr	a1,a2,30,1
1c003ac4:	95ca                	add	a1,a1,s2
1c003ac6:	865e                	mv	a2,s7
1c003ac8:	02040823          	sb	zero,48(s0)
1c003acc:	3321                	jal	1c0037d4 <l2_memcpy>
1c003ace:	505c                	lw	a5,36(s0)
1c003ad0:	97de                	add	a5,a5,s7
1c003ad2:	d05c                	sw	a5,36(s0)
1c003ad4:	541c                	lw	a5,40(s0)
1c003ad6:	97de                	add	a5,a5,s7
1c003ad8:	d41c                	sw	a5,40(s0)
1c003ada:	545c                	lw	a5,44(s0)
1c003adc:	41778bb3          	sub	s7,a5,s7
1c003ae0:	03742623          	sw	s7,44(s0)
1c003ae4:	e40b97e3          	bnez	s7,1c003932 <__pi_hyper_copy_misaligned+0x3a>
1c003ae8:	545c                	lw	a5,44(s0)
1c003aea:	c3bd                	beqz	a5,1c003b50 <__pi_hyper_copy_misaligned+0x258>
1c003aec:	50b2                	lw	ra,44(sp)
1c003aee:	5422                	lw	s0,40(sp)
1c003af0:	5492                	lw	s1,36(sp)
1c003af2:	5902                	lw	s2,32(sp)
1c003af4:	49f2                	lw	s3,28(sp)
1c003af6:	4a62                	lw	s4,24(sp)
1c003af8:	4ad2                	lw	s5,20(sp)
1c003afa:	4b42                	lw	s6,16(sp)
1c003afc:	4bb2                	lw	s7,12(sp)
1c003afe:	4c22                	lw	s8,8(sp)
1c003b00:	6145                	addi	sp,sp,48
1c003b02:	8082                	ret
1c003b04:	d0f5                	beqz	s1,1c003ae8 <__pi_hyper_copy_misaligned+0x1f0>
1c003b06:	97b2                	add	a5,a5,a2
1c003b08:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003b0c:	c204b4b3          	p.bclr	s1,s1,1,0
1c003b10:	e791                	bnez	a5,1c003b1c <__pi_hyper_copy_misaligned+0x224>
1c003b12:	85aa                	mv	a1,a0
1c003b14:	4701                	li	a4,0
1c003b16:	86a6                	mv	a3,s1
1c003b18:	5008                	lw	a0,32(s0)
1c003b1a:	bde5                	j	1c003a12 <__pi_hyper_copy_misaligned+0x11a>
1c003b1c:	03044783          	lbu	a5,48(s0)
1c003b20:	0554d4b3          	p.minu	s1,s1,s5
1c003b24:	e789                	bnez	a5,1c003b2e <__pi_hyper_copy_misaligned+0x236>
1c003b26:	4701                	li	a4,0
1c003b28:	00448693          	addi	a3,s1,4
1c003b2c:	b53d                	j	1c00395a <__pi_hyper_copy_misaligned+0x62>
1c003b2e:	8626                	mv	a2,s1
1c003b30:	85da                	mv	a1,s6
1c003b32:	02040823          	sb	zero,48(s0)
1c003b36:	3979                	jal	1c0037d4 <l2_memcpy>
1c003b38:	505c                	lw	a5,36(s0)
1c003b3a:	5454                	lw	a3,44(s0)
1c003b3c:	97a6                	add	a5,a5,s1
1c003b3e:	d05c                	sw	a5,36(s0)
1c003b40:	541c                	lw	a5,40(s0)
1c003b42:	97a6                	add	a5,a5,s1
1c003b44:	409684b3          	sub	s1,a3,s1
1c003b48:	d41c                	sw	a5,40(s0)
1c003b4a:	d444                	sw	s1,44(s0)
1c003b4c:	dcd1                	beqz	s1,1c003ae8 <__pi_hyper_copy_misaligned+0x1f0>
1c003b4e:	b3d5                	j	1c003932 <__pi_hyper_copy_misaligned+0x3a>
1c003b50:	4038                	lw	a4,64(s0)
1c003b52:	df15                	beqz	a4,1c003a8e <__pi_hyper_copy_misaligned+0x196>
1c003b54:	407c                	lw	a5,68(s0)
1c003b56:	00e7ff63          	bleu	a4,a5,1c003b74 <__pi_hyper_copy_misaligned+0x27c>
1c003b5a:	8f1d                	sub	a4,a4,a5
1c003b5c:	c038                	sw	a4,64(s0)
1c003b5e:	4034                	lw	a3,64(s0)
1c003b60:	d69d                	beqz	a3,1c003a8e <__pi_hyper_copy_misaligned+0x196>
1c003b62:	5058                	lw	a4,36(s0)
1c003b64:	4430                	lw	a2,72(s0)
1c003b66:	9732                	add	a4,a4,a2
1c003b68:	8f1d                	sub	a4,a4,a5
1c003b6a:	04d7d7b3          	p.minu	a5,a5,a3
1c003b6e:	d058                	sw	a4,36(s0)
1c003b70:	d45c                	sw	a5,44(s0)
1c003b72:	b3c1                	j	1c003932 <__pi_hyper_copy_misaligned+0x3a>
1c003b74:	04042023          	sw	zero,64(s0)
1c003b78:	b7dd                	j	1c003b5e <__pi_hyper_copy_misaligned+0x266>

1c003b7a <__rt_hyper_resume_emu_task>:
  __pi_hyper_copy_misaligned(__rt_hyper_pending_emu_task);
1c003b7a:	33c02503          	lw	a0,828(zero) # 33c <__rt_hyper_pending_emu_task>
1c003b7e:	bbad                	j	1c0038f8 <__pi_hyper_copy_misaligned>

1c003b80 <__rt_hyper_resume_copy>:
  exec_pending_task();
1c003b80:	b325                	j	1c0038a8 <exec_pending_task>

1c003b82 <__rt_hyper_init>:
{
1c003b82:	1141                	addi	sp,sp,-16
  __pi_hyper_cluster_reqs_first = NULL;
1c003b84:	1c00e737          	lui	a4,0x1c00e
{
1c003b88:	c422                	sw	s0,8(sp)
1c003b8a:	c606                	sw	ra,12(sp)
  __rt_hyper_end_task = NULL;
1c003b8c:	30800793          	li	a5,776
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
1c003b90:	1c000437          	lui	s0,0x1c000
  __pi_hyper_cluster_reqs_first = NULL;
1c003b94:	e2072a23          	sw	zero,-460(a4) # 1c00de34 <__pi_hyper_cluster_reqs_first>
  __rt_hyper_pending_emu_channel = -1;
1c003b98:	577d                	li	a4,-1
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
1c003b9a:	5b240593          	addi	a1,s0,1458 # 1c0005b2 <__rt_hyper_handler>
  __rt_hyper_pending_emu_channel = -1;
1c003b9e:	d398                	sw	a4,32(a5)
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
1c003ba0:	4579                	li	a0,30
  __rt_hyper_open_count = 0;
1c003ba2:	1c00e737          	lui	a4,0x1c00e
  __rt_hyper_end_task = NULL;
1c003ba6:	0007ac23          	sw	zero,24(a5)
  __rt_hyper_current_task = NULL;
1c003baa:	0007ae23          	sw	zero,28(a5)
  __rt_hyper_pending_tasks = NULL;
1c003bae:	0207ac23          	sw	zero,56(a5)
  __rt_hyper_open_count = 0;
1c003bb2:	e2072c23          	sw	zero,-456(a4) # 1c00de38 <__rt_hyper_open_count>
  __rt_hyper_pending_emu_size = 0;
1c003bb6:	0207a623          	sw	zero,44(a5)
  __rt_hyper_pending_emu_size_2d = 0;
1c003bba:	0407a023          	sw	zero,64(a5)
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
1c003bbe:	c5efe0ef          	jal	ra,1c00201c <rt_irq_set_handler>
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_TX, __rt_hyper_handler);
1c003bc2:	5b240593          	addi	a1,s0,1458
}
1c003bc6:	4422                	lw	s0,8(sp)
1c003bc8:	40b2                	lw	ra,12(sp)
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_TX, __rt_hyper_handler);
1c003bca:	4575                	li	a0,29
}
1c003bcc:	0141                	addi	sp,sp,16
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_TX, __rt_hyper_handler);
1c003bce:	c4efe06f          	j	1c00201c <rt_irq_set_handler>

1c003bd2 <__pi_gpio_handler>:
  }
}


void __pi_gpio_handler(void *arg)
{
1c003bd2:	1141                	addi	sp,sp,-16
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTTYPE(id));
}

static inline unsigned int hal_gpio_intstatus_get()
{
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTSTATUS);
1c003bd4:	1a1017b7          	lui	a5,0x1a101
  (void) arg;

  /* Retrieve IRQ status from GPIO. Handle task if needed. */
  pi_gpio_t *gpio = &__rt_gpio[0];
  gpio->irq_status = hal_gpio_intstatus_get();
1c003bd8:	1c00e6b7          	lui	a3,0x1c00e
{
1c003bdc:	c422                	sw	s0,8(sp)
1c003bde:	4f80                	lw	s0,24(a5)
  gpio->irq_status = hal_gpio_intstatus_get();
1c003be0:	cfc68793          	addi	a5,a3,-772 # 1c00dcfc <__rt_gpio>
{
1c003be4:	c226                	sw	s1,4(sp)

  if (gpio->cb != NULL)
1c003be6:	4bc4                	lw	s1,20(a5)
{
1c003be8:	c606                	sw	ra,12(sp)
  gpio->irq_status = hal_gpio_intstatus_get();
1c003bea:	c780                	sw	s0,8(a5)
  if (gpio->cb != NULL)
1c003bec:	cc91                	beqz	s1,1c003c08 <__pi_gpio_handler+0x36>
    if (irq_mask & tmp_cb->pin_mask)
1c003bee:	409c                	lw	a5,0(s1)
1c003bf0:	8fe1                	and	a5,a5,s0
1c003bf2:	c781                	beqz	a5,1c003bfa <__pi_gpio_handler+0x28>
      tmp_cb->handler(tmp_cb->args);
1c003bf4:	40dc                	lw	a5,4(s1)
1c003bf6:	4488                	lw	a0,8(s1)
1c003bf8:	9782                	jalr	a5
    tmp_cb = tmp_cb->next;
1c003bfa:	44c4                	lw	s1,12(s1)
  while (tmp_cb != NULL)
1c003bfc:	f8ed                	bnez	s1,1c003bee <__pi_gpio_handler+0x1c>
      }
      irq_mask = irq_mask >> 1;
      pin++;
    }
  }
}
1c003bfe:	40b2                	lw	ra,12(sp)
1c003c00:	4422                	lw	s0,8(sp)
1c003c02:	4492                	lw	s1,4(sp)
1c003c04:	0141                	addi	sp,sp,16
1c003c06:	8082                	ret
1c003c08:	cfc68693          	addi	a3,a3,-772
    irq_mask = (gpio->irq_status & gpio->input_mask);
1c003c0c:	46dc                	lw	a5,12(a3)
    uint8_t pin = 0;
1c003c0e:	4701                	li	a4,0
    irq_mask = (gpio->irq_status & gpio->input_mask);
1c003c10:	8fe1                	and	a5,a5,s0
1c003c12:	01c00513          	li	a0,28
    while (irq_mask)
1c003c16:	d7e5                	beqz	a5,1c003bfe <__pi_gpio_handler+0x2c>
      if (irq_mask & 0x1)
1c003c18:	fc17b633          	p.bclr	a2,a5,30,1
1c003c1c:	c615                	beqz	a2,1c003c48 <__pi_gpio_handler+0x76>
        task = gpio->event_task[pin];
1c003c1e:	00470613          	addi	a2,a4,4
1c003c22:	060a                	slli	a2,a2,0x2
1c003c24:	9636                	add	a2,a2,a3
1c003c26:	4610                	lw	a2,8(a2)
        if (task != NULL)
1c003c28:	c205                	beqz	a2,1c003c48 <__pi_gpio_handler+0x76>
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c003c2a:	30047873          	csrrci	a6,mstatus,8
  if (sched->first) {
1c003c2e:	01c02883          	lw	a7,28(zero) # 1c <_l1_preload_size>
  event->next = NULL;
1c003c32:	00062023          	sw	zero,0(a2)
  if (sched->first) {
1c003c36:	00088e63          	beqz	a7,1c003c52 <__pi_gpio_handler+0x80>
    sched->last->next = event;
1c003c3a:	00452883          	lw	a7,4(a0)
1c003c3e:	00c8a023          	sw	a2,0(a7) # 1a102000 <__l1_end+0xa101fe0>
  sched->last = event;
1c003c42:	c150                	sw	a2,4(a0)
  __builtin_pulp_spr_write(reg, val);
1c003c44:	30081073          	csrw	mstatus,a6
      pin++;
1c003c48:	0705                	addi	a4,a4,1
      irq_mask = irq_mask >> 1;
1c003c4a:	8385                	srli	a5,a5,0x1
      pin++;
1c003c4c:	0ff77713          	andi	a4,a4,255
1c003c50:	b7d9                	j	1c003c16 <__pi_gpio_handler+0x44>
    sched->first = event;
1c003c52:	00c02e23          	sw	a2,28(zero) # 1c <_l1_preload_size>
1c003c56:	b7f5                	j	1c003c42 <__pi_gpio_handler+0x70>

1c003c58 <__rt_i2s_resume>:
  conf->pdm = 1;
  conf->dual = 0;
  conf->width = 16;
  conf->id = -1;
  conf->flags = 0;
}
1c003c58:	1c00e7b7          	lui	a5,0x1c00e
1c003c5c:	4d18                	lw	a4,24(a0)
1c003c5e:	e687a783          	lw	a5,-408(a5) # 1c00de68 <__rt_freq_domains>
1c003c62:	068416b7          	lui	a3,0x6841
1c003c66:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c003c6a:	02e7c7b3          	div	a5,a5,a4
1c003c6e:	02954703          	lbu	a4,41(a0)
1c003c72:	177d                	addi	a4,a4,-1
1c003c74:	c0874733          	p.bset	a4,a4,0,8
1c003c78:	17fd                	addi	a5,a5,-1
1c003c7a:	8785                	srai	a5,a5,0x1
1c003c7c:	07c2                	slli	a5,a5,0x10
1c003c7e:	8fd9                	or	a5,a5,a4
1c003c80:	02554703          	lbu	a4,37(a0)
1c003c84:	9736                	add	a4,a4,a3
1c003c86:	070a                	slli	a4,a4,0x2
1c003c88:	c31c                	sw	a5,0(a4)
1c003c8a:	8082                	ret

1c003c8c <__rt_i2s_setfreq_after>:
1c003c8c:	1141                	addi	sp,sp,-16
1c003c8e:	1c00e7b7          	lui	a5,0x1c00e
1c003c92:	c422                	sw	s0,8(sp)
1c003c94:	e3c7a403          	lw	s0,-452(a5) # 1c00de3c <__rt_i2s_first>
1c003c98:	c606                	sw	ra,12(sp)
1c003c9a:	e411                	bnez	s0,1c003ca6 <__rt_i2s_setfreq_after+0x1a>
1c003c9c:	40b2                	lw	ra,12(sp)
1c003c9e:	4422                	lw	s0,8(sp)
1c003ca0:	4501                	li	a0,0
1c003ca2:	0141                	addi	sp,sp,16
1c003ca4:	8082                	ret
1c003ca6:	02844783          	lbu	a5,40(s0)
1c003caa:	c399                	beqz	a5,1c003cb0 <__rt_i2s_setfreq_after+0x24>
1c003cac:	8522                	mv	a0,s0
1c003cae:	376d                	jal	1c003c58 <__rt_i2s_resume>
1c003cb0:	4c40                	lw	s0,28(s0)
1c003cb2:	b7e5                	j	1c003c9a <__rt_i2s_setfreq_after+0xe>

1c003cb4 <__rt_i2s_setfreq_before>:
1c003cb4:	1c00e7b7          	lui	a5,0x1c00e
1c003cb8:	e3c7a783          	lw	a5,-452(a5) # 1c00de3c <__rt_i2s_first>
1c003cbc:	068416b7          	lui	a3,0x6841
1c003cc0:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c003cc4:	e399                	bnez	a5,1c003cca <__rt_i2s_setfreq_before+0x16>
1c003cc6:	4501                	li	a0,0
1c003cc8:	8082                	ret
1c003cca:	0287c703          	lbu	a4,40(a5)
1c003cce:	c719                	beqz	a4,1c003cdc <__rt_i2s_setfreq_before+0x28>
1c003cd0:	0257c703          	lbu	a4,37(a5)
1c003cd4:	9736                	add	a4,a4,a3
1c003cd6:	070a                	slli	a4,a4,0x2
1c003cd8:	00072023          	sw	zero,0(a4)
1c003cdc:	4fdc                	lw	a5,28(a5)
1c003cde:	b7dd                	j	1c003cc4 <__rt_i2s_setfreq_before+0x10>

1c003ce0 <__rt_i2s_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that the I2S channels are stopped and resumed
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c003ce0:	1c0045b7          	lui	a1,0x1c004
{
1c003ce4:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c003ce6:	4601                	li	a2,0
1c003ce8:	cb458593          	addi	a1,a1,-844 # 1c003cb4 <__rt_i2s_setfreq_before>
1c003cec:	4511                	li	a0,4
{
1c003cee:	c606                	sw	ra,12(sp)
1c003cf0:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c003cf2:	c96fe0ef          	jal	ra,1c002188 <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c003cf6:	1c0045b7          	lui	a1,0x1c004
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c003cfa:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c003cfc:	4601                	li	a2,0
1c003cfe:	c8c58593          	addi	a1,a1,-884 # 1c003c8c <__rt_i2s_setfreq_after>
1c003d02:	4515                	li	a0,5
1c003d04:	c84fe0ef          	jal	ra,1c002188 <__rt_cbsys_add>
1c003d08:	8d41                	or	a0,a0,s0

  if (err) rt_fatal("Unable to initialize i2s driver\n");
1c003d0a:	cd19                	beqz	a0,1c003d28 <__rt_i2s_init+0x48>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003d0c:	01402673          	csrr	a2,uhartid
1c003d10:	1c006537          	lui	a0,0x1c006
  return (hart_id >> 5) & 0x3f;
1c003d14:	40565593          	srai	a1,a2,0x5
1c003d18:	f265b5b3          	p.bclr	a1,a1,25,6
1c003d1c:	f4563633          	p.bclr	a2,a2,26,5
1c003d20:	9bc50513          	addi	a0,a0,-1604 # 1c0059bc <__clz_tab+0x43c>
1c003d24:	25f9                	jal	1c0043f2 <printf>
1c003d26:	2d25                	jal	1c00435e <abort>
}
1c003d28:	40b2                	lw	ra,12(sp)
1c003d2a:	4422                	lw	s0,8(sp)
1c003d2c:	0141                	addi	sp,sp,16
1c003d2e:	8082                	ret

1c003d30 <__rt_himax_init>:
    .capture   = &__rt_himax_capture
};

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_himax_init()
{
  camera_isAwaked = 0;
1c003d30:	1b0017b7          	lui	a5,0x1b001
1c003d34:	ba078c23          	sb	zero,-1096(a5) # 1b000bb8 <camera_isAwaked>
}
1c003d38:	8082                	ret

1c003d3a <__rt_i2c_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_i2c_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_I2C; i++)
  {
    __rt_i2c[i].open_count = 0;
1c003d3a:	1c00e7b7          	lui	a5,0x1c00e
1c003d3e:	bac78793          	addi	a5,a5,-1108 # 1c00dbac <__rt_i2c>
1c003d42:	00078223          	sb	zero,4(a5)
1c003d46:	00078a23          	sb	zero,20(a5)
  }
}
1c003d4a:	8082                	ret

1c003d4c <__rt_rtc_init>:
}


RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_rtc_init()
{
  __rtc_handler = NULL;
1c003d4c:	35800793          	li	a5,856
1c003d50:	0207ac23          	sw	zero,56(a5)
  dev_rtc.open_count = 0;
1c003d54:	02078823          	sb	zero,48(a5)
  __rt_rtc_init_done = 0;
1c003d58:	0207aa23          	sw	zero,52(a5)
}
1c003d5c:	8082                	ret

1c003d5e <__rt_spim_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_spim_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_SPIM; i++)
  {
    __rt_spim_open_count[i] = 0;
1c003d5e:	1c00e7b7          	lui	a5,0x1c00e
1c003d62:	e4078793          	addi	a5,a5,-448 # 1c00de40 <__rt_spim_open_count>
1c003d66:	0007a023          	sw	zero,0(a5)
1c003d6a:	0007a223          	sw	zero,4(a5)
  }
}
1c003d6e:	8082                	ret

1c003d70 <__rt_io_end_of_flush>:
  if (rt_iodev() == RT_IODEV_UART)
  {
    __rt_io_start(NULL);
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
1c003d70:	1c00e7b7          	lui	a5,0x1c00e
1c003d74:	e407a623          	sw	zero,-436(a5) # 1c00de4c <__rt_io_pending_flush>
1c003d78:	00052c23          	sw	zero,24(a0)
1c003d7c:	8082                	ret

1c003d7e <__rt_io_uart_wait_req>:
1c003d7e:	1141                	addi	sp,sp,-16
1c003d80:	c226                	sw	s1,4(sp)
1c003d82:	84aa                	mv	s1,a0
1c003d84:	c606                	sw	ra,12(sp)
1c003d86:	c422                	sw	s0,8(sp)
1c003d88:	c04a                	sw	s2,0(sp)
1c003d8a:	30047973          	csrrci	s2,mstatus,8
1c003d8e:	1c00e437          	lui	s0,0x1c00e
1c003d92:	e4840413          	addi	s0,s0,-440 # 1c00de48 <__rt_io_event_current>
1c003d96:	4008                	lw	a0,0(s0)
1c003d98:	c509                	beqz	a0,1c003da2 <__rt_io_uart_wait_req+0x24>
1c003d9a:	96bfe0ef          	jal	ra,1c002704 <rt_event_wait>
1c003d9e:	00042023          	sw	zero,0(s0)
1c003da2:	4785                	li	a5,1
1c003da4:	08f48023          	sb	a5,128(s1)
1c003da8:	0814c783          	lbu	a5,129(s1)
1c003dac:	00201737          	lui	a4,0x201
1c003db0:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c003db4:	04078793          	addi	a5,a5,64
1c003db8:	07da                	slli	a5,a5,0x16
1c003dba:	0007e723          	p.sw	zero,a4(a5)
1c003dbe:	30091073          	csrw	mstatus,s2
1c003dc2:	40b2                	lw	ra,12(sp)
1c003dc4:	4422                	lw	s0,8(sp)
1c003dc6:	4492                	lw	s1,4(sp)
1c003dc8:	4902                	lw	s2,0(sp)
1c003dca:	0141                	addi	sp,sp,16
1c003dcc:	8082                	ret

1c003dce <__rt_do_putc_host>:
1c003dce:	1c00e737          	lui	a4,0x1c00e
1c003dd2:	e5070793          	addi	a5,a4,-432 # 1c00de50 <__rt_putc_host_buffer_index>
1c003dd6:	4390                	lw	a2,0(a5)
1c003dd8:	e5070713          	addi	a4,a4,-432
1c003ddc:	00160693          	addi	a3,a2,1
1c003de0:	c394                	sw	a3,0(a5)
1c003de2:	1c00e7b7          	lui	a5,0x1c00e
1c003de6:	bcc78593          	addi	a1,a5,-1076 # 1c00dbcc <__rt_putc_host_buffer>
1c003dea:	00a5c623          	p.sb	a0,a2(a1)
1c003dee:	07f00593          	li	a1,127
1c003df2:	bcc78613          	addi	a2,a5,-1076
1c003df6:	00b68463          	beq	a3,a1,1c003dfe <__rt_do_putc_host+0x30>
1c003dfa:	00a53963          	p.bneimm	a0,10,1c003e0c <__rt_do_putc_host+0x3e>
1c003dfe:	bcc78513          	addi	a0,a5,-1076
1c003e02:	000646a3          	p.sb	zero,a3(a2)
1c003e06:	00072023          	sw	zero,0(a4)
1c003e0a:	abf1                	j	1c0043e6 <semihost_write0>
1c003e0c:	8082                	ret

1c003e0e <__rt_io_start>:
1c003e0e:	1101                	addi	sp,sp,-32
1c003e10:	0028                	addi	a0,sp,8
1c003e12:	ce06                	sw	ra,28(sp)
1c003e14:	cc22                	sw	s0,24(sp)
1c003e16:	324010ef          	jal	ra,1c00513a <rt_uart_conf_init>
1c003e1a:	4585                	li	a1,1
1c003e1c:	4501                	li	a0,0
1c003e1e:	f84fe0ef          	jal	ra,1c0025a2 <rt_event_alloc>
1c003e22:	547d                	li	s0,-1
1c003e24:	ed0d                	bnez	a0,1c003e5e <__rt_io_start+0x50>
1c003e26:	1c0067b7          	lui	a5,0x1c006
1c003e2a:	bc87a783          	lw	a5,-1080(a5) # 1c005bc8 <__rt_iodev_uart_baudrate>
1c003e2e:	842a                	mv	s0,a0
1c003e30:	1c00e537          	lui	a0,0x1c00e
1c003e34:	01c00593          	li	a1,28
1c003e38:	d9450513          	addi	a0,a0,-620 # 1c00dd94 <__rt_io_event>
1c003e3c:	c43e                	sw	a5,8(sp)
1c003e3e:	f24fe0ef          	jal	ra,1c002562 <__rt_event_init>
1c003e42:	1c00e7b7          	lui	a5,0x1c00e
1c003e46:	e287a503          	lw	a0,-472(a5) # 1c00de28 <__rt_iodev_uart_channel>
1c003e4a:	4681                	li	a3,0
1c003e4c:	4601                	li	a2,0
1c003e4e:	002c                	addi	a1,sp,8
1c003e50:	0511                	addi	a0,a0,4
1c003e52:	2f8010ef          	jal	ra,1c00514a <__rt_uart_open>
1c003e56:	1c00e7b7          	lui	a5,0x1c00e
1c003e5a:	e4a7aa23          	sw	a0,-428(a5) # 1c00de54 <_rt_io_uart>
1c003e5e:	8522                	mv	a0,s0
1c003e60:	40f2                	lw	ra,28(sp)
1c003e62:	4462                	lw	s0,24(sp)
1c003e64:	6105                	addi	sp,sp,32
1c003e66:	8082                	ret

1c003e68 <rt_event_execute.isra.4.constprop.12>:
1c003e68:	1141                	addi	sp,sp,-16
1c003e6a:	c606                	sw	ra,12(sp)
1c003e6c:	c422                	sw	s0,8(sp)
1c003e6e:	30047473          	csrrci	s0,mstatus,8
1c003e72:	4585                	li	a1,1
1c003e74:	01c00513          	li	a0,28
1c003e78:	ffefe0ef          	jal	ra,1c002676 <__rt_event_execute>
1c003e7c:	30041073          	csrw	mstatus,s0
1c003e80:	40b2                	lw	ra,12(sp)
1c003e82:	4422                	lw	s0,8(sp)
1c003e84:	0141                	addi	sp,sp,16
1c003e86:	8082                	ret

1c003e88 <__rt_io_lock>:
1c003e88:	1c0067b7          	lui	a5,0x1c006
1c003e8c:	b107a783          	lw	a5,-1264(a5) # 1c005b10 <__hal_debug_struct+0x10>
1c003e90:	cf81                	beqz	a5,1c003ea8 <__rt_io_lock+0x20>
1c003e92:	1c00e7b7          	lui	a5,0x1c00e
1c003e96:	e547a783          	lw	a5,-428(a5) # 1c00de54 <_rt_io_uart>
1c003e9a:	e799                	bnez	a5,1c003ea8 <__rt_io_lock+0x20>
1c003e9c:	1c00e7b7          	lui	a5,0x1c00e
1c003ea0:	e247a783          	lw	a5,-476(a5) # 1c00de24 <__rt_iodev>
1c003ea4:	0427b963          	p.bneimm	a5,2,1c003ef6 <__rt_io_lock+0x6e>
1c003ea8:	7135                	addi	sp,sp,-160
1c003eaa:	014027f3          	csrr	a5,uhartid
1c003eae:	cf06                	sw	ra,156(sp)
1c003eb0:	ca5797b3          	p.extractu	a5,a5,5,5
1c003eb4:	02000713          	li	a4,32
1c003eb8:	1b001537          	lui	a0,0x1b001
1c003ebc:	00e79963          	bne	a5,a4,1c003ece <__rt_io_lock+0x46>
1c003ec0:	bbc50513          	addi	a0,a0,-1092 # 1b000bbc <__rt_io_fc_lock>
1c003ec4:	b54fe0ef          	jal	ra,1c002218 <__rt_fc_lock>
1c003ec8:	40fa                	lw	ra,156(sp)
1c003eca:	610d                	addi	sp,sp,160
1c003ecc:	8082                	ret
1c003ece:	004c                	addi	a1,sp,4
1c003ed0:	bbc50513          	addi	a0,a0,-1092
1c003ed4:	baafe0ef          	jal	ra,1c00227e <__rt_fc_cluster_lock>
1c003ed8:	4689                	li	a3,2
1c003eda:	00204737          	lui	a4,0x204
1c003ede:	08c14783          	lbu	a5,140(sp)
1c003ee2:	0ff7f793          	andi	a5,a5,255
1c003ee6:	f3ed                	bnez	a5,1c003ec8 <__rt_io_lock+0x40>
1c003ee8:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c003eec:	03c76783          	p.elw	a5,60(a4)
1c003ef0:	00d72223          	sw	a3,4(a4)
1c003ef4:	b7ed                	j	1c003ede <__rt_io_lock+0x56>
1c003ef6:	8082                	ret

1c003ef8 <__rt_putc_host_cluster_req>:
1c003ef8:	1141                	addi	sp,sp,-16
1c003efa:	c422                	sw	s0,8(sp)
1c003efc:	c606                	sw	ra,12(sp)
1c003efe:	842a                	mv	s0,a0
1c003f00:	08954503          	lbu	a0,137(a0)
1c003f04:	35e9                	jal	1c003dce <__rt_do_putc_host>
1c003f06:	08844783          	lbu	a5,136(s0)
1c003f0a:	4705                	li	a4,1
1c003f0c:	08e42223          	sw	a4,132(s0)
1c003f10:	00201737          	lui	a4,0x201
1c003f14:	40b2                	lw	ra,12(sp)
1c003f16:	4422                	lw	s0,8(sp)
1c003f18:	04078793          	addi	a5,a5,64
1c003f1c:	07da                	slli	a5,a5,0x16
1c003f1e:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c003f22:	0007e723          	p.sw	zero,a4(a5)
1c003f26:	0141                	addi	sp,sp,16
1c003f28:	8082                	ret

1c003f2a <__rt_io_unlock>:
1c003f2a:	1c0067b7          	lui	a5,0x1c006
1c003f2e:	b107a783          	lw	a5,-1264(a5) # 1c005b10 <__hal_debug_struct+0x10>
1c003f32:	cf81                	beqz	a5,1c003f4a <__rt_io_unlock+0x20>
1c003f34:	1c00e7b7          	lui	a5,0x1c00e
1c003f38:	e547a783          	lw	a5,-428(a5) # 1c00de54 <_rt_io_uart>
1c003f3c:	e799                	bnez	a5,1c003f4a <__rt_io_unlock+0x20>
1c003f3e:	1c00e7b7          	lui	a5,0x1c00e
1c003f42:	e247a783          	lw	a5,-476(a5) # 1c00de24 <__rt_iodev>
1c003f46:	0427b963          	p.bneimm	a5,2,1c003f98 <__rt_io_unlock+0x6e>
1c003f4a:	7135                	addi	sp,sp,-160
1c003f4c:	014027f3          	csrr	a5,uhartid
1c003f50:	cf06                	sw	ra,156(sp)
1c003f52:	ca5797b3          	p.extractu	a5,a5,5,5
1c003f56:	02000713          	li	a4,32
1c003f5a:	1b001537          	lui	a0,0x1b001
1c003f5e:	00e79963          	bne	a5,a4,1c003f70 <__rt_io_unlock+0x46>
1c003f62:	bbc50513          	addi	a0,a0,-1092 # 1b000bbc <__rt_io_fc_lock>
1c003f66:	ae4fe0ef          	jal	ra,1c00224a <__rt_fc_unlock>
1c003f6a:	40fa                	lw	ra,156(sp)
1c003f6c:	610d                	addi	sp,sp,160
1c003f6e:	8082                	ret
1c003f70:	004c                	addi	a1,sp,4
1c003f72:	bbc50513          	addi	a0,a0,-1092
1c003f76:	b40fe0ef          	jal	ra,1c0022b6 <__rt_fc_cluster_unlock>
1c003f7a:	4689                	li	a3,2
1c003f7c:	00204737          	lui	a4,0x204
1c003f80:	08c14783          	lbu	a5,140(sp)
1c003f84:	0ff7f793          	andi	a5,a5,255
1c003f88:	f3ed                	bnez	a5,1c003f6a <__rt_io_unlock+0x40>
1c003f8a:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c003f8e:	03c76783          	p.elw	a5,60(a4)
1c003f92:	00d72223          	sw	a3,4(a4)
1c003f96:	b7ed                	j	1c003f80 <__rt_io_unlock+0x56>
1c003f98:	8082                	ret

1c003f9a <__rt_io_uart_flush.constprop.11>:
1c003f9a:	7171                	addi	sp,sp,-176
1c003f9c:	d522                	sw	s0,168(sp)
1c003f9e:	d706                	sw	ra,172(sp)
1c003fa0:	d326                	sw	s1,164(sp)
1c003fa2:	d14a                	sw	s2,160(sp)
1c003fa4:	cf4e                	sw	s3,156(sp)
1c003fa6:	cd52                	sw	s4,152(sp)
1c003fa8:	1c00e437          	lui	s0,0x1c00e
1c003fac:	e4c42783          	lw	a5,-436(s0) # 1c00de4c <__rt_io_pending_flush>
1c003fb0:	e4c40993          	addi	s3,s0,-436
1c003fb4:	ebbd                	bnez	a5,1c00402a <__rt_io_uart_flush.constprop.11+0x90>
1c003fb6:	1c006637          	lui	a2,0x1c006
1c003fba:	b0060793          	addi	a5,a2,-1280 # 1c005b00 <__hal_debug_struct>
1c003fbe:	4f80                	lw	s0,24(a5)
1c003fc0:	b0060a13          	addi	s4,a2,-1280
1c003fc4:	c839                	beqz	s0,1c00401a <__rt_io_uart_flush.constprop.11+0x80>
1c003fc6:	1c00e737          	lui	a4,0x1c00e
1c003fca:	014027f3          	csrr	a5,uhartid
1c003fce:	e5472483          	lw	s1,-428(a4) # 1c00de54 <_rt_io_uart>
1c003fd2:	ca5797b3          	p.extractu	a5,a5,5,5
1c003fd6:	02000713          	li	a4,32
1c003fda:	1c006937          	lui	s2,0x1c006
1c003fde:	04e79c63          	bne	a5,a4,1c004036 <__rt_io_uart_flush.constprop.11+0x9c>
1c003fe2:	1c0045b7          	lui	a1,0x1c004
1c003fe6:	4785                	li	a5,1
1c003fe8:	b0060613          	addi	a2,a2,-1280
1c003fec:	d7058593          	addi	a1,a1,-656 # 1c003d70 <__rt_io_end_of_flush>
1c003ff0:	4501                	li	a0,0
1c003ff2:	00f9a023          	sw	a5,0(s3)
1c003ff6:	e20fe0ef          	jal	ra,1c002616 <rt_event_get>
1c003ffa:	40cc                	lw	a1,4(s1)
1c003ffc:	87aa                	mv	a5,a0
1c003ffe:	4701                	li	a4,0
1c004000:	0586                	slli	a1,a1,0x1
1c004002:	86a2                	mv	a3,s0
1c004004:	b1c90613          	addi	a2,s2,-1252 # 1c005b1c <__hal_debug_struct+0x1c>
1c004008:	0585                	addi	a1,a1,1
1c00400a:	4501                	li	a0,0
1c00400c:	afffe0ef          	jal	ra,1c002b0a <rt_periph_copy>
1c004010:	3f29                	jal	1c003f2a <__rt_io_unlock>
1c004012:	0009a783          	lw	a5,0(s3)
1c004016:	ef91                	bnez	a5,1c004032 <__rt_io_uart_flush.constprop.11+0x98>
1c004018:	3d85                	jal	1c003e88 <__rt_io_lock>
1c00401a:	50ba                	lw	ra,172(sp)
1c00401c:	542a                	lw	s0,168(sp)
1c00401e:	549a                	lw	s1,164(sp)
1c004020:	590a                	lw	s2,160(sp)
1c004022:	49fa                	lw	s3,156(sp)
1c004024:	4a6a                	lw	s4,152(sp)
1c004026:	614d                	addi	sp,sp,176
1c004028:	8082                	ret
1c00402a:	3701                	jal	1c003f2a <__rt_io_unlock>
1c00402c:	3d35                	jal	1c003e68 <rt_event_execute.isra.4.constprop.12>
1c00402e:	3da9                	jal	1c003e88 <__rt_io_lock>
1c004030:	bfb5                	j	1c003fac <__rt_io_uart_flush.constprop.11+0x12>
1c004032:	3d1d                	jal	1c003e68 <rt_event_execute.isra.4.constprop.12>
1c004034:	bff9                	j	1c004012 <__rt_io_uart_flush.constprop.11+0x78>
1c004036:	868a                	mv	a3,sp
1c004038:	8622                	mv	a2,s0
1c00403a:	b1c90593          	addi	a1,s2,-1252
1c00403e:	8526                	mv	a0,s1
1c004040:	1de010ef          	jal	ra,1c00521e <rt_uart_cluster_write>
1c004044:	4689                	li	a3,2
1c004046:	00204737          	lui	a4,0x204
1c00404a:	08c14783          	lbu	a5,140(sp)
1c00404e:	0ff7f793          	andi	a5,a5,255
1c004052:	c781                	beqz	a5,1c00405a <__rt_io_uart_flush.constprop.11+0xc0>
1c004054:	000a2c23          	sw	zero,24(s4)
1c004058:	b7c9                	j	1c00401a <__rt_io_uart_flush.constprop.11+0x80>
1c00405a:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c00405e:	03c76783          	p.elw	a5,60(a4)
1c004062:	00d72223          	sw	a3,4(a4)
1c004066:	b7d5                	j	1c00404a <__rt_io_uart_flush.constprop.11+0xb0>

1c004068 <__rt_io_uart_wait_pending>:
1c004068:	7135                	addi	sp,sp,-160
1c00406a:	cd22                	sw	s0,152(sp)
1c00406c:	cf06                	sw	ra,156(sp)
1c00406e:	1c00e437          	lui	s0,0x1c00e
1c004072:	e4c42783          	lw	a5,-436(s0) # 1c00de4c <__rt_io_pending_flush>
1c004076:	eb85                	bnez	a5,1c0040a6 <__rt_io_uart_wait_pending+0x3e>
1c004078:	1c00e437          	lui	s0,0x1c00e
1c00407c:	e4840413          	addi	s0,s0,-440 # 1c00de48 <__rt_io_event_current>
1c004080:	4008                	lw	a0,0(s0)
1c004082:	cd11                	beqz	a0,1c00409e <__rt_io_uart_wait_pending+0x36>
1c004084:	014027f3          	csrr	a5,uhartid
1c004088:	8795                	srai	a5,a5,0x5
1c00408a:	f267b7b3          	p.bclr	a5,a5,25,6
1c00408e:	02000713          	li	a4,32
1c004092:	00e79e63          	bne	a5,a4,1c0040ae <__rt_io_uart_wait_pending+0x46>
1c004096:	e6efe0ef          	jal	ra,1c002704 <rt_event_wait>
1c00409a:	00042023          	sw	zero,0(s0)
1c00409e:	40fa                	lw	ra,156(sp)
1c0040a0:	446a                	lw	s0,152(sp)
1c0040a2:	610d                	addi	sp,sp,160
1c0040a4:	8082                	ret
1c0040a6:	3551                	jal	1c003f2a <__rt_io_unlock>
1c0040a8:	33c1                	jal	1c003e68 <rt_event_execute.isra.4.constprop.12>
1c0040aa:	3bf9                	jal	1c003e88 <__rt_io_lock>
1c0040ac:	b7d9                	j	1c004072 <__rt_io_uart_wait_pending+0xa>
1c0040ae:	08f106a3          	sb	a5,141(sp)
1c0040b2:	1c0047b7          	lui	a5,0x1c004
1c0040b6:	d7e78793          	addi	a5,a5,-642 # 1c003d7e <__rt_io_uart_wait_req>
1c0040ba:	4705                	li	a4,1
1c0040bc:	c83e                	sw	a5,16(sp)
1c0040be:	0068                	addi	a0,sp,12
1c0040c0:	1c00e7b7          	lui	a5,0x1c00e
1c0040c4:	dae7ac23          	sw	a4,-584(a5) # 1c00ddb8 <__rt_io_event+0x24>
1c0040c8:	08010623          	sb	zero,140(sp)
1c0040cc:	d802                	sw	zero,48(sp)
1c0040ce:	da02                	sw	zero,52(sp)
1c0040d0:	ca2a                	sw	a0,20(sp)
1c0040d2:	bc0ff0ef          	jal	ra,1c003492 <__rt_cluster_push_fc_event>
1c0040d6:	4689                	li	a3,2
1c0040d8:	00204737          	lui	a4,0x204
1c0040dc:	08c14783          	lbu	a5,140(sp)
1c0040e0:	0ff7f793          	andi	a5,a5,255
1c0040e4:	ffcd                	bnez	a5,1c00409e <__rt_io_uart_wait_pending+0x36>
1c0040e6:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c0040ea:	03c76783          	p.elw	a5,60(a4)
1c0040ee:	00d72223          	sw	a3,4(a4)
1c0040f2:	b7ed                	j	1c0040dc <__rt_io_uart_wait_pending+0x74>

1c0040f4 <__rt_io_stop>:
1c0040f4:	1141                	addi	sp,sp,-16
1c0040f6:	c422                	sw	s0,8(sp)
1c0040f8:	1c00e437          	lui	s0,0x1c00e
1c0040fc:	c606                	sw	ra,12(sp)
1c0040fe:	e5440413          	addi	s0,s0,-428 # 1c00de54 <_rt_io_uart>
1c004102:	379d                	jal	1c004068 <__rt_io_uart_wait_pending>
1c004104:	4008                	lw	a0,0(s0)
1c004106:	4581                	li	a1,0
1c004108:	0ca010ef          	jal	ra,1c0051d2 <rt_uart_close>
1c00410c:	40b2                	lw	ra,12(sp)
1c00410e:	00042023          	sw	zero,0(s0)
1c004112:	4422                	lw	s0,8(sp)
1c004114:	4501                	li	a0,0
1c004116:	0141                	addi	sp,sp,16
1c004118:	8082                	ret

1c00411a <memset>:
1c00411a:	962a                	add	a2,a2,a0
1c00411c:	87aa                	mv	a5,a0
1c00411e:	00c79363          	bne	a5,a2,1c004124 <memset+0xa>
1c004122:	8082                	ret
1c004124:	00b780ab          	p.sb	a1,1(a5!)
1c004128:	bfdd                	j	1c00411e <memset+0x4>

1c00412a <strchr>:
1c00412a:	0ff5f593          	andi	a1,a1,255
1c00412e:	00054703          	lbu	a4,0(a0)
1c004132:	87aa                	mv	a5,a0
1c004134:	0505                	addi	a0,a0,1
1c004136:	00b70563          	beq	a4,a1,1c004140 <strchr+0x16>
1c00413a:	fb75                	bnez	a4,1c00412e <strchr+0x4>
1c00413c:	c191                	beqz	a1,1c004140 <strchr+0x16>
1c00413e:	4781                	li	a5,0
1c004140:	853e                	mv	a0,a5
1c004142:	8082                	ret

1c004144 <__rt_putc_debug_bridge>:
1c004144:	1141                	addi	sp,sp,-16
1c004146:	c422                	sw	s0,8(sp)
1c004148:	1c006437          	lui	s0,0x1c006
1c00414c:	c226                	sw	s1,4(sp)
1c00414e:	c606                	sw	ra,12(sp)
1c004150:	84aa                	mv	s1,a0
1c004152:	b0040413          	addi	s0,s0,-1280 # 1c005b00 <__hal_debug_struct>
1c004156:	485c                	lw	a5,20(s0)
1c004158:	c791                	beqz	a5,1c004164 <__rt_putc_debug_bridge+0x20>
1c00415a:	06400513          	li	a0,100
1c00415e:	811fe0ef          	jal	ra,1c00296e <rt_time_wait_us>
1c004162:	bfd5                	j	1c004156 <__rt_putc_debug_bridge+0x12>
1c004164:	4c1c                	lw	a5,24(s0)
1c004166:	00178713          	addi	a4,a5,1
1c00416a:	97a2                	add	a5,a5,s0
1c00416c:	00978e23          	sb	s1,28(a5)
1c004170:	cc18                	sw	a4,24(s0)
1c004172:	4c14                	lw	a3,24(s0)
1c004174:	08000793          	li	a5,128
1c004178:	00f68463          	beq	a3,a5,1c004180 <__rt_putc_debug_bridge+0x3c>
1c00417c:	00a4b663          	p.bneimm	s1,10,1c004188 <__rt_putc_debug_bridge+0x44>
1c004180:	c701                	beqz	a4,1c004188 <__rt_putc_debug_bridge+0x44>
1c004182:	c858                	sw	a4,20(s0)
1c004184:	00042c23          	sw	zero,24(s0)
1c004188:	4c1c                	lw	a5,24(s0)
1c00418a:	e799                	bnez	a5,1c004198 <__rt_putc_debug_bridge+0x54>
1c00418c:	4422                	lw	s0,8(sp)
1c00418e:	40b2                	lw	ra,12(sp)
1c004190:	4492                	lw	s1,4(sp)
1c004192:	0141                	addi	sp,sp,16
1c004194:	af2fe06f          	j	1c002486 <__rt_bridge_printf_flush>
1c004198:	40b2                	lw	ra,12(sp)
1c00419a:	4422                	lw	s0,8(sp)
1c00419c:	4492                	lw	s1,4(sp)
1c00419e:	0141                	addi	sp,sp,16
1c0041a0:	8082                	ret

1c0041a2 <__rt_putc_uart>:
1c0041a2:	1101                	addi	sp,sp,-32
1c0041a4:	c62a                	sw	a0,12(sp)
1c0041a6:	ce06                	sw	ra,28(sp)
1c0041a8:	35c1                	jal	1c004068 <__rt_io_uart_wait_pending>
1c0041aa:	1c0067b7          	lui	a5,0x1c006
1c0041ae:	b0078793          	addi	a5,a5,-1280 # 1c005b00 <__hal_debug_struct>
1c0041b2:	4f94                	lw	a3,24(a5)
1c0041b4:	4532                	lw	a0,12(sp)
1c0041b6:	00168713          	addi	a4,a3,1
1c0041ba:	cf98                	sw	a4,24(a5)
1c0041bc:	97b6                	add	a5,a5,a3
1c0041be:	00a78e23          	sb	a0,28(a5)
1c0041c2:	08000793          	li	a5,128
1c0041c6:	00f70463          	beq	a4,a5,1c0041ce <__rt_putc_uart+0x2c>
1c0041ca:	00a53563          	p.bneimm	a0,10,1c0041d4 <__rt_putc_uart+0x32>
1c0041ce:	40f2                	lw	ra,28(sp)
1c0041d0:	6105                	addi	sp,sp,32
1c0041d2:	b3e1                	j	1c003f9a <__rt_io_uart_flush.constprop.11>
1c0041d4:	40f2                	lw	ra,28(sp)
1c0041d6:	6105                	addi	sp,sp,32
1c0041d8:	8082                	ret

1c0041da <tfp_putc.isra.9>:
1c0041da:	1c00e7b7          	lui	a5,0x1c00e
1c0041de:	e247a783          	lw	a5,-476(a5) # 1c00de24 <__rt_iodev>
1c0041e2:	7135                	addi	sp,sp,-160
1c0041e4:	cf06                	sw	ra,156(sp)
1c0041e6:	0427bf63          	p.bneimm	a5,2,1c004244 <tfp_putc.isra.9+0x6a>
1c0041ea:	014027f3          	csrr	a5,uhartid
1c0041ee:	8795                	srai	a5,a5,0x5
1c0041f0:	f267b7b3          	p.bclr	a5,a5,25,6
1c0041f4:	02000713          	li	a4,32
1c0041f8:	00e79763          	bne	a5,a4,1c004206 <tfp_putc.isra.9+0x2c>
1c0041fc:	bd3ff0ef          	jal	ra,1c003dce <__rt_do_putc_host>
1c004200:	40fa                	lw	ra,156(sp)
1c004202:	610d                	addi	sp,sp,160
1c004204:	8082                	ret
1c004206:	08f10623          	sb	a5,140(sp)
1c00420a:	1c0047b7          	lui	a5,0x1c004
1c00420e:	4705                	li	a4,1
1c004210:	ef878793          	addi	a5,a5,-264 # 1c003ef8 <__rt_putc_host_cluster_req>
1c004214:	08a106a3          	sb	a0,141(sp)
1c004218:	0048                	addi	a0,sp,4
1c00421a:	d63a                	sw	a4,44(sp)
1c00421c:	c43e                	sw	a5,8(sp)
1c00421e:	c502                	sw	zero,136(sp)
1c004220:	ce02                	sw	zero,28(sp)
1c004222:	c62a                	sw	a0,12(sp)
1c004224:	00010c23          	sb	zero,24(sp)
1c004228:	a6aff0ef          	jal	ra,1c003492 <__rt_cluster_push_fc_event>
1c00422c:	4709                	li	a4,2
1c00422e:	002047b7          	lui	a5,0x204
1c004232:	46aa                	lw	a3,136(sp)
1c004234:	f6f1                	bnez	a3,1c004200 <tfp_putc.isra.9+0x26>
1c004236:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c00423a:	03c7e683          	p.elw	a3,60(a5)
1c00423e:	00e7a223          	sw	a4,4(a5)
1c004242:	bfc5                	j	1c004232 <tfp_putc.isra.9+0x58>
1c004244:	1c00e7b7          	lui	a5,0x1c00e
1c004248:	e547a783          	lw	a5,-428(a5) # 1c00de54 <_rt_io_uart>
1c00424c:	c399                	beqz	a5,1c004252 <tfp_putc.isra.9+0x78>
1c00424e:	3f91                	jal	1c0041a2 <__rt_putc_uart>
1c004250:	bf45                	j	1c004200 <tfp_putc.isra.9+0x26>
1c004252:	1c0067b7          	lui	a5,0x1c006
1c004256:	b107a783          	lw	a5,-1264(a5) # 1c005b10 <__hal_debug_struct+0x10>
1c00425a:	c395                	beqz	a5,1c00427e <tfp_putc.isra.9+0xa4>
1c00425c:	014027f3          	csrr	a5,uhartid
1c004260:	00379713          	slli	a4,a5,0x3
1c004264:	1a1106b7          	lui	a3,0x1a110
1c004268:	ee873733          	p.bclr	a4,a4,23,8
1c00426c:	9736                	add	a4,a4,a3
1c00426e:	6689                	lui	a3,0x2
1c004270:	078a                	slli	a5,a5,0x2
1c004272:	f8068693          	addi	a3,a3,-128 # 1f80 <__rt_stack_size+0x1780>
1c004276:	8ff5                	and	a5,a5,a3
1c004278:	00a767a3          	p.sw	a0,a5(a4)
1c00427c:	b751                	j	1c004200 <tfp_putc.isra.9+0x26>
1c00427e:	35d9                	jal	1c004144 <__rt_putc_debug_bridge>
1c004280:	b741                	j	1c004200 <tfp_putc.isra.9+0x26>

1c004282 <puts>:
1c004282:	1141                	addi	sp,sp,-16
1c004284:	c422                	sw	s0,8(sp)
1c004286:	c606                	sw	ra,12(sp)
1c004288:	842a                	mv	s0,a0
1c00428a:	bffff0ef          	jal	ra,1c003e88 <__rt_io_lock>
1c00428e:	0014450b          	p.lbu	a0,1(s0!)
1c004292:	c119                	beqz	a0,1c004298 <puts+0x16>
1c004294:	3799                	jal	1c0041da <tfp_putc.isra.9>
1c004296:	bfe5                	j	1c00428e <puts+0xc>
1c004298:	4529                	li	a0,10
1c00429a:	3781                	jal	1c0041da <tfp_putc.isra.9>
1c00429c:	c8fff0ef          	jal	ra,1c003f2a <__rt_io_unlock>
1c0042a0:	40b2                	lw	ra,12(sp)
1c0042a2:	4422                	lw	s0,8(sp)
1c0042a4:	4501                	li	a0,0
1c0042a6:	0141                	addi	sp,sp,16
1c0042a8:	8082                	ret

1c0042aa <fputc_locked>:
1c0042aa:	1141                	addi	sp,sp,-16
1c0042ac:	c422                	sw	s0,8(sp)
1c0042ae:	842a                	mv	s0,a0
1c0042b0:	0ff57513          	andi	a0,a0,255
1c0042b4:	c606                	sw	ra,12(sp)
1c0042b6:	3715                	jal	1c0041da <tfp_putc.isra.9>
1c0042b8:	8522                	mv	a0,s0
1c0042ba:	40b2                	lw	ra,12(sp)
1c0042bc:	4422                	lw	s0,8(sp)
1c0042be:	0141                	addi	sp,sp,16
1c0042c0:	8082                	ret

1c0042c2 <_prf_locked>:
1c0042c2:	1101                	addi	sp,sp,-32
1c0042c4:	ce06                	sw	ra,28(sp)
1c0042c6:	c02a                	sw	a0,0(sp)
1c0042c8:	c62e                	sw	a1,12(sp)
1c0042ca:	c432                	sw	a2,8(sp)
1c0042cc:	c236                	sw	a3,4(sp)
1c0042ce:	bbbff0ef          	jal	ra,1c003e88 <__rt_io_lock>
1c0042d2:	4692                	lw	a3,4(sp)
1c0042d4:	4622                	lw	a2,8(sp)
1c0042d6:	45b2                	lw	a1,12(sp)
1c0042d8:	4502                	lw	a0,0(sp)
1c0042da:	24b5                	jal	1c004546 <_prf>
1c0042dc:	c02a                	sw	a0,0(sp)
1c0042de:	c4dff0ef          	jal	ra,1c003f2a <__rt_io_unlock>
1c0042e2:	40f2                	lw	ra,28(sp)
1c0042e4:	4502                	lw	a0,0(sp)
1c0042e6:	6105                	addi	sp,sp,32
1c0042e8:	8082                	ret

1c0042ea <exit>:
1c0042ea:	1101                	addi	sp,sp,-32
1c0042ec:	cc22                	sw	s0,24(sp)
1c0042ee:	c84a                	sw	s2,16(sp)
1c0042f0:	c62a                	sw	a0,12(sp)
1c0042f2:	ce06                	sw	ra,28(sp)
1c0042f4:	ca26                	sw	s1,20(sp)
1c0042f6:	cfbfd0ef          	jal	ra,1c001ff0 <__rt_deinit>
1c0042fa:	4532                	lw	a0,12(sp)
1c0042fc:	1a104437          	lui	s0,0x1a104
1c004300:	0a040793          	addi	a5,s0,160 # 1a1040a0 <__l1_end+0xa104080>
1c004304:	c1f54933          	p.bset	s2,a0,0,31
1c004308:	0127a023          	sw	s2,0(a5)
1c00430c:	1c00e7b7          	lui	a5,0x1c00e
1c004310:	e247a783          	lw	a5,-476(a5) # 1c00de24 <__rt_iodev>
1c004314:	0027be63          	p.bneimm	a5,2,1c004330 <exit+0x46>
1c004318:	c519                	beqz	a0,1c004326 <exit+0x3c>
1c00431a:	00020537          	lui	a0,0x20
1c00431e:	02350513          	addi	a0,a0,35 # 20023 <__L1Cl+0x10023>
1c004322:	20e9                	jal	1c0043ec <semihost_exit>
1c004324:	a001                	j	1c004324 <exit+0x3a>
1c004326:	00020537          	lui	a0,0x20
1c00432a:	02650513          	addi	a0,a0,38 # 20026 <__L1Cl+0x10026>
1c00432e:	bfd5                	j	1c004322 <exit+0x38>
1c004330:	1c0064b7          	lui	s1,0x1c006
1c004334:	b0048493          	addi	s1,s1,-1280 # 1c005b00 <__hal_debug_struct>
1c004338:	94efe0ef          	jal	ra,1c002486 <__rt_bridge_printf_flush>
1c00433c:	0124a623          	sw	s2,12(s1)
1c004340:	908fe0ef          	jal	ra,1c002448 <__rt_bridge_send_notif>
1c004344:	449c                	lw	a5,8(s1)
1c004346:	dff9                	beqz	a5,1c004324 <exit+0x3a>
1c004348:	07440413          	addi	s0,s0,116
1c00434c:	401c                	lw	a5,0(s0)
1c00434e:	83a5                	srli	a5,a5,0x9
1c004350:	f837b7b3          	p.bclr	a5,a5,28,3
1c004354:	fe77bce3          	p.bneimm	a5,7,1c00434c <exit+0x62>
1c004358:	910fe0ef          	jal	ra,1c002468 <__rt_bridge_clear_notif>
1c00435c:	b7e1                	j	1c004324 <exit+0x3a>

1c00435e <abort>:
1c00435e:	1141                	addi	sp,sp,-16
1c004360:	557d                	li	a0,-1
1c004362:	c606                	sw	ra,12(sp)
1c004364:	3759                	jal	1c0042ea <exit>

1c004366 <__rt_io_init>:
#endif
}

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_io_init()
{
  __rt_putc_host_buffer_index = 0;
1c004366:	1c00e7b7          	lui	a5,0x1c00e
1c00436a:	e407a823          	sw	zero,-432(a5) # 1c00de50 <__rt_putc_host_buffer_index>
void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req);

static inline void __rt_fc_lock_init(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_FC)
  lock->waiting = NULL;
1c00436e:	1b0017b7          	lui	a5,0x1b001
1c004372:	bbc78793          	addi	a5,a5,-1092 # 1b000bbc <__rt_io_fc_lock>
1c004376:	0007a223          	sw	zero,4(a5)
  lock->locked = 0;
1c00437a:	0007a023          	sw	zero,0(a5)
  lock->fc_wait = NULL;
1c00437e:	0007a623          	sw	zero,12(a5)
  __rt_fc_lock_init(&__rt_io_fc_lock);

#if defined(__RT_USE_UART)
  _rt_io_uart = NULL;
1c004382:	1c00e7b7          	lui	a5,0x1c00e
1c004386:	e407aa23          	sw	zero,-428(a5) # 1c00de54 <_rt_io_uart>
  __rt_io_event_current = NULL;
1c00438a:	1c00e7b7          	lui	a5,0x1c00e
1c00438e:	e407a423          	sw	zero,-440(a5) # 1c00de48 <__rt_io_event_current>
  return __rt_iodev;
1c004392:	1c00e7b7          	lui	a5,0x1c00e

  if (rt_iodev() == RT_IODEV_UART)
1c004396:	e247a783          	lw	a5,-476(a5) # 1c00de24 <__rt_iodev>
1c00439a:	0217be63          	p.bneimm	a5,1,1c0043d6 <__rt_io_init+0x70>
  {
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c00439e:	1c0045b7          	lui	a1,0x1c004
{
1c0043a2:	1141                	addi	sp,sp,-16
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c0043a4:	4601                	li	a2,0
1c0043a6:	e0e58593          	addi	a1,a1,-498 # 1c003e0e <__rt_io_start>
1c0043aa:	4501                	li	a0,0
{
1c0043ac:	c606                	sw	ra,12(sp)
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c0043ae:	ddbfd0ef          	jal	ra,1c002188 <__rt_cbsys_add>
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
1c0043b2:	1c0045b7          	lui	a1,0x1c004
1c0043b6:	0f458593          	addi	a1,a1,244 # 1c0040f4 <__rt_io_stop>
1c0043ba:	4601                	li	a2,0
1c0043bc:	4505                	li	a0,1
1c0043be:	dcbfd0ef          	jal	ra,1c002188 <__rt_cbsys_add>
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
  }
#endif

}
1c0043c2:	40b2                	lw	ra,12(sp)
    __rt_io_pending_flush = 0;
1c0043c4:	1c00e7b7          	lui	a5,0x1c00e
1c0043c8:	e407a623          	sw	zero,-436(a5) # 1c00de4c <__rt_io_pending_flush>
    rt_event_alloc(NULL, 1);
1c0043cc:	4585                	li	a1,1
1c0043ce:	4501                	li	a0,0
}
1c0043d0:	0141                	addi	sp,sp,16
    rt_event_alloc(NULL, 1);
1c0043d2:	9d0fe06f          	j	1c0025a2 <rt_event_alloc>
1c0043d6:	8082                	ret

1c0043d8 <__internal_semihost>:
    return __internal_semihost(SEMIHOSTING_SYS_SEEK, (long) args);
}

int semihost_flen(int fd)
{
    return __internal_semihost(SEMIHOSTING_SYS_FLEN, (long) fd);
1c0043d8:	01f01013          	slli	zero,zero,0x1f
1c0043dc:	00100073          	ebreak
1c0043e0:	40705013          	srai	zero,zero,0x7
1c0043e4:	8082                	ret

1c0043e6 <semihost_write0>:
1c0043e6:	85aa                	mv	a1,a0
1c0043e8:	4511                	li	a0,4
1c0043ea:	b7fd                	j	1c0043d8 <__internal_semihost>

1c0043ec <semihost_exit>:
}

int semihost_exit(int code)
{
    return __internal_semihost(SEMIHOSTING_SYS_EXIT, (long) code);
1c0043ec:	85aa                	mv	a1,a0
1c0043ee:	4561                	li	a0,24
1c0043f0:	b7e5                	j	1c0043d8 <__internal_semihost>

1c0043f2 <printf>:

	return r;
}

int printf(const char *format, ...)
{
1c0043f2:	7139                	addi	sp,sp,-64
1c0043f4:	d432                	sw	a2,40(sp)
	va_list vargs;
	int     r;

	va_start(vargs, format);
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c0043f6:	862a                	mv	a2,a0
1c0043f8:	1c004537          	lui	a0,0x1c004
{
1c0043fc:	d22e                	sw	a1,36(sp)
1c0043fe:	d636                	sw	a3,44(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c004400:	4589                	li	a1,2
	va_start(vargs, format);
1c004402:	1054                	addi	a3,sp,36
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c004404:	2aa50513          	addi	a0,a0,682 # 1c0042aa <fputc_locked>
{
1c004408:	ce06                	sw	ra,28(sp)
1c00440a:	d83a                	sw	a4,48(sp)
1c00440c:	da3e                	sw	a5,52(sp)
1c00440e:	dc42                	sw	a6,56(sp)
1c004410:	de46                	sw	a7,60(sp)
	va_start(vargs, format);
1c004412:	c636                	sw	a3,12(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c004414:	357d                	jal	1c0042c2 <_prf_locked>
	va_end(vargs);

	return r;
}
1c004416:	40f2                	lw	ra,28(sp)
1c004418:	6121                	addi	sp,sp,64
1c00441a:	8082                	ret

1c00441c <_to_x>:
 * Writes the specified number into the buffer in the given base,
 * using the digit characters 0-9a-z (i.e. base>36 will start writing
 * odd bytes).
 */
static int _to_x(char *buf, unsigned VALTYPE n, unsigned int base)
{
1c00441c:	7179                	addi	sp,sp,-48
1c00441e:	d422                	sw	s0,40(sp)
1c004420:	d226                	sw	s1,36(sp)
1c004422:	ce4e                	sw	s3,28(sp)
1c004424:	cc52                	sw	s4,24(sp)
1c004426:	ca56                	sw	s5,20(sp)
1c004428:	c85a                	sw	s6,16(sp)
1c00442a:	d606                	sw	ra,44(sp)
1c00442c:	d04a                	sw	s2,32(sp)
1c00442e:	c65e                	sw	s7,12(sp)
1c004430:	84aa                	mv	s1,a0
1c004432:	89ae                	mv	s3,a1
1c004434:	8a32                	mv	s4,a2
1c004436:	8ab6                	mv	s5,a3
1c004438:	842a                	mv	s0,a0

	do {
		unsigned int d = n % base;

		n /= base;
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c00443a:	4b25                	li	s6,9
		unsigned int d = n % base;
1c00443c:	8656                	mv	a2,s5
1c00443e:	4681                	li	a3,0
1c004440:	854e                	mv	a0,s3
1c004442:	85d2                	mv	a1,s4
1c004444:	d28fc0ef          	jal	ra,1c00096c <__umoddi3>
		n /= base;
1c004448:	85d2                	mv	a1,s4
		unsigned int d = n % base;
1c00444a:	892a                	mv	s2,a0
		n /= base;
1c00444c:	8656                	mv	a2,s5
1c00444e:	854e                	mv	a0,s3
1c004450:	4681                	li	a3,0
1c004452:	9defc0ef          	jal	ra,1c000630 <__udivdi3>
1c004456:	89aa                	mv	s3,a0
1c004458:	8a2e                	mv	s4,a1
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c00445a:	02700713          	li	a4,39
1c00445e:	012b6363          	bltu	s6,s2,1c004464 <_to_x+0x48>
1c004462:	4701                	li	a4,0
1c004464:	03090913          	addi	s2,s2,48
1c004468:	974a                	add	a4,a4,s2
1c00446a:	00e40023          	sb	a4,0(s0)
	} while (n);
1c00446e:	8dc9                	or	a1,a1,a0
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c004470:	00140793          	addi	a5,s0,1
	} while (n);
1c004474:	e195                	bnez	a1,1c004498 <_to_x+0x7c>

	*buf = 0;
1c004476:	00078023          	sb	zero,0(a5)
	len = buf - start;
1c00447a:	40978533          	sub	a0,a5,s1

	for (buf--; buf > start; buf--, start++) {
1c00447e:	0084ef63          	bltu	s1,s0,1c00449c <_to_x+0x80>
		*buf = *start;
		*start = tmp;
	}

	return len;
}
1c004482:	50b2                	lw	ra,44(sp)
1c004484:	5422                	lw	s0,40(sp)
1c004486:	5492                	lw	s1,36(sp)
1c004488:	5902                	lw	s2,32(sp)
1c00448a:	49f2                	lw	s3,28(sp)
1c00448c:	4a62                	lw	s4,24(sp)
1c00448e:	4ad2                	lw	s5,20(sp)
1c004490:	4b42                	lw	s6,16(sp)
1c004492:	4bb2                	lw	s7,12(sp)
1c004494:	6145                	addi	sp,sp,48
1c004496:	8082                	ret
1c004498:	843e                	mv	s0,a5
1c00449a:	b74d                	j	1c00443c <_to_x+0x20>
		*buf = *start;
1c00449c:	0004c703          	lbu	a4,0(s1)
		char tmp = *buf;
1c0044a0:	00044783          	lbu	a5,0(s0)
		*buf = *start;
1c0044a4:	fee40fab          	p.sb	a4,-1(s0!)
		*start = tmp;
1c0044a8:	00f480ab          	p.sb	a5,1(s1!)
1c0044ac:	bfc9                	j	1c00447e <_to_x+0x62>

1c0044ae <_rlrshift>:
	return (buf + _to_udec(buf, value)) - start;
}

static	void _rlrshift(uint64_t *v)
{
	*v = (*v & 1) + (*v >> 1);
1c0044ae:	411c                	lw	a5,0(a0)
1c0044b0:	4154                	lw	a3,4(a0)
1c0044b2:	fc17b733          	p.bclr	a4,a5,30,1
1c0044b6:	01f69613          	slli	a2,a3,0x1f
1c0044ba:	8385                	srli	a5,a5,0x1
1c0044bc:	8fd1                	or	a5,a5,a2
1c0044be:	97ba                	add	a5,a5,a4
1c0044c0:	8285                	srli	a3,a3,0x1
1c0044c2:	00e7b733          	sltu	a4,a5,a4
1c0044c6:	9736                	add	a4,a4,a3
1c0044c8:	c11c                	sw	a5,0(a0)
1c0044ca:	c158                	sw	a4,4(a0)
}
1c0044cc:	8082                	ret

1c0044ce <_ldiv5>:
 * taken from the full 64 bit space.
 */
static void _ldiv5(uint64_t *v)
{
	uint32_t hi;
	uint64_t rem = *v, quot = 0U, q;
1c0044ce:	4118                	lw	a4,0(a0)
1c0044d0:	4154                	lw	a3,4(a0)
	 */
	rem += 2U;

	for (i = 0; i < 3; i++) {
		hi = rem >> shifts[i];
		q = (uint64_t)(hi / 5U) << shifts[i];
1c0044d2:	4615                	li	a2,5
	rem += 2U;
1c0044d4:	00270793          	addi	a5,a4,2
1c0044d8:	00e7b733          	sltu	a4,a5,a4
1c0044dc:	9736                	add	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c0044de:	02c755b3          	divu	a1,a4,a2
		rem -= q * 5U;
1c0044e2:	42b61733          	p.msu	a4,a2,a1
		hi = rem >> shifts[i];
1c0044e6:	01d71693          	slli	a3,a4,0x1d
1c0044ea:	0037d713          	srli	a4,a5,0x3
1c0044ee:	8f55                	or	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c0044f0:	02c75733          	divu	a4,a4,a2
1c0044f4:	01d75693          	srli	a3,a4,0x1d
1c0044f8:	070e                	slli	a4,a4,0x3
		rem -= q * 5U;
1c0044fa:	42e617b3          	p.msu	a5,a2,a4
		quot += q;
1c0044fe:	95b6                	add	a1,a1,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c004500:	02c7d7b3          	divu	a5,a5,a2
		quot += q;
1c004504:	973e                	add	a4,a4,a5
1c004506:	00f737b3          	sltu	a5,a4,a5
1c00450a:	97ae                	add	a5,a5,a1
	}

	*v = quot;
1c00450c:	c118                	sw	a4,0(a0)
1c00450e:	c15c                	sw	a5,4(a0)
}
1c004510:	8082                	ret

1c004512 <_get_digit>:

static	char _get_digit(uint64_t *fr, int *digit_count)
{
	char rval;

	if (*digit_count > 0) {
1c004512:	419c                	lw	a5,0(a1)
		*digit_count -= 1;
		*fr = *fr * 10U;
		rval = ((*fr >> 60) & 0xF) + '0';
		*fr &= 0x0FFFFFFFFFFFFFFFull;
	} else {
		rval = '0';
1c004514:	03000713          	li	a4,48
	if (*digit_count > 0) {
1c004518:	02f05563          	blez	a5,1c004542 <_get_digit+0x30>
		*digit_count -= 1;
1c00451c:	17fd                	addi	a5,a5,-1
1c00451e:	c19c                	sw	a5,0(a1)
		*fr = *fr * 10U;
1c004520:	411c                	lw	a5,0(a0)
1c004522:	4729                	li	a4,10
1c004524:	4150                	lw	a2,4(a0)
1c004526:	02f706b3          	mul	a3,a4,a5
1c00452a:	02f737b3          	mulhu	a5,a4,a5
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c00452e:	c114                	sw	a3,0(a0)
		*fr = *fr * 10U;
1c004530:	42c707b3          	p.mac	a5,a4,a2
		rval = ((*fr >> 60) & 0xF) + '0';
1c004534:	01c7d713          	srli	a4,a5,0x1c
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c004538:	c7c7b7b3          	p.bclr	a5,a5,3,28
		rval = ((*fr >> 60) & 0xF) + '0';
1c00453c:	03070713          	addi	a4,a4,48
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c004540:	c15c                	sw	a5,4(a0)
	}

	return rval;
}
1c004542:	853a                	mv	a0,a4
1c004544:	8082                	ret

1c004546 <_prf>:
	*sptr = p;
	return i;
}

int _prf(int (*func)(), void *dest, const char *format, va_list vargs)
{
1c004546:	7135                	addi	sp,sp,-160
1c004548:	c94a                	sw	s2,144(sp)
1c00454a:	c74e                	sw	s3,140(sp)
1c00454c:	c15a                	sw	s6,128(sp)
1c00454e:	dede                	sw	s7,124(sp)
1c004550:	cf06                	sw	ra,156(sp)
1c004552:	cd22                	sw	s0,152(sp)
1c004554:	cb26                	sw	s1,148(sp)
1c004556:	c552                	sw	s4,136(sp)
1c004558:	c356                	sw	s5,132(sp)
1c00455a:	dce2                	sw	s8,120(sp)
1c00455c:	dae6                	sw	s9,116(sp)
1c00455e:	d8ea                	sw	s10,112(sp)
1c004560:	d6ee                	sw	s11,108(sp)
1c004562:	8b2a                	mv	s6,a0
1c004564:	8bae                	mv	s7,a1
1c004566:	8936                	mv	s2,a3
	struct zero_padding zero;
	VALTYPE val;

#define PUTC(c)	do { if ((*func)(c, dest) == EOF) return EOF; } while (false)

	count = 0;
1c004568:	4981                	li	s3,0

	while ((c = *format++)) {
1c00456a:	00064503          	lbu	a0,0(a2)
1c00456e:	00160c13          	addi	s8,a2,1
1c004572:	c911                	beqz	a0,1c004586 <_prf+0x40>
		if (c != '%') {
1c004574:	02500793          	li	a5,37
1c004578:	14f50563          	beq	a0,a5,1c0046c2 <_prf+0x17c>
			PUTC(c);
1c00457c:	85de                	mv	a1,s7
1c00457e:	9b02                	jalr	s6
1c004580:	13f53fe3          	p.bneimm	a0,-1,1c004ebe <_prf+0x978>
1c004584:	59fd                	li	s3,-1
		}
	}
	return count;

#undef PUTC
}
1c004586:	40fa                	lw	ra,156(sp)
1c004588:	446a                	lw	s0,152(sp)
1c00458a:	854e                	mv	a0,s3
1c00458c:	44da                	lw	s1,148(sp)
1c00458e:	494a                	lw	s2,144(sp)
1c004590:	49ba                	lw	s3,140(sp)
1c004592:	4a2a                	lw	s4,136(sp)
1c004594:	4a9a                	lw	s5,132(sp)
1c004596:	4b0a                	lw	s6,128(sp)
1c004598:	5bf6                	lw	s7,124(sp)
1c00459a:	5c66                	lw	s8,120(sp)
1c00459c:	5cd6                	lw	s9,116(sp)
1c00459e:	5d46                	lw	s10,112(sp)
1c0045a0:	5db6                	lw	s11,108(sp)
1c0045a2:	610d                	addi	sp,sp,160
1c0045a4:	8082                	ret
				switch (c) {
1c0045a6:	108d8663          	beq	s11,s0,1c0046b2 <_prf+0x16c>
1c0045aa:	0fb46863          	bltu	s0,s11,1c00469a <_prf+0x154>
1c0045ae:	fc0d8ce3          	beqz	s11,1c004586 <_prf+0x40>
1c0045b2:	0ecd8d63          	beq	s11,a2,1c0046ac <_prf+0x166>
					fplus = true;
1c0045b6:	8c52                	mv	s8,s4
			while (strchr("-+ #0", (c = *format++)) != NULL) {
1c0045b8:	000c4d83          	lbu	s11,0(s8)
1c0045bc:	1c006737          	lui	a4,0x1c006
1c0045c0:	a0470513          	addi	a0,a4,-1532 # 1c005a04 <__clz_tab+0x484>
1c0045c4:	85ee                	mv	a1,s11
1c0045c6:	c232                	sw	a2,4(sp)
1c0045c8:	b63ff0ef          	jal	ra,1c00412a <strchr>
1c0045cc:	001c0a13          	addi	s4,s8,1
1c0045d0:	4612                	lw	a2,4(sp)
1c0045d2:	f971                	bnez	a0,1c0045a6 <_prf+0x60>
			if (c == '*') {
1c0045d4:	02a00713          	li	a4,42
1c0045d8:	10ed9563          	bne	s11,a4,1c0046e2 <_prf+0x19c>
				width = va_arg(vargs, int);
1c0045dc:	00092c83          	lw	s9,0(s2)
1c0045e0:	00490713          	addi	a4,s2,4
				if (width < 0) {
1c0045e4:	000cd663          	bgez	s9,1c0045f0 <_prf+0xaa>
					fminus = true;
1c0045e8:	4785                	li	a5,1
					width = -width;
1c0045ea:	41900cb3          	neg	s9,s9
					fminus = true;
1c0045ee:	cc3e                	sw	a5,24(sp)
				c = *format++;
1c0045f0:	000a4d83          	lbu	s11,0(s4)
				width = va_arg(vargs, int);
1c0045f4:	893a                	mv	s2,a4
				c = *format++;
1c0045f6:	002c0a13          	addi	s4,s8,2
			if (c == '.') {
1c0045fa:	02e00713          	li	a4,46
			precision = -1;
1c0045fe:	547d                	li	s0,-1
			if (c == '.') {
1c004600:	00ed9f63          	bne	s11,a4,1c00461e <_prf+0xd8>
				if (c == '*') {
1c004604:	000a4703          	lbu	a4,0(s4)
1c004608:	02a00793          	li	a5,42
1c00460c:	10f71e63          	bne	a4,a5,1c004728 <_prf+0x1e2>
					precision = va_arg(vargs, int);
1c004610:	00092403          	lw	s0,0(s2)
				c = *format++;
1c004614:	0a05                	addi	s4,s4,1
					precision = va_arg(vargs, int);
1c004616:	0911                	addi	s2,s2,4
				c = *format++;
1c004618:	000a4d83          	lbu	s11,0(s4)
1c00461c:	0a05                	addi	s4,s4,1
			if (strchr("hlz", c) != NULL) {
1c00461e:	1c006737          	lui	a4,0x1c006
1c004622:	85ee                	mv	a1,s11
1c004624:	a0c70513          	addi	a0,a4,-1524 # 1c005a0c <__clz_tab+0x48c>
1c004628:	84ee                	mv	s1,s11
1c00462a:	b01ff0ef          	jal	ra,1c00412a <strchr>
1c00462e:	10050e63          	beqz	a0,1c00474a <_prf+0x204>
				if (i == 'l' && c == 'l') {
1c004632:	06c00693          	li	a3,108
				c = *format++;
1c004636:	001a0c13          	addi	s8,s4,1
1c00463a:	000a4d83          	lbu	s11,0(s4)
				if (i == 'l' && c == 'l') {
1c00463e:	0ed49963          	bne	s1,a3,1c004730 <_prf+0x1ea>
1c004642:	009d9863          	bne	s11,s1,1c004652 <_prf+0x10c>
					c = *format++;
1c004646:	001a4d83          	lbu	s11,1(s4)
1c00464a:	002a0c13          	addi	s8,s4,2
					i = 'L';
1c00464e:	04c00493          	li	s1,76
			switch (c) {
1c004652:	06700693          	li	a3,103
1c004656:	17b6e263          	bltu	a3,s11,1c0047ba <_prf+0x274>
1c00465a:	06500693          	li	a3,101
1c00465e:	32ddfc63          	bleu	a3,s11,1c004996 <_prf+0x450>
1c004662:	04700693          	li	a3,71
1c004666:	0fb6e563          	bltu	a3,s11,1c004750 <_prf+0x20a>
1c00466a:	04500713          	li	a4,69
1c00466e:	32edf463          	bleu	a4,s11,1c004996 <_prf+0x450>
1c004672:	f00d8ae3          	beqz	s11,1c004586 <_prf+0x40>
1c004676:	02500713          	li	a4,37
1c00467a:	02ed8de3          	beq	s11,a4,1c004eb4 <_prf+0x96e>
				PUTC('%');
1c00467e:	85de                	mv	a1,s7
1c004680:	02500513          	li	a0,37
1c004684:	9b02                	jalr	s6
1c004686:	eff52fe3          	p.beqimm	a0,-1,1c004584 <_prf+0x3e>
				PUTC(c);
1c00468a:	85de                	mv	a1,s7
1c00468c:	856e                	mv	a0,s11
1c00468e:	9b02                	jalr	s6
1c004690:	eff52ae3          	p.beqimm	a0,-1,1c004584 <_prf+0x3e>
				count += 2;
1c004694:	0989                	addi	s3,s3,2
1c004696:	02b0006f          	j	1c004ec0 <_prf+0x97a>
				switch (c) {
1c00469a:	039d8163          	beq	s11,s9,1c0046bc <_prf+0x176>
1c00469e:	009d8c63          	beq	s11,s1,1c0046b6 <_prf+0x170>
1c0046a2:	f1ad9ae3          	bne	s11,s10,1c0045b6 <_prf+0x70>
					fplus = true;
1c0046a6:	4705                	li	a4,1
1c0046a8:	c63a                	sw	a4,12(sp)
					break;
1c0046aa:	b731                	j	1c0045b6 <_prf+0x70>
					fspace = true;
1c0046ac:	4785                	li	a5,1
1c0046ae:	c83e                	sw	a5,16(sp)
					break;
1c0046b0:	b719                	j	1c0045b6 <_prf+0x70>
					falt = true;
1c0046b2:	4a85                	li	s5,1
					break;
1c0046b4:	b709                	j	1c0045b6 <_prf+0x70>
					fzero = true;
1c0046b6:	4705                	li	a4,1
1c0046b8:	ce3a                	sw	a4,28(sp)
					break;
1c0046ba:	bdf5                	j	1c0045b6 <_prf+0x70>
					fminus = true;
1c0046bc:	4785                	li	a5,1
1c0046be:	cc3e                	sw	a5,24(sp)
1c0046c0:	bddd                	j	1c0045b6 <_prf+0x70>
			fminus = fplus = fspace = falt = fzero = false;
1c0046c2:	ce02                	sw	zero,28(sp)
1c0046c4:	c802                	sw	zero,16(sp)
1c0046c6:	c602                	sw	zero,12(sp)
1c0046c8:	cc02                	sw	zero,24(sp)
1c0046ca:	4a81                	li	s5,0
				switch (c) {
1c0046cc:	02300413          	li	s0,35
1c0046d0:	02d00c93          	li	s9,45
1c0046d4:	03000493          	li	s1,48
1c0046d8:	02b00d13          	li	s10,43
1c0046dc:	02000613          	li	a2,32
1c0046e0:	bde1                	j	1c0045b8 <_prf+0x72>
	return ((((unsigned)c) >= ' ') && (((unsigned)c) <= '~'));
}

static inline int isdigit(int a)
{
	return (((unsigned)(a)-'0') < 10);
1c0046e2:	fd0d8713          	addi	a4,s11,-48
			} else if (!isdigit(c)) {
1c0046e6:	46a5                	li	a3,9
				width = 0;
1c0046e8:	4c81                	li	s9,0
			} else if (!isdigit(c)) {
1c0046ea:	f0e6e8e3          	bltu	a3,a4,1c0045fa <_prf+0xb4>
	while (isdigit(*p)) {
1c0046ee:	4725                	li	a4,9
		i = 10 * i + *p++ - '0';
1c0046f0:	4629                	li	a2,10
	while (isdigit(*p)) {
1c0046f2:	8a62                	mv	s4,s8
1c0046f4:	001a4d8b          	p.lbu	s11,1(s4!)
1c0046f8:	fd0d8693          	addi	a3,s11,-48
1c0046fc:	eed76fe3          	bltu	a4,a3,1c0045fa <_prf+0xb4>
		i = 10 * i + *p++ - '0';
1c004700:	87ee                	mv	a5,s11
1c004702:	42cc87b3          	p.mac	a5,s9,a2
1c004706:	8c52                	mv	s8,s4
1c004708:	fd078c93          	addi	s9,a5,-48
1c00470c:	b7dd                	j	1c0046f2 <_prf+0x1ac>
1c00470e:	42b407b3          	p.mac	a5,s0,a1
1c004712:	8a3a                	mv	s4,a4
1c004714:	fd078413          	addi	s0,a5,-48
	while (isdigit(*p)) {
1c004718:	8752                	mv	a4,s4
1c00471a:	0017478b          	p.lbu	a5,1(a4!)
1c00471e:	fd078613          	addi	a2,a5,-48
1c004722:	fec6f6e3          	bleu	a2,a3,1c00470e <_prf+0x1c8>
1c004726:	bdcd                	j	1c004618 <_prf+0xd2>
	int i = 0;
1c004728:	4401                	li	s0,0
	while (isdigit(*p)) {
1c00472a:	46a5                	li	a3,9
		i = 10 * i + *p++ - '0';
1c00472c:	45a9                	li	a1,10
1c00472e:	b7ed                	j	1c004718 <_prf+0x1d2>
				} else if (i == 'h' && c == 'h') {
1c004730:	06800693          	li	a3,104
1c004734:	f0d49fe3          	bne	s1,a3,1c004652 <_prf+0x10c>
1c004738:	f09d9de3          	bne	s11,s1,1c004652 <_prf+0x10c>
					c = *format++;
1c00473c:	002a0c13          	addi	s8,s4,2
1c004740:	001a4d83          	lbu	s11,1(s4)
					i = 'H';
1c004744:	04800493          	li	s1,72
1c004748:	b729                	j	1c004652 <_prf+0x10c>
1c00474a:	8c52                	mv	s8,s4
			i = 0;
1c00474c:	4481                	li	s1,0
1c00474e:	b711                	j	1c004652 <_prf+0x10c>
			switch (c) {
1c004750:	06300693          	li	a3,99
1c004754:	12dd8a63          	beq	s11,a3,1c004888 <_prf+0x342>
1c004758:	09b6e163          	bltu	a3,s11,1c0047da <_prf+0x294>
1c00475c:	05800693          	li	a3,88
1c004760:	f0dd9fe3          	bne	s11,a3,1c00467e <_prf+0x138>
				switch (i) {
1c004764:	06c00693          	li	a3,108
1c004768:	6cd48363          	beq	s1,a3,1c004e2e <_prf+0x8e8>
1c00476c:	07a00693          	li	a3,122
1c004770:	6ad48f63          	beq	s1,a3,1c004e2e <_prf+0x8e8>
1c004774:	04c00693          	li	a3,76
1c004778:	6ad49b63          	bne	s1,a3,1c004e2e <_prf+0x8e8>
					val = va_arg(vargs, unsigned long long);
1c00477c:	091d                	addi	s2,s2,7
1c00477e:	c4093933          	p.bclr	s2,s2,2,0
1c004782:	00092583          	lw	a1,0(s2)
1c004786:	00492603          	lw	a2,4(s2)
1c00478a:	00890a13          	addi	s4,s2,8
				if (c == 'o') {
1c00478e:	06f00713          	li	a4,111
1c004792:	00c4                	addi	s1,sp,68
1c004794:	6aed9d63          	bne	s11,a4,1c004e4e <_prf+0x908>
	if (alt_form) {
1c004798:	6a0a8163          	beqz	s5,1c004e3a <_prf+0x8f4>
		*buf++ = '0';
1c00479c:	03000793          	li	a5,48
1c0047a0:	04f10223          	sb	a5,68(sp)
		if (!value) {
1c0047a4:	00c5e7b3          	or	a5,a1,a2
		*buf++ = '0';
1c0047a8:	04510513          	addi	a0,sp,69
		if (!value) {
1c0047ac:	68079863          	bnez	a5,1c004e3c <_prf+0x8f6>
			*buf++ = 0;
1c0047b0:	040102a3          	sb	zero,69(sp)
			prefix = 0;
1c0047b4:	4901                	li	s2,0
			return 1;
1c0047b6:	4d85                	li	s11,1
1c0047b8:	a069                	j	1c004842 <_prf+0x2fc>
			switch (c) {
1c0047ba:	07000693          	li	a3,112
1c0047be:	62dd8f63          	beq	s11,a3,1c004dfc <_prf+0x8b6>
1c0047c2:	09b6e663          	bltu	a3,s11,1c00484e <_prf+0x308>
1c0047c6:	06e00693          	li	a3,110
1c0047ca:	5edd8463          	beq	s11,a3,1c004db2 <_prf+0x86c>
1c0047ce:	f9b6ebe3          	bltu	a3,s11,1c004764 <_prf+0x21e>
1c0047d2:	06900693          	li	a3,105
1c0047d6:	eadd94e3          	bne	s11,a3,1c00467e <_prf+0x138>
				switch (i) {
1c0047da:	06c00793          	li	a5,108
1c0047de:	18f48563          	beq	s1,a5,1c004968 <_prf+0x422>
1c0047e2:	07a00793          	li	a5,122
1c0047e6:	18f48163          	beq	s1,a5,1c004968 <_prf+0x422>
1c0047ea:	04c00793          	li	a5,76
1c0047ee:	16f49d63          	bne	s1,a5,1c004968 <_prf+0x422>
					val = va_arg(vargs, long long);
1c0047f2:	091d                	addi	s2,s2,7
1c0047f4:	c4093933          	p.bclr	s2,s2,2,0
1c0047f8:	00092583          	lw	a1,0(s2)
1c0047fc:	00492a83          	lw	s5,4(s2)
1c004800:	00890a13          	addi	s4,s2,8
1c004804:	04410d93          	addi	s11,sp,68
	if (value < 0) {
1c004808:	160ad763          	bgez	s5,1c004976 <_prf+0x430>
		*buf++ = '-';
1c00480c:	02d00793          	li	a5,45
		value = -value;
1c004810:	40b005b3          	neg	a1,a1
		*buf++ = '-';
1c004814:	04f10223          	sb	a5,68(sp)
		value = -value;
1c004818:	41500633          	neg	a2,s5
1c00481c:	00b037b3          	snez	a5,a1
1c004820:	8e1d                	sub	a2,a2,a5
		*buf++ = ' ';
1c004822:	04510913          	addi	s2,sp,69
	return _to_x(buf, value, 10);
1c004826:	854a                	mv	a0,s2
1c004828:	46a9                	li	a3,10
1c00482a:	bf3ff0ef          	jal	ra,1c00441c <_to_x>
				if (fplus || fspace || val < 0) {
1c00482e:	47b2                	lw	a5,12(sp)
	return (buf + _to_udec(buf, value)) - start;
1c004830:	954a                	add	a0,a0,s2
1c004832:	41b50db3          	sub	s11,a0,s11
					prefix = 1;
1c004836:	4905                	li	s2,1
				if (fplus || fspace || val < 0) {
1c004838:	e789                	bnez	a5,1c004842 <_prf+0x2fc>
1c00483a:	4742                	lw	a4,16(sp)
1c00483c:	e319                	bnez	a4,1c004842 <_prf+0x2fc>
1c00483e:	01fad913          	srli	s2,s5,0x1f
			if (precision >= 0) {
1c004842:	04045c63          	bgez	s0,1c00489a <_prf+0x354>
			zero.predot = zero.postdot = zero.trail = 0;
1c004846:	4401                	li	s0,0
1c004848:	4a81                	li	s5,0
1c00484a:	4681                	li	a3,0
1c00484c:	a401                	j	1c004a4c <_prf+0x506>
			switch (c) {
1c00484e:	07500693          	li	a3,117
1c004852:	f0dd89e3          	beq	s11,a3,1c004764 <_prf+0x21e>
1c004856:	07800693          	li	a3,120
1c00485a:	f0dd85e3          	beq	s11,a3,1c004764 <_prf+0x21e>
1c00485e:	07300713          	li	a4,115
1c004862:	e0ed9ee3          	bne	s11,a4,1c00467e <_prf+0x138>
				cptr = va_arg(vargs, char *);
1c004866:	00490a13          	addi	s4,s2,4
1c00486a:	00092783          	lw	a5,0(s2)
				if (precision < 0) {
1c00486e:	00045663          	bgez	s0,1c00487a <_prf+0x334>
					precision = INT_MAX;
1c004872:	80000737          	lui	a4,0x80000
1c004876:	fff74413          	not	s0,a4
1c00487a:	86be                	mv	a3,a5
				for (clen = 0; clen < precision; clen++) {
1c00487c:	4d81                	li	s11,0
1c00487e:	5bb41263          	bne	s0,s11,1c004e22 <_prf+0x8dc>
1c004882:	4901                	li	s2,0
1c004884:	4401                	li	s0,0
1c004886:	a819                	j	1c00489c <_prf+0x356>
				buf[0] = va_arg(vargs, int);
1c004888:	00092783          	lw	a5,0(s2)
1c00488c:	00490a13          	addi	s4,s2,4
				clen = 1;
1c004890:	4d85                	li	s11,1
				buf[0] = va_arg(vargs, int);
1c004892:	04f10223          	sb	a5,68(sp)
				break;
1c004896:	4901                	li	s2,0
1c004898:	4401                	li	s0,0
1c00489a:	00dc                	addi	a5,sp,68
				zero_head = precision - clen + prefix;
1c00489c:	41b40d33          	sub	s10,s0,s11
1c0048a0:	9d4a                	add	s10,s10,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c0048a2:	4401                	li	s0,0
1c0048a4:	4a81                	li	s5,0
1c0048a6:	4681                	li	a3,0
1c0048a8:	040d6d33          	p.max	s10,s10,zero
			if (!fminus && width > 0) {
1c0048ac:	4762                	lw	a4,24(sp)
			width -= clen + zero_head;
1c0048ae:	01bd0633          	add	a2,s10,s11
1c0048b2:	40cc8cb3          	sub	s9,s9,a2
			if (!fminus && width > 0) {
1c0048b6:	e701                	bnez	a4,1c0048be <_prf+0x378>
1c0048b8:	84e6                	mv	s1,s9
1c0048ba:	63904263          	bgtz	s9,1c004ede <_prf+0x998>
1c0048be:	012784b3          	add	s1,a5,s2
			while (prefix-- > 0) {
1c0048c2:	62979463          	bne	a5,s1,1c004eea <_prf+0x9a4>
1c0048c6:	84ea                	mv	s1,s10
			while (zero_head-- > 0) {
1c0048c8:	14fd                	addi	s1,s1,-1
1c0048ca:	63f4bc63          	p.bneimm	s1,-1,1c004f02 <_prf+0x9bc>
			clen -= prefix;
1c0048ce:	412d84b3          	sub	s1,s11,s2
1c0048d2:	8726                	mv	a4,s1
			if (zero.predot) {
1c0048d4:	c295                	beqz	a3,1c0048f8 <_prf+0x3b2>
				c = *cptr;
1c0048d6:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c)) {
1c0048da:	8dbe                	mv	s11,a5
1c0048dc:	00978833          	add	a6,a5,s1
1c0048e0:	4625                	li	a2,9
1c0048e2:	fd050593          	addi	a1,a0,-48
1c0048e6:	41b80733          	sub	a4,a6,s11
1c0048ea:	62b67863          	bleu	a1,a2,1c004f1a <_prf+0x9d4>
1c0048ee:	8636                	mv	a2,a3
				while (zero.predot-- > 0) {
1c0048f0:	64061363          	bnez	a2,1c004f36 <_prf+0x9f0>
				clen -= zero.predot;
1c0048f4:	8f15                	sub	a4,a4,a3
1c0048f6:	87ee                	mv	a5,s11
			if (zero.postdot) {
1c0048f8:	020a8e63          	beqz	s5,1c004934 <_prf+0x3ee>
1c0048fc:	8dbe                	mv	s11,a5
1c0048fe:	00e78833          	add	a6,a5,a4
				} while (c != '.');
1c004902:	02e00613          	li	a2,46
					c = *cptr++;
1c004906:	001dc68b          	p.lbu	a3,1(s11!)
					PUTC(c);
1c00490a:	85de                	mv	a1,s7
1c00490c:	c232                	sw	a2,4(sp)
1c00490e:	8536                	mv	a0,a3
1c004910:	c036                	sw	a3,0(sp)
1c004912:	c442                	sw	a6,8(sp)
1c004914:	9b02                	jalr	s6
1c004916:	4612                	lw	a2,4(sp)
1c004918:	4682                	lw	a3,0(sp)
1c00491a:	4822                	lw	a6,8(sp)
1c00491c:	c7f524e3          	p.beqimm	a0,-1,1c004584 <_prf+0x3e>
1c004920:	41b80733          	sub	a4,a6,s11
				} while (c != '.');
1c004924:	fec691e3          	bne	a3,a2,1c004906 <_prf+0x3c0>
1c004928:	86d6                	mv	a3,s5
				while (zero.postdot-- > 0) {
1c00492a:	62d04563          	bgtz	a3,1c004f54 <_prf+0xa0e>
				clen -= zero.postdot;
1c00492e:	41570733          	sub	a4,a4,s5
					c = *cptr++;
1c004932:	87ee                	mv	a5,s11
			if (zero.trail) {
1c004934:	c415                	beqz	s0,1c004960 <_prf+0x41a>
				c = *cptr;
1c004936:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c) || c == '.') {
1c00493a:	8dbe                	mv	s11,a5
1c00493c:	973e                	add	a4,a4,a5
1c00493e:	4625                	li	a2,9
1c004940:	02e00693          	li	a3,46
1c004944:	fd050593          	addi	a1,a0,-48
1c004948:	41b70ab3          	sub	s5,a4,s11
1c00494c:	62b67163          	bleu	a1,a2,1c004f6e <_prf+0xa28>
1c004950:	60d50f63          	beq	a0,a3,1c004f6e <_prf+0xa28>
1c004954:	8722                	mv	a4,s0
				while (zero.trail-- > 0) {
1c004956:	62e04a63          	bgtz	a4,1c004f8a <_prf+0xa44>
				clen -= zero.trail;
1c00495a:	408a8733          	sub	a4,s5,s0
1c00495e:	87ee                	mv	a5,s11
1c004960:	843e                	mv	s0,a5
1c004962:	00e78ab3          	add	s5,a5,a4
1c004966:	a599                	j	1c004fac <_prf+0xa66>
					val = va_arg(vargs, int);
1c004968:	00092583          	lw	a1,0(s2)
1c00496c:	00490a13          	addi	s4,s2,4
1c004970:	41f5da93          	srai	s5,a1,0x1f
					break;
1c004974:	bd41                	j	1c004804 <_prf+0x2be>
	} else if (fplus) {
1c004976:	47b2                	lw	a5,12(sp)
1c004978:	c799                	beqz	a5,1c004986 <_prf+0x440>
		*buf++ = '+';
1c00497a:	02b00793          	li	a5,43
		*buf++ = ' ';
1c00497e:	04f10223          	sb	a5,68(sp)
1c004982:	8656                	mv	a2,s5
1c004984:	bd79                	j	1c004822 <_prf+0x2dc>
	} else if (fspace) {
1c004986:	4742                	lw	a4,16(sp)
1c004988:	c701                	beqz	a4,1c004990 <_prf+0x44a>
		*buf++ = ' ';
1c00498a:	02000793          	li	a5,32
1c00498e:	bfc5                	j	1c00497e <_prf+0x438>
	} else if (fspace) {
1c004990:	8656                	mv	a2,s5
1c004992:	896e                	mv	s2,s11
1c004994:	bd49                	j	1c004826 <_prf+0x2e0>
				u.d = va_arg(vargs, double);
1c004996:	091d                	addi	s2,s2,7
1c004998:	c4093933          	p.bclr	s2,s2,2,0
				double_val = u.i;
1c00499c:	00092583          	lw	a1,0(s2)
1c0049a0:	00492683          	lw	a3,4(s2)
	fract = (double_temp << 11) & ~HIGHBIT64;
1c0049a4:	800007b7          	lui	a5,0x80000
1c0049a8:	0155d613          	srli	a2,a1,0x15
1c0049ac:	00b69713          	slli	a4,a3,0xb
1c0049b0:	8f51                	or	a4,a4,a2
1c0049b2:	fff7c793          	not	a5,a5
1c0049b6:	05ae                	slli	a1,a1,0xb
1c0049b8:	8f7d                	and	a4,a4,a5
				u.d = va_arg(vargs, double);
1c0049ba:	00890a13          	addi	s4,s2,8
	fract = (double_temp << 11) & ~HIGHBIT64;
1c0049be:	d82e                	sw	a1,48(sp)
	exp = double_temp >> 52 & 0x7ff;
1c0049c0:	0146d913          	srli	s2,a3,0x14
	fract = (double_temp << 11) & ~HIGHBIT64;
1c0049c4:	da3a                	sw	a4,52(sp)
	exp = double_temp >> 52 & 0x7ff;
1c0049c6:	e8b93933          	p.bclr	s2,s2,20,11
	if (sign) {
1c0049ca:	0806d863          	bgez	a3,1c004a5a <_prf+0x514>
		*buf++ = '-';
1c0049ce:	02d00693          	li	a3,45
		*buf++ = ' ';
1c0049d2:	04d10223          	sb	a3,68(sp)
1c0049d6:	04510493          	addi	s1,sp,69
	if (exp == 0x7ff) {
1c0049da:	7ff00693          	li	a3,2047
1c0049de:	0cd91363          	bne	s2,a3,1c004aa4 <_prf+0x55e>
		if (!fract) {
1c0049e2:	8f4d                	or	a4,a4,a1
1c0049e4:	fbfd8793          	addi	a5,s11,-65
1c0049e8:	00348513          	addi	a0,s1,3
1c0049ec:	eb49                	bnez	a4,1c004a7e <_prf+0x538>
			if (isupper(c)) {
1c0049ee:	4765                	li	a4,25
1c0049f0:	06f76f63          	bltu	a4,a5,1c004a6e <_prf+0x528>
				*buf++ = 'I';
1c0049f4:	6795                	lui	a5,0x5
1c0049f6:	e4978793          	addi	a5,a5,-439 # 4e49 <__rt_stack_size+0x4649>
1c0049fa:	00f49023          	sh	a5,0(s1)
				*buf++ = 'N';
1c0049fe:	04600793          	li	a5,70
		return buf - start;
1c004a02:	04410913          	addi	s2,sp,68
				*buf++ = 'a';
1c004a06:	00f48123          	sb	a5,2(s1)
		*buf = 0;
1c004a0a:	000481a3          	sb	zero,3(s1)
		return buf - start;
1c004a0e:	41250533          	sub	a0,a0,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c004a12:	4401                	li	s0,0
1c004a14:	4a81                	li	s5,0
1c004a16:	4681                	li	a3,0
				if (fplus || fspace || (buf[0] == '-')) {
1c004a18:	4732                	lw	a4,12(sp)
					prefix = 1;
1c004a1a:	4905                	li	s2,1
				if (fplus || fspace || (buf[0] == '-')) {
1c004a1c:	eb09                	bnez	a4,1c004a2e <_prf+0x4e8>
1c004a1e:	47c2                	lw	a5,16(sp)
1c004a20:	e799                	bnez	a5,1c004a2e <_prf+0x4e8>
1c004a22:	04414903          	lbu	s2,68(sp)
1c004a26:	fd390913          	addi	s2,s2,-45
1c004a2a:	00193913          	seqz	s2,s2
				if (!isdigit(buf[prefix])) {
1c004a2e:	1098                	addi	a4,sp,96
1c004a30:	012707b3          	add	a5,a4,s2
1c004a34:	fe47c783          	lbu	a5,-28(a5)
				clen += zero.predot + zero.postdot + zero.trail;
1c004a38:	015684b3          	add	s1,a3,s5
1c004a3c:	94a2                	add	s1,s1,s0
1c004a3e:	fd078793          	addi	a5,a5,-48
				if (!isdigit(buf[prefix])) {
1c004a42:	4625                	li	a2,9
				clen += zero.predot + zero.postdot + zero.trail;
1c004a44:	00a48db3          	add	s11,s1,a0
				if (!isdigit(buf[prefix])) {
1c004a48:	46f66e63          	bltu	a2,a5,1c004ec4 <_prf+0x97e>
			} else if (fzero) {
1c004a4c:	47f2                	lw	a5,28(sp)
1c004a4e:	46078b63          	beqz	a5,1c004ec4 <_prf+0x97e>
				zero_head = width - clen;
1c004a52:	41bc8d33          	sub	s10,s9,s11
1c004a56:	00dc                	addi	a5,sp,68
1c004a58:	bd81                	j	1c0048a8 <_prf+0x362>
	} else if (fplus) {
1c004a5a:	47b2                	lw	a5,12(sp)
		*buf++ = '+';
1c004a5c:	02b00693          	li	a3,43
	} else if (fplus) {
1c004a60:	fbad                	bnez	a5,1c0049d2 <_prf+0x48c>
	} else if (fspace) {
1c004a62:	47c2                	lw	a5,16(sp)
1c004a64:	00c4                	addi	s1,sp,68
1c004a66:	dbb5                	beqz	a5,1c0049da <_prf+0x494>
		*buf++ = ' ';
1c004a68:	02000693          	li	a3,32
1c004a6c:	b79d                	j	1c0049d2 <_prf+0x48c>
				*buf++ = 'i';
1c004a6e:	679d                	lui	a5,0x7
1c004a70:	e6978793          	addi	a5,a5,-407 # 6e69 <__rt_stack_size+0x6669>
1c004a74:	00f49023          	sh	a5,0(s1)
				*buf++ = 'n';
1c004a78:	06600793          	li	a5,102
1c004a7c:	b759                	j	1c004a02 <_prf+0x4bc>
			if (isupper(c)) {
1c004a7e:	4765                	li	a4,25
1c004a80:	00f76a63          	bltu	a4,a5,1c004a94 <_prf+0x54e>
				*buf++ = 'N';
1c004a84:	6791                	lui	a5,0x4
1c004a86:	14e78793          	addi	a5,a5,334 # 414e <__rt_stack_size+0x394e>
1c004a8a:	00f49023          	sh	a5,0(s1)
				*buf++ = 'A';
1c004a8e:	04e00793          	li	a5,78
1c004a92:	bf85                	j	1c004a02 <_prf+0x4bc>
				*buf++ = 'n';
1c004a94:	6799                	lui	a5,0x6
1c004a96:	16e78793          	addi	a5,a5,366 # 616e <__rt_stack_size+0x596e>
1c004a9a:	00f49023          	sh	a5,0(s1)
				*buf++ = 'a';
1c004a9e:	06e00793          	li	a5,110
1c004aa2:	b785                	j	1c004a02 <_prf+0x4bc>
	if (c == 'F') {
1c004aa4:	04600693          	li	a3,70
1c004aa8:	00dd9463          	bne	s11,a3,1c004ab0 <_prf+0x56a>
		c = 'f';
1c004aac:	06600d93          	li	s11,102
	if ((exp | fract) != 0) {
1c004ab0:	41f95613          	srai	a2,s2,0x1f
1c004ab4:	00b966b3          	or	a3,s2,a1
1c004ab8:	8e59                	or	a2,a2,a4
1c004aba:	8ed1                	or	a3,a3,a2
1c004abc:	1c068263          	beqz	a3,1c004c80 <_prf+0x73a>
		if (exp == 0) {
1c004ac0:	10090d63          	beqz	s2,1c004bda <_prf+0x694>
		fract |= HIGHBIT64;
1c004ac4:	5752                	lw	a4,52(sp)
1c004ac6:	800007b7          	lui	a5,0x80000
		exp -= (1023 - 1);	/* +1 since .1 vs 1. */
1c004aca:	c0290913          	addi	s2,s2,-1022
		fract |= HIGHBIT64;
1c004ace:	8f5d                	or	a4,a4,a5
1c004ad0:	da3a                	sw	a4,52(sp)
1c004ad2:	4d01                	li	s10,0
	while (exp <= -3) {
1c004ad4:	5779                	li	a4,-2
1c004ad6:	10e94f63          	blt	s2,a4,1c004bf4 <_prf+0x6ae>
	while (exp > 0) {
1c004ada:	17204663          	bgtz	s2,1c004c46 <_prf+0x700>
		_rlrshift(&fract);
1c004ade:	1808                	addi	a0,sp,48
		exp++;
1c004ae0:	0905                	addi	s2,s2,1
		_rlrshift(&fract);
1c004ae2:	9cdff0ef          	jal	ra,1c0044ae <_rlrshift>
	while (exp < (0 + 4)) {
1c004ae6:	fe493ce3          	p.bneimm	s2,4,1c004ade <_prf+0x598>
	if (precision < 0) {
1c004aea:	00045363          	bgez	s0,1c004af0 <_prf+0x5aa>
		precision = 6;		/* Default precision if none given */
1c004aee:	4419                	li	s0,6
	if ((c == 'g') || (c == 'G')) {
1c004af0:	0dfdf713          	andi	a4,s11,223
1c004af4:	04700693          	li	a3,71
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c004af8:	ca02                	sw	zero,20(sp)
	if ((c == 'g') || (c == 'G')) {
1c004afa:	02d71563          	bne	a4,a3,1c004b24 <_prf+0x5de>
		if (decexp < (-4 + 1) || decexp > precision) {
1c004afe:	5775                	li	a4,-3
1c004b00:	00ed4463          	blt	s10,a4,1c004b08 <_prf+0x5c2>
1c004b04:	19a45163          	ble	s10,s0,1c004c86 <_prf+0x740>
			c += 'e' - 'g';
1c004b08:	ffed8793          	addi	a5,s11,-2
1c004b0c:	0ff7fd93          	andi	s11,a5,255
			if (precision > 0) {
1c004b10:	4c040e63          	beqz	s0,1c004fec <_prf+0xaa6>
				precision--;
1c004b14:	147d                	addi	s0,s0,-1
		if (!falt && (precision > 0)) {
1c004b16:	4c0a9b63          	bnez	s5,1c004fec <_prf+0xaa6>
1c004b1a:	00802933          	sgtz	s2,s0
1c004b1e:	0ff97913          	andi	s2,s2,255
1c004b22:	ca4a                	sw	s2,20(sp)
	if (c == 'f') {
1c004b24:	06600713          	li	a4,102
1c004b28:	4ced9363          	bne	s11,a4,1c004fee <_prf+0xaa8>
		exp = precision + decexp;
1c004b2c:	008d0733          	add	a4,s10,s0
		if (exp < 0) {
1c004b30:	06600d93          	li	s11,102
1c004b34:	4a075f63          	bgez	a4,1c004ff2 <_prf+0xaac>
	digit_count = 16;
1c004b38:	4741                	li	a4,16
1c004b3a:	d63a                	sw	a4,44(sp)
			exp = 0;
1c004b3c:	4901                	li	s2,0
	ltemp = 0x0800000000000000;
1c004b3e:	4601                	li	a2,0
1c004b40:	080006b7          	lui	a3,0x8000
1c004b44:	dc32                	sw	a2,56(sp)
1c004b46:	de36                	sw	a3,60(sp)
	while (exp--) {
1c004b48:	197d                	addi	s2,s2,-1
1c004b4a:	15f93563          	p.bneimm	s2,-1,1c004c94 <_prf+0x74e>
	fract += ltemp;
1c004b4e:	5742                	lw	a4,48(sp)
1c004b50:	56e2                	lw	a3,56(sp)
1c004b52:	5652                	lw	a2,52(sp)
1c004b54:	55f2                	lw	a1,60(sp)
1c004b56:	96ba                	add	a3,a3,a4
1c004b58:	00e6b733          	sltu	a4,a3,a4
1c004b5c:	962e                	add	a2,a2,a1
1c004b5e:	9732                	add	a4,a4,a2
1c004b60:	da3a                	sw	a4,52(sp)
1c004b62:	d836                	sw	a3,48(sp)
	if ((fract >> 32) & 0xF0000000) {
1c004b64:	f6073733          	p.bclr	a4,a4,27,0
1c004b68:	cb01                	beqz	a4,1c004b78 <_prf+0x632>
		_ldiv5(&fract);
1c004b6a:	1808                	addi	a0,sp,48
1c004b6c:	963ff0ef          	jal	ra,1c0044ce <_ldiv5>
		_rlrshift(&fract);
1c004b70:	1808                	addi	a0,sp,48
1c004b72:	93dff0ef          	jal	ra,1c0044ae <_rlrshift>
		decexp++;
1c004b76:	0d05                	addi	s10,s10,1
	if (c == 'f') {
1c004b78:	06600713          	li	a4,102
1c004b7c:	16ed9163          	bne	s11,a4,1c004cde <_prf+0x798>
		if (decexp > 0) {
1c004b80:	8926                	mv	s2,s1
1c004b82:	13a04963          	bgtz	s10,1c004cb4 <_prf+0x76e>
			*buf++ = '0';
1c004b86:	03000713          	li	a4,48
1c004b8a:	00e48023          	sb	a4,0(s1)
1c004b8e:	00148913          	addi	s2,s1,1
			zero.predot = zero.postdot = zero.trail = 0;
1c004b92:	4681                	li	a3,0
		if (falt || (precision > 0)) {
1c004b94:	120a8763          	beqz	s5,1c004cc2 <_prf+0x77c>
			*buf++ = '.';
1c004b98:	02e00593          	li	a1,46
1c004b9c:	00b90023          	sb	a1,0(s2)
1c004ba0:	00190713          	addi	a4,s2,1
		if (decexp < 0 && precision > 0) {
1c004ba4:	440d0263          	beqz	s10,1c004fe8 <_prf+0xaa2>
1c004ba8:	12805863          	blez	s0,1c004cd8 <_prf+0x792>
			zp->postdot = -decexp;
1c004bac:	41a00ab3          	neg	s5,s10
1c004bb0:	048acab3          	p.min	s5,s5,s0
			precision -= zp->postdot;
1c004bb4:	41540433          	sub	s0,s0,s5
			zero.predot = zero.postdot = zero.trail = 0;
1c004bb8:	893a                	mv	s2,a4
		while (precision > 0 && digit_count > 0) {
1c004bba:	10805763          	blez	s0,1c004cc8 <_prf+0x782>
1c004bbe:	5732                	lw	a4,44(sp)
1c004bc0:	10e05463          	blez	a4,1c004cc8 <_prf+0x782>
			*buf++ = _get_digit(&fract, &digit_count);
1c004bc4:	106c                	addi	a1,sp,44
1c004bc6:	1808                	addi	a0,sp,48
1c004bc8:	c036                	sw	a3,0(sp)
1c004bca:	949ff0ef          	jal	ra,1c004512 <_get_digit>
1c004bce:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c004bd2:	147d                	addi	s0,s0,-1
1c004bd4:	4682                	lw	a3,0(sp)
1c004bd6:	b7d5                	j	1c004bba <_prf+0x674>
				exp--;
1c004bd8:	197d                	addi	s2,s2,-1
			while (((fract <<= 1) & HIGHBIT64) == 0) {
1c004bda:	01f5d693          	srli	a3,a1,0x1f
1c004bde:	0706                	slli	a4,a4,0x1
1c004be0:	8f55                	or	a4,a4,a3
1c004be2:	0586                	slli	a1,a1,0x1
1c004be4:	fe075ae3          	bgez	a4,1c004bd8 <_prf+0x692>
1c004be8:	d82e                	sw	a1,48(sp)
1c004bea:	da3a                	sw	a4,52(sp)
1c004bec:	bde1                	j	1c004ac4 <_prf+0x57e>
			_rlrshift(&fract);
1c004bee:	1808                	addi	a0,sp,48
1c004bf0:	8bfff0ef          	jal	ra,1c0044ae <_rlrshift>
		while ((fract >> 32) >= (MAXFP1 / 5)) {
1c004bf4:	55d2                	lw	a1,52(sp)
1c004bf6:	33333737          	lui	a4,0x33333
1c004bfa:	33270713          	addi	a4,a4,818 # 33333332 <__l2_end+0x17325476>
1c004bfe:	5642                	lw	a2,48(sp)
1c004c00:	0905                	addi	s2,s2,1
1c004c02:	feb766e3          	bltu	a4,a1,1c004bee <_prf+0x6a8>
		fract *= 5U;
1c004c06:	4695                	li	a3,5
1c004c08:	02c6b733          	mulhu	a4,a3,a2
		decexp--;
1c004c0c:	1d7d                	addi	s10,s10,-1
		fract *= 5U;
1c004c0e:	02c68633          	mul	a2,a3,a2
1c004c12:	42b68733          	p.mac	a4,a3,a1
1c004c16:	d832                	sw	a2,48(sp)
		decexp--;
1c004c18:	4681                	li	a3,0
		fract *= 5U;
1c004c1a:	da3a                	sw	a4,52(sp)
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c004c1c:	800007b7          	lui	a5,0x80000
1c004c20:	fff7c793          	not	a5,a5
1c004c24:	00e7f763          	bleu	a4,a5,1c004c32 <_prf+0x6ec>
1c004c28:	ea0686e3          	beqz	a3,1c004ad4 <_prf+0x58e>
1c004c2c:	d832                	sw	a2,48(sp)
1c004c2e:	da3a                	sw	a4,52(sp)
1c004c30:	b555                	j	1c004ad4 <_prf+0x58e>
			fract <<= 1;
1c004c32:	01f65593          	srli	a1,a2,0x1f
1c004c36:	00171693          	slli	a3,a4,0x1
1c004c3a:	00d5e733          	or	a4,a1,a3
1c004c3e:	0606                	slli	a2,a2,0x1
			exp--;
1c004c40:	197d                	addi	s2,s2,-1
1c004c42:	4685                	li	a3,1
1c004c44:	bfe1                	j	1c004c1c <_prf+0x6d6>
		_ldiv5(&fract);
1c004c46:	1808                	addi	a0,sp,48
1c004c48:	887ff0ef          	jal	ra,1c0044ce <_ldiv5>
1c004c4c:	5642                	lw	a2,48(sp)
1c004c4e:	5752                	lw	a4,52(sp)
		exp--;
1c004c50:	197d                	addi	s2,s2,-1
		decexp++;
1c004c52:	0d05                	addi	s10,s10,1
1c004c54:	4681                	li	a3,0
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c004c56:	800007b7          	lui	a5,0x80000
1c004c5a:	fff7c793          	not	a5,a5
1c004c5e:	00e7f763          	bleu	a4,a5,1c004c6c <_prf+0x726>
1c004c62:	e6068ce3          	beqz	a3,1c004ada <_prf+0x594>
1c004c66:	d832                	sw	a2,48(sp)
1c004c68:	da3a                	sw	a4,52(sp)
1c004c6a:	bd85                	j	1c004ada <_prf+0x594>
			fract <<= 1;
1c004c6c:	01f65593          	srli	a1,a2,0x1f
1c004c70:	00171693          	slli	a3,a4,0x1
1c004c74:	00d5e733          	or	a4,a1,a3
1c004c78:	0606                	slli	a2,a2,0x1
			exp--;
1c004c7a:	197d                	addi	s2,s2,-1
1c004c7c:	4685                	li	a3,1
1c004c7e:	bfe1                	j	1c004c56 <_prf+0x710>
	if ((exp | fract) != 0) {
1c004c80:	4d01                	li	s10,0
1c004c82:	4901                	li	s2,0
1c004c84:	bda9                	j	1c004ade <_prf+0x598>
			precision -= decexp;
1c004c86:	41a40433          	sub	s0,s0,s10
		if (!falt && (precision > 0)) {
1c004c8a:	ea0a91e3          	bnez	s5,1c004b2c <_prf+0x5e6>
			c = 'f';
1c004c8e:	06600d93          	li	s11,102
1c004c92:	b561                	j	1c004b1a <_prf+0x5d4>
		_ldiv5(&ltemp);
1c004c94:	1828                	addi	a0,sp,56
1c004c96:	839ff0ef          	jal	ra,1c0044ce <_ldiv5>
		_rlrshift(&ltemp);
1c004c9a:	1828                	addi	a0,sp,56
1c004c9c:	813ff0ef          	jal	ra,1c0044ae <_rlrshift>
1c004ca0:	b565                	j	1c004b48 <_prf+0x602>
				*buf++ = _get_digit(&fract, &digit_count);
1c004ca2:	106c                	addi	a1,sp,44
1c004ca4:	1808                	addi	a0,sp,48
1c004ca6:	86dff0ef          	jal	ra,1c004512 <_get_digit>
1c004caa:	00a900ab          	p.sb	a0,1(s2!)
				decexp--;
1c004cae:	1d7d                	addi	s10,s10,-1
			while (decexp > 0 && digit_count > 0) {
1c004cb0:	000d0563          	beqz	s10,1c004cba <_prf+0x774>
1c004cb4:	5732                	lw	a4,44(sp)
1c004cb6:	fee046e3          	bgtz	a4,1c004ca2 <_prf+0x75c>
		if (falt || (precision > 0)) {
1c004cba:	300a9f63          	bnez	s5,1c004fd8 <_prf+0xa92>
			zp->predot = decexp;
1c004cbe:	86ea                	mv	a3,s10
			decexp = 0;
1c004cc0:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c004cc2:	4a81                	li	s5,0
		if (falt || (precision > 0)) {
1c004cc4:	ec804ae3          	bgtz	s0,1c004b98 <_prf+0x652>
	if (prune_zero) {
1c004cc8:	4752                	lw	a4,20(sp)
1c004cca:	eb31                	bnez	a4,1c004d1e <_prf+0x7d8>
	return buf - start;
1c004ccc:	00c8                	addi	a0,sp,68
	*buf = 0;
1c004cce:	00090023          	sb	zero,0(s2)
	return buf - start;
1c004cd2:	40a90533          	sub	a0,s2,a0
1c004cd6:	b389                	j	1c004a18 <_prf+0x4d2>
			*buf++ = '.';
1c004cd8:	893a                	mv	s2,a4
			zero.predot = zero.postdot = zero.trail = 0;
1c004cda:	4a81                	li	s5,0
1c004cdc:	b7f5                	j	1c004cc8 <_prf+0x782>
		*buf = _get_digit(&fract, &digit_count);
1c004cde:	106c                	addi	a1,sp,44
1c004ce0:	1808                	addi	a0,sp,48
1c004ce2:	831ff0ef          	jal	ra,1c004512 <_get_digit>
1c004ce6:	00a48023          	sb	a0,0(s1)
		if (*buf++ != '0') {
1c004cea:	03000713          	li	a4,48
1c004cee:	00e50363          	beq	a0,a4,1c004cf4 <_prf+0x7ae>
			decexp--;
1c004cf2:	1d7d                	addi	s10,s10,-1
		if (falt || (precision > 0)) {
1c004cf4:	000a9663          	bnez	s5,1c004d00 <_prf+0x7ba>
		if (*buf++ != '0') {
1c004cf8:	00148913          	addi	s2,s1,1
		if (falt || (precision > 0)) {
1c004cfc:	00805d63          	blez	s0,1c004d16 <_prf+0x7d0>
			*buf++ = '.';
1c004d00:	02e00713          	li	a4,46
1c004d04:	00248913          	addi	s2,s1,2
1c004d08:	00e480a3          	sb	a4,1(s1)
		while (precision > 0 && digit_count > 0) {
1c004d0c:	00805563          	blez	s0,1c004d16 <_prf+0x7d0>
1c004d10:	5732                	lw	a4,44(sp)
1c004d12:	08e04663          	bgtz	a4,1c004d9e <_prf+0x858>
	if (prune_zero) {
1c004d16:	47d2                	lw	a5,20(sp)
			zero.predot = zero.postdot = zero.trail = 0;
1c004d18:	4a81                	li	s5,0
1c004d1a:	4681                	li	a3,0
	if (prune_zero) {
1c004d1c:	cf99                	beqz	a5,1c004d3a <_prf+0x7f4>
		while (*--buf == '0')
1c004d1e:	03000513          	li	a0,48
1c004d22:	fff90713          	addi	a4,s2,-1
1c004d26:	00074583          	lbu	a1,0(a4)
1c004d2a:	08a58263          	beq	a1,a0,1c004dae <_prf+0x868>
		if (*buf != '.') {
1c004d2e:	02e00513          	li	a0,46
		zp->trail = 0;
1c004d32:	4401                	li	s0,0
		if (*buf != '.') {
1c004d34:	00a59363          	bne	a1,a0,1c004d3a <_prf+0x7f4>
		while (*--buf == '0')
1c004d38:	893a                	mv	s2,a4
	if ((c == 'e') || (c == 'E')) {
1c004d3a:	0dfdf713          	andi	a4,s11,223
1c004d3e:	04500593          	li	a1,69
1c004d42:	f8b715e3          	bne	a4,a1,1c004ccc <_prf+0x786>
		*buf++ = c;
1c004d46:	85ca                	mv	a1,s2
1c004d48:	01b5812b          	p.sb	s11,2(a1!)
			*buf++ = '+';
1c004d4c:	02b00793          	li	a5,43
		if (decexp < 0) {
1c004d50:	000d5663          	bgez	s10,1c004d5c <_prf+0x816>
			decexp = -decexp;
1c004d54:	41a00d33          	neg	s10,s10
			*buf++ = '-';
1c004d58:	02d00793          	li	a5,45
			*buf++ = '+';
1c004d5c:	00f900a3          	sb	a5,1(s2)
		if (decexp >= 100) {
1c004d60:	06300793          	li	a5,99
1c004d64:	01a7de63          	ble	s10,a5,1c004d80 <_prf+0x83a>
			*buf++ = (decexp / 100) + '0';
1c004d68:	06400713          	li	a4,100
1c004d6c:	02ed47b3          	div	a5,s10,a4
1c004d70:	00390593          	addi	a1,s2,3
			decexp %= 100;
1c004d74:	02ed6d33          	rem	s10,s10,a4
			*buf++ = (decexp / 100) + '0';
1c004d78:	03078793          	addi	a5,a5,48 # 80000030 <pulp__FC+0x80000031>
1c004d7c:	00f90123          	sb	a5,2(s2)
		*buf++ = (decexp / 10) + '0';
1c004d80:	47a9                	li	a5,10
1c004d82:	892e                	mv	s2,a1
1c004d84:	02fd4733          	div	a4,s10,a5
		decexp %= 10;
1c004d88:	02fd68b3          	rem	a7,s10,a5
		*buf++ = (decexp / 10) + '0';
1c004d8c:	03070713          	addi	a4,a4,48
1c004d90:	00e9012b          	p.sb	a4,2(s2!)
		*buf++ = decexp + '0';
1c004d94:	03088893          	addi	a7,a7,48
1c004d98:	011580a3          	sb	a7,1(a1)
1c004d9c:	bf05                	j	1c004ccc <_prf+0x786>
			*buf++ = _get_digit(&fract, &digit_count);
1c004d9e:	106c                	addi	a1,sp,44
1c004da0:	1808                	addi	a0,sp,48
1c004da2:	f70ff0ef          	jal	ra,1c004512 <_get_digit>
1c004da6:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c004daa:	147d                	addi	s0,s0,-1
1c004dac:	b785                	j	1c004d0c <_prf+0x7c6>
		while (*--buf == '0')
1c004dae:	893a                	mv	s2,a4
1c004db0:	bf8d                	j	1c004d22 <_prf+0x7dc>
1c004db2:	8a4a                	mv	s4,s2
				switch (i) {
1c004db4:	04c00693          	li	a3,76
1c004db8:	004a278b          	p.lw	a5,4(s4!)
1c004dbc:	02d48a63          	beq	s1,a3,1c004df0 <_prf+0x8aa>
1c004dc0:	0096c963          	blt	a3,s1,1c004dd2 <_prf+0x88c>
1c004dc4:	04800693          	li	a3,72
1c004dc8:	02d48063          	beq	s1,a3,1c004de8 <_prf+0x8a2>
					*va_arg(vargs, int *) = count;
1c004dcc:	0137a023          	sw	s3,0(a5)
					break;
1c004dd0:	a801                	j	1c004de0 <_prf+0x89a>
				switch (i) {
1c004dd2:	06800693          	li	a3,104
1c004dd6:	fed49be3          	bne	s1,a3,1c004dcc <_prf+0x886>
					*va_arg(vargs, short *) = count;
1c004dda:	874e                	mv	a4,s3
1c004ddc:	00e79023          	sh	a4,0(a5)
				continue;
1c004de0:	8952                	mv	s2,s4
1c004de2:	8662                	mv	a2,s8
1c004de4:	f86ff06f          	j	1c00456a <_prf+0x24>
					*va_arg(vargs, char *) = count;
1c004de8:	874e                	mv	a4,s3
1c004dea:	00e78023          	sb	a4,0(a5)
					break;
1c004dee:	bfcd                	j	1c004de0 <_prf+0x89a>
					*va_arg(vargs, long long *) = count;
1c004df0:	41f9d713          	srai	a4,s3,0x1f
1c004df4:	0137a023          	sw	s3,0(a5)
1c004df8:	c3d8                	sw	a4,4(a5)
					break;
1c004dfa:	b7dd                	j	1c004de0 <_prf+0x89a>
				clen = _to_hex(buf, val, true, 'x');
1c004dfc:	00092583          	lw	a1,0(s2)
		*buf++ = '0';
1c004e00:	77e1                	lui	a5,0xffff8
1c004e02:	8307c793          	xori	a5,a5,-2000
	len = _to_x(buf, value, 16);
1c004e06:	46c1                	li	a3,16
1c004e08:	4601                	li	a2,0
1c004e0a:	04610513          	addi	a0,sp,70
		*buf++ = '0';
1c004e0e:	04f11223          	sh	a5,68(sp)
	len = _to_x(buf, value, 16);
1c004e12:	e0aff0ef          	jal	ra,1c00441c <_to_x>
				val = (uintptr_t) va_arg(vargs, void *);
1c004e16:	00490a13          	addi	s4,s2,4
	return len + (buf - buf0);
1c004e1a:	00250d93          	addi	s11,a0,2
				prefix = 2;
1c004e1e:	4909                	li	s2,2
				break;
1c004e20:	b40d                	j	1c004842 <_prf+0x2fc>
					if (cptr[clen] == '\0') {
1c004e22:	0016c60b          	p.lbu	a2,1(a3!) # 8000001 <__L2+0x7f80001>
1c004e26:	a4060ee3          	beqz	a2,1c004882 <_prf+0x33c>
				for (clen = 0; clen < precision; clen++) {
1c004e2a:	0d85                	addi	s11,s11,1
1c004e2c:	bc89                	j	1c00487e <_prf+0x338>
					val = va_arg(vargs, unsigned int);
1c004e2e:	00490a13          	addi	s4,s2,4
1c004e32:	00092583          	lw	a1,0(s2)
1c004e36:	4601                	li	a2,0
					break;
1c004e38:	ba99                	j	1c00478e <_prf+0x248>
	if (alt_form) {
1c004e3a:	8526                	mv	a0,s1
	return (buf - buf0) + _to_x(buf, value, 8);
1c004e3c:	46a1                	li	a3,8
1c004e3e:	409504b3          	sub	s1,a0,s1
1c004e42:	ddaff0ef          	jal	ra,1c00441c <_to_x>
1c004e46:	00a48db3          	add	s11,s1,a0
			prefix = 0;
1c004e4a:	4901                	li	s2,0
1c004e4c:	badd                	j	1c004842 <_prf+0x2fc>
				} else if (c == 'u') {
1c004e4e:	07500713          	li	a4,117
1c004e52:	00ed9863          	bne	s11,a4,1c004e62 <_prf+0x91c>
	return _to_x(buf, value, 10);
1c004e56:	46a9                	li	a3,10
1c004e58:	8526                	mv	a0,s1
1c004e5a:	dc2ff0ef          	jal	ra,1c00441c <_to_x>
1c004e5e:	8daa                	mv	s11,a0
1c004e60:	b7ed                	j	1c004e4a <_prf+0x904>
	if (alt_form) {
1c004e62:	8d26                	mv	s10,s1
1c004e64:	000a8963          	beqz	s5,1c004e76 <_prf+0x930>
		*buf++ = '0';
1c004e68:	7761                	lui	a4,0xffff8
1c004e6a:	83074713          	xori	a4,a4,-2000
1c004e6e:	04e11223          	sh	a4,68(sp)
		*buf++ = 'x';
1c004e72:	04610d13          	addi	s10,sp,70
	len = _to_x(buf, value, 16);
1c004e76:	46c1                	li	a3,16
1c004e78:	856a                	mv	a0,s10
1c004e7a:	da2ff0ef          	jal	ra,1c00441c <_to_x>
	if (prefix == 'X') {
1c004e7e:	05800713          	li	a4,88
1c004e82:	02ed9263          	bne	s11,a4,1c004ea6 <_prf+0x960>
1c004e86:	87a6                	mv	a5,s1
		if (*buf >= 'a' && *buf <= 'z') {
1c004e88:	45e5                	li	a1,25
1c004e8a:	0017c68b          	p.lbu	a3,1(a5!) # ffff8001 <pulp__FC+0xffff8002>
1c004e8e:	f9f68613          	addi	a2,a3,-97
1c004e92:	0ff67613          	andi	a2,a2,255
1c004e96:	00c5e563          	bltu	a1,a2,1c004ea0 <_prf+0x95a>
			*buf += 'A' - 'a';
1c004e9a:	1681                	addi	a3,a3,-32
1c004e9c:	fed78fa3          	sb	a3,-1(a5)
	} while (*buf++);
1c004ea0:	fff7c703          	lbu	a4,-1(a5)
1c004ea4:	f37d                	bnez	a4,1c004e8a <_prf+0x944>
	return len + (buf - buf0);
1c004ea6:	409d0733          	sub	a4,s10,s1
1c004eaa:	00a70db3          	add	s11,a4,a0
			prefix = 0;
1c004eae:	001a9913          	slli	s2,s5,0x1
1c004eb2:	ba41                	j	1c004842 <_prf+0x2fc>
				PUTC('%');
1c004eb4:	85de                	mv	a1,s7
1c004eb6:	02500513          	li	a0,37
1c004eba:	ec4ff06f          	j	1c00457e <_prf+0x38>
				count++;
1c004ebe:	0985                	addi	s3,s3,1
				continue;
1c004ec0:	8a4a                	mv	s4,s2
1c004ec2:	bf39                	j	1c004de0 <_prf+0x89a>
1c004ec4:	00dc                	addi	a5,sp,68
				zero_head = 0;
1c004ec6:	4d01                	li	s10,0
1c004ec8:	b2d5                	j	1c0048ac <_prf+0x366>
					PUTC(' ');
1c004eca:	85de                	mv	a1,s7
1c004ecc:	02000513          	li	a0,32
1c004ed0:	c036                	sw	a3,0(sp)
1c004ed2:	c43e                	sw	a5,8(sp)
1c004ed4:	9b02                	jalr	s6
1c004ed6:	4682                	lw	a3,0(sp)
1c004ed8:	47a2                	lw	a5,8(sp)
1c004eda:	ebf52563          	p.beqimm	a0,-1,1c004584 <_prf+0x3e>
				while (width-- > 0) {
1c004ede:	14fd                	addi	s1,s1,-1
1c004ee0:	fff4b5e3          	p.bneimm	s1,-1,1c004eca <_prf+0x984>
				count += width;
1c004ee4:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c004ee6:	5cfd                	li	s9,-1
1c004ee8:	bad9                	j	1c0048be <_prf+0x378>
				PUTC(*cptr++);
1c004eea:	0017c50b          	p.lbu	a0,1(a5!)
1c004eee:	85de                	mv	a1,s7
1c004ef0:	c036                	sw	a3,0(sp)
1c004ef2:	c43e                	sw	a5,8(sp)
1c004ef4:	9b02                	jalr	s6
1c004ef6:	4682                	lw	a3,0(sp)
1c004ef8:	47a2                	lw	a5,8(sp)
1c004efa:	9df534e3          	p.bneimm	a0,-1,1c0048c2 <_prf+0x37c>
1c004efe:	e86ff06f          	j	1c004584 <_prf+0x3e>
				PUTC('0');
1c004f02:	85de                	mv	a1,s7
1c004f04:	03000513          	li	a0,48
1c004f08:	c036                	sw	a3,0(sp)
1c004f0a:	c43e                	sw	a5,8(sp)
1c004f0c:	9b02                	jalr	s6
1c004f0e:	4682                	lw	a3,0(sp)
1c004f10:	47a2                	lw	a5,8(sp)
1c004f12:	9bf53be3          	p.bneimm	a0,-1,1c0048c8 <_prf+0x382>
1c004f16:	e6eff06f          	j	1c004584 <_prf+0x3e>
					PUTC(c);
1c004f1a:	85de                	mv	a1,s7
1c004f1c:	c232                	sw	a2,4(sp)
1c004f1e:	c036                	sw	a3,0(sp)
1c004f20:	c442                	sw	a6,8(sp)
1c004f22:	9b02                	jalr	s6
1c004f24:	4612                	lw	a2,4(sp)
1c004f26:	4682                	lw	a3,0(sp)
1c004f28:	4822                	lw	a6,8(sp)
1c004f2a:	e5f52d63          	p.beqimm	a0,-1,1c004584 <_prf+0x3e>
					c = *++cptr;
1c004f2e:	0d85                	addi	s11,s11,1
1c004f30:	000dc503          	lbu	a0,0(s11)
1c004f34:	b27d                	j	1c0048e2 <_prf+0x39c>
					PUTC('0');
1c004f36:	85de                	mv	a1,s7
1c004f38:	03000513          	li	a0,48
1c004f3c:	c232                	sw	a2,4(sp)
1c004f3e:	c036                	sw	a3,0(sp)
1c004f40:	c43a                	sw	a4,8(sp)
1c004f42:	9b02                	jalr	s6
1c004f44:	4612                	lw	a2,4(sp)
1c004f46:	4682                	lw	a3,0(sp)
1c004f48:	4722                	lw	a4,8(sp)
1c004f4a:	167d                	addi	a2,a2,-1
1c004f4c:	9bf532e3          	p.bneimm	a0,-1,1c0048f0 <_prf+0x3aa>
1c004f50:	e34ff06f          	j	1c004584 <_prf+0x3e>
					PUTC('0');
1c004f54:	85de                	mv	a1,s7
1c004f56:	03000513          	li	a0,48
1c004f5a:	c036                	sw	a3,0(sp)
1c004f5c:	c43a                	sw	a4,8(sp)
1c004f5e:	9b02                	jalr	s6
1c004f60:	4682                	lw	a3,0(sp)
1c004f62:	4722                	lw	a4,8(sp)
1c004f64:	16fd                	addi	a3,a3,-1
1c004f66:	9df532e3          	p.bneimm	a0,-1,1c00492a <_prf+0x3e4>
1c004f6a:	e1aff06f          	j	1c004584 <_prf+0x3e>
					PUTC(c);
1c004f6e:	85de                	mv	a1,s7
1c004f70:	c232                	sw	a2,4(sp)
1c004f72:	c036                	sw	a3,0(sp)
1c004f74:	c43a                	sw	a4,8(sp)
1c004f76:	9b02                	jalr	s6
1c004f78:	4612                	lw	a2,4(sp)
1c004f7a:	4682                	lw	a3,0(sp)
1c004f7c:	4722                	lw	a4,8(sp)
1c004f7e:	e1f52363          	p.beqimm	a0,-1,1c004584 <_prf+0x3e>
					c = *++cptr;
1c004f82:	0d85                	addi	s11,s11,1
1c004f84:	000dc503          	lbu	a0,0(s11)
1c004f88:	ba75                	j	1c004944 <_prf+0x3fe>
					PUTC('0');
1c004f8a:	85de                	mv	a1,s7
1c004f8c:	03000513          	li	a0,48
1c004f90:	c43a                	sw	a4,8(sp)
1c004f92:	9b02                	jalr	s6
1c004f94:	4722                	lw	a4,8(sp)
1c004f96:	177d                	addi	a4,a4,-1
1c004f98:	9bf53fe3          	p.bneimm	a0,-1,1c004956 <_prf+0x410>
1c004f9c:	de8ff06f          	j	1c004584 <_prf+0x3e>
				PUTC(*cptr++);
1c004fa0:	0014450b          	p.lbu	a0,1(s0!)
1c004fa4:	85de                	mv	a1,s7
1c004fa6:	9b02                	jalr	s6
1c004fa8:	ddf52e63          	p.beqimm	a0,-1,1c004584 <_prf+0x3e>
1c004fac:	408a87b3          	sub	a5,s5,s0
			while (clen-- > 0) {
1c004fb0:	fef048e3          	bgtz	a5,1c004fa0 <_prf+0xa5a>
			count += prefix;
1c004fb4:	994e                	add	s2,s2,s3
			count += zero_head;
1c004fb6:	012d09b3          	add	s3,s10,s2
			count += clen;
1c004fba:	99a6                	add	s3,s3,s1
			if (width > 0) {
1c004fbc:	e39052e3          	blez	s9,1c004de0 <_prf+0x89a>
				count += width;
1c004fc0:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c004fc2:	1cfd                	addi	s9,s9,-1
1c004fc4:	e1fcaee3          	p.beqimm	s9,-1,1c004de0 <_prf+0x89a>
					PUTC(' ');
1c004fc8:	85de                	mv	a1,s7
1c004fca:	02000513          	li	a0,32
1c004fce:	9b02                	jalr	s6
1c004fd0:	fff539e3          	p.bneimm	a0,-1,1c004fc2 <_prf+0xa7c>
1c004fd4:	db0ff06f          	j	1c004584 <_prf+0x3e>
			*buf++ = '.';
1c004fd8:	02e00693          	li	a3,46
1c004fdc:	00d90023          	sb	a3,0(s2)
1c004fe0:	00190713          	addi	a4,s2,1
			zp->predot = decexp;
1c004fe4:	86ea                	mv	a3,s10
			decexp = 0;
1c004fe6:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c004fe8:	4a81                	li	s5,0
1c004fea:	b6f9                	j	1c004bb8 <_prf+0x672>
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c004fec:	ca02                	sw	zero,20(sp)
		exp = precision + 1;
1c004fee:	00140713          	addi	a4,s0,1
	digit_count = 16;
1c004ff2:	46c1                	li	a3,16
1c004ff4:	d636                	sw	a3,44(sp)
1c004ff6:	04d74933          	p.min	s2,a4,a3
1c004ffa:	b691                	j	1c004b3e <_prf+0x5f8>

1c004ffc <__rt_uart_cluster_req_done>:
  }

  return __rt_uart_open(channel, conf, event, dev_name);
  
error:
  rt_warning("[UART] Failed to open uart device\n");
1c004ffc:	300476f3          	csrrci	a3,mstatus,8
1c005000:	4785                	li	a5,1
1c005002:	08f50623          	sb	a5,140(a0)
1c005006:	08d54783          	lbu	a5,141(a0)
1c00500a:	00201737          	lui	a4,0x201
1c00500e:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c005012:	04078793          	addi	a5,a5,64
1c005016:	07da                	slli	a5,a5,0x16
1c005018:	0007e723          	p.sw	zero,a4(a5)
1c00501c:	30069073          	csrw	mstatus,a3
1c005020:	8082                	ret

1c005022 <__rt_uart_setup.isra.5>:
1c005022:	1c00e737          	lui	a4,0x1c00e
1c005026:	e6872703          	lw	a4,-408(a4) # 1c00de68 <__rt_freq_domains>
1c00502a:	00155793          	srli	a5,a0,0x1
1c00502e:	97ba                	add	a5,a5,a4
1c005030:	02a7d7b3          	divu	a5,a5,a0
1c005034:	1a102737          	lui	a4,0x1a102
1c005038:	17fd                	addi	a5,a5,-1
1c00503a:	07c2                	slli	a5,a5,0x10
1c00503c:	3067e793          	ori	a5,a5,774
1c005040:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c005044:	8082                	ret

1c005046 <__rt_uart_setfreq_after>:
1c005046:	1c00e7b7          	lui	a5,0x1c00e
1c00504a:	e1478793          	addi	a5,a5,-492 # 1c00de14 <__rt_uart>
1c00504e:	4398                	lw	a4,0(a5)
1c005050:	cb09                	beqz	a4,1c005062 <__rt_uart_setfreq_after+0x1c>
1c005052:	4788                	lw	a0,8(a5)
1c005054:	1141                	addi	sp,sp,-16
1c005056:	c606                	sw	ra,12(sp)
1c005058:	37e9                	jal	1c005022 <__rt_uart_setup.isra.5>
1c00505a:	40b2                	lw	ra,12(sp)
1c00505c:	4501                	li	a0,0
1c00505e:	0141                	addi	sp,sp,16
1c005060:	8082                	ret
1c005062:	4501                	li	a0,0
1c005064:	8082                	ret

1c005066 <__rt_uart_wait_tx_done.isra.6>:
1c005066:	1a102737          	lui	a4,0x1a102
1c00506a:	1141                	addi	sp,sp,-16
1c00506c:	21870713          	addi	a4,a4,536 # 1a102218 <__l1_end+0xa1021f8>
1c005070:	002046b7          	lui	a3,0x204
1c005074:	431c                	lw	a5,0(a4)
1c005076:	8bc1                	andi	a5,a5,16
1c005078:	e38d                	bnez	a5,1c00509a <__rt_uart_wait_tx_done.isra.6+0x34>
1c00507a:	1a102737          	lui	a4,0x1a102
1c00507e:	22070713          	addi	a4,a4,544 # 1a102220 <__l1_end+0xa102200>
1c005082:	431c                	lw	a5,0(a4)
1c005084:	fc17b7b3          	p.bclr	a5,a5,30,1
1c005088:	ffed                	bnez	a5,1c005082 <__rt_uart_wait_tx_done.isra.6+0x1c>
1c00508a:	c602                	sw	zero,12(sp)
1c00508c:	7cf00713          	li	a4,1999
1c005090:	47b2                	lw	a5,12(sp)
1c005092:	00f75763          	ble	a5,a4,1c0050a0 <__rt_uart_wait_tx_done.isra.6+0x3a>
1c005096:	0141                	addi	sp,sp,16
1c005098:	8082                	ret
1c00509a:	0386e783          	p.elw	a5,56(a3) # 204038 <__L2+0x184038>
1c00509e:	bfd9                	j	1c005074 <__rt_uart_wait_tx_done.isra.6+0xe>
1c0050a0:	47b2                	lw	a5,12(sp)
1c0050a2:	0785                	addi	a5,a5,1
1c0050a4:	c63e                	sw	a5,12(sp)
1c0050a6:	b7ed                	j	1c005090 <__rt_uart_wait_tx_done.isra.6+0x2a>

1c0050a8 <__rt_uart_setfreq_before>:
1c0050a8:	1c00e7b7          	lui	a5,0x1c00e
1c0050ac:	e147a783          	lw	a5,-492(a5) # 1c00de14 <__rt_uart>
1c0050b0:	cf99                	beqz	a5,1c0050ce <__rt_uart_setfreq_before+0x26>
1c0050b2:	1141                	addi	sp,sp,-16
1c0050b4:	c606                	sw	ra,12(sp)
1c0050b6:	3f45                	jal	1c005066 <__rt_uart_wait_tx_done.isra.6>
1c0050b8:	40b2                	lw	ra,12(sp)
1c0050ba:	005007b7          	lui	a5,0x500
1c0050be:	1a102737          	lui	a4,0x1a102
1c0050c2:	0799                	addi	a5,a5,6
1c0050c4:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c0050c8:	4501                	li	a0,0
1c0050ca:	0141                	addi	sp,sp,16
1c0050cc:	8082                	ret
1c0050ce:	4501                	li	a0,0
1c0050d0:	8082                	ret

1c0050d2 <__rt_uart_cluster_req>:
1c0050d2:	1141                	addi	sp,sp,-16
1c0050d4:	c606                	sw	ra,12(sp)
1c0050d6:	c422                	sw	s0,8(sp)
1c0050d8:	30047473          	csrrci	s0,mstatus,8
1c0050dc:	1c0057b7          	lui	a5,0x1c005
1c0050e0:	ffc78793          	addi	a5,a5,-4 # 1c004ffc <__rt_uart_cluster_req_done>
1c0050e4:	c91c                	sw	a5,16(a0)
1c0050e6:	4785                	li	a5,1
1c0050e8:	d91c                	sw	a5,48(a0)
1c0050ea:	411c                	lw	a5,0(a0)
1c0050ec:	02052a23          	sw	zero,52(a0)
1c0050f0:	c948                	sw	a0,20(a0)
1c0050f2:	43cc                	lw	a1,4(a5)
1c0050f4:	4514                	lw	a3,8(a0)
1c0050f6:	4150                	lw	a2,4(a0)
1c0050f8:	0586                	slli	a1,a1,0x1
1c0050fa:	00c50793          	addi	a5,a0,12
1c0050fe:	4701                	li	a4,0
1c005100:	0585                	addi	a1,a1,1
1c005102:	4501                	li	a0,0
1c005104:	a07fd0ef          	jal	ra,1c002b0a <rt_periph_copy>
1c005108:	30041073          	csrw	mstatus,s0
1c00510c:	40b2                	lw	ra,12(sp)
1c00510e:	4422                	lw	s0,8(sp)
1c005110:	0141                	addi	sp,sp,16
1c005112:	8082                	ret

1c005114 <soc_eu_fcEventMask_setEvent>:
1c005114:	47fd                	li	a5,31
1c005116:	4721                	li	a4,8
1c005118:	00a7d463          	ble	a0,a5,1c005120 <soc_eu_fcEventMask_setEvent+0xc>
1c00511c:	1501                	addi	a0,a0,-32
1c00511e:	4711                	li	a4,4
1c005120:	1a1066b7          	lui	a3,0x1a106
1c005124:	20e6f603          	p.lw	a2,a4(a3)
1c005128:	4785                	li	a5,1
1c00512a:	00a79533          	sll	a0,a5,a0
1c00512e:	fff54513          	not	a0,a0
1c005132:	8d71                	and	a0,a0,a2
1c005134:	00a6e723          	p.sw	a0,a4(a3)
1c005138:	8082                	ret

1c00513a <rt_uart_conf_init>:
1c00513a:	000997b7          	lui	a5,0x99
1c00513e:	96878793          	addi	a5,a5,-1688 # 98968 <__L2+0x18968>
1c005142:	c11c                	sw	a5,0(a0)
1c005144:	57fd                	li	a5,-1
1c005146:	c15c                	sw	a5,4(a0)
1c005148:	8082                	ret

1c00514a <__rt_uart_open>:
1c00514a:	1141                	addi	sp,sp,-16
1c00514c:	c606                	sw	ra,12(sp)
1c00514e:	c422                	sw	s0,8(sp)
1c005150:	c226                	sw	s1,4(sp)
1c005152:	c04a                	sw	s2,0(sp)
1c005154:	30047973          	csrrci	s2,mstatus,8
1c005158:	cd8d                	beqz	a1,1c005192 <__rt_uart_open+0x48>
1c00515a:	4198                	lw	a4,0(a1)
1c00515c:	1c00e6b7          	lui	a3,0x1c00e
1c005160:	ffc50793          	addi	a5,a0,-4
1c005164:	e1468413          	addi	s0,a3,-492 # 1c00de14 <__rt_uart>
1c005168:	0792                	slli	a5,a5,0x4
1c00516a:	943e                	add	s0,s0,a5
1c00516c:	4010                	lw	a2,0(s0)
1c00516e:	e1468693          	addi	a3,a3,-492
1c005172:	c60d                	beqz	a2,1c00519c <__rt_uart_open+0x52>
1c005174:	c589                	beqz	a1,1c00517e <__rt_uart_open+0x34>
1c005176:	418c                	lw	a1,0(a1)
1c005178:	4418                	lw	a4,8(s0)
1c00517a:	04e59a63          	bne	a1,a4,1c0051ce <__rt_uart_open+0x84>
1c00517e:	0605                	addi	a2,a2,1
1c005180:	00c6e7a3          	p.sw	a2,a5(a3)
1c005184:	8522                	mv	a0,s0
1c005186:	40b2                	lw	ra,12(sp)
1c005188:	4422                	lw	s0,8(sp)
1c00518a:	4492                	lw	s1,4(sp)
1c00518c:	4902                	lw	s2,0(sp)
1c00518e:	0141                	addi	sp,sp,16
1c005190:	8082                	ret
1c005192:	00099737          	lui	a4,0x99
1c005196:	96870713          	addi	a4,a4,-1688 # 98968 <__L2+0x18968>
1c00519a:	b7c9                	j	1c00515c <__rt_uart_open+0x12>
1c00519c:	c418                	sw	a4,8(s0)
1c00519e:	4785                	li	a5,1
1c0051a0:	1a102737          	lui	a4,0x1a102
1c0051a4:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa102760>
1c0051a8:	c01c                	sw	a5,0(s0)
1c0051aa:	c048                	sw	a0,4(s0)
1c0051ac:	4314                	lw	a3,0(a4)
1c0051ae:	00a797b3          	sll	a5,a5,a0
1c0051b2:	00151493          	slli	s1,a0,0x1
1c0051b6:	8fd5                	or	a5,a5,a3
1c0051b8:	c31c                	sw	a5,0(a4)
1c0051ba:	8526                	mv	a0,s1
1c0051bc:	3fa1                	jal	1c005114 <soc_eu_fcEventMask_setEvent>
1c0051be:	00148513          	addi	a0,s1,1
1c0051c2:	3f89                	jal	1c005114 <soc_eu_fcEventMask_setEvent>
1c0051c4:	4408                	lw	a0,8(s0)
1c0051c6:	3db1                	jal	1c005022 <__rt_uart_setup.isra.5>
1c0051c8:	30091073          	csrw	mstatus,s2
1c0051cc:	bf65                	j	1c005184 <__rt_uart_open+0x3a>
1c0051ce:	4401                	li	s0,0
1c0051d0:	bf55                	j	1c005184 <__rt_uart_open+0x3a>

1c0051d2 <rt_uart_close>:
}



void rt_uart_close(rt_uart_t *uart, rt_event_t *event)
{
1c0051d2:	1141                	addi	sp,sp,-16
1c0051d4:	c606                	sw	ra,12(sp)
1c0051d6:	c422                	sw	s0,8(sp)
1c0051d8:	c226                	sw	s1,4(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0051da:	300474f3          	csrrci	s1,mstatus,8
  int irq = rt_irq_disable();

  rt_trace(RT_TRACE_DEV_CTRL, "[UART] Closing uart device (handle: %p)\n", uart);

  uart->open_count--;
1c0051de:	411c                	lw	a5,0(a0)
1c0051e0:	17fd                	addi	a5,a5,-1
1c0051e2:	c11c                	sw	a5,0(a0)

  if (uart->open_count == 0)
1c0051e4:	e795                	bnez	a5,1c005210 <rt_uart_close+0x3e>
1c0051e6:	842a                	mv	s0,a0
  {
      // First wait for pending transfers to finish before stoppping uart in case
      // some printf are still pending
      __rt_uart_wait_tx_done(uart);
1c0051e8:	3dbd                	jal	1c005066 <__rt_uart_wait_tx_done.isra.6>

  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_SETUP_OFFSET, val);
}

static inline void plp_uart_disable(int channel) {
  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_SETUP_OFFSET, 0x00500006);
1c0051ea:	1a102737          	lui	a4,0x1a102
1c0051ee:	005007b7          	lui	a5,0x500
1c0051f2:	22470693          	addi	a3,a4,548 # 1a102224 <__l1_end+0xa102204>
1c0051f6:	0799                	addi	a5,a5,6
1c0051f8:	c29c                	sw	a5,0(a3)
      // Set enable bits for uart channel back to 0 
      // This is needed to be able to propagate new configs when re-opening
      plp_uart_disable(uart->channel - ARCHI_UDMA_UART_ID(0));      

      // Then stop the uart
      plp_udma_cg_set(plp_udma_cg_get() & ~(1<<uart->channel));
1c0051fa:	4050                	lw	a2,4(s0)
  return pulp_read32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET);
1c0051fc:	78070713          	addi	a4,a4,1920
1c005200:	4314                	lw	a3,0(a4)
1c005202:	4785                	li	a5,1
1c005204:	00c797b3          	sll	a5,a5,a2
1c005208:	fff7c793          	not	a5,a5
1c00520c:	8ff5                	and	a5,a5,a3
  pulp_write32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET, value);
1c00520e:	c31c                	sw	a5,0(a4)
  __builtin_pulp_spr_write(reg, val);
1c005210:	30049073          	csrw	mstatus,s1
  }

  rt_irq_restore(irq);
}
1c005214:	40b2                	lw	ra,12(sp)
1c005216:	4422                	lw	s0,8(sp)
1c005218:	4492                	lw	s1,4(sp)
1c00521a:	0141                	addi	sp,sp,16
1c00521c:	8082                	ret

1c00521e <rt_uart_cluster_write>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00521e:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c005222:	8795                	srai	a5,a5,0x5
1c005224:	f267b7b3          	p.bclr	a5,a5,25,6
void rt_uart_cluster_write(rt_uart_t *handle, void *buffer, size_t size, rt_uart_req_t *req)
{
  req->uart = handle;
  req->buffer = buffer;
  req->size = size;
  req->cid = rt_cluster_id();
1c005228:	08f686a3          	sb	a5,141(a3)
  event->arg[0] = (uintptr_t)callback;
1c00522c:	1c0057b7          	lui	a5,0x1c005
1c005230:	0d278793          	addi	a5,a5,210 # 1c0050d2 <__rt_uart_cluster_req>
1c005234:	ca9c                	sw	a5,16(a3)
  event->implem.pending = 1;  
1c005236:	4785                	li	a5,1
  req->uart = handle;
1c005238:	c288                	sw	a0,0(a3)
  req->buffer = buffer;
1c00523a:	c2cc                	sw	a1,4(a3)
  req->size = size;
1c00523c:	c690                	sw	a2,8(a3)
  req->done = 0;
1c00523e:	08068623          	sb	zero,140(a3)
  event->implem.keep = 0;
1c005242:	0206aa23          	sw	zero,52(a3)
  event->arg[1] = (uintptr_t)arg;
1c005246:	cad4                	sw	a3,20(a3)
  event->implem.pending = 1;  
1c005248:	da9c                	sw	a5,48(a3)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_uart_cluster_req, (void *)req);
  __rt_event_set_pending(&req->event);
  __rt_cluster_push_fc_event(&req->event);
1c00524a:	00c68513          	addi	a0,a3,12
1c00524e:	a44fe06f          	j	1c003492 <__rt_cluster_push_fc_event>

1c005252 <__rt_uart_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that we flush pending transfers before updating the frequency
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c005252:	1c0055b7          	lui	a1,0x1c005
{
1c005256:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c005258:	4601                	li	a2,0
1c00525a:	0a858593          	addi	a1,a1,168 # 1c0050a8 <__rt_uart_setfreq_before>
1c00525e:	4511                	li	a0,4
{
1c005260:	c606                	sw	ra,12(sp)
1c005262:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c005264:	f25fc0ef          	jal	ra,1c002188 <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c005268:	1c0055b7          	lui	a1,0x1c005
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00526c:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c00526e:	4601                	li	a2,0
1c005270:	04658593          	addi	a1,a1,70 # 1c005046 <__rt_uart_setfreq_after>
1c005274:	4515                	li	a0,5
1c005276:	f13fc0ef          	jal	ra,1c002188 <__rt_cbsys_add>


  for (int i=0; i<ARCHI_UDMA_NB_UART; i++)
  {
    __rt_uart[i].open_count = 0;
1c00527a:	1c00e7b7          	lui	a5,0x1c00e
1c00527e:	e007aa23          	sw	zero,-492(a5) # 1c00de14 <__rt_uart>
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c005282:	8d41                	or	a0,a0,s0
  }

  if (err) rt_fatal("Unable to initialize uart driver\n");
1c005284:	c10d                	beqz	a0,1c0052a6 <__rt_uart_init+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c005286:	01402673          	csrr	a2,uhartid
1c00528a:	1c006537          	lui	a0,0x1c006
  return (hart_id >> 5) & 0x3f;
1c00528e:	40565593          	srai	a1,a2,0x5
1c005292:	f265b5b3          	p.bclr	a1,a1,25,6
1c005296:	f4563633          	p.bclr	a2,a2,26,5
1c00529a:	a1050513          	addi	a0,a0,-1520 # 1c005a10 <__clz_tab+0x490>
1c00529e:	954ff0ef          	jal	ra,1c0043f2 <printf>
1c0052a2:	8bcff0ef          	jal	ra,1c00435e <abort>
}
1c0052a6:	40b2                	lw	ra,12(sp)
1c0052a8:	4422                	lw	s0,8(sp)
1c0052aa:	0141                	addi	sp,sp,16
1c0052ac:	8082                	ret
	...

1c0052b0 <__cluster_text_start>:
  .global __rt_pe_start
__rt_pe_start:

#endif

    csrr    a0, 0xF14
1c0052b0:	f1402573          	csrr	a0,mhartid
    andi    a1, a0, 0x1f
1c0052b4:	01f57593          	andi	a1,a0,31
    srli    a0, a0, 5
1c0052b8:	8115                	srli	a0,a0,0x5
    
    // Activate a few events
    li      t0, (1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT)
1c0052ba:	000702b7          	lui	t0,0x70
    li      t1, ARCHI_EU_DEMUX_ADDR
1c0052be:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK(t1)
1c0052c2:	00532023          	sw	t0,0(t1) # 204000 <__L2+0x184000>

#ifndef ARCHI_NO_L1_TINY
    sw      x0, %tiny(__rt_dma_first_pending)(x0)
1c0052c6:	00002a23          	sw	zero,20(zero) # 14 <__rt_bridge_eeprom_handle>

#ifdef ARCHI_HAS_CC
    li      t2, ARCHI_CC_CORE_ID
    bne     a1, t2, __rt_slave_start
#else
    bne     a1, x0, __rt_slave_start
1c0052ca:	10059063          	bnez	a1,1c0053ca <__rt_slave_start>
#endif

    li      t0, (1<<ARCHI_CL_EVT_DMA1)
1c0052ce:	20000293          	li	t0,512
    li      t1, ARCHI_EU_DEMUX_ADDR
1c0052d2:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK_IRQ_OR(t1)
1c0052d6:	00532a23          	sw	t0,20(t1) # 204014 <__L2+0x184014>



    // Prepare few values that will be kept in saved registers to optimize the loop
    la      s0, __rt_cluster_pool
1c0052da:	e3ffb417          	auipc	s0,0xe3ffb
1c0052de:	d2a40413          	addi	s0,s0,-726 # 4 <__rt_bridge_flash_handle>
    li      s3, ARCHI_EU_DEMUX_ADDR
1c0052e2:	002049b7          	lui	s3,0x204
    li      s4, 1<<RT_CLUSTER_CALL_EVT
1c0052e6:	4a09                	li	s4,2
    la      s5, __rt_master_event
1c0052e8:	00000a97          	auipc	s5,0x0
1c0052ec:	038a8a93          	addi	s5,s5,56 # 1c005320 <__rt_master_event>
    la      s7, __rt_fc_cluster_data
1c0052f0:	00009b97          	auipc	s7,0x9
1c0052f4:	b88b8b93          	addi	s7,s7,-1144 # 1c00de78 <__rt_fc_cluster_data>
    li      t2, RT_FC_CLUSTER_DATA_T_SIZEOF
1c0052f8:	02800393          	li	t2,40
    mul     t2, t2, a0
1c0052fc:	02a383b3          	mul	t2,t2,a0
    add     s7, s7, t2
1c005300:	9b9e                	add	s7,s7,t2
    addi    s7, s7, RT_FC_CLUSTER_DATA_T_EVENTS
1c005302:	0b91                	addi	s7,s7,4
#if defined(ARCHI_HAS_FC)
#if defined(ITC_VERSION)
    li      s9, ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET
    li      s8, 1<<RT_FC_ENQUEUE_EVENT
#else
    li      s9, ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
1c005304:	1b201cb7          	lui	s9,0x1b201
1c005308:	e04c8c93          	addi	s9,s9,-508 # 1b200e04 <__fc_tcdm_end+0x1ffa34>
    li      s8, 1
1c00530c:	4c05                	li	s8,1
    // In case there is no FC, the event must be sent to cluster 0 event unit
    li      s9, ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(0) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
    li      s8, 1    
#endif
#ifndef ARCHI_HAS_NO_DISPATCH
    la      s10, __rt_set_slave_stack
1c00530e:	00000d17          	auipc	s10,0x0
1c005312:	0fad0d13          	addi	s10,s10,250 # 1c005408 <__rt_set_slave_stack>
    ori     s10, s10, 1
1c005316:	001d6d13          	ori	s10,s10,1
#endif

    csrwi   0x300, 0x8
1c00531a:	30045073          	csrwi	mstatus,8

    j       __rt_master_loop
1c00531e:	a819                	j	1c005334 <__rt_master_loop>

1c005320 <__rt_master_event>:



__rt_master_event:
    beq     s6, x0, __rt_master_loop
1c005320:	000b0a63          	beqz	s6,1c005334 <__rt_master_loop>

1c005324 <__rt_push_event_to_fc_retry>:

__rt_push_event_to_fc_retry:
    // Now we have to push the termination event to FC side
    // First wait until the slot for posting events is free
    lw      t0, 0(s7)
1c005324:	000ba283          	lw	t0,0(s7)
    bne     t0, x0, __rt_push_event_to_fc_wait
1c005328:	08029a63          	bnez	t0,1c0053bc <__rt_push_event_to_fc_wait>

    // Push it
    sw      s6, 0(s7)
1c00532c:	016ba023          	sw	s6,0(s7)

    // And notify the FC side with a HW event in case it is sleeping
    sw      s8, 0(s9)
1c005330:	018ca023          	sw	s8,0(s9)

1c005334 <__rt_master_loop>:


__rt_master_loop:
    // Check if a task is ready in the pool
    lw      t3, 0(s0)
1c005334:	00042e03          	lw	t3,0(s0)
    // Check if a call is ready, e.g. if nb_pe is not zero
    // otherwise go to sleep
    beq     t3, x0, __rt_master_sleep
1c005338:	060e0b63          	beqz	t3,1c0053ae <__rt_master_sleep>

1c00533c <__rt_master_loop_update_next>:

__rt_master_loop_update_next:
    lw      t4, RT_CLUSTER_TASK_NEXT(t3)
1c00533c:	020e2e83          	lw	t4,32(t3)
    sw      x0, RT_CLUSTER_TASK_PENDING(t3)
1c005340:	020e2223          	sw	zero,36(t3)
    sw      t4, 0(s0)
1c005344:	01d42023          	sw	t4,0(s0)

    // Check again next pointer in case it was updated by the FC.
    // If so, do it it again as this will ensure that either we see the new
    // value or the FC sees our write
    lw      t5, RT_CLUSTER_TASK_NEXT(t3)
1c005348:	020e2f03          	lw	t5,32(t3)
    bne     t4, t5, __rt_master_loop_update_next
1c00534c:	ffee98e3          	bne	t4,t5,1c00533c <__rt_master_loop_update_next>
    li      a4, 0
    ebreak
#endif

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c005350:	7d005073          	csrwi	0x7d0,0
#endif

    // Reads entry point information
    lw      a0, RT_CLUSTER_TASK_ARG(t3)
1c005354:	004e2503          	lw	a0,4(t3)
    lw      t0, RT_CLUSTER_TASK_ENTRY(t3)
1c005358:	000e2283          	lw	t0,0(t3)
    lw      sp, RT_CLUSTER_TASK_STACKS(t3)
1c00535c:	008e2103          	lw	sp,8(t3)
    lw      t1, RT_CLUSTER_TASK_STACK_SIZE(t3)
1c005360:	00ce2303          	lw	t1,12(t3)
    lw      t2, RT_CLUSTER_TASK_SLAVE_STACK_SIZE(t3)
1c005364:	010e2383          	lw	t2,16(t3)
    lw      t5, RT_CLUSTER_TASK_CORE_MASK(t3)
1c005368:	028e2f03          	lw	t5,40(t3)
    lw      s6, RT_CLUSTER_TASK_COMPLETION_CALLBACK(t3)
1c00536c:	018e2b03          	lw	s6,24(t3)
    lw      t6, RT_CLUSTER_TASK_NB_CORES(t3)
1c005370:	014e2f83          	lw	t6,20(t3)
    mv      ra, s5
1c005374:	80d6                	mv	ra,s5

    add     sp, sp, t1
1c005376:	911a                	add	sp,sp,t1

#ifdef ARCHI_NO_L1_TINY
    la      t4, __rt_cluster_nb_active_pe
    sw      t6, 0(t4)
#else
    sw      t6, %tiny(__rt_cluster_nb_active_pe)(x0)
1c005378:	01f02c23          	sw	t6,24(zero) # 18 <__rt_first_free>
#endif

#ifdef __RT_USE_ASSERT
    // Update stack checking information
    beqz    t1, __rt_no_stack_check
1c00537c:	00030a63          	beqz	t1,1c005390 <__rt_no_stack_check>
    sub     t4, sp, t1
1c005380:	40610eb3          	sub	t4,sp,t1
    csrw    0x7D1, t4
1c005384:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c005388:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c00538c:	7d00d073          	csrwi	0x7d0,1

1c005390 <__rt_no_stack_check>:
#endif

__rt_no_stack_check:
    // Whatever the number of cores, we need to setup the barrier as the master code is compiled to use it
    sw      t5, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG(s3)
1c005390:	09e9a223          	sw	t5,132(s3) # 204084 <__L2+0x184084>
#ifdef ARCHI_HAS_CC
    // When we have a cluster controller, don't configure the slave barrier
    // if we don't have have any slave
    beqz    t5, __rt_master_no_slave_barrier
#endif
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_MASK(s3)
1c005394:	21e9a023          	sw	t5,512(s3)
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK(s3)
1c005398:	21e9a623          	sw	t5,524(s3)

1c00539c <__rt_master_no_slave_barrier>:
    sw      t6, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK + EU_BARRIER_SIZE(s3)
#endif

    // Set stack on slaves
    // For that we push first the function for setting stack, then the stack size and the base
    p.beqimm t5, 0, __rt_master_loop_no_slave
1c00539c:	000f2863          	p.beqimm	t5,0,1c0053ac <__rt_master_loop_no_slave>
    sw      s10, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c0053a0:	09a9a023          	sw	s10,128(s3)
    sw      t2, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c0053a4:	0879a023          	sw	t2,128(s3)
    sw      sp, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c0053a8:	0829a023          	sw	sp,128(s3)

1c0053ac <__rt_master_loop_no_slave>:

__rt_master_loop_no_slave:

    // Call the entry point, this will directly come back to the master loop
    jr      t0
1c0053ac:	8282                	jr	t0

1c0053ae <__rt_master_sleep>:
    lw      a1, %tiny(__rt_pe_trace)(x0)
    li      a2, 1
    ebreak
#endif

    sw      s4, EU_CORE_MASK_OR(s3)
1c0053ae:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c0053b2:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c0053b6:	0149a223          	sw	s4,4(s3)
    j       __rt_master_loop
1c0053ba:	bfad                	j	1c005334 <__rt_master_loop>

1c0053bc <__rt_push_event_to_fc_wait>:




__rt_push_event_to_fc_wait:
    sw      s4, EU_CORE_MASK_OR(s3)
1c0053bc:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c0053c0:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c0053c4:	0149a223          	sw	s4,4(s3)
    j       __rt_push_event_to_fc_retry
1c0053c8:	bfb1                	j	1c005324 <__rt_push_event_to_fc_retry>

1c0053ca <__rt_slave_start>:
__rt_slave_start:


#ifndef ARCHI_HAS_NO_DISPATCH

    li      s2, ARCHI_EU_DEMUX_ADDR
1c0053ca:	00204937          	lui	s2,0x204
    csrr    s3, 0xF14
1c0053ce:	f14029f3          	csrr	s3,mhartid
    and     s3, s3, 0x1f
1c0053d2:	01f9f993          	andi	s3,s3,31
    la      s4, __rt_fork_return
1c0053d6:	00000a17          	auipc	s4,0x0
1c0053da:	012a0a13          	addi	s4,s4,18 # 1c0053e8 <__rt_fork_return>
    la      s5, __rt_wait_for_dispatch
1c0053de:	00000a97          	auipc	s5,0x0
1c0053e2:	00ea8a93          	addi	s5,s5,14 # 1c0053ec <__rt_wait_for_dispatch>
    j       __rt_wait_for_dispatch
1c0053e6:	a019                	j	1c0053ec <__rt_wait_for_dispatch>

1c0053e8 <__rt_fork_return>:
    // When the cluster has a controller barrier 0 is used for normal team barrier
    // and barrier 1 is used for end of offload
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR + EU_BARRIER_SIZE(s2)
#else
#ifndef ARCHI_HAS_NO_BARRIER
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR(s2)
1c0053e8:	21c96283          	p.elw	t0,540(s2) # 20421c <__L2+0x18421c>

1c0053ec <__rt_wait_for_dispatch>:
    li      a2, 1
    ebreak
#endif

    // Wait for PC + arg information from dispatcher
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c0053ec:	08096283          	p.elw	t0,128(s2)
    p.elw   a0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c0053f0:	08096503          	p.elw	a0,128(s2)
    ebreak
    mv      a0, t1
#endif

    // Check if this is an entry with a barrier at the end (fork entry)
    andi    t1, t0, 1
1c0053f4:	0012f313          	andi	t1,t0,1
    bne     t1, zero, __rt_other_entry
1c0053f8:	00031563          	bnez	t1,1c005402 <__rt_other_entry>

1c0053fc <__rt_fork_entry>:

__rt_fork_entry:

    // Jump to the handler and prepare r9 to jump back just before the main loop
    add     ra, s4, x0
1c0053fc:	000a00b3          	add	ra,s4,zero
    jr      t0
1c005400:	8282                	jr	t0

1c005402 <__rt_other_entry>:

__rt_other_entry:

  // Jump to the handler and prepare r9 to jump back directly to the main loop
    add     ra, s5, x0
1c005402:	000a80b3          	add	ra,s5,zero
    jr      t0
1c005406:	8282                	jr	t0

1c005408 <__rt_set_slave_stack>:

  .global __rt_set_slave_stack
__rt_set_slave_stack:

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c005408:	7d005073          	csrwi	0x7d0,0
#endif

    // Multiply the stack size by the core ID and add the stack base to get our stack
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c00540c:	08096283          	p.elw	t0,128(s2)
    // If the cluster has a cluster controller, the first slave has core ID 0
    // and thus we need to take the next stack
    addi     t5, s3, 1
    p.mul   t4, t5, a0
#else
    p.mul   t4, s3, a0
1c005410:	02a98eb3          	mul	t4,s3,a0
#endif
    add     sp, t4, t0
1c005414:	005e8133          	add	sp,t4,t0

#ifdef __RT_USE_ASSERT
    beqz    a0, __rt_no_stack_check_end
1c005418:	c909                	beqz	a0,1c00542a <__rt_no_stack_check_end>
    sub     t4, sp, a0
1c00541a:	40a10eb3          	sub	t4,sp,a0
    csrw    0x7D1, t4
1c00541e:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c005422:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c005426:	7d00d073          	csrwi	0x7d0,1

1c00542a <__rt_no_stack_check_end>:
#endif
__rt_no_stack_check_end:
    ret
1c00542a:	8082                	ret

1c00542c <__rt_dma_2d>:
#if defined(ARCHI_HAS_CLUSTER)
#ifndef ARCHI_NO_L1_TINY
    .global __rt_dma_2d
__rt_dma_2d:

    sw  x8, -4(sp)
1c00542c:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c005430:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c005434:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c005438:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c00543c:	fec12623          	sw	a2,-20(sp)

    li  a2, ARCHI_MCHAN_DEMUX_ADDR
1c005440:	00204637          	lui	a2,0x204
1c005444:	40060613          	addi	a2,a2,1024 # 204400 <__L2+0x184400>

    lw  x8, %tiny(__rt_dma_first_pending)(x0)
1c005448:	01402403          	lw	s0,20(zero) # 14 <__rt_bridge_eeprom_handle>

    lw  a1, CL_DMA_CMD_T_ID(x8)
1c00544c:	400c                	lw	a1,0(s0)
    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c00544e:	4408                	lw	a0,8(s0)
    p.bsetr a1, x0, a1
1c005450:	80b045b3          	p.bsetr	a1,zero,a1
    sw  a1, MCHAN_STATUS_OFFSET(a2)
1c005454:	c24c                	sw	a1,4(a2)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c005456:	480c                	lw	a1,16(s0)

    beqz a0, __rt_dma_2d_done
1c005458:	c131                	beqz	a0,1c00549c <__rt_dma_2d_done>

1c00545a <__rt_dma_2d_redo>:

__rt_dma_2d_redo:
    lw  x9, CL_DMA_CMD_T_CMD(x8)
1c00545a:	4044                	lw	s1,4(s0)
    
    bgt a0, a1, __rt_dma_2d_not_last
1c00545c:	00a5c363          	blt	a1,a0,1c005462 <__rt_dma_2d_not_last>
    mv  a1, a0
1c005460:	85aa                	mv	a1,a0

1c005462 <__rt_dma_2d_not_last>:

__rt_dma_2d_not_last:
    lw  a0, MCHAN_CMD_OFFSET(a2)
1c005462:	4208                	lw	a0,0(a2)
    sw  a0, CL_DMA_CMD_T_ID(x8)
1c005464:	c008                	sw	a0,0(s0)

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c005466:	4408                	lw	a0,8(s0)

    p.inserti x9, a1, MCHAN_CMD_CMD_LEN_WIDTH-1, MCHAN_CMD_CMD_LEN_BIT
1c005468:	de05a4b3          	p.insert	s1,a1,15,0

    sw  x9, MCHAN_CMD_OFFSET(a2)   // cmd
1c00546c:	c204                	sw	s1,0(a2)

    sub a0, a0, a1
1c00546e:	8d0d                	sub	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_SIZE(x8)
1c005470:	c408                	sw	a0,8(s0)

    lw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c005472:	4848                	lw	a0,20(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // local address
1c005474:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c005476:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c005478:	c848                	sw	a0,20(s0)


    lw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c00547a:	4c08                	lw	a0,24(s0)
    lw  a1, CL_DMA_CMD_T_STRIDE(x8)
1c00547c:	444c                	lw	a1,12(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // external address
1c00547e:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c005480:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c005482:	cc08                	sw	a0,24(s0)

1c005484 <__rt_dma_2d_exit>:

__rt_dma_2d_exit:
    lw  x8, -4(sp)
1c005484:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c005488:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c00548c:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c005490:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c005494:	fec12603          	lw	a2,-20(sp)

    mret
1c005498:	30200073          	mret

1c00549c <__rt_dma_2d_done>:

__rt_dma_2d_done:
    sw  x0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c00549c:	00042c23          	sw	zero,24(s0)

    lw  x9, CL_DMA_CMD_T_NEXT(x8)
1c0054a0:	4c44                	lw	s1,28(s0)
    sw  x9, %tiny(__rt_dma_first_pending)(x0)
1c0054a2:	00902a23          	sw	s1,20(zero) # 14 <__rt_bridge_eeprom_handle>

    li  x8, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + (RT_DMA_EVENT<<2)
1c0054a6:	00204437          	lui	s0,0x204
1c0054aa:	11440413          	addi	s0,s0,276 # 204114 <__L2+0x184114>
    sw  x0, EU_CORE_TRIGG_SW_EVENT(x8)
1c0054ae:	00042023          	sw	zero,0(s0)

    beqz x9, __rt_dma_2d_exit
1c0054b2:	d8e9                	beqz	s1,1c005484 <__rt_dma_2d_exit>

    mv  x8, x9
1c0054b4:	8426                	mv	s0,s1

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c0054b6:	4408                	lw	a0,8(s0)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c0054b8:	480c                	lw	a1,16(s0)

    j   __rt_dma_2d_redo
1c0054ba:	b745                	j	1c00545a <__rt_dma_2d_redo>
