
*** Running vivado
    with args -log i2c_slave.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_slave.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source i2c_slave.tcl -notrace
Command: synth_design -top i2c_slave -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 811.371 ; gain = 178.238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'i2c_slave' [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_slave.v:3]
	Parameter device_addr bound to: 7'b1111010 
	Parameter NULL bound to: 5'b00000 
	Parameter IDLE bound to: 5'b00001 
	Parameter START bound to: 5'b00010 
	Parameter DEV_ADDR bound to: 5'b00011 
	Parameter ACK bound to: 5'b00100 
	Parameter NACK bound to: 5'b00101 
	Parameter NWAIT bound to: 5'b00110 
	Parameter W_WAIT bound to: 5'b00111 
	Parameter W_DATA bound to: 5'b01000 
	Parameter W_ACK bound to: 5'b01001 
	Parameter R_WAIT bound to: 5'b01010 
	Parameter R_DATA bound to: 5'b01011 
	Parameter R_NULL bound to: 5'b01100 
	Parameter R_NACK bound to: 5'b01101 
	Parameter R_NWAIT bound to: 5'b01110 
	Parameter R_ACK bound to: 5'b01111 
	Parameter STOP bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'i2c_div_clk' [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_frq.v:3]
	Parameter cnt_max bound to: 10416 - type: integer 
	Parameter cnt_half bound to: 5208 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_frq.v:26]
INFO: [Synth 8-6155] done synthesizing module 'i2c_div_clk' (1#1) [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_frq.v:3]
WARNING: [Synth 8-151] case item 5'b10000 is unreachable [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_slave.v:258]
INFO: [Synth 8-226] default block is never used [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_slave.v:135]
WARNING: [Synth 8-151] case item 5'b10000 is unreachable [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_slave.v:412]
INFO: [Synth 8-155] case statement is not full and has no default [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_slave.v:319]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register sda_start_reg in module i2c_slave. This is not a recommended register style for Xilinx devices  [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_slave.v:67]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register sda_stop_reg in module i2c_slave. This is not a recommended register style for Xilinx devices  [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_slave.v:86]
INFO: [Synth 8-6155] done synthesizing module 'i2c_slave' (2#1) [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_slave.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 874.672 ; gain = 241.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 874.672 ; gain = 241.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 874.672 ; gain = 241.539
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/vivado_fpga/i2c_slave.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/vivado_fpga/i2c_slave.srcs/constrs_1/new/constrs_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/vivado_fpga/i2c_slave.srcs/constrs_1/new/constrs_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2c_slave_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2c_slave_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 972.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 972.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 972.961 ; gain = 339.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 972.961 ; gain = 339.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 972.961 ; gain = 339.828
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'bps_clk_down_reg' into 'bps_clk_up_reg' [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_frq.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'sda_data_out_reg' [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_slave.v:313]
WARNING: [Synth 8-327] inferring latch for variable 'sda_en_reg' [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_slave.v:315]
WARNING: [Synth 8-327] inferring latch for variable 'sda_data_r_reg' [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_slave.v:312]
WARNING: [Synth 8-327] inferring latch for variable 'wr_reg' [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_slave.v:314]
WARNING: [Synth 8-327] inferring latch for variable 'sda_out_reg' [D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/verilog/i2c_slave.v:316]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 972.961 ; gain = 339.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 6     
Module i2c_div_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\twice_dps/bps_clk_up_reg )
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \sda_data_out_reg[7]  is always disabled
INFO: [Synth 8-3886] merging instance 'data_cnt_reg[0]' (FDCE) to 'data_cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'data_cnt_reg[1]' (FDCE) to 'data_cnt_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_cnt_reg[2] )
INFO: [Synth 8-3886] merging instance 'sda_data_r_reg[0]' (LDC) to 'sda_data_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'sda_data_r_reg[1]' (LDC) to 'sda_data_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'sda_data_r_reg[2]' (LDC) to 'sda_data_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'sda_data_r_reg[3]' (LDC) to 'sda_data_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'sda_data_r_reg[4]' (LDC) to 'sda_data_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'sda_data_r_reg[5]' (LDC) to 'sda_data_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'sda_data_r_reg[6]' (LDC) to 'sda_data_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'sda_data_r_reg[7]' (LDC) to 'sda_en_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sda_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sda_en_reg)
INFO: [Synth 8-3886] merging instance 'sda_data_out_reg[0]' (LDC) to 'sda_data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'sda_data_out_reg[1]' (LDC) to 'sda_data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'sda_data_out_reg[2]' (LDC) to 'sda_data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'sda_data_out_reg[3]' (LDC) to 'sda_data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'sda_data_out_reg[4]' (LDC) to 'sda_data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'sda_data_out_reg[5]' (LDC) to 'sda_data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'sda_data_out_reg[6]' (LDC) to 'sda_data_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sda_data_out_reg[7] )
WARNING: [Synth 8-3332] Sequential element (sda_data_out_reg[7]) is unused and will be removed from module i2c_slave.
WARNING: [Synth 8-3332] Sequential element (sda_en_reg) is unused and will be removed from module i2c_slave.
WARNING: [Synth 8-3332] Sequential element (wr_reg) is unused and will be removed from module i2c_slave.
WARNING: [Synth 8-3332] Sequential element (sda_out_reg) is unused and will be removed from module i2c_slave.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 972.961 ; gain = 339.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 972.961 ; gain = 339.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 972.961 ; gain = 339.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 972.961 ; gain = 339.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 981.469 ; gain = 348.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 981.469 ; gain = 348.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 981.469 ; gain = 348.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 981.469 ; gain = 348.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 981.469 ; gain = 348.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 981.469 ; gain = 348.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     9|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 981.469 ; gain = 348.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 981.469 ; gain = 250.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 981.469 ; gain = 348.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1000.613 ; gain = 645.516
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/vivado_fpga/i2c_slave.runs/synth_1/i2c_slave.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2c_slave_utilization_synth.rpt -pb i2c_slave_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  6 20:48:01 2020...
