# 1KB Memory in Verilog

This repository contains a 1KB memory design and its verification testbench.

## Files
- memory.v → RTL design of 1KB memory
- tb_memory.v → Testbench for verification

## Verification
The design was tested with different write/read operations and validated through simulation.

