{'overflow': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['a', 'b', 's']],
              'DLines': ['16:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f295a123e50>]}}
