Classic Timing Analyzer report for lab05
Wed Feb 16 17:09:37 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Parallel Compilation
  6. tpd
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 8.339 ns    ; SW[8] ; LEDG[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 8.339 ns        ; SW[8] ; LEDG[4] ;
; N/A   ; None              ; 8.322 ns        ; SW[8] ; LEDG[0] ;
; N/A   ; None              ; 7.891 ns        ; SW[8] ; LEDG[2] ;
; N/A   ; None              ; 7.890 ns        ; SW[8] ; LEDG[3] ;
; N/A   ; None              ; 7.677 ns        ; SW[0] ; LEDG[4] ;
; N/A   ; None              ; 7.660 ns        ; SW[0] ; LEDG[0] ;
; N/A   ; None              ; 7.482 ns        ; SW[4] ; LEDG[4] ;
; N/A   ; None              ; 7.465 ns        ; SW[4] ; LEDG[0] ;
; N/A   ; None              ; 7.425 ns        ; SW[2] ; LEDG[4] ;
; N/A   ; None              ; 7.408 ns        ; SW[2] ; LEDG[0] ;
; N/A   ; None              ; 7.329 ns        ; SW[7] ; LEDG[4] ;
; N/A   ; None              ; 7.308 ns        ; SW[7] ; LEDG[0] ;
; N/A   ; None              ; 7.229 ns        ; SW[0] ; LEDG[2] ;
; N/A   ; None              ; 7.228 ns        ; SW[0] ; LEDG[3] ;
; N/A   ; None              ; 7.195 ns        ; SW[8] ; LEDG[1] ;
; N/A   ; None              ; 7.117 ns        ; SW[6] ; LEDG[4] ;
; N/A   ; None              ; 7.100 ns        ; SW[6] ; LEDG[0] ;
; N/A   ; None              ; 7.034 ns        ; SW[4] ; LEDG[2] ;
; N/A   ; None              ; 7.033 ns        ; SW[4] ; LEDG[3] ;
; N/A   ; None              ; 6.976 ns        ; SW[2] ; LEDG[3] ;
; N/A   ; None              ; 6.801 ns        ; SW[8] ; LEDR[8] ;
; N/A   ; None              ; 6.722 ns        ; SW[1] ; LEDG[4] ;
; N/A   ; None              ; 6.705 ns        ; SW[5] ; LEDG[4] ;
; N/A   ; None              ; 6.705 ns        ; SW[1] ; LEDG[0] ;
; N/A   ; None              ; 6.696 ns        ; SW[6] ; LEDG[3] ;
; N/A   ; None              ; 6.688 ns        ; SW[5] ; LEDG[0] ;
; N/A   ; None              ; 6.624 ns        ; SW[7] ; LEDR[7] ;
; N/A   ; None              ; 6.531 ns        ; SW[0] ; LEDG[1] ;
; N/A   ; None              ; 6.336 ns        ; SW[4] ; LEDG[1] ;
; N/A   ; None              ; 6.273 ns        ; SW[1] ; LEDG[2] ;
; N/A   ; None              ; 6.268 ns        ; SW[1] ; LEDG[3] ;
; N/A   ; None              ; 6.260 ns        ; SW[5] ; LEDG[3] ;
; N/A   ; None              ; 6.256 ns        ; SW[5] ; LEDG[2] ;
; N/A   ; None              ; 6.029 ns        ; SW[3] ; LEDG[4] ;
; N/A   ; None              ; 6.004 ns        ; SW[3] ; LEDG[0] ;
; N/A   ; None              ; 5.870 ns        ; SW[1] ; LEDR[1] ;
; N/A   ; None              ; 5.744 ns        ; SW[5] ; LEDR[5] ;
; N/A   ; None              ; 5.721 ns        ; SW[4] ; LEDR[4] ;
; N/A   ; None              ; 5.571 ns        ; SW[6] ; LEDR[6] ;
; N/A   ; None              ; 5.472 ns        ; SW[3] ; LEDR[3] ;
; N/A   ; None              ; 5.384 ns        ; SW[2] ; LEDR[2] ;
; N/A   ; None              ; 5.179 ns        ; SW[0] ; LEDR[0] ;
+-------+-------------------+-----------------+-------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Processing started: Wed Feb 16 17:09:35 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab05 -c lab05 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "SW[8]" to destination pin "LEDG[4]" is 8.339 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 3; PIN Node = 'SW[8]'
    Info: 2: + IC(2.540 ns) + CELL(0.275 ns) = 3.814 ns; Loc. = LCCOMB_X59_Y1_N12; Fanout = 3; COMB Node = 'adder_2bitfull:U1|Cout~0'
    Info: 3: + IC(0.282 ns) + CELL(0.437 ns) = 4.533 ns; Loc. = LCCOMB_X59_Y1_N6; Fanout = 2; COMB Node = 'adder_2bitfull:U3|Cout~2'
    Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 4.940 ns; Loc. = LCCOMB_X59_Y1_N2; Fanout = 1; COMB Node = 'adder_2bitfull:U4|S'
    Info: 5: + IC(0.571 ns) + CELL(2.828 ns) = 8.339 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDG[4]'
    Info: Total cell delay = 4.689 ns ( 56.23 % )
    Info: Total interconnect delay = 3.650 ns ( 43.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Wed Feb 16 17:09:37 2011
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


