{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 06 17:05:33 2012 " "Info: Processing started: Wed Jun 06 17:05:33 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Frontend -c Frontend " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Frontend -c Frontend" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info (12023): Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/Frontend/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eli/documents/ucsd/148/mips_proc/src/decoder.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/eli/documents/ucsd/148/mips_proc/src/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info (12023): Found entity 1: decoder" {  } { { "../MIPS_Proc/src/decoder.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/decoder.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eli/documents/ucsd/148/mips_proc/src/pipe_if_dec.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/eli/documents/ucsd/148/mips_proc/src/pipe_if_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_if_dec " "Info (12023): Found entity 1: pipe_if_dec" {  } { { "../MIPS_Proc/src/pipe_if_dec.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/pipe_if_dec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eli/documents/ucsd/148/mips_proc/src/i_cache.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/eli/documents/ucsd/148/mips_proc/src/i_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_cache " "Info (12023): Found entity 1: i_cache" {  } { { "../MIPS_Proc/src/i_cache.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/i_cache.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eli/documents/ucsd/148/mips_proc/src/icache_mux.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/eli/documents/ucsd/148/mips_proc/src/icache_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 icache_mux " "Info (12023): Found entity 1: icache_mux" {  } { { "../MIPS_Proc/src/icache_mux.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/icache_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eli/documents/ucsd/148/mips_proc/src/fetch_unit.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/eli/documents/ucsd/148/mips_proc/src/fetch_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Info (12023): Found entity 1: fetch_unit" {  } { { "../MIPS_Proc/src/fetch_unit.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/fetch_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eli/documents/ucsd/148/mips_proc/src/gshare.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/eli/documents/ucsd/148/mips_proc/src/gshare.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor " "Info (12023): Found entity 1: branch_predictor" {  } { { "../MIPS_Proc/src/gshare.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/gshare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eli/documents/ucsd/148/mips_proc/src/aligner.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/eli/documents/ucsd/148/mips_proc/src/aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 aligner " "Info (12023): Found entity 1: aligner" {  } { { "../MIPS_Proc/src/Aligner.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/Aligner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eli/documents/ucsd/148/mips_proc/src/jump_stack.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/eli/documents/ucsd/148/mips_proc/src/jump_stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump_stack " "Info (12023): Found entity 1: jump_stack" {  } { { "../MIPS_Proc/src/jump_stack.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/jump_stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eli/documents/ucsd/148/mips_proc/src/pre_aligner.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/eli/documents/ucsd/148/mips_proc/src/pre_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 pre_aligner " "Info (12023): Found entity 1: pre_aligner" {  } { { "../MIPS_Proc/src/pre_aligner.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/pre_aligner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eli/documents/ucsd/148/mips_proc/src/pipe_dec_qr.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/eli/documents/ucsd/148/mips_proc/src/pipe_dec_qr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_dec_qr " "Info (12023): Found entity 1: pipe_dec_qr" {  } { { "../MIPS_Proc/src/pipe_dec_qr.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/pipe_dec_qr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontend.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file frontend.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Frontend " "Info (12023): Found entity 1: Frontend" {  } { { "Frontend.bdf" "" { Schematic "C:/Users/Eli/Documents/ucsd/148/Frontend/Frontend.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Frontend " "Info (12127): Elaborating entity \"Frontend\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit fetch_unit:fetch_unit " "Info (12128): Elaborating entity \"fetch_unit\" for hierarchy \"fetch_unit:fetch_unit\"" {  } { { "Frontend.bdf" "fetch_unit" { Schematic "C:/Users/Eli/Documents/ucsd/148/Frontend/Frontend.bdf" { { 72 -104 360 328 "fetch_unit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 fetch_unit.v(80) " "Warning (10230): Verilog HDL assignment warning at fetch_unit.v(80): truncated value with size 32 to match size of target (22)" {  } { { "../MIPS_Proc/src/fetch_unit.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/fetch_unit.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 fetch_unit.v(105) " "Warning (10230): Verilog HDL assignment warning at fetch_unit.v(105): truncated value with size 32 to match size of target (22)" {  } { { "../MIPS_Proc/src/fetch_unit.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/fetch_unit.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 fetch_unit.v(130) " "Warning (10230): Verilog HDL assignment warning at fetch_unit.v(130): truncated value with size 32 to match size of target (22)" {  } { { "../MIPS_Proc/src/fetch_unit.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/fetch_unit.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 fetch_unit.v(155) " "Warning (10230): Verilog HDL assignment warning at fetch_unit.v(155): truncated value with size 32 to match size of target (22)" {  } { { "../MIPS_Proc/src/fetch_unit.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/fetch_unit.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor branch_predictor:inst3 " "Info (12128): Elaborating entity \"branch_predictor\" for hierarchy \"branch_predictor:inst3\"" {  } { { "Frontend.bdf" "inst3" { Schematic "C:/Users/Eli/Documents/ucsd/148/Frontend/Frontend.bdf" { { 600 504 848 792 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "GHR_index gshare.v(31) " "Warning (10858): Verilog HDL warning at gshare.v(31): object GHR_index used but never assigned" {  } { { "../MIPS_Proc/src/gshare.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/gshare.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "branch_history gshare.v(38) " "Warning (10855): Verilog HDL warning at gshare.v(38): initial value for variable branch_history should be constant" {  } { { "../MIPS_Proc/src/gshare.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/gshare.v" 38 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 gshare.v(58) " "Warning (10230): Verilog HDL assignment warning at gshare.v(58): truncated value with size 32 to match size of target (2)" {  } { { "../MIPS_Proc/src/gshare.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/gshare.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 gshare.v(63) " "Warning (10230): Verilog HDL assignment warning at gshare.v(63): truncated value with size 32 to match size of target (2)" {  } { { "../MIPS_Proc/src/gshare.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/gshare.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 gshare.v(77) " "Warning (10230): Verilog HDL assignment warning at gshare.v(77): truncated value with size 32 to match size of target (2)" {  } { { "../MIPS_Proc/src/gshare.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/gshare.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 gshare.v(81) " "Warning (10230): Verilog HDL assignment warning at gshare.v(81): truncated value with size 32 to match size of target (2)" {  } { { "../MIPS_Proc/src/gshare.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/gshare.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GHR_index\[1\] 0 gshare.v(31) " "Warning (10030): Net \"GHR_index\[1\]\" at gshare.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "../MIPS_Proc/src/gshare.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/gshare.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_aligner pre_aligner:inst11 " "Info (12128): Elaborating entity \"pre_aligner\" for hierarchy \"pre_aligner:inst11\"" {  } { { "Frontend.bdf" "inst11" { Schematic "C:/Users/Eli/Documents/ucsd/148/Frontend/Frontend.bdf" { { 568 1152 1520 760 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 pre_aligner.v(176) " "Warning (10230): Verilog HDL assignment warning at pre_aligner.v(176): truncated value with size 32 to match size of target (22)" {  } { { "../MIPS_Proc/src/pre_aligner.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/pre_aligner.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 pre_aligner.v(180) " "Warning (10230): Verilog HDL assignment warning at pre_aligner.v(180): truncated value with size 32 to match size of target (22)" {  } { { "../MIPS_Proc/src/pre_aligner.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/pre_aligner.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 pre_aligner.v(213) " "Warning (10230): Verilog HDL assignment warning at pre_aligner.v(213): truncated value with size 32 to match size of target (22)" {  } { { "../MIPS_Proc/src/pre_aligner.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/pre_aligner.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 pre_aligner.v(217) " "Warning (10230): Verilog HDL assignment warning at pre_aligner.v(217): truncated value with size 32 to match size of target (22)" {  } { { "../MIPS_Proc/src/pre_aligner.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/pre_aligner.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 pre_aligner.v(225) " "Warning (10230): Verilog HDL assignment warning at pre_aligner.v(225): truncated value with size 32 to match size of target (22)" {  } { { "../MIPS_Proc/src/pre_aligner.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/pre_aligner.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 pre_aligner.v(250) " "Warning (10230): Verilog HDL assignment warning at pre_aligner.v(250): truncated value with size 32 to match size of target (22)" {  } { { "../MIPS_Proc/src/pre_aligner.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/pre_aligner.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 pre_aligner.v(254) " "Warning (10230): Verilog HDL assignment warning at pre_aligner.v(254): truncated value with size 32 to match size of target (22)" {  } { { "../MIPS_Proc/src/pre_aligner.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/pre_aligner.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 pre_aligner.v(262) " "Warning (10230): Verilog HDL assignment warning at pre_aligner.v(262): truncated value with size 32 to match size of target (22)" {  } { { "../MIPS_Proc/src/pre_aligner.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/pre_aligner.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_cache i_cache:inst1 " "Info (12128): Elaborating entity \"i_cache\" for hierarchy \"i_cache:inst1\"" {  } { { "Frontend.bdf" "inst1" { Schematic "C:/Users/Eli/Documents/ucsd/148/Frontend/Frontend.bdf" { { 24 824 1336 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_stack jump_stack:inst12 " "Info (12128): Elaborating entity \"jump_stack\" for hierarchy \"jump_stack:inst12\"" {  } { { "Frontend.bdf" "inst12" { Schematic "C:/Users/Eli/Documents/ucsd/148/Frontend/Frontend.bdf" { { 864 112 432 1024 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 jump_stack.v(37) " "Warning (10230): Verilog HDL assignment warning at jump_stack.v(37): truncated value with size 32 to match size of target (1)" {  } { { "../MIPS_Proc/src/jump_stack.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/jump_stack.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 jump_stack.v(45) " "Warning (10230): Verilog HDL assignment warning at jump_stack.v(45): truncated value with size 32 to match size of target (1)" {  } { { "../MIPS_Proc/src/jump_stack.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/jump_stack.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 jump_stack.v(57) " "Warning (10230): Verilog HDL assignment warning at jump_stack.v(57): truncated value with size 32 to match size of target (1)" {  } { { "../MIPS_Proc/src/jump_stack.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/jump_stack.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 jump_stack.v(65) " "Warning (10230): Verilog HDL assignment warning at jump_stack.v(65): truncated value with size 32 to match size of target (1)" {  } { { "../MIPS_Proc/src/jump_stack.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/jump_stack.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 jump_stack.v(77) " "Warning (10230): Verilog HDL assignment warning at jump_stack.v(77): truncated value with size 32 to match size of target (1)" {  } { { "../MIPS_Proc/src/jump_stack.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/jump_stack.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 jump_stack.v(85) " "Warning (10230): Verilog HDL assignment warning at jump_stack.v(85): truncated value with size 32 to match size of target (1)" {  } { { "../MIPS_Proc/src/jump_stack.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/jump_stack.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 jump_stack.v(97) " "Warning (10230): Verilog HDL assignment warning at jump_stack.v(97): truncated value with size 32 to match size of target (1)" {  } { { "../MIPS_Proc/src/jump_stack.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/jump_stack.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 jump_stack.v(105) " "Warning (10230): Verilog HDL assignment warning at jump_stack.v(105): truncated value with size 32 to match size of target (1)" {  } { { "../MIPS_Proc/src/jump_stack.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/jump_stack.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_if_dec pipe_if_dec:inst10 " "Info (12128): Elaborating entity \"pipe_if_dec\" for hierarchy \"pipe_if_dec:inst10\"" {  } { { "Frontend.bdf" "inst10" { Schematic "C:/Users/Eli/Documents/ucsd/148/Frontend/Frontend.bdf" { { -216 1536 1792 472 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aligner aligner:inst13 " "Info (12128): Elaborating entity \"aligner\" for hierarchy \"aligner:inst13\"" {  } { { "Frontend.bdf" "inst13" { Schematic "C:/Users/Eli/Documents/ucsd/148/Frontend/Frontend.bdf" { { 88 2656 3040 280 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Aligner.v(99) " "Warning (10199): Verilog HDL Case Statement warning at Aligner.v(99): case item expression never matches the case expression" {  } { { "../MIPS_Proc/src/Aligner.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/Aligner.v" 99 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Aligner.v(122) " "Warning (10199): Verilog HDL Case Statement warning at Aligner.v(122): case item expression never matches the case expression" {  } { { "../MIPS_Proc/src/Aligner.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/MIPS_Proc/src/Aligner.v" 122 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst14 " "Info (12128): Elaborating entity \"decoder\" for hierarchy \"decoder:inst14\"" {  } { { "Frontend.bdf" "inst14" { Schematic "C:/Users/Eli/Documents/ucsd/148/Frontend/Frontend.bdf" { { -72 1920 2384 24 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Error (12061): Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  30 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Error: Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 06 17:05:38 2012 " "Error: Processing ended: Wed Jun 06 17:05:38 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Error: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Error: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 30 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 3 errors, 30 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
