// Seed: 3494258241
module module_0 (
    output uwire id_0
);
  always if (1) if (1'b0 ^ id_2) #id_3 if (1) #1 id_2 = 1;
  wire id_4;
  id_5(
      id_2 == 1, 1 == (1)
  );
endmodule
module module_1 (
    output wand  id_0,
    input  logic id_1,
    output logic id_2
);
  assign id_2 = 1'b0;
  always $display(id_1);
  not (id_2, id_1);
  module_0(
      id_0
  );
  always id_2 <= id_1;
  wire  id_4;
  wire  id_5;
  wire  id_6;
  uwire id_7, id_8 = 1;
endmodule
