#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x561bdd8c10b0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_0x561bdd85bef0 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v0x561bdd93e6c0_0 .var "Clk", 0 0;
v0x561bdd93e780_0 .var "Reset", 0 0;
v0x561bdd93e840_0 .var "Start", 0 0;
v0x561bdd93e8e0_0 .var "address", 26 0;
v0x561bdd93e980_0 .var/i "counter", 31 0;
v0x561bdd93ea60_0 .net "cpu_mem_addr", 31 0, L_0x561bdd953ae0;  1 drivers
v0x561bdd93eb20_0 .net "cpu_mem_data", 255 0, L_0x561bdd953c10;  1 drivers
v0x561bdd93ebe0_0 .net "cpu_mem_enable", 0 0, L_0x561bdd9535b0;  1 drivers
v0x561bdd93ec80_0 .net "cpu_mem_write", 0 0, L_0x561bdd953d10;  1 drivers
v0x561bdd93edb0_0 .var "flag", 0 0;
v0x561bdd93ee70_0 .var/i "i", 31 0;
v0x561bdd93ef50_0 .var "index", 3 0;
v0x561bdd93f030_0 .var/i "j", 31 0;
v0x561bdd93f110_0 .net "mem_cpu_ack", 0 0, L_0x561bdd9579e0;  1 drivers
v0x561bdd93f1b0_0 .net "mem_cpu_data", 255 0, v0x561bdd93dd90_0;  1 drivers
v0x561bdd93f270_0 .var/i "outfile", 31 0;
v0x561bdd93f350_0 .var/i "outfile2", 31 0;
v0x561bdd93f540_0 .var "tag", 23 0;
S_0x561bdd8cc4a0 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0x561bdd8c10b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
    .port_info 9 /NODIR 0 "";
v0x561bdd938f50_0 .net "ALUCtrl", 3 0, v0x561bdd8dca00_0;  1 drivers
v0x561bdd939030_0 .net "ALU_Result", 31 0, v0x561bdd8dd330_0;  1 drivers
v0x561bdd939140_0 .net "CacheCtrl_MEMWB_Data", 31 0, L_0x561bdd952c90;  1 drivers
v0x561bdd939230_0 .net "CacheCtrl_Stall", 0 0, L_0x561bdd952bd0;  1 drivers
v0x561bdd9392d0_0 .net "Ctrl_ALUOp", 1 0, v0x561bdd920170_0;  1 drivers
v0x561bdd939430_0 .net "Ctrl_ALUSrc", 0 0, v0x561bdd920270_0;  1 drivers
v0x561bdd939520_0 .net "Ctrl_Branch", 0 0, v0x561bdd920330_0;  1 drivers
v0x561bdd939610_0 .net "Ctrl_MemRead", 0 0, v0x561bdd920430_0;  1 drivers
v0x561bdd939700_0 .net "Ctrl_MemWrite", 0 0, v0x561bdd9204d0_0;  1 drivers
v0x561bdd939830_0 .net "Ctrl_MemtoReg", 0 0, v0x561bdd9205c0_0;  1 drivers
v0x561bdd939920_0 .net "Ctrl_RegWrite", 0 0, v0x561bdd920820_0;  1 drivers
v0x561bdd939a10_0 .net "EXMEM_ALUResult", 31 0, v0x561bdd920e50_0;  1 drivers
v0x561bdd939ad0_0 .net "EXMEM_MemRead", 0 0, v0x561bdd920fe0_0;  1 drivers
v0x561bdd939bc0_0 .net "EXMEM_MemWrite", 0 0, v0x561bdd921370_0;  1 drivers
v0x561bdd939cb0_0 .net "EXMEM_MemWriteData", 31 0, v0x561bdd9211d0_0;  1 drivers
v0x561bdd939dc0_0 .net "EXMEM_MemtoReg", 0 0, v0x561bdd9214f0_0;  1 drivers
v0x561bdd939eb0_0 .net "EXMEM_RDAddr", 4 0, v0x561bdd921690_0;  1 drivers
v0x561bdd939f70_0 .net "EXMEM_RegWrite", 0 0, v0x561bdd921830_0;  1 drivers
v0x561bdd93a010_0 .net "Equal_Result", 0 0, L_0x561bdd94f9d0;  1 drivers
v0x561bdd93a100_0 .net "Flush", 0 0, L_0x561bdd857060;  1 drivers
v0x561bdd93a1a0_0 .net "Forward_A", 1 0, L_0x561bdd951f40;  1 drivers
v0x561bdd93a290_0 .net "Forward_B", 1 0, L_0x561bdd951fb0;  1 drivers
v0x561bdd93a380_0 .net "Forward_MUX_A_Result", 31 0, L_0x561bdd952020;  1 drivers
v0x561bdd93a470_0 .net "Forward_MUX_B_Result", 31 0, v0x561bdd923240_0;  1 drivers
v0x561bdd93a510_0 .net "IDEX_ALUOp", 1 0, v0x561bdd9253a0_0;  1 drivers
v0x561bdd93a600_0 .net "IDEX_ALUSrc", 0 0, v0x561bdd925570_0;  1 drivers
v0x561bdd93a6f0_0 .net "IDEX_MemRead", 0 0, v0x561bdd925700_0;  1 drivers
v0x561bdd93a790_0 .net "IDEX_MemWrite", 0 0, v0x561bdd925890_0;  1 drivers
v0x561bdd93a880_0 .net "IDEX_MemtoReg", 0 0, v0x561bdd925a30_0;  1 drivers
v0x561bdd93a970_0 .net "IDEX_RDAddr", 4 0, v0x561bdd9261c0_0;  1 drivers
v0x561bdd93aa10_0 .net "IDEX_RS1Addr", 4 0, v0x561bdd925ba0_0;  1 drivers
v0x561bdd93ab00_0 .net "IDEX_RS1Data", 31 0, v0x561bdd925d40_0;  1 drivers
v0x561bdd93ac10_0 .net "IDEX_RS2Addr", 4 0, v0x561bdd925eb0_0;  1 drivers
v0x561bdd93af30_0 .net "IDEX_RS2Data", 31 0, v0x561bdd926050_0;  1 drivers
v0x561bdd93b040_0 .net "IDEX_RegWrite", 0 0, v0x561bdd926300_0;  1 drivers
v0x561bdd93b130_0 .net "IDEX_SignExtend", 31 0, v0x561bdd926470_0;  1 drivers
v0x561bdd93b240_0 .net "IDEX_funct", 9 0, v0x561bdd9266e0_0;  1 drivers
v0x561bdd93b350_0 .net "IFID_instr", 31 0, v0x561bdd927340_0;  1 drivers
v0x561bdd93b460_0 .net "IFID_pc", 31 0, v0x561bdd927510_0;  1 drivers
v0x561bdd93b570_0 .net "MEMWB_ALUResult", 31 0, v0x561bdd9284c0_0;  1 drivers
v0x561bdd93b680_0 .net "MEMWB_MemReadData", 31 0, v0x561bdd928660_0;  1 drivers
v0x561bdd93b790_0 .net "MEMWB_MemtoReg", 0 0, v0x561bdd928830_0;  1 drivers
v0x561bdd93b880_0 .net "MEMWB_RDAddr", 4 0, v0x561bdd9289e0_0;  1 drivers
v0x561bdd93b940_0 .net "MEMWB_RegWrite", 0 0, v0x561bdd928b40_0;  1 drivers
v0x561bdd93b9e0_0 .net "MUX_ALUSRC_Result", 31 0, L_0x561bdd950000;  1 drivers
v0x561bdd93baf0_0 .net "MUX_MemtoReg_Result", 31 0, L_0x561bdd950360;  1 drivers
v0x561bdd93bbb0_0 .net "MUX_PC_Result", 31 0, L_0x561bdd9506c0;  1 drivers
v0x561bdd93bc70_0 .net "NoOp", 0 0, v0x561bdd924800_0;  1 drivers
v0x561bdd93bd60_0 .net "PCWrite", 0 0, v0x561bdd9248d0_0;  1 drivers
v0x561bdd93be50_0 .net "PC_Branch", 31 0, L_0x561bdd94f6d0;  1 drivers
v0x561bdd93bf60_0 .net "PC_Four", 31 0, L_0x561bdd93f620;  1 drivers
v0x561bdd93c070_0 .net "PC_o", 31 0, v0x561bdd92b240_0;  1 drivers
v0x561bdd93c1c0_0 .net "RS1data", 31 0, L_0x561bdd950f10;  1 drivers
v0x561bdd93c280_0 .net "RS2data", 31 0, L_0x561bdd9517c0;  1 drivers
v0x561bdd93c340_0 .net "ShiftLeft_Result", 31 0, L_0x561bdd951ea0;  1 drivers
v0x561bdd93c400_0 .net "SignExtend_Result", 31 0, v0x561bdd92dd60_0;  1 drivers
v0x561bdd93c4c0_0 .net "Stall", 0 0, v0x561bdd924c30_0;  1 drivers
v0x561bdd93c5b0_0 .net *"_ivl_13", 6 0, L_0x561bdd952240;  1 drivers
v0x561bdd93c690_0 .net *"_ivl_15", 2 0, L_0x561bdd952430;  1 drivers
v0x561bdd93c770_0 .net "clk_i", 0 0, v0x561bdd93e6c0_0;  1 drivers
v0x561bdd93c810_0 .net "instr", 31 0, L_0x561bdd913b80;  1 drivers
v0x561bdd93c920_0 .net "mem_ack_i", 0 0, L_0x561bdd9579e0;  alias, 1 drivers
v0x561bdd93c9c0_0 .net "mem_addr_o", 31 0, L_0x561bdd953ae0;  alias, 1 drivers
v0x561bdd93ca60_0 .net "mem_data_i", 255 0, v0x561bdd93dd90_0;  alias, 1 drivers
v0x561bdd93cb00_0 .net "mem_data_o", 255 0, L_0x561bdd953c10;  alias, 1 drivers
v0x561bdd93cba0_0 .net "mem_enable_o", 0 0, L_0x561bdd9535b0;  alias, 1 drivers
v0x561bdd93cc40_0 .net "mem_write_o", 0 0, L_0x561bdd953d10;  alias, 1 drivers
v0x561bdd93cce0_0 .net "rst_i", 0 0, v0x561bdd93e780_0;  1 drivers
v0x561bdd93cd80_0 .net "start_i", 0 0, v0x561bdd93e840_0;  1 drivers
L_0x561bdd94f770 .part v0x561bdd927340_0, 0, 7;
L_0x561bdd951970 .part v0x561bdd927340_0, 15, 5;
L_0x561bdd951b30 .part v0x561bdd927340_0, 20, 5;
L_0x561bdd952100 .part v0x561bdd927340_0, 15, 5;
L_0x561bdd9521a0 .part v0x561bdd927340_0, 20, 5;
L_0x561bdd952240 .part v0x561bdd927340_0, 25, 7;
L_0x561bdd952430 .part v0x561bdd927340_0, 12, 3;
L_0x561bdd9524d0 .concat [ 3 7 0 0], L_0x561bdd952430, L_0x561bdd952240;
L_0x561bdd9525c0 .part v0x561bdd927340_0, 7, 5;
L_0x561bdd952660 .part v0x561bdd927340_0, 15, 5;
L_0x561bdd952760 .part v0x561bdd927340_0, 20, 5;
S_0x561bdd8cc810 .scope module, "ALU" "ALU" 3 109, 4 13 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /NODIR 0 "";
v0x561bdd8ea960_0 .net "ALUCtrl_i", 3 0, v0x561bdd8dca00_0;  alias, 1 drivers
v0x561bdd8e2b80_0 .net "data1_i", 31 0, L_0x561bdd952020;  alias, 1 drivers
v0x561bdd8e2250_0 .net "data2_i", 31 0, L_0x561bdd950000;  alias, 1 drivers
v0x561bdd8dd330_0 .var "data_o", 31 0;
E_0x561bdd7d6d60 .event edge, v0x561bdd8ea960_0, v0x561bdd8e2250_0, v0x561bdd8e2b80_0;
S_0x561bdd8ccb00 .scope module, "ALU_Control" "ALU_Control" 3 116, 5 17 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v0x561bdd8dca00_0 .var "ALUCtrl_o", 3 0;
v0x561bdd8d6ec0_0 .net "ALUOp_i", 1 0, v0x561bdd9253a0_0;  alias, 1 drivers
v0x561bdd8d6620_0 .net "funct_i", 9 0, v0x561bdd9266e0_0;  alias, 1 drivers
E_0x561bdd7bc680 .event edge, v0x561bdd8d6620_0, v0x561bdd8d6ec0_0;
S_0x561bdd8ce0c0 .scope module, "Add_Branch" "Adder" 3 103, 6 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x561bdd91f530_0 .net "data1_in", 31 0, L_0x561bdd951ea0;  alias, 1 drivers
v0x561bdd91f610_0 .net "data2_in", 31 0, v0x561bdd927510_0;  alias, 1 drivers
v0x561bdd91f6f0_0 .net "data_o", 31 0, L_0x561bdd94f6d0;  alias, 1 drivers
L_0x561bdd94f6d0 .arith/sum 32, L_0x561bdd951ea0, v0x561bdd927510_0;
S_0x561bdd8d0010 .scope module, "Add_PC" "Adder" 3 97, 6 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x561bdd91f8d0_0 .net "data1_in", 31 0, v0x561bdd92b240_0;  alias, 1 drivers
L_0x7faebde2e018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561bdd91f9d0_0 .net "data2_in", 31 0, L_0x7faebde2e018;  1 drivers
v0x561bdd91fab0_0 .net "data_o", 31 0, L_0x561bdd93f620;  alias, 1 drivers
L_0x561bdd93f620 .arith/sum 32, v0x561bdd92b240_0, L_0x7faebde2e018;
S_0x561bdd8d03f0 .scope module, "And" "And" 3 122, 7 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_i";
    .port_info 1 /INPUT 1 "data2_i";
    .port_info 2 /OUTPUT 1 "data_o";
L_0x561bdd857060 .functor AND 1, v0x561bdd920330_0, L_0x561bdd94f9d0, C4<1>, C4<1>;
v0x561bdd91fd10_0 .net "data1_i", 0 0, v0x561bdd920330_0;  alias, 1 drivers
v0x561bdd91fdf0_0 .net "data2_i", 0 0, L_0x561bdd94f9d0;  alias, 1 drivers
v0x561bdd91feb0_0 .net "data_o", 0 0, L_0x561bdd857060;  alias, 1 drivers
S_0x561bdd8d0b80 .scope module, "Control" "Control" 3 128, 8 6 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x561bdd920170_0 .var "ALUOp_o", 1 0;
v0x561bdd920270_0 .var "ALUSrc_o", 0 0;
v0x561bdd920330_0 .var "Branch_o", 0 0;
v0x561bdd920430_0 .var "MemRead_o", 0 0;
v0x561bdd9204d0_0 .var "MemWrite_o", 0 0;
v0x561bdd9205c0_0 .var "MemtoReg_o", 0 0;
v0x561bdd920680_0 .net "NoOp_i", 0 0, v0x561bdd924800_0;  alias, 1 drivers
v0x561bdd920740_0 .net "Op_i", 6 0, L_0x561bdd94f770;  1 drivers
v0x561bdd920820_0 .var "RegWrite_o", 0 0;
E_0x561bdd9150e0 .event edge, v0x561bdd920680_0, v0x561bdd920740_0;
S_0x561bdd920a00 .scope module, "EXMEM" "Register_EXMEM" 3 292, 9 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "ALU_Result_i";
    .port_info 4 /INPUT 32 "MemWrite_Data_i";
    .port_info 5 /INPUT 5 "RdAddr_i";
    .port_info 6 /OUTPUT 32 "ALU_Result_o";
    .port_info 7 /OUTPUT 32 "MemWrite_Data_o";
    .port_info 8 /OUTPUT 5 "RdAddr_o";
    .port_info 9 /INPUT 1 "RegWrite_i";
    .port_info 10 /INPUT 1 "MemtoReg_i";
    .port_info 11 /INPUT 1 "MemRead_i";
    .port_info 12 /INPUT 1 "MemWrite_i";
    .port_info 13 /OUTPUT 1 "RegWrite_o";
    .port_info 14 /OUTPUT 1 "MemtoReg_o";
    .port_info 15 /OUTPUT 1 "MemRead_o";
    .port_info 16 /OUTPUT 1 "MemWrite_o";
v0x561bdd920d70_0 .net "ALU_Result_i", 31 0, v0x561bdd8dd330_0;  alias, 1 drivers
v0x561bdd920e50_0 .var "ALU_Result_o", 31 0;
v0x561bdd920f10_0 .net "MemRead_i", 0 0, v0x561bdd925700_0;  alias, 1 drivers
v0x561bdd920fe0_0 .var "MemRead_o", 0 0;
v0x561bdd9210a0_0 .net "MemWrite_Data_i", 31 0, v0x561bdd923240_0;  alias, 1 drivers
v0x561bdd9211d0_0 .var "MemWrite_Data_o", 31 0;
v0x561bdd9212b0_0 .net "MemWrite_i", 0 0, v0x561bdd925890_0;  alias, 1 drivers
v0x561bdd921370_0 .var "MemWrite_o", 0 0;
v0x561bdd921430_0 .net "MemtoReg_i", 0 0, v0x561bdd925a30_0;  alias, 1 drivers
v0x561bdd9214f0_0 .var "MemtoReg_o", 0 0;
v0x561bdd9215b0_0 .net "RdAddr_i", 4 0, v0x561bdd9261c0_0;  alias, 1 drivers
v0x561bdd921690_0 .var "RdAddr_o", 4 0;
v0x561bdd921770_0 .net "RegWrite_i", 0 0, v0x561bdd926300_0;  alias, 1 drivers
v0x561bdd921830_0 .var "RegWrite_o", 0 0;
v0x561bdd9218f0_0 .net "clk_i", 0 0, v0x561bdd93e6c0_0;  alias, 1 drivers
v0x561bdd9219b0_0 .net "stall_i", 0 0, L_0x561bdd952bd0;  alias, 1 drivers
v0x561bdd921a70_0 .net "start_i", 0 0, v0x561bdd93e840_0;  alias, 1 drivers
E_0x561bdd916ab0 .event posedge, v0x561bdd9218f0_0;
S_0x561bdd921d50 .scope module, "Equal" "Equal" 3 140, 10 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 1 "equal_o";
v0x561bdd921f50_0 .net *"_ivl_0", 0 0, L_0x561bdd94f810;  1 drivers
L_0x7faebde2e060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561bdd922030_0 .net/2u *"_ivl_2", 0 0, L_0x7faebde2e060;  1 drivers
L_0x7faebde2e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd922110_0 .net/2u *"_ivl_4", 0 0, L_0x7faebde2e0a8;  1 drivers
v0x561bdd9221d0_0 .net "data1_i", 31 0, L_0x561bdd950f10;  alias, 1 drivers
v0x561bdd9222b0_0 .net "data2_i", 31 0, L_0x561bdd9517c0;  alias, 1 drivers
v0x561bdd9223e0_0 .net "equal_o", 0 0, L_0x561bdd94f9d0;  alias, 1 drivers
L_0x561bdd94f810 .cmp/eq 32, L_0x561bdd950f10, L_0x561bdd9517c0;
L_0x561bdd94f9d0 .functor MUXZ 1, L_0x7faebde2e0a8, L_0x7faebde2e060, L_0x561bdd94f810, C4<>;
S_0x561bdd9224e0 .scope module, "Forward_MUX_A" "MUX32_4" 3 204, 11 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_i";
    .port_info 1 /INPUT 32 "EX_RS_Data_i";
    .port_info 2 /INPUT 32 "MEM_ALU_Result_i";
    .port_info 3 /INPUT 32 "WB_WriteData_i";
    .port_info 4 /OUTPUT 32 "MUX_Result_o";
L_0x561bdd952020 .functor BUFZ 32, v0x561bdd922a00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561bdd922720_0 .net "EX_RS_Data_i", 31 0, v0x561bdd925d40_0;  alias, 1 drivers
v0x561bdd922820_0 .net "Forward_i", 1 0, L_0x561bdd951f40;  alias, 1 drivers
v0x561bdd922900_0 .net "MEM_ALU_Result_i", 31 0, v0x561bdd920e50_0;  alias, 1 drivers
v0x561bdd922a00_0 .var "MUX_Result", 31 0;
v0x561bdd922ac0_0 .net "MUX_Result_o", 31 0, L_0x561bdd952020;  alias, 1 drivers
v0x561bdd922b80_0 .net "WB_WriteData_i", 31 0, L_0x561bdd950360;  alias, 1 drivers
E_0x561bdd9142d0 .event edge, v0x561bdd922b80_0, v0x561bdd920e50_0, v0x561bdd922720_0, v0x561bdd922820_0;
S_0x561bdd922d10 .scope module, "Forward_MUX_B" "MUX32_4" 3 212, 11 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_i";
    .port_info 1 /INPUT 32 "EX_RS_Data_i";
    .port_info 2 /INPUT 32 "MEM_ALU_Result_i";
    .port_info 3 /INPUT 32 "WB_WriteData_i";
    .port_info 4 /OUTPUT 32 "MUX_Result_o";
v0x561bdd922f40_0 .net "EX_RS_Data_i", 31 0, v0x561bdd926050_0;  alias, 1 drivers
v0x561bdd923040_0 .net "Forward_i", 1 0, L_0x561bdd951fb0;  alias, 1 drivers
v0x561bdd923120_0 .net "MEM_ALU_Result_i", 31 0, v0x561bdd920e50_0;  alias, 1 drivers
v0x561bdd923240_0 .var "MUX_Result", 31 0;
v0x561bdd923320_0 .net "MUX_Result_o", 31 0, v0x561bdd923240_0;  alias, 1 drivers
v0x561bdd923430_0 .net "WB_WriteData_i", 31 0, L_0x561bdd950360;  alias, 1 drivers
E_0x561bdd915120 .event edge, v0x561bdd922b80_0, v0x561bdd920e50_0, v0x561bdd922f40_0, v0x561bdd923040_0;
S_0x561bdd923580 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 193, 12 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_Rs1_i";
    .port_info 1 /INPUT 5 "EX_Rs2_i";
    .port_info 2 /INPUT 1 "MEM_RegWrite_i";
    .port_info 3 /INPUT 5 "MEM_Rd_i";
    .port_info 4 /INPUT 1 "WB_RegWrite_i";
    .port_info 5 /INPUT 5 "WB_Rd_i";
    .port_info 6 /OUTPUT 2 "Forward_A_o";
    .port_info 7 /OUTPUT 2 "Forward_B_o";
L_0x561bdd951f40 .functor BUFZ 2, v0x561bdd923bd0_0, C4<00>, C4<00>, C4<00>;
L_0x561bdd951fb0 .functor BUFZ 2, v0x561bdd923da0_0, C4<00>, C4<00>, C4<00>;
v0x561bdd923920_0 .net "EX_Rs1_i", 4 0, v0x561bdd925ba0_0;  alias, 1 drivers
v0x561bdd923a20_0 .net "EX_Rs2_i", 4 0, v0x561bdd925eb0_0;  alias, 1 drivers
v0x561bdd923b00_0 .net "Forward_A_o", 1 0, L_0x561bdd951f40;  alias, 1 drivers
v0x561bdd923bd0_0 .var "Forward_A_result", 1 0;
v0x561bdd923c90_0 .net "Forward_B_o", 1 0, L_0x561bdd951fb0;  alias, 1 drivers
v0x561bdd923da0_0 .var "Forward_B_result", 1 0;
v0x561bdd923e60_0 .net "MEM_Rd_i", 4 0, v0x561bdd921690_0;  alias, 1 drivers
v0x561bdd923f50_0 .net "MEM_RegWrite_i", 0 0, v0x561bdd921830_0;  alias, 1 drivers
v0x561bdd924020_0 .net "WB_Rd_i", 4 0, v0x561bdd9289e0_0;  alias, 1 drivers
v0x561bdd9240c0_0 .net "WB_RegWrite_i", 0 0, v0x561bdd928b40_0;  alias, 1 drivers
v0x561bdd924180_0 .var "flag_A", 0 0;
v0x561bdd924240_0 .var "flag_B", 0 0;
E_0x561bdd923880/0 .event edge, v0x561bdd9240c0_0, v0x561bdd924020_0, v0x561bdd921690_0, v0x561bdd921830_0;
E_0x561bdd923880/1 .event edge, v0x561bdd923a20_0, v0x561bdd923920_0;
E_0x561bdd923880 .event/or E_0x561bdd923880/0, E_0x561bdd923880/1;
S_0x561bdd924400 .scope module, "Hazard_Detection" "Hazard_Detection" 3 220, 13 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RS1addr_i";
    .port_info 1 /INPUT 5 "RS2addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 5 "RdAddr_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x561bdd924710_0 .net "MemRead_i", 0 0, v0x561bdd925700_0;  alias, 1 drivers
v0x561bdd924800_0 .var "NoOp_o", 0 0;
v0x561bdd9248d0_0 .var "PCWrite_o", 0 0;
v0x561bdd9249a0_0 .net "RS1addr_i", 4 0, L_0x561bdd952100;  1 drivers
v0x561bdd924a40_0 .net "RS2addr_i", 4 0, L_0x561bdd9521a0;  1 drivers
v0x561bdd924b70_0 .net "RdAddr_i", 4 0, v0x561bdd9261c0_0;  alias, 1 drivers
v0x561bdd924c30_0 .var "Stall_o", 0 0;
E_0x561bdd924680 .event edge, v0x561bdd9215b0_0, v0x561bdd920f10_0, v0x561bdd924a40_0, v0x561bdd9249a0_0;
S_0x561bdd924df0 .scope module, "IDEX" "Register_IDEX" 3 256, 14 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "RS1Data_i";
    .port_info 4 /INPUT 32 "RS2Data_i";
    .port_info 5 /INPUT 32 "SignExtended_i";
    .port_info 6 /INPUT 10 "funct_i";
    .port_info 7 /INPUT 5 "RdAddr_i";
    .port_info 8 /INPUT 5 "RS1Addr_i";
    .port_info 9 /INPUT 5 "RS2Addr_i";
    .port_info 10 /OUTPUT 32 "RS1Data_o";
    .port_info 11 /OUTPUT 32 "RS2Data_o";
    .port_info 12 /OUTPUT 32 "SignExtended_o";
    .port_info 13 /OUTPUT 10 "funct_o";
    .port_info 14 /OUTPUT 5 "RdAddr_o";
    .port_info 15 /OUTPUT 5 "RS1Addr_o";
    .port_info 16 /OUTPUT 5 "RS2Addr_o";
    .port_info 17 /INPUT 1 "RegWrite_i";
    .port_info 18 /INPUT 1 "MemtoReg_i";
    .port_info 19 /INPUT 1 "MemRead_i";
    .port_info 20 /INPUT 1 "MemWrite_i";
    .port_info 21 /INPUT 2 "ALUOp_i";
    .port_info 22 /INPUT 1 "ALUSrc_i";
    .port_info 23 /OUTPUT 1 "RegWrite_o";
    .port_info 24 /OUTPUT 1 "MemtoReg_o";
    .port_info 25 /OUTPUT 1 "MemRead_o";
    .port_info 26 /OUTPUT 1 "MemWrite_o";
    .port_info 27 /OUTPUT 2 "ALUOp_o";
    .port_info 28 /OUTPUT 1 "ALUSrc_o";
v0x561bdd925290_0 .net "ALUOp_i", 1 0, v0x561bdd920170_0;  alias, 1 drivers
v0x561bdd9253a0_0 .var "ALUOp_o", 1 0;
v0x561bdd925470_0 .net "ALUSrc_i", 0 0, v0x561bdd920270_0;  alias, 1 drivers
v0x561bdd925570_0 .var "ALUSrc_o", 0 0;
v0x561bdd925610_0 .net "MemRead_i", 0 0, v0x561bdd920430_0;  alias, 1 drivers
v0x561bdd925700_0 .var "MemRead_o", 0 0;
v0x561bdd9257f0_0 .net "MemWrite_i", 0 0, v0x561bdd9204d0_0;  alias, 1 drivers
v0x561bdd925890_0 .var "MemWrite_o", 0 0;
v0x561bdd925960_0 .net "MemtoReg_i", 0 0, v0x561bdd9205c0_0;  alias, 1 drivers
v0x561bdd925a30_0 .var "MemtoReg_o", 0 0;
v0x561bdd925b00_0 .net "RS1Addr_i", 4 0, L_0x561bdd952660;  1 drivers
v0x561bdd925ba0_0 .var "RS1Addr_o", 4 0;
v0x561bdd925c70_0 .net "RS1Data_i", 31 0, L_0x561bdd950f10;  alias, 1 drivers
v0x561bdd925d40_0 .var "RS1Data_o", 31 0;
v0x561bdd925e10_0 .net "RS2Addr_i", 4 0, L_0x561bdd952760;  1 drivers
v0x561bdd925eb0_0 .var "RS2Addr_o", 4 0;
v0x561bdd925f80_0 .net "RS2Data_i", 31 0, L_0x561bdd9517c0;  alias, 1 drivers
v0x561bdd926050_0 .var "RS2Data_o", 31 0;
v0x561bdd926120_0 .net "RdAddr_i", 4 0, L_0x561bdd9525c0;  1 drivers
v0x561bdd9261c0_0 .var "RdAddr_o", 4 0;
v0x561bdd926260_0 .net "RegWrite_i", 0 0, v0x561bdd920820_0;  alias, 1 drivers
v0x561bdd926300_0 .var "RegWrite_o", 0 0;
v0x561bdd9263d0_0 .net "SignExtended_i", 31 0, v0x561bdd92dd60_0;  alias, 1 drivers
v0x561bdd926470_0 .var "SignExtended_o", 31 0;
v0x561bdd926550_0 .net "clk_i", 0 0, v0x561bdd93e6c0_0;  alias, 1 drivers
v0x561bdd926620_0 .net "funct_i", 9 0, L_0x561bdd9524d0;  1 drivers
v0x561bdd9266e0_0 .var "funct_o", 9 0;
v0x561bdd9267d0_0 .net "stall_i", 0 0, L_0x561bdd952bd0;  alias, 1 drivers
v0x561bdd9268a0_0 .net "start_i", 0 0, v0x561bdd93e840_0;  alias, 1 drivers
S_0x561bdd926cb0 .scope module, "IFID" "Register_IFID" 3 242, 15 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /INPUT 1 "Stall_i";
    .port_info 6 /INPUT 1 "Flush_i";
    .port_info 7 /OUTPUT 32 "instr_o";
    .port_info 8 /OUTPUT 32 "pc_o";
v0x561bdd926fc0_0 .net "Flush_i", 0 0, L_0x561bdd857060;  alias, 1 drivers
v0x561bdd9270b0_0 .net "Stall_i", 0 0, v0x561bdd924c30_0;  alias, 1 drivers
v0x561bdd927180_0 .net "clk_i", 0 0, v0x561bdd93e6c0_0;  alias, 1 drivers
v0x561bdd9272a0_0 .net "instr_i", 31 0, L_0x561bdd913b80;  alias, 1 drivers
v0x561bdd927340_0 .var "instr_o", 31 0;
v0x561bdd927450_0 .net "pc_i", 31 0, v0x561bdd92b240_0;  alias, 1 drivers
v0x561bdd927510_0 .var "pc_o", 31 0;
v0x561bdd9275b0_0 .net "stall_i", 0 0, L_0x561bdd952bd0;  alias, 1 drivers
v0x561bdd9276a0_0 .net "start_i", 0 0, v0x561bdd93e840_0;  alias, 1 drivers
S_0x561bdd927890 .scope module, "Instruction_Memory" "Instruction_Memory" 3 146, 16 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x561bdd913b80 .functor BUFZ 32, L_0x561bdd94fb00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561bdd927a40_0 .net *"_ivl_0", 31 0, L_0x561bdd94fb00;  1 drivers
v0x561bdd927b40_0 .net *"_ivl_2", 31 0, L_0x561bdd94fc40;  1 drivers
v0x561bdd927c20_0 .net *"_ivl_4", 29 0, L_0x561bdd94fba0;  1 drivers
L_0x7faebde2e0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561bdd927ce0_0 .net *"_ivl_6", 1 0, L_0x7faebde2e0f0;  1 drivers
v0x561bdd927dc0_0 .net "addr_i", 31 0, v0x561bdd92b240_0;  alias, 1 drivers
v0x561bdd927f20_0 .net "instr_o", 31 0, L_0x561bdd913b80;  alias, 1 drivers
v0x561bdd927fe0 .array "memory", 255 0, 31 0;
L_0x561bdd94fb00 .array/port v0x561bdd927fe0, L_0x561bdd94fc40;
L_0x561bdd94fba0 .part v0x561bdd92b240_0, 2, 30;
L_0x561bdd94fc40 .concat [ 30 2 0 0], L_0x561bdd94fba0, L_0x7faebde2e0f0;
S_0x561bdd9280e0 .scope module, "MEMWB" "Register_MEMWB" 3 316, 17 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "MemAddr_i";
    .port_info 4 /INPUT 32 "MemRead_Data_i";
    .port_info 5 /INPUT 5 "RdAddr_i";
    .port_info 6 /OUTPUT 32 "MemAddr_o";
    .port_info 7 /OUTPUT 32 "MemRead_Data_o";
    .port_info 8 /OUTPUT 5 "RdAddr_o";
    .port_info 9 /INPUT 1 "RegWrite_i";
    .port_info 10 /INPUT 1 "MemtoReg_i";
    .port_info 11 /OUTPUT 1 "RegWrite_o";
    .port_info 12 /OUTPUT 1 "MemtoReg_o";
v0x561bdd928400_0 .net "MemAddr_i", 31 0, v0x561bdd920e50_0;  alias, 1 drivers
v0x561bdd9284c0_0 .var "MemAddr_o", 31 0;
v0x561bdd9285a0_0 .net "MemRead_Data_i", 31 0, L_0x561bdd952c90;  alias, 1 drivers
v0x561bdd928660_0 .var "MemRead_Data_o", 31 0;
v0x561bdd928740_0 .net "MemtoReg_i", 0 0, v0x561bdd9214f0_0;  alias, 1 drivers
v0x561bdd928830_0 .var "MemtoReg_o", 0 0;
v0x561bdd9288d0_0 .net "RdAddr_i", 4 0, v0x561bdd921690_0;  alias, 1 drivers
v0x561bdd9289e0_0 .var "RdAddr_o", 4 0;
v0x561bdd928aa0_0 .net "RegWrite_i", 0 0, v0x561bdd921830_0;  alias, 1 drivers
v0x561bdd928b40_0 .var "RegWrite_o", 0 0;
v0x561bdd928be0_0 .net "clk_i", 0 0, v0x561bdd93e6c0_0;  alias, 1 drivers
v0x561bdd928c80_0 .net "stall_i", 0 0, L_0x561bdd952bd0;  alias, 1 drivers
v0x561bdd928d20_0 .net "start_i", 0 0, v0x561bdd93e840_0;  alias, 1 drivers
S_0x561bdd928f20 .scope module, "MUX_ALUSrc" "MUX32" 3 151, 18 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x561bdd929210_0 .net *"_ivl_0", 31 0, L_0x561bdd94fd80;  1 drivers
L_0x7faebde2e138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bdd929310_0 .net *"_ivl_3", 30 0, L_0x7faebde2e138;  1 drivers
L_0x7faebde2e180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bdd9293f0_0 .net/2u *"_ivl_4", 31 0, L_0x7faebde2e180;  1 drivers
v0x561bdd9294e0_0 .net *"_ivl_6", 0 0, L_0x561bdd94fec0;  1 drivers
v0x561bdd9295a0_0 .net "data1_i", 31 0, v0x561bdd923240_0;  alias, 1 drivers
v0x561bdd929700_0 .net "data2_i", 31 0, v0x561bdd926470_0;  alias, 1 drivers
v0x561bdd9297c0_0 .net "data_o", 31 0, L_0x561bdd950000;  alias, 1 drivers
v0x561bdd929860_0 .net "select_i", 0 0, v0x561bdd925570_0;  alias, 1 drivers
L_0x561bdd94fd80 .concat [ 1 31 0 0], v0x561bdd925570_0, L_0x7faebde2e138;
L_0x561bdd94fec0 .cmp/eq 32, L_0x561bdd94fd80, L_0x7faebde2e180;
L_0x561bdd950000 .functor MUXZ 32, v0x561bdd926470_0, v0x561bdd923240_0, L_0x561bdd94fec0, C4<>;
S_0x561bdd9299a0 .scope module, "MUX_MemtoReg" "MUX32" 3 158, 18 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x561bdd929b80_0 .net *"_ivl_0", 31 0, L_0x561bdd950180;  1 drivers
L_0x7faebde2e1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bdd929c80_0 .net *"_ivl_3", 30 0, L_0x7faebde2e1c8;  1 drivers
L_0x7faebde2e210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bdd929d60_0 .net/2u *"_ivl_4", 31 0, L_0x7faebde2e210;  1 drivers
v0x561bdd929e50_0 .net *"_ivl_6", 0 0, L_0x561bdd950220;  1 drivers
v0x561bdd929f10_0 .net "data1_i", 31 0, v0x561bdd9284c0_0;  alias, 1 drivers
v0x561bdd92a020_0 .net "data2_i", 31 0, v0x561bdd928660_0;  alias, 1 drivers
v0x561bdd92a0f0_0 .net "data_o", 31 0, L_0x561bdd950360;  alias, 1 drivers
v0x561bdd92a1e0_0 .net "select_i", 0 0, v0x561bdd928830_0;  alias, 1 drivers
L_0x561bdd950180 .concat [ 1 31 0 0], v0x561bdd928830_0, L_0x7faebde2e1c8;
L_0x561bdd950220 .cmp/eq 32, L_0x561bdd950180, L_0x7faebde2e210;
L_0x561bdd950360 .functor MUXZ 32, v0x561bdd928660_0, v0x561bdd9284c0_0, L_0x561bdd950220, C4<>;
S_0x561bdd92a310 .scope module, "MUX_PC" "MUX32" 3 165, 18 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x561bdd92a4f0_0 .net *"_ivl_0", 31 0, L_0x561bdd950450;  1 drivers
L_0x7faebde2e258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bdd92a5f0_0 .net *"_ivl_3", 30 0, L_0x7faebde2e258;  1 drivers
L_0x7faebde2e2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bdd92a6d0_0 .net/2u *"_ivl_4", 31 0, L_0x7faebde2e2a0;  1 drivers
v0x561bdd92a7c0_0 .net *"_ivl_6", 0 0, L_0x561bdd9505d0;  1 drivers
v0x561bdd92a880_0 .net "data1_i", 31 0, L_0x561bdd93f620;  alias, 1 drivers
v0x561bdd92a990_0 .net "data2_i", 31 0, L_0x561bdd94f6d0;  alias, 1 drivers
v0x561bdd92aa60_0 .net "data_o", 31 0, L_0x561bdd9506c0;  alias, 1 drivers
v0x561bdd92ab20_0 .net "select_i", 0 0, L_0x561bdd857060;  alias, 1 drivers
L_0x561bdd950450 .concat [ 1 31 0 0], L_0x561bdd857060, L_0x7faebde2e258;
L_0x561bdd9505d0 .cmp/eq 32, L_0x561bdd950450, L_0x7faebde2e2a0;
L_0x561bdd9506c0 .functor MUXZ 32, L_0x561bdd94f6d0, L_0x561bdd93f620, L_0x561bdd9505d0, C4<>;
S_0x561bdd92ac90 .scope module, "PC" "PC" 3 232, 19 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "PCWrite_i";
    .port_info 5 /INPUT 32 "pc_i";
    .port_info 6 /OUTPUT 32 "pc_o";
v0x561bdd92afe0_0 .net "PCWrite_i", 0 0, v0x561bdd9248d0_0;  alias, 1 drivers
v0x561bdd92b0a0_0 .net "clk_i", 0 0, v0x561bdd93e6c0_0;  alias, 1 drivers
v0x561bdd92b140_0 .net "pc_i", 31 0, L_0x561bdd9506c0;  alias, 1 drivers
v0x561bdd92b240_0 .var "pc_o", 31 0;
v0x561bdd92b2e0_0 .net "rst_i", 0 0, v0x561bdd93e780_0;  alias, 1 drivers
v0x561bdd92b380_0 .net "stall_i", 0 0, L_0x561bdd952bd0;  alias, 1 drivers
v0x561bdd92b4b0_0 .net "start_i", 0 0, v0x561bdd93e840_0;  alias, 1 drivers
E_0x561bdd92af60 .event posedge, v0x561bdd92b2e0_0, v0x561bdd9218f0_0;
S_0x561bdd92b700 .scope module, "Registers" "Registers" 3 172, 20 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x561bdd913bf0 .functor AND 1, L_0x561bdd9508d0, v0x561bdd928b40_0, C4<1>, C4<1>;
L_0x561bdd950c20 .functor AND 1, L_0x561bdd913bf0, L_0x561bdd950b30, C4<1>, C4<1>;
L_0x561bdd951130 .functor AND 1, L_0x561bdd951090, v0x561bdd928b40_0, C4<1>, C4<1>;
L_0x561bdd9514c0 .functor AND 1, L_0x561bdd951130, L_0x561bdd951380, C4<1>, C4<1>;
v0x561bdd92b960_0 .net "RDaddr_i", 4 0, v0x561bdd9289e0_0;  alias, 1 drivers
v0x561bdd92ba90_0 .net "RDdata_i", 31 0, L_0x561bdd950360;  alias, 1 drivers
v0x561bdd92bb50_0 .net "RS1addr_i", 4 0, L_0x561bdd951970;  1 drivers
v0x561bdd92bc10_0 .net "RS1data_o", 31 0, L_0x561bdd950f10;  alias, 1 drivers
v0x561bdd92bd20_0 .net "RS2addr_i", 4 0, L_0x561bdd951b30;  1 drivers
v0x561bdd92be50_0 .net "RS2data_o", 31 0, L_0x561bdd9517c0;  alias, 1 drivers
v0x561bdd92bf60_0 .net "RegWrite_i", 0 0, v0x561bdd928b40_0;  alias, 1 drivers
v0x561bdd92c050_0 .net *"_ivl_0", 0 0, L_0x561bdd9508d0;  1 drivers
v0x561bdd92c110_0 .net *"_ivl_10", 0 0, L_0x561bdd950b30;  1 drivers
v0x561bdd92c260_0 .net *"_ivl_13", 0 0, L_0x561bdd950c20;  1 drivers
v0x561bdd92c320_0 .net *"_ivl_14", 31 0, L_0x561bdd950d30;  1 drivers
v0x561bdd92c400_0 .net *"_ivl_16", 6 0, L_0x561bdd950dd0;  1 drivers
L_0x7faebde2e378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561bdd92c4e0_0 .net *"_ivl_19", 1 0, L_0x7faebde2e378;  1 drivers
v0x561bdd92c5c0_0 .net *"_ivl_22", 0 0, L_0x561bdd951090;  1 drivers
v0x561bdd92c680_0 .net *"_ivl_25", 0 0, L_0x561bdd951130;  1 drivers
v0x561bdd92c740_0 .net *"_ivl_26", 31 0, L_0x561bdd9511f0;  1 drivers
L_0x7faebde2e3c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bdd92c820_0 .net *"_ivl_29", 26 0, L_0x7faebde2e3c0;  1 drivers
v0x561bdd92ca10_0 .net *"_ivl_3", 0 0, L_0x561bdd913bf0;  1 drivers
L_0x7faebde2e408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bdd92cad0_0 .net/2u *"_ivl_30", 31 0, L_0x7faebde2e408;  1 drivers
v0x561bdd92cbb0_0 .net *"_ivl_32", 0 0, L_0x561bdd951380;  1 drivers
v0x561bdd92cc70_0 .net *"_ivl_35", 0 0, L_0x561bdd9514c0;  1 drivers
v0x561bdd92cd30_0 .net *"_ivl_36", 31 0, L_0x561bdd9515d0;  1 drivers
v0x561bdd92ce10_0 .net *"_ivl_38", 6 0, L_0x561bdd9516d0;  1 drivers
v0x561bdd92cef0_0 .net *"_ivl_4", 31 0, L_0x561bdd950a90;  1 drivers
L_0x7faebde2e450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561bdd92cfd0_0 .net *"_ivl_41", 1 0, L_0x7faebde2e450;  1 drivers
L_0x7faebde2e2e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bdd92d0b0_0 .net *"_ivl_7", 26 0, L_0x7faebde2e2e8;  1 drivers
L_0x7faebde2e330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bdd92d190_0 .net/2u *"_ivl_8", 31 0, L_0x7faebde2e330;  1 drivers
v0x561bdd92d270_0 .net "clk_i", 0 0, v0x561bdd93e6c0_0;  alias, 1 drivers
v0x561bdd92d310 .array/s "register", 31 0, 31 0;
L_0x561bdd9508d0 .cmp/eq 5, L_0x561bdd951970, v0x561bdd9289e0_0;
L_0x561bdd950a90 .concat [ 5 27 0 0], L_0x561bdd951970, L_0x7faebde2e2e8;
L_0x561bdd950b30 .cmp/ne 32, L_0x561bdd950a90, L_0x7faebde2e330;
L_0x561bdd950d30 .array/port v0x561bdd92d310, L_0x561bdd950dd0;
L_0x561bdd950dd0 .concat [ 5 2 0 0], L_0x561bdd951970, L_0x7faebde2e378;
L_0x561bdd950f10 .functor MUXZ 32, L_0x561bdd950d30, L_0x561bdd950360, L_0x561bdd950c20, C4<>;
L_0x561bdd951090 .cmp/eq 5, L_0x561bdd951b30, v0x561bdd9289e0_0;
L_0x561bdd9511f0 .concat [ 5 27 0 0], L_0x561bdd951b30, L_0x7faebde2e3c0;
L_0x561bdd951380 .cmp/ne 32, L_0x561bdd9511f0, L_0x7faebde2e408;
L_0x561bdd9515d0 .array/port v0x561bdd92d310, L_0x561bdd9516d0;
L_0x561bdd9516d0 .concat [ 5 2 0 0], L_0x561bdd951b30, L_0x7faebde2e450;
L_0x561bdd9517c0 .functor MUXZ 32, L_0x561bdd9515d0, L_0x561bdd950360, L_0x561bdd9514c0, C4<>;
S_0x561bdd92d4d0 .scope module, "Shift_Left" "Shift_Left" 3 188, 21 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x561bdd92d680_0 .net *"_ivl_2", 30 0, L_0x561bdd951c60;  1 drivers
L_0x7faebde2e498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd92d780_0 .net *"_ivl_4", 0 0, L_0x7faebde2e498;  1 drivers
v0x561bdd92d860_0 .net "data_i", 31 0, v0x561bdd92dd60_0;  alias, 1 drivers
v0x561bdd92d900_0 .net "data_o", 31 0, L_0x561bdd951ea0;  alias, 1 drivers
L_0x561bdd951c60 .part v0x561bdd92dd60_0, 0, 31;
L_0x561bdd951ea0 .concat [ 1 31 0 0], L_0x7faebde2e498, L_0x561bdd951c60;
S_0x561bdd92d9e0 .scope module, "Sign_Extend" "Sign_Extend" 3 183, 22 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x561bdd92dc80_0 .net "data_i", 31 0, v0x561bdd927340_0;  alias, 1 drivers
v0x561bdd92dd60_0 .var "data_o", 31 0;
E_0x561bdd92dc00 .event edge, v0x561bdd927340_0;
S_0x561bdd92deb0 .scope module, "dcache" "dcache_controller" 3 336, 23 1 0, S_0x561bdd8cc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "cpu_data_i";
    .port_info 9 /INPUT 32 "cpu_addr_i";
    .port_info 10 /INPUT 1 "cpu_MemRead_i";
    .port_info 11 /INPUT 1 "cpu_MemWrite_i";
    .port_info 12 /OUTPUT 32 "cpu_data_o";
    .port_info 13 /OUTPUT 1 "cpu_stall_o";
P_0x561bdd903fa0 .param/l "STATE_IDLE" 0 23 69, C4<000>;
P_0x561bdd903fe0 .param/l "STATE_MISS" 0 23 73, C4<100>;
P_0x561bdd904020 .param/l "STATE_READMISS" 0 23 70, C4<001>;
P_0x561bdd904060 .param/l "STATE_READMISSOK" 0 23 71, C4<010>;
P_0x561bdd9040a0 .param/l "STATE_WRITEBACK" 0 23 72, C4<011>;
L_0x561bdd952800 .functor OR 1, v0x561bdd920fe0_0, v0x561bdd921370_0, C4<0>, C4<0>;
L_0x561bdd952b60 .functor NOT 1, L_0x561bdd956ad0, C4<0>, C4<0>, C4<0>;
L_0x561bdd952bd0 .functor AND 1, L_0x561bdd952b60, L_0x561bdd952800, C4<1>, C4<1>;
L_0x561bdd952c90 .functor BUFZ 32, v0x561bdd937750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561bdd953010 .functor BUFZ 4, L_0x561bdd952910, C4<0000>, C4<0000>, C4<0000>;
L_0x561bdd953120 .functor BUFZ 1, L_0x561bdd952800, C4<0>, C4<0>, C4<0>;
L_0x561bdd953220 .functor OR 1, v0x561bdd9373d0_0, L_0x561bdd953e70, C4<0>, C4<0>;
L_0x561bdd9535b0 .functor BUFZ 1, v0x561bdd938180_0, C4<0>, C4<0>, C4<0>;
L_0x561bdd953c10 .functor BUFZ 256, L_0x561bdd958f00, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x561bdd953d10 .functor BUFZ 1, v0x561bdd938300_0, C4<0>, C4<0>, C4<0>;
L_0x561bdd953e70 .functor AND 1, L_0x561bdd956ad0, v0x561bdd921370_0, C4<1>, C4<1>;
L_0x561bdd954000 .functor BUFZ 1, L_0x561bdd953e70, C4<0>, C4<0>, C4<0>;
v0x561bdd936730_0 .net *"_ivl_19", 22 0, L_0x561bdd952e90;  1 drivers
L_0x7faebde2e4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561bdd936830_0 .net/2u *"_ivl_28", 0 0, L_0x7faebde2e4e0;  1 drivers
L_0x7faebde2e528 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561bdd936910_0 .net/2u *"_ivl_36", 4 0, L_0x7faebde2e528;  1 drivers
v0x561bdd9369d0_0 .net *"_ivl_38", 30 0, L_0x561bdd953700;  1 drivers
v0x561bdd936ab0_0 .net *"_ivl_40", 31 0, L_0x561bdd953800;  1 drivers
L_0x7faebde2e570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd936b90_0 .net *"_ivl_43", 0 0, L_0x7faebde2e570;  1 drivers
L_0x7faebde2e5b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561bdd936c70_0 .net/2u *"_ivl_44", 4 0, L_0x7faebde2e5b8;  1 drivers
v0x561bdd936d50_0 .net *"_ivl_46", 31 0, L_0x561bdd9538f0;  1 drivers
v0x561bdd936e30_0 .net *"_ivl_8", 0 0, L_0x561bdd952b60;  1 drivers
v0x561bdd936f10_0 .net "cache_dirty", 0 0, L_0x561bdd954000;  1 drivers
v0x561bdd936fd0_0 .net "cache_sram_data", 255 0, L_0x561bdd9534c0;  1 drivers
v0x561bdd937090_0 .net "cache_sram_enable", 0 0, L_0x561bdd953120;  1 drivers
v0x561bdd937160_0 .net "cache_sram_index", 3 0, L_0x561bdd953010;  1 drivers
v0x561bdd937230_0 .net "cache_sram_tag", 24 0, L_0x561bdd9532e0;  1 drivers
v0x561bdd937300_0 .net "cache_sram_write", 0 0, L_0x561bdd953220;  1 drivers
v0x561bdd9373d0_0 .var "cache_write", 0 0;
v0x561bdd937470_0 .net "clk_i", 0 0, v0x561bdd93e6c0_0;  alias, 1 drivers
v0x561bdd937510_0 .net "cpu_MemRead_i", 0 0, v0x561bdd920fe0_0;  alias, 1 drivers
v0x561bdd9375e0_0 .net "cpu_MemWrite_i", 0 0, v0x561bdd921370_0;  alias, 1 drivers
v0x561bdd9376b0_0 .net "cpu_addr_i", 31 0, v0x561bdd920e50_0;  alias, 1 drivers
v0x561bdd937750_0 .var "cpu_data", 31 0;
v0x561bdd9377f0_0 .net "cpu_data_i", 31 0, v0x561bdd9211d0_0;  alias, 1 drivers
v0x561bdd9378c0_0 .net "cpu_data_o", 31 0, L_0x561bdd952c90;  alias, 1 drivers
v0x561bdd937990_0 .net "cpu_index", 3 0, L_0x561bdd952910;  1 drivers
v0x561bdd937a50_0 .net "cpu_offset", 4 0, L_0x561bdd9529b0;  1 drivers
v0x561bdd937b30_0 .net "cpu_req", 0 0, L_0x561bdd952800;  1 drivers
v0x561bdd937bf0_0 .net "cpu_stall_o", 0 0, L_0x561bdd952bd0;  alias, 1 drivers
v0x561bdd937c90_0 .net "cpu_tag", 22 0, L_0x561bdd952870;  1 drivers
v0x561bdd937d70_0 .net "hit", 0 0, L_0x561bdd956ad0;  1 drivers
v0x561bdd937e40_0 .net "mem_ack_i", 0 0, L_0x561bdd9579e0;  alias, 1 drivers
v0x561bdd937ee0_0 .net "mem_addr_o", 31 0, L_0x561bdd953ae0;  alias, 1 drivers
v0x561bdd937fc0_0 .net "mem_data_i", 255 0, v0x561bdd93dd90_0;  alias, 1 drivers
v0x561bdd9380a0_0 .net "mem_data_o", 255 0, L_0x561bdd953c10;  alias, 1 drivers
v0x561bdd938180_0 .var "mem_enable", 0 0;
v0x561bdd938240_0 .net "mem_enable_o", 0 0, L_0x561bdd9535b0;  alias, 1 drivers
v0x561bdd938300_0 .var "mem_write", 0 0;
v0x561bdd9383c0_0 .net "mem_write_o", 0 0, L_0x561bdd953d10;  alias, 1 drivers
v0x561bdd938480_0 .net "r_hit_data", 255 0, L_0x561bdd9540e0;  1 drivers
v0x561bdd938560_0 .net "rst_i", 0 0, v0x561bdd93e780_0;  alias, 1 drivers
v0x561bdd938600_0 .net "sram_cache_data", 255 0, L_0x561bdd958f00;  1 drivers
v0x561bdd9386c0_0 .net "sram_cache_tag", 24 0, L_0x561bdd95bde0;  1 drivers
v0x561bdd938790_0 .net "sram_dirty", 0 0, L_0x561bdd952df0;  1 drivers
v0x561bdd938830_0 .net "sram_tag", 21 0, L_0x561bdd952f70;  1 drivers
v0x561bdd938910_0 .net "sram_valid", 0 0, L_0x561bdd952d00;  1 drivers
v0x561bdd9389d0_0 .var "state", 2 0;
v0x561bdd938ab0_0 .var "w_hit_data", 255 0;
v0x561bdd938b90_0 .var "write_back", 0 0;
v0x561bdd938c50_0 .net "write_hit", 0 0, L_0x561bdd953e70;  1 drivers
E_0x561bdd92e4a0 .event edge, v0x561bdd9211d0_0, v0x561bdd938480_0, v0x561bdd937a50_0;
E_0x561bdd92e500 .event edge, v0x561bdd938480_0, v0x561bdd937a50_0;
L_0x561bdd952870 .part v0x561bdd920e50_0, 9, 23;
L_0x561bdd952910 .part v0x561bdd920e50_0, 5, 4;
L_0x561bdd9529b0 .part v0x561bdd920e50_0, 0, 5;
L_0x561bdd952d00 .part L_0x561bdd95bde0, 24, 1;
L_0x561bdd952df0 .part L_0x561bdd95bde0, 23, 1;
L_0x561bdd952e90 .part L_0x561bdd95bde0, 0, 23;
L_0x561bdd952f70 .part L_0x561bdd952e90, 0, 22;
L_0x561bdd9532e0 .concat [ 23 1 1 0], L_0x561bdd952870, L_0x561bdd954000, L_0x7faebde2e4e0;
L_0x561bdd9534c0 .functor MUXZ 256, v0x561bdd93dd90_0, v0x561bdd938ab0_0, L_0x561bdd956ad0, C4<>;
L_0x561bdd953700 .concat [ 5 4 22 0], L_0x7faebde2e528, L_0x561bdd952910, L_0x561bdd952f70;
L_0x561bdd953800 .concat [ 31 1 0 0], L_0x561bdd953700, L_0x7faebde2e570;
L_0x561bdd9538f0 .concat [ 5 4 23 0], L_0x7faebde2e5b8, L_0x561bdd952910, L_0x561bdd952870;
L_0x561bdd953ae0 .functor MUXZ 32, L_0x561bdd9538f0, L_0x561bdd953800, v0x561bdd938b90_0, C4<>;
L_0x561bdd9540e0 .functor MUXZ 256, v0x561bdd93dd90_0, L_0x561bdd958f00, L_0x561bdd956ad0, C4<>;
S_0x561bdd92e560 .scope module, "dcache_sram" "dcache_sram" 23 216, 24 1 0, S_0x561bdd92deb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 25 "tag_i";
    .port_info 4 /INPUT 256 "data_i";
    .port_info 5 /INPUT 1 "enable_i";
    .port_info 6 /INPUT 1 "write_i";
    .port_info 7 /OUTPUT 25 "tag_o";
    .port_info 8 /OUTPUT 256 "data_o";
    .port_info 9 /OUTPUT 1 "hit_o";
L_0x561bdd954eb0 .functor AND 1, L_0x561bdd9548d0, L_0x561bdd955d80, C4<1>, C4<1>;
L_0x561bdd953a70 .functor AND 1, L_0x561bdd955620, L_0x561bdd956840, C4<1>, C4<1>;
L_0x561bdd956ad0 .functor OR 1, L_0x561bdd954eb0, L_0x561bdd953a70, C4<0>, C4<0>;
v0x561bdd92e860_0 .var "LRU", 15 0;
v0x561bdd92e960_0 .net *"_ivl_1", 22 0, L_0x561bdd954200;  1 drivers
L_0x7faebde2eac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd92ea40_0 .net *"_ivl_100", 0 0, L_0x7faebde2eac8;  1 drivers
v0x561bdd92eb00_0 .net *"_ivl_101", 9 0, L_0x561bdd9564d0;  1 drivers
L_0x7faebde2f380 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x561bdd92ebe0_0 .net/2u *"_ivl_105", 9 0, L_0x7faebde2f380;  1 drivers
v0x561bdd92ed10_0 .net *"_ivl_106", 9 0, L_0x561bdd956700;  1 drivers
v0x561bdd92edf0_0 .net *"_ivl_109", 0 0, L_0x561bdd956840;  1 drivers
L_0x7faebde2e648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd92eed0_0 .net *"_ivl_11", 0 0, L_0x7faebde2e648;  1 drivers
v0x561bdd92efb0_0 .net *"_ivl_114", 255 0, L_0x561bdd956be0;  1 drivers
v0x561bdd92f090_0 .net *"_ivl_116", 7 0, L_0x561bdd956c80;  1 drivers
L_0x7faebde2eb10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561bdd92f170_0 .net *"_ivl_119", 3 0, L_0x7faebde2eb10;  1 drivers
L_0x7faebde2e690 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x561bdd92f250_0 .net/2u *"_ivl_12", 8 0, L_0x7faebde2e690;  1 drivers
v0x561bdd92f330_0 .net *"_ivl_120", 8 0, L_0x561bdd956e80;  1 drivers
L_0x7faebde2eb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd92f410_0 .net *"_ivl_123", 0 0, L_0x7faebde2eb58;  1 drivers
L_0x7faebde2eba0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x561bdd92f4f0_0 .net/2u *"_ivl_124", 8 0, L_0x7faebde2eba0;  1 drivers
v0x561bdd92f5d0_0 .net *"_ivl_127", 8 0, L_0x561bdd956fc0;  1 drivers
v0x561bdd92f6b0_0 .net *"_ivl_128", 255 0, L_0x561bdd957270;  1 drivers
v0x561bdd92f8a0_0 .net *"_ivl_130", 7 0, L_0x561bdd957310;  1 drivers
L_0x7faebde2ebe8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561bdd92f980_0 .net *"_ivl_133", 3 0, L_0x7faebde2ebe8;  1 drivers
v0x561bdd92fa60_0 .net *"_ivl_134", 8 0, L_0x561bdd9571a0;  1 drivers
L_0x7faebde2ec30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd92fb40_0 .net *"_ivl_137", 0 0, L_0x7faebde2ec30;  1 drivers
L_0x7faebde2ec78 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x561bdd92fc20_0 .net/2u *"_ivl_138", 8 0, L_0x7faebde2ec78;  1 drivers
v0x561bdd92fd00_0 .net *"_ivl_141", 8 0, L_0x561bdd957580;  1 drivers
L_0x7faebde2ecc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd92fde0_0 .net *"_ivl_146", 0 0, L_0x7faebde2ecc0;  1 drivers
v0x561bdd92fec0_0 .net *"_ivl_147", 9 0, L_0x561bdd957800;  1 drivers
v0x561bdd92ffa0_0 .net *"_ivl_15", 8 0, L_0x561bdd9544d0;  1 drivers
L_0x7faebde2f3c8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x561bdd930080_0 .net/2u *"_ivl_151", 9 0, L_0x7faebde2f3c8;  1 drivers
v0x561bdd930160_0 .net *"_ivl_152", 9 0, L_0x561bdd957940;  1 drivers
v0x561bdd930240_0 .net *"_ivl_154", 255 0, L_0x561bdd957c40;  1 drivers
v0x561bdd930320_0 .net *"_ivl_156", 255 0, L_0x561bdd957d80;  1 drivers
v0x561bdd930400_0 .net *"_ivl_158", 7 0, L_0x561bdd957f80;  1 drivers
L_0x7faebde2ed08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561bdd9304e0_0 .net *"_ivl_161", 3 0, L_0x7faebde2ed08;  1 drivers
v0x561bdd9305c0_0 .net *"_ivl_162", 8 0, L_0x561bdd958070;  1 drivers
L_0x7faebde2ed50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd9306a0_0 .net *"_ivl_165", 0 0, L_0x7faebde2ed50;  1 drivers
L_0x7faebde2ed98 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x561bdd930780_0 .net/2u *"_ivl_166", 8 0, L_0x7faebde2ed98;  1 drivers
v0x561bdd930860_0 .net *"_ivl_169", 8 0, L_0x561bdd958320;  1 drivers
v0x561bdd930940_0 .net *"_ivl_17", 22 0, L_0x561bdd954660;  1 drivers
v0x561bdd930a20_0 .net *"_ivl_171", 0 0, L_0x561bdd958460;  1 drivers
v0x561bdd930b00_0 .net *"_ivl_172", 2 0, L_0x561bdd958680;  1 drivers
L_0x7faebde2ede0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561bdd930be0_0 .net *"_ivl_175", 1 0, L_0x7faebde2ede0;  1 drivers
L_0x7faebde2ee28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd930cc0_0 .net *"_ivl_178", 0 0, L_0x7faebde2ee28;  1 drivers
v0x561bdd930da0_0 .net *"_ivl_179", 9 0, L_0x561bdd9587c0;  1 drivers
v0x561bdd930e80_0 .net *"_ivl_18", 0 0, L_0x561bdd954790;  1 drivers
L_0x7faebde2ee70 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x561bdd930f40_0 .net *"_ivl_182", 6 0, L_0x7faebde2ee70;  1 drivers
v0x561bdd931020_0 .net *"_ivl_183", 9 0, L_0x561bdd958a90;  1 drivers
v0x561bdd931100_0 .net *"_ivl_184", 9 0, L_0x561bdd958bd0;  1 drivers
v0x561bdd9311e0_0 .net *"_ivl_188", 24 0, L_0x561bdd958ff0;  1 drivers
v0x561bdd9312c0_0 .net *"_ivl_190", 7 0, L_0x561bdd959240;  1 drivers
L_0x7faebde2eeb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561bdd9313a0_0 .net *"_ivl_193", 3 0, L_0x7faebde2eeb8;  1 drivers
v0x561bdd931480_0 .net *"_ivl_194", 8 0, L_0x561bdd959330;  1 drivers
L_0x7faebde2ef00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd931560_0 .net *"_ivl_197", 0 0, L_0x7faebde2ef00;  1 drivers
L_0x7faebde2ef48 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x561bdd931640_0 .net/2u *"_ivl_198", 8 0, L_0x7faebde2ef48;  1 drivers
v0x561bdd931720_0 .net *"_ivl_2", 24 0, L_0x561bdd9542a0;  1 drivers
L_0x7faebde2e6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561bdd931800_0 .net/2u *"_ivl_20", 0 0, L_0x7faebde2e6d8;  1 drivers
v0x561bdd9318e0_0 .net *"_ivl_201", 8 0, L_0x561bdd959630;  1 drivers
v0x561bdd9319c0_0 .net *"_ivl_202", 24 0, L_0x561bdd9597c0;  1 drivers
v0x561bdd931aa0_0 .net *"_ivl_204", 7 0, L_0x561bdd959a30;  1 drivers
L_0x7faebde2ef90 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561bdd931b80_0 .net *"_ivl_207", 3 0, L_0x7faebde2ef90;  1 drivers
v0x561bdd931c60_0 .net *"_ivl_208", 8 0, L_0x561bdd959b20;  1 drivers
L_0x7faebde2efd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd931d40_0 .net *"_ivl_211", 0 0, L_0x7faebde2efd8;  1 drivers
L_0x7faebde2f020 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x561bdd931e20_0 .net/2u *"_ivl_212", 8 0, L_0x7faebde2f020;  1 drivers
v0x561bdd931f00_0 .net *"_ivl_215", 8 0, L_0x561bdd959e40;  1 drivers
L_0x7faebde2e720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd931fe0_0 .net/2u *"_ivl_22", 0 0, L_0x7faebde2e720;  1 drivers
L_0x7faebde2f068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd9320c0_0 .net *"_ivl_220", 0 0, L_0x7faebde2f068;  1 drivers
v0x561bdd9321a0_0 .net *"_ivl_221", 9 0, L_0x561bdd959f80;  1 drivers
L_0x7faebde2f410 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x561bdd932280_0 .net/2u *"_ivl_225", 9 0, L_0x7faebde2f410;  1 drivers
v0x561bdd932360_0 .net *"_ivl_226", 9 0, L_0x561bdd95a2b0;  1 drivers
v0x561bdd932440_0 .net *"_ivl_228", 24 0, L_0x561bdd95a3f0;  1 drivers
v0x561bdd932520_0 .net *"_ivl_230", 24 0, L_0x561bdd95a6e0;  1 drivers
v0x561bdd932600_0 .net *"_ivl_232", 7 0, L_0x561bdd95a780;  1 drivers
L_0x7faebde2f0b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561bdd9326e0_0 .net *"_ivl_235", 3 0, L_0x7faebde2f0b0;  1 drivers
v0x561bdd9327c0_0 .net *"_ivl_236", 8 0, L_0x561bdd95aa80;  1 drivers
L_0x7faebde2f0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd9328a0_0 .net *"_ivl_239", 0 0, L_0x7faebde2f0f8;  1 drivers
L_0x7faebde2f140 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x561bdd932980_0 .net/2u *"_ivl_240", 8 0, L_0x7faebde2f140;  1 drivers
v0x561bdd932a60_0 .net *"_ivl_243", 8 0, L_0x561bdd95abc0;  1 drivers
v0x561bdd932b40_0 .net *"_ivl_245", 0 0, L_0x561bdd95af20;  1 drivers
v0x561bdd932c20_0 .net *"_ivl_246", 2 0, L_0x561bdd95b010;  1 drivers
L_0x7faebde2f188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561bdd932d00_0 .net *"_ivl_249", 1 0, L_0x7faebde2f188;  1 drivers
L_0x7faebde2f1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd932de0_0 .net *"_ivl_252", 0 0, L_0x7faebde2f1d0;  1 drivers
v0x561bdd932ec0_0 .net *"_ivl_253", 9 0, L_0x561bdd95b380;  1 drivers
L_0x7faebde2f218 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x561bdd932fa0_0 .net *"_ivl_256", 6 0, L_0x7faebde2f218;  1 drivers
v0x561bdd933080_0 .net *"_ivl_257", 9 0, L_0x561bdd95b4c0;  1 drivers
v0x561bdd933160_0 .net *"_ivl_258", 9 0, L_0x561bdd95bc50;  1 drivers
v0x561bdd933240_0 .net *"_ivl_27", 22 0, L_0x561bdd954ab0;  1 drivers
v0x561bdd933320_0 .net *"_ivl_28", 24 0, L_0x561bdd954be0;  1 drivers
v0x561bdd933400_0 .net *"_ivl_30", 7 0, L_0x561bdd954ce0;  1 drivers
L_0x7faebde2e768 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561bdd9334e0_0 .net *"_ivl_33", 3 0, L_0x7faebde2e768;  1 drivers
v0x561bdd9335c0_0 .net *"_ivl_34", 8 0, L_0x561bdd954e10;  1 drivers
L_0x7faebde2e7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd9336a0_0 .net *"_ivl_37", 0 0, L_0x7faebde2e7b0;  1 drivers
L_0x7faebde2e7f8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x561bdd933780_0 .net/2u *"_ivl_38", 8 0, L_0x7faebde2e7f8;  1 drivers
v0x561bdd933860_0 .net *"_ivl_4", 7 0, L_0x561bdd954340;  1 drivers
v0x561bdd933940_0 .net *"_ivl_41", 8 0, L_0x561bdd954f20;  1 drivers
L_0x7faebde2e840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd933a20_0 .net *"_ivl_46", 0 0, L_0x7faebde2e840;  1 drivers
v0x561bdd933b00_0 .net *"_ivl_47", 9 0, L_0x561bdd955060;  1 drivers
L_0x7faebde2f338 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x561bdd933be0_0 .net/2u *"_ivl_51", 9 0, L_0x7faebde2f338;  1 drivers
v0x561bdd933cc0_0 .net *"_ivl_52", 9 0, L_0x561bdd955220;  1 drivers
v0x561bdd933da0_0 .net *"_ivl_55", 22 0, L_0x561bdd955360;  1 drivers
v0x561bdd933e80_0 .net *"_ivl_56", 0 0, L_0x561bdd9554e0;  1 drivers
L_0x7faebde2e888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561bdd933f40_0 .net/2u *"_ivl_58", 0 0, L_0x7faebde2e888;  1 drivers
L_0x7faebde2e8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd934020_0 .net/2u *"_ivl_60", 0 0, L_0x7faebde2e8d0;  1 drivers
v0x561bdd934100_0 .net *"_ivl_64", 24 0, L_0x561bdd955850;  1 drivers
v0x561bdd9341e0_0 .net *"_ivl_66", 7 0, L_0x561bdd9558f0;  1 drivers
L_0x7faebde2e918 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561bdd9342c0_0 .net *"_ivl_69", 3 0, L_0x7faebde2e918;  1 drivers
L_0x7faebde2e600 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561bdd9343a0_0 .net *"_ivl_7", 3 0, L_0x7faebde2e600;  1 drivers
v0x561bdd934480_0 .net *"_ivl_70", 8 0, L_0x561bdd9556c0;  1 drivers
L_0x7faebde2e960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd934560_0 .net *"_ivl_73", 0 0, L_0x7faebde2e960;  1 drivers
L_0x7faebde2e9a8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x561bdd934640_0 .net/2u *"_ivl_74", 8 0, L_0x7faebde2e9a8;  1 drivers
v0x561bdd934720_0 .net *"_ivl_77", 8 0, L_0x561bdd955b30;  1 drivers
v0x561bdd934800_0 .net *"_ivl_79", 0 0, L_0x561bdd955d80;  1 drivers
v0x561bdd9348e0_0 .net *"_ivl_8", 8 0, L_0x561bdd9543e0;  1 drivers
v0x561bdd9349c0_0 .net *"_ivl_82", 24 0, L_0x561bdd955f10;  1 drivers
v0x561bdd934aa0_0 .net *"_ivl_84", 7 0, L_0x561bdd956080;  1 drivers
L_0x7faebde2e9f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561bdd934b80_0 .net *"_ivl_87", 3 0, L_0x7faebde2e9f0;  1 drivers
v0x561bdd934c60_0 .net *"_ivl_88", 8 0, L_0x561bdd956170;  1 drivers
L_0x7faebde2ea38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bdd934d40_0 .net *"_ivl_91", 0 0, L_0x7faebde2ea38;  1 drivers
L_0x7faebde2ea80 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x561bdd934e20_0 .net/2u *"_ivl_92", 8 0, L_0x7faebde2ea80;  1 drivers
v0x561bdd934f00_0 .net *"_ivl_95", 8 0, L_0x561bdd956390;  1 drivers
v0x561bdd934fe0_0 .net "addr_i", 3 0, L_0x561bdd953010;  alias, 1 drivers
v0x561bdd9350c0_0 .net "clk_i", 0 0, v0x561bdd93e6c0_0;  alias, 1 drivers
v0x561bdd935160 .array "data", 31 0, 255 0;
v0x561bdd935220_0 .net "data_i", 255 0, L_0x561bdd9534c0;  alias, 1 drivers
v0x561bdd935300_0 .net "data_o", 255 0, L_0x561bdd958f00;  alias, 1 drivers
v0x561bdd9353e0_0 .net "enable_i", 0 0, L_0x561bdd953120;  alias, 1 drivers
v0x561bdd9354a0_0 .net "equal1", 0 0, L_0x561bdd9548d0;  1 drivers
v0x561bdd935560_0 .net "equal2", 0 0, L_0x561bdd955620;  1 drivers
v0x561bdd935620_0 .net "hit_o", 0 0, L_0x561bdd956ad0;  alias, 1 drivers
v0x561bdd9356e0_0 .var/i "i", 31 0;
v0x561bdd9357c0_0 .var/i "j", 31 0;
v0x561bdd9358a0_0 .net "result1", 0 0, L_0x561bdd954eb0;  1 drivers
v0x561bdd936170_0 .net "result2", 0 0, L_0x561bdd953a70;  1 drivers
v0x561bdd936230_0 .net "rst_i", 0 0, v0x561bdd93e780_0;  alias, 1 drivers
v0x561bdd9362d0 .array "tag", 31 0, 24 0;
v0x561bdd936370_0 .net "tag_i", 24 0, L_0x561bdd9532e0;  alias, 1 drivers
v0x561bdd936450_0 .net "tag_o", 24 0, L_0x561bdd95bde0;  alias, 1 drivers
v0x561bdd936530_0 .net "write_i", 0 0, L_0x561bdd953220;  alias, 1 drivers
L_0x561bdd954200 .part L_0x561bdd9532e0, 0, 23;
L_0x561bdd9542a0 .array/port v0x561bdd9362d0, L_0x561bdd9544d0;
L_0x561bdd954340 .concat [ 4 4 0 0], L_0x561bdd953010, L_0x7faebde2e600;
L_0x561bdd9543e0 .concat [ 8 1 0 0], L_0x561bdd954340, L_0x7faebde2e648;
L_0x561bdd9544d0 .arith/mult 9, L_0x561bdd9543e0, L_0x7faebde2e690;
L_0x561bdd954660 .part L_0x561bdd9542a0, 0, 23;
L_0x561bdd954790 .cmp/eq 23, L_0x561bdd954200, L_0x561bdd954660;
L_0x561bdd9548d0 .functor MUXZ 1, L_0x7faebde2e720, L_0x7faebde2e6d8, L_0x561bdd954790, C4<>;
L_0x561bdd954ab0 .part L_0x561bdd9532e0, 0, 23;
L_0x561bdd954be0 .array/port v0x561bdd9362d0, L_0x561bdd955220;
L_0x561bdd954ce0 .concat [ 4 4 0 0], L_0x561bdd953010, L_0x7faebde2e768;
L_0x561bdd954e10 .concat [ 8 1 0 0], L_0x561bdd954ce0, L_0x7faebde2e7b0;
L_0x561bdd954f20 .arith/mult 9, L_0x561bdd954e10, L_0x7faebde2e7f8;
L_0x561bdd955060 .concat [ 9 1 0 0], L_0x561bdd954f20, L_0x7faebde2e840;
L_0x561bdd955220 .arith/sum 10, L_0x561bdd955060, L_0x7faebde2f338;
L_0x561bdd955360 .part L_0x561bdd954be0, 0, 23;
L_0x561bdd9554e0 .cmp/eq 23, L_0x561bdd954ab0, L_0x561bdd955360;
L_0x561bdd955620 .functor MUXZ 1, L_0x7faebde2e8d0, L_0x7faebde2e888, L_0x561bdd9554e0, C4<>;
L_0x561bdd955850 .array/port v0x561bdd9362d0, L_0x561bdd955b30;
L_0x561bdd9558f0 .concat [ 4 4 0 0], L_0x561bdd953010, L_0x7faebde2e918;
L_0x561bdd9556c0 .concat [ 8 1 0 0], L_0x561bdd9558f0, L_0x7faebde2e960;
L_0x561bdd955b30 .arith/mult 9, L_0x561bdd9556c0, L_0x7faebde2e9a8;
L_0x561bdd955d80 .part L_0x561bdd955850, 24, 1;
L_0x561bdd955f10 .array/port v0x561bdd9362d0, L_0x561bdd956700;
L_0x561bdd956080 .concat [ 4 4 0 0], L_0x561bdd953010, L_0x7faebde2e9f0;
L_0x561bdd956170 .concat [ 8 1 0 0], L_0x561bdd956080, L_0x7faebde2ea38;
L_0x561bdd956390 .arith/mult 9, L_0x561bdd956170, L_0x7faebde2ea80;
L_0x561bdd9564d0 .concat [ 9 1 0 0], L_0x561bdd956390, L_0x7faebde2eac8;
L_0x561bdd956700 .arith/sum 10, L_0x561bdd9564d0, L_0x7faebde2f380;
L_0x561bdd956840 .part L_0x561bdd955f10, 24, 1;
L_0x561bdd956be0 .array/port v0x561bdd935160, L_0x561bdd956fc0;
L_0x561bdd956c80 .concat [ 4 4 0 0], L_0x561bdd953010, L_0x7faebde2eb10;
L_0x561bdd956e80 .concat [ 8 1 0 0], L_0x561bdd956c80, L_0x7faebde2eb58;
L_0x561bdd956fc0 .arith/mult 9, L_0x561bdd956e80, L_0x7faebde2eba0;
L_0x561bdd957270 .array/port v0x561bdd935160, L_0x561bdd957940;
L_0x561bdd957310 .concat [ 4 4 0 0], L_0x561bdd953010, L_0x7faebde2ebe8;
L_0x561bdd9571a0 .concat [ 8 1 0 0], L_0x561bdd957310, L_0x7faebde2ec30;
L_0x561bdd957580 .arith/mult 9, L_0x561bdd9571a0, L_0x7faebde2ec78;
L_0x561bdd957800 .concat [ 9 1 0 0], L_0x561bdd957580, L_0x7faebde2ecc0;
L_0x561bdd957940 .arith/sum 10, L_0x561bdd957800, L_0x7faebde2f3c8;
L_0x561bdd957c40 .functor MUXZ 256, L_0x561bdd957270, L_0x561bdd956be0, L_0x561bdd954eb0, C4<>;
L_0x561bdd957d80 .array/port v0x561bdd935160, L_0x561bdd958bd0;
L_0x561bdd957f80 .concat [ 4 4 0 0], L_0x561bdd953010, L_0x7faebde2ed08;
L_0x561bdd958070 .concat [ 8 1 0 0], L_0x561bdd957f80, L_0x7faebde2ed50;
L_0x561bdd958320 .arith/mult 9, L_0x561bdd958070, L_0x7faebde2ed98;
L_0x561bdd958460 .part/v v0x561bdd92e860_0, L_0x561bdd953010, 1;
L_0x561bdd958680 .concat [ 1 2 0 0], L_0x561bdd958460, L_0x7faebde2ede0;
L_0x561bdd9587c0 .concat [ 9 1 0 0], L_0x561bdd958320, L_0x7faebde2ee28;
L_0x561bdd958a90 .concat [ 3 7 0 0], L_0x561bdd958680, L_0x7faebde2ee70;
L_0x561bdd958bd0 .arith/sum 10, L_0x561bdd9587c0, L_0x561bdd958a90;
L_0x561bdd958f00 .functor MUXZ 256, L_0x561bdd957d80, L_0x561bdd957c40, L_0x561bdd956ad0, C4<>;
L_0x561bdd958ff0 .array/port v0x561bdd9362d0, L_0x561bdd959630;
L_0x561bdd959240 .concat [ 4 4 0 0], L_0x561bdd953010, L_0x7faebde2eeb8;
L_0x561bdd959330 .concat [ 8 1 0 0], L_0x561bdd959240, L_0x7faebde2ef00;
L_0x561bdd959630 .arith/mult 9, L_0x561bdd959330, L_0x7faebde2ef48;
L_0x561bdd9597c0 .array/port v0x561bdd9362d0, L_0x561bdd95a2b0;
L_0x561bdd959a30 .concat [ 4 4 0 0], L_0x561bdd953010, L_0x7faebde2ef90;
L_0x561bdd959b20 .concat [ 8 1 0 0], L_0x561bdd959a30, L_0x7faebde2efd8;
L_0x561bdd959e40 .arith/mult 9, L_0x561bdd959b20, L_0x7faebde2f020;
L_0x561bdd959f80 .concat [ 9 1 0 0], L_0x561bdd959e40, L_0x7faebde2f068;
L_0x561bdd95a2b0 .arith/sum 10, L_0x561bdd959f80, L_0x7faebde2f410;
L_0x561bdd95a3f0 .functor MUXZ 25, L_0x561bdd9597c0, L_0x561bdd958ff0, L_0x561bdd954eb0, C4<>;
L_0x561bdd95a6e0 .array/port v0x561bdd9362d0, L_0x561bdd95bc50;
L_0x561bdd95a780 .concat [ 4 4 0 0], L_0x561bdd953010, L_0x7faebde2f0b0;
L_0x561bdd95aa80 .concat [ 8 1 0 0], L_0x561bdd95a780, L_0x7faebde2f0f8;
L_0x561bdd95abc0 .arith/mult 9, L_0x561bdd95aa80, L_0x7faebde2f140;
L_0x561bdd95af20 .part/v v0x561bdd92e860_0, L_0x561bdd953010, 1;
L_0x561bdd95b010 .concat [ 1 2 0 0], L_0x561bdd95af20, L_0x7faebde2f188;
L_0x561bdd95b380 .concat [ 9 1 0 0], L_0x561bdd95abc0, L_0x7faebde2f1d0;
L_0x561bdd95b4c0 .concat [ 3 7 0 0], L_0x561bdd95b010, L_0x7faebde2f218;
L_0x561bdd95bc50 .arith/sum 10, L_0x561bdd95b380, L_0x561bdd95b4c0;
L_0x561bdd95bde0 .functor MUXZ 25, L_0x561bdd95a6e0, L_0x561bdd95a3f0, L_0x561bdd956ad0, C4<>;
S_0x561bdd93cf30 .scope module, "Data_Memory" "Data_Memory" 2 37, 25 1 0, S_0x561bdd8c10b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 256 "data_i";
    .port_info 4 /INPUT 1 "enable_i";
    .port_info 5 /INPUT 1 "write_i";
    .port_info 6 /OUTPUT 1 "ack_o";
    .port_info 7 /OUTPUT 256 "data_o";
P_0x561bdd8e2a50 .param/l "STATE_IDLE" 0 25 31, C4<0>;
P_0x561bdd8e2a90 .param/l "STATE_WAIT" 0 25 32, C4<1>;
L_0x561bdd9579e0 .functor AND 1, L_0x561bdd95c170, L_0x561bdd95c260, C4<1>, C4<1>;
L_0x7faebde2f260 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561bdd93d2e0_0 .net/2u *"_ivl_0", 1 0, L_0x7faebde2f260;  1 drivers
v0x561bdd93d3c0_0 .net *"_ivl_10", 31 0, L_0x561bdd95c440;  1 drivers
v0x561bdd93d4a0_0 .net *"_ivl_12", 26 0, L_0x561bdd95c3a0;  1 drivers
L_0x7faebde2f2f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561bdd93d560_0 .net *"_ivl_14", 4 0, L_0x7faebde2f2f0;  1 drivers
v0x561bdd93d640_0 .net *"_ivl_2", 0 0, L_0x561bdd95c170;  1 drivers
L_0x7faebde2f2a8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x561bdd93d750_0 .net/2u *"_ivl_4", 3 0, L_0x7faebde2f2a8;  1 drivers
v0x561bdd93d830_0 .net *"_ivl_6", 0 0, L_0x561bdd95c260;  1 drivers
v0x561bdd93d8f0_0 .net "ack_o", 0 0, L_0x561bdd9579e0;  alias, 1 drivers
v0x561bdd93d9e0_0 .net "addr", 26 0, L_0x561bdd95c580;  1 drivers
v0x561bdd93db50_0 .net "addr_i", 31 0, L_0x561bdd953ae0;  alias, 1 drivers
v0x561bdd93dc10_0 .net "clk_i", 0 0, v0x561bdd93e6c0_0;  alias, 1 drivers
v0x561bdd93dcb0_0 .var "count", 3 0;
v0x561bdd93dd90_0 .var "data", 255 0;
v0x561bdd93de70_0 .net "data_i", 255 0, L_0x561bdd953c10;  alias, 1 drivers
v0x561bdd93df80_0 .net "data_o", 255 0, v0x561bdd93dd90_0;  alias, 1 drivers
v0x561bdd93e090_0 .net "enable_i", 0 0, L_0x561bdd9535b0;  alias, 1 drivers
v0x561bdd93e180 .array "memory", 511 0, 255 0;
v0x561bdd93e350_0 .net "rst_i", 0 0, v0x561bdd93e780_0;  alias, 1 drivers
v0x561bdd93e3f0_0 .var "state", 1 0;
v0x561bdd93e4d0_0 .net "write_i", 0 0, L_0x561bdd953d10;  alias, 1 drivers
L_0x561bdd95c170 .cmp/eq 2, v0x561bdd93e3f0_0, L_0x7faebde2f260;
L_0x561bdd95c260 .cmp/eq 4, v0x561bdd93dcb0_0, L_0x7faebde2f2a8;
L_0x561bdd95c3a0 .part L_0x561bdd953ae0, 5, 27;
L_0x561bdd95c440 .concat [ 27 5 0 0], L_0x561bdd95c3a0, L_0x7faebde2f2f0;
L_0x561bdd95c580 .part L_0x561bdd95c440, 0, 27;
    .scope S_0x561bdd8cc810;
T_0 ;
    %wait E_0x561bdd7d6d60;
    %load/vec4 v0x561bdd8ea960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v0x561bdd8e2b80_0;
    %load/vec4 v0x561bdd8e2250_0;
    %and;
    %assign/vec4 v0x561bdd8dd330_0, 0;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v0x561bdd8e2b80_0;
    %load/vec4 v0x561bdd8e2250_0;
    %xor;
    %assign/vec4 v0x561bdd8dd330_0, 0;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x561bdd8e2b80_0;
    %ix/getv 4, v0x561bdd8e2250_0;
    %shiftl 4;
    %assign/vec4 v0x561bdd8dd330_0, 0;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x561bdd8e2b80_0;
    %load/vec4 v0x561bdd8e2250_0;
    %add;
    %assign/vec4 v0x561bdd8dd330_0, 0;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x561bdd8e2b80_0;
    %load/vec4 v0x561bdd8e2250_0;
    %sub;
    %assign/vec4 v0x561bdd8dd330_0, 0;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x561bdd8e2b80_0;
    %load/vec4 v0x561bdd8e2250_0;
    %mul;
    %assign/vec4 v0x561bdd8dd330_0, 0;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x561bdd8e2b80_0;
    %load/vec4 v0x561bdd8e2250_0;
    %add;
    %assign/vec4 v0x561bdd8dd330_0, 0;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x561bdd8e2b80_0;
    %load/vec4 v0x561bdd8e2250_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x561bdd8dd330_0, 0;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x561bdd8e2b80_0;
    %load/vec4 v0x561bdd8e2250_0;
    %add;
    %assign/vec4 v0x561bdd8dd330_0, 0;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x561bdd8e2b80_0;
    %load/vec4 v0x561bdd8e2250_0;
    %add;
    %assign/vec4 v0x561bdd8dd330_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bdd8dd330_0, 0;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561bdd8ccb00;
T_1 ;
    %wait E_0x561bdd7bc680;
    %load/vec4 v0x561bdd8d6ec0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x561bdd8d6620_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bdd8dca00_0, 0;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561bdd8dca00_0, 0;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bdd8dca00_0, 0;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561bdd8dca00_0, 0;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561bdd8dca00_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561bdd8dca00_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x561bdd8d6620_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %jmp T_1.15;
T_1.12 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x561bdd8dca00_0, 0;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x561bdd8dca00_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561bdd8dca00_0, 0;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x561bdd8dca00_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x561bdd8dca00_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561bdd8d0b80;
T_2 ;
    %wait E_0x561bdd9150e0;
    %load/vec4 v0x561bdd920680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd9205c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd9204d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561bdd920170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920330_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x561bdd920740_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bdd920820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd9205c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd9204d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561bdd920170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920330_0, 0, 1;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bdd920820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd9205c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd9204d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561bdd920170_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bdd920270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920330_0, 0, 1;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bdd920820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bdd9205c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bdd920430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd9204d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561bdd920170_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bdd920270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920330_0, 0, 1;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd9205c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bdd9204d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561bdd920170_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bdd920270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920330_0, 0, 1;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd9205c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd9204d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561bdd920170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bdd920330_0, 0, 1;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd9205c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd9204d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561bdd920170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920330_0, 0, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561bdd92b700;
T_3 ;
    %wait E_0x561bdd916ab0;
    %load/vec4 v0x561bdd92bf60_0;
    %load/vec4 v0x561bdd92b960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x561bdd92ba90_0;
    %load/vec4 v0x561bdd92b960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bdd92d310, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561bdd92d9e0;
T_4 ;
    %wait E_0x561bdd92dc00;
    %load/vec4 v0x561bdd92dc80_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd92dd60_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x561bdd92dc80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x561bdd92dc80_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561bdd92dd60_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x561bdd92dc80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x561bdd92dc80_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561bdd92dd60_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x561bdd92dc80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bdd92dd60_0, 4, 20;
    %load/vec4 v0x561bdd92dc80_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bdd92dd60_0, 4, 7;
    %load/vec4 v0x561bdd92dc80_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bdd92dd60_0, 4, 5;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x561bdd92dc80_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bdd92dd60_0, 4, 21;
    %load/vec4 v0x561bdd92dc80_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bdd92dd60_0, 4, 1;
    %load/vec4 v0x561bdd92dc80_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bdd92dd60_0, 4, 6;
    %load/vec4 v0x561bdd92dc80_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bdd92dd60_0, 4, 4;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd92dd60_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x561bdd923580;
T_5 ;
    %wait E_0x561bdd923880;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561bdd923bd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561bdd923da0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd924180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd924240_0, 0, 1;
    %load/vec4 v0x561bdd923f50_0;
    %load/vec4 v0x561bdd923e60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x561bdd923920_0;
    %load/vec4 v0x561bdd923e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561bdd923bd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bdd924180_0, 0, 1;
T_5.0 ;
    %load/vec4 v0x561bdd923f50_0;
    %load/vec4 v0x561bdd923e60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x561bdd923a20_0;
    %load/vec4 v0x561bdd923e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561bdd923da0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bdd924240_0, 0, 1;
T_5.2 ;
    %load/vec4 v0x561bdd9240c0_0;
    %load/vec4 v0x561bdd924020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x561bdd924180_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x561bdd923920_0;
    %load/vec4 v0x561bdd924020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561bdd923bd0_0, 0, 2;
T_5.4 ;
    %load/vec4 v0x561bdd9240c0_0;
    %load/vec4 v0x561bdd924020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x561bdd924240_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x561bdd923a20_0;
    %load/vec4 v0x561bdd924020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561bdd923da0_0, 0, 2;
T_5.6 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x561bdd9224e0;
T_6 ;
    %wait E_0x561bdd9142d0;
    %load/vec4 v0x561bdd922820_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x561bdd922720_0;
    %store/vec4 v0x561bdd922a00_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x561bdd922820_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x561bdd922b80_0;
    %store/vec4 v0x561bdd922a00_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x561bdd922820_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x561bdd922900_0;
    %store/vec4 v0x561bdd922a00_0, 0, 32;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x561bdd922d10;
T_7 ;
    %wait E_0x561bdd915120;
    %load/vec4 v0x561bdd923040_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x561bdd922f40_0;
    %store/vec4 v0x561bdd923240_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x561bdd923040_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x561bdd923430_0;
    %store/vec4 v0x561bdd923240_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x561bdd923040_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x561bdd923120_0;
    %store/vec4 v0x561bdd923240_0, 0, 32;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561bdd924400;
T_8 ;
    %wait E_0x561bdd924680;
    %load/vec4 v0x561bdd924710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x561bdd924b70_0;
    %load/vec4 v0x561bdd9249a0_0;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd9248d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bdd924c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bdd924800_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x561bdd924b70_0;
    %load/vec4 v0x561bdd924a40_0;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd9248d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bdd924c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bdd924800_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bdd9248d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd924c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd924800_0, 0;
T_8.5 ;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bdd9248d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd924c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd924800_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x561bdd92ac90;
T_9 ;
    %wait E_0x561bdd92af60;
    %load/vec4 v0x561bdd92b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bdd92b240_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x561bdd92b380_0;
    %inv;
    %load/vec4 v0x561bdd92afe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x561bdd92b4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x561bdd92b140_0;
    %assign/vec4 v0x561bdd92b240_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bdd92b240_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561bdd926cb0;
T_10 ;
    %wait E_0x561bdd916ab0;
    %load/vec4 v0x561bdd9275b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x561bdd9276a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bdd927340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bdd927510_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x561bdd926fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bdd927340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bdd927510_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x561bdd9270b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x561bdd927340_0;
    %assign/vec4 v0x561bdd927340_0, 0;
    %load/vec4 v0x561bdd927510_0;
    %assign/vec4 v0x561bdd927510_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x561bdd9272a0_0;
    %assign/vec4 v0x561bdd927340_0, 0;
    %load/vec4 v0x561bdd927450_0;
    %assign/vec4 v0x561bdd927510_0, 0;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561bdd924df0;
T_11 ;
    %wait E_0x561bdd916ab0;
    %load/vec4 v0x561bdd9267d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x561bdd9268a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x561bdd925c70_0;
    %assign/vec4 v0x561bdd925d40_0, 0;
    %load/vec4 v0x561bdd925f80_0;
    %assign/vec4 v0x561bdd926050_0, 0;
    %load/vec4 v0x561bdd9263d0_0;
    %assign/vec4 v0x561bdd926470_0, 0;
    %load/vec4 v0x561bdd926620_0;
    %assign/vec4 v0x561bdd9266e0_0, 0;
    %load/vec4 v0x561bdd926120_0;
    %assign/vec4 v0x561bdd9261c0_0, 0;
    %load/vec4 v0x561bdd925b00_0;
    %assign/vec4 v0x561bdd925ba0_0, 0;
    %load/vec4 v0x561bdd925e10_0;
    %assign/vec4 v0x561bdd925eb0_0, 0;
    %load/vec4 v0x561bdd926260_0;
    %assign/vec4 v0x561bdd926300_0, 0;
    %load/vec4 v0x561bdd925960_0;
    %assign/vec4 v0x561bdd925a30_0, 0;
    %load/vec4 v0x561bdd925610_0;
    %assign/vec4 v0x561bdd925700_0, 0;
    %load/vec4 v0x561bdd9257f0_0;
    %assign/vec4 v0x561bdd925890_0, 0;
    %load/vec4 v0x561bdd925290_0;
    %assign/vec4 v0x561bdd9253a0_0, 0;
    %load/vec4 v0x561bdd925470_0;
    %assign/vec4 v0x561bdd925570_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x561bdd925d40_0;
    %assign/vec4 v0x561bdd925d40_0, 0;
    %load/vec4 v0x561bdd926050_0;
    %assign/vec4 v0x561bdd926050_0, 0;
    %load/vec4 v0x561bdd926470_0;
    %assign/vec4 v0x561bdd926470_0, 0;
    %load/vec4 v0x561bdd9266e0_0;
    %assign/vec4 v0x561bdd9266e0_0, 0;
    %load/vec4 v0x561bdd9261c0_0;
    %assign/vec4 v0x561bdd9261c0_0, 0;
    %load/vec4 v0x561bdd925ba0_0;
    %assign/vec4 v0x561bdd925ba0_0, 0;
    %load/vec4 v0x561bdd925eb0_0;
    %assign/vec4 v0x561bdd925eb0_0, 0;
    %load/vec4 v0x561bdd926300_0;
    %assign/vec4 v0x561bdd926300_0, 0;
    %load/vec4 v0x561bdd925a30_0;
    %assign/vec4 v0x561bdd925a30_0, 0;
    %load/vec4 v0x561bdd925700_0;
    %assign/vec4 v0x561bdd925700_0, 0;
    %load/vec4 v0x561bdd925890_0;
    %assign/vec4 v0x561bdd925890_0, 0;
    %load/vec4 v0x561bdd9253a0_0;
    %assign/vec4 v0x561bdd9253a0_0, 0;
    %load/vec4 v0x561bdd925570_0;
    %assign/vec4 v0x561bdd925570_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x561bdd920a00;
T_12 ;
    %wait E_0x561bdd916ab0;
    %load/vec4 v0x561bdd9219b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x561bdd921a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x561bdd920d70_0;
    %assign/vec4 v0x561bdd920e50_0, 0;
    %load/vec4 v0x561bdd9210a0_0;
    %assign/vec4 v0x561bdd9211d0_0, 0;
    %load/vec4 v0x561bdd9215b0_0;
    %assign/vec4 v0x561bdd921690_0, 0;
    %load/vec4 v0x561bdd921770_0;
    %assign/vec4 v0x561bdd921830_0, 0;
    %load/vec4 v0x561bdd921430_0;
    %assign/vec4 v0x561bdd9214f0_0, 0;
    %load/vec4 v0x561bdd920f10_0;
    %assign/vec4 v0x561bdd920fe0_0, 0;
    %load/vec4 v0x561bdd9212b0_0;
    %assign/vec4 v0x561bdd921370_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x561bdd920e50_0;
    %assign/vec4 v0x561bdd920e50_0, 0;
    %load/vec4 v0x561bdd9211d0_0;
    %assign/vec4 v0x561bdd9211d0_0, 0;
    %load/vec4 v0x561bdd921690_0;
    %assign/vec4 v0x561bdd921690_0, 0;
    %load/vec4 v0x561bdd921830_0;
    %assign/vec4 v0x561bdd921830_0, 0;
    %load/vec4 v0x561bdd9214f0_0;
    %assign/vec4 v0x561bdd9214f0_0, 0;
    %load/vec4 v0x561bdd920fe0_0;
    %assign/vec4 v0x561bdd920fe0_0, 0;
    %load/vec4 v0x561bdd921370_0;
    %assign/vec4 v0x561bdd921370_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x561bdd9280e0;
T_13 ;
    %wait E_0x561bdd916ab0;
    %load/vec4 v0x561bdd928c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x561bdd928d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x561bdd928400_0;
    %assign/vec4 v0x561bdd9284c0_0, 0;
    %load/vec4 v0x561bdd9285a0_0;
    %assign/vec4 v0x561bdd928660_0, 0;
    %load/vec4 v0x561bdd9288d0_0;
    %assign/vec4 v0x561bdd9289e0_0, 0;
    %load/vec4 v0x561bdd928aa0_0;
    %assign/vec4 v0x561bdd928b40_0, 0;
    %load/vec4 v0x561bdd928740_0;
    %assign/vec4 v0x561bdd928830_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x561bdd9284c0_0;
    %assign/vec4 v0x561bdd9284c0_0, 0;
    %load/vec4 v0x561bdd928660_0;
    %assign/vec4 v0x561bdd928660_0, 0;
    %load/vec4 v0x561bdd9289e0_0;
    %assign/vec4 v0x561bdd9289e0_0, 0;
    %load/vec4 v0x561bdd928b40_0;
    %assign/vec4 v0x561bdd928b40_0, 0;
    %load/vec4 v0x561bdd928830_0;
    %assign/vec4 v0x561bdd928830_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x561bdd92e560;
T_14 ;
    %wait E_0x561bdd92af60;
    %load/vec4 v0x561bdd936230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd9356e0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x561bdd9356e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd9357c0_0, 0, 32;
T_14.4 ;
    %load/vec4 v0x561bdd9357c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_14.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x561bdd9356e0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x561bdd9357c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bdd9362d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x561bdd9356e0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x561bdd9357c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bdd935160, 0, 4;
    %load/vec4 v0x561bdd9357c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bdd9357c0_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %load/vec4 v0x561bdd9356e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bdd9356e0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561bdd92e860_0, 0;
T_14.0 ;
    %load/vec4 v0x561bdd9353e0_0;
    %load/vec4 v0x561bdd936530_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x561bdd934fe0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x561bdd9362d0, 4;
    %parti/s 23, 0, 2;
    %load/vec4 v0x561bdd936370_0;
    %parti/s 23, 0, 2;
    %cmp/e;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x561bdd935220_0;
    %load/vec4 v0x561bdd934fe0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bdd935160, 0, 4;
    %load/vec4 v0x561bdd936370_0;
    %load/vec4 v0x561bdd934fe0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bdd9362d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x561bdd934fe0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bdd9362d0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x561bdd934fe0_0;
    %assign/vec4/off/d v0x561bdd92e860_0, 4, 5;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x561bdd934fe0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x561bdd9362d0, 4;
    %parti/s 23, 0, 2;
    %load/vec4 v0x561bdd936370_0;
    %parti/s 23, 0, 2;
    %cmp/e;
    %jmp/0xz  T_14.10, 4;
    %load/vec4 v0x561bdd935220_0;
    %load/vec4 v0x561bdd934fe0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bdd935160, 0, 4;
    %load/vec4 v0x561bdd936370_0;
    %load/vec4 v0x561bdd934fe0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bdd9362d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x561bdd934fe0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bdd9362d0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x561bdd934fe0_0;
    %assign/vec4/off/d v0x561bdd92e860_0, 4, 5;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x561bdd935220_0;
    %load/vec4 v0x561bdd934fe0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x561bdd92e860_0;
    %load/vec4 v0x561bdd934fe0_0;
    %part/u 1;
    %pad/u 3;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bdd935160, 0, 4;
    %load/vec4 v0x561bdd936370_0;
    %load/vec4 v0x561bdd934fe0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x561bdd92e860_0;
    %load/vec4 v0x561bdd934fe0_0;
    %part/u 1;
    %pad/u 3;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bdd9362d0, 0, 4;
    %load/vec4 v0x561bdd92e860_0;
    %load/vec4 v0x561bdd934fe0_0;
    %part/u 1;
    %inv;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x561bdd934fe0_0;
    %assign/vec4/off/d v0x561bdd92e860_0, 4, 5;
T_14.11 ;
T_14.9 ;
T_14.6 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x561bdd92e560;
T_15 ;
    %wait E_0x561bdd92af60;
    %load/vec4 v0x561bdd935620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x561bdd9358a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x561bdd934fe0_0;
    %assign/vec4/off/d v0x561bdd92e860_0, 4, 5;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x561bdd934fe0_0;
    %assign/vec4/off/d v0x561bdd92e860_0, 4, 5;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x561bdd92deb0;
T_16 ;
    %wait E_0x561bdd92e500;
    %load/vec4 v0x561bdd938480_0;
    %load/vec4 v0x561bdd937a50_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 32;
    %assign/vec4 v0x561bdd937750_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x561bdd92deb0;
T_17 ;
    %wait E_0x561bdd92e4a0;
    %load/vec4 v0x561bdd938480_0;
    %assign/vec4 v0x561bdd938ab0_0, 0;
    %load/vec4 v0x561bdd9377f0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x561bdd937a50_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x561bdd938ab0_0, 4, 5;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x561bdd92deb0;
T_18 ;
    %wait E_0x561bdd92af60;
    %load/vec4 v0x561bdd938560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561bdd9389d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd938180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd938300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd9373d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd938b90_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x561bdd9389d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %jmp T_18.7;
T_18.2 ;
    %load/vec4 v0x561bdd937b30_0;
    %load/vec4 v0x561bdd937d70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x561bdd9389d0_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561bdd9389d0_0, 0;
T_18.9 ;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v0x561bdd938790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x561bdd9389d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bdd938180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bdd938300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd9373d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bdd938b90_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561bdd9389d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bdd938180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd938300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd9373d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd938b90_0, 0;
T_18.11 ;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0x561bdd937e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x561bdd9389d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd938180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd938300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bdd9373d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd938b90_0, 0;
    %jmp T_18.13;
T_18.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561bdd9389d0_0, 0;
T_18.13 ;
    %jmp T_18.7;
T_18.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561bdd9389d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd938180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd938300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd9373d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd938b90_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x561bdd937e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561bdd9389d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bdd938180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd938300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd9373d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bdd938b90_0, 0;
    %jmp T_18.15;
T_18.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x561bdd9389d0_0, 0;
T_18.15 ;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x561bdd93cf30;
T_19 ;
    %wait E_0x561bdd92af60;
    %load/vec4 v0x561bdd93e350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561bdd93e3f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bdd93dcb0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x561bdd93e3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x561bdd93e090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561bdd93e3f0_0, 0;
    %load/vec4 v0x561bdd93dcb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561bdd93dcb0_0, 0;
T_19.5 ;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x561bdd93dcb0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561bdd93e3f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bdd93dcb0_0, 0;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0x561bdd93dcb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561bdd93dcb0_0, 0;
T_19.8 ;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x561bdd93cf30;
T_20 ;
    %wait E_0x561bdd916ab0;
    %load/vec4 v0x561bdd93d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x561bdd93e4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x561bdd93de70_0;
    %ix/getv 3, v0x561bdd93d9e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bdd93e180, 0, 4;
    %load/vec4 v0x561bdd93de70_0;
    %assign/vec4 v0x561bdd93dd90_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %ix/getv 4, v0x561bdd93d9e0_0;
    %load/vec4a v0x561bdd93e180, 4;
    %store/vec4 v0x561bdd93dd90_0, 0, 256;
T_20.3 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x561bdd8c10b0;
T_21 ;
    %delay 25, 0;
    %load/vec4 v0x561bdd93e6c0_0;
    %inv;
    %store/vec4 v0x561bdd93e6c0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x561bdd8c10b0;
T_22 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd93e980_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd93e6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bdd93e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd93e840_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd93e780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bdd93e840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd93ee70_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x561bdd93ee70_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x561bdd93ee70_0;
    %store/vec4a v0x561bdd927fe0, 4, 0;
    %load/vec4 v0x561bdd93ee70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bdd93ee70_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd93f030_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x561bdd93f030_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd93ee70_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x561bdd93ee70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x561bdd93ee70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x561bdd93f030_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x561bdd9362d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x561bdd93ee70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x561bdd93f030_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x561bdd935160, 4, 0;
    %load/vec4 v0x561bdd93ee70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bdd93ee70_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v0x561bdd93f030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bdd93f030_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd93ee70_0, 0, 32;
T_22.6 ;
    %load/vec4 v0x561bdd93ee70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x561bdd93ee70_0;
    %store/vec4a v0x561bdd92d310, 4, 0;
    %load/vec4 v0x561bdd93ee70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bdd93ee70_0, 0, 32;
    %jmp T_22.6;
T_22.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd927340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd925d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd926050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd926470_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x561bdd9266e0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561bdd9261c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd926300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd925a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd925700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd925890_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561bdd9253a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd925570_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd920e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd9211d0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561bdd921690_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd921830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd9214f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd920fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd921370_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd9284c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd928660_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561bdd9289e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd928b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd928830_0, 0, 1;
    %vpi_call 2 110 "$readmemb", "instruction_1.txt", v0x561bdd927fe0 {0 0 0};
    %vpi_func 2 114 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x561bdd93f270_0, 0, 32;
    %vpi_func 2 116 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x561bdd93f350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd93ee70_0, 0, 32;
T_22.8 ;
    %load/vec4 v0x561bdd93ee70_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_22.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x561bdd93ee70_0;
    %store/vec4a v0x561bdd93e180, 4, 0;
    %load/vec4 v0x561bdd93ee70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bdd93ee70_0, 0, 32;
    %jmp T_22.8;
T_22.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561bdd93e180, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561bdd93e180, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561bdd93e180, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561bdd93e180, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561bdd93e180, 4, 0;
    %end;
    .thread T_22;
    .scope S_0x561bdd8c10b0;
T_23 ;
    %wait E_0x561bdd916ab0;
    %load/vec4 v0x561bdd93e980_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 2 134 "$fdisplay", v0x561bdd93f270_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd93f030_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x561bdd93f030_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bdd93ee70_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x561bdd93ee70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_23.5, 5;
    %load/vec4 v0x561bdd93ee70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x561bdd93f030_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x561bdd9362d0, 4;
    %pad/u 24;
    %store/vec4 v0x561bdd93f540_0, 0, 24;
    %load/vec4 v0x561bdd93ee70_0;
    %pad/s 4;
    %store/vec4 v0x561bdd93ef50_0, 0, 4;
    %load/vec4 v0x561bdd93f540_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x561bdd93ef50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561bdd93e8e0_0, 0, 27;
    %load/vec4 v0x561bdd93ee70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x561bdd93f030_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x561bdd935160, 4;
    %ix/getv 4, v0x561bdd93e8e0_0;
    %store/vec4a v0x561bdd93e180, 4, 0;
    %load/vec4 v0x561bdd93ee70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bdd93ee70_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %load/vec4 v0x561bdd93f030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bdd93f030_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
T_23.0 ;
    %load/vec4 v0x561bdd93e980_0;
    %cmpi/s 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.6, 5;
    %vpi_call 2 145 "$finish" {0 0 0};
T_23.6 ;
    %vpi_call 2 149 "$fdisplay", v0x561bdd93f270_0, "cycle = %0d, Start = %b\012PC = %d", v0x561bdd93e980_0, v0x561bdd93e840_0, v0x561bdd92b240_0 {0 0 0};
    %vpi_call 2 153 "$fdisplay", v0x561bdd93f270_0, "Registers" {0 0 0};
    %vpi_call 2 154 "$fdisplay", v0x561bdd93f270_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x561bdd92d310, 0>, &A<v0x561bdd92d310, 8>, &A<v0x561bdd92d310, 16>, &A<v0x561bdd92d310, 24> {0 0 0};
    %vpi_call 2 155 "$fdisplay", v0x561bdd93f270_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x561bdd92d310, 1>, &A<v0x561bdd92d310, 9>, &A<v0x561bdd92d310, 17>, &A<v0x561bdd92d310, 25> {0 0 0};
    %vpi_call 2 156 "$fdisplay", v0x561bdd93f270_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x561bdd92d310, 2>, &A<v0x561bdd92d310, 10>, &A<v0x561bdd92d310, 18>, &A<v0x561bdd92d310, 26> {0 0 0};
    %vpi_call 2 157 "$fdisplay", v0x561bdd93f270_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x561bdd92d310, 3>, &A<v0x561bdd92d310, 11>, &A<v0x561bdd92d310, 19>, &A<v0x561bdd92d310, 27> {0 0 0};
    %vpi_call 2 158 "$fdisplay", v0x561bdd93f270_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x561bdd92d310, 4>, &A<v0x561bdd92d310, 12>, &A<v0x561bdd92d310, 20>, &A<v0x561bdd92d310, 28> {0 0 0};
    %vpi_call 2 159 "$fdisplay", v0x561bdd93f270_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x561bdd92d310, 5>, &A<v0x561bdd92d310, 13>, &A<v0x561bdd92d310, 21>, &A<v0x561bdd92d310, 29> {0 0 0};
    %vpi_call 2 160 "$fdisplay", v0x561bdd93f270_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x561bdd92d310, 6>, &A<v0x561bdd92d310, 14>, &A<v0x561bdd92d310, 22>, &A<v0x561bdd92d310, 30> {0 0 0};
    %vpi_call 2 161 "$fdisplay", v0x561bdd93f270_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x561bdd92d310, 7>, &A<v0x561bdd92d310, 15>, &A<v0x561bdd92d310, 23>, &A<v0x561bdd92d310, 31> {0 0 0};
    %vpi_call 2 165 "$fdisplay", v0x561bdd93f270_0, "Data Memory: 0x0000 = %h", &A<v0x561bdd93e180, 0> {0 0 0};
    %vpi_call 2 166 "$fdisplay", v0x561bdd93f270_0, "Data Memory: 0x0020 = %h", &A<v0x561bdd93e180, 1> {0 0 0};
    %vpi_call 2 167 "$fdisplay", v0x561bdd93f270_0, "Data Memory: 0x0040 = %h", &A<v0x561bdd93e180, 2> {0 0 0};
    %vpi_call 2 168 "$fdisplay", v0x561bdd93f270_0, "Data Memory: 0x0200 = %h", &A<v0x561bdd93e180, 16> {0 0 0};
    %vpi_call 2 169 "$fdisplay", v0x561bdd93f270_0, "Data Memory: 0x0220 = %h", &A<v0x561bdd93e180, 17> {0 0 0};
    %vpi_call 2 170 "$fdisplay", v0x561bdd93f270_0, "Data Memory: 0x0240 = %h", &A<v0x561bdd93e180, 18> {0 0 0};
    %vpi_call 2 171 "$fdisplay", v0x561bdd93f270_0, "Data Memory: 0x0400 = %h", &A<v0x561bdd93e180, 32> {0 0 0};
    %vpi_call 2 172 "$fdisplay", v0x561bdd93f270_0, "Data Memory: 0x0420 = %h", &A<v0x561bdd93e180, 33> {0 0 0};
    %vpi_call 2 173 "$fdisplay", v0x561bdd93f270_0, "Data Memory: 0x0440 = %h", &A<v0x561bdd93e180, 34> {0 0 0};
    %vpi_call 2 175 "$fdisplay", v0x561bdd93f270_0, "\012" {0 0 0};
    %load/vec4 v0x561bdd937bf0_0;
    %load/vec4 v0x561bdd9389d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x561bdd938790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v0x561bdd9375e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %vpi_call 2 182 "$fdisplay", v0x561bdd93f350_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x561bdd93e980_0, v0x561bdd9376b0_0, v0x561bdd9377f0_0 {0 0 0};
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0x561bdd937510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %vpi_call 2 184 "$fdisplay", v0x561bdd93f350_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x561bdd93e980_0, v0x561bdd9376b0_0, v0x561bdd9378c0_0 {0 0 0};
T_23.14 ;
T_23.13 ;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x561bdd9375e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %vpi_call 2 188 "$fdisplay", v0x561bdd93f350_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x561bdd93e980_0, v0x561bdd9376b0_0, v0x561bdd9377f0_0 {0 0 0};
    %jmp T_23.17;
T_23.16 ;
    %load/vec4 v0x561bdd937510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %vpi_call 2 190 "$fdisplay", v0x561bdd93f350_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x561bdd93e980_0, v0x561bdd9376b0_0, v0x561bdd9378c0_0 {0 0 0};
T_23.18 ;
T_23.17 ;
T_23.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bdd93edb0_0, 0, 1;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x561bdd937bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %load/vec4 v0x561bdd93edb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %load/vec4 v0x561bdd9375e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %vpi_call 2 197 "$fdisplay", v0x561bdd93f350_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x561bdd93e980_0, v0x561bdd9376b0_0, v0x561bdd9377f0_0 {0 0 0};
    %jmp T_23.25;
T_23.24 ;
    %load/vec4 v0x561bdd937510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.26, 8;
    %vpi_call 2 199 "$fdisplay", v0x561bdd93f350_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x561bdd93e980_0, v0x561bdd9376b0_0, v0x561bdd9378c0_0 {0 0 0};
T_23.26 ;
T_23.25 ;
T_23.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bdd93edb0_0, 0, 1;
T_23.20 ;
T_23.9 ;
    %load/vec4 v0x561bdd93e980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bdd93e980_0, 0, 32;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "And.v";
    "Control.v";
    "Register_EXMEM.v";
    "Equal.v";
    "MUX32_4.v";
    "Forwarding_Unit.v";
    "Hazard_Detection.v";
    "Register_IDEX.v";
    "Register_IFID.v";
    "Instruction_Memory.v";
    "Register_MEMWB.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "Shift_Left.v";
    "Sign_Extend.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
