{"Tam Anh Chu": [3.9258919741769205e-06, ["An Efficient Critical Race-Free State Assignment Technique for Asynchronous Finite State Machines", ["Tam Anh Chu", "Narayana Mani", "Clement K. C. Leung"], "https://doi.org/10.1145/157485.157569", "dac", 1993]], "Narayana Mani": [0, ["An Efficient Critical Race-Free State Assignment Technique for Asynchronous Finite State Machines", ["Tam Anh Chu", "Narayana Mani", "Clement K. C. Leung"], "https://doi.org/10.1145/157485.157569", "dac", 1993]], "Clement K. C. Leung": [0, ["An Efficient Critical Race-Free State Assignment Technique for Asynchronous Finite State Machines", ["Tam Anh Chu", "Narayana Mani", "Clement K. C. Leung"], "https://doi.org/10.1145/157485.157569", "dac", 1993]], "Cho W. Moon": [0.019674849696457386, ["Elimination of Dynamic hazards by Factoring", ["Cho W. Moon", "Robert K. Brayton"], "https://doi.org/10.1145/157485.164551", "dac", 1993]], "Robert K. Brayton": [0, ["Elimination of Dynamic hazards by Factoring", ["Cho W. Moon", "Robert K. Brayton"], "https://doi.org/10.1145/157485.164551", "dac", 1993], ["Circuit Delay Models and Their Exact Computation Using Timed Boolean Functions", ["William K. C. Lam", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164625", "dac", 1993], ["Sequential Synthesis for Table Look Up Programmable Gate Arrays", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164681", "dac", 1993], ["On Computing the Transitive Closure of a State Transition Relation", ["Yusuke Matsunaga", "Patrick C. McGeer", "Robert K. Brayton"], "https://doi.org/10.1145/157485.164884", "dac", 1993], ["Delay Fault Coverage and Performance Tradeoffs", ["William K. C. Lam", "Alexander Saldanha", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164970", "dac", 1993], ["A Unified Approach to Language Containment and Fair CTL Model Checking", ["Ramin Hojati", "Thomas R. Shiple", "Robert K. Brayton", "Robert P. Kurshan"], "https://doi.org/10.1145/157485.164985", "dac", 1993], ["Resynthesis of Multi-Phase Pipelines", ["Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164995", "dac", 1993], ["Espresso-Signature: A New Exact Minimizer for Logic Functions", ["Patrick C. McGeer", "Jagesh V. Sanghavi", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.165069", "dac", 1993]], "Regis Leveugle": [0, ["Optimized State Assignment of single fault Tolerant FSMs Based on SEC Codes", ["Regis Leveugle"], "https://doi.org/10.1145/157485.164552", "dac", 1993]], "Alice M. Tokarnia": [0, ["Minimal Shift Counters and Frequency Division", ["Alice M. Tokarnia"], "https://doi.org/10.1145/157485.164554", "dac", 1993]], "Hyunwoo Cho": [0.9994963705539703, ["Algorithms for Approximate FSM Traversal", ["Hyunwoo Cho", "Gary D. Hachtel", "Enrico Macii", "Bernard Plessier", "Fabio Somenzi"], "https://doi.org/10.1145/157485.164555", "dac", 1993]], "Gary D. Hachtel": [0, ["Algorithms for Approximate FSM Traversal", ["Hyunwoo Cho", "Gary D. Hachtel", "Enrico Macii", "Bernard Plessier", "Fabio Somenzi"], "https://doi.org/10.1145/157485.164555", "dac", 1993]], "Enrico Macii": [0, ["Algorithms for Approximate FSM Traversal", ["Hyunwoo Cho", "Gary D. Hachtel", "Enrico Macii", "Bernard Plessier", "Fabio Somenzi"], "https://doi.org/10.1145/157485.164555", "dac", 1993]], "Bernard Plessier": [0, ["Algorithms for Approximate FSM Traversal", ["Hyunwoo Cho", "Gary D. Hachtel", "Enrico Macii", "Bernard Plessier", "Fabio Somenzi"], "https://doi.org/10.1145/157485.164555", "dac", 1993]], "Fabio Somenzi": [0, ["Algorithms for Approximate FSM Traversal", ["Hyunwoo Cho", "Gary D. Hachtel", "Enrico Macii", "Bernard Plessier", "Fabio Somenzi"], "https://doi.org/10.1145/157485.164555", "dac", 1993], ["Minimum Length Synchronizing Sequences of Finite State Machine", ["June-Kyung Rho", "Fabio Somenzi", "Carl Pixley"], "https://doi.org/10.1145/157485.164978", "dac", 1993]], "Miles Ohlrich": [0, ["SubGemini: Identifying SubCircuits using a Fast Subgraph Isomorphism Algorithm", ["Miles Ohlrich", "Carl Ebeling", "Eka Ginting", "Lisa Sather"], "https://doi.org/10.1145/157485.164556", "dac", 1993]], "Carl Ebeling": [0, ["SubGemini: Identifying SubCircuits using a Fast Subgraph Isomorphism Algorithm", ["Miles Ohlrich", "Carl Ebeling", "Eka Ginting", "Lisa Sather"], "https://doi.org/10.1145/157485.164556", "dac", 1993]], "Eka Ginting": [0, ["SubGemini: Identifying SubCircuits using a Fast Subgraph Isomorphism Algorithm", ["Miles Ohlrich", "Carl Ebeling", "Eka Ginting", "Lisa Sather"], "https://doi.org/10.1145/157485.164556", "dac", 1993]], "Lisa Sather": [0, ["SubGemini: Identifying SubCircuits using a Fast Subgraph Isomorphism Algorithm", ["Miles Ohlrich", "Carl Ebeling", "Eka Ginting", "Lisa Sather"], "https://doi.org/10.1145/157485.164556", "dac", 1993]], "Lorenz Ladage": [0, ["Resistance Extraction using a Routing Algorithm", ["Lorenz Ladage", "Rainer Leupers"], "https://doi.org/10.1145/157485.164559", "dac", 1993]], "Rainer Leupers": [0, ["Resistance Extraction using a Routing Algorithm", ["Lorenz Ladage", "Rainer Leupers"], "https://doi.org/10.1145/157485.164559", "dac", 1993]], "Glenn G. Lai": [0, ["HV/VH Trees: A New Spatial Data Structure for Fast Region Queries", ["Glenn G. Lai", "Donald S. Fussell", "D. F. Wong"], "https://doi.org/10.1145/157485.164562", "dac", 1993]], "Donald S. Fussell": [0, ["HV/VH Trees: A New Spatial Data Structure for Fast Region Queries", ["Glenn G. Lai", "Donald S. Fussell", "D. F. Wong"], "https://doi.org/10.1145/157485.164562", "dac", 1993]], "D. F. Wong": [0, ["HV/VH Trees: A New Spatial Data Structure for Fast Region Queries", ["Glenn G. Lai", "Donald S. Fussell", "D. F. Wong"], "https://doi.org/10.1145/157485.164562", "dac", 1993], ["Optimal Clustering for Delay Minimization", ["Rajmohan Rajaraman", "D. F. Wong"], "https://doi.org/10.1145/157485.164907", "dac", 1993]], "Emil F. Girczyc": [0, ["Increasing Design Quality and Engineering Productivity through Design Reuse", ["Emil F. Girczyc", "Steve Carlson"], "https://doi.org/10.1145/157485.164565", "dac", 1993]], "Steve Carlson": [0, ["Increasing Design Quality and Engineering Productivity through Design Reuse", ["Emil F. Girczyc", "Steve Carlson"], "https://doi.org/10.1145/157485.164565", "dac", 1993]], "Edmund M. Clarke": [0, ["Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping", ["Edmund M. Clarke", "Kenneth L. McMillan", "Xudong Zhao", "Masahiro Fujita", "J. Yang"], "https://doi.org/10.1145/157485.164569", "dac", 1993]], "Kenneth L. McMillan": [0, ["Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping", ["Edmund M. Clarke", "Kenneth L. McMillan", "Xudong Zhao", "Masahiro Fujita", "J. Yang"], "https://doi.org/10.1145/157485.164569", "dac", 1993]], "Xudong Zhao": [0, ["Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping", ["Edmund M. Clarke", "Kenneth L. McMillan", "Xudong Zhao", "Masahiro Fujita", "J. Yang"], "https://doi.org/10.1145/157485.164569", "dac", 1993]], "Masahiro Fujita": [0, ["Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping", ["Edmund M. Clarke", "Kenneth L. McMillan", "Xudong Zhao", "Masahiro Fujita", "J. Yang"], "https://doi.org/10.1145/157485.164569", "dac", 1993]], "J. Yang": [50, ["Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping", ["Edmund M. Clarke", "Kenneth L. McMillan", "Xudong Zhao", "Masahiro Fujita", "J. Yang"], "https://doi.org/10.1145/157485.164569", "dac", 1993]], "Polly Siegel": [0, ["Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs", ["Polly Siegel", "Giovanni De Micheli", "David L. Dill"], "https://doi.org/10.1145/157485.164573", "dac", 1993]], "Giovanni De Micheli": [0, ["Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs", ["Polly Siegel", "Giovanni De Micheli", "David L. Dill"], "https://doi.org/10.1145/157485.164573", "dac", 1993], ["Optimization of Combinational Logic Circuits Based on Compatible Gates", ["Maurizio Damiani", "Jerry Chih-Yuan Yang", "Giovanni De Micheli"], "https://doi.org/10.1145/157485.165073", "dac", 1993]], "David L. Dill": [0, ["Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs", ["Polly Siegel", "Giovanni De Micheli", "David L. Dill"], "https://doi.org/10.1145/157485.164573", "dac", 1993], ["Reducing BDD Size by Exploiting Functional Dependencies", ["Alan J. Hu", "David L. Dill"], "https://doi.org/10.1145/157485.164888", "dac", 1993]], "Chi-Ying Tsui": [0, ["Technology Decomposition and Mapping Targeting Low Power Dissipation", ["Chi-Ying Tsui", "Massoud Pedram", "Alvin M. Despain"], "https://doi.org/10.1145/157485.164577", "dac", 1993]], "Massoud Pedram": [0, ["Technology Decomposition and Mapping Targeting Low Power Dissipation", ["Chi-Ying Tsui", "Massoud Pedram", "Alvin M. Despain"], "https://doi.org/10.1145/157485.164577", "dac", 1993], ["Routability-Driven Fanout Optimization", ["Hirendu Vaishnav", "Massoud Pedram"], "https://doi.org/10.1145/157485.164684", "dac", 1993], ["BDD Based Decomposition of Logic Functions with Application to FPGA Synthesis", ["Yung-Te Lai", "Massoud Pedram", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/157485.165078", "dac", 1993]], "Alvin M. Despain": [0, ["Technology Decomposition and Mapping Targeting Low Power Dissipation", ["Chi-Ying Tsui", "Massoud Pedram", "Alvin M. Despain"], "https://doi.org/10.1145/157485.164577", "dac", 1993]], "Vivek Tiwari": [0, ["Technology Mapping for Lower Power", ["Vivek Tiwari", "Pranav Ashar", "Sharad Malik"], "https://doi.org/10.1145/157485.164581", "dac", 1993]], "Pranav Ashar": [0, ["Technology Mapping for Lower Power", ["Vivek Tiwari", "Pranav Ashar", "Sharad Malik"], "https://doi.org/10.1145/157485.164581", "dac", 1993]], "Sharad Malik": [0, ["Technology Mapping for Lower Power", ["Vivek Tiwari", "Pranav Ashar", "Sharad Malik"], "https://doi.org/10.1145/157485.164581", "dac", 1993]], "Irith Pomeranz": [0, ["INCREDYBLE-TG: INCREmental DYnamic test generation based on LEarning", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/157485.164583", "dac", 1993], ["Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits", ["Seiji Kajihara", "Irith Pomeranz", "Kozo Kinoshita", "Sudhakar M. Reddy"], "https://doi.org/10.1145/157485.164617", "dac", 1993], ["NEST: A Non-Enumerative Test Generation Method for Path Delay Faults in Combinational Circuits", ["Irith Pomeranz", "Sudhakar M. Reddy", "Prasanti Uppaluri"], "https://doi.org/10.1145/157485.164967", "dac", 1993]], "Sudhakar M. Reddy": [0, ["INCREDYBLE-TG: INCREmental DYnamic test generation based on LEarning", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/157485.164583", "dac", 1993], ["Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits", ["Seiji Kajihara", "Irith Pomeranz", "Kozo Kinoshita", "Sudhakar M. Reddy"], "https://doi.org/10.1145/157485.164617", "dac", 1993], ["NEST: A Non-Enumerative Test Generation Method for Path Delay Faults in Combinational Circuits", ["Irith Pomeranz", "Sudhakar M. Reddy", "Prasanti Uppaluri"], "https://doi.org/10.1145/157485.164967", "dac", 1993]], "Kwang-Ting Cheng": [0, ["Automatic Functional Test Generation Using the Extended Finite State Machine Model", ["Kwang-Ting Cheng", "A. S. Krishnakumar"], "https://doi.org/10.1145/157485.164585", "dac", 1993]], "A. S. Krishnakumar": [0, ["Automatic Functional Test Generation Using the Extended Finite State Machine Model", ["Kwang-Ting Cheng", "A. S. Krishnakumar"], "https://doi.org/10.1145/157485.164585", "dac", 1993]], "Jean Francois Santucci": [0, ["Speed up of Behavioral A.T.P.G. using a Heuristic Criterion", ["Jean Francois Santucci", "Anne-Lise Courbis", "Norbert Giambiasi"], "https://doi.org/10.1145/157485.164587", "dac", 1993]], "Anne-Lise Courbis": [0, ["Speed up of Behavioral A.T.P.G. using a Heuristic Criterion", ["Jean Francois Santucci", "Anne-Lise Courbis", "Norbert Giambiasi"], "https://doi.org/10.1145/157485.164587", "dac", 1993]], "Norbert Giambiasi": [0, ["Speed up of Behavioral A.T.P.G. using a Heuristic Criterion", ["Jean Francois Santucci", "Anne-Lise Courbis", "Norbert Giambiasi"], "https://doi.org/10.1145/157485.164587", "dac", 1993]], "Akira Motohara": [0, ["A State Traversal Algorithm Using a State Covariance Matrix", ["Akira Motohara", "Toshinori Hosokawa", "Michiaki Muraoka", "Hidetsugu Maekawa", "Kazuhiro Kayashima", "Yasuharu Shimeki", "Seichi Shin"], "https://doi.org/10.1145/157485.164590", "dac", 1993]], "Toshinori Hosokawa": [0, ["A State Traversal Algorithm Using a State Covariance Matrix", ["Akira Motohara", "Toshinori Hosokawa", "Michiaki Muraoka", "Hidetsugu Maekawa", "Kazuhiro Kayashima", "Yasuharu Shimeki", "Seichi Shin"], "https://doi.org/10.1145/157485.164590", "dac", 1993]], "Michiaki Muraoka": [0, ["A State Traversal Algorithm Using a State Covariance Matrix", ["Akira Motohara", "Toshinori Hosokawa", "Michiaki Muraoka", "Hidetsugu Maekawa", "Kazuhiro Kayashima", "Yasuharu Shimeki", "Seichi Shin"], "https://doi.org/10.1145/157485.164590", "dac", 1993]], "Hidetsugu Maekawa": [0, ["A State Traversal Algorithm Using a State Covariance Matrix", ["Akira Motohara", "Toshinori Hosokawa", "Michiaki Muraoka", "Hidetsugu Maekawa", "Kazuhiro Kayashima", "Yasuharu Shimeki", "Seichi Shin"], "https://doi.org/10.1145/157485.164590", "dac", 1993]], "Kazuhiro Kayashima": [0, ["A State Traversal Algorithm Using a State Covariance Matrix", ["Akira Motohara", "Toshinori Hosokawa", "Michiaki Muraoka", "Hidetsugu Maekawa", "Kazuhiro Kayashima", "Yasuharu Shimeki", "Seichi Shin"], "https://doi.org/10.1145/157485.164590", "dac", 1993]], "Yasuharu Shimeki": [0, ["A State Traversal Algorithm Using a State Covariance Matrix", ["Akira Motohara", "Toshinori Hosokawa", "Michiaki Muraoka", "Hidetsugu Maekawa", "Kazuhiro Kayashima", "Yasuharu Shimeki", "Seichi Shin"], "https://doi.org/10.1145/157485.164590", "dac", 1993]], "Seichi Shin": [0.0026426995173096657, ["A State Traversal Algorithm Using a State Covariance Matrix", ["Akira Motohara", "Toshinori Hosokawa", "Michiaki Muraoka", "Hidetsugu Maekawa", "Kazuhiro Kayashima", "Yasuharu Shimeki", "Seichi Shin"], "https://doi.org/10.1145/157485.164590", "dac", 1993]], "Seiji Kajihara": [0, ["Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits", ["Seiji Kajihara", "Irith Pomeranz", "Kozo Kinoshita", "Sudhakar M. Reddy"], "https://doi.org/10.1145/157485.164617", "dac", 1993]], "Kozo Kinoshita": [0, ["Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits", ["Seiji Kajihara", "Irith Pomeranz", "Kozo Kinoshita", "Sudhakar M. Reddy"], "https://doi.org/10.1145/157485.164617", "dac", 1993]], "Prathima Agrawal": [0, ["Sequential Circuit Test Generation on a Distributed System", ["Prathima Agrawal", "Vishwani D. Agrawal", "Joan Villoldo"], "https://doi.org/10.1145/157485.164762", "dac", 1993]], "Vishwani D. Agrawal": [0, ["Sequential Circuit Test Generation on a Distributed System", ["Prathima Agrawal", "Vishwani D. Agrawal", "Joan Villoldo"], "https://doi.org/10.1145/157485.164762", "dac", 1993], ["Design for Testability for Path Delay faults in Sequential Circuits", ["Tapan J. Chakraborty", "Vishwani D. Agrawal", "Michael L. Bushnell"], "https://doi.org/10.1145/157485.164973", "dac", 1993]], "Joan Villoldo": [0, ["Sequential Circuit Test Generation on a Distributed System", ["Prathima Agrawal", "Vishwani D. Agrawal", "Joan Villoldo"], "https://doi.org/10.1145/157485.164762", "dac", 1993]], "Hoon Chang": [0.5669037774205208, ["VIPER: An Efficient Vigorously Sensitizable Path Extractor", ["Hoon Chang", "Jacob A. Abraham"], "https://doi.org/10.1145/157485.158845", "dac", 1993]], "Jacob A. Abraham": [0, ["VIPER: An Efficient Vigorously Sensitizable Path Extractor", ["Hoon Chang", "Jacob A. Abraham"], "https://doi.org/10.1145/157485.158845", "dac", 1993], ["DRAFTS: Discretized Analog Circuit Fault Simulator", ["Naveena Nagi", "Abhijit Chatterjee", "Jacob A. Abraham"], "https://doi.org/10.1145/157485.165008", "dac", 1993], ["Selective Pseudo Scan: Combinational ATPG with Reduced Scan in a Full Custom RISC Microprocessor", ["Gopi Ganapathy", "Jacob A. Abraham"], "https://doi.org/10.1145/157485.165030", "dac", 1993]], "Shiang-Tang Huang": [0, ["A Polynomial-Time Heuristic Approach to Approximate a Solution to the False Path Problem", ["Shiang-Tang Huang", "Tai-Ming Parng", "Jyuo-Min Shyu"], "https://doi.org/10.1145/157485.164622", "dac", 1993]], "Tai-Ming Parng": [0, ["A Polynomial-Time Heuristic Approach to Approximate a Solution to the False Path Problem", ["Shiang-Tang Huang", "Tai-Ming Parng", "Jyuo-Min Shyu"], "https://doi.org/10.1145/157485.164622", "dac", 1993]], "Jyuo-Min Shyu": [0, ["A Polynomial-Time Heuristic Approach to Approximate a Solution to the False Path Problem", ["Shiang-Tang Huang", "Tai-Ming Parng", "Jyuo-Min Shyu"], "https://doi.org/10.1145/157485.164622", "dac", 1993]], "Masamichi Kawarabayashi": [0, ["A Verification Technique for Gated Clock", ["Masamichi Kawarabayashi", "Narendra V. Shenoy", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164624", "dac", 1993]], "Narendra V. Shenoy": [0, ["A Verification Technique for Gated Clock", ["Masamichi Kawarabayashi", "Narendra V. Shenoy", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164624", "dac", 1993], ["Resynthesis of Multi-Phase Pipelines", ["Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164995", "dac", 1993]], "Alberto L. Sangiovanni-Vincentelli": [0, ["A Verification Technique for Gated Clock", ["Masamichi Kawarabayashi", "Narendra V. Shenoy", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164624", "dac", 1993], ["Circuit Delay Models and Their Exact Computation Using Timed Boolean Functions", ["William K. C. Lam", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164625", "dac", 1993], ["Analog System Verification in the Presence of Parasitics Using Behavioral Simulation", ["Edward W. Y. Liu", "Henry C. Chang", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164648", "dac", 1993], ["Sequential Synthesis for Table Look Up Programmable Gate Arrays", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164681", "dac", 1993], ["Delay Fault Coverage and Performance Tradeoffs", ["William K. C. Lam", "Alexander Saldanha", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164970", "dac", 1993], ["Resynthesis of Multi-Phase Pipelines", ["Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164995", "dac", 1993], ["Espresso-Signature: A New Exact Minimizer for Logic Functions", ["Patrick C. McGeer", "Jagesh V. Sanghavi", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.165069", "dac", 1993]], "William K. C. Lam": [0, ["Circuit Delay Models and Their Exact Computation Using Timed Boolean Functions", ["William K. C. Lam", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164625", "dac", 1993], ["Delay Fault Coverage and Performance Tradeoffs", ["William K. C. Lam", "Alexander Saldanha", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164970", "dac", 1993]], "Wen-Ben Jone": [0, ["Timing Optimization By Gate Resizing And Critical Path Identification", ["Wen-Ben Jone", "Chen-Liang Fang"], "https://doi.org/10.1145/157485.164637", "dac", 1993]], "Chen-Liang Fang": [0, ["Timing Optimization By Gate Resizing And Critical Path Identification", ["Wen-Ben Jone", "Chen-Liang Fang"], "https://doi.org/10.1145/157485.164637", "dac", 1993]], "Kurt Keutzer": [0, ["What is the Next Big Productivity Boost for Designers? (Panel Abstract)", ["Kurt Keutzer"], "https://doi.org/10.1145/157485.164639", "dac", 1993]], "Helmut E. Graeb": [0, ["Improved Methods for Worst-Case Analysis and Optimization Incorporating Operating Tolerances", ["Helmut E. Graeb", "Claudia U. Wieser", "Kurt Antreich"], "https://doi.org/10.1145/157485.164641", "dac", 1993]], "Claudia U. Wieser": [0, ["Improved Methods for Worst-Case Analysis and Optimization Incorporating Operating Tolerances", ["Helmut E. Graeb", "Claudia U. Wieser", "Kurt Antreich"], "https://doi.org/10.1145/157485.164641", "dac", 1993]], "Kurt Antreich": [0, ["Improved Methods for Worst-Case Analysis and Optimization Incorporating Operating Tolerances", ["Helmut E. Graeb", "Claudia U. Wieser", "Kurt Antreich"], "https://doi.org/10.1145/157485.164641", "dac", 1993]], "N. S. Nagaraj": [0, ["A New Optimizer for Performance Optimization of Analog Integrated Circuits", ["N. S. Nagaraj"], "https://doi.org/10.1145/157485.164643", "dac", 1993]], "Abhijit Dharchoudhury": [0, ["Performance-Constrained Worst-Case Variability Minimization of VLSI Circuits", ["Abhijit Dharchoudhury", "Sung-Mo Kang"], "https://doi.org/10.1145/157485.164647", "dac", 1993]], "Sung-Mo Kang": [0.8804949820041656, ["Performance-Constrained Worst-Case Variability Minimization of VLSI Circuits", ["Abhijit Dharchoudhury", "Sung-Mo Kang"], "https://doi.org/10.1145/157485.164647", "dac", 1993], ["Fast Approximation of the Transient Response of Lossy Transmision Line Trees", ["Mysore Sriram", "Sung-Mo Kang"], "https://doi.org/10.1145/157485.165093", "dac", 1993]], "Edward W. Y. Liu": [0, ["Analog System Verification in the Presence of Parasitics Using Behavioral Simulation", ["Edward W. Y. Liu", "Henry C. Chang", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164648", "dac", 1993]], "Henry C. Chang": [0.00015148810052778572, ["Analog System Verification in the Presence of Parasitics Using Behavioral Simulation", ["Edward W. Y. Liu", "Henry C. Chang", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164648", "dac", 1993]], "Jonathan Rose": [0, ["Logic Emulation: A Niche or a Future Standard for Design Verification? (Panel Abstract)", ["Jonathan Rose"], "https://doi.org/10.1145/157485.164649", "dac", 1993]], "Satyamurthy Pullela": [0, ["Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization", ["Satyamurthy Pullela", "Noel Menezes", "Lawrence T. Pillage"], "https://doi.org/10.1145/157485.164653", "dac", 1993]], "Noel Menezes": [0, ["Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization", ["Satyamurthy Pullela", "Noel Menezes", "Lawrence T. Pillage"], "https://doi.org/10.1145/157485.164653", "dac", 1993]], "Lawrence T. Pillage": [0, ["Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization", ["Satyamurthy Pullela", "Noel Menezes", "Lawrence T. Pillage"], "https://doi.org/10.1145/157485.164653", "dac", 1993], ["Evaluation of Parts by Mixed-Level DC-Connected Components in Logic Simulation", ["Dah-Cherng Yuan", "Lawrence T. Pillage", "Joseph T. Rahmeh"], "https://doi.org/10.1145/157485.164934", "dac", 1993]], "Andrew Lim": [8.938485951404118e-09, ["Performance Oriented Rectilinear Steiner Trees", ["Andrew Lim", "Siu-Wing Cheng", "Ching-Ting Wu"], "https://doi.org/10.1145/157485.164656", "dac", 1993]], "Siu-Wing Cheng": [0, ["Performance Oriented Rectilinear Steiner Trees", ["Andrew Lim", "Siu-Wing Cheng", "Ching-Ting Wu"], "https://doi.org/10.1145/157485.164656", "dac", 1993]], "Ching-Ting Wu": [8.276199459089639e-08, ["Performance Oriented Rectilinear Steiner Trees", ["Andrew Lim", "Siu-Wing Cheng", "Ching-Ting Wu"], "https://doi.org/10.1145/157485.164656", "dac", 1993]], "Xianlong Hong": [5.6014110683122453e-08, ["Performance-Driven Steiner Tree Algorithm for Global Routing", ["Xianlong Hong", "Tianxiong Xue", "Ernest S. Kuh", "Chung-Kuan Cheng", "Jin Huang"], "https://doi.org/10.1145/157485.164658", "dac", 1993], ["An Efficient Timing-Driven Global Routing Algorithm", ["Jin Huang", "Xianlong Hong", "Chung-Kuan Cheng", "Ernest S. Kuh"], "https://doi.org/10.1145/157485.165063", "dac", 1993]], "Tianxiong Xue": [0, ["Performance-Driven Steiner Tree Algorithm for Global Routing", ["Xianlong Hong", "Tianxiong Xue", "Ernest S. Kuh", "Chung-Kuan Cheng", "Jin Huang"], "https://doi.org/10.1145/157485.164658", "dac", 1993]], "Ernest S. Kuh": [0, ["Performance-Driven Steiner Tree Algorithm for Global Routing", ["Xianlong Hong", "Tianxiong Xue", "Ernest S. Kuh", "Chung-Kuan Cheng", "Jin Huang"], "https://doi.org/10.1145/157485.164658", "dac", 1993], ["An Efficient Timing-Driven Global Routing Algorithm", ["Jin Huang", "Xianlong Hong", "Chung-Kuan Cheng", "Ernest S. Kuh"], "https://doi.org/10.1145/157485.165063", "dac", 1993], ["Quadratic Boolean Programming for Performance-Driven System Partitioning", ["Minshine Shih", "Ernest S. Kuh"], "https://doi.org/10.1145/157485.165121", "dac", 1993]], "Chung-Kuan Cheng": [0, ["Performance-Driven Steiner Tree Algorithm for Global Routing", ["Xianlong Hong", "Tianxiong Xue", "Ernest S. Kuh", "Chung-Kuan Cheng", "Jin Huang"], "https://doi.org/10.1145/157485.164658", "dac", 1993], ["Cell-Based Hierarchical Pitchmatching Compaction Using Minimal LP", ["So-Zen Yao", "Chung-Kuan Cheng", "Debaprosad Dutt", "Surendra Nahar", "Chi-Yuan Lo"], "https://doi.org/10.1145/157485.164947", "dac", 1993], ["Prime: A Timing-Driven Placement Tool using A Piecewise Linear Resistive Network Approach", ["Takeo Hamada", "Chung-Kuan Cheng", "Paul M. Chau"], "https://doi.org/10.1145/157485.165015", "dac", 1993], ["An Efficient Timing-Driven Global Routing Algorithm", ["Jin Huang", "Xianlong Hong", "Chung-Kuan Cheng", "Ernest S. Kuh"], "https://doi.org/10.1145/157485.165063", "dac", 1993]], "Jin Huang": [0, ["Performance-Driven Steiner Tree Algorithm for Global Routing", ["Xianlong Hong", "Tianxiong Xue", "Ernest S. Kuh", "Chung-Kuan Cheng", "Jin Huang"], "https://doi.org/10.1145/157485.164658", "dac", 1993], ["An Efficient Timing-Driven Global Routing Algorithm", ["Jin Huang", "Xianlong Hong", "Chung-Kuan Cheng", "Ernest S. Kuh"], "https://doi.org/10.1145/157485.165063", "dac", 1993]], "Kenneth D. Boese": [0, ["High-Performance Routing Trees With Identified Critical Sinks", ["Kenneth D. Boese", "Andrew B. Kahng", "Gabriel Robins"], "https://doi.org/10.1145/157485.164662", "dac", 1993]], "Andrew B. Kahng": [0, ["High-Performance Routing Trees With Identified Critical Sinks", ["Kenneth D. Boese", "Andrew B. Kahng", "Gabriel Robins"], "https://doi.org/10.1145/157485.164662", "dac", 1993], ["Geometric Embeddings for Faster and Better Multi-Way Netlist Partitioning", ["Charles J. Alpert", "Andrew B. Kahng"], "https://doi.org/10.1145/157485.165115", "dac", 1993]], "Gabriel Robins": [0, ["High-Performance Routing Trees With Identified Critical Sinks", ["Kenneth D. Boese", "Andrew B. Kahng", "Gabriel Robins"], "https://doi.org/10.1145/157485.164662", "dac", 1993]], "Ing-Yi Chen": [0, ["The Sea-of-Wires Array Aynthesis System", ["Ing-Yi Chen", "Geng-Lin Chen", "Fredrick J. Hill", "Sy-Yen Kuo"], "https://doi.org/10.1145/157485.164664", "dac", 1993]], "Geng-Lin Chen": [0, ["The Sea-of-Wires Array Aynthesis System", ["Ing-Yi Chen", "Geng-Lin Chen", "Fredrick J. Hill", "Sy-Yen Kuo"], "https://doi.org/10.1145/157485.164664", "dac", 1993]], "Fredrick J. Hill": [0, ["The Sea-of-Wires Array Aynthesis System", ["Ing-Yi Chen", "Geng-Lin Chen", "Fredrick J. Hill", "Sy-Yen Kuo"], "https://doi.org/10.1145/157485.164664", "dac", 1993]], "Sy-Yen Kuo": [0, ["The Sea-of-Wires Array Aynthesis System", ["Ing-Yi Chen", "Geng-Lin Chen", "Fredrick J. Hill", "Sy-Yen Kuo"], "https://doi.org/10.1145/157485.164664", "dac", 1993]], "Ranga Vemuri": [0, ["Experiences in Functional Validation of a High Level Synthesis System", ["Ranga Vemuri", "Paddy Mamtora", "Praveen Sinha", "Nand Kumar", "Jayanta Roy", "Raghu Vutukuru"], "https://doi.org/10.1145/157485.164667", "dac", 1993], ["Performance Specification Using Attributed Grammars", ["Ram Mandayam", "Ranga Vemuri"], "https://doi.org/10.1145/157485.165085", "dac", 1993]], "Paddy Mamtora": [0, ["Experiences in Functional Validation of a High Level Synthesis System", ["Ranga Vemuri", "Paddy Mamtora", "Praveen Sinha", "Nand Kumar", "Jayanta Roy", "Raghu Vutukuru"], "https://doi.org/10.1145/157485.164667", "dac", 1993]], "Praveen Sinha": [0, ["Experiences in Functional Validation of a High Level Synthesis System", ["Ranga Vemuri", "Paddy Mamtora", "Praveen Sinha", "Nand Kumar", "Jayanta Roy", "Raghu Vutukuru"], "https://doi.org/10.1145/157485.164667", "dac", 1993]], "Nand Kumar": [0, ["Experiences in Functional Validation of a High Level Synthesis System", ["Ranga Vemuri", "Paddy Mamtora", "Praveen Sinha", "Nand Kumar", "Jayanta Roy", "Raghu Vutukuru"], "https://doi.org/10.1145/157485.164667", "dac", 1993]], "Jayanta Roy": [0, ["Experiences in Functional Validation of a High Level Synthesis System", ["Ranga Vemuri", "Paddy Mamtora", "Praveen Sinha", "Nand Kumar", "Jayanta Roy", "Raghu Vutukuru"], "https://doi.org/10.1145/157485.164667", "dac", 1993]], "Raghu Vutukuru": [0, ["Experiences in Functional Validation of a High Level Synthesis System", ["Ranga Vemuri", "Paddy Mamtora", "Praveen Sinha", "Nand Kumar", "Jayanta Roy", "Raghu Vutukuru"], "https://doi.org/10.1145/157485.164667", "dac", 1993]], "Nam Sung Woo": [0.9872660338878632, ["An Efficient Method of Partitioning Circuits for Multiple-FPGA Implementation", ["Nam Sung Woo", "Jaeseok Kim"], "https://doi.org/10.1145/157485.164669", "dac", 1993]], "Jaeseok Kim": [1, ["An Efficient Method of Partitioning Circuits for Multiple-FPGA Implementation", ["Nam Sung Woo", "Jaeseok Kim"], "https://doi.org/10.1145/157485.164669", "dac", 1993]], "Prashant Sawkar": [0, ["Performance Directed Technology Mapping for Look-Up Table Based FPGAs", ["Prashant Sawkar", "Donald E. Thomas"], "https://doi.org/10.1145/157485.164672", "dac", 1993]], "Donald E. Thomas": [0, ["Performance Directed Technology Mapping for Look-Up Table Based FPGAs", ["Prashant Sawkar", "Donald E. Thomas"], "https://doi.org/10.1145/157485.164672", "dac", 1993], ["Synthesis of Pipelined Instruction Set Processors", ["Richard J. Cloutier", "Donald E. Thomas"], "https://doi.org/10.1145/157485.165053", "dac", 1993]], "Jason Cong": [0, ["On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping", ["Jason Cong", "Yuzheng Ding"], "https://doi.org/10.1145/157485.164675", "dac", 1993], ["An Efficient Multilayer MCM Router Based on Four-Via Routing", ["Kei-Yong Khoo", "Jason Cong"], "https://doi.org/10.1145/157485.165059", "dac", 1993], ["Performance-Driven Interconnect Design Based on Distributed RC Delay Model", ["Jason Cong", "Kwok-Shing Leung", "Dian Zhou"], "https://doi.org/10.1145/157485.165065", "dac", 1993], ["A Parallel Bottom-Up Clustering Algorithm with Applications to Circuit Partitioning in VLSI Design", ["Jason Cong", "MLissa Smith"], "https://doi.org/10.1145/157485.165119", "dac", 1993]], "Yuzheng Ding": [0, ["On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping", ["Jason Cong", "Yuzheng Ding"], "https://doi.org/10.1145/157485.164675", "dac", 1993]], "Mahesh Mehendale": [0, ["MIM: Logic Module Independent Technology Mapping for Design and Evaluation of Antifuse-based FPGAs", ["Mahesh Mehendale"], "https://doi.org/10.1145/157485.164678", "dac", 1993]], "Rajeev Murgai": [0, ["Sequential Synthesis for Table Look Up Programmable Gate Arrays", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164681", "dac", 1993]], "Hirendu Vaishnav": [0, ["Routability-Driven Fanout Optimization", ["Hirendu Vaishnav", "Massoud Pedram"], "https://doi.org/10.1145/157485.164684", "dac", 1993]], "Vivek Chickermane": [0, ["Non-Scan Design-for-Testability Techniques for Sequential Circuits", ["Vivek Chickermane", "Elizabeth M. Rudnick", "Prithviraj Banerjee", "Janak H. Patel"], "https://doi.org/10.1145/157485.164686", "dac", 1993]], "Elizabeth M. Rudnick": [0, ["Non-Scan Design-for-Testability Techniques for Sequential Circuits", ["Vivek Chickermane", "Elizabeth M. Rudnick", "Prithviraj Banerjee", "Janak H. Patel"], "https://doi.org/10.1145/157485.164686", "dac", 1993]], "Prithviraj Banerjee": [0, ["Non-Scan Design-for-Testability Techniques for Sequential Circuits", ["Vivek Chickermane", "Elizabeth M. Rudnick", "Prithviraj Banerjee", "Janak H. Patel"], "https://doi.org/10.1145/157485.164686", "dac", 1993]], "Janak H. Patel": [0, ["Non-Scan Design-for-Testability Techniques for Sequential Circuits", ["Vivek Chickermane", "Elizabeth M. Rudnick", "Prithviraj Banerjee", "Janak H. Patel"], "https://doi.org/10.1145/157485.164686", "dac", 1993]], "Rajagopalan Srinivasan": [0, ["An Efficient Partitioning Strategy for Pseudo-Exhaustive Testing", ["Rajagopalan Srinivasan", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/157485.164880", "dac", 1993]], "Sandeep K. Gupta": [0, ["An Efficient Partitioning Strategy for Pseudo-Exhaustive Testing", ["Rajagopalan Srinivasan", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/157485.164880", "dac", 1993]], "Melvin A. Breuer": [0, ["An Efficient Partitioning Strategy for Pseudo-Exhaustive Testing", ["Rajagopalan Srinivasan", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/157485.164880", "dac", 1993]], "Dimitrios Kagaris": [0, ["Partial Scan with Retiming", ["Dimitrios Kagaris", "Spyros Tragoudas"], "https://doi.org/10.1145/157485.164881", "dac", 1993]], "Spyros Tragoudas": [0, ["Partial Scan with Retiming", ["Dimitrios Kagaris", "Spyros Tragoudas"], "https://doi.org/10.1145/157485.164881", "dac", 1993]], "Prashant S. Parikh": [0, ["A Cost-Based Approach to Partial Scan", ["Prashant S. Parikh", "Miron Abramovici"], "https://doi.org/10.1145/157485.164882", "dac", 1993]], "Miron Abramovici": [0, ["A Cost-Based Approach to Partial Scan", ["Prashant S. Parikh", "Miron Abramovici"], "https://doi.org/10.1145/157485.164882", "dac", 1993]], "Yusuke Matsunaga": [0, ["On Computing the Transitive Closure of a State Transition Relation", ["Yusuke Matsunaga", "Patrick C. McGeer", "Robert K. Brayton"], "https://doi.org/10.1145/157485.164884", "dac", 1993]], "Patrick C. McGeer": [0, ["On Computing the Transitive Closure of a State Transition Relation", ["Yusuke Matsunaga", "Patrick C. McGeer", "Robert K. Brayton"], "https://doi.org/10.1145/157485.164884", "dac", 1993], ["Espresso-Signature: A New Exact Minimizer for Logic Functions", ["Patrick C. McGeer", "Jagesh V. Sanghavi", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.165069", "dac", 1993]], "Alan J. Hu": [0, ["Reducing BDD Size by Exploiting Functional Dependencies", ["Alan J. Hu", "David L. Dill"], "https://doi.org/10.1145/157485.164888", "dac", 1993]], "Shin-ichi Minato": [0, ["Zero-Suppressed BDDs for Set Manipulation in Combinatorial Problems", ["Shin-ichi Minato"], "https://doi.org/10.1145/157485.164890", "dac", 1993]], "Rachel Y. W. Lau": [0, ["Information Modelling of EDIF", ["Rachel Y. W. Lau", "Hilary J. Kahn"], "https://doi.org/10.1145/157485.164892", "dac", 1993]], "Hilary J. Kahn": [0, ["Information Modelling of EDIF", ["Rachel Y. W. Lau", "Hilary J. Kahn"], "https://doi.org/10.1145/157485.164892", "dac", 1993], ["An Information Model of Time", ["Cristian A. Giumale", "Hilary J. Kahn"], "https://doi.org/10.1145/157485.165087", "dac", 1993]], "Stephen R. Pollock": [0, ["Life Expectancy of Standards (Panel Abstract)", ["Stephen R. Pollock"], "https://doi.org/10.1145/157485.164893", "dac", 1993]], "Mehrdad Nourani": [0, ["A Layout Estimation Algorithm for RTL Datapaths", ["Mehrdad Nourani", "Christos A. Papachristou"], "https://doi.org/10.1145/157485.164895", "dac", 1993], ["An Approach for Redesigning in Data Path Synthesis", ["Christos A. Papachristou", "Haidar Harmanani", "Mehrdad Nourani"], "https://doi.org/10.1145/157485.164958", "dac", 1993]], "Christos A. Papachristou": [0, ["A Layout Estimation Algorithm for RTL Datapaths", ["Mehrdad Nourani", "Christos A. Papachristou"], "https://doi.org/10.1145/157485.164895", "dac", 1993], ["An Approach for Redesigning in Data Path Synthesis", ["Christos A. Papachristou", "Haidar Harmanani", "Mehrdad Nourani"], "https://doi.org/10.1145/157485.164958", "dac", 1993]], "Tien-Chien Lee": [5.51272829468763e-11, ["Behavioral Synthesis of Highly Testable Data Paths under the Non-Scan and Partial Scan Environments", ["Tien-Chien Lee", "Niraj K. Jha", "Wayne H. Wolf"], "https://doi.org/10.1145/157485.164897", "dac", 1993]], "Niraj K. Jha": [0, ["Behavioral Synthesis of Highly Testable Data Paths under the Non-Scan and Partial Scan Environments", ["Tien-Chien Lee", "Niraj K. Jha", "Wayne H. Wolf"], "https://doi.org/10.1145/157485.164897", "dac", 1993]], "Wayne H. Wolf": [0, ["Behavioral Synthesis of Highly Testable Data Paths under the Non-Scan and Partial Scan Environments", ["Tien-Chien Lee", "Niraj K. Jha", "Wayne H. Wolf"], "https://doi.org/10.1145/157485.164897", "dac", 1993], ["Embedded Systems and Hardware-Software Co-Design: Panacea or Pandora's Box? (Panel Abstract)", ["Wayne H. Wolf"], "https://doi.org/10.1145/157485.164905", "dac", 1993]], "Taewhan Kim": [1, ["Utilization of Multiport Memories in Data Path Synthesis", ["Taewhan Kim", "C. L. Liu"], "https://doi.org/10.1145/157485.164900", "dac", 1993]], "C. L. Liu": [0, ["Utilization of Multiport Memories in Data Path Synthesis", ["Taewhan Kim", "C. L. Liu"], "https://doi.org/10.1145/157485.164900", "dac", 1993], ["Optimal Graph Constraint Reduction for Symbolic Layout Compaction", ["Peichen Pan", "Sai-keung Dong", "C. L. Liu"], "https://doi.org/10.1145/157485.164950", "dac", 1993]], "Debabrata Ghosh": [0, ["Architectural Synthesis of Performance-Driven Multipliers with Accumulator Interleaving", ["Debabrata Ghosh", "S. K. Nandy", "P. Sadayappan", "K. Parthasarathy"], "https://doi.org/10.1145/157485.164902", "dac", 1993]], "S. K. Nandy": [0, ["Architectural Synthesis of Performance-Driven Multipliers with Accumulator Interleaving", ["Debabrata Ghosh", "S. K. Nandy", "P. Sadayappan", "K. Parthasarathy"], "https://doi.org/10.1145/157485.164902", "dac", 1993]], "P. Sadayappan": [0, ["Architectural Synthesis of Performance-Driven Multipliers with Accumulator Interleaving", ["Debabrata Ghosh", "S. K. Nandy", "P. Sadayappan", "K. Parthasarathy"], "https://doi.org/10.1145/157485.164902", "dac", 1993]], "K. Parthasarathy": [0, ["Architectural Synthesis of Performance-Driven Multipliers with Accumulator Interleaving", ["Debabrata Ghosh", "S. K. Nandy", "P. Sadayappan", "K. Parthasarathy"], "https://doi.org/10.1145/157485.164902", "dac", 1993]], "Rajmohan Rajaraman": [0, ["Optimal Clustering for Delay Minimization", ["Rajmohan Rajaraman", "D. F. Wong"], "https://doi.org/10.1145/157485.164907", "dac", 1993]], "Roman Kuznar": [0, ["Cost Minimization of Partitions into Multiple Devices", ["Roman Kuznar", "Franc Brglez", "Krzysztof Kozminski"], "https://doi.org/10.1145/157485.164910", "dac", 1993]], "Franc Brglez": [0, ["Cost Minimization of Partitions into Multiple Devices", ["Roman Kuznar", "Franc Brglez", "Krzysztof Kozminski"], "https://doi.org/10.1145/157485.164910", "dac", 1993]], "Krzysztof Kozminski": [0, ["Cost Minimization of Partitions into Multiple Devices", ["Roman Kuznar", "Franc Brglez", "Krzysztof Kozminski"], "https://doi.org/10.1145/157485.164910", "dac", 1993]], "Sudip Nag": [0, ["Iterative Wirability and Performance Improvement for FPGAs", ["Sudip Nag", "Kaushik Roy"], "https://doi.org/10.1145/157485.164913", "dac", 1993]], "Kaushik Roy": [0, ["Iterative Wirability and Performance Improvement for FPGAs", ["Sudip Nag", "Kaushik Roy"], "https://doi.org/10.1145/157485.164913", "dac", 1993]], "Pak K. Chan": [0, ["On Routability Prediction for Field-Programmable Gate Arrays", ["Pak K. Chan", "Martine D. F. Schlag", "Jason Y. Zien"], "https://doi.org/10.1145/157485.164915", "dac", 1993], ["Spectral K-Way Ratio-Cut Partitioning and Clustering", ["Pak K. Chan", "Martine D. F. Schlag", "Jason Y. Zien"], "https://doi.org/10.1145/157485.165117", "dac", 1993]], "Martine D. F. Schlag": [0, ["On Routability Prediction for Field-Programmable Gate Arrays", ["Pak K. Chan", "Martine D. F. Schlag", "Jason Y. Zien"], "https://doi.org/10.1145/157485.164915", "dac", 1993], ["Spectral K-Way Ratio-Cut Partitioning and Clustering", ["Pak K. Chan", "Martine D. F. Schlag", "Jason Y. Zien"], "https://doi.org/10.1145/157485.165117", "dac", 1993]], "Jason Y. Zien": [0, ["On Routability Prediction for Field-Programmable Gate Arrays", ["Pak K. Chan", "Martine D. F. Schlag", "Jason Y. Zien"], "https://doi.org/10.1145/157485.164915", "dac", 1993], ["Spectral K-Way Ratio-Cut Partitioning and Clustering", ["Pak K. Chan", "Martine D. F. Schlag", "Jason Y. Zien"], "https://doi.org/10.1145/157485.165117", "dac", 1993]], "Ralph D. Nurnberger": [0, ["The Clinton/Gore Technology Policies", ["Ralph D. Nurnberger"], "https://doi.org/10.1145/157485.164918", "dac", 1993]], "Haigeng Wang": [3.0305013751785737e-05, ["High-Level Synthesis of Scalable Architectures for IIR Filters using Multichip Modules", ["Haigeng Wang", "Nikil D. Dutt", "Alexandru Nicolau", "Kai-Yeung Siu"], "https://doi.org/10.1145/157485.164920", "dac", 1993]], "Nikil D. Dutt": [0, ["High-Level Synthesis of Scalable Architectures for IIR Filters using Multichip Modules", ["Haigeng Wang", "Nikil D. Dutt", "Alexandru Nicolau", "Kai-Yeung Siu"], "https://doi.org/10.1145/157485.164920", "dac", 1993]], "Alexandru Nicolau": [0, ["High-Level Synthesis of Scalable Architectures for IIR Filters using Multichip Modules", ["Haigeng Wang", "Nikil D. Dutt", "Alexandru Nicolau", "Kai-Yeung Siu"], "https://doi.org/10.1145/157485.164920", "dac", 1993]], "Kai-Yeung Siu": [0, ["High-Level Synthesis of Scalable Architectures for IIR Filters using Multichip Modules", ["Haigeng Wang", "Nikil D. Dutt", "Alexandru Nicolau", "Kai-Yeung Siu"], "https://doi.org/10.1145/157485.164920", "dac", 1993]], "Abhijit Chatterjee": [0, ["An Architectural Transformation Program for Optimization of Digital Systems by Multi-Level Decomposition", ["Abhijit Chatterjee", "Rabindra K. Roy"], "https://doi.org/10.1145/157485.164923", "dac", 1993], ["DRAFTS: Discretized Analog Circuit Fault Simulator", ["Naveena Nagi", "Abhijit Chatterjee", "Jacob A. Abraham"], "https://doi.org/10.1145/157485.165008", "dac", 1993]], "Rabindra K. Roy": [0, ["An Architectural Transformation Program for Optimization of Digital Systems by Multi-Level Decomposition", ["Abhijit Chatterjee", "Rabindra K. Roy"], "https://doi.org/10.1145/157485.164923", "dac", 1993]], "Alok Sharma": [0, ["InSyn: Integrated Scheduling for DSP Applications", ["Alok Sharma", "Rajiv Jain"], "https://doi.org/10.1145/157485.164926", "dac", 1993], ["Estimating Architectural Resources and Performance for High-Level Synthesis Applications", ["Alok Sharma", "Rajiv Jain"], "https://doi.org/10.1145/157485.164929", "dac", 1993]], "Rajiv Jain": [0, ["InSyn: Integrated Scheduling for DSP Applications", ["Alok Sharma", "Rajiv Jain"], "https://doi.org/10.1145/157485.164926", "dac", 1993], ["Estimating Architectural Resources and Performance for High-Level Synthesis Applications", ["Alok Sharma", "Rajiv Jain"], "https://doi.org/10.1145/157485.164929", "dac", 1993]], "Bradley S. Carlson": [0, ["Performance Enhancement of CMOS VLSI Circuits by Transistor Reordering", ["Bradley S. Carlson", "C. Y. Roger Chen"], "https://doi.org/10.1145/157485.164931", "dac", 1993]], "C. Y. Roger Chen": [0, ["Performance Enhancement of CMOS VLSI Circuits by Transistor Reordering", ["Bradley S. Carlson", "C. Y. Roger Chen"], "https://doi.org/10.1145/157485.164931", "dac", 1993]], "Dah-Cherng Yuan": [0, ["Evaluation of Parts by Mixed-Level DC-Connected Components in Logic Simulation", ["Dah-Cherng Yuan", "Lawrence T. Pillage", "Joseph T. Rahmeh"], "https://doi.org/10.1145/157485.164934", "dac", 1993]], "Joseph T. Rahmeh": [0, ["Evaluation of Parts by Mixed-Level DC-Connected Components in Logic Simulation", ["Dah-Cherng Yuan", "Lawrence T. Pillage", "Joseph T. Rahmeh"], "https://doi.org/10.1145/157485.164934", "dac", 1993]], "Benoit A. Gennart": [0, ["Comparative Design Validation Based on Event Pattern Mappings", ["Benoit A. Gennart"], "https://doi.org/10.1145/157485.164936", "dac", 1993]], "Georgios I. Stamoulis": [0, ["Improved Techniques for Probabilistic Simulation Including Signal Correlation Effects", ["Georgios I. Stamoulis", "Ibrahim N. Hajj"], "https://doi.org/10.1145/157485.164939", "dac", 1993]], "Ibrahim N. Hajj": [0, ["Improved Techniques for Probabilistic Simulation Including Signal Correlation Effects", ["Georgios I. Stamoulis", "Ibrahim N. Hajj"], "https://doi.org/10.1145/157485.164939", "dac", 1993], ["Resolving Signal Correlations for Estimating Maximum Currents in CMOS Combinational Circuits", ["Harish Kriplani", "Farid N. Najm", "Ping Yang", "Ibrahim N. Hajj"], "https://doi.org/10.1145/157485.164941", "dac", 1993], ["Diagnosis and Correction of Logic Design Errors in Digital Circuits", ["Pi-Yu Chung", "Yi-Min Wang", "Ibrahim N. Hajj"], "https://doi.org/10.1145/157485.165003", "dac", 1993]], "Harish Kriplani": [0, ["Resolving Signal Correlations for Estimating Maximum Currents in CMOS Combinational Circuits", ["Harish Kriplani", "Farid N. Najm", "Ping Yang", "Ibrahim N. Hajj"], "https://doi.org/10.1145/157485.164941", "dac", 1993]], "Farid N. Najm": [0, ["Resolving Signal Correlations for Estimating Maximum Currents in CMOS Combinational Circuits", ["Harish Kriplani", "Farid N. Najm", "Ping Yang", "Ibrahim N. Hajj"], "https://doi.org/10.1145/157485.164941", "dac", 1993]], "Ping Yang": [4.002356581622735e-05, ["Resolving Signal Correlations for Estimating Maximum Currents in CMOS Combinational Circuits", ["Harish Kriplani", "Farid N. Najm", "Ping Yang", "Ibrahim N. Hajj"], "https://doi.org/10.1145/157485.164941", "dac", 1993]], "Cyrus Bamji": [0, ["MSTC: A Method for Identifying Overconstraints during Hierarchical Compaction", ["Cyrus Bamji", "Ravi Varadarajan"], "https://doi.org/10.1145/157485.164944", "dac", 1993]], "Ravi Varadarajan": [0, ["MSTC: A Method for Identifying Overconstraints during Hierarchical Compaction", ["Cyrus Bamji", "Ravi Varadarajan"], "https://doi.org/10.1145/157485.164944", "dac", 1993]], "So-Zen Yao": [0, ["Cell-Based Hierarchical Pitchmatching Compaction Using Minimal LP", ["So-Zen Yao", "Chung-Kuan Cheng", "Debaprosad Dutt", "Surendra Nahar", "Chi-Yuan Lo"], "https://doi.org/10.1145/157485.164947", "dac", 1993]], "Debaprosad Dutt": [0, ["Cell-Based Hierarchical Pitchmatching Compaction Using Minimal LP", ["So-Zen Yao", "Chung-Kuan Cheng", "Debaprosad Dutt", "Surendra Nahar", "Chi-Yuan Lo"], "https://doi.org/10.1145/157485.164947", "dac", 1993]], "Surendra Nahar": [0, ["Cell-Based Hierarchical Pitchmatching Compaction Using Minimal LP", ["So-Zen Yao", "Chung-Kuan Cheng", "Debaprosad Dutt", "Surendra Nahar", "Chi-Yuan Lo"], "https://doi.org/10.1145/157485.164947", "dac", 1993]], "Chi-Yuan Lo": [0, ["Cell-Based Hierarchical Pitchmatching Compaction Using Minimal LP", ["So-Zen Yao", "Chung-Kuan Cheng", "Debaprosad Dutt", "Surendra Nahar", "Chi-Yuan Lo"], "https://doi.org/10.1145/157485.164947", "dac", 1993]], "Peichen Pan": [0, ["Optimal Graph Constraint Reduction for Symbolic Layout Compaction", ["Peichen Pan", "Sai-keung Dong", "C. L. Liu"], "https://doi.org/10.1145/157485.164950", "dac", 1993]], "Sai-keung Dong": [1.9592679905144905e-06, ["Optimal Graph Constraint Reduction for Symbolic Layout Compaction", ["Peichen Pan", "Sai-keung Dong", "C. L. Liu"], "https://doi.org/10.1145/157485.164950", "dac", 1993]], "Joseph Dao": [0, ["A Compaction Method for Full Chip VLSI Layouts", ["Joseph Dao", "Nobu Matsumoto", "Tsuneo Hamai", "Chusei Ogawa", "Shojiro Mori"], "https://doi.org/10.1145/157485.164953", "dac", 1993]], "Nobu Matsumoto": [0, ["A Compaction Method for Full Chip VLSI Layouts", ["Joseph Dao", "Nobu Matsumoto", "Tsuneo Hamai", "Chusei Ogawa", "Shojiro Mori"], "https://doi.org/10.1145/157485.164953", "dac", 1993]], "Tsuneo Hamai": [0, ["A Compaction Method for Full Chip VLSI Layouts", ["Joseph Dao", "Nobu Matsumoto", "Tsuneo Hamai", "Chusei Ogawa", "Shojiro Mori"], "https://doi.org/10.1145/157485.164953", "dac", 1993]], "Chusei Ogawa": [0, ["A Compaction Method for Full Chip VLSI Layouts", ["Joseph Dao", "Nobu Matsumoto", "Tsuneo Hamai", "Chusei Ogawa", "Shojiro Mori"], "https://doi.org/10.1145/157485.164953", "dac", 1993]], "Shojiro Mori": [0, ["A Compaction Method for Full Chip VLSI Layouts", ["Joseph Dao", "Nobu Matsumoto", "Tsuneo Hamai", "Chusei Ogawa", "Shojiro Mori"], "https://doi.org/10.1145/157485.164953", "dac", 1993]], "Viraphol Chaiyakul": [0, ["High-Level Transformations for Minimizing Syntactic Variances", ["Viraphol Chaiyakul", "Daniel Gajski", "Loganath Ramachandran"], "https://doi.org/10.1145/157485.164956", "dac", 1993]], "Daniel Gajski": [0, ["High-Level Transformations for Minimizing Syntactic Variances", ["Viraphol Chaiyakul", "Daniel Gajski", "Loganath Ramachandran"], "https://doi.org/10.1145/157485.164956", "dac", 1993]], "Loganath Ramachandran": [0, ["High-Level Transformations for Minimizing Syntactic Variances", ["Viraphol Chaiyakul", "Daniel Gajski", "Loganath Ramachandran"], "https://doi.org/10.1145/157485.164956", "dac", 1993]], "Haidar Harmanani": [0, ["An Approach for Redesigning in Data Path Synthesis", ["Christos A. Papachristou", "Haidar Harmanani", "Mehrdad Nourani"], "https://doi.org/10.1145/157485.164958", "dac", 1993]], "Andrew Seawright": [0, ["High-Level Symbolic Construction Technique for High Performance Sequential Synthesis", ["Andrew Seawright", "Forrest Brewer"], "https://doi.org/10.1145/157485.164961", "dac", 1993]], "Forrest Brewer": [0, ["High-Level Symbolic Construction Technique for High Performance Sequential Synthesis", ["Andrew Seawright", "Forrest Brewer"], "https://doi.org/10.1145/157485.164961", "dac", 1993]], "Ramesh Karri": [0, ["High-Level Synthesis of Fault-Secure Microarchitectures", ["Ramesh Karri", "Alex Orailoglu"], "https://doi.org/10.1145/157485.164963", "dac", 1993]], "Alex Orailoglu": [0, ["High-Level Synthesis of Fault-Secure Microarchitectures", ["Ramesh Karri", "Alex Orailoglu"], "https://doi.org/10.1145/157485.164963", "dac", 1993]], "Manjote S. Haworth": [0, ["Towards Optimal System-Level Design", ["Manjote S. Haworth", "William P. Birmingham"], "https://doi.org/10.1145/157485.164965", "dac", 1993]], "William P. Birmingham": [0, ["Towards Optimal System-Level Design", ["Manjote S. Haworth", "William P. Birmingham"], "https://doi.org/10.1145/157485.164965", "dac", 1993]], "Prasanti Uppaluri": [0, ["NEST: A Non-Enumerative Test Generation Method for Path Delay Faults in Combinational Circuits", ["Irith Pomeranz", "Sudhakar M. Reddy", "Prasanti Uppaluri"], "https://doi.org/10.1145/157485.164967", "dac", 1993]], "Alexander Saldanha": [0, ["Delay Fault Coverage and Performance Tradeoffs", ["William K. C. Lam", "Alexander Saldanha", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164970", "dac", 1993]], "Tapan J. Chakraborty": [0, ["Design for Testability for Path Delay faults in Sequential Circuits", ["Tapan J. Chakraborty", "Vishwani D. Agrawal", "Michael L. Bushnell"], "https://doi.org/10.1145/157485.164973", "dac", 1993]], "Michael L. Bushnell": [0, ["Design for Testability for Path Delay faults in Sequential Circuits", ["Tapan J. Chakraborty", "Vishwani D. Agrawal", "Michael L. Bushnell"], "https://doi.org/10.1145/157485.164973", "dac", 1993]], "Brian Chess": [0, ["Bridge Fault simulation strategies for CMOS integrated Circuits", ["Brian Chess", "Tracy Larrabee"], "https://doi.org/10.1145/157485.164976", "dac", 1993]], "Tracy Larrabee": [0, ["Bridge Fault simulation strategies for CMOS integrated Circuits", ["Brian Chess", "Tracy Larrabee"], "https://doi.org/10.1145/157485.164976", "dac", 1993]], "June-Kyung Rho": [0.9970393776893616, ["Minimum Length Synchronizing Sequences of Finite State Machine", ["June-Kyung Rho", "Fabio Somenzi", "Carl Pixley"], "https://doi.org/10.1145/157485.164978", "dac", 1993]], "Carl Pixley": [0, ["Minimum Length Synchronizing Sequences of Finite State Machine", ["June-Kyung Rho", "Fabio Somenzi", "Carl Pixley"], "https://doi.org/10.1145/157485.164978", "dac", 1993]], "Jeffrey J. Joyce": [0, ["Linking BDD-Based Symbolic Evaluation to Interactive Theorem-Proving", ["Jeffrey J. Joyce", "Carl-Johan H. Seger"], "https://doi.org/10.1145/157485.164981", "dac", 1993]], "Carl-Johan H. Seger": [0, ["Linking BDD-Based Symbolic Evaluation to Interactive Theorem-Proving", ["Jeffrey J. Joyce", "Carl-Johan H. Seger"], "https://doi.org/10.1145/157485.164981", "dac", 1993]], "Ramin Hojati": [0, ["A Unified Approach to Language Containment and Fair CTL Model Checking", ["Ramin Hojati", "Thomas R. Shiple", "Robert K. Brayton", "Robert P. Kurshan"], "https://doi.org/10.1145/157485.164985", "dac", 1993]], "Thomas R. Shiple": [0, ["A Unified Approach to Language Containment and Fair CTL Model Checking", ["Ramin Hojati", "Thomas R. Shiple", "Robert K. Brayton", "Robert P. Kurshan"], "https://doi.org/10.1145/157485.164985", "dac", 1993]], "Robert P. Kurshan": [0, ["A Unified Approach to Language Containment and Fair CTL Model Checking", ["Ramin Hojati", "Thomas R. Shiple", "Robert K. Brayton", "Robert P. Kurshan"], "https://doi.org/10.1145/157485.164985", "dac", 1993]], "William S. Johnson": [0, ["Are EDA Platform Preferences About to Shift? (Panel Abstract)", ["William S. Johnson"], "https://doi.org/10.1145/157485.164988", "dac", 1993]], "Srimat T. Chakradhar": [0, ["Sequential Circuit Delay optimization Using Global Path Delays", ["Srimat T. Chakradhar", "Sujit Dey", "Miodrag Potkonjak", "Steven G. Rothweiler"], "https://doi.org/10.1145/157485.164991", "dac", 1993]], "Sujit Dey": [0, ["Sequential Circuit Delay optimization Using Global Path Delays", ["Srimat T. Chakradhar", "Sujit Dey", "Miodrag Potkonjak", "Steven G. Rothweiler"], "https://doi.org/10.1145/157485.164991", "dac", 1993], ["Critical Path Minimization Using Retiming and Algebraic Speed-Up", ["Zia Iqbal", "Miodrag Potkonjak", "Sujit Dey", "Alice C. Parker"], "https://doi.org/10.1145/157485.165046", "dac", 1993]], "Miodrag Potkonjak": [0, ["Sequential Circuit Delay optimization Using Global Path Delays", ["Srimat T. Chakradhar", "Sujit Dey", "Miodrag Potkonjak", "Steven G. Rothweiler"], "https://doi.org/10.1145/157485.164991", "dac", 1993], ["Critical Path Minimization Using Retiming and Algebraic Speed-Up", ["Zia Iqbal", "Miodrag Potkonjak", "Sujit Dey", "Alice C. Parker"], "https://doi.org/10.1145/157485.165046", "dac", 1993]], "Steven G. Rothweiler": [0, ["Sequential Circuit Delay optimization Using Global Path Delays", ["Srimat T. Chakradhar", "Sujit Dey", "Miodrag Potkonjak", "Steven G. Rothweiler"], "https://doi.org/10.1145/157485.164991", "dac", 1993]], "Marios C. Papaefthymiou": [0, ["TIM: A Timing Package for Two-Phase, Level-Clocked Circuitry", ["Marios C. Papaefthymiou", "Keith H. Randall"], "https://doi.org/10.1145/157485.164998", "dac", 1993]], "Keith H. Randall": [0, ["TIM: A Timing Package for Two-Phase, Level-Clocked Circuitry", ["Marios C. Papaefthymiou", "Keith H. Randall"], "https://doi.org/10.1145/157485.164998", "dac", 1993]], "Pi-Yu Chung": [0.04389400128275156, ["Diagnosis and Correction of Logic Design Errors in Digital Circuits", ["Pi-Yu Chung", "Yi-Min Wang", "Ibrahim N. Hajj"], "https://doi.org/10.1145/157485.165003", "dac", 1993]], "Yi-Min Wang": [0.0016446151421405375, ["Diagnosis and Correction of Logic Design Errors in Digital Circuits", ["Pi-Yu Chung", "Yi-Min Wang", "Ibrahim N. Hajj"], "https://doi.org/10.1145/157485.165003", "dac", 1993]], "Naveena Nagi": [0, ["DRAFTS: Discretized Analog Circuit Fault Simulator", ["Naveena Nagi", "Abhijit Chatterjee", "Jacob A. Abraham"], "https://doi.org/10.1145/157485.165008", "dac", 1993]], "Wolfgang Meyer": [0, ["Fast Hierarchical Multi-Level Fault Simulation of Sequential Circuits with Switch-Level Accuracy", ["Wolfgang Meyer", "Raul Camposano"], "https://doi.org/10.1145/157485.165011", "dac", 1993]], "Raul Camposano": [0, ["Fast Hierarchical Multi-Level Fault Simulation of Sequential Circuits with Switch-Level Accuracy", ["Wolfgang Meyer", "Raul Camposano"], "https://doi.org/10.1145/157485.165011", "dac", 1993]], "Sreejit Chakravarty": [0, ["An Algorithm for Diagnosing Two-Line Bridging Faults in Combinational Circuits", ["Sreejit Chakravarty", "Yiming Gong"], "https://doi.org/10.1145/157485.165012", "dac", 1993]], "Yiming Gong": [0, ["An Algorithm for Diagnosing Two-Line Bridging Faults in Combinational Circuits", ["Sreejit Chakravarty", "Yiming Gong"], "https://doi.org/10.1145/157485.165012", "dac", 1993]], "Tsu-Chang Lee": [2.5719739937812847e-06, ["A Bounded 2D Contour Searching Algorithm for Floorplan Design with Arbitrarily Shaped Rectilinear and Soft Modules", ["Tsu-Chang Lee"], "https://doi.org/10.1145/157485.165014", "dac", 1993]], "Takeo Hamada": [0, ["Prime: A Timing-Driven Placement Tool using A Piecewise Linear Resistive Network Approach", ["Takeo Hamada", "Chung-Kuan Cheng", "Paul M. Chau"], "https://doi.org/10.1145/157485.165015", "dac", 1993]], "Paul M. Chau": [0, ["Prime: A Timing-Driven Placement Tool using A Piecewise Linear Resistive Network Approach", ["Takeo Hamada", "Chung-Kuan Cheng", "Paul M. Chau"], "https://doi.org/10.1145/157485.165015", "dac", 1993]], "Jun Dong Cho": [0.675256997346878, ["A Nuffer Distribution Algorithm for High-Speed Clock Routing", ["Jun Dong Cho", "Majid Sarrafzadeh"], "https://doi.org/10.1145/157485.165019", "dac", 1993]], "Majid Sarrafzadeh": [0, ["A Nuffer Distribution Algorithm for High-Speed Clock Routing", ["Jun Dong Cho", "Majid Sarrafzadeh"], "https://doi.org/10.1145/157485.165019", "dac", 1993]], "Masato Mogaki": [0, ["Cooperative Approach to a Practical Analog LSI Layout System", ["Masato Mogaki", "Yoichi Shiraishi", "Mitsuyuki Kimura", "Tetsuro Hino"], "https://doi.org/10.1145/157485.165027", "dac", 1993]], "Yoichi Shiraishi": [0, ["Cooperative Approach to a Practical Analog LSI Layout System", ["Masato Mogaki", "Yoichi Shiraishi", "Mitsuyuki Kimura", "Tetsuro Hino"], "https://doi.org/10.1145/157485.165027", "dac", 1993]], "Mitsuyuki Kimura": [0, ["Cooperative Approach to a Practical Analog LSI Layout System", ["Masato Mogaki", "Yoichi Shiraishi", "Mitsuyuki Kimura", "Tetsuro Hino"], "https://doi.org/10.1145/157485.165027", "dac", 1993]], "Tetsuro Hino": [0, ["Cooperative Approach to a Practical Analog LSI Layout System", ["Masato Mogaki", "Yoichi Shiraishi", "Mitsuyuki Kimura", "Tetsuro Hino"], "https://doi.org/10.1145/157485.165027", "dac", 1993]], "Gopi Ganapathy": [0, ["Selective Pseudo Scan: Combinational ATPG with Reduced Scan in a Full Custom RISC Microprocessor", ["Gopi Ganapathy", "Jacob A. Abraham"], "https://doi.org/10.1145/157485.165030", "dac", 1993]], "Kenneth W. Wan": [0, ["ABLE: AMD Backplane for Layout Engines", ["Kenneth W. Wan", "Roshan A. Gidwani"], "https://doi.org/10.1145/157485.165034", "dac", 1993]], "Roshan A. Gidwani": [0, ["ABLE: AMD Backplane for Layout Engines", ["Kenneth W. Wan", "Roshan A. Gidwani"], "https://doi.org/10.1145/157485.165034", "dac", 1993]], "Steven G. Duvall": [0, ["Practical Statistical Design of Complex Integrated Circuit Products", ["Steven G. Duvall"], "https://doi.org/10.1145/157485.165037", "dac", 1993]], "Liang-Fang Chao": [0, ["Rotation Scheduling: A Loop Pipelining Algorithm", ["Liang-Fang Chao", "Andrea S. LaPaugh", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/157485.165042", "dac", 1993]], "Andrea S. LaPaugh": [0, ["Rotation Scheduling: A Loop Pipelining Algorithm", ["Liang-Fang Chao", "Andrea S. LaPaugh", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/157485.165042", "dac", 1993]], "Edwin Hsing-Mean Sha": [0, ["Rotation Scheduling: A Loop Pipelining Algorithm", ["Liang-Fang Chao", "Andrea S. LaPaugh", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/157485.165042", "dac", 1993]], "Zia Iqbal": [0, ["Critical Path Minimization Using Retiming and Algebraic Speed-Up", ["Zia Iqbal", "Miodrag Potkonjak", "Sujit Dey", "Alice C. Parker"], "https://doi.org/10.1145/157485.165046", "dac", 1993]], "Alice C. Parker": [0, ["Critical Path Minimization Using Retiming and Algebraic Speed-Up", ["Zia Iqbal", "Miodrag Potkonjak", "Sujit Dey", "Alice C. Parker"], "https://doi.org/10.1145/157485.165046", "dac", 1993]], "S. H. Huang": [0, ["A Tree-Based Scheduling Algorithm for Control-Dominated Circuits", ["S. H. Huang", "Y. L. Jeang", "C. T. Hwang", "Y. C. Hsu", "J. F. Wang"], "https://doi.org/10.1145/157485.165051", "dac", 1993]], "Y. L. Jeang": [0, ["A Tree-Based Scheduling Algorithm for Control-Dominated Circuits", ["S. H. Huang", "Y. L. Jeang", "C. T. Hwang", "Y. C. Hsu", "J. F. Wang"], "https://doi.org/10.1145/157485.165051", "dac", 1993]], "C. T. Hwang": [50, ["A Tree-Based Scheduling Algorithm for Control-Dominated Circuits", ["S. H. Huang", "Y. L. Jeang", "C. T. Hwang", "Y. C. Hsu", "J. F. Wang"], "https://doi.org/10.1145/157485.165051", "dac", 1993]], "Y. C. Hsu": [0, ["A Tree-Based Scheduling Algorithm for Control-Dominated Circuits", ["S. H. Huang", "Y. L. Jeang", "C. T. Hwang", "Y. C. Hsu", "J. F. Wang"], "https://doi.org/10.1145/157485.165051", "dac", 1993]], "J. F. Wang": [50, ["A Tree-Based Scheduling Algorithm for Control-Dominated Circuits", ["S. H. Huang", "Y. L. Jeang", "C. T. Hwang", "Y. C. Hsu", "J. F. Wang"], "https://doi.org/10.1145/157485.165051", "dac", 1993]], "Richard J. Cloutier": [0, ["Synthesis of Pipelined Instruction Set Processors", ["Richard J. Cloutier", "Donald E. Thomas"], "https://doi.org/10.1145/157485.165053", "dac", 1993]], "Michael C. McFarland": [0, ["Military to Commercial Conversion: Is it Necessary, Is it Practical, Is it Possible? (Panel Abstract)", ["Michael C. McFarland"], "https://doi.org/10.1145/157485.165056", "dac", 1993]], "Kei-Yong Khoo": [0, ["An Efficient Multilayer MCM Router Based on Four-Via Routing", ["Kei-Yong Khoo", "Jason Cong"], "https://doi.org/10.1145/157485.165059", "dac", 1993]], "Forbes D. Lewis": [0, ["A Negative Reinforcement Method for PGA Routing", ["Forbes D. Lewis", "Wang Chia-Chi Pong"], "https://doi.org/10.1145/157485.165064", "dac", 1993]], "Wang Chia-Chi Pong": [0, ["A Negative Reinforcement Method for PGA Routing", ["Forbes D. Lewis", "Wang Chia-Chi Pong"], "https://doi.org/10.1145/157485.165064", "dac", 1993]], "Kwok-Shing Leung": [0, ["Performance-Driven Interconnect Design Based on Distributed RC Delay Model", ["Jason Cong", "Kwok-Shing Leung", "Dian Zhou"], "https://doi.org/10.1145/157485.165065", "dac", 1993]], "Dian Zhou": [0, ["Performance-Driven Interconnect Design Based on Distributed RC Delay Model", ["Jason Cong", "Kwok-Shing Leung", "Dian Zhou"], "https://doi.org/10.1145/157485.165065", "dac", 1993]], "Masato Edahiro": [0, ["A Clustering-Based Optimization Algorithm in Zero-Skew Routings", ["Masato Edahiro"], "https://doi.org/10.1145/157485.165066", "dac", 1993]], "Ronald Collett": [0, ["Multi-vendor Tool Integration Experiences (Panel Abstract)", ["Ronald Collett"], "https://doi.org/10.1145/157485.165068", "dac", 1993]], "Jagesh V. Sanghavi": [0, ["Espresso-Signature: A New Exact Minimizer for Logic Functions", ["Patrick C. McGeer", "Jagesh V. Sanghavi", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.165069", "dac", 1993]], "Olivier Coudert": [0, ["A New Viewpoint on Two-Level Logic Minimization", ["Olivier Coudert", "Jean Christophe Madre", "Henri Fraisse"], "https://doi.org/10.1145/157485.165071", "dac", 1993]], "Jean Christophe Madre": [0, ["A New Viewpoint on Two-Level Logic Minimization", ["Olivier Coudert", "Jean Christophe Madre", "Henri Fraisse"], "https://doi.org/10.1145/157485.165071", "dac", 1993]], "Henri Fraisse": [0, ["A New Viewpoint on Two-Level Logic Minimization", ["Olivier Coudert", "Jean Christophe Madre", "Henri Fraisse"], "https://doi.org/10.1145/157485.165071", "dac", 1993]], "Maurizio Damiani": [0, ["Optimization of Combinational Logic Circuits Based on Compatible Gates", ["Maurizio Damiani", "Jerry Chih-Yuan Yang", "Giovanni De Micheli"], "https://doi.org/10.1145/157485.165073", "dac", 1993]], "Jerry Chih-Yuan Yang": [3.139560958214868e-13, ["Optimization of Combinational Logic Circuits Based on Compatible Gates", ["Maurizio Damiani", "Jerry Chih-Yuan Yang", "Giovanni De Micheli"], "https://doi.org/10.1145/157485.165073", "dac", 1993]], "Hans Eveking": [0, ["Optimization and Resynthesis of Complex Data-Paths", ["Hans Eveking", "Stefan Horeth"], "https://doi.org/10.1145/157485.165075", "dac", 1993]], "Stefan Horeth": [0, ["Optimization and Resynthesis of Complex Data-Paths", ["Hans Eveking", "Stefan Horeth"], "https://doi.org/10.1145/157485.165075", "dac", 1993]], "Yung-Te Lai": [0, ["BDD Based Decomposition of Logic Functions with Application to FPGA Synthesis", ["Yung-Te Lai", "Massoud Pedram", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/157485.165078", "dac", 1993]], "Sarma B. K. Vrudhula": [0, ["BDD Based Decomposition of Logic Functions with Application to FPGA Synthesis", ["Yung-Te Lai", "Massoud Pedram", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/157485.165078", "dac", 1993]], "Peter R. Sutton": [0, ["Design Management Using Dynamically Defined Flows", ["Peter R. Sutton", "Jay B. Brockman", "Stephen W. Director"], "https://doi.org/10.1145/157485.165080", "dac", 1993]], "Jay B. Brockman": [0, ["Design Management Using Dynamically Defined Flows", ["Peter R. Sutton", "Jay B. Brockman", "Stephen W. Director"], "https://doi.org/10.1145/157485.165080", "dac", 1993]], "Stephen W. Director": [0, ["Design Management Using Dynamically Defined Flows", ["Peter R. Sutton", "Jay B. Brockman", "Stephen W. Director"], "https://doi.org/10.1145/157485.165080", "dac", 1993]], "Mario J. Silva": [0, ["Active Documentation: A New Interface for VLSI Design", ["Mario J. Silva", "Randy H. Katz"], "https://doi.org/10.1145/157485.165083", "dac", 1993]], "Randy H. Katz": [0, ["Active Documentation: A New Interface for VLSI Design", ["Mario J. Silva", "Randy H. Katz"], "https://doi.org/10.1145/157485.165083", "dac", 1993]], "Ram Mandayam": [0, ["Performance Specification Using Attributed Grammars", ["Ram Mandayam", "Ranga Vemuri"], "https://doi.org/10.1145/157485.165085", "dac", 1993]], "Cristian A. Giumale": [0, ["An Information Model of Time", ["Cristian A. Giumale", "Hilary J. Kahn"], "https://doi.org/10.1145/157485.165087", "dac", 1993]], "Yehuda Kra": [0, ["A Cross-Debugging Method for Hardware/Software Co-design Environments", ["Yehuda Kra"], "https://doi.org/10.1145/157485.165088", "dac", 1993]], "Mattan Kamon": [0, ["FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program", ["Mattan Kamon", "Michael J. Tsuk", "Jacob White"], "https://doi.org/10.1145/157485.165090", "dac", 1993]], "Michael J. Tsuk": [0, ["FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program", ["Mattan Kamon", "Michael J. Tsuk", "Jacob White"], "https://doi.org/10.1145/157485.165090", "dac", 1993]], "Jacob White": [0, ["FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program", ["Mattan Kamon", "Michael J. Tsuk", "Jacob White"], "https://doi.org/10.1145/157485.165090", "dac", 1993]], "Tai-Yu Chou": [0, ["High-Speed Interconnect Modeling and High-Accuracy Simulation Using SPICE and Finite Element Methods", ["Tai-Yu Chou", "Jay Cosentino", "Zoltan J. Cendes"], "https://doi.org/10.1145/157485.165091", "dac", 1993]], "Jay Cosentino": [0, ["High-Speed Interconnect Modeling and High-Accuracy Simulation Using SPICE and Finite Element Methods", ["Tai-Yu Chou", "Jay Cosentino", "Zoltan J. Cendes"], "https://doi.org/10.1145/157485.165091", "dac", 1993]], "Zoltan J. Cendes": [0, ["High-Speed Interconnect Modeling and High-Accuracy Simulation Using SPICE and Finite Element Methods", ["Tai-Yu Chou", "Jay Cosentino", "Zoltan J. Cendes"], "https://doi.org/10.1145/157485.165091", "dac", 1993]], "Mysore Sriram": [0, ["Fast Approximation of the Transient Response of Lossy Transmision Line Trees", ["Mysore Sriram", "Sung-Mo Kang"], "https://doi.org/10.1145/157485.165093", "dac", 1993]], "Monjurul Haque": [0, ["Analysis and Reliable Design of ECL Circuits with Distributed RLC Interconnections", ["Monjurul Haque", "Salim Chowdhury"], "https://doi.org/10.1145/157485.165095", "dac", 1993]], "Salim Chowdhury": [0, ["Analysis and Reliable Design of ECL Circuits with Distributed RLC Interconnections", ["Monjurul Haque", "Salim Chowdhury"], "https://doi.org/10.1145/157485.165095", "dac", 1993]], "Hansruedi Heeb": [0, ["Frequency Domain Microwave Modeling Using Retarded Partial Element Equivalent Circuits", ["Hansruedi Heeb", "Saila Ponnapalli", "Albert E. Ruehli"], "https://doi.org/10.1145/157485.165097", "dac", 1993]], "Saila Ponnapalli": [0, ["Frequency Domain Microwave Modeling Using Retarded Partial Element Equivalent Circuits", ["Hansruedi Heeb", "Saila Ponnapalli", "Albert E. Ruehli"], "https://doi.org/10.1145/157485.165097", "dac", 1993]], "Albert E. Ruehli": [0, ["Frequency Domain Microwave Modeling Using Retarded Partial Element Equivalent Circuits", ["Hansruedi Heeb", "Saila Ponnapalli", "Albert E. Ruehli"], "https://doi.org/10.1145/157485.165097", "dac", 1993]], "Valery Yarnikh": [0, ["The State of CAD and VLSI in Russia", ["Valery Yarnikh"], "https://doi.org/10.1145/157485.165100", "dac", 1993]], "Yuri Tatarnikov": [0, ["The State of VHDL in Russia", ["Yuri Tatarnikov"], "https://doi.org/10.1145/157485.165102", "dac", 1993]], "Alexander Birger": [0, ["The State of Simulation in Russia", ["Alexander Birger"], "https://doi.org/10.1145/157485.165103", "dac", 1993]], "Valery M. Mikhov": [0, ["The State of EDA in Russian Universities", ["Valery M. Mikhov"], "https://doi.org/10.1145/157485.165105", "dac", 1993]], "Andrew T. Yang": [8.938485951404118e-09, ["An Efficient Non-Quasi-Static Diode Model for Circuit Simulation", ["Andrew T. Yang", "Yu Liu", "Jack T. Yao", "R. R. Daniels"], "https://doi.org/10.1145/157485.165107", "dac", 1993]], "Yu Liu": [0, ["An Efficient Non-Quasi-Static Diode Model for Circuit Simulation", ["Andrew T. Yang", "Yu Liu", "Jack T. Yao", "R. R. Daniels"], "https://doi.org/10.1145/157485.165107", "dac", 1993]], "Jack T. Yao": [0, ["An Efficient Non-Quasi-Static Diode Model for Circuit Simulation", ["Andrew T. Yang", "Yu Liu", "Jack T. Yao", "R. R. Daniels"], "https://doi.org/10.1145/157485.165107", "dac", 1993]], "R. R. Daniels": [0, ["An Efficient Non-Quasi-Static Diode Model for Circuit Simulation", ["Andrew T. Yang", "Yu Liu", "Jack T. Yao", "R. R. Daniels"], "https://doi.org/10.1145/157485.165107", "dac", 1993]], "Haifang Liao": [0, ["S-Parameter Based Macro Model of Distributed-Lumped Networks Using Exponentially Decayed Polynomial Function", ["Haifang Liao", "Wayne Wei-Ming Dai", "Rui Wang", "Fung-Yuel Chang"], "https://doi.org/10.1145/157485.165108", "dac", 1993]], "Wayne Wei-Ming Dai": [0, ["S-Parameter Based Macro Model of Distributed-Lumped Networks Using Exponentially Decayed Polynomial Function", ["Haifang Liao", "Wayne Wei-Ming Dai", "Rui Wang", "Fung-Yuel Chang"], "https://doi.org/10.1145/157485.165108", "dac", 1993]], "Rui Wang": [0.035276773385703564, ["S-Parameter Based Macro Model of Distributed-Lumped Networks Using Exponentially Decayed Polynomial Function", ["Haifang Liao", "Wayne Wei-Ming Dai", "Rui Wang", "Fung-Yuel Chang"], "https://doi.org/10.1145/157485.165108", "dac", 1993]], "Fung-Yuel Chang": [0.9828426241874695, ["S-Parameter Based Macro Model of Distributed-Lumped Networks Using Exponentially Decayed Polynomial Function", ["Haifang Liao", "Wayne Wei-Ming Dai", "Rui Wang", "Fung-Yuel Chang"], "https://doi.org/10.1145/157485.165108", "dac", 1993]], "Eli Chiprout": [0, ["Addressing High-Speed Interconnect Issues in Asymptotic Waveform Evaluation", ["Eli Chiprout", "Michel S. Nakhla"], "https://doi.org/10.1145/157485.165110", "dac", 1993]], "Michel S. Nakhla": [0, ["Addressing High-Speed Interconnect Issues in Asymptotic Waveform Evaluation", ["Eli Chiprout", "Michel S. Nakhla"], "https://doi.org/10.1145/157485.165110", "dac", 1993]], "Chandramouli Visweswariah": [0, ["Incremental Event-Driven Simulation of Digital FET Circuits", ["Chandramouli Visweswariah", "Jalal A. Wehbeh"], "https://doi.org/10.1145/157485.165111", "dac", 1993]], "Jalal A. Wehbeh": [0, ["Incremental Event-Driven Simulation of Digital FET Circuits", ["Chandramouli Visweswariah", "Jalal A. Wehbeh"], "https://doi.org/10.1145/157485.165111", "dac", 1993]], "John A. Darringer": [0, ["Where in the World Should CAD Software be Made? (Panel Abstract)", ["John A. Darringer"], "https://doi.org/10.1145/157485.165114", "dac", 1993]], "Charles J. Alpert": [0, ["Geometric Embeddings for Faster and Better Multi-Way Netlist Partitioning", ["Charles J. Alpert", "Andrew B. Kahng"], "https://doi.org/10.1145/157485.165115", "dac", 1993]], "MLissa Smith": [0, ["A Parallel Bottom-Up Clustering Algorithm with Applications to Circuit Partitioning in VLSI Design", ["Jason Cong", "MLissa Smith"], "https://doi.org/10.1145/157485.165119", "dac", 1993]], "Minshine Shih": [0, ["Quadratic Boolean Programming for Performance-Driven System Partitioning", ["Minshine Shih", "Ernest S. Kuh"], "https://doi.org/10.1145/157485.165121", "dac", 1993]], "Romesh Wadhwani": [0, ["The Key to EDA Results: Component & Library Management (Panel Abstract)", ["Romesh Wadhwani"], "https://doi.org/10.1145/157485.165122", "dac", 1993]]}