

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2'
================================================================
* Date:           Fri Nov 15 11:03:04 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.375 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       67|     3843|  0.357 us|  20.499 us|   67|  3843|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_619_2  |       65|     3841|         2|          1|          1|  64 ~ 3840|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      69|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     123|    -|
|Register         |        -|     -|      19|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      19|     192|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_223_p2                     |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_281                  |       and|   0|  0|   2|           1|           1|
    |axi_last_fu_229_p2                |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln619_fu_217_p2              |      icmp|   0|  0|  19|          12|          12|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  69|          42|          32|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_phi_mux_axi_data_11_phi_fu_200_p6  |  20|          4|   24|         96|
    |ap_phi_mux_axi_data_2_phi_fu_178_p6   |  20|          4|    9|         36|
    |ap_phi_mux_axi_data_7_phi_fu_189_p6   |  20|          4|   24|         96|
    |ap_sig_allocacmp_j_1                  |   9|          2|   12|         24|
    |j_fu_100                              |   9|          2|   12|         24|
    |m_axis_video_TDATA_blk_n              |   9|          2|    1|          2|
    |sof_2_reg_163                         |   9|          2|    1|          2|
    |stream_out_vresampled_blk_n           |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 123|         26|   86|        286|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |axi_last_reg_393                  |   1|   0|    1|          0|
    |icmp_ln619_reg_389                |   1|   0|    1|          0|
    |j_fu_100                          |  12|   0|   12|          0|
    |sof_2_reg_163                     |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  19|   0|   19|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2|  return value|
|stream_out_vresampled_dout            |   in|   24|     ap_fifo|                              stream_out_vresampled|       pointer|
|stream_out_vresampled_num_data_valid  |   in|    5|     ap_fifo|                              stream_out_vresampled|       pointer|
|stream_out_vresampled_fifo_cap        |   in|    5|     ap_fifo|                              stream_out_vresampled|       pointer|
|stream_out_vresampled_empty_n         |   in|    1|     ap_fifo|                              stream_out_vresampled|       pointer|
|stream_out_vresampled_read            |  out|    1|     ap_fifo|                              stream_out_vresampled|       pointer|
|m_axis_video_TREADY                   |   in|    1|        axis|                              m_axis_video_V_data_V|       pointer|
|m_axis_video_TDATA                    |  out|   24|        axis|                              m_axis_video_V_data_V|       pointer|
|sof                                   |   in|    1|     ap_none|                                                sof|        scalar|
|cols                                  |   in|   12|     ap_none|                                               cols|        scalar|
|m_axis_video_TVALID                   |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST                    |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP                    |  out|    3|        axis|                              m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB                    |  out|    3|        axis|                              m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER                    |  out|    1|        axis|                              m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST                    |  out|    1|        axis|                              m_axis_video_V_last_V|       pointer|
|m_axis_video_TID                      |  out|    1|        axis|                                m_axis_video_V_id_V|       pointer|
|p_read                                |   in|    8|     ap_none|                                             p_read|        scalar|
|sub                                   |   in|   12|     ap_none|                                                sub|        scalar|
+--------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_19"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_34, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_vresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub"   --->   Operation 9 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 10 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cols_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %cols"   --->   Operation 11 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sof_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof"   --->   Operation 12 'read' 'sof_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.body25"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_1 = load i12 %j" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619]   --->   Operation 15 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.80ns)   --->   "%icmp_ln619 = icmp_eq  i12 %j_1, i12 %cols_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619]   --->   Operation 16 'icmp' 'icmp_ln619' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%j_2 = add i12 %j_1, i12 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619]   --->   Operation 17 'add' 'j_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln619 = br i1 %icmp_ln619, void %for.body25.split, void %for.inc90.exitStub" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619]   --->   Operation 18 'br' 'br_ln619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.80ns)   --->   "%axi_last = icmp_eq  i12 %j_1, i12 %sub_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:632]   --->   Operation 19 'icmp' 'axi_last' <Predicate = (!icmp_ln619)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.75ns)   --->   "%switch_ln652 = switch i8 %p_read_8, void %sw.default, i8 0, void %sw.bb, i8 1, void %sw.bb72" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:652]   --->   Operation 20 'switch' 'switch_ln652' <Predicate = (!icmp_ln619)> <Delay = 0.75>
ST_1 : Operation 21 [1/1] (0.75ns)   --->   "%switch_ln652 = switch i8 %p_read_8, void %sw.default.1, i8 0, void %sw.bb.1, i8 1, void %sw.bb72.1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:652]   --->   Operation 21 'switch' 'switch_ln652' <Predicate = (!icmp_ln619)> <Delay = 0.75>
ST_1 : Operation 22 [1/1] (0.75ns)   --->   "%switch_ln652 = switch i8 %p_read_8, void %sw.default.2, i8 0, void %sw.bb.2, i8 1, void %sw.bb72.2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:652]   --->   Operation 22 'switch' 'switch_ln652' <Predicate = (!icmp_ln619)> <Delay = 0.75>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln619 = store i12 %j_2, i12 %j" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619]   --->   Operation 23 'store' 'store_ln619' <Predicate = (!icmp_ln619)> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln619 = br void %for.body25" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619]   --->   Operation 24 'br' 'br_ln619' <Predicate = (!icmp_ln619)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sof_2 = phi i1 %sof_read, void %newFuncRoot, i1 0, void %for.inc.2"   --->   Operation 25 'phi' 'sof_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 3840, i64 0"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln622 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_36" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:622]   --->   Operation 27 'specpipeline' 'specpipeline_ln622' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln619 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619]   --->   Operation 28 'specloopname' 'specloopname_ln619' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.94ns)   --->   "%stream_out_vresampled_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %stream_out_vresampled" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:640]   --->   Operation 29 'read' 'stream_out_vresampled_read' <Predicate = (!icmp_ln619)> <Delay = 1.94> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%pix_rgb = trunc i24 %stream_out_vresampled_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:640]   --->   Operation 30 'trunc' 'pix_rgb' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%pix_444_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_out_vresampled_read, i32 8, i32 15" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:640]   --->   Operation 31 'partselect' 'pix_444_1' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%pix_444 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_out_vresampled_read, i32 16, i32 23" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:640]   --->   Operation 32 'partselect' 'pix_444' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%axi_data_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %pix_rgb" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:658]   --->   Operation 33 'bitconcatenate' 'axi_data_3' <Predicate = (!icmp_ln619 & p_read_8 == 1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.47ns)   --->   "%br_ln659 = br void %for.inc" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:659]   --->   Operation 34 'br' 'br_ln659' <Predicate = (!icmp_ln619 & p_read_8 == 1)> <Delay = 0.47>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%axi_data_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %pix_444_1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:655]   --->   Operation 35 'bitconcatenate' 'axi_data_1' <Predicate = (!icmp_ln619 & p_read_8 == 0)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.47ns)   --->   "%br_ln656 = br void %for.inc" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:656]   --->   Operation 36 'br' 'br_ln656' <Predicate = (!icmp_ln619 & p_read_8 == 0)> <Delay = 0.47>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%axi_data = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %pix_rgb" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:661]   --->   Operation 37 'bitconcatenate' 'axi_data' <Predicate = (!icmp_ln619 & p_read_8 != 0 & p_read_8 != 1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.47ns)   --->   "%br_ln662 = br void %for.inc" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:662]   --->   Operation 38 'br' 'br_ln662' <Predicate = (!icmp_ln619 & p_read_8 != 0 & p_read_8 != 1)> <Delay = 0.47>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%axi_data_2 = phi i9 %axi_data, void %sw.default, i9 %axi_data_3, void %sw.bb72, i9 %axi_data_1, void %sw.bb"   --->   Operation 39 'phi' 'axi_data_2' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln573 = sext i9 %axi_data_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:573]   --->   Operation 40 'sext' 'sext_ln573' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%axi_data_6 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %sext_ln573, i8 %pix_444_1, i32 8, i32 15" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:658]   --->   Operation 41 'partset' 'axi_data_6' <Predicate = (!icmp_ln619 & p_read_8 == 1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.47ns)   --->   "%br_ln659 = br void %for.inc.1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:659]   --->   Operation 42 'br' 'br_ln659' <Predicate = (!icmp_ln619 & p_read_8 == 1)> <Delay = 0.47>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%axi_data_5 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %sext_ln573, i8 %pix_444, i32 8, i32 15" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:655]   --->   Operation 43 'partset' 'axi_data_5' <Predicate = (!icmp_ln619 & p_read_8 == 0)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.47ns)   --->   "%br_ln656 = br void %for.inc.1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:656]   --->   Operation 44 'br' 'br_ln656' <Predicate = (!icmp_ln619 & p_read_8 == 0)> <Delay = 0.47>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%axi_data_4 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %sext_ln573, i8 %pix_444_1, i32 8, i32 15" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:661]   --->   Operation 45 'partset' 'axi_data_4' <Predicate = (!icmp_ln619 & p_read_8 != 0 & p_read_8 != 1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.47ns)   --->   "%br_ln662 = br void %for.inc.1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:662]   --->   Operation 46 'br' 'br_ln662' <Predicate = (!icmp_ln619 & p_read_8 != 0 & p_read_8 != 1)> <Delay = 0.47>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%axi_data_7 = phi i24 %axi_data_4, void %sw.default.1, i24 %axi_data_6, void %sw.bb72.1, i24 %axi_data_5, void %sw.bb.1"   --->   Operation 47 'phi' 'axi_data_7' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%axi_data_10 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %axi_data_7, i8 %pix_444, i32 16, i32 23" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:658]   --->   Operation 48 'partset' 'axi_data_10' <Predicate = (!icmp_ln619 & p_read_8 == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.47ns)   --->   "%br_ln659 = br void %for.inc.2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:659]   --->   Operation 49 'br' 'br_ln659' <Predicate = (!icmp_ln619 & p_read_8 == 1)> <Delay = 0.47>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%axi_data_9 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %axi_data_7, i8 %pix_rgb, i32 16, i32 23" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:655]   --->   Operation 50 'partset' 'axi_data_9' <Predicate = (!icmp_ln619 & p_read_8 == 0)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.47ns)   --->   "%br_ln656 = br void %for.inc.2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:656]   --->   Operation 51 'br' 'br_ln656' <Predicate = (!icmp_ln619 & p_read_8 == 0)> <Delay = 0.47>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%axi_data_8 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %axi_data_7, i8 %pix_444, i32 16, i32 23" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:661]   --->   Operation 52 'partset' 'axi_data_8' <Predicate = (!icmp_ln619 & p_read_8 != 0 & p_read_8 != 1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.47ns)   --->   "%br_ln662 = br void %for.inc.2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:662]   --->   Operation 53 'br' 'br_ln662' <Predicate = (!icmp_ln619 & p_read_8 != 0 & p_read_8 != 1)> <Delay = 0.47>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%axi_data_11 = phi i24 %axi_data_8, void %sw.default.2, i24 %axi_data_10, void %sw.bb72.2, i24 %axi_data_9, void %sw.bb.2"   --->   Operation 54 'phi' 'axi_data_11' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln667 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i24 %axi_data_11, i3 7, i3 0, i1 %sof_2, i1 %axi_last, i1 0, i1 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:667]   --->   Operation 55 'write' 'write_ln667' <Predicate = (!icmp_ln619)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln619)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_out_vresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                          (alloca             ) [ 010]
specaxissidechannel_ln0    (specaxissidechannel) [ 000]
specinterface_ln0          (specinterface      ) [ 000]
specinterface_ln0          (specinterface      ) [ 000]
sub_read                   (read               ) [ 000]
p_read_8                   (read               ) [ 011]
cols_read                  (read               ) [ 000]
sof_read                   (read               ) [ 011]
store_ln0                  (store              ) [ 000]
br_ln0                     (br                 ) [ 011]
j_1                        (load               ) [ 000]
icmp_ln619                 (icmp               ) [ 011]
j_2                        (add                ) [ 000]
br_ln619                   (br                 ) [ 000]
axi_last                   (icmp               ) [ 011]
switch_ln652               (switch             ) [ 000]
switch_ln652               (switch             ) [ 000]
switch_ln652               (switch             ) [ 000]
store_ln619                (store              ) [ 000]
br_ln619                   (br                 ) [ 011]
sof_2                      (phi                ) [ 011]
speclooptripcount_ln0      (speclooptripcount  ) [ 000]
specpipeline_ln622         (specpipeline       ) [ 000]
specloopname_ln619         (specloopname       ) [ 000]
stream_out_vresampled_read (read               ) [ 000]
pix_rgb                    (trunc              ) [ 000]
pix_444_1                  (partselect         ) [ 000]
pix_444                    (partselect         ) [ 000]
axi_data_3                 (bitconcatenate     ) [ 000]
br_ln659                   (br                 ) [ 000]
axi_data_1                 (bitconcatenate     ) [ 000]
br_ln656                   (br                 ) [ 000]
axi_data                   (bitconcatenate     ) [ 000]
br_ln662                   (br                 ) [ 000]
axi_data_2                 (phi                ) [ 000]
sext_ln573                 (sext               ) [ 000]
axi_data_6                 (partset            ) [ 000]
br_ln659                   (br                 ) [ 000]
axi_data_5                 (partset            ) [ 000]
br_ln656                   (br                 ) [ 000]
axi_data_4                 (partset            ) [ 000]
br_ln662                   (br                 ) [ 000]
axi_data_7                 (phi                ) [ 000]
axi_data_10                (partset            ) [ 000]
br_ln659                   (br                 ) [ 000]
axi_data_9                 (partset            ) [ 000]
br_ln656                   (br                 ) [ 000]
axi_data_8                 (partset            ) [ 000]
br_ln662                   (br                 ) [ 000]
axi_data_11                (phi                ) [ 000]
write_ln667                (write              ) [ 000]
ret_ln0                    (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sub">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stream_out_vresampled">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_vresampled"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i24.i24.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="j_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sub_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="12" slack="0"/>
<pin id="107" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_8_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="cols_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="12" slack="0"/>
<pin id="119" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sof_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="stream_out_vresampled_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="24" slack="0"/>
<pin id="130" dir="0" index="1" bw="24" slack="0"/>
<pin id="131" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_out_vresampled_read/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln667_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="24" slack="0"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="0" index="3" bw="3" slack="0"/>
<pin id="139" dir="0" index="4" bw="1" slack="0"/>
<pin id="140" dir="0" index="5" bw="1" slack="0"/>
<pin id="141" dir="0" index="6" bw="1" slack="0"/>
<pin id="142" dir="0" index="7" bw="1" slack="0"/>
<pin id="143" dir="0" index="8" bw="24" slack="0"/>
<pin id="144" dir="0" index="9" bw="1" slack="0"/>
<pin id="145" dir="0" index="10" bw="1" slack="0"/>
<pin id="146" dir="0" index="11" bw="1" slack="0"/>
<pin id="147" dir="0" index="12" bw="1" slack="1"/>
<pin id="148" dir="0" index="13" bw="1" slack="0"/>
<pin id="149" dir="0" index="14" bw="1" slack="0"/>
<pin id="150" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln667/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="sof_2_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_2 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="sof_2_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof_2/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="axi_data_2_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="177" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="axi_data_2 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="axi_data_2_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="9" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="4" bw="9" slack="0"/>
<pin id="184" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_2/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="axi_data_7_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="188" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="axi_data_7 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="axi_data_7_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="24" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="24" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="4" bw="24" slack="0"/>
<pin id="195" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_7/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="axi_data_11_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="199" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="axi_data_11 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="axi_data_11_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="24" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="24" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="4" bw="24" slack="0"/>
<pin id="206" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_11/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln0_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="12" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="j_1_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln619_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="0"/>
<pin id="219" dir="0" index="1" bw="12" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln619/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="j_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="axi_last_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="0" index="1" bw="12" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln619_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="0"/>
<pin id="237" dir="0" index="1" bw="12" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln619/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="pix_rgb_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_rgb/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="pix_444_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="24" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="0" index="3" bw="5" slack="0"/>
<pin id="249" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_444_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="pix_444_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="24" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="0" index="3" bw="6" slack="0"/>
<pin id="259" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_444/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="axi_data_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="axi_data_3/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="axi_data_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="8" slack="0"/>
<pin id="277" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="axi_data_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="axi_data_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="axi_data/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sext_ln573_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln573/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="axi_data_6_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="24" slack="0"/>
<pin id="297" dir="0" index="1" bw="9" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="0" index="3" bw="5" slack="0"/>
<pin id="300" dir="0" index="4" bw="5" slack="0"/>
<pin id="301" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="axi_data_6/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="axi_data_5_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="24" slack="0"/>
<pin id="310" dir="0" index="1" bw="9" slack="0"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="0" index="3" bw="5" slack="0"/>
<pin id="313" dir="0" index="4" bw="5" slack="0"/>
<pin id="314" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="axi_data_5/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="axi_data_4_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="24" slack="0"/>
<pin id="323" dir="0" index="1" bw="9" slack="0"/>
<pin id="324" dir="0" index="2" bw="8" slack="0"/>
<pin id="325" dir="0" index="3" bw="5" slack="0"/>
<pin id="326" dir="0" index="4" bw="5" slack="0"/>
<pin id="327" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="axi_data_4/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="axi_data_10_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="24" slack="0"/>
<pin id="336" dir="0" index="1" bw="24" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="0" index="3" bw="6" slack="0"/>
<pin id="339" dir="0" index="4" bw="6" slack="0"/>
<pin id="340" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="axi_data_10/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="axi_data_9_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="24" slack="0"/>
<pin id="349" dir="0" index="1" bw="24" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="0"/>
<pin id="351" dir="0" index="3" bw="6" slack="0"/>
<pin id="352" dir="0" index="4" bw="6" slack="0"/>
<pin id="353" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="axi_data_9/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="axi_data_8_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="24" slack="0"/>
<pin id="362" dir="0" index="1" bw="24" slack="0"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="0" index="3" bw="6" slack="0"/>
<pin id="365" dir="0" index="4" bw="6" slack="0"/>
<pin id="366" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="axi_data_8/2 "/>
</bind>
</comp>

<comp id="373" class="1005" name="j_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="0"/>
<pin id="375" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="380" class="1005" name="p_read_8_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="384" class="1005" name="sof_read_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_read "/>
</bind>
</comp>

<comp id="389" class="1005" name="icmp_ln619_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln619 "/>
</bind>
</comp>

<comp id="393" class="1005" name="axi_last_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="74" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="151"><net_src comp="92" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="134" pin=5"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="134" pin=6"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="134" pin=7"/></net>

<net id="159"><net_src comp="94" pin="0"/><net_sink comp="134" pin=9"/></net>

<net id="160"><net_src comp="96" pin="0"/><net_sink comp="134" pin=10"/></net>

<net id="161"><net_src comp="98" pin="0"/><net_sink comp="134" pin=13"/></net>

<net id="162"><net_src comp="98" pin="0"/><net_sink comp="134" pin=14"/></net>

<net id="166"><net_src comp="58" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="134" pin=11"/></net>

<net id="208"><net_src comp="200" pin="6"/><net_sink comp="134" pin=8"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="221"><net_src comp="214" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="116" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="214" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="214" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="104" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="223" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="128" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="76" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="128" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="78" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="80" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="260"><net_src comp="76" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="128" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="82" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="84" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="269"><net_src comp="86" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="88" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="240" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="272"><net_src comp="264" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="278"><net_src comp="86" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="88" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="244" pin="4"/><net_sink comp="273" pin=2"/></net>

<net id="281"><net_src comp="273" pin="3"/><net_sink comp="178" pin=4"/></net>

<net id="287"><net_src comp="86" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="88" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="240" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="290"><net_src comp="282" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="294"><net_src comp="178" pin="6"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="90" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="244" pin="4"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="78" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="306"><net_src comp="80" pin="0"/><net_sink comp="295" pin=4"/></net>

<net id="307"><net_src comp="295" pin="5"/><net_sink comp="189" pin=2"/></net>

<net id="315"><net_src comp="90" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="291" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="254" pin="4"/><net_sink comp="308" pin=2"/></net>

<net id="318"><net_src comp="78" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="319"><net_src comp="80" pin="0"/><net_sink comp="308" pin=4"/></net>

<net id="320"><net_src comp="308" pin="5"/><net_sink comp="189" pin=4"/></net>

<net id="328"><net_src comp="90" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="291" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="244" pin="4"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="78" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="332"><net_src comp="80" pin="0"/><net_sink comp="321" pin=4"/></net>

<net id="333"><net_src comp="321" pin="5"/><net_sink comp="189" pin=0"/></net>

<net id="341"><net_src comp="90" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="189" pin="6"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="254" pin="4"/><net_sink comp="334" pin=2"/></net>

<net id="344"><net_src comp="82" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="345"><net_src comp="84" pin="0"/><net_sink comp="334" pin=4"/></net>

<net id="346"><net_src comp="334" pin="5"/><net_sink comp="200" pin=2"/></net>

<net id="354"><net_src comp="90" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="189" pin="6"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="240" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="357"><net_src comp="82" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="358"><net_src comp="84" pin="0"/><net_sink comp="347" pin=4"/></net>

<net id="359"><net_src comp="347" pin="5"/><net_sink comp="200" pin=4"/></net>

<net id="367"><net_src comp="90" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="189" pin="6"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="254" pin="4"/><net_sink comp="360" pin=2"/></net>

<net id="370"><net_src comp="82" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="371"><net_src comp="84" pin="0"/><net_sink comp="360" pin=4"/></net>

<net id="372"><net_src comp="360" pin="5"/><net_sink comp="200" pin=0"/></net>

<net id="376"><net_src comp="100" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="383"><net_src comp="110" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="122" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="392"><net_src comp="217" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="229" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="134" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {2 }
	Port: m_axis_video_V_keep_V | {2 }
	Port: m_axis_video_V_strb_V | {2 }
	Port: m_axis_video_V_user_V | {2 }
	Port: m_axis_video_V_last_V | {2 }
	Port: m_axis_video_V_id_V | {2 }
	Port: m_axis_video_V_dest_V | {2 }
	Port: stream_out_vresampled | {}
 - Input state : 
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : sof | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : cols | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : m_axis_video_V_data_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : m_axis_video_V_keep_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : m_axis_video_V_strb_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : m_axis_video_V_user_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : m_axis_video_V_last_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : m_axis_video_V_id_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : m_axis_video_V_dest_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : p_read | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : sub | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : stream_out_vresampled | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln619 : 2
		j_2 : 2
		br_ln619 : 3
		axi_last : 2
		store_ln619 : 3
	State 2
		axi_data_3 : 1
		axi_data_1 : 1
		axi_data : 1
		axi_data_2 : 2
		sext_ln573 : 3
		axi_data_6 : 4
		axi_data_5 : 4
		axi_data_4 : 4
		axi_data_7 : 5
		axi_data_10 : 6
		axi_data_9 : 6
		axi_data_8 : 6
		axi_data_11 : 7
		write_ln667 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|   icmp   |            icmp_ln619_fu_217           |    0    |    19   |
|          |             axi_last_fu_229            |    0    |    19   |
|----------|----------------------------------------|---------|---------|
|    add   |               j_2_fu_223               |    0    |    19   |
|----------|----------------------------------------|---------|---------|
|          |          sub_read_read_fu_104          |    0    |    0    |
|          |          p_read_8_read_fu_110          |    0    |    0    |
|   read   |          cols_read_read_fu_116         |    0    |    0    |
|          |          sof_read_read_fu_122          |    0    |    0    |
|          | stream_out_vresampled_read_read_fu_128 |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   write  |        write_ln667_write_fu_134        |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |             pix_rgb_fu_240             |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|partselect|            pix_444_1_fu_244            |    0    |    0    |
|          |             pix_444_fu_254             |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            axi_data_3_fu_264           |    0    |    0    |
|bitconcatenate|            axi_data_1_fu_273           |    0    |    0    |
|          |             axi_data_fu_282            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   sext   |            sext_ln573_fu_291           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            axi_data_6_fu_295           |    0    |    0    |
|          |            axi_data_5_fu_308           |    0    |    0    |
|  partset |            axi_data_4_fu_321           |    0    |    0    |
|          |           axi_data_10_fu_334           |    0    |    0    |
|          |            axi_data_9_fu_347           |    0    |    0    |
|          |            axi_data_8_fu_360           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |    57   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|axi_data_11_reg_197|   24   |
| axi_data_2_reg_175|    9   |
| axi_data_7_reg_186|   24   |
|  axi_last_reg_393 |    1   |
| icmp_ln619_reg_389|    1   |
|     j_reg_373     |   12   |
|  p_read_8_reg_380 |    8   |
|   sof_2_reg_163   |    1   |
|  sof_read_reg_384 |    1   |
+-------------------+--------+
|       Total       |   81   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   57   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   81   |    -   |
+-----------+--------+--------+
|   Total   |   81   |   57   |
+-----------+--------+--------+
