// Seed: 877730880
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wor id_2;
  output wire id_1;
  always @(posedge -1) $clog2(65);
  ;
  assign id_6 = 1;
  assign id_2 = 1;
  assign id_6 = (1);
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    output wire id_6
);
  assign id_6 = id_0;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
