
****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ../../tools/BOOM/run_BOOM_synthesis.tcl
# open_project BOOM_Prj.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/Vivado_Prj/BOOM_Prj/BOOM_Prj.gen/sources_1'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1343.730 ; gain = 2.992 ; free physical = 3638 ; free virtual = 25424
# if { [llength $argv] < 1 } {
#     puts "No incremental checkpoint identified, starting synthesis from scratch."
#     # Remove any previous incremental checkpoint setting for a fresh start
#     set_property incremental_checkpoint {} [get_runs synth_1]
# } else {
#     # Retrieve the config name argument
#     set config_name [lindex $argv 0]
# 
#     set enable_incremental_synthesis 1
# 
#     # Define the path to the DCP file based on the config name
#     set dcp_path "/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/BOOM/Synthesis/${config_name}.dcp"
#     
#     if { $enable_incremental_synthesis == 0 } {
#         puts "Error: Incremental synthesis is disabled"
#         exit 1
#     } else {
#         # Check if the specified DCP file exists
#         if { ![file exists $dcp_path] } {
#             puts "Error: Checkpoint file $dcp_path not found. Exiting."
#             exit 1
#         }
#         
#         # Add the DCP file to the project (ensuring no file duplication or conflict)
#         add_files -fileset utils_1 -norecurse $dcp_path
#         
#         # Set incremental synthesis properties
#         set_property STEPS.SYNTH_DESIGN.ARGS.INCREMENTAL_MODE aggressive [get_runs synth_1]
#         set_property incremental_checkpoint $dcp_path [get_runs synth_1]
#     }
# 
# }
# remove_files [get_files *]
WARNING: [Project 1-966] File /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/BOOM/Synthesis/ChipTop.dcp has been removed from project, but is still used as a incremental_checkpoint for run(s) synth_1. Please use the command(s) "reset_property incremental_checkpoint [get_runs synth_1]" to remove it as incremental_checkpoint.
# add_files [glob /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/*]
# set_property is_enabled false [get_files  /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ClockSourceAtFreqMHz.v]
# set_property is_enabled false [get_files  /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SimTSI.v]
# set_property is_enabled false [get_files  {/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SimDRAM.v /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SimJTAG.v /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SimUART.v /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TestDriver.v}]
# add_files -fileset constrs_1 -norecurse /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/tools/BOOM/BOOM_Time_Constraints.xdc
# set_property top ChipTop [current_fileset]
# reset_run synth_1
# launch_runs synth_1 -jobs 12
[Tue Jan  7 23:10:55 2025] Launched synth_1...
Run output will be captured here: /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/Vivado_Prj/BOOM_Prj/BOOM_Prj.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Jan  7 23:10:55 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log ChipTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ChipTop.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ChipTop.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1341.168 ; gain = 5.961 ; free physical = 3265 ; free virtual = 24917
Command: read_checkpoint -incremental /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/BOOM/Synthesis/ChipTop.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/BOOM/Synthesis/ChipTop.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ChipTop -part xczu19eg-ffvc1760-2-i -incremental_mode aggressive
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 949234
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2837.426 ; gain = 301.777 ; free physical = 1032 ; free virtual = 23121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ChipTop' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ChipTop.sv:46]
INFO: [Synth 8-6157] synthesizing module 'DigitalTop' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/DigitalTop.sv:46]
INFO: [Synth 8-6157] synthesizing module 'IntXbar_i1_o1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/IntXbar_i1_o1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar_i1_o1' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/IntXbar_i1_o1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SystemBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_4' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FixedClockBroadcast_4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_4' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FixedClockBroadcast_4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_sbus_i2_o2_a32d64s6k3z4c' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_sbus_i2_o2_a32d64s6k3z4c.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_sbus_i2_o2_a32d64s6k3z4c.sv:436]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor.sv:64]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_sbus_i2_o2_a32d64s6k3z4c.sv:458]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_1.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_1' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_1.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_sbus_i2_o2_a32d64s6k3z4c' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_sbus_i2_o2_a32d64s6k3z4c.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SystemBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_pbus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/PeripheryBus_pbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_2' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FixedClockBroadcast_2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_2' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FixedClockBroadcast_2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_pbus_out_i1_o2_a29d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_pbus_out_i1_o2_a29d64s7k1z3u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_pbus_out_i1_o2_a29d64s7k1z3u.sv:193]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_2.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_2.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_pbus_out_i1_o2_a29d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_pbus_out_i1_o2_a29d64s7k1z3u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a29d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z3u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z3u.sv:52]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_3' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_3.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_3' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_3.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a29d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a29d64s7k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x118' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x118.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x118' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x118.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a29d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a29d64s7k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a29d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a29d64s7k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x82' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x82.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x82' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x82.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a29d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a29d64s7k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a29d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z3u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_pbus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLAtomicAutomata_pbus.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLAtomicAutomata_pbus.sv:338]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_4.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_4.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_pbus' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLAtomicAutomata_pbus.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a29d64s7k1z3u_1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z3u_1.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z3u_1.sv:56]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_5.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_5.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a29d64s7k1z3u_1' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z3u_1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_pbus_to_bootaddressreg' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_pbus_to_bootaddressreg.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_BootAddrReg' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_BootAddrReg.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_BootAddrReg.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_6.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_6.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a13d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a13d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a13d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a13d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_BootAddrReg' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_BootAddrReg.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_pbus_to_bootaddressreg' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_pbus_to_bootaddressreg.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_pbus_to_device_named_uart_0' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_pbus_to_device_named_uart_0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_UART' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_UART.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_UART.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_7.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_7.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a29d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a29d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a29d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a29d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_UART' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_UART.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_pbus_to_device_named_uart_0' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_pbus_to_device_named_uart_0.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/PeripheryBus_pbus.sv:489]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_8.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_8.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus_pbus' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/PeripheryBus_pbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FrontBus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FrontBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_fbus_i2_o1_a32d64s5k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_fbus_i2_o1_a32d64s5k3z4u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_fbus_i2_o1_a32d64s5k3z4u.sv:202]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_9.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_9.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_fbus_i2_o1_a32d64s5k3z4u.sv:220]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_10.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_10.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_fbus_i2_o1_a32d64s5k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_fbus_i2_o1_a32d64s5k3z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a32d64s5k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s5k3z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s5k3z4u.sv:56]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_11.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_11.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a32d64s5k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x120' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x120.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x120' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x120.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a32d64s5k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a32d64s5k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x83' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x83.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x83' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x83.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a32d64s5k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a32d64s5k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s5k3z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_fbus_from_debug_sb' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_fbus_from_debug_sb.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLWidthWidget1.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLWidthWidget1.sv:194]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_12.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_12.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleD_a32d64s1k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleD_a32d64s1k3z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleD_a32d64s1k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleD_a32d64s1k3z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget1' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLWidthWidget1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_fbus_from_debug_sb' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_fbus_from_debug_sb.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_fbus_from_port_named_serial_tl_0_in' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_fbus_from_port_named_serial_tl_0_in.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a32d64s4k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s4k3z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s4k3z4u.sv:56]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_13.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_13.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a32d64s4k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a32d64s4k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x119' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x119.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x119' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x119.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a32d64s4k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a32d64s4k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a32d64s4k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a32d64s4k3z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a32d64s4k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a32d64s4k3z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a32d64s4k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s4k3z4u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_fbus_from_port_named_serial_tl_0_in' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_fbus_from_port_named_serial_tl_0_in.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FrontBus' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FrontBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_cbus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/PeripheryBus_cbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_7' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FixedClockBroadcast_7.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_7' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FixedClockBroadcast_7.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_cbus_in_i2_o1_a29d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s7k1z4u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s7k1z4u.sv:190]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_14.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_14.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s7k1z4u.sv:212]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_15.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_15.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_cbus_in_i2_o1_a29d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s7k1z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_cbus_out_i1_o8_a29d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_cbus_out_i1_o8_a29d64s7k1z4u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_cbus_out_i1_o8_a29d64s7k1z4u.sv:373]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_16.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_16.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_cbus_out_i1_o8_a29d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_cbus_out_i1_o8_a29d64s7k1z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a29d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z4u.sv:56]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_17.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_17.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a29d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a29d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a29d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a29d64s7k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a29d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a29d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a29d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a29d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a29d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_cbus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLAtomicAutomata_cbus.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLAtomicAutomata_cbus.sv:341]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_18.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_18.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_cbus' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLAtomicAutomata_cbus.sv:64]
INFO: [Synth 8-6157] synthesizing module 'ErrorDeviceWrapper' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ErrorDeviceWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLError' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLError.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLError.sv:134]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_19.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_19.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleA_a14d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_TLBundleA_a14d64s7k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleA_a14d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_TLBundleA_a14d64s7k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLError.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a14d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a14d64s7k1z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a14d64s7k1z4u.sv:52]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_20.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_20.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a14d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x104' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x104.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x104' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x104.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a14d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a14d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a14d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a14d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a14d64s7k1z4u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ErrorDeviceWrapper' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ErrorDeviceWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_l2_ctrl' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_l2_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a26d64s11k1z2u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a26d64s11k1z2u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a26d64s11k1z2u.sv:52]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_21.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_21.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleA_a26d64s11k1z2u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_TLBundleA_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleA_a26d64s11k1z2u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_TLBundleA_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleD_a26d64s11k1z2u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_TLBundleD_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleD_a26d64s11k1z2u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_TLBundleD_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a26d64s11k1z2u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a26d64s11k1z2u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_LLCCtrl' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_LLCCtrl.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_LLCCtrl.sv:194]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_22.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_22.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a26d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a26d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a26d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a26d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_LLCCtrl' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_LLCCtrl.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_l2_ctrl' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_l2_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_clint' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_clint.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_CLINT' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_CLINT.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_CLINT.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_23.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_23.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_CLINT' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_CLINT.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_clint' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_clint.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_plic' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_plic.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_PLIC' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_PLIC.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_PLIC.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_24.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_24.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a28d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a28d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a28d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a28d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_PLIC' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_PLIC.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_plic' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_plic.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_debug' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_debug.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_Debug' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_Debug.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_Debug.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_25.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_25.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a12d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a12d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a12d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a12d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_Debug' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_Debug.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_debug' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_debug.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_bootrom' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_bootrom.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_BootROM' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_BootROM.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_BootROM.sv:172]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_26.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_26.sv:643]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_26.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a17d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a17d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a17d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a17d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_BootROM' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_BootROM.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_bootrom' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_bootrom.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_prci_ctrl' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_prci_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a21d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a21d64s7k1z3u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a21d64s7k1z3u.sv:52]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_27' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_27.sv:64]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_27' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_27.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x110' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x110.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a21d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a21d64s7k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a21d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a21d64s7k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a21d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a21d64s7k1z3u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_prci_ctrl' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_prci_ctrl.sv:2]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_mbus_i1_o2_a32d64s4k1z3u.sv:207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ProbePicker.sv:83]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ProbePicker.sv:103]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLToAXI4.sv:406]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a28d64s4k1z3u.sv:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/InclusiveCacheControl.sv:155]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/InclusiveCache.sv:132]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s6k3z3c.sv:86]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLCacheCork.sv:300]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BankBinder.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_MasterXbar_BoomTile_i2_o1_a32d64s3k3z4c.sv:226]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_MasterXbar_BoomTile_i2_o1_a32d64s3k3z4c.sv:266]
WARNING: [Synth 8-2898] ignoring Assertion statement with non-constant assert expression [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Rob.sv:1862]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Rob.sv:4196]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/rob_debug_inst_mem_0.sv:12]
WARNING: [Synth 8-2898] ignoring Assertion statement with non-constant assert expression [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/LSU.sv:5613]
WARNING: [Synth 8-2898] ignoring Assertion statement with non-constant assert expression [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/LSU.sv:5615]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s3k3z4c_1.sv:100]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TilePRCIDomain.sv:238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TilePRCIDomain.sv:244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TilePRCIDomain.sv:250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/CLINT.sv:137]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLPLIC.sv:212]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_dmixbar_i1_o2_a9d32s1k1z2u.sv:179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLDebugModuleOuter.sv:160]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBusBypassBar.sv:151]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLError_1.sv:144]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLAsyncCrossingSource_a9d32s1k1z2u.sv:50]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLDebugModuleInner.sv:2280]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLDebugModuleInner.sv:2298]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLROM.sv:534]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_50.sv:887]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLRAM_ScratchpadBank.sv:158]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_ScratchpadBank.sv:186]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a28d64s4k1z3u_1.sv:52]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SerialTL0ClockSinkDomain.sv:101]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLUART.sv:168]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000001 
	Parameter FORMAT bound to: uart_tx_printf=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_prcibus_i1_o2_a21d64s7k1z3u.sv:191]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TileClockGater.sv:33]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_TileClockGater.sv:186]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TileResetSetter.sv:26]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_TileResetSetter.sv:182]
WARNING: [Synth 8-6014] Unused sequential element s2_pdata_r_corrupt_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SourceD.sv:346]
WARNING: [Synth 8-6014] Unused sequential element s3_pdata_corrupt_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SourceD.sv:363]
WARNING: [Synth 8-6014] Unused sequential element s4_need_pb_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SourceD.sv:371]
WARNING: [Synth 8-6014] Unused sequential element s4_pdata_corrupt_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SourceD.sv:379]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:1961]
WARNING: [Synth 8-6014] Unused sequential element ren1_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Directory.sv:192]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:2057]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/IDPool.sv:119]
WARNING: [Synth 8-6014] Unused sequential element req_needs_wb_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomMSHR.sv:696]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:2154]
WARNING: [Synth 8-6014] Unused sequential element ram_R_0_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:2252]
WARNING: [Synth 8-6014] Unused sequential element REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:871]
WARNING: [Synth 8-6014] Unused sequential element REG_1_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:872]
WARNING: [Synth 8-6014] Unused sequential element debug_sc_fail_addr_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:773]
WARNING: [Synth 8-6014] Unused sequential element debug_sc_fail_cnt_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:1001]
WARNING: [Synth 8-6014] Unused sequential element s2_sc_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:641]
WARNING: [Synth 8-6014] Unused sequential element s2_repl_meta_REG_coh_state_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:973]
WARNING: [Synth 8-6014] Unused sequential element s2_repl_meta_REG_1_coh_state_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:975]
WARNING: [Synth 8-6014] Unused sequential element s2_repl_meta_REG_2_coh_state_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:977]
WARNING: [Synth 8-6014] Unused sequential element s2_repl_meta_REG_3_coh_state_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:979]
WARNING: [Synth 8-6014] Unused sequential element s2_nack_hit_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:662]
WARNING: [Synth 8-6014] Unused sequential element s2_send_nack_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:669]
WARNING: [Synth 8-6014] Unused sequential element mshrs_io_meta_resp_bits_REG_0_coh_state_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:984]
WARNING: [Synth 8-6014] Unused sequential element mshrs_io_meta_resp_bits_REG_1_coh_state_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:985]
WARNING: [Synth 8-6014] Unused sequential element mshrs_io_meta_resp_bits_REG_2_coh_state_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:986]
WARNING: [Synth 8-6014] Unused sequential element mshrs_io_meta_resp_bits_REG_3_coh_state_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:987]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:2351]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:2447]
WARNING: [Synth 8-6014] Unused sequential element f4_idx_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/LoopBranchPredictorColumn.sv:1110]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_update_bits_meta_reg' and it is trimmed from '120' to '40' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/LoopBranchPredictorBank.sv:220]
WARNING: [Synth 8-6014] Unused sequential element ram_R_0_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:2546]
WARNING: [Synth 8-6014] Unused sequential element ram_R_0_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:2647]
WARNING: [Synth 8-6014] Unused sequential element ram_R_0_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:2748]
WARNING: [Synth 8-6014] Unused sequential element ram_R_0_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:2849]
WARNING: [Synth 8-6014] Unused sequential element ram_R_0_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:2950]
WARNING: [Synth 8-6014] Unused sequential element t_io_f1_req_valid_REG_1_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:696]
WARNING: [Synth 8-6014] Unused sequential element t_io_f1_req_pc_REG_1_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:697]
WARNING: [Synth 8-6014] Unused sequential element t_io_f1_req_valid_REG_2_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:698]
WARNING: [Synth 8-6014] Unused sequential element t_io_f1_req_pc_REG_2_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:699]
WARNING: [Synth 8-6014] Unused sequential element t_io_f1_req_valid_REG_3_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:700]
WARNING: [Synth 8-6014] Unused sequential element t_io_f1_req_pc_REG_3_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:701]
WARNING: [Synth 8-6014] Unused sequential element t_io_f1_req_valid_REG_4_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:702]
WARNING: [Synth 8-6014] Unused sequential element t_io_f1_req_pc_REG_4_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:703]
WARNING: [Synth 8-6014] Unused sequential element t_io_f1_req_valid_REG_5_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:704]
WARNING: [Synth 8-6014] Unused sequential element t_io_f1_req_pc_REG_5_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:705]
WARNING: [Synth 8-6014] Unused sequential element tt_1_1_io_update_pc_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:756]
WARNING: [Synth 8-6014] Unused sequential element tt_1_1_io_update_hist_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:757]
WARNING: [Synth 8-6014] Unused sequential element tt_2_1_io_update_pc_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:782]
WARNING: [Synth 8-6014] Unused sequential element tt_2_1_io_update_hist_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:783]
WARNING: [Synth 8-6014] Unused sequential element tt_3_1_io_update_pc_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:808]
WARNING: [Synth 8-6014] Unused sequential element tt_3_1_io_update_hist_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:809]
WARNING: [Synth 8-6014] Unused sequential element tt_4_1_io_update_pc_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:834]
WARNING: [Synth 8-6014] Unused sequential element tt_4_1_io_update_hist_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:835]
WARNING: [Synth 8-6014] Unused sequential element tt_5_1_io_update_pc_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:860]
WARNING: [Synth 8-6014] Unused sequential element tt_5_1_io_update_hist_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:861]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_update_bits_meta_reg' and it is trimmed from '120' to '56' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:544]
WARNING: [Synth 8-6014] Unused sequential element tt_1_1_io_update_old_ctr_0_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:735]
WARNING: [Synth 8-6014] Unused sequential element tt_1_1_io_update_old_ctr_1_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:741]
WARNING: [Synth 8-6014] Unused sequential element tt_1_1_io_update_old_ctr_2_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:747]
WARNING: [Synth 8-6014] Unused sequential element tt_1_1_io_update_old_ctr_3_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:753]
WARNING: [Synth 8-6014] Unused sequential element tt_2_1_io_update_old_ctr_0_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:761]
WARNING: [Synth 8-6014] Unused sequential element tt_2_1_io_update_old_ctr_1_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:767]
WARNING: [Synth 8-6014] Unused sequential element tt_2_1_io_update_old_ctr_2_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:773]
WARNING: [Synth 8-6014] Unused sequential element tt_2_1_io_update_old_ctr_3_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:779]
WARNING: [Synth 8-6014] Unused sequential element tt_3_1_io_update_old_ctr_0_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:787]
WARNING: [Synth 8-6014] Unused sequential element tt_3_1_io_update_old_ctr_1_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:793]
WARNING: [Synth 8-6014] Unused sequential element tt_3_1_io_update_old_ctr_2_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:799]
WARNING: [Synth 8-6014] Unused sequential element tt_3_1_io_update_old_ctr_3_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:805]
WARNING: [Synth 8-6014] Unused sequential element tt_4_1_io_update_old_ctr_0_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:813]
WARNING: [Synth 8-6014] Unused sequential element tt_4_1_io_update_old_ctr_1_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:819]
WARNING: [Synth 8-6014] Unused sequential element tt_4_1_io_update_old_ctr_2_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:825]
WARNING: [Synth 8-6014] Unused sequential element tt_4_1_io_update_old_ctr_3_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:831]
WARNING: [Synth 8-6014] Unused sequential element tt_5_1_io_update_old_ctr_0_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:839]
WARNING: [Synth 8-6014] Unused sequential element tt_5_1_io_update_old_ctr_1_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:845]
WARNING: [Synth 8-6014] Unused sequential element tt_5_1_io_update_old_ctr_2_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:851]
WARNING: [Synth 8-6014] Unused sequential element tt_5_1_io_update_old_ctr_3_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TageBranchPredictorBank.sv:857]
WARNING: [Synth 8-6014] Unused sequential element ram_R_0_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:3051]
WARNING: [Synth 8-6014] Unused sequential element ram_R_0_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:3152]
WARNING: [Synth 8-6014] Unused sequential element ram_R_0_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:3252]
WARNING: [Synth 8-6014] Unused sequential element REG_1_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BTBBranchPredictorBank.sv:378]
WARNING: [Synth 8-6014] Unused sequential element REG_2_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BTBBranchPredictorBank.sv:379]
WARNING: [Synth 8-6014] Unused sequential element REG_4_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BTBBranchPredictorBank.sv:385]
WARNING: [Synth 8-6014] Unused sequential element REG_7_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BTBBranchPredictorBank.sv:392]
WARNING: [Synth 8-6014] Unused sequential element REG_8_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BTBBranchPredictorBank.sv:393]
WARNING: [Synth 8-6014] Unused sequential element REG_10_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BTBBranchPredictorBank.sv:399]
WARNING: [Synth 8-6014] Unused sequential element REG_13_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BTBBranchPredictorBank.sv:406]
WARNING: [Synth 8-6014] Unused sequential element REG_14_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BTBBranchPredictorBank.sv:407]
WARNING: [Synth 8-6014] Unused sequential element REG_16_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BTBBranchPredictorBank.sv:413]
WARNING: [Synth 8-6014] Unused sequential element REG_19_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BTBBranchPredictorBank.sv:420]
WARNING: [Synth 8-6014] Unused sequential element REG_20_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BTBBranchPredictorBank.sv:421]
WARNING: [Synth 8-6014] Unused sequential element REG_22_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BTBBranchPredictorBank.sv:427]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_update_bits_meta_reg' and it is trimmed from '120' to '1' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BTBBranchPredictorBank.sv:301]
WARNING: [Synth 8-6014] Unused sequential element ram_R_0_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:3353]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_update_idx_reg' and it is trimmed from '37' to '11' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BIMBranchPredictorBank.sv:218]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_update_bits_meta_reg' and it is trimmed from '120' to '8' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BIMBranchPredictorBank.sv:223]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_update_bits_pc_reg' and it is trimmed from '40' to '13' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FAMicroBTBBranchPredictorBank.sv:538]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_update_bits_target_reg' and it is trimmed from '40' to '13' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FAMicroBTBBranchPredictorBank.sv:538]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_update_bits_meta_reg' and it is trimmed from '120' to '8' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FAMicroBTBBranchPredictorBank.sv:541]
WARNING: [Synth 8-6014] Unused sequential element ram_R_0_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:3453]
WARNING: [Synth 8-6014] Unused sequential element ram_R_0_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/chipyard.harness.TestHarness.CustomisedBoomV3Config.top.mems.v:3553]
WARNING: [Synth 8-6014] Unused sequential element do_commit_update_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FetchTargetQueue.sv:436]
WARNING: [Synth 8-6014] Unused sequential element io_bpdupdate_bits_is_mispredict_update_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FetchTargetQueue.sv:1110]
WARNING: [Synth 8-6014] Unused sequential element io_bpdupdate_bits_is_repair_update_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FetchTargetQueue.sv:1111]
WARNING: [Synth 8-6014] Unused sequential element REG_3_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FetchTargetQueue.sv:449]
WARNING: [Synth 8-6014] Unused sequential element ram_REG_cfi_idx_valid_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FetchTargetQueue.sv:570]
WARNING: [Synth 8-6014] Unused sequential element ram_REG_cfi_idx_bits_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FetchTargetQueue.sv:571]
WARNING: [Synth 8-6014] Unused sequential element ram_REG_cfi_taken_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FetchTargetQueue.sv:572]
WARNING: [Synth 8-6014] Unused sequential element ram_REG_cfi_is_call_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FetchTargetQueue.sv:588]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-3936] Found unconnected internal register 'read_addrs_0_reg' and it is trimmed from '7' to '6' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/RegisterFileSynthesizable.sv:108]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_addrs_1_reg' and it is trimmed from '7' to '6' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/RegisterFileSynthesizable.sv:109]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_addrs_2_reg' and it is trimmed from '7' to '6' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/RegisterFileSynthesizable.sv:110]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_forward_ld_addr_0_reg' and it is trimmed from '40' to '3' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/LSU.sv:4467]
WARNING: [Synth 8-7129] Port reset in module JtagBypassChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_chainIn_update in module JtagBypassChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureUpdateChain_UInt5_To_UInt5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureChain_JTAGIdcodeBundle is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_chainIn_update in module CaptureChain_JTAGIdcodeBundle is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureUpdateChain_DMIAccessCapture_To_DMIAccessUpdate is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureUpdateChain_DTMInfo_To_DTMInfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_ready in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_valid in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_size[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_size[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_size[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[6] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[5] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[4] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[3] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[20] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[19] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[18] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[17] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[16] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[15] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[14] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[13] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[12] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[11] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[10] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[9] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[8] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[7] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[6] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[5] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[4] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[3] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[7] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[6] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[5] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[4] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[3] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_corrupt in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_ready in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_valid in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_opcode[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_opcode[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_opcode[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_size[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_size[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_size[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[6] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[5] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[4] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[3] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_ready in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_valid in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[2] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[1] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[0] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[2] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[1] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[0] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_size[1] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_size[0] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[10] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[9] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[8] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[7] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[6] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[5] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[4] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[3] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[2] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[1] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[0] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[20] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[19] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[18] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[17] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[16] in module TLMonitor_58 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3995.059 ; gain = 1459.410 ; free physical = 455 ; free virtual = 22031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 3995.059 ; gain = 1459.410 ; free physical = 455 ; free virtual = 22032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 3995.059 ; gain = 1459.410 ; free physical = 455 ; free virtual = 22032
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3995.059 ; gain = 0.000 ; free physical = 449 ; free virtual = 22026
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/tools/BOOM/BOOM_Time_Constraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'clock' already exists, overwriting the previous clock with the same name. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/tools/BOOM/BOOM_Time_Constraints.xdc:3]
Finished Parsing XDC File [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/tools/BOOM/BOOM_Time_Constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4465.824 ; gain = 0.000 ; free physical = 415 ; free virtual = 21656
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4587.824 ; gain = 121.965 ; free physical = 265 ; free virtual = 21506
INFO: [Designutils 20-5008] Incremental synthesis strategy aggressive
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:30 ; elapsed = 00:01:24 . Memory (MB): peak = 4587.824 ; gain = 2052.176 ; free physical = 507 ; free virtual = 21549
---------------------------------------------------------------------------------
got a mismatch BoomNonBlockingDCache
Is not a child genome
got a mismatch BoomMSHRFile
Is not a child genome
got a mismatch Arbiter2_BoomDCacheReqInternal
got a mismatch Arbiter3_BoomDCacheResp
got a mismatch BoomMSHR
got a mismatch BranchKillableQueue
got a mismatch BoomMSHR
got a mismatch BranchKillableQueue
got a mismatch BoomIOMSHR
got a mismatch BranchKillableQueue_2
got a mismatch Arbiter6_BoomL1MetaReadReq
got a mismatch BoomFrontend
Is not a child genome
got a mismatch ICache
got a mismatch BoomCore
Is not a child genome
got a mismatch ALUExeUnit
got a mismatch MemAddrCalcUnit
got a mismatch ALUExeUnit_1
got a mismatch ALUUnit
got a mismatch PipelinedMulUnit
got a mismatch IntToFPUnit
got a mismatch BranchKillableQueue_3
got a mismatch DivUnit
got a mismatch FpPipeline
Is not a child genome
got a mismatch FPUExeUnit
got a mismatch FPUUnit
got a mismatch FDivSqrtUnit
got a mismatch BranchKillableQueue_4
got a mismatch BranchKillableQueue_5
got a mismatch Arbiter2_ExeUnitResp
got a mismatch IssueUnitCollapsing
got a mismatch IssueSlot
got a mismatch IssueSlot
got a mismatch IssueSlot
got a mismatch IssueSlot
got a mismatch IssueSlot
got a mismatch IssueSlot
got a mismatch IssueSlot
got a mismatch IssueSlot
got a mismatch RegisterFileSynthesizable
got a mismatch RegisterRead
got a mismatch RegisterReadDecode
got a mismatch Arbiter2_ExeUnitResp
got a mismatch BranchMaskGenerationLogic
got a mismatch RenameStage
got a mismatch RenameMapTable
got a mismatch RenameFreeList
got a mismatch RenameBusyTable
got a mismatch RenameStage_1
got a mismatch RenameMapTable_1
got a mismatch RenameFreeList_1
got a mismatch RenameBusyTable_1
got a mismatch IssueUnitCollapsing_1
got a mismatch IssueUnitCollapsing_2
got a mismatch BasicDispatcher
got a mismatch RegisterFileSynthesizable_1
got a mismatch Arbiter2_ExeUnitResp_2
got a mismatch RegisterRead_1
got a mismatch RegisterReadDecode_1
got a mismatch RegisterReadDecode_2
got a mismatch Rob
got a mismatch CSRFile
got a mismatch LSU
Is not a child genome
got a mismatch ForwardingAgeLogic
got a mismatch PTW
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:42 ; elapsed = 00:01:39 . Memory (MB): peak = 4587.824 ; gain = 2052.176 ; free physical = 357 ; free virtual = 19044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:42 ; elapsed = 00:01:39 . Memory (MB): peak = 4587.824 ; gain = 2052.176 ; free physical = 357 ; free virtual = 19044
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_a_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/RenameFreeList.sv:286]
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_a_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Arbiter2_L1DataWriteReq.sv:289]
WARNING: [Synth 8-3936] Found unconnected internal register 'ram_reg' and it is trimmed from '104' to '17' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/RecFNToRecFN_1.sv:71]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PeripheryBus_cbus'
WARNING: [Synth 8-3936] Found unconnected internal register 'param_r_reg' and it is trimmed from '3' to '2' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/Vivado_Prj/BOOM_Prj/BOOM_Prj.runs/synth_1/1993/src/standard.vhd:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_addr_reg' and it is trimmed from '40' to '32' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLDFromBeat_serial_tl_0_a64d64s8k8z8c.sv:333]
WARNING: [Synth 8-3936] Found unconnected internal register 'ram_reg' and it is trimmed from '682' to '680' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_debug.sv:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_pipe_b_fn_reg' and it is trimmed from '4' to '2' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_54.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_pipe_b_typeTagIn_reg' and it is trimmed from '2' to '1' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BranchKillableQueue_5.sv:74]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in1_reg' and it is trimmed from '65' to '33' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/RegisterRead_1.sv:79]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in3_reg' and it is trimmed from '65' to '33' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/RegisterRead_1.sv:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_fmt_reg' and it is trimmed from '2' to '1' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_BootROM.sv:106]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_typeTagOut_reg' and it is trimmed from '2' to '1' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_BootROM.sv:93]
INFO: [Synth 8-802] inferred FSM for state register 'rob_state_reg' in module 'Rob'
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_mcounteren_reg' and it is trimmed from '32' to '3' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBusBypassBar.sv:262]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_scounteren_reg' and it is trimmed from '32' to '3' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBusBypassBar.sv:264]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_mideleg_reg' and it is trimmed from '64' to '10' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBusBypassBar.sv:246]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_medeleg_reg' and it is trimmed from '64' to '16' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBusBypassBar.sv:250]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_0_reg' and it is trimmed from '32' to '2' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FAMicroBTBBranchPredictorBank.sv:69]
WARNING: [Synth 8-3936] Found unconnected internal register 'channel_vec_0_reg' and it is trimmed from '32' to '3' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/RegisterReadDecode.sv:72]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                           000001 |                              000
                 iSTATE5 |                           000010 |                              001
                 iSTATE4 |                           000100 |                              010
                 iSTATE3 |                           001000 |                              011
                 iSTATE2 |                           010000 |                              100
                 iSTATE1 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PeripheryBus_cbus'
WARNING: [Synth 8-6430] The Block RAM "split_cc_dir_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "split_cc_dir_ext:/ram_reg"
INFO: [Synth 8-6793] RAM ("split_cc_banks_0_ext:/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
WARNING: [Synth 8-6430] The Block RAM "split_cc_banks_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6793] RAM ("split_cc_banks_0_ext:/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-6793] RAM ("split_cc_banks_0_ext:/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "split_cc_banks_0_ext:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "split_cc_banks_0_ext:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "split_cc_banks_0_ext:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "split_cc_banks_0_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "split_cc_banks_0_ext:/ram_reg"
INFO: [Synth 8-6904] The RAM "split_tag_array_ext:/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6430] The Block RAM "split_array_0_0_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "split_tag_array_0_ext:/ram_reg" of size (depth=64 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6430] The Block RAM "split_dataArrayWay_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "split_hi_us_ext:/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "split_table_ext:/ram_reg" of size (depth=128 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "split_hi_us_0_ext:/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "split_table_0_ext:/ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "split_table_1_ext:/ram_reg" of size (depth=128 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "split_meta_0_ext:/ram_reg" of size (depth=128 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "split_btb_0_ext:/ram_reg" of size (depth=128 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "split_ebtb_ext:/ram_reg" of size (depth=128 x width=40) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6430] The Block RAM "split_data_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "split_data_ext:/ram_reg"
INFO: [Synth 8-6904] The RAM "split_meta_0_0_ext:/ram_reg" of size (depth=16 x width=120) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "split_ghist_0_ext:/ram_reg" of size (depth=16 x width=72) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "split_rob_debug_inst_mem_0_ext:/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE2 |                               10 |                               11
                 iSTATE0 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rob_state_reg' using encoding 'sequential' in module 'Rob'
WARNING: [Synth 8-6430] The Block RAM "split_l2_tlb_ram_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "split_mem_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "split_mem_ext:/ram_reg"
WARNING: [Synth 8-327] inferring latch for variable 'en_latched_reg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:34 ; elapsed = 00:02:33 . Memory (MB): peak = 4587.824 ; gain = 2052.176 ; free physical = 399 ; free virtual = 13498
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'system/sbus/system_bus_xbar/monitor/plusarg_reader' (plusarg_reader) to 'system/sbus/system_bus_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/sbus/system_bus_xbar/monitor_1/plusarg_reader' (plusarg_reader) to 'system/sbus/system_bus_xbar/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/pbus/out_xbar/monitor/plusarg_reader' (plusarg_reader) to 'system/pbus/out_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/pbus/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/pbus/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/pbus/atomics/monitor/plusarg_reader' (plusarg_reader) to 'system/pbus/atomics/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/pbus/buffer_1/monitor/plusarg_reader' (plusarg_reader) to 'system/pbus/buffer_1/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/pbus/coupler_to_bootaddressreg/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/pbus/coupler_to_bootaddressreg/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/pbus/coupler_to_device_named_uart_0/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/pbus/coupler_to_device_named_uart_0/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/pbus/monitor/plusarg_reader' (plusarg_reader) to 'system/pbus/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/fbus/fbus_xbar/monitor/plusarg_reader' (plusarg_reader) to 'system/fbus/fbus_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/fbus/fbus_xbar/monitor_1/plusarg_reader' (plusarg_reader) to 'system/fbus/fbus_xbar/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/fbus/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/fbus/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/fbus/coupler_from_debug_sb/widget/monitor/plusarg_reader' (plusarg_reader) to 'system/fbus/coupler_from_debug_sb/widget/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/fbus/coupler_from_port_named_serial_tl_0_in/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/fbus/coupler_from_port_named_serial_tl_0_in/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/cbus/in_xbar/monitor/plusarg_reader' (plusarg_reader) to 'system/cbus/in_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/cbus/in_xbar/monitor_1/plusarg_reader' (plusarg_reader) to 'system/cbus/in_xbar/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/cbus/out_xbar/monitor/plusarg_reader' (plusarg_reader) to 'system/cbus/out_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/cbus/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/cbus/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/cbus/atomics/monitor/plusarg_reader' (plusarg_reader) to 'system/cbus/atomics/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/cbus/wrapped_error_device/error/monitor/plusarg_reader' (plusarg_reader) to 'system/cbus/wrapped_error_device/error/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/cbus/wrapped_error_device/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/cbus/wrapped_error_device/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/cbus/coupler_to_l2_ctrl/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/cbus/coupler_to_l2_ctrl/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/cbus/coupler_to_l2_ctrl/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/cbus/coupler_to_l2_ctrl/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/cbus/coupler_to_clint/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/cbus/coupler_to_clint/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/cbus/coupler_to_plic/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/cbus/coupler_to_plic/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/cbus/coupler_to_debug/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/cbus/coupler_to_debug/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/cbus/coupler_to_bootrom/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/cbus/coupler_to_bootrom/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/cbus/coupler_to_prci_ctrl/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/cbus/coupler_to_prci_ctrl/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/mbus/mbus_xbar/monitor/plusarg_reader' (plusarg_reader) to 'system/mbus/mbus_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/mbus/picker/monitor/plusarg_reader' (plusarg_reader) to 'system/mbus/picker/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/mbus/picker/monitor_1/plusarg_reader' (plusarg_reader) to 'system/mbus/picker/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/monitor/plusarg_reader' (plusarg_reader) to 'system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/mbus/buffer_1/monitor/plusarg_reader' (plusarg_reader) to 'system/mbus/buffer_1/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/coh_wrapper/l2/ctrls/monitor/plusarg_reader' (plusarg_reader) to 'system/coh_wrapper/l2/ctrls/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/coh_wrapper/l2/monitor/plusarg_reader' (plusarg_reader) to 'system/coh_wrapper/l2/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/coh_wrapper/InclusiveCache_inner_TLBuffer/monitor/plusarg_reader' (plusarg_reader) to 'system/coh_wrapper/InclusiveCache_inner_TLBuffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/coh_wrapper/cork/monitor/plusarg_reader' (plusarg_reader) to 'system/coh_wrapper/cork/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/coh_wrapper/binder/monitor/plusarg_reader' (plusarg_reader) to 'system/coh_wrapper/binder/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/tlMasterXbar/monitor/plusarg_reader' (plusarg_reader) to 'system/tile_prci_domain/element_reset_domain_boom_tile/tlMasterXbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/tlMasterXbar/monitor_1/plusarg_reader' (plusarg_reader) to 'system/tile_prci_domain/element_reset_domain_boom_tile/tlMasterXbar/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/frontend/bpd/banked_predictors_0/tage/alloc_lfsr_prng' (MaxPeriodFibonacciLFSR_3) to 'system/tile_prci_domain/element_reset_domain_boom_tile/frontend/bpd/banked_predictors_0/tage/alloc_lfsr_prng_1'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/frontend/bpd/banked_predictors_0/tage/alloc_lfsr_prng' (MaxPeriodFibonacciLFSR_3) to 'system/tile_prci_domain/element_reset_domain_boom_tile/frontend/bpd/banked_predictors_0/tage/alloc_lfsr_prng_2'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/frontend/bpd/banked_predictors_0/tage/alloc_lfsr_prng' (MaxPeriodFibonacciLFSR_3) to 'system/tile_prci_domain/element_reset_domain_boom_tile/frontend/bpd/banked_predictors_0/tage/alloc_lfsr_prng_3'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/frontend/tlb/mpu_ppn_barrier' (OptimizationBarrier_TLBEntryData) to 'system/tile_prci_domain/element_reset_domain_boom_tile/frontend/tlb/entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/core/FpPipeline/fpu_exe_unit/FPUUnit/fpu/dfma_io_in_bits_fma_decoder' (FMADecoder) to 'system/tile_prci_domain/element_reset_domain_boom_tile/core/FpPipeline/fpu_exe_unit/FPUUnit/fpu/sfma_io_in_bits_fma_decoder'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/mpu_ppn_data_barrier' (OptimizationBarrier_EntryData) to 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/ppn_data_barrier_6'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/mpu_ppn_data_barrier' (OptimizationBarrier_EntryData) to 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/entries_barrier_6'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/ppn_data_barrier' (OptimizationBarrier_EntryData) to 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/entries_barrier'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/ppn_data_barrier' (OptimizationBarrier_EntryData) to 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/normal_entries_barrier'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/ppn_data_barrier_1' (OptimizationBarrier_EntryData) to 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/entries_barrier_1'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/ppn_data_barrier_1' (OptimizationBarrier_EntryData) to 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/normal_entries_barrier_1'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/ppn_data_barrier_2' (OptimizationBarrier_EntryData) to 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/entries_barrier_2'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/ppn_data_barrier_2' (OptimizationBarrier_EntryData) to 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/normal_entries_barrier_2'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/ppn_data_barrier_3' (OptimizationBarrier_EntryData) to 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/entries_barrier_3'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/ppn_data_barrier_3' (OptimizationBarrier_EntryData) to 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/normal_entries_barrier_3'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/ppn_data_barrier_4' (OptimizationBarrier_EntryData) to 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/entries_barrier_4'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/ppn_data_barrier_4' (OptimizationBarrier_EntryData) to 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/normal_entries_barrier_4'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/ppn_data_barrier_5' (OptimizationBarrier_EntryData) to 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/entries_barrier_5'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/ppn_data_barrier_5' (OptimizationBarrier_EntryData) to 'system/tile_prci_domain/element_reset_domain_boom_tile/lsu/dtlb/normal_entries_barrier_5'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/tile_prci_domain/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/intsource' (IntSyncCrossingSource_n1x1) to 'system/tile_prci_domain/intsource_1'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/intsource' (IntSyncCrossingSource_n1x1) to 'system/tile_prci_domain/intsource_2'
INFO: [Synth 8-223] decloning instance 'system/clint_domain/clint/monitor/plusarg_reader' (plusarg_reader) to 'system/clint_domain/clint/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/plic_domain/plic/monitor/plusarg_reader' (plusarg_reader) to 'system/plic_domain/plic/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/tlDM/dmOuter/dmiXbar/monitor/plusarg_reader' (plusarg_reader) to 'system/tlDM/dmOuter/dmiXbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/tlDM/dmOuter/dmOuter/monitor/plusarg_reader' (plusarg_reader) to 'system/tlDM/dmOuter/dmOuter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/tlDM/dmOuter/dmiBypass/bar/monitor/plusarg_reader' (plusarg_reader) to 'system/tlDM/dmOuter/dmiBypass/bar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/tlDM/dmOuter/dmiBypass/error/monitor/plusarg_reader' (plusarg_reader) to 'system/tlDM/dmOuter/dmiBypass/error/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/tlDM/dmOuter/asource/monitor/plusarg_reader' (plusarg_reader) to 'system/tlDM/dmOuter/asource/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/tlDM/dmInner/dmInner/monitor/plusarg_reader' (plusarg_reader) to 'system/tlDM/dmInner/dmInner/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/tlDM/dmInner/dmInner/monitor_1/plusarg_reader' (plusarg_reader) to 'system/tlDM/dmInner/dmInner/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/bootrom_domain/bootrom/monitor/plusarg_reader' (plusarg_reader) to 'system/bootrom_domain/bootrom/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/bank/ram/monitor/plusarg_reader' (plusarg_reader) to 'system/bank/ram/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/bank/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/bank/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/bank/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/bank/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/serial_tl_domain/outer_reset_catcher' (ResetCatchAndSync_d3) to 'system/serial_tl_domain/phy_io_outer_reset_catcher'
INFO: [Synth 8-223] decloning instance 'system/uartClockDomainWrapper/uart_0/monitor/plusarg_reader' (plusarg_reader) to 'system/uartClockDomainWrapper/uart_0/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/chipyard_prcictrl_domain/xbar/monitor/plusarg_reader' (plusarg_reader) to 'system/chipyard_prcictrl_domain/xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/chipyard_prcictrl_domain/clock_gater/monitor/plusarg_reader' (plusarg_reader) to 'system/chipyard_prcictrl_domain/clock_gater/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/chipyard_prcictrl_domain/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/chipyard_prcictrl_domain/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/chipyard_prcictrl_domain/reset_setter/monitor/plusarg_reader' (plusarg_reader) to 'system/chipyard_prcictrl_domain/reset_setter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/chipyard_prcictrl_domain/fragmenter_1/monitor/plusarg_reader' (plusarg_reader) to 'system/chipyard_prcictrl_domain/fragmenter_1/monitor/plusarg_reader_1'
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Port sizes have changed


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  13 Input  128 Bit       Adders := 1     
	   2 Input  109 Bit       Adders := 1     
	   2 Input  107 Bit       Adders := 1     
	   2 Input  105 Bit       Adders := 1     
	   2 Input   66 Bit       Adders := 1     
	   3 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 10    
	   3 Input   64 Bit       Adders := 1     
	   2 Input   58 Bit       Adders := 2     
	   2 Input   55 Bit       Adders := 5     
	   2 Input   51 Bit       Adders := 1     
	   2 Input   49 Bit       Adders := 1     
	   2 Input   40 Bit       Adders := 24    
	   3 Input   40 Bit       Adders := 9     
	   4 Input   40 Bit       Adders := 2     
	   5 Input   40 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 8     
	   2 Input   26 Bit       Adders := 5     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 2     
	   4 Input   14 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 5     
	   4 Input   13 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 6     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 5     
	   4 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 5     
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 12    
	   3 Input    9 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 14    
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 60    
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 179   
	   3 Input    3 Bit       Adders := 17    
	   2 Input    2 Bit       Adders := 60    
	   5 Input    2 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 81    
	   3 Input    1 Bit       Adders := 3     
	   4 Input    1 Bit       Adders := 10    
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 7     
	   2 Input     33 Bit         XORs := 1     
	   2 Input     29 Bit         XORs := 16    
	   2 Input     27 Bit         XORs := 1     
	   2 Input     25 Bit         XORs := 10    
	   2 Input     20 Bit         XORs := 8     
	   2 Input     18 Bit         XORs := 4     
	   2 Input     17 Bit         XORs := 4     
	   2 Input     14 Bit         XORs := 4     
	   2 Input     12 Bit         XORs := 6     
	   2 Input     11 Bit         XORs := 8     
	   2 Input     10 Bit         XORs := 5     
	   3 Input      9 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 8     
	   7 Input      9 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 10    
	   4 Input      7 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 4     
	   9 Input      7 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 28    
	 601 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 60    
	   2 Input      2 Bit         XORs := 19    
	   4 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 23    
	 270 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 37    
+---XORs : 
	               45 Bit    Wide XORs := 1     
	               44 Bit    Wide XORs := 1     
+---Registers : 
	              680 Bit    Registers := 1     
	              337 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              187 Bit    Registers := 1     
	              130 Bit    Registers := 1     
	              120 Bit    Registers := 1     
	              118 Bit    Registers := 1     
	              109 Bit    Registers := 1     
	              107 Bit    Registers := 1     
	              105 Bit    Registers := 1     
	               96 Bit    Registers := 18    
	               95 Bit    Registers := 2     
	               86 Bit    Registers := 1     
	               85 Bit    Registers := 1     
	               83 Bit    Registers := 1     
	               73 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               65 Bit    Registers := 85    
	               64 Bit    Registers := 335   
	               58 Bit    Registers := 4     
	               56 Bit    Registers := 2     
	               55 Bit    Registers := 2     
	               54 Bit    Registers := 5     
	               52 Bit    Registers := 4     
	               49 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               42 Bit    Registers := 37    
	               40 Bit    Registers := 308   
	               39 Bit    Registers := 3     
	               37 Bit    Registers := 79    
	               34 Bit    Registers := 14    
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 411   
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 9     
	               29 Bit    Registers := 3     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 24    
	               26 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 6     
	               20 Bit    Registers := 149   
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 34    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 232   
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 100   
	               12 Bit    Registers := 129   
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 388   
	                9 Bit    Registers := 39    
	                8 Bit    Registers := 203   
	                7 Bit    Registers := 1537  
	                6 Bit    Registers := 1382  
	                5 Bit    Registers := 369   
	                4 Bit    Registers := 1050  
	                3 Bit    Registers := 844   
	                2 Bit    Registers := 1503  
	                1 Bit    Registers := 8173  
+---Multipliers : 
	              53x53  Multipliers := 1     
	              54x54  Multipliers := 1     
	              66x66  Multipliers := 1     
+---RAMs : 
	            1024K Bit	(16384 X 64 bit)          RAMs := 4     
	              64K Bit	(8192 X 8 bit)          RAMs := 8     
	              32K Bit	(512 X 64 bit)          RAMs := 8     
	              22K Bit	(512 X 45 bit)          RAMs := 1     
	              17K Bit	(1024 X 17 bit)          RAMs := 8     
	               5K Bit	(128 X 40 bit)          RAMs := 1     
	               4K Bit	(2048 X 2 bit)          RAMs := 4     
	               3K Bit	(256 X 12 bit)          RAMs := 8     
	               3K Bit	(128 X 31 bit)          RAMs := 8     
	               1K Bit	(64 X 22 bit)          RAMs := 4     
	               1K Bit	(128 X 11 bit)          RAMs := 8     
	               1K Bit	(128 X 13 bit)          RAMs := 8     
	               1K Bit	(128 X 14 bit)          RAMs := 8     
	               1K Bit	(16 X 120 bit)          RAMs := 1     
	               1K Bit	(16 X 72 bit)          RAMs := 2     
	               1K Bit	(64 X 20 bit)          RAMs := 4     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
	              256 Bit	(256 X 1 bit)          RAMs := 16    
	              128 Bit	(128 X 1 bit)          RAMs := 32    
+---Muxes : 
	   2 Input 6144 Bit        Muxes := 1     
	   2 Input 4160 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 3     
	   2 Input  256 Bit        Muxes := 1     
	   2 Input  240 Bit        Muxes := 1     
	   2 Input  130 Bit        Muxes := 4     
	   2 Input  126 Bit        Muxes := 1     
	   2 Input  120 Bit        Muxes := 2     
	   2 Input  109 Bit        Muxes := 1     
	   2 Input  108 Bit        Muxes := 1     
	   2 Input  105 Bit        Muxes := 1     
	   2 Input  104 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 156   
	   2 Input   64 Bit        Muxes := 245   
	   3 Input   64 Bit        Muxes := 1     
	   6 Input   64 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 4     
	 513 Input   64 Bit        Muxes := 1     
	 256 Input   64 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 2     
	   2 Input   58 Bit        Muxes := 2     
	   2 Input   56 Bit        Muxes := 7     
	   2 Input   55 Bit        Muxes := 7     
	   2 Input   54 Bit        Muxes := 5     
	   2 Input   53 Bit        Muxes := 6     
	   2 Input   52 Bit        Muxes := 12    
	   2 Input   51 Bit        Muxes := 4     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 5     
	   2 Input   46 Bit        Muxes := 3     
	   2 Input   44 Bit        Muxes := 3     
	   4 Input   42 Bit        Muxes := 8     
	   2 Input   40 Bit        Muxes := 172   
	   4 Input   40 Bit        Muxes := 3     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   4 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 232   
	   3 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 4     
	   2 Input   30 Bit        Muxes := 13    
	   2 Input   29 Bit        Muxes := 14    
	   2 Input   28 Bit        Muxes := 6     
	   2 Input   27 Bit        Muxes := 4     
	   4 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 13    
	   2 Input   25 Bit        Muxes := 20    
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 11    
	   2 Input   22 Bit        Muxes := 9     
	   2 Input   21 Bit        Muxes := 7     
	   2 Input   20 Bit        Muxes := 59    
	   3 Input   20 Bit        Muxes := 2     
	   3 Input   19 Bit        Muxes := 4     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 249   
	   4 Input   16 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 116   
	   2 Input   12 Bit        Muxes := 42    
	   2 Input   11 Bit        Muxes := 12    
	   2 Input   10 Bit        Muxes := 423   
	   2 Input    9 Bit        Muxes := 73    
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 314   
	  10 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 33    
	   4 Input    8 Bit        Muxes := 9     
	   2 Input    7 Bit        Muxes := 1001  
	   3 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 391   
	  54 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 6     
	   5 Input    5 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 207   
	  16 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	  22 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 290   
	   4 Input    4 Bit        Muxes := 8     
	   5 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1121  
	   4 Input    3 Bit        Muxes := 16    
	  10 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 34    
	   5 Input    3 Bit        Muxes := 12    
	   8 Input    3 Bit        Muxes := 9     
	   6 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1365  
	  16 Input    2 Bit        Muxes := 14    
	   3 Input    2 Bit        Muxes := 13    
	   4 Input    2 Bit        Muxes := 10    
	   5 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4784  
	   4 Input    1 Bit        Muxes := 26    
	   3 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design BoomMSHR has port io_mem_acquire_bits_param[2] driven by constant 0
WARNING: [Synth 8-3917] design BoomMSHR has port io_mem_acquire_bits_source[1] driven by constant 0
WARNING: [Synth 8-3917] design BoomMSHR has port io_mem_acquire_bits_address[5] driven by constant 0
WARNING: [Synth 8-3917] design BoomMSHR has port io_mem_acquire_bits_address[4] driven by constant 0
WARNING: [Synth 8-3917] design BoomMSHR has port io_mem_acquire_bits_address[3] driven by constant 0
WARNING: [Synth 8-3917] design BoomMSHR has port io_mem_acquire_bits_address[2] driven by constant 0
WARNING: [Synth 8-3917] design BoomMSHR has port io_mem_acquire_bits_address[1] driven by constant 0
WARNING: [Synth 8-3917] design BoomMSHR has port io_mem_acquire_bits_address[0] driven by constant 0
WARNING: [Synth 8-3917] design BoomMSHR has port io_refill_bits_addr[2] driven by constant 0
WARNING: [Synth 8-3917] design BoomMSHR has port io_refill_bits_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design BoomMSHR has port io_refill_bits_addr[0] driven by constant 0
INFO: [Synth 8-6904] The RAM "meta_0/tag_array/tag_array_ext/mem_0_0/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "meta_0/tag_array/tag_array_ext/mem_0_1/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "meta_0/tag_array/tag_array_ext/mem_0_2/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "meta_0/tag_array/tag_array_ext/mem_0_3/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "meta_0/tag_array/tag_array_ext/mem_0_0/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "meta_0/tag_array/tag_array_ext/mem_0_1/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "meta_0/tag_array/tag_array_ext/mem_0_2/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "meta_0/tag_array/tag_array_ext/mem_0_3/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM array_0_0_0/array_0_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM array_0_0_0/array_0_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "data/array_0_0_0/array_0_0_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("data/array_0_0_0/array_0_0_0_ext/mem_0_0/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM array_1_0_0/array_0_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM array_1_0_0/array_0_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "data/array_1_0_0/array_0_0_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("data/array_1_0_0/array_0_0_0_ext/mem_0_0/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM array_2_0_0/array_0_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM array_2_0_0/array_0_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "data/array_2_0_0/array_0_0_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("data/array_2_0_0/array_0_0_0_ext/mem_0_0/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM array_3_0_0/array_0_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM array_3_0_0/array_0_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "data/array_3_0_0/array_0_0_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("data/array_3_0_0/array_0_0_0_ext/mem_0_0/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM array_0_0_0/array_0_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM array_1_0_0/array_0_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM array_2_0_0/array_0_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM array_3_0_0/array_0_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-6904] The RAM "tage/tt_0_1/table_0/table_ext/mem_0_0/ram_reg" of size (depth=128 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_0_1/table_0/table_ext/mem_0_1/ram_reg" of size (depth=128 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_0_1/table_0/table_ext/mem_0_2/ram_reg" of size (depth=128 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_0_1/table_0/table_ext/mem_0_3/ram_reg" of size (depth=128 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_0_1/lo_us/hi_us_ext/mem_0_0/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_0_1/hi_us/hi_us_ext/mem_0_0/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_0_1/lo_us/hi_us_ext/mem_0_1/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_0_1/hi_us/hi_us_ext/mem_0_1/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_0_1/lo_us/hi_us_ext/mem_0_2/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_0_1/hi_us/hi_us_ext/mem_0_2/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_0_1/lo_us/hi_us_ext/mem_0_3/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_0_1/hi_us/hi_us_ext/mem_0_3/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-6904] The RAM "tage/tt_1_1/table_0/table_ext/mem_0_0/ram_reg" of size (depth=128 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_1_1/table_0/table_ext/mem_0_1/ram_reg" of size (depth=128 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_1_1/table_0/table_ext/mem_0_2/ram_reg" of size (depth=128 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_1_1/table_0/table_ext/mem_0_3/ram_reg" of size (depth=128 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_1_1/lo_us/hi_us_ext/mem_0_0/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_1_1/hi_us/hi_us_ext/mem_0_0/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_1_1/lo_us/hi_us_ext/mem_0_1/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_1_1/hi_us/hi_us_ext/mem_0_1/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_1_1/lo_us/hi_us_ext/mem_0_2/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_1_1/hi_us/hi_us_ext/mem_0_2/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_1_1/lo_us/hi_us_ext/mem_0_3/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_1_1/hi_us/hi_us_ext/mem_0_3/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_0_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_0_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_0_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_0_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_0_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_0_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_0_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_0_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_0_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-6904] The RAM "tage/tt_2_1/table_0/table_0_ext/mem_0_0/ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_2_1/table_0/table_0_ext/mem_0_1/ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_2_1/table_0/table_0_ext/mem_0_2/ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_2_1/table_0/table_0_ext/mem_0_3/ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_2_1/lo_us/hi_us_0_ext/mem_0_0/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_2_1/hi_us/hi_us_0_ext/mem_0_0/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_2_1/lo_us/hi_us_0_ext/mem_0_1/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_2_1/hi_us/hi_us_0_ext/mem_0_1/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_2_1/lo_us/hi_us_0_ext/mem_0_2/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_2_1/hi_us/hi_us_0_ext/mem_0_2/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_2_1/lo_us/hi_us_0_ext/mem_0_3/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_2_1/hi_us/hi_us_0_ext/mem_0_3/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_0_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_0_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_0_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_0_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_0_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_0_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_0_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_0_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_0_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[7:0]' into 'hi_us/hi_us_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[7:0]'
INFO: [Synth 8-6904] The RAM "tage/tt_3_1/table_0/table_0_ext/mem_0_0/ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_3_1/table_0/table_0_ext/mem_0_1/ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_3_1/table_0/table_0_ext/mem_0_2/ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_3_1/table_0/table_0_ext/mem_0_3/ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_3_1/lo_us/hi_us_0_ext/mem_0_0/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_3_1/hi_us/hi_us_0_ext/mem_0_0/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_3_1/lo_us/hi_us_0_ext/mem_0_1/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_3_1/hi_us/hi_us_0_ext/mem_0_1/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_3_1/lo_us/hi_us_0_ext/mem_0_2/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_3_1/hi_us/hi_us_0_ext/mem_0_2/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_3_1/lo_us/hi_us_0_ext/mem_0_3/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_3_1/hi_us/hi_us_0_ext/mem_0_3/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_1_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_1_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_1_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_1_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-6904] The RAM "tage/tt_4_1/table_0/table_1_ext/mem_0_0/ram_reg" of size (depth=128 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_4_1/table_0/table_1_ext/mem_0_1/ram_reg" of size (depth=128 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_4_1/table_0/table_1_ext/mem_0_2/ram_reg" of size (depth=128 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_4_1/table_0/table_1_ext/mem_0_3/ram_reg" of size (depth=128 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_4_1/lo_us/hi_us_ext/mem_0_0/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_4_1/hi_us/hi_us_ext/mem_0_0/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_4_1/lo_us/hi_us_ext/mem_0_1/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_4_1/hi_us/hi_us_ext/mem_0_1/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_4_1/lo_us/hi_us_ext/mem_0_2/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_4_1/hi_us/hi_us_ext/mem_0_2/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_4_1/lo_us/hi_us_ext/mem_0_3/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_4_1/hi_us/hi_us_ext/mem_0_3/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'hi_us/hi_us_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'lo_us/hi_us_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_1_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_1_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_1_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'table_0/table_1_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-6904] The RAM "tage/tt_5_1/table_0/table_1_ext/mem_0_0/ram_reg" of size (depth=128 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_5_1/table_0/table_1_ext/mem_0_1/ram_reg" of size (depth=128 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_5_1/table_0/table_1_ext/mem_0_2/ram_reg" of size (depth=128 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_5_1/table_0/table_1_ext/mem_0_3/ram_reg" of size (depth=128 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_5_1/lo_us/hi_us_ext/mem_0_0/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_5_1/hi_us/hi_us_ext/mem_0_0/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_5_1/lo_us/hi_us_ext/mem_0_1/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_5_1/hi_us/hi_us_ext/mem_0_1/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_5_1/lo_us/hi_us_ext/mem_0_2/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_5_1/hi_us/hi_us_ext/mem_0_2/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_5_1/lo_us/hi_us_ext/mem_0_3/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tage/tt_5_1/hi_us/hi_us_ext/mem_0_3/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'meta_0/meta_0_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'meta_0/meta_0_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'meta_0/meta_0_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'meta_1/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'meta_1/meta_0_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'meta_1/meta_0_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'meta_1/meta_0_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'btb_0/btb_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'btb_0/btb_0_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'btb_0/btb_0_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'btb_0/btb_0_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'btb_1/btb_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'btb_1/btb_0_ext/mem_0_1/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'btb_1/btb_0_ext/mem_0_2/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'btb_1/btb_0_ext/mem_0_3/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-4471] merging register 'ebtb/ebtb_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]' into 'meta_0/meta_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[6:0]'
INFO: [Synth 8-6904] The RAM "btb/btb_1/btb_0_ext/mem_0_1/ram_reg" of size (depth=128 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "btb/btb_0/btb_0_ext/mem_0_1/ram_reg" of size (depth=128 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "btb/meta_0/meta_0_ext/mem_0_1/ram_reg" of size (depth=128 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "btb/btb_1/btb_0_ext/mem_0_2/ram_reg" of size (depth=128 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "btb/btb_0/btb_0_ext/mem_0_2/ram_reg" of size (depth=128 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "btb/meta_0/meta_0_ext/mem_0_2/ram_reg" of size (depth=128 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "btb/btb_1/btb_0_ext/mem_0_3/ram_reg" of size (depth=128 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_0/meta_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_0/meta_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_0/meta_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_0/meta_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_0/meta_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_0/meta_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_1/meta_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_1/meta_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_1/meta_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_1/meta_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_1/meta_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_1/meta_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_1/meta_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_1/meta_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_0/meta_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_0/meta_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/btb_1/btb_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/btb_1/btb_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/btb_0/btb_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/btb_0/btb_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bim/data/data_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bim/data/data_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "ComposedBranchPredictorBank__GC0/bim/data/data_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("ComposedBranchPredictorBank__GC0/bim/data/data_ext/mem_0_0/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "ComposedBranchPredictorBank__GC0/bim/data/data_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM bim/data/data_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bim/data/data_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "ComposedBranchPredictorBank__GC0/bim/data/data_ext/mem_0_1/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("ComposedBranchPredictorBank__GC0/bim/data/data_ext/mem_0_1/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "ComposedBranchPredictorBank__GC0/bim/data/data_ext/mem_0_1/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM bim/data/data_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bim/data/data_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "ComposedBranchPredictorBank__GC0/bim/data/data_ext/mem_0_2/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("ComposedBranchPredictorBank__GC0/bim/data/data_ext/mem_0_2/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "ComposedBranchPredictorBank__GC0/bim/data/data_ext/mem_0_2/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM bim/data/data_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bim/data/data_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "ComposedBranchPredictorBank__GC0/bim/data/data_ext/mem_0_3/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("ComposedBranchPredictorBank__GC0/bim/data/data_ext/mem_0_3/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "ComposedBranchPredictorBank__GC0/bim/data/data_ext/mem_0_3/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lo_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM hi_us/hi_us_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_0/meta_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_0/meta_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_0/meta_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_1/meta_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_1/meta_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_1/meta_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_1/meta_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/meta_0/meta_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/btb_1/btb_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM btb/btb_0/btb_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bim/data/data_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bim/data/data_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bim/data/data_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bim/data/data_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'tage/tt_0_1/hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg_rep[0]__2' (FDE) to 'tage/tt_0_1/hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg_rep[0]__1'
INFO: [Synth 8-3886] merging instance 'tage/tt_0_1/hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg_rep[1]__2' (FDE) to 'tage/tt_0_1/hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'tage/tt_0_1/hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg_rep[2]__2' (FDE) to 'tage/tt_0_1/hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'tage/tt_0_1/hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg_rep[3]__2' (FDE) to 'tage/tt_0_1/hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg_rep[3]__1'
INFO: [Synth 8-3886] merging instance 'tage/tt_0_1/hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg_rep[4]__2' (FDE) to 'tage/tt_0_1/hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg_rep[4]__1'
INFO: [Synth 8-3886] merging instance 'tage/tt_0_1/hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg_rep[5]__2' (FDE) to 'tage/tt_0_1/hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg_rep[5]__1'
INFO: [Synth 8-3886] merging instance 'tage/tt_1_1/hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg_rep[0]__2' (FDE) to 'tage/tt_1_1/hi_us/hi_us_ext/mem_0_0/ram_R_0_addr_pipe_0_reg_rep[0]__1'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'ghist_0/ghist_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[3:0]' into 'meta_0/meta_0_0_ext/mem_0_0/ram_R_0_addr_pipe_0_reg[3:0]'
WARNING: [Synth 8-3936] Found unconnected internal register 'f3/ram_reg' and it is trimmed from '187' to '185' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLToAXI4.sv:86]
RAM Pipeline Warning: Read Address Register Found For RAM meta_0/meta_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM meta_0/meta_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ghist_1/ghist_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ghist_1/ghist_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM meta_0/meta_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ghist_1/ghist_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance i_15/f4_btb_corrections/ram_ext/Memory_reg_0_1_140_153 from module BoomFrontend__GCB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_15/f4_btb_corrections/ram_ext/Memory_reg_0_1_126_139 from module BoomFrontend__GCB0 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f3/ram_reg[184] )
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[540]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[341]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[349]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[350]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[357]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[358]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[359]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[365]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[366]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[367]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[368]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[381]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[446]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[447]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[448]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[449]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[539]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[538]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[537]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[536]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[535]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[534]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[533]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[396]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[395]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[394]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[393]' (FDE) to 'f4/ram_reg[193]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[542]' (FDE) to 'f4/ram_reg[177]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[177]' (FDE) to 'f4/ram_reg[161]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[145]' (FDE) to 'f4/ram_reg[129]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[543]' (FDE) to 'f4/ram_reg[178]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[178]' (FDE) to 'f4/ram_reg[162]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[146]' (FDE) to 'f4/ram_reg[130]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[544]' (FDE) to 'f4/ram_reg[179]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[179]' (FDE) to 'f4/ram_reg[163]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[147]' (FDE) to 'f4/ram_reg[131]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[545]' (FDE) to 'f4/ram_reg[180]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[180]' (FDE) to 'f4/ram_reg[164]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[148]' (FDE) to 'f4/ram_reg[132]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[546]' (FDE) to 'f4/ram_reg[181]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[181]' (FDE) to 'f4/ram_reg[165]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[149]' (FDE) to 'f4/ram_reg[133]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[547]' (FDE) to 'f4/ram_reg[182]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[182]' (FDE) to 'f4/ram_reg[166]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[150]' (FDE) to 'f4/ram_reg[134]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[548]' (FDE) to 'f4/ram_reg[183]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[183]' (FDE) to 'f4/ram_reg[167]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[151]' (FDE) to 'f4/ram_reg[135]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[549]' (FDE) to 'f4/ram_reg[184]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[184]' (FDE) to 'f4/ram_reg[168]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[152]' (FDE) to 'f4/ram_reg[136]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[550]' (FDE) to 'f4/ram_reg[185]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[185]' (FDE) to 'f4/ram_reg[169]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[153]' (FDE) to 'f4/ram_reg[137]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[551]' (FDE) to 'f4/ram_reg[186]'
INFO: [Synth 8-3886] merging instance 'f4/ram_reg[186]' (FDE) to 'f4/ram_reg[170]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f4/ram_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_0_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_15_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_14_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_13_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_12_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_11_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_10_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_9_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_8_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_7_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_6_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_5_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_4_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_3_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_2_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/\fb_uop_ram_1_debug_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\f3/ram_reg[107] )
INFO: [Synth 8-7067] Removed DRAM instance i_15/f4_btb_corrections/ram_ext/Memory_reg_0_1_140_153 from module BoomFrontend__GCB0 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_0_is_sfb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_15_is_sfb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_14_is_sfb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_13_is_sfb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_12_is_sfb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_11_is_sfb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_10_is_sfb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_9_is_sfb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_8_is_sfb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_7_is_sfb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_6_is_sfb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_5_is_sfb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_4_is_sfb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_3_is_sfb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_2_is_sfb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fb/fb_uop_ram_1_is_sfb_reg)
RAM Pipeline Warning: Read Address Register Found For RAM icache/dataArrayWay_0/dataArrayWay_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/dataArrayWay_0/dataArrayWay_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "BoomFrontend__GCB2/icache/dataArrayWay_0/dataArrayWay_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("BoomFrontend__GCB2/icache/dataArrayWay_0/dataArrayWay_0_ext/mem_0_0/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM icache/dataArrayWay_1/dataArrayWay_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/dataArrayWay_1/dataArrayWay_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "BoomFrontend__GCB2/icache/dataArrayWay_1/dataArrayWay_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("BoomFrontend__GCB2/icache/dataArrayWay_1/dataArrayWay_0_ext/mem_0_0/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM icache/dataArrayWay_2/dataArrayWay_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/dataArrayWay_2/dataArrayWay_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "BoomFrontend__GCB2/icache/dataArrayWay_2/dataArrayWay_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("BoomFrontend__GCB2/icache/dataArrayWay_2/dataArrayWay_0_ext/mem_0_0/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM icache/dataArrayWay_3/dataArrayWay_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/dataArrayWay_3/dataArrayWay_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "BoomFrontend__GCB2/icache/dataArrayWay_3/dataArrayWay_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("BoomFrontend__GCB2/icache/dataArrayWay_3/dataArrayWay_0_ext/mem_0_0/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array/tag_array_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array/tag_array_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array/tag_array_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array/tag_array_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array/tag_array_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array/tag_array_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array/tag_array_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/dataArrayWay_0/dataArrayWay_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/dataArrayWay_1/dataArrayWay_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/dataArrayWay_2/dataArrayWay_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/dataArrayWay_3/dataArrayWay_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array/tag_array_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array/tag_array_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array/tag_array_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array/tag_array_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a21d64s7k1z3u.sv:133]
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: PCIN+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: PCIN+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: PCIN+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: PCIN+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_SourceXRequest.sv:76]
DSP Report: Generating DSP mul/reg_result_s31, operation Mode is: A''*B''.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: Generating DSP mul/reg_result_s31, operation Mode is: PCIN+A''*B''.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: Generating DSP mul/reg_result_s31, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: Generating DSP mul/reg_result_s31, operation Mode is: A''*B''.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: Generating DSP mul/reg_result_s31, operation Mode is: PCIN+A''*B''.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: Generating DSP mul/reg_result_s31, operation Mode is: PCIN+A''*B''.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: Generating DSP mul/reg_result_s31, operation Mode is: A''*B''.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: Generating DSP mul/reg_result_s31, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: Generating DSP mul/reg_result_s31, operation Mode is: PCIN+A''*B''.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: register mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
DSP Report: operator mul/reg_result_s31 is absorbed into DSP mul/reg_result_s31.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_exe_unit/FPUUnit/fpu/fpmu/\in_pipe_b_typeTagOut_reg[1] )
INFO: [Synth 8-3886] merging instance 'fpu_exe_unit/FPUUnit/fpu/fpiu_out_pipe_b_exc_reg[1]' (FDE) to 'fpu_exe_unit/FPUUnit/fpu/fpiu_out_pipe_b_exc_reg[2]'
INFO: [Synth 8-3886] merging instance 'fpu_exe_unit/FPUUnit/fpu/fpiu_out_pipe_b_exc_reg[2]' (FDE) to 'fpu_exe_unit/FPUUnit/fpu/fpiu_out_pipe_b_exc_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_exe_unit/FPUUnit/fpu/\fpiu_out_pipe_b_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_exe_unit/FPUUnit/fpu/fpmu/\io_out_pipe_b_exc_reg[3] )
INFO: [Synth 8-3886] merging instance 'fpu_exe_unit/FPUUnit/fpu/fpiu_out_pipe_pipe_b_exc_reg[1]' (FDE) to 'fpu_exe_unit/FPUUnit/fpu/fpiu_out_pipe_pipe_b_exc_reg[2]'
INFO: [Synth 8-3886] merging instance 'fpu_exe_unit/FPUUnit/fpu/fpiu_out_pipe_pipe_b_exc_reg[2]' (FDE) to 'fpu_exe_unit/FPUUnit/fpu/fpiu_out_pipe_pipe_b_exc_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_exe_unit/FDivSqrtUnit/\r_buffer_fin_typeTagIn_reg[1] )
INFO: [Synth 8-3886] merging instance 'fpu_exe_unit/FPUUnit/fpu/fpiu_out_pipe_pipe_pipe_b_exc_reg[1]' (FDE) to 'fpu_exe_unit/FPUUnit/fpu/fpiu_out_pipe_pipe_pipe_b_exc_reg[2]'
INFO: [Synth 8-3886] merging instance 'fpu_exe_unit/FPUUnit/fpu/fpiu_out_pipe_pipe_pipe_b_exc_reg[2]' (FDE) to 'fpu_exe_unit/FPUUnit/fpu/fpiu_out_pipe_pipe_pipe_b_exc_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_exe_unit/FPUUnit/fpu/dfma/\io_out_pipe_b_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_exe_unit/FPUUnit/fpu/sfma/\io_out_pipe_b_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_exe_unit/FPUUnit/fpu/\fpiu_out_pipe_pipe_b_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_exe_unit/FPUUnit/fpu/fpmu/\io_out_pipe_pipe_b_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_exe_unit/FDivSqrtUnit/\r_divsqrt_fin_typeTagIn_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_exe_unit/FPUUnit/fpu/\fpiu_out_pipe_pipe_pipe_b_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_exe_unit/FPUUnit/fpu/fpmu/\io_out_pipe_pipe_pipe_b_exc_reg[3] )
WARNING: [Synth 8-3917] design FpPipeline__GCB2 has port io_exe_reqs_0_bits_uop_ctrl_op1_sel[1] driven by constant 0
WARNING: [Synth 8-3917] design FpPipeline__GCB2 has port io_exe_reqs_0_bits_uop_ctrl_op2_sel[2] driven by constant 0
WARNING: [Synth 8-3917] design FpPipeline__GCB2 has port io_exe_reqs_0_bits_uop_ctrl_op2_sel[1] driven by constant 0
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_15/slot_uop_ppred_busy_reg' (FDE) to 'fp_issue_unit/slots_15/slot_uop_ppred_reg[0]'
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_15/slot_uop_ppred_reg[0]' (FDE) to 'fp_issue_unit/slots_15/slot_uop_ppred_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_15/slot_uop_ppred_reg[1]' (FDE) to 'fp_issue_unit/slots_15/slot_uop_ppred_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_15/slot_uop_ppred_reg[2]' (FDE) to 'fp_issue_unit/slots_15/slot_uop_ppred_reg[3]'
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_15/slot_uop_ppred_reg[3]' (FDE) to 'fp_issue_unit/slots_15/slot_uop_iw_state_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fp_issue_unit/slots_15/\slot_uop_iw_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_15/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3886] merging instance 'fregister_read/rrd_uops_0_REG_iw_p1_poisoned_reg' (FD) to 'fregister_read/rrd_uops_0_REG_ctrl_br_type_reg[3]'
INFO: [Synth 8-3886] merging instance 'fregister_read/rrd_uops_0_REG_ctrl_csr_cmd_reg[0]' (FD) to 'fregister_read/rrd_uops_0_REG_ctrl_br_type_reg[3]'
INFO: [Synth 8-3886] merging instance 'fregister_read/rrd_uops_0_REG_ctrl_csr_cmd_reg[1]' (FD) to 'fregister_read/rrd_uops_0_REG_ctrl_br_type_reg[3]'
INFO: [Synth 8-3886] merging instance 'fregister_read/rrd_uops_0_REG_ctrl_csr_cmd_reg[2]' (FD) to 'fregister_read/rrd_uops_0_REG_ctrl_br_type_reg[3]'
INFO: [Synth 8-3886] merging instance 'fregister_read/rrd_uops_0_REG_ctrl_imm_sel_reg[0]' (FD) to 'fregister_read/rrd_uops_0_REG_ctrl_op1_sel_reg[0]'
INFO: [Synth 8-3886] merging instance 'fregister_read/rrd_uops_0_REG_ctrl_imm_sel_reg[2]' (FD) to 'fregister_read/rrd_uops_0_REG_ctrl_br_type_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fregister_read/rrd_uops_0_REG_ctrl_br_type_reg[3] )
INFO: [Synth 8-3886] merging instance 'fregister_read/exe_reg_uops_0_ctrl_csr_cmd_reg[0]' (FDR) to 'fregister_read/exe_reg_uops_0_ctrl_csr_cmd_reg[1]'
INFO: [Synth 8-3886] merging instance 'fregister_read/exe_reg_uops_0_ctrl_csr_cmd_reg[1]' (FDR) to 'fregister_read/exe_reg_uops_0_ctrl_csr_cmd_reg[2]'
INFO: [Synth 8-3886] merging instance 'fregister_read/exe_reg_uops_0_ctrl_csr_cmd_reg[2]' (FDR) to 'fregister_read/exe_reg_uops_0_ctrl_imm_sel_reg[2]'
INFO: [Synth 8-3886] merging instance 'fregister_read/exe_reg_uops_0_ctrl_imm_sel_reg[0]' (FDR) to 'fregister_read/exe_reg_uops_0_ctrl_op1_sel_reg[0]'
INFO: [Synth 8-3886] merging instance 'fregister_read/exe_reg_uops_0_ctrl_imm_sel_reg[2]' (FDR) to 'fregister_read/exe_reg_uops_0_ctrl_br_type_reg[3]'
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_14/slot_uop_ppred_reg[0]' (FDE) to 'fp_issue_unit/slots_14/slot_uop_ppred_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_14/slot_uop_ppred_reg[1]' (FDE) to 'fp_issue_unit/slots_14/slot_uop_ppred_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_14/slot_uop_ppred_reg[2]' (FDE) to 'fp_issue_unit/slots_14/slot_uop_ppred_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_14/\slot_uop_ppred_reg[3] )
INFO: [Synth 8-3886] merging instance 'fregister_read/rrd_uops_0_REG_ctrl_br_type_reg[3]' (FD) to 'fregister_read/exe_reg_uops_0_iw_p1_poisoned_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fregister_read/exe_reg_uops_0_iw_p1_poisoned_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fregister_read/exe_reg_uops_0_ctrl_br_type_reg[3] )
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_13/slot_uop_ppred_reg[0]' (FDE) to 'fp_issue_unit/slots_13/slot_uop_ppred_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_13/slot_uop_ppred_reg[1]' (FDE) to 'fp_issue_unit/slots_13/slot_uop_ppred_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_13/slot_uop_ppred_reg[2]' (FDE) to 'fp_issue_unit/slots_13/slot_uop_ppred_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_13/\slot_uop_ppred_reg[3] )
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_12/slot_uop_ppred_reg[0]' (FDE) to 'fp_issue_unit/slots_12/slot_uop_ppred_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_12/slot_uop_ppred_reg[1]' (FDE) to 'fp_issue_unit/slots_12/slot_uop_ppred_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_12/slot_uop_ppred_reg[2]' (FDE) to 'fp_issue_unit/slots_12/slot_uop_ppred_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_12/\slot_uop_ppred_reg[3] )
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_11/slot_uop_ppred_reg[0]' (FDE) to 'fp_issue_unit/slots_11/slot_uop_ppred_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_11/slot_uop_ppred_reg[1]' (FDE) to 'fp_issue_unit/slots_11/slot_uop_ppred_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_11/slot_uop_ppred_reg[2]' (FDE) to 'fp_issue_unit/slots_11/slot_uop_ppred_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_11/\slot_uop_ppred_reg[3] )
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_10/slot_uop_ppred_reg[0]' (FDE) to 'fp_issue_unit/slots_10/slot_uop_ppred_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_issue_unit/slots_10/slot_uop_ppred_reg[1]' (FDE) to 'fp_issue_unit/slots_10/slot_uop_ppred_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_10/\slot_uop_ppred_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_9/\slot_uop_ppred_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_8/\slot_uop_ppred_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_7/\slot_uop_ppred_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_6/\slot_uop_ppred_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_5/\slot_uop_ppred_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_4/\slot_uop_ppred_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_3/\slot_uop_ppred_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_2/\slot_uop_ppred_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_1/\slot_uop_ppred_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_0/\slot_uop_ppred_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fregister_read/rrd_uops_0_REG_ppred_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fregister_read/exe_reg_uops_0_ppred_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_0/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_1/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_2/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_3/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_4/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_5/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_6/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_7/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_8/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_9/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_10/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_11/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_12/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_13/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_issue_unit/slots_14/\slot_uop_iw_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fregister_read/rrd_uops_0_REG_iw_state_reg[1] )
DSP Debug: swapped A/B pins for adder 0x7ce8e8a0
DSP Debug: swapped A/B pins for adder 0x7e8a2f00
DSP Debug: swapped A/B pins for adder 0x80dac2a0
DSP Debug: swapped A/B pins for adder 0x7d5cb320
DSP Debug: swapped A/B pins for adder 0x7d3c49c0
DSP Debug: swapped A/B pins for adder 0x6b3acae0
DSP Debug: swapped A/B pins for adder 0x7daf0de0
DSP Debug: swapped A/B pins for adder 0x7e3a03c0
DSP Debug: swapped A/B pins for adder 0x7d006c00
DSP Report: Generating DSP imul/prod, operation Mode is: A*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: A2*B.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A2*B.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: A*B.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: A*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A2*B.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A2*B.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: A2*B.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A2*B.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: A2*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: A2*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A2*B.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: A2*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A2*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A2*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: A2*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: PCIN+A2*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: Generating DSP imul/prod, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: register imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
DSP Report: operator imul/prod is absorbed into DSP imul/prod.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FPToFP.sv:76]
DSP Report: Generating DSP _prod_T_40, operation Mode is: A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: PCIN+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: PCIN+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: PCIN+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: PCIN+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: PCIN+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: PCIN+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\iregister_read/rrd_uops_0_REG_ctrl_br_type_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_mcountinhibit_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[14] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design BoomTile__GC0 has port auto_buffer_out_c_bits_source[2] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM l2_tlb_ram_0/l2_tlb_ram_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM l2_tlb_ram_0/l2_tlb_ram_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "ptw/l2_tlb_ram_0/l2_tlb_ram_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("ptw/l2_tlb_ram_0/l2_tlb_ram_0_ext/mem_0_0/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM l2_tlb_ram_0/l2_tlb_ram_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "_GEN" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l2/ctrls/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l2/ctrls/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coupler_to_memory_controller_port_named_axi4/tl2axi4/_GEN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_0/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_1/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_1/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_1/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_2/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_2/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_2/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_3/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_3/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_3/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_4/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_4/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_4/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_5/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_5/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_5/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_6/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_6/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_6/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_7/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_7/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_7/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_0/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_1/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_1/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_1/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_2/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_2/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_2/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_3/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_3/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_3/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_4/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_4/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_4/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_5/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_5/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_5/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_6/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_6/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_6/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_7/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_7/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_7/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6793] RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6793] RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6793] RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6793] RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/l2/inclusive_cache_bank_sched/i_4/sourceA/io_a_q/ram_ext/Memory_reg_0_1_112_116 from module InclusiveCacheBankScheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/l2/inclusive_cache_bank_sched/i_4/sourceA/io_a_q/ram_ext/Memory_reg_0_1_98_111 from module InclusiveCacheBankScheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/l2/inclusive_cache_bank_sched/i_4/sourceA/io_a_q/ram_ext/Memory_reg_0_1_84_97 from module InclusiveCacheBankScheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/l2/inclusive_cache_bank_sched/i_4/sourceA/io_a_q/ram_ext/Memory_reg_0_1_70_83 from module InclusiveCacheBankScheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/l2/inclusive_cache_bank_sched/i_4/sourceA/io_a_q/ram_ext/Memory_reg_0_1_56_69 from module InclusiveCacheBankScheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_16/cork/q/ram_ext/Memory_reg_0_1_14_27 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_20/cork/q_1/ram_ext/Memory_reg_0_1_14_27 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_16/cork/q/ram_ext/Memory_reg_0_1_70_79 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_20/cork/q_1/ram_ext/Memory_reg_0_1_70_79 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_16/cork/q/ram_ext/Memory_reg_0_1_56_69 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_20/cork/q_1/ram_ext/Memory_reg_0_1_56_69 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_16/cork/q/ram_ext/Memory_reg_0_1_42_55 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_20/cork/q_1/ram_ext/Memory_reg_0_1_42_55 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_16/cork/q/ram_ext/Memory_reg_0_1_28_41 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_20/cork/q_1/ram_ext/Memory_reg_0_1_28_41 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/l2/inclusive_cache_bank_sched/i_4/sourceA/io_a_q/ram_ext/Memory_reg_0_1_112_116 from module InclusiveCacheBankScheduler due to constant propagation
WARNING: [Synth 8-3936] Found unconnected internal register 'serdesser/des_1/data_0_reg' and it is trimmed from '32' to '2' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/RoundAnyRawFNToRecFN_ie8_is26_oe8_os24.sv:70]
WARNING: [Synth 8-3936] Found unconnected internal register 'serdesser/des_2/data_0_reg' and it is trimmed from '32' to '2' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ebtb.sv:70]
INFO: [Synth 8-7067] Removed DRAM instance cbus/wrapped_error_device/i_9/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_56_69 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/wrapped_error_device/i_9/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_42_55 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/wrapped_error_device/i_9/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_28_41 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_17/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_70_81 from module PeripheryBus_cbus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_17/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_56_69 from module PeripheryBus_cbus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_17/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_42_55 from module PeripheryBus_cbus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_17/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_28_41 from module PeripheryBus_cbus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__3/phy/out_phits_out_async_io_enq_q_4/ram_flit_ext/Memory_reg_0_7_28_31 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy//phy/out_phits_out_async_io_enq_q/ram_flit_ext/Memory_reg_0_7_28_31 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__1/phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_28_31 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__3/phy/out_phits_out_async_io_enq_q_4/ram_flit_ext/Memory_reg_0_7_14_27 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy//phy/out_phits_out_async_io_enq_q/ram_flit_ext/Memory_reg_0_7_14_27 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__1/phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_14_27 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__3/phy/out_phits_out_async_io_enq_q_4/ram_flit_ext/Memory_reg_0_7_0_13 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy//phy/out_phits_out_async_io_enq_q/ram_flit_ext/Memory_reg_0_7_0_13 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__1/phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_13 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_17/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_56_69 from module PeripheryBus_cbus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__2/phy/out_phits_out_async_io_enq_q_3/ram_flit_ext/Memory_reg_0_7_28_31 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__2/phy/out_phits_out_async_io_enq_q_3/ram_flit_ext/Memory_reg_0_7_14_27 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__2/phy/out_phits_out_async_io_enq_q_3/ram_flit_ext/Memory_reg_0_7_28_31 from module SerialTL0ClockSinkDomain due to constant propagation
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:52 ; elapsed = 00:04:51 . Memory (MB): peak = 4587.824 ; gain = 2052.176 ; free physical = 338 ; free virtual = 12272
---------------------------------------------------------------------------------
 Sort Area is BoomCore__GCB0 _prod_T_40_1a : 0 0 : 2737 11797 : Used 1 time 0
 Sort Area is BoomCore__GCB0 _prod_T_40_1a : 0 1 : 3156 11797 : Used 1 time 0
 Sort Area is BoomCore__GCB0 _prod_T_40_1a : 0 2 : 2748 11797 : Used 1 time 0
 Sort Area is BoomCore__GCB0 _prod_T_40_1a : 0 3 : 3156 11797 : Used 1 time 0
 Sort Area is BoomCore__GCB0 _prod_T_40_1e : 0 0 : 2737 11090 : Used 1 time 0
 Sort Area is BoomCore__GCB0 _prod_T_40_1e : 0 1 : 2793 11090 : Used 1 time 0
 Sort Area is BoomCore__GCB0 _prod_T_40_1e : 0 2 : 2812 11090 : Used 1 time 0
 Sort Area is BoomCore__GCB0 _prod_T_40_1e : 0 3 : 2748 11090 : Used 1 time 0
 Sort Area is BoomCore__GCB0 _prod_T_40_20 : 0 0 : 2793 11089 : Used 1 time 0
 Sort Area is BoomCore__GCB0 _prod_T_40_20 : 0 1 : 2812 11089 : Used 1 time 0
 Sort Area is BoomCore__GCB0 _prod_T_40_20 : 0 2 : 2793 11089 : Used 1 time 0
 Sort Area is BoomCore__GCB0 _prod_T_40_20 : 0 3 : 2691 11089 : Used 1 time 0
 Sort Area is BoomCore__GCB0 _prod_T_40_1c : 0 0 : 2737 11045 : Used 1 time 0
 Sort Area is BoomCore__GCB0 _prod_T_40_1c : 0 1 : 2748 11045 : Used 1 time 0
 Sort Area is BoomCore__GCB0 _prod_T_40_1c : 0 2 : 2812 11045 : Used 1 time 0
 Sort Area is BoomCore__GCB0 _prod_T_40_1c : 0 3 : 2748 11045 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_0 : 0 0 : 2737 10977 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_0 : 0 1 : 2746 10977 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_0 : 0 2 : 2748 10977 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_0 : 0 3 : 2746 10977 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_4 : 0 0 : 2737 10961 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_4 : 0 1 : 2748 10961 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_4 : 0 2 : 2728 10961 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_4 : 0 3 : 2748 10961 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_6 : 0 0 : 2737 10925 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_6 : 0 1 : 2730 10925 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_6 : 0 2 : 2728 10925 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_6 : 0 3 : 2730 10925 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_9 : 0 0 : 2737 10925 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_9 : 0 1 : 2730 10925 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_9 : 0 2 : 2730 10925 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_9 : 0 3 : 2728 10925 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_a : 0 0 : 2704 10834 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_a : 0 1 : 2710 10834 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_a : 0 2 : 2710 10834 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_a : 0 3 : 2710 10834 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mul/reg_result_s31_13 : 0 0 : 3380 10159 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mul/reg_result_s31_13 : 0 1 : 3380 10159 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mul/reg_result_s31_13 : 0 2 : 3399 10159 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mul/reg_result_s31_10 : 0 0 : 3380 9933 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mul/reg_result_s31_10 : 0 1 : 3173 9933 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mul/reg_result_s31_10 : 0 2 : 3380 9933 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_7 : 0 0 : 3236 9727 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_7 : 0 1 : 3236 9727 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_7 : 0 2 : 3255 9727 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_4 : 0 0 : 3236 9573 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_4 : 0 1 : 3101 9573 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_4 : 0 2 : 3236 9573 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mul/reg_result_s31_c : 0 0 : 3173 9538 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mul/reg_result_s31_c : 0 1 : 3192 9538 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mul/reg_result_s31_c : 0 2 : 3173 9538 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_0 : 0 0 : 3101 9322 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_0 : 0 1 : 3120 9322 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_0 : 0 2 : 3101 9322 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_e : 0 0 : 2719 8216 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_e : 0 1 : 191 8216 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_e : 0 2 : 2653 8216 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_e : 0 3 : 2653 8216 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_12 : 0 0 : 2555 7861 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_12 : 0 1 : 2653 7861 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_12 : 0 2 : 2653 7861 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_18 : 0 0 : 2719 6397 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_18 : 0 1 : 3678 6397 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_9 : 0 0 : 3446 4760 : Used 1 time 0
 Sort Area is FpPipeline__GCB0 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_9 : 0 1 : 1314 4760 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_15 : 0 0 : 45 2567 : Used 1 time 0
 Sort Area is BoomCore__GCB0 imul/prod_15 : 0 1 : 2522 2567 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                        | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|data                                                               | array_0_0_0/array_0_0_0_ext/mem_0_0/ram_reg              | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|data                                                               | array_1_0_0/array_0_0_0_ext/mem_0_0/ram_reg              | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|data                                                               | array_2_0_0/array_0_0_0_ext/mem_0_0/ram_reg              | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|data                                                               | array_3_0_0/array_0_0_0_ext/mem_0_0/ram_reg              | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|ComposedBranchPredictorBank__GC0                                   | bim/data/data_ext/mem_0_0/ram_reg                        | 2 K x 2(READ_FIRST)    | W |   | 2 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|ComposedBranchPredictorBank__GC0                                   | bim/data/data_ext/mem_0_1/ram_reg                        | 2 K x 2(READ_FIRST)    | W |   | 2 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|ComposedBranchPredictorBank__GC0                                   | bim/data/data_ext/mem_0_2/ram_reg                        | 2 K x 2(READ_FIRST)    | W |   | 2 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|ComposedBranchPredictorBank__GC0                                   | bim/data/data_ext/mem_0_3/ram_reg                        | 2 K x 2(READ_FIRST)    | W |   | 2 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|BoomFrontend__GCB2                                                 | icache/dataArrayWay_0/dataArrayWay_0_ext/mem_0_0/ram_reg | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|BoomFrontend__GCB2                                                 | icache/dataArrayWay_1/dataArrayWay_0_ext/mem_0_0/ram_reg | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|BoomFrontend__GCB2                                                 | icache/dataArrayWay_2/dataArrayWay_0_ext/mem_0_0/ram_reg | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|BoomFrontend__GCB2                                                 | icache/dataArrayWay_3/dataArrayWay_0_ext/mem_0_0/ram_reg | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|ptw                                                                | l2_tlb_ram_0/l2_tlb_ram_0_ext/mem_0_0/ram_reg            | 512 x 45(READ_FIRST)   | W |   | 512 x 45(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|bank                                                               | ram/mem/mem_ext/mem_0_0/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_1/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_2/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_3/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_4/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_5/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_6/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_7/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_0/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_1/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_2/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_3/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_4/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_5/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_6/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_7/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0 | cc_banks_0_ext/mem_0_0/ram_reg                           | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1 | cc_banks_0_ext/mem_0_0/ram_reg                           | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2 | cc_banks_0_ext/mem_0_0/ram_reg                           | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3 | cc_banks_0_ext/mem_0_0/ram_reg                           | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
+-------------------------------------------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------+------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|Module Name                                          | RTL Object                                                                   | Inference | Size (Depth x Width) | Primitives                 | 
+-----------------------------------------------------+------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|rpq                                                  | ram_ext/Memory_reg                                                           | Implied   | 16 x 46              | RAM32M16 x 4               | 
|mshrsi_1/respq                                       | ram_ext/Memory_reg                                                           | Implied   | 4 x 65               | RAM32M16 x 5               | 
|ChipTop                                              | sdq_ext/Memory_reg                                                           | Implied   | 32 x 64              | RAM32M16 x 5               | 
|ChipTop                                              | lb_ext/Memory_reg                                                            | Implied   | 16 x 64              | RAM32M16 x 5               | 
|meta_0                                               | tag_array/tag_array_ext/mem_0_0/ram_reg                                      | Implied   | 64 x 22              | RAM64M8 x 4                | 
|meta_0                                               | tag_array/tag_array_ext/mem_0_1/ram_reg                                      | Implied   | 64 x 22              | RAM64M8 x 4                | 
|meta_0                                               | tag_array/tag_array_ext/mem_0_2/ram_reg                                      | Implied   | 64 x 22              | RAM64M8 x 4                | 
|meta_0                                               | tag_array/tag_array_ext/mem_0_3/ram_reg                                      | Implied   | 64 x 22              | RAM64M8 x 4                | 
|tage/tt_0_1                                          | table_0/table_ext/mem_0_0/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_0_1                                          | table_0/table_ext/mem_0_1/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_0_1                                          | table_0/table_ext/mem_0_2/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_0_1                                          | table_0/table_ext/mem_0_3/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_0_1                                          | lo_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_0_1                                          | hi_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_0_1                                          | lo_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_0_1                                          | hi_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_0_1                                          | lo_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_0_1                                          | hi_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_0_1                                          | lo_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_0_1                                          | hi_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | table_0/table_ext/mem_0_0/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_1_1                                          | table_0/table_ext/mem_0_1/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_1_1                                          | table_0/table_ext/mem_0_2/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_1_1                                          | table_0/table_ext/mem_0_3/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_1_1                                          | lo_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | hi_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | lo_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | hi_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | lo_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | hi_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | lo_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | hi_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_2_1                                          | table_0/table_0_ext/mem_0_0/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_2_1                                          | table_0/table_0_ext/mem_0_1/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_2_1                                          | table_0/table_0_ext/mem_0_2/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_2_1                                          | table_0/table_0_ext/mem_0_3/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_2_1                                          | lo_us/hi_us_0_ext/mem_0_0/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_2_1                                          | hi_us/hi_us_0_ext/mem_0_0/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_2_1                                          | lo_us/hi_us_0_ext/mem_0_1/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_2_1                                          | hi_us/hi_us_0_ext/mem_0_1/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_2_1                                          | lo_us/hi_us_0_ext/mem_0_2/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_2_1                                          | hi_us/hi_us_0_ext/mem_0_2/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_2_1                                          | lo_us/hi_us_0_ext/mem_0_3/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_2_1                                          | hi_us/hi_us_0_ext/mem_0_3/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | table_0/table_0_ext/mem_0_0/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_3_1                                          | table_0/table_0_ext/mem_0_1/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_3_1                                          | table_0/table_0_ext/mem_0_2/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_3_1                                          | table_0/table_0_ext/mem_0_3/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_3_1                                          | lo_us/hi_us_0_ext/mem_0_0/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | hi_us/hi_us_0_ext/mem_0_0/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | lo_us/hi_us_0_ext/mem_0_1/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | hi_us/hi_us_0_ext/mem_0_1/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | lo_us/hi_us_0_ext/mem_0_2/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | hi_us/hi_us_0_ext/mem_0_2/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | lo_us/hi_us_0_ext/mem_0_3/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | hi_us/hi_us_0_ext/mem_0_3/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_4_1                                          | table_0/table_1_ext/mem_0_0/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_4_1                                          | table_0/table_1_ext/mem_0_1/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_4_1                                          | table_0/table_1_ext/mem_0_2/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_4_1                                          | table_0/table_1_ext/mem_0_3/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_4_1                                          | lo_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_4_1                                          | hi_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_4_1                                          | lo_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_4_1                                          | hi_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_4_1                                          | lo_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_4_1                                          | hi_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_4_1                                          | lo_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_4_1                                          | hi_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | table_0/table_1_ext/mem_0_0/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_5_1                                          | table_0/table_1_ext/mem_0_1/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_5_1                                          | table_0/table_1_ext/mem_0_2/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_5_1                                          | table_0/table_1_ext/mem_0_3/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_5_1                                          | lo_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | hi_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | lo_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | hi_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | lo_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | hi_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | lo_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | hi_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_1/btb_0_ext/mem_0_1/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_0/btb_0_ext/mem_0_1/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_0/meta_0_ext/mem_0_1/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_1/btb_0_ext/mem_0_2/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_0/btb_0_ext/mem_0_2/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_0/meta_0_ext/mem_0_2/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_1/btb_0_ext/mem_0_3/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_0/btb_0_ext/mem_0_3/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_0/meta_0_ext/mem_0_3/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/ebtb/ebtb_ext/mem_0_0/ram_reg                                            | Implied   | 128 x 40             | RAM64M8 x 12               | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_1/meta_0_ext/mem_0_0/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_1/meta_0_ext/mem_0_1/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_1/meta_0_ext/mem_0_2/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_1/meta_0_ext/mem_0_3/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_0/meta_0_ext/mem_0_0/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_1/btb_0_ext/mem_0_0/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_0/btb_0_ext/mem_0_0/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|ftq                                                  | meta_0/meta_0_0_ext/mem_0_0/ram_reg                                          | Implied   | 16 x 120             | RAM32M16 x 9               | 
|ftq                                                  | ghist_0/ghist_0_ext/mem_0_0/ram_reg                                          | Implied   | 16 x 72              | RAM32M16 x 6               | 
|ftq                                                  | ghist_1/ghist_0_ext/mem_0_0/ram_reg                                          | Implied   | 16 x 72              | RAM32M16 x 6               | 
|BoomFrontend__GCB0                                   | f4_btb_corrections/ram_ext/Memory_reg                                        | Implied   | 2 x 281              | RAM32M16 x 21              | 
|BoomFrontend__GCB2                                   | icache/tag_array/tag_array_0_ext/mem_0_1/ram_reg                             | Implied   | 64 x 20              | RAM64M8 x 3                | 
|BoomFrontend__GCB2                                   | icache/tag_array/tag_array_0_ext/mem_0_2/ram_reg                             | Implied   | 64 x 20              | RAM64M8 x 3                | 
|BoomFrontend__GCB2                                   | icache/tag_array/tag_array_0_ext/mem_0_3/ram_reg                             | Implied   | 64 x 20              | RAM64M8 x 3                | 
|BoomFrontend__GCB2                                   | icache/tag_array/tag_array_0_ext/mem_0_0/ram_reg                             | Implied   | 64 x 20              | RAM64M8 x 3                | 
|fpu_exe_unit/queue                                   | ram_ext/Memory_reg                                                           | Implied   | 8 x 77               | RAM32M16 x 6               | 
|fpu_exe_unit/fp_sdq                                  | ram_ext/Memory_reg                                                           | Implied   | 4 x 65               | RAM32M16 x 6               | 
|alu_exe_unit/queue                                   | ram_ext/Memory_reg                                                           | Implied   | 8 x 77               | RAM32M16 x 6               | 
|ChipTop                                              | buffer/nodeOut_a_q/ram_ext/Memory_reg                                        | Implied   | 2 x 117              | RAM32M16 x 9               | 
|ChipTop                                              | buffer/nodeIn_d_q/ram_ext/Memory_reg                                         | Implied   | 2 x 81               | RAM32M16 x 6               | 
|ChipTop                                              | buffer/nodeIn_b_q/ram_ext/Memory_reg                                         | Implied   | 2 x 53               | RAM32M16 x 4               | 
|ChipTop                                              | buffer/nodeOut_c_q/ram_ext/Memory_reg                                        | Implied   | 2 x 109              | RAM32M16 x 8               | 
|ChipTop                                              | buffer/nodeOut_e_q/ram_sink_ext/Memory_reg                                   | Implied   | 2 x 3                | RAM32M16 x 1               | 
|bank                                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                                        | Implied   | 2 x 114              | RAM32M16 x 9               | 
|bank                                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                                         | Implied   | 2 x 79               | RAM32M16 x 6               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sourceC  | queue/ram_ext/Memory_reg                                                     | Implied   | 16 x 109             | RAM32M16 x 8               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sourceD  | queue/ram_data_ext/Memory_reg                                                | Implied   | 4 x 64               | RAM32M16 x 5               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkA    | putbuffer/tail_ext/Memory_reg                                                | Implied   | 64 x 6               | RAM16X1D x 6 RAM32X1D x 6  | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkA    | putbuffer/next_ext/Memory_reg                                                | Implied   | 64 x 6               | RAM64M8 x 1                | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkA    | putbuffer/data_ext/Memory_reg                                                | Implied   | 64 x 73              | RAM64M8 x 11               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | c_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 112              | RAM32M16 x 8               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | putbuffer/tail_ext/Memory_reg                                                | Implied   | 2 x 4                | RAM16X1D x 4               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | putbuffer/next_ext/Memory_reg                                                | Implied   | 16 x 4               | RAM32M16 x 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | putbuffer/data_ext/Memory_reg                                                | Implied   | 16 x 65              | RAM32M16 x 5               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkD    | d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 79               | RAM32M16 x 6               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /requests | tail_ext/Memory_reg                                                          | Implied   | 32 x 6               | RAM16X1D x 12              | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /requests | next_ext/Memory_reg                                                          | Implied   | 64 x 6               | RAM64M8 x 1                | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /requests | data_ext/Memory_reg                                                          | Implied   | 64 x 44              | RAM64M8 x 7                | 
|coh_wrapper/\l2/inclusive_cache_bank_sched           | sourceA/io_a_q/ram_ext/Memory_reg                                            | Implied   | 2 x 117              | RAM32M16 x 9               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched           | sourceE/io_e_q/ram_sink_ext/Memory_reg                                       | Implied   | 2 x 3                | RAM32M16 x 1               | 
|coh_wrapper                                          | cork/q/ram_ext/Memory_reg                                                    | Implied   | 2 x 80               | RAM32M16 x 6               | 
|coh_wrapper                                          | cork/q_1/ram_ext/Memory_reg                                                  | Implied   | 2 x 80               | RAM32M16 x 6               | 
|fbus                                                 | coupler_from_port_named_serial_tl_0_in/buffer/nodeOut_a_q/ram_ext/Memory_reg | Implied   | 2 x 119              | RAM32M16 x 9               | 
|fbus                                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                                         | Implied   | 2 x 83               | RAM32M16 x 6               | 
|fbus                                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                                        | Implied   | 2 x 120              | RAM32M16 x 9               | 
|fbus                                                 | coupler_from_port_named_serial_tl_0_in/buffer/nodeIn_d_q/ram_ext/Memory_reg  | Implied   | 2 x 82               | RAM32M16 x 6               | 
|mbus                                                 | buffer_1/nodeIn_d_q/ram_ext/Memory_reg                                       | Implied   | 2 x 79               | RAM32M16 x 6               | 
|mbus                                                 | buffer_1/nodeOut_a_q/ram_ext/Memory_reg                                      | Implied   | 2 x 114              | RAM32M16 x 9               | 
|cbus/wrapped_error_device                            | buffer/nodeOut_a_q/ram_ext/Memory_reg                                        | Implied   | 2 x 104              | RAM32M16 x 8               | 
|cbus/wrapped_error_device                            | buffer/nodeIn_d_q/ram_ext/Memory_reg                                         | Implied   | 2 x 83               | RAM32M16 x 6               | 
|cbus                                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                                        | Implied   | 2 x 119              | RAM32M16 x 9               | 
|cbus                                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                                         | Implied   | 2 x 83               | RAM32M16 x 6               | 
|cbus                                                 | coupler_to_prci_ctrl/buffer/nodeOut_a_q/ram_ext/Memory_reg                   | Implied   | 2 x 110              | RAM32M16 x 8               | 
|cbus                                                 | coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg                    | Implied   | 2 x 82               | RAM32M16 x 6               | 
|serial_tl_domain                                     | phy/out_phits_out_async_io_enq_q_1/ram_flit_ext/Memory_reg                   | Implied   | 8 x 32               | RAM32M16 x 3               | 
|serial_tl_domain                                     | phy/out_phits_out_async_io_enq_q_3/ram_flit_ext/Memory_reg                   | Implied   | 8 x 32               | RAM32M16 x 3               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg                     | Implied   | 8 x 2                | RAM16X1D x 2               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_4_in_q/ram_flit_ext/Memory_reg                     | Implied   | 8 x 32               | RAM32M16 x 3               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg                     | Implied   | 8 x 2                | RAM16X1D x 2               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg                     | Implied   | 8 x 2                | RAM16X1D x 2               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_3_in_q/ram_flit_ext/Memory_reg                     | Implied   | 8 x 2                | RAM16X1D x 2               | 
|\tlDM/dmInner/dmInner /sb2tlOpt                      | d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 10               | RAM32M16 x 1               | 
|DigitalTop__GCB2                                     | uartClockDomainWrapper/uart_0/txq/ram_ext/Memory_reg                         | Implied   | 8 x 8                | RAM32M16 x 1               | 
|DigitalTop__GCB2                                     | uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg                         | Implied   | 8 x 8                | RAM32M16 x 1               | 
|DigitalTop__GCB2                                     | pbus/buffer/nodeOut_a_q/ram_ext/Memory_reg                                   | Implied   | 2 x 118              | RAM32M16 x 9               | 
|DigitalTop__GCB2                                     | pbus/buffer/nodeIn_d_q/ram_ext/Memory_reg                                    | Implied   | 2 x 82               | RAM32M16 x 6               | 
|DigitalTop__GCB2                                     | pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg                                 | Implied   | 2 x 118              | RAM32M16 x 9               | 
|DigitalTop__GCB2                                     | pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg                                  | Implied   | 2 x 82               | RAM32M16 x 6               | 
+-----------------------------------------------------+------------------------------------------------------------------------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulAddRecFNPipe_l2_e11_s53 | A*B                | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A*B           | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | (PCIN>>17)+A*B     | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | A*B                | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A*B           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A*B           | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | (PCIN>>17)+A*B     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A*B           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e8_s24  | A*B                | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e8_s24  | (PCIN>>17)+A*B     | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | A''*B''            | 21     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | PCIN+A''*B''       | 21     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | (PCIN>>17)+A''*B'' | 21     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | A''*B''            | 21     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | PCIN+A''*B''       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | PCIN+A''*B''       | 21     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | (PCIN>>17)+A''*B'' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | PCIN+A''*B''       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | A*B2               | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B2          | 27     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMultiplier        | A2*B               | 9      | 1      | -      | -      | 9      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A2*B          | 18     | 18     | -      | -      | 9      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMultiplier        | A*B                | 18     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B2          | 18     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B2          | 18     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | A*B2               | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | (PCIN>>17)+A2*B    | 18     | 1      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A2*B          | 18     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A2*B          | 18     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | A2*B               | 18     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A2*B          | 18     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B2          | 18     | 18     | -      | -      | 43     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B2          | 18     | 18     | -      | -      | 43     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B2          | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B2          | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | (PCIN>>17)+A2*B    | 18     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B2          | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | (PCIN>>17)+A2*B    | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A2*B          | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | (PCIN>>17)+A2*B    | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | (PCIN>>17)+A2*B2   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | (PCIN>>17)+A2*B2   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | A2*B2              | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | (PCIN>>17)+A2*B2   | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A2*B2         | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | (PCIN>>17)+A2*B2   | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A2*B2         | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | (PCIN>>17)+A2*B2   | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | (PCIN>>17)+A2*B2   | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | (PCIN>>17)+A2*B2   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | (PCIN>>17)+A2*B2   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clock'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:09 ; elapsed = 00:05:08 . Memory (MB): peak = 4629.512 ; gain = 2093.863 ; free physical = 241 ; free virtual = 12263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:15:49 ; elapsed = 00:15:54 . Memory (MB): peak = 5839.207 ; gain = 3303.559 ; free physical = 348 ; free virtual = 11046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                        | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|BoomFrontend__GCB2                                                 | icache/dataArrayWay_0/dataArrayWay_0_ext/mem_0_0/ram_reg | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|BoomFrontend__GCB2                                                 | icache/dataArrayWay_1/dataArrayWay_0_ext/mem_0_0/ram_reg | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|BoomFrontend__GCB2                                                 | icache/dataArrayWay_2/dataArrayWay_0_ext/mem_0_0/ram_reg | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|BoomFrontend__GCB2                                                 | icache/dataArrayWay_3/dataArrayWay_0_ext/mem_0_0/ram_reg | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|ComposedBranchPredictorBank__GC0                                   | bim/data/data_ext/mem_0_0/ram_reg                        | 2 K x 2(READ_FIRST)    | W |   | 2 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|ComposedBranchPredictorBank__GC0                                   | bim/data/data_ext/mem_0_1/ram_reg                        | 2 K x 2(READ_FIRST)    | W |   | 2 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|ComposedBranchPredictorBank__GC0                                   | bim/data/data_ext/mem_0_2/ram_reg                        | 2 K x 2(READ_FIRST)    | W |   | 2 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|ComposedBranchPredictorBank__GC0                                   | bim/data/data_ext/mem_0_3/ram_reg                        | 2 K x 2(READ_FIRST)    | W |   | 2 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|ptw                                                                | l2_tlb_ram_0/l2_tlb_ram_0_ext/mem_0_0/ram_reg            | 512 x 45(READ_FIRST)   | W |   | 512 x 45(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|data                                                               | array_0_0_0/array_0_0_0_ext/mem_0_0/ram_reg              | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|data                                                               | array_1_0_0/array_0_0_0_ext/mem_0_0/ram_reg              | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|data                                                               | array_2_0_0/array_0_0_0_ext/mem_0_0/ram_reg              | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|data                                                               | array_3_0_0/array_0_0_0_ext/mem_0_0/ram_reg              | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|bank                                                               | ram/mem/mem_ext/mem_0_0/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_1/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_2/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_3/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_4/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_5/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_6/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_7/ram_reg                          | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_0/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_1/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_2/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_3/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_4/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_5/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_6/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_7/ram_reg                        | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0 | cc_banks_0_ext/mem_0_0/ram_reg                           | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1 | cc_banks_0_ext/mem_0_0/ram_reg                           | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2 | cc_banks_0_ext/mem_0_0/ram_reg                           | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3 | cc_banks_0_ext/mem_0_0/ram_reg                           | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
+-------------------------------------------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+-----------------------------------------------------+------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|Module Name                                          | RTL Object                                                                   | Inference | Size (Depth x Width) | Primitives                 | 
+-----------------------------------------------------+------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|rpq                                                  | ram_ext/Memory_reg                                                           | Implied   | 16 x 46              | RAM32M16 x 4               | 
|rpq                                                  | ram_ext/Memory_reg                                                           | Implied   | 16 x 46              | RAM32M16 x 4               | 
|ftq                                                  | meta_0/meta_0_0_ext/mem_0_0/ram_reg                                          | Implied   | 16 x 120             | RAM32M16 x 9               | 
|ftq                                                  | ghist_0/ghist_0_ext/mem_0_0/ram_reg                                          | Implied   | 16 x 72              | RAM32M16 x 6               | 
|ftq                                                  | ghist_1/ghist_0_ext/mem_0_0/ram_reg                                          | Implied   | 16 x 72              | RAM32M16 x 6               | 
|tage/tt_0_1                                          | table_0/table_ext/mem_0_0/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_0_1                                          | table_0/table_ext/mem_0_1/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_0_1                                          | table_0/table_ext/mem_0_2/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_0_1                                          | table_0/table_ext/mem_0_3/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_0_1                                          | lo_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_0_1                                          | hi_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_0_1                                          | lo_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_0_1                                          | hi_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_0_1                                          | lo_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_0_1                                          | hi_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_0_1                                          | lo_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_0_1                                          | hi_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | table_0/table_ext/mem_0_0/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_1_1                                          | table_0/table_ext/mem_0_1/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_1_1                                          | table_0/table_ext/mem_0_2/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_1_1                                          | table_0/table_ext/mem_0_3/ram_reg                                            | Implied   | 128 x 11             | RAM64M8 x 4                | 
|tage/tt_1_1                                          | lo_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | hi_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | lo_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | hi_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | lo_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | hi_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | lo_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_1_1                                          | hi_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_2_1                                          | table_0/table_0_ext/mem_0_0/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_2_1                                          | table_0/table_0_ext/mem_0_1/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_2_1                                          | table_0/table_0_ext/mem_0_2/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_2_1                                          | table_0/table_0_ext/mem_0_3/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_2_1                                          | lo_us/hi_us_0_ext/mem_0_0/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_2_1                                          | hi_us/hi_us_0_ext/mem_0_0/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_2_1                                          | lo_us/hi_us_0_ext/mem_0_1/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_2_1                                          | hi_us/hi_us_0_ext/mem_0_1/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_2_1                                          | lo_us/hi_us_0_ext/mem_0_2/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_2_1                                          | hi_us/hi_us_0_ext/mem_0_2/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_2_1                                          | lo_us/hi_us_0_ext/mem_0_3/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_2_1                                          | hi_us/hi_us_0_ext/mem_0_3/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | table_0/table_0_ext/mem_0_0/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_3_1                                          | table_0/table_0_ext/mem_0_1/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_3_1                                          | table_0/table_0_ext/mem_0_2/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_3_1                                          | table_0/table_0_ext/mem_0_3/ram_reg                                          | Implied   | 256 x 12             | RAM64M8 x 8                | 
|tage/tt_3_1                                          | lo_us/hi_us_0_ext/mem_0_0/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | hi_us/hi_us_0_ext/mem_0_0/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | lo_us/hi_us_0_ext/mem_0_1/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | hi_us/hi_us_0_ext/mem_0_1/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | lo_us/hi_us_0_ext/mem_0_2/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | hi_us/hi_us_0_ext/mem_0_2/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | lo_us/hi_us_0_ext/mem_0_3/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_3_1                                          | hi_us/hi_us_0_ext/mem_0_3/ram_reg                                            | Implied   | 256 x 1              | RAM256X1D x 1              | 
|tage/tt_4_1                                          | table_0/table_1_ext/mem_0_0/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_4_1                                          | table_0/table_1_ext/mem_0_1/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_4_1                                          | table_0/table_1_ext/mem_0_2/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_4_1                                          | table_0/table_1_ext/mem_0_3/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_4_1                                          | lo_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_4_1                                          | hi_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_4_1                                          | lo_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_4_1                                          | hi_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_4_1                                          | lo_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_4_1                                          | hi_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_4_1                                          | lo_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_4_1                                          | hi_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | table_0/table_1_ext/mem_0_0/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_5_1                                          | table_0/table_1_ext/mem_0_1/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_5_1                                          | table_0/table_1_ext/mem_0_2/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_5_1                                          | table_0/table_1_ext/mem_0_3/ram_reg                                          | Implied   | 128 x 13             | RAM64M8 x 4                | 
|tage/tt_5_1                                          | lo_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | hi_us/hi_us_ext/mem_0_0/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | lo_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | hi_us/hi_us_ext/mem_0_1/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | lo_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | hi_us/hi_us_ext/mem_0_2/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | lo_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|tage/tt_5_1                                          | hi_us/hi_us_ext/mem_0_3/ram_reg                                              | Implied   | 128 x 1              | RAM128X1D x 1              | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_1/btb_0_ext/mem_0_1/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_0/btb_0_ext/mem_0_1/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_0/meta_0_ext/mem_0_1/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_1/btb_0_ext/mem_0_2/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_0/btb_0_ext/mem_0_2/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_0/meta_0_ext/mem_0_2/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_1/btb_0_ext/mem_0_3/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_0/btb_0_ext/mem_0_3/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_0/meta_0_ext/mem_0_3/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/ebtb/ebtb_ext/mem_0_0/ram_reg                                            | Implied   | 128 x 40             | RAM64M8 x 12               | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_1/meta_0_ext/mem_0_0/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_1/meta_0_ext/mem_0_1/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_1/meta_0_ext/mem_0_2/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_1/meta_0_ext/mem_0_3/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/meta_0/meta_0_ext/mem_0_0/ram_reg                                        | Implied   | 128 x 31             | RAM64M8 x 10               | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_1/btb_0_ext/mem_0_0/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|ComposedBranchPredictorBank__GC0                     | btb/btb_0/btb_0_ext/mem_0_0/ram_reg                                          | Implied   | 128 x 14             | RAM64M8 x 4                | 
|BoomFrontend__GCB0                                   | f4_btb_corrections/ram_ext/Memory_reg                                        | Implied   | 2 x 281              | RAM32M16 x 21              | 
|BoomFrontend__GCB2                                   | icache/tag_array/tag_array_0_ext/mem_0_1/ram_reg                             | Implied   | 64 x 20              | RAM64M8 x 3                | 
|BoomFrontend__GCB2                                   | icache/tag_array/tag_array_0_ext/mem_0_2/ram_reg                             | Implied   | 64 x 20              | RAM64M8 x 3                | 
|BoomFrontend__GCB2                                   | icache/tag_array/tag_array_0_ext/mem_0_3/ram_reg                             | Implied   | 64 x 20              | RAM64M8 x 3                | 
|BoomFrontend__GCB2                                   | icache/tag_array/tag_array_0_ext/mem_0_0/ram_reg                             | Implied   | 64 x 20              | RAM64M8 x 3                | 
|fpu_exe_unit/queue                                   | ram_ext/Memory_reg                                                           | Implied   | 8 x 77               | RAM32M16 x 6               | 
|fpu_exe_unit/fp_sdq                                  | ram_ext/Memory_reg                                                           | Implied   | 4 x 65               | RAM32M16 x 6               | 
|alu_exe_unit/queue                                   | ram_ext/Memory_reg                                                           | Implied   | 8 x 77               | RAM32M16 x 6               | 
|ChipTop                                              | sdq_ext/Memory_reg                                                           | Implied   | 32 x 64              | RAM32M16 x 5               | 
|mshrsi_1/respq                                       | ram_ext/Memory_reg                                                           | Implied   | 4 x 65               | RAM32M16 x 5               | 
|ChipTop                                              | lb_ext/Memory_reg                                                            | Implied   | 16 x 64              | RAM32M16 x 5               | 
|meta_0                                               | tag_array/tag_array_ext/mem_0_0/ram_reg                                      | Implied   | 64 x 22              | RAM64M8 x 4                | 
|meta_0                                               | tag_array/tag_array_ext/mem_0_1/ram_reg                                      | Implied   | 64 x 22              | RAM64M8 x 4                | 
|meta_0                                               | tag_array/tag_array_ext/mem_0_2/ram_reg                                      | Implied   | 64 x 22              | RAM64M8 x 4                | 
|meta_0                                               | tag_array/tag_array_ext/mem_0_3/ram_reg                                      | Implied   | 64 x 22              | RAM64M8 x 4                | 
|ChipTop                                              | buffer/nodeOut_a_q/ram_ext/Memory_reg                                        | Implied   | 2 x 117              | RAM32M16 x 9               | 
|ChipTop                                              | buffer/nodeIn_d_q/ram_ext/Memory_reg                                         | Implied   | 2 x 81               | RAM32M16 x 6               | 
|ChipTop                                              | buffer/nodeIn_b_q/ram_ext/Memory_reg                                         | Implied   | 2 x 53               | RAM32M16 x 4               | 
|ChipTop                                              | buffer/nodeOut_c_q/ram_ext/Memory_reg                                        | Implied   | 2 x 109              | RAM32M16 x 8               | 
|ChipTop                                              | buffer/nodeOut_e_q/ram_sink_ext/Memory_reg                                   | Implied   | 2 x 3                | RAM32M16 x 1               | 
|bank                                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                                        | Implied   | 2 x 114              | RAM32M16 x 9               | 
|bank                                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                                         | Implied   | 2 x 79               | RAM32M16 x 6               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sourceC  | queue/ram_ext/Memory_reg                                                     | Implied   | 16 x 109             | RAM32M16 x 8               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sourceD  | queue/ram_data_ext/Memory_reg                                                | Implied   | 4 x 64               | RAM32M16 x 5               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkA    | putbuffer/tail_ext/Memory_reg                                                | Implied   | 64 x 6               | RAM16X1D x 6 RAM32X1D x 6  | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkA    | putbuffer/next_ext/Memory_reg                                                | Implied   | 64 x 6               | RAM64M8 x 1                | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkA    | putbuffer/data_ext/Memory_reg                                                | Implied   | 64 x 73              | RAM64M8 x 11               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | c_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 112              | RAM32M16 x 8               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | putbuffer/tail_ext/Memory_reg                                                | Implied   | 2 x 4                | RAM16X1D x 4               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | putbuffer/next_ext/Memory_reg                                                | Implied   | 16 x 4               | RAM32M16 x 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | putbuffer/data_ext/Memory_reg                                                | Implied   | 16 x 65              | RAM32M16 x 5               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkD    | d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 79               | RAM32M16 x 6               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /requests | tail_ext/Memory_reg                                                          | Implied   | 32 x 6               | RAM16X1D x 12              | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /requests | next_ext/Memory_reg                                                          | Implied   | 64 x 6               | RAM64M8 x 1                | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /requests | data_ext/Memory_reg                                                          | Implied   | 64 x 44              | RAM64M8 x 7                | 
|coh_wrapper/\l2/inclusive_cache_bank_sched           | sourceA/io_a_q/ram_ext/Memory_reg                                            | Implied   | 2 x 117              | RAM32M16 x 9               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched           | sourceE/io_e_q/ram_sink_ext/Memory_reg                                       | Implied   | 2 x 3                | RAM32M16 x 1               | 
|coh_wrapper                                          | cork/q/ram_ext/Memory_reg                                                    | Implied   | 2 x 80               | RAM32M16 x 6               | 
|coh_wrapper                                          | cork/q_1/ram_ext/Memory_reg                                                  | Implied   | 2 x 80               | RAM32M16 x 6               | 
|fbus                                                 | coupler_from_port_named_serial_tl_0_in/buffer/nodeOut_a_q/ram_ext/Memory_reg | Implied   | 2 x 119              | RAM32M16 x 9               | 
|fbus                                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                                         | Implied   | 2 x 83               | RAM32M16 x 6               | 
|fbus                                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                                        | Implied   | 2 x 120              | RAM32M16 x 9               | 
|fbus                                                 | coupler_from_port_named_serial_tl_0_in/buffer/nodeIn_d_q/ram_ext/Memory_reg  | Implied   | 2 x 82               | RAM32M16 x 6               | 
|mbus                                                 | buffer_1/nodeIn_d_q/ram_ext/Memory_reg                                       | Implied   | 2 x 79               | RAM32M16 x 6               | 
|mbus                                                 | buffer_1/nodeOut_a_q/ram_ext/Memory_reg                                      | Implied   | 2 x 114              | RAM32M16 x 9               | 
|cbus/wrapped_error_device                            | buffer/nodeOut_a_q/ram_ext/Memory_reg                                        | Implied   | 2 x 104              | RAM32M16 x 8               | 
|cbus/wrapped_error_device                            | buffer/nodeIn_d_q/ram_ext/Memory_reg                                         | Implied   | 2 x 83               | RAM32M16 x 6               | 
|cbus                                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                                        | Implied   | 2 x 119              | RAM32M16 x 9               | 
|cbus                                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                                         | Implied   | 2 x 83               | RAM32M16 x 6               | 
|cbus                                                 | coupler_to_prci_ctrl/buffer/nodeOut_a_q/ram_ext/Memory_reg                   | Implied   | 2 x 110              | RAM32M16 x 8               | 
|cbus                                                 | coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg                    | Implied   | 2 x 82               | RAM32M16 x 6               | 
|serial_tl_domain                                     | phy/out_phits_out_async_io_enq_q_1/ram_flit_ext/Memory_reg                   | Implied   | 8 x 32               | RAM32M16 x 3               | 
|serial_tl_domain                                     | phy/out_phits_out_async_io_enq_q_3/ram_flit_ext/Memory_reg                   | Implied   | 8 x 32               | RAM32M16 x 3               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg                     | Implied   | 8 x 2                | RAM16X1D x 2               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_4_in_q/ram_flit_ext/Memory_reg                     | Implied   | 8 x 32               | RAM32M16 x 3               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg                     | Implied   | 8 x 2                | RAM16X1D x 2               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg                     | Implied   | 8 x 2                | RAM16X1D x 2               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_3_in_q/ram_flit_ext/Memory_reg                     | Implied   | 8 x 2                | RAM16X1D x 2               | 
|\tlDM/dmInner/dmInner /sb2tlOpt                      | d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 10               | RAM32M16 x 1               | 
|DigitalTop__GCB2                                     | uartClockDomainWrapper/uart_0/txq/ram_ext/Memory_reg                         | Implied   | 8 x 8                | RAM32M16 x 1               | 
|DigitalTop__GCB2                                     | uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg                         | Implied   | 8 x 8                | RAM32M16 x 1               | 
|DigitalTop__GCB2                                     | pbus/buffer/nodeOut_a_q/ram_ext/Memory_reg                                   | Implied   | 2 x 118              | RAM32M16 x 9               | 
|DigitalTop__GCB2                                     | pbus/buffer/nodeIn_d_q/ram_ext/Memory_reg                                    | Implied   | 2 x 82               | RAM32M16 x 6               | 
|DigitalTop__GCB2                                     | pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg                                 | Implied   | 2 x 118              | RAM32M16 x 9               | 
|DigitalTop__GCB2                                     | pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg                                  | Implied   | 2 x 82               | RAM32M16 x 6               | 
+-----------------------------------------------------+------------------------------------------------------------------------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clock'
WARNING: [Synth 8-565] redefining clock 'clock'
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/bank/ram/mem/mem_ext/mem_0_2/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/bank/ram/mem/mem_ext/mem_0_3/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/bank/ram/mem/mem_ext/mem_0_4/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/bank/ram/mem/mem_ext/mem_0_5/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/bank/ram/mem/mem_ext/mem_0_6/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/bank/ram/mem/mem_ext/mem_0_7/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_1/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_2/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_3/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_4/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_5/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_6/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_7/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_32/system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
WARNING: [Synth 8-565] redefining clock 'clock'
WARNING: [Synth 8-565] redefining clock 'clock'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:16:55 ; elapsed = 00:17:06 . Memory (MB): peak = 5851.133 ; gain = 3315.484 ; free physical = 454 ; free virtual = 7838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/bank/ram/mem/mem_ext/mem_0_2/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/bank/ram/mem/mem_ext/mem_0_3/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/bank/ram/mem/mem_ext/mem_0_4/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/bank/ram/mem/mem_ext/mem_0_5/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/bank/ram/mem/mem_ext/mem_0_6/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/bank/ram/mem/mem_ext/mem_0_7/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_1/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_2/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_3/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_4/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_5/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_6/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_7/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:17:27 ; elapsed = 00:17:39 . Memory (MB): peak = 5851.133 ; gain = 3315.484 ; free physical = 288 ; free virtual = 7840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:17:28 ; elapsed = 00:17:41 . Memory (MB): peak = 5851.133 ; gain = 3315.484 ; free physical = 288 ; free virtual = 7840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:18:01 ; elapsed = 00:18:13 . Memory (MB): peak = 5851.133 ; gain = 3315.484 ; free physical = 287 ; free virtual = 7839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:18:02 ; elapsed = 00:18:14 . Memory (MB): peak = 5851.133 ; gain = 3315.484 ; free physical = 286 ; free virtual = 7839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:18:12 ; elapsed = 00:18:24 . Memory (MB): peak = 5851.133 ; gain = 3315.484 ; free physical = 285 ; free virtual = 7838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:18:13 ; elapsed = 00:18:25 . Memory (MB): peak = 5851.133 ; gain = 3315.484 ; free physical = 285 ; free virtual = 7838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ChipTop     | system/tile_prci_domain/element_reset_domain_boom_tile/frontend/bpd/banked_predictors_0/loop/s3_mask_reg[2]           | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ChipTop     | system/tile_prci_domain/element_reset_domain_boom_tile/core/FpPipeline/fpu_exe_unit/FPUUnit/r_uops_3_uopc_reg[6]      | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|ChipTop     | system/tile_prci_domain/element_reset_domain_boom_tile/core/FpPipeline/fpu_exe_unit/FPUUnit/r_uops_3_fu_code_reg[9]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ChipTop     | system/tile_prci_domain/element_reset_domain_boom_tile/core/FpPipeline/fpu_exe_unit/FPUUnit/r_uops_3_rob_idx_reg[4]   | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|ChipTop     | system/tile_prci_domain/element_reset_domain_boom_tile/core/FpPipeline/fpu_exe_unit/FPUUnit/r_uops_3_stq_idx_reg[3]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ChipTop     | system/tile_prci_domain/element_reset_domain_boom_tile/core/FpPipeline/fpu_exe_unit/FPUUnit/r_uops_3_pdst_reg[6]      | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|ChipTop     | system/tile_prci_domain/element_reset_domain_boom_tile/core/FpPipeline/fpu_exe_unit/FPUUnit/r_uops_3_is_amo_reg       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ChipTop     | system/tile_prci_domain/element_reset_domain_boom_tile/core/FpPipeline/fpu_exe_unit/FPUUnit/r_uops_3_uses_stq_reg     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ChipTop     | system/tile_prci_domain/element_reset_domain_boom_tile/core/FpPipeline/fpu_exe_unit/FPUUnit/r_uops_3_dst_rtype_reg[1] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ChipTop     | system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/ALUUnit/r_uops_2_ctrl_csr_cmd_reg[2]         | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ChipTop     | system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/ALUUnit/r_uops_2_imm_packed_reg[19]          | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ChipTop     | system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/ALUUnit/r_uops_2_uses_stq_reg                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ChipTop     | system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/ALUUnit/r_uops_2_is_amo_reg                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ChipTop     | system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/ALUUnit/r_uops_2_bypassable_reg              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ChipTop     | system/tile_prci_domain/intsink/chain/output_chain/sync_0_reg                                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DivSqrtRecF64              | A''*B''          | 20     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | PCIN+A''*B''     | 20     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | PCIN>>17+A''*B'' | 20     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | A''*B''          | 20     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | PCIN+A''*B''     | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | PCIN+A''*B''     | 20     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | A''*B''          | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | PCIN>>17+A''*B'' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64              | PCIN+A''*B''     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | A*B'             | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A*B'        | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN>>17+A*B'    | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | A*B'             | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A'*B'       | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A*B'        | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN>>17+A'*B'   | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A'*B'       | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e8_s24  | A*B'             | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e8_s24  | PCIN>>17+A*B     | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | A'*B'            | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A'*B'       | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | A'*B'            | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A'*B'       | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN>>17+A'*B'   | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A'*B'       | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN>>17+A'*B'   | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A'*B'       | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN>>17+A'*B'   | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | A*B'             | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B'        | 26     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMultiplier        | A'*B             | 9      | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A'*B        | 17     | 17     | -      | -      | 9      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMultiplier        | A*B              | 17     | 17     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B'        | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B'        | 17     | 17     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN>>17+A'*B    | 17     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A'*B        | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A'*B        | 17     | 17     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | A'*B             | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A'*B        | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B'        | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B'        | 17     | 17     | -      | -      | 43     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | A'*B'            | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B'        | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B'        | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN>>17+A'*B    | 17     | 17     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | A'*B'            | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A*B'        | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN>>17+A'*B    | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A'*B        | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | A'*B'            | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A'*B'       | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN>>17+A'*B    | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A'*B'       | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN>>17+A'*B'   | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN+A'*B'       | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|PipelinedMulUnit           | PCIN>>17+A'*B'   | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     4|
|2     |CARRY8          |  1007|
|3     |DSP_ALU         |    61|
|4     |DSP_A_B_DATA    |    61|
|9     |DSP_C_DATA      |    61|
|10    |DSP_MULTIPLIER  |    61|
|11    |DSP_M_DATA      |    61|
|12    |DSP_OUTPUT      |    61|
|13    |DSP_PREADD      |    61|
|14    |DSP_PREADD_DATA |    61|
|15    |LUT1            |   341|
|16    |LUT2            |  4834|
|17    |LUT3            | 16246|
|18    |LUT4            | 12828|
|19    |LUT5            | 18958|
|20    |LUT6            | 67757|
|21    |MUXF7           | 10564|
|22    |MUXF8           |  3374|
|23    |RAM128X1D       |    32|
|24    |RAM16X1D        |    30|
|25    |RAM256X1D       |    16|
|26    |RAM32M          |    14|
|27    |RAM32M16        |   245|
|28    |RAM32X1D        |    12|
|29    |RAM64M          |    18|
|30    |RAM64M8         |   278|
|31    |RAM64X1D        |     4|
|32    |RAMB18E2        |    16|
|35    |RAMB36E2        |   137|
|46    |SRL16E          |    50|
|47    |FDCE            |   528|
|48    |FDPE            |     7|
|49    |FDRE            | 67643|
|50    |FDSE            |   515|
|51    |LD              |     1|
|52    |IBUF            |   124|
|53    |OBUF            |   238|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:18:13 ; elapsed = 00:18:26 . Memory (MB): peak = 5851.133 ; gain = 3315.484 ; free physical = 285 ; free virtual = 7838
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 483 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:17:37 ; elapsed = 00:17:59 . Memory (MB): peak = 5851.133 ; gain = 2722.719 ; free physical = 13081 ; free virtual = 20636
Synthesis Optimization Complete : Time (s): cpu = 00:18:16 ; elapsed = 00:18:30 . Memory (MB): peak = 5851.133 ; gain = 3315.484 ; free physical = 13124 ; free virtual = 20637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5851.133 ; gain = 0.000 ; free physical = 13138 ; free virtual = 20652
INFO: [Netlist 29-17] Analyzing 15784 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5895.234 ; gain = 0.000 ; free physical = 13138 ; free virtual = 20652
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 839 instances were transformed.
  BUFG => BUFGCE: 4 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 61 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 124 instances
  LD => LDCE (inverted pins: G): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 32 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 30 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 16 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 14 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 245 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances
  RAM64M => RAM64M (RAMD64E(x4)): 18 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 278 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

Synth Design complete | Checksum: 9e2bf278
INFO: [Common 17-83] Releasing license: Synthesis
866 Infos, 371 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:19:01 ; elapsed = 00:19:14 . Memory (MB): peak = 5895.270 ; gain = 4550.133 ; free physical = 13138 ; free virtual = 20653
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18035.822; main = 5104.817; forked = 13109.623
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23378.352; main = 5895.238; forked = 17531.137
Write ShapeDB Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.23 . Memory (MB): peak = 5919.246 ; gain = 0.000 ; free physical = 13107 ; free virtual = 20643
INFO: [Common 17-1381] The checkpoint '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/Vivado_Prj/BOOM_Prj/BOOM_Prj.runs/synth_1/ChipTop.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 5919.246 ; gain = 23.977 ; free physical = 12925 ; free virtual = 20574
INFO: [runtcl-4] Executing : report_utilization -file ChipTop_utilization_synth.rpt -pb ChipTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 23:30:49 2025...
[Tue Jan  7 23:31:00 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:19:45 ; elapsed = 00:20:05 . Memory (MB): peak = 1391.754 ; gain = 0.000 ; free physical = 18470 ; free virtual = 25499
# open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu19eg-ffvc1760-2-i
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2715.613 ; gain = 0.000 ; free physical = 17152 ; free virtual = 24181
INFO: [Netlist 29-17] Analyzing 15779 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/tools/BOOM/BOOM_Time_Constraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'clock' already exists, overwriting the previous clock with the same name. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/tools/BOOM/BOOM_Time_Constraints.xdc:3]
Finished Parsing XDC File [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/tools/BOOM/BOOM_Time_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3020.062 ; gain = 0.000 ; free physical = 16879 ; free virtual = 23910
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 834 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 61 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 124 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 32 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 30 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 16 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 14 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 245 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances
  RAM64M => RAM64M (RAMD64E(x4)): 18 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 278 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3020.098 ; gain = 1628.344 ; free physical = 16879 ; free virtual = 23910
# report_utilization -file ../../Logs/Syn_Report/BOOM_utilization_synth.rpt
# report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file ../../Logs/Syn_Report/BOOM_timing_synth.rpt
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 4945.129 ; gain = 1925.031 ; free physical = 14988 ; free virtual = 22150
# report_power -file ../../Logs/Syn_Report/BOOM_power_synth.rpt
Command: report_power -file ../../Logs/Syn_Report/BOOM_power_synth.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 5111.828 ; gain = 166.699 ; free physical = 14919 ; free virtual = 22083
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 23:32:54 2025...
