{"/alu_add_sub": {"alu_add_sub": 0, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 1000, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 10000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/alu_eq": {"alu_eq": 0, "alu_out": 1000, "alu_out_0": 1000, "alu_out_0_q": 10000, "alu_out_q": 10000}, "/alu_lts": {"alu_lts": 0, "alu_out": 1000, "alu_out_0": 1000, "alu_out_0_q": 10000, "alu_out_q": 10000}, "/alu_ltu": {"alu_ltu": 0, "alu_out": 1000, "alu_out_0": 1000, "alu_out_0_q": 10000, "alu_out_q": 10000}, "/alu_out": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 0, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 0, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/alu_out_0": {"alu_out": 1000, "alu_out_0": 0, "alu_out_0_q": 0, "alu_out_q": 10000}, "/alu_out_0_q": {"alu_out_0_q": 0}, "/alu_out_q": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 1160000, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 0, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/alu_shl": {"alu_shl": 0}, "/alu_shr": {"alu_shr": 0}, "/alu_wait": {"alu_wait": 0}, "/alu_wait_2": {"alu_wait_2": 0}, "/cached_ascii_instr": {"cached_ascii_instr": 0, "dbg_ascii_instr": 0, "q_ascii_instr": 0}, "/cached_insn_imm": {"cached_insn_imm": 0, "dbg_insn_imm": 0, "q_insn_imm": 0}, "/cached_insn_opcode": {"cached_insn_opcode": 0, "dbg_insn_opcode": 0, "q_insn_opcode": 0}, "/cached_insn_rd": {"cached_insn_rd": 0, "dbg_insn_rd": 0, "q_insn_rd": 0}, "/cached_insn_rs1": {"cached_insn_rs1": 0, "dbg_insn_rs1": 0, "q_insn_rs1": 0}, "/cached_insn_rs2": {"cached_insn_rs2": 0, "dbg_insn_rs2": 0, "q_insn_rs2": 0}, "/clear_prefetched_high_word": {"clear_prefetched_high_word": 0, "clear_prefetched_high_word_q": 0}, "/clear_prefetched_high_word_q": {"clear_prefetched_high_word_q": 0}, "/compressed_instr": {"alu_add_sub": 1120000, "alu_eq": 1120000, "alu_lts": 1120000, "alu_ltu": 1120000, "alu_out": 1160000, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 1170000, "alu_shl": 1120000, "alu_shr": 1120000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "compressed_instr": 0, "count_instr": 1120000, "cpu_state": 1110000, "cpuregs_rs1": 1130000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1110000, "cpuregs_write": 1120000, "dbg_insn_addr": 1090000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1130000, "dbg_rs1val": 1120000, "dbg_rs1val_valid": 1130000, "dbg_rs2val": 1120000, "dbg_rs2val_valid": 1120000, "dbg_valid_insn": 1130000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1120000, "decoder_pseudo_trigger_q": 1130000, "decoder_trigger": 1120000, "decoder_trigger_q": 1130000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1130000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1140000, "latched_branch": 1120000, "latched_compr": 1010000, "latched_is_lb": 1120000, "latched_is_lh": 1120000, "latched_is_lu": 1120000, "latched_rd": 1120000, "latched_stalu": 1120000, "latched_store": 1120000, "mem_addr": 1060000, "mem_do_prefetch": 1130000, "mem_do_rdata": 1120000, "mem_do_rinst": 1130000, "mem_do_wdata": 1120000, "mem_instr": 1130000, "mem_la_secondword": 1140000, "mem_la_wdata": 1120000, "mem_la_wstrb": 1120000, "mem_rdata_q": 1150000, "mem_rdata_word": 1120000, "mem_state": 1130000, "mem_valid": 1130000, "mem_wdata": 1130000, "mem_wordsize": 1120000, "mem_wstrb": 1130000, "next_insn_opcode": 1150000, "pcpi_insn": 1130000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1050000, "reg_op1": 1120000, "reg_op2": 1120000, "reg_out": 1120000, "reg_pc": 1080000, "reg_sh": 1120000, "set_mem_do_rdata": 1120000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1120000, "trap": 1120000}, "/count_cycle": {"count_cycle": 0}, "/count_instr": {"count_instr": 0}, "/cpu_state": {"alu_add_sub": 1010000, "alu_eq": 1010000, "alu_lts": 1010000, "alu_ltu": 1010000, "alu_out": 1010000, "alu_out_0": 1030000, "alu_out_0_q": 1040000, "alu_out_q": 1020000, "alu_shl": 1010000, "alu_shr": 1010000, "cached_ascii_instr": 1030000, "cached_insn_imm": 1030000, "cached_insn_opcode": 1030000, "cached_insn_rd": 1030000, "cached_insn_rs1": 1030000, "cached_insn_rs2": 1030000, "compressed_instr": 1030000, "count_instr": 1010000, "cpu_state": 0, "cpuregs_rs1": 1020000, "cpuregs_rs2": 1020000, "cpuregs_wrdata": 0, "cpuregs_write": 1010000, "dbg_ascii_instr": 1020000, "dbg_insn_addr": 1020000, "dbg_insn_imm": 1020000, "dbg_insn_opcode": 1020000, "dbg_insn_rd": 1020000, "dbg_insn_rs1": 1020000, "dbg_insn_rs2": 1020000, "dbg_next": 1020000, "dbg_rs1val": 1010000, "dbg_rs1val_valid": 1010000, "dbg_rs2val": 1010000, "dbg_rs2val_valid": 1010000, "dbg_valid_insn": 1020000, "decoded_imm": 1020000, "decoded_imm_j": 1030000, "decoded_rd": 1030000, "decoded_rs1": 1030000, "decoded_rs2": 1030000, "decoder_pseudo_trigger": 1010000, "decoder_pseudo_trigger_q": 1020000, "decoder_trigger": 1010000, "decoder_trigger_q": 1020000, "instr_add": 1020000, "instr_addi": 1020000, "instr_and": 1020000, "instr_andi": 1020000, "instr_auipc": 1030000, "instr_beq": 1040000, "instr_bge": 1040000, "instr_bgeu": 1040000, "instr_blt": 1040000, "instr_bltu": 1040000, "instr_bne": 1040000, "instr_ecall_ebreak": 1020000, "instr_getq": 1020000, "instr_jal": 1030000, "instr_jalr": 1030000, "instr_lb": 1020000, "instr_lbu": 1020000, "instr_lh": 1020000, "instr_lhu": 1020000, "instr_lui": 1030000, "instr_lw": 1020000, "instr_maskirq": 1020000, "instr_or": 1020000, "instr_ori": 1020000, "instr_rdcycle": 1020000, "instr_rdcycleh": 1020000, "instr_rdinstr": 1020000, "instr_rdinstrh": 1020000, "instr_retirq": 1030000, "instr_sb": 1020000, "instr_setq": 1020000, "instr_sh": 1020000, "instr_sll": 1020000, "instr_slli": 1020000, "instr_slt": 1020000, "instr_slti": 1020000, "instr_sltiu": 1020000, "instr_sltu": 1020000, "instr_sra": 1020000, "instr_srai": 1020000, "instr_srl": 1020000, "instr_srli": 1020000, "instr_sub": 1020000, "instr_sw": 1020000, "instr_timer": 1020000, "instr_waitirq": 1030000, "instr_xor": 1020000, "instr_xori": 1020000, "is_alu_reg_imm": 1030000, "is_alu_reg_reg": 1030000, "is_beq_bne_blt_bge_bltu_bgeu": 1030000, "is_compare": 1030000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1020000, "is_lb_lh_lw_lbu_lhu": 1030000, "is_lbu_lhu_lw": 1030000, "is_lui_auipc_jal": 1040000, "is_lui_auipc_jal_jalr_addi_add_sub": 1020000, "is_sb_sh_sw": 1030000, "is_sll_srl_sra": 1020000, "is_slli_srli_srai": 1020000, "is_slti_blt_slt": 1030000, "is_sltiu_bltu_sltu": 1030000, "last_mem_valid": 1030000, "latched_branch": 1010000, "latched_compr": 1010000, "latched_is_lb": 1010000, "latched_is_lh": 1010000, "latched_is_lu": 1010000, "latched_rd": 1010000, "latched_stalu": 1010000, "latched_store": 1010000, "mem_addr": 1020000, "mem_do_prefetch": 1020000, "mem_do_rdata": 1010000, "mem_do_rinst": 1010000, "mem_do_wdata": 1010000, "mem_instr": 1020000, "mem_la_secondword": 1030000, "mem_la_wdata": 1010000, "mem_la_wstrb": 1010000, "mem_rdata_q": 1040000, "mem_rdata_word": 1010000, "mem_state": 1020000, "mem_valid": 1020000, "mem_wdata": 1020000, "mem_wordsize": 1010000, "mem_wstrb": 1020000, "next_insn_opcode": 1040000, "pcpi_insn": 1020000, "q_ascii_instr": 1030000, "q_insn_imm": 1030000, "q_insn_opcode": 1030000, "q_insn_rd": 1030000, "q_insn_rs1": 1030000, "q_insn_rs2": 1030000, "reg_next_pc": 1010000, "reg_op1": 1010000, "reg_op2": 1010000, "reg_out": 1010000, "reg_pc": 1010000, "reg_sh": 1010000, "set_mem_do_rdata": 1010000, "set_mem_do_rinst": 1040000, "set_mem_do_wdata": 1010000, "trap": 1010000}, "/cpuregs_rs1": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1060000, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 1070000, "alu_shl": 1060000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 0, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1060000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/cpuregs_rs2": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 1320000, "alu_out_q": 1330000, "alu_shl": 1100000, "cpuregs_rs2": 0, "dbg_rs2val": 1100000, "mem_la_wdata": 1100000, "mem_wdata": 1130000, "reg_op2": 1100000, "reg_sh": 1100000}, "/cpuregs_wrdata": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 1160000, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 1170000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 0, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/cpuregs_write": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 1160000, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 1170000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1130000, "cpuregs_write": 0, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/current_pc": {"current_pc": 0}, "/dbg_ascii_instr": {"dbg_ascii_instr": 0, "q_ascii_instr": 0}, "/dbg_ascii_state": {"dbg_ascii_state": 0}, "/dbg_insn_addr": {"dbg_insn_addr": 0}, "/dbg_insn_imm": {"dbg_insn_imm": 0, "q_insn_imm": 0}, "/dbg_insn_opcode": {"dbg_insn_opcode": 0, "q_insn_opcode": 0}, "/dbg_insn_rd": {"dbg_insn_rd": 0, "q_insn_rd": 0}, "/dbg_insn_rs1": {"dbg_insn_rs1": 0, "q_insn_rs1": 0}, "/dbg_insn_rs2": {"dbg_insn_rs2": 0, "q_insn_rs2": 0}, "/dbg_next": {"dbg_ascii_instr": 0, "dbg_insn_imm": 0, "dbg_insn_opcode": 0, "dbg_insn_rd": 0, "dbg_insn_rs1": 0, "dbg_insn_rs2": 0, "dbg_next": 0, "q_ascii_instr": 0, "q_insn_imm": 0, "q_insn_opcode": 0, "q_insn_rd": 0, "q_insn_rs1": 0, "q_insn_rs2": 0}, "/dbg_rs1val": {"dbg_rs1val": 0}, "/dbg_rs1val_valid": {"dbg_rs1val_valid": 0}, "/dbg_rs2val": {"dbg_rs2val": 0}, "/dbg_rs2val_valid": {"dbg_rs2val_valid": 0}, "/dbg_valid_insn": {"dbg_valid_insn": 0}, "/decoded_imm": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1060000, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 1070000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 0, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 0, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 0, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 0, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1060000, "reg_out": 1070000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/decoded_imm_j": {"alu_add_sub": 1370000, "alu_eq": 1370000, "alu_lts": 1370000, "alu_ltu": 1370000, "alu_out": 1370000, "alu_out_0": 1420000, "alu_out_0_q": 1430000, "alu_out_q": 1380000, "alu_shl": 1370000, "alu_shr": 1370000, "cached_insn_imm": 1320000, "cached_insn_opcode": 1530000, "cached_insn_rs1": 1390000, "cached_insn_rs2": 1390000, "count_instr": 1370000, "cpu_state": 1360000, "cpuregs_rs1": 1380000, "cpuregs_rs2": 1410000, "cpuregs_wrdata": 1360000, "cpuregs_write": 1370000, "dbg_insn_addr": 1380000, "dbg_insn_imm": 1340000, "dbg_insn_opcode": 1380000, "dbg_insn_rs1": 1380000, "dbg_insn_rs2": 1380000, "dbg_next": 1380000, "dbg_rs1val": 1370000, "dbg_rs1val_valid": 1390000, "dbg_rs2val": 1370000, "dbg_rs2val_valid": 1370000, "dbg_valid_insn": 1380000, "decoded_imm": 1310000, "decoded_imm_j": 0, "decoded_rs1": 1520000, "decoded_rs2": 1520000, "decoder_pseudo_trigger": 1370000, "decoder_pseudo_trigger_q": 1380000, "decoder_trigger": 1370000, "decoder_trigger_q": 1380000, "instr_add": 1420000, "instr_addi": 1420000, "instr_and": 1420000, "instr_andi": 1420000, "instr_auipc": 1410000, "instr_beq": 1420000, "instr_bge": 1420000, "instr_bgeu": 1420000, "instr_blt": 1420000, "instr_bltu": 1420000, "instr_bne": 1420000, "instr_ecall_ebreak": 1450000, "instr_jal": 1410000, "instr_jalr": 1410000, "instr_lb": 1420000, "instr_lbu": 1420000, "instr_lh": 1420000, "instr_lhu": 1420000, "instr_lui": 1410000, "instr_lw": 1380000, "instr_or": 1420000, "instr_ori": 1420000, "instr_rdcycle": 1420000, "instr_rdcycleh": 1420000, "instr_rdinstr": 1420000, "instr_rdinstrh": 1420000, "instr_sb": 1420000, "instr_sh": 1420000, "instr_sll": 1420000, "instr_slli": 1420000, "instr_slt": 1420000, "instr_slti": 1420000, "instr_sltiu": 1420000, "instr_sltu": 1420000, "instr_sra": 1530000, "instr_srai": 1530000, "instr_srl": 1420000, "instr_srli": 1420000, "instr_sub": 1530000, "instr_sw": 1420000, "instr_xor": 1420000, "instr_xori": 1420000, "is_alu_reg_imm": 1410000, "is_alu_reg_reg": 1410000, "is_beq_bne_blt_bge_bltu_bgeu": 1410000, "is_compare": 1420000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1420000, "is_lb_lh_lw_lbu_lhu": 1410000, "is_lbu_lhu_lw": 1390000, "is_lui_auipc_jal": 1420000, "is_lui_auipc_jal_jalr_addi_add_sub": 1420000, "is_sb_sh_sw": 1410000, "is_sll_srl_sra": 1420000, "is_slli_srli_srai": 1420000, "is_slti_blt_slt": 1430000, "is_sltiu_bltu_sltu": 1430000, "last_mem_valid": 1390000, "latched_branch": 1370000, "latched_is_lb": 1370000, "latched_is_lh": 1370000, "latched_is_lu": 1370000, "latched_rd": 1370000, "latched_stalu": 1370000, "latched_store": 1370000, "mem_addr": 1350000, "mem_do_prefetch": 1380000, "mem_do_rdata": 1370000, "mem_do_rinst": 1380000, "mem_do_wdata": 1370000, "mem_instr": 1380000, "mem_la_secondword": 1390000, "mem_la_wdata": 1370000, "mem_la_wstrb": 1370000, "mem_rdata_q": 1520000, "mem_rdata_word": 1370000, "mem_state": 1380000, "mem_valid": 1380000, "mem_wdata": 1380000, "mem_wordsize": 1370000, "mem_wstrb": 1380000, "next_insn_opcode": 1520000, "pcpi_insn": 1380000, "q_insn_imm": 1350000, "q_insn_opcode": 1390000, "q_insn_rs1": 1390000, "q_insn_rs2": 1390000, "reg_next_pc": 1340000, "reg_op1": 1370000, "reg_op2": 1370000, "reg_out": 1370000, "reg_pc": 1350000, "reg_sh": 1370000, "set_mem_do_rdata": 1370000, "set_mem_do_rinst": 1430000, "set_mem_do_wdata": 1370000, "trap": 1370000}, "/decoded_rd": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 1160000, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 1170000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 0, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1130000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 0, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 0, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1010000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 0, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/decoded_rs": {"decoded_rs": 0}, "/decoded_rs1": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1060000, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 1070000, "alu_shl": 1060000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 0, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 0, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 0, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 0, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 0, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1060000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/decoded_rs2": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 1320000, "alu_out_q": 1330000, "alu_shl": 1100000, "cached_insn_rs2": 0, "cpuregs_rs2": 0, "dbg_insn_rs2": 0, "dbg_rs2val": 1100000, "decoded_rs2": 0, "mem_la_wdata": 1100000, "mem_wdata": 1130000, "q_insn_rs2": 0, "reg_op2": 1100000, "reg_sh": 1100000}, "/decoder_pseudo_trigger": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 0, "alu_out_0": 1100000, "alu_out_0_q": 1110000, "alu_out_q": 10000, "alu_shl": 1060000, "alu_shr": 0, "cached_insn_imm": 10000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1090000, "count_instr": 1070000, "cpu_state": 1060000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1060000, "cpuregs_write": 1060000, "dbg_ascii_instr": 0, "dbg_insn_addr": 1080000, "dbg_insn_imm": 0, "dbg_insn_opcode": 0, "dbg_insn_rd": 0, "dbg_insn_rs1": 0, "dbg_insn_rs2": 0, "dbg_next": 1080000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1060000, "dbg_rs2val": 1060000, "dbg_rs2val_valid": 1070000, "dbg_valid_insn": 1080000, "decoded_imm": 0, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 0, "decoder_pseudo_trigger_q": 0, "decoder_trigger": 1070000, "decoder_trigger_q": 1080000, "instr_add": 1160000, "instr_addi": 1050000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1120000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 0, "instr_getq": 0, "instr_jal": 1120000, "instr_jalr": 1150000, "instr_lb": 0, "instr_lbu": 0, "instr_lh": 0, "instr_lhu": 0, "instr_lui": 1120000, "instr_lw": 0, "instr_maskirq": 0, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 0, "instr_rdcycleh": 0, "instr_rdinstr": 0, "instr_rdinstrh": 0, "instr_sb": 0, "instr_setq": 0, "instr_sh": 0, "instr_sll": 1160000, "instr_slli": 0, "instr_slt": 1130000, "instr_slti": 1090000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 0, "instr_srl": 1160000, "instr_srli": 0, "instr_sub": 1160000, "instr_sw": 0, "instr_timer": 0, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1120000, "is_beq_bne_blt_bge_bltu_bgeu": 1120000, "is_compare": 1100000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 0, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 10000, "is_lui_auipc_jal": 1130000, "is_lui_auipc_jal_jalr_addi_add_sub": 0, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 0, "is_slli_srli_srai": 0, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1100000, "latched_branch": 1070000, "latched_is_lb": 1070000, "latched_is_lh": 1070000, "latched_is_lu": 1070000, "latched_rd": 1070000, "latched_stalu": 1070000, "latched_store": 1060000, "mem_addr": 1090000, "mem_do_prefetch": 1080000, "mem_do_rdata": 1080000, "mem_do_rinst": 1060000, "mem_do_wdata": 1080000, "mem_instr": 1090000, "mem_la_secondword": 1090000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1070000, "mem_rdata_q": 1150000, "mem_rdata_word": 1070000, "mem_state": 1080000, "mem_valid": 1090000, "mem_wdata": 1080000, "mem_wordsize": 1070000, "mem_wstrb": 1090000, "next_insn_opcode": 1150000, "pcpi_insn": 0, "q_ascii_instr": 10000, "q_insn_imm": 10000, "q_insn_opcode": 10000, "q_insn_rd": 10000, "q_insn_rs1": 10000, "q_insn_rs2": 10000, "reg_next_pc": 1070000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1070000, "reg_sh": 1060000, "set_mem_do_rdata": 1080000, "set_mem_do_rinst": 1130000, "set_mem_do_wdata": 1080000, "trap": 1070000}, "/decoder_pseudo_trigger_q": {"dbg_ascii_instr": 0, "dbg_insn_imm": 0, "dbg_insn_opcode": 0, "dbg_insn_rd": 0, "dbg_insn_rs1": 0, "dbg_insn_rs2": 0, "decoder_pseudo_trigger_q": 0, "q_ascii_instr": 0, "q_insn_imm": 0, "q_insn_opcode": 0, "q_insn_rd": 0, "q_insn_rs1": 0, "q_insn_rs2": 0}, "/decoder_trigger": {"alu_add_sub": 1020000, "alu_eq": 1020000, "alu_lts": 1020000, "alu_ltu": 1020000, "alu_out": 0, "alu_out_0": 1020000, "alu_out_0_q": 1030000, "alu_out_q": 10000, "alu_shl": 1020000, "alu_shr": 0, "cached_ascii_instr": 10000, "cached_insn_imm": 10000, "cached_insn_opcode": 10000, "cached_insn_rd": 10000, "cached_insn_rs1": 10000, "cached_insn_rs2": 10000, "compressed_instr": 1040000, "count_instr": 1020000, "cpu_state": 1020000, "cpuregs_rs1": 1030000, "cpuregs_rs2": 1030000, "cpuregs_wrdata": 1010000, "cpuregs_write": 1010000, "dbg_ascii_instr": 0, "dbg_insn_addr": 0, "dbg_insn_imm": 0, "dbg_insn_opcode": 0, "dbg_insn_rd": 0, "dbg_insn_rs1": 0, "dbg_insn_rs2": 0, "dbg_next": 0, "dbg_rs1val": 0, "dbg_rs1val_valid": 0, "dbg_rs2val": 0, "dbg_rs2val_valid": 0, "dbg_valid_insn": 1010000, "decoded_imm": 0, "decoded_imm_j": 1040000, "decoded_rd": 1040000, "decoded_rs1": 1040000, "decoded_rs2": 1040000, "decoder_pseudo_trigger": 1020000, "decoder_pseudo_trigger_q": 1030000, "decoder_trigger": 0, "decoder_trigger_q": 0, "instr_add": 1010000, "instr_addi": 1010000, "instr_and": 1010000, "instr_andi": 1010000, "instr_auipc": 1040000, "instr_beq": 1050000, "instr_bge": 1050000, "instr_bgeu": 1050000, "instr_blt": 1050000, "instr_bltu": 1050000, "instr_bne": 1050000, "instr_ecall_ebreak": 0, "instr_getq": 0, "instr_jal": 1040000, "instr_jalr": 1040000, "instr_lb": 0, "instr_lbu": 0, "instr_lh": 0, "instr_lhu": 0, "instr_lui": 1040000, "instr_lw": 0, "instr_maskirq": 0, "instr_or": 1010000, "instr_ori": 1010000, "instr_rdcycle": 0, "instr_rdcycleh": 0, "instr_rdinstr": 0, "instr_rdinstrh": 0, "instr_retirq": 1040000, "instr_sb": 0, "instr_setq": 0, "instr_sh": 0, "instr_sll": 1010000, "instr_slli": 0, "instr_slt": 1010000, "instr_slti": 1010000, "instr_sltiu": 1010000, "instr_sltu": 1010000, "instr_sra": 1010000, "instr_srai": 0, "instr_srl": 1010000, "instr_srli": 0, "instr_sub": 1010000, "instr_sw": 0, "instr_timer": 0, "instr_waitirq": 1040000, "instr_xor": 1010000, "instr_xori": 1010000, "is_alu_reg_imm": 1040000, "is_alu_reg_reg": 1040000, "is_beq_bne_blt_bge_bltu_bgeu": 1040000, "is_compare": 1020000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 0, "is_lb_lh_lw_lbu_lhu": 1040000, "is_lbu_lhu_lw": 10000, "is_lui_auipc_jal": 1050000, "is_lui_auipc_jal_jalr_addi_add_sub": 0, "is_sb_sh_sw": 1040000, "is_sll_srl_sra": 0, "is_slli_srli_srai": 0, "is_slti_blt_slt": 1020000, "is_sltiu_bltu_sltu": 1020000, "last_mem_valid": 1030000, "latched_branch": 1010000, "latched_compr": 1020000, "latched_is_lb": 1020000, "latched_is_lh": 1020000, "latched_is_lu": 1020000, "latched_rd": 1020000, "latched_stalu": 1020000, "latched_store": 1020000, "mem_addr": 1020000, "mem_do_prefetch": 1010000, "mem_do_rdata": 1020000, "mem_do_rinst": 1010000, "mem_do_wdata": 1020000, "mem_instr": 1020000, "mem_la_secondword": 1030000, "mem_la_wdata": 1020000, "mem_la_wstrb": 1020000, "mem_rdata_q": 1040000, "mem_rdata_word": 1020000, "mem_state": 1030000, "mem_valid": 1020000, "mem_wdata": 1030000, "mem_wordsize": 1020000, "mem_wstrb": 1020000, "next_insn_opcode": 1040000, "pcpi_insn": 0, "q_ascii_instr": 10000, "q_insn_imm": 10000, "q_insn_opcode": 10000, "q_insn_rd": 10000, "q_insn_rs1": 10000, "q_insn_rs2": 10000, "reg_next_pc": 1010000, "reg_op1": 1020000, "reg_op2": 1020000, "reg_out": 1020000, "reg_pc": 1020000, "reg_sh": 1020000, "set_mem_do_rdata": 1020000, "set_mem_do_rinst": 1050000, "set_mem_do_wdata": 1020000, "trap": 1020000}, "/decoder_trigger_q": {"cached_ascii_instr": 0, "cached_insn_imm": 0, "cached_insn_opcode": 0, "cached_insn_rd": 0, "cached_insn_rs1": 0, "cached_insn_rs2": 0, "dbg_ascii_instr": 0, "dbg_insn_imm": 0, "dbg_insn_opcode": 0, "dbg_insn_rd": 0, "dbg_insn_rs1": 0, "dbg_insn_rs2": 0, "decoder_trigger_q": 0, "q_ascii_instr": 10000, "q_insn_imm": 10000, "q_insn_opcode": 10000, "q_insn_rd": 10000, "q_insn_rs1": 10000, "q_insn_rs2": 10000}, "/do_waitirq": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1050000, "alu_out_0": 1050000, "alu_out_0_q": 1060000, "alu_out_q": 1060000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_ascii_instr": 1060000, "cached_insn_imm": 1060000, "cached_insn_opcode": 1060000, "cached_insn_rd": 1060000, "cached_insn_rs1": 1060000, "cached_insn_rs2": 1060000, "compressed_instr": 1040000, "count_instr": 1060000, "cpu_state": 1060000, "cpuregs_rs1": 1040000, "cpuregs_rs2": 1040000, "cpuregs_wrdata": 1050000, "cpuregs_write": 1050000, "dbg_ascii_instr": 1050000, "dbg_insn_addr": 1050000, "dbg_insn_imm": 1050000, "dbg_insn_opcode": 1050000, "dbg_insn_rd": 1050000, "dbg_insn_rs1": 1050000, "dbg_insn_rs2": 1050000, "dbg_next": 1050000, "dbg_rs1val": 1050000, "dbg_rs1val_valid": 1050000, "dbg_rs2val": 1050000, "dbg_rs2val_valid": 1060000, "dbg_valid_insn": 1050000, "decoded_imm": 1050000, "decoded_imm_j": 1040000, "decoded_rd": 1040000, "decoded_rs1": 1040000, "decoded_rs2": 1040000, "decoder_pseudo_trigger": 1060000, "decoder_pseudo_trigger_q": 1070000, "decoder_trigger": 1040000, "decoder_trigger_q": 1050000, "do_waitirq": 0, "instr_add": 1050000, "instr_addi": 1050000, "instr_and": 1050000, "instr_andi": 1050000, "instr_auipc": 1040000, "instr_beq": 1050000, "instr_bge": 1050000, "instr_bgeu": 1050000, "instr_blt": 1050000, "instr_bltu": 1050000, "instr_bne": 1050000, "instr_ecall_ebreak": 1050000, "instr_getq": 1050000, "instr_jal": 1040000, "instr_jalr": 1040000, "instr_lb": 1050000, "instr_lbu": 1050000, "instr_lh": 1050000, "instr_lhu": 1050000, "instr_lui": 1040000, "instr_lw": 1050000, "instr_maskirq": 1050000, "instr_or": 1050000, "instr_ori": 1050000, "instr_rdcycle": 1050000, "instr_rdcycleh": 1050000, "instr_rdinstr": 1050000, "instr_rdinstrh": 1050000, "instr_retirq": 1040000, "instr_sb": 1050000, "instr_setq": 1050000, "instr_sh": 1050000, "instr_sll": 1050000, "instr_slli": 1050000, "instr_slt": 1050000, "instr_slti": 1050000, "instr_sltiu": 1050000, "instr_sltu": 1050000, "instr_sra": 1050000, "instr_srai": 1050000, "instr_srl": 1050000, "instr_srli": 1050000, "instr_sub": 1050000, "instr_sw": 1050000, "instr_timer": 1050000, "instr_waitirq": 1040000, "instr_xor": 1050000, "instr_xori": 1050000, "is_alu_reg_imm": 1040000, "is_alu_reg_reg": 1040000, "is_beq_bne_blt_bge_bltu_bgeu": 1040000, "is_compare": 1050000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1050000, "is_lb_lh_lw_lbu_lhu": 1040000, "is_lbu_lhu_lw": 1060000, "is_lui_auipc_jal": 1050000, "is_lui_auipc_jal_jalr_addi_add_sub": 1050000, "is_sb_sh_sw": 1040000, "is_sll_srl_sra": 1050000, "is_slli_srli_srai": 1050000, "is_slti_blt_slt": 1060000, "is_sltiu_bltu_sltu": 1060000, "last_mem_valid": 1030000, "latched_branch": 1050000, "latched_compr": 1050000, "latched_is_lb": 1060000, "latched_is_lh": 1060000, "latched_is_lu": 1060000, "latched_rd": 1050000, "latched_stalu": 1060000, "latched_store": 1060000, "mem_addr": 1020000, "mem_do_prefetch": 1050000, "mem_do_rdata": 1060000, "mem_do_rinst": 1010000, "mem_do_wdata": 1060000, "mem_instr": 1020000, "mem_la_secondword": 1030000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1060000, "mem_rdata_q": 1040000, "mem_rdata_word": 1060000, "mem_state": 1030000, "mem_valid": 1020000, "mem_wdata": 1070000, "mem_wordsize": 1060000, "mem_wstrb": 1020000, "next_insn_opcode": 1040000, "pcpi_insn": 1050000, "q_ascii_instr": 1060000, "q_insn_imm": 1060000, "q_insn_opcode": 1060000, "q_insn_rd": 1060000, "q_insn_rs1": 1060000, "q_insn_rs2": 1060000, "reg_next_pc": 1050000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1060000, "reg_sh": 1060000, "set_mem_do_rdata": 1060000, "set_mem_do_rinst": 1060000, "set_mem_do_wdata": 1060000, "trap": 1060000}, "/eoi": {"eoi": 0}, "/instr_add": {"alu_out": 0, "alu_out_q": 10000, "instr_add": 0, "is_lui_auipc_jal_jalr_addi_add_sub": 0}, "/instr_addi": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 0, "alu_out_0": 1100000, "alu_out_0_q": 1110000, "alu_out_q": 10000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_insn_imm": 1100000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1090000, "count_instr": 1070000, "cpu_state": 1060000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1060000, "cpuregs_write": 1070000, "dbg_insn_addr": 1080000, "dbg_insn_imm": 1090000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1080000, "dbg_next": 1080000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1060000, "dbg_rs2val": 1060000, "dbg_rs2val_valid": 1070000, "dbg_valid_insn": 1080000, "decoded_imm": 1090000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1070000, "decoder_pseudo_trigger_q": 1080000, "decoder_trigger": 1070000, "decoder_trigger_q": 1080000, "instr_add": 1160000, "instr_addi": 0, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1120000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1120000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1120000, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1130000, "instr_slti": 1090000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1090000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1120000, "is_beq_bne_blt_bge_bltu_bgeu": 1120000, "is_compare": 1100000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1090000, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 1130000, "is_lui_auipc_jal_jalr_addi_add_sub": 0, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1100000, "latched_branch": 1070000, "latched_is_lb": 1070000, "latched_is_lh": 1070000, "latched_is_lu": 1070000, "latched_rd": 1070000, "latched_stalu": 1070000, "latched_store": 1070000, "mem_addr": 1090000, "mem_do_prefetch": 1080000, "mem_do_rdata": 1080000, "mem_do_rinst": 1060000, "mem_do_wdata": 1080000, "mem_instr": 1090000, "mem_la_secondword": 1090000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1070000, "mem_rdata_q": 1150000, "mem_rdata_word": 1070000, "mem_state": 1080000, "mem_valid": 1090000, "mem_wdata": 1080000, "mem_wordsize": 1070000, "mem_wstrb": 1090000, "next_insn_opcode": 1150000, "pcpi_insn": 1080000, "q_insn_imm": 1100000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1090000, "reg_next_pc": 1070000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1070000, "reg_sh": 1060000, "set_mem_do_rdata": 1080000, "set_mem_do_rinst": 1130000, "set_mem_do_wdata": 1080000, "trap": 1070000}, "/instr_and": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 0, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 10000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 0, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/instr_andi": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 0, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 10000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 0, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/instr_auipc": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 0, "alu_out_0": 1100000, "alu_out_0_q": 1110000, "alu_out_q": 10000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_insn_imm": 1060000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1090000, "count_instr": 1070000, "cpu_state": 1060000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1060000, "cpuregs_write": 1070000, "dbg_insn_addr": 1080000, "dbg_insn_imm": 1050000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1080000, "dbg_next": 1080000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1060000, "dbg_rs2val": 1060000, "dbg_rs2val_valid": 1070000, "dbg_valid_insn": 1080000, "decoded_imm": 1050000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1070000, "decoder_pseudo_trigger_q": 1080000, "decoder_trigger": 1070000, "decoder_trigger_q": 1080000, "instr_add": 1160000, "instr_addi": 1090000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 0, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1120000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1120000, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1130000, "instr_slti": 1090000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1090000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1120000, "is_beq_bne_blt_bge_bltu_bgeu": 1120000, "is_compare": 1100000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1090000, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 0, "is_lui_auipc_jal_jalr_addi_add_sub": 0, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1100000, "latched_branch": 1070000, "latched_is_lb": 1070000, "latched_is_lh": 1070000, "latched_is_lu": 1070000, "latched_rd": 1070000, "latched_stalu": 1070000, "latched_store": 1070000, "mem_addr": 1090000, "mem_do_prefetch": 1080000, "mem_do_rdata": 1080000, "mem_do_rinst": 1070000, "mem_do_wdata": 1080000, "mem_instr": 1090000, "mem_la_secondword": 1090000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1070000, "mem_rdata_q": 1150000, "mem_rdata_word": 1070000, "mem_state": 1080000, "mem_valid": 1090000, "mem_wdata": 1080000, "mem_wordsize": 1070000, "mem_wstrb": 1090000, "next_insn_opcode": 1150000, "pcpi_insn": 1080000, "q_insn_imm": 1060000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1090000, "reg_next_pc": 1070000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1070000, "reg_sh": 1060000, "set_mem_do_rdata": 1080000, "set_mem_do_rinst": 1130000, "set_mem_do_wdata": 1080000, "trap": 1070000}, "/instr_beq": {"alu_out": 1000, "alu_out_0": 0, "alu_out_0_q": 10000, "alu_out_q": 10000, "instr_beq": 0}, "/instr_bge": {"alu_out": 1000, "alu_out_0": 0, "alu_out_0_q": 10000, "alu_out_q": 10000, "instr_bge": 0}, "/instr_bgeu": {"alu_out": 1000, "alu_out_0": 0, "alu_out_0_q": 10000, "alu_out_q": 10000, "instr_bgeu": 0}, "/instr_blt": {"alu_out": 1000, "alu_out_0": 0, "alu_out_0_q": 10000, "alu_out_q": 10000, "instr_blt": 0, "is_slti_blt_slt": 0}, "/instr_bltu": {"alu_out": 1000, "alu_out_0": 0, "alu_out_0_q": 10000, "alu_out_q": 10000, "instr_bltu": 0, "is_sltiu_bltu_sltu": 0}, "/instr_bne": {"alu_out": 1000, "alu_out_0": 0, "alu_out_0_q": 10000, "alu_out_q": 10000, "instr_bne": 0}, "/instr_ecall_ebreak": {"instr_ecall_ebreak": 0}, "/instr_getq": {"instr_getq": 0}, "/instr_jal": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 0, "alu_out_0": 1090000, "alu_out_0_q": 1100000, "alu_out_q": 10000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_insn_imm": 1060000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1090000, "count_instr": 1060000, "cpu_state": 1060000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1070000, "cpuregs_wrdata": 1050000, "cpuregs_write": 1050000, "dbg_insn_addr": 1070000, "dbg_insn_imm": 1050000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1080000, "dbg_next": 1070000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1060000, "dbg_rs2val": 1060000, "dbg_rs2val_valid": 1060000, "dbg_valid_insn": 1070000, "decoded_imm": 1050000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1060000, "decoder_pseudo_trigger_q": 1070000, "decoder_trigger": 1060000, "decoder_trigger_q": 1070000, "instr_add": 1090000, "instr_addi": 1090000, "instr_and": 1090000, "instr_andi": 1090000, "instr_auipc": 1080000, "instr_beq": 1090000, "instr_bge": 1090000, "instr_bgeu": 1090000, "instr_blt": 1090000, "instr_bltu": 1090000, "instr_bne": 1090000, "instr_ecall_ebreak": 1090000, "instr_jal": 0, "instr_jalr": 1080000, "instr_lb": 1090000, "instr_lbu": 1090000, "instr_lh": 1090000, "instr_lhu": 1090000, "instr_lui": 1080000, "instr_lw": 1090000, "instr_or": 1090000, "instr_ori": 1090000, "instr_rdcycle": 1090000, "instr_rdcycleh": 1090000, "instr_rdinstr": 1090000, "instr_rdinstrh": 1090000, "instr_sb": 1090000, "instr_sh": 1090000, "instr_sll": 1090000, "instr_slli": 1090000, "instr_slt": 1090000, "instr_slti": 1090000, "instr_sltiu": 1090000, "instr_sltu": 1090000, "instr_sra": 1090000, "instr_srai": 1090000, "instr_srl": 1090000, "instr_srli": 1090000, "instr_sub": 1090000, "instr_sw": 1090000, "instr_xor": 1090000, "instr_xori": 1090000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1080000, "is_beq_bne_blt_bge_bltu_bgeu": 1080000, "is_compare": 1090000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1090000, "is_lb_lh_lw_lbu_lhu": 1080000, "is_lbu_lhu_lw": 1100000, "is_lui_auipc_jal": 0, "is_lui_auipc_jal_jalr_addi_add_sub": 0, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1090000, "is_slli_srli_srai": 1090000, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1100000, "last_mem_valid": 1070000, "latched_branch": 1050000, "latched_is_lb": 1060000, "latched_is_lh": 1060000, "latched_is_lu": 1060000, "latched_rd": 1060000, "latched_stalu": 1060000, "latched_store": 1060000, "mem_addr": 1060000, "mem_do_prefetch": 1050000, "mem_do_rdata": 1060000, "mem_do_rinst": 1050000, "mem_do_wdata": 1060000, "mem_instr": 1060000, "mem_la_secondword": 1070000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1060000, "mem_rdata_q": 1150000, "mem_rdata_word": 1060000, "mem_state": 1070000, "mem_valid": 1060000, "mem_wdata": 1070000, "mem_wordsize": 1060000, "mem_wstrb": 1070000, "next_insn_opcode": 1150000, "pcpi_insn": 1070000, "q_insn_imm": 1060000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1090000, "reg_next_pc": 1060000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1060000, "reg_sh": 1060000, "set_mem_do_rdata": 1060000, "set_mem_do_rinst": 1100000, "set_mem_do_wdata": 1060000, "trap": 1060000}, "/instr_jalr": {"alu_add_sub": 1090000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 0, "alu_out_0": 1090000, "alu_out_0_q": 1100000, "alu_out_q": 10000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1100000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1100000, "count_instr": 1100000, "cpu_state": 1090000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1070000, "dbg_insn_addr": 1090000, "dbg_insn_imm": 1090000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1090000, "dbg_next": 1090000, "dbg_rs1val": 1090000, "dbg_rs1val_valid": 1090000, "dbg_rs2val": 1090000, "dbg_rs2val_valid": 1100000, "dbg_valid_insn": 1110000, "decoded_imm": 1090000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1100000, "decoder_pseudo_trigger_q": 1110000, "decoder_trigger": 1080000, "decoder_trigger_q": 1090000, "instr_add": 1090000, "instr_addi": 1090000, "instr_and": 1090000, "instr_andi": 1090000, "instr_auipc": 1080000, "instr_beq": 1090000, "instr_bge": 1090000, "instr_bgeu": 1090000, "instr_blt": 1090000, "instr_bltu": 1090000, "instr_bne": 1090000, "instr_ecall_ebreak": 1090000, "instr_jal": 1080000, "instr_jalr": 0, "instr_lb": 1090000, "instr_lbu": 1090000, "instr_lh": 1090000, "instr_lhu": 1090000, "instr_lui": 1080000, "instr_lw": 1090000, "instr_or": 1090000, "instr_ori": 1090000, "instr_rdcycle": 1090000, "instr_rdcycleh": 1090000, "instr_rdinstr": 1090000, "instr_rdinstrh": 1090000, "instr_sb": 1090000, "instr_sh": 1090000, "instr_sll": 1090000, "instr_slli": 1090000, "instr_slt": 1090000, "instr_slti": 1090000, "instr_sltiu": 1090000, "instr_sltu": 1090000, "instr_sra": 1090000, "instr_srai": 1090000, "instr_srl": 1090000, "instr_srli": 1090000, "instr_sub": 1090000, "instr_sw": 1090000, "instr_xor": 1090000, "instr_xori": 1090000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1080000, "is_beq_bne_blt_bge_bltu_bgeu": 1080000, "is_compare": 1090000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 0, "is_lb_lh_lw_lbu_lhu": 1080000, "is_lbu_lhu_lw": 1100000, "is_lui_auipc_jal": 1090000, "is_lui_auipc_jal_jalr_addi_add_sub": 0, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1090000, "is_slli_srli_srai": 1090000, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1100000, "last_mem_valid": 1070000, "latched_branch": 1070000, "latched_is_lb": 1100000, "latched_is_lh": 1100000, "latched_is_lu": 1100000, "latched_rd": 1100000, "latched_stalu": 1100000, "latched_store": 1100000, "mem_addr": 1080000, "mem_do_prefetch": 1050000, "mem_do_rdata": 1100000, "mem_do_rinst": 1060000, "mem_do_wdata": 1100000, "mem_instr": 1060000, "mem_la_secondword": 1070000, "mem_la_wdata": 1100000, "mem_la_wstrb": 1100000, "mem_rdata_q": 1150000, "mem_rdata_word": 1100000, "mem_state": 1070000, "mem_valid": 1060000, "mem_wdata": 1110000, "mem_wordsize": 1100000, "mem_wstrb": 1070000, "next_insn_opcode": 1150000, "pcpi_insn": 1090000, "q_insn_imm": 1100000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1100000, "reg_next_pc": 1080000, "reg_op1": 1100000, "reg_op2": 1100000, "reg_out": 1100000, "reg_pc": 1080000, "reg_sh": 1100000, "set_mem_do_rdata": 1100000, "set_mem_do_rinst": 1100000, "set_mem_do_wdata": 1100000, "trap": 1100000}, "/instr_lb": {"alu_add_sub": 1240000, "alu_eq": 1240000, "alu_lts": 1240000, "alu_ltu": 1240000, "alu_out": 1240000, "alu_out_q": 1250000, "alu_shl": 1240000, "cpuregs_rs1": 1230000, "cpuregs_rs2": 1260000, "cpuregs_wrdata": 1220000, "dbg_rs1val": 1240000, "dbg_rs2val": 1280000, "instr_lb": 0, "latched_is_lb": 1190000, "mem_la_wdata": 1190000, "mem_la_wstrb": 1190000, "mem_rdata_word": 1190000, "mem_wdata": 1310000, "mem_wordsize": 1190000, "reg_op1": 1240000, "reg_op2": 1280000, "reg_out": 1220000, "reg_sh": 1280000}, "/instr_lbu": {"alu_add_sub": 1240000, "alu_eq": 1240000, "alu_lts": 1240000, "alu_ltu": 1240000, "alu_out": 1240000, "alu_out_q": 1250000, "alu_shl": 1240000, "cpuregs_rs1": 1230000, "cpuregs_rs2": 1260000, "cpuregs_wrdata": 1220000, "dbg_rs1val": 1240000, "dbg_rs2val": 1280000, "instr_lbu": 0, "is_lbu_lhu_lw": 0, "mem_la_wdata": 1190000, "mem_la_wstrb": 1190000, "mem_rdata_word": 1190000, "mem_wdata": 1310000, "mem_wordsize": 1190000, "reg_op1": 1240000, "reg_op2": 1280000, "reg_out": 1220000, "reg_sh": 1280000}, "/instr_lh": {"alu_add_sub": 1240000, "alu_eq": 1240000, "alu_lts": 1240000, "alu_ltu": 1240000, "alu_out": 1240000, "alu_out_q": 1250000, "alu_shl": 1240000, "cpuregs_rs1": 1230000, "cpuregs_rs2": 1260000, "cpuregs_wrdata": 1220000, "dbg_rs1val": 1240000, "dbg_rs2val": 1280000, "instr_lh": 0, "latched_is_lh": 1190000, "mem_la_wdata": 1190000, "mem_la_wstrb": 1190000, "mem_rdata_word": 1190000, "mem_wdata": 1310000, "mem_wordsize": 1190000, "reg_op1": 1240000, "reg_op2": 1280000, "reg_out": 1220000, "reg_sh": 1280000}, "/instr_lhu": {"alu_add_sub": 1240000, "alu_eq": 1240000, "alu_lts": 1240000, "alu_ltu": 1240000, "alu_out": 1240000, "alu_out_q": 1250000, "alu_shl": 1240000, "cpuregs_rs1": 1230000, "cpuregs_rs2": 1260000, "cpuregs_wrdata": 1220000, "dbg_rs1val": 1240000, "dbg_rs2val": 1280000, "instr_lhu": 0, "is_lbu_lhu_lw": 0, "mem_la_wdata": 1190000, "mem_la_wstrb": 1190000, "mem_rdata_word": 1190000, "mem_wdata": 1310000, "mem_wordsize": 1190000, "reg_op1": 1240000, "reg_op2": 1280000, "reg_out": 1220000, "reg_sh": 1280000}, "/instr_lui": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 0, "alu_out_0": 1100000, "alu_out_0_q": 1110000, "alu_out_q": 10000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_insn_imm": 1060000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1090000, "count_instr": 1070000, "cpu_state": 1060000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1060000, "cpuregs_write": 1070000, "dbg_insn_addr": 1080000, "dbg_insn_imm": 1050000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1080000, "dbg_next": 1080000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1060000, "dbg_rs2val": 1060000, "dbg_rs2val_valid": 1070000, "dbg_valid_insn": 1080000, "decoded_imm": 1050000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1070000, "decoder_pseudo_trigger_q": 1080000, "decoder_trigger": 1070000, "decoder_trigger_q": 1080000, "instr_add": 1160000, "instr_addi": 1090000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1120000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1120000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 0, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1130000, "instr_slti": 1090000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1090000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1120000, "is_beq_bne_blt_bge_bltu_bgeu": 1120000, "is_compare": 1100000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1090000, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 0, "is_lui_auipc_jal_jalr_addi_add_sub": 0, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1100000, "latched_branch": 1070000, "latched_is_lb": 1070000, "latched_is_lh": 1070000, "latched_is_lu": 1070000, "latched_rd": 1070000, "latched_stalu": 1070000, "latched_store": 1070000, "mem_addr": 1090000, "mem_do_prefetch": 1080000, "mem_do_rdata": 1080000, "mem_do_rinst": 1070000, "mem_do_wdata": 1080000, "mem_instr": 1090000, "mem_la_secondword": 1090000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1070000, "mem_rdata_q": 1150000, "mem_rdata_word": 1070000, "mem_state": 1080000, "mem_valid": 1090000, "mem_wdata": 1080000, "mem_wordsize": 1070000, "mem_wstrb": 1090000, "next_insn_opcode": 1150000, "pcpi_insn": 1080000, "q_insn_imm": 1060000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1090000, "reg_next_pc": 1070000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1070000, "reg_sh": 1060000, "set_mem_do_rdata": 1080000, "set_mem_do_rinst": 1130000, "set_mem_do_wdata": 1080000, "trap": 1070000}, "/instr_lw": {"alu_add_sub": 1170000, "alu_eq": 1170000, "alu_lts": 1170000, "alu_ltu": 1170000, "alu_out": 1210000, "alu_out_0": 1230000, "alu_out_0_q": 1240000, "alu_out_q": 1220000, "alu_shl": 1170000, "alu_shr": 1170000, "cached_insn_imm": 1210000, "cached_insn_opcode": 1200000, "cached_insn_rs1": 1310000, "cached_insn_rs2": 1310000, "count_instr": 1180000, "cpu_state": 1170000, "cpuregs_rs1": 1190000, "cpuregs_rs2": 1190000, "cpuregs_wrdata": 1170000, "cpuregs_write": 1180000, "dbg_insn_addr": 1190000, "dbg_insn_imm": 1200000, "dbg_insn_opcode": 1190000, "dbg_insn_rs1": 1300000, "dbg_insn_rs2": 1300000, "dbg_next": 1190000, "dbg_rs1val": 1170000, "dbg_rs1val_valid": 1170000, "dbg_rs2val": 1170000, "dbg_rs2val_valid": 1180000, "dbg_valid_insn": 1190000, "decoded_imm": 1200000, "decoded_imm_j": 1300000, "decoded_rs1": 1300000, "decoded_rs2": 1300000, "decoder_pseudo_trigger": 1180000, "decoder_pseudo_trigger_q": 1190000, "decoder_trigger": 1180000, "decoder_trigger_q": 1190000, "instr_add": 1230000, "instr_addi": 1200000, "instr_and": 1270000, "instr_andi": 1270000, "instr_auipc": 1220000, "instr_beq": 1230000, "instr_bge": 1270000, "instr_bgeu": 1270000, "instr_blt": 1270000, "instr_bltu": 1270000, "instr_bne": 1270000, "instr_ecall_ebreak": 1190000, "instr_jal": 1220000, "instr_jalr": 1220000, "instr_lb": 1190000, "instr_lbu": 1190000, "instr_lh": 1190000, "instr_lhu": 1190000, "instr_lui": 1220000, "instr_lw": 0, "instr_or": 1270000, "instr_ori": 1270000, "instr_rdcycle": 1190000, "instr_rdcycleh": 1190000, "instr_rdinstr": 1190000, "instr_rdinstrh": 1190000, "instr_sb": 1230000, "instr_sh": 1270000, "instr_sll": 1270000, "instr_slli": 1270000, "instr_slt": 1270000, "instr_slti": 1270000, "instr_sltiu": 1270000, "instr_sltu": 1270000, "instr_sra": 1310000, "instr_srai": 1310000, "instr_srl": 1270000, "instr_srli": 1270000, "instr_sub": 1310000, "instr_sw": 1270000, "instr_xor": 1270000, "instr_xori": 1270000, "is_alu_reg_imm": 1190000, "is_alu_reg_reg": 1220000, "is_beq_bne_blt_bge_bltu_bgeu": 1220000, "is_compare": 1230000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1200000, "is_lb_lh_lw_lbu_lhu": 1190000, "is_lbu_lhu_lw": 0, "is_lui_auipc_jal": 1230000, "is_lui_auipc_jal_jalr_addi_add_sub": 1210000, "is_sb_sh_sw": 1220000, "is_sll_srl_sra": 1270000, "is_slli_srli_srai": 1270000, "is_slti_blt_slt": 1280000, "is_sltiu_bltu_sltu": 1280000, "last_mem_valid": 1210000, "latched_branch": 1180000, "latched_is_lb": 1180000, "latched_is_lh": 1180000, "latched_is_lu": 1180000, "latched_rd": 1180000, "latched_stalu": 1180000, "latched_store": 1180000, "mem_addr": 1200000, "mem_do_prefetch": 1190000, "mem_do_rdata": 1190000, "mem_do_rinst": 1170000, "mem_do_wdata": 1190000, "mem_instr": 1200000, "mem_la_secondword": 1200000, "mem_la_wdata": 1170000, "mem_la_wstrb": 1180000, "mem_rdata_q": 1300000, "mem_rdata_word": 1180000, "mem_state": 1190000, "mem_valid": 1200000, "mem_wdata": 1200000, "mem_wordsize": 1180000, "mem_wstrb": 1200000, "next_insn_opcode": 1300000, "pcpi_insn": 1190000, "q_insn_imm": 1210000, "q_insn_opcode": 1200000, "q_insn_rs1": 1310000, "q_insn_rs2": 1310000, "reg_next_pc": 1180000, "reg_op1": 1170000, "reg_op2": 1170000, "reg_out": 1170000, "reg_pc": 1180000, "reg_sh": 1170000, "set_mem_do_rdata": 1190000, "set_mem_do_rinst": 1240000, "set_mem_do_wdata": 1190000, "trap": 1180000}, "/instr_maskirq": {"instr_maskirq": 0}, "/instr_or": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 0, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 10000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 0, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/instr_ori": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 0, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 10000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 0, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/instr_rdcycle": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1060000, "alu_out_0": 1100000, "alu_out_0_q": 1110000, "alu_out_q": 1070000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_insn_imm": 1100000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1090000, "count_instr": 1070000, "cpu_state": 1060000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1060000, "cpuregs_write": 1060000, "dbg_insn_addr": 1080000, "dbg_insn_imm": 1090000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1080000, "dbg_next": 1080000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1060000, "dbg_rs2val": 1060000, "dbg_rs2val_valid": 1070000, "dbg_valid_insn": 1080000, "decoded_imm": 1090000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1070000, "decoder_pseudo_trigger_q": 1080000, "decoder_trigger": 1070000, "decoder_trigger_q": 1080000, "instr_add": 1160000, "instr_addi": 1090000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1120000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1120000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1120000, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 0, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1130000, "instr_slti": 1090000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1090000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1120000, "is_beq_bne_blt_bge_bltu_bgeu": 1120000, "is_compare": 1100000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1090000, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 1130000, "is_lui_auipc_jal_jalr_addi_add_sub": 1080000, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1100000, "latched_branch": 1070000, "latched_is_lb": 1070000, "latched_is_lh": 1070000, "latched_is_lu": 1070000, "latched_rd": 1070000, "latched_stalu": 1070000, "latched_store": 1060000, "mem_addr": 1090000, "mem_do_prefetch": 1080000, "mem_do_rdata": 1080000, "mem_do_rinst": 1060000, "mem_do_wdata": 1080000, "mem_instr": 1090000, "mem_la_secondword": 1090000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1070000, "mem_rdata_q": 1150000, "mem_rdata_word": 1070000, "mem_state": 1080000, "mem_valid": 1090000, "mem_wdata": 1080000, "mem_wordsize": 1070000, "mem_wstrb": 1090000, "next_insn_opcode": 1150000, "pcpi_insn": 1080000, "q_insn_imm": 1100000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1090000, "reg_next_pc": 1070000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1070000, "reg_sh": 1060000, "set_mem_do_rdata": 1080000, "set_mem_do_rinst": 1130000, "set_mem_do_wdata": 1080000, "trap": 1070000}, "/instr_rdcycleh": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1060000, "alu_out_0": 1100000, "alu_out_0_q": 1110000, "alu_out_q": 1070000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_insn_imm": 1100000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1090000, "count_instr": 1070000, "cpu_state": 1060000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1060000, "cpuregs_write": 1060000, "dbg_insn_addr": 1080000, "dbg_insn_imm": 1090000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1080000, "dbg_next": 1080000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1060000, "dbg_rs2val": 1060000, "dbg_rs2val_valid": 1070000, "dbg_valid_insn": 1080000, "decoded_imm": 1090000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1070000, "decoder_pseudo_trigger_q": 1080000, "decoder_trigger": 1070000, "decoder_trigger_q": 1080000, "instr_add": 1160000, "instr_addi": 1090000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1120000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1120000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1120000, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 0, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1130000, "instr_slti": 1090000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1090000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1120000, "is_beq_bne_blt_bge_bltu_bgeu": 1120000, "is_compare": 1100000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1090000, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 1130000, "is_lui_auipc_jal_jalr_addi_add_sub": 1080000, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1100000, "latched_branch": 1070000, "latched_is_lb": 1070000, "latched_is_lh": 1070000, "latched_is_lu": 1070000, "latched_rd": 1070000, "latched_stalu": 1070000, "latched_store": 1060000, "mem_addr": 1090000, "mem_do_prefetch": 1080000, "mem_do_rdata": 1080000, "mem_do_rinst": 1060000, "mem_do_wdata": 1080000, "mem_instr": 1090000, "mem_la_secondword": 1090000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1070000, "mem_rdata_q": 1150000, "mem_rdata_word": 1070000, "mem_state": 1080000, "mem_valid": 1090000, "mem_wdata": 1080000, "mem_wordsize": 1070000, "mem_wstrb": 1090000, "next_insn_opcode": 1150000, "pcpi_insn": 1080000, "q_insn_imm": 1100000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1090000, "reg_next_pc": 1070000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1070000, "reg_sh": 1060000, "set_mem_do_rdata": 1080000, "set_mem_do_rinst": 1130000, "set_mem_do_wdata": 1080000, "trap": 1070000}, "/instr_rdinstr": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1060000, "alu_out_0": 1100000, "alu_out_0_q": 1110000, "alu_out_q": 1070000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_insn_imm": 1100000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1090000, "count_instr": 1070000, "cpu_state": 1060000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1060000, "cpuregs_write": 1060000, "dbg_insn_addr": 1080000, "dbg_insn_imm": 1090000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1080000, "dbg_next": 1080000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1060000, "dbg_rs2val": 1060000, "dbg_rs2val_valid": 1070000, "dbg_valid_insn": 1080000, "decoded_imm": 1090000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1070000, "decoder_pseudo_trigger_q": 1080000, "decoder_trigger": 1070000, "decoder_trigger_q": 1080000, "instr_add": 1160000, "instr_addi": 1090000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1120000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1120000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1120000, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 0, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1130000, "instr_slti": 1090000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1090000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1120000, "is_beq_bne_blt_bge_bltu_bgeu": 1120000, "is_compare": 1100000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1090000, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 1130000, "is_lui_auipc_jal_jalr_addi_add_sub": 1080000, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1100000, "latched_branch": 1070000, "latched_is_lb": 1070000, "latched_is_lh": 1070000, "latched_is_lu": 1070000, "latched_rd": 1070000, "latched_stalu": 1070000, "latched_store": 1060000, "mem_addr": 1090000, "mem_do_prefetch": 1080000, "mem_do_rdata": 1080000, "mem_do_rinst": 1060000, "mem_do_wdata": 1080000, "mem_instr": 1090000, "mem_la_secondword": 1090000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1070000, "mem_rdata_q": 1150000, "mem_rdata_word": 1070000, "mem_state": 1080000, "mem_valid": 1090000, "mem_wdata": 1080000, "mem_wordsize": 1070000, "mem_wstrb": 1090000, "next_insn_opcode": 1150000, "pcpi_insn": 1080000, "q_insn_imm": 1100000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1090000, "reg_next_pc": 1070000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1070000, "reg_sh": 1060000, "set_mem_do_rdata": 1080000, "set_mem_do_rinst": 1130000, "set_mem_do_wdata": 1080000, "trap": 1070000}, "/instr_rdinstrh": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1060000, "alu_out_0": 1100000, "alu_out_0_q": 1110000, "alu_out_q": 1070000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_insn_imm": 1100000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1090000, "count_instr": 1070000, "cpu_state": 1060000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1060000, "cpuregs_write": 1060000, "dbg_insn_addr": 1080000, "dbg_insn_imm": 1090000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1080000, "dbg_next": 1080000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1060000, "dbg_rs2val": 1060000, "dbg_rs2val_valid": 1070000, "dbg_valid_insn": 1080000, "decoded_imm": 1090000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1070000, "decoder_pseudo_trigger_q": 1080000, "decoder_trigger": 1070000, "decoder_trigger_q": 1080000, "instr_add": 1160000, "instr_addi": 1090000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1120000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1120000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1120000, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 0, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1130000, "instr_slti": 1090000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1090000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1120000, "is_beq_bne_blt_bge_bltu_bgeu": 1120000, "is_compare": 1100000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1090000, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 1130000, "is_lui_auipc_jal_jalr_addi_add_sub": 1080000, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1100000, "latched_branch": 1070000, "latched_is_lb": 1070000, "latched_is_lh": 1070000, "latched_is_lu": 1070000, "latched_rd": 1070000, "latched_stalu": 1070000, "latched_store": 1060000, "mem_addr": 1090000, "mem_do_prefetch": 1080000, "mem_do_rdata": 1080000, "mem_do_rinst": 1060000, "mem_do_wdata": 1080000, "mem_instr": 1090000, "mem_la_secondword": 1090000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1070000, "mem_rdata_q": 1150000, "mem_rdata_word": 1070000, "mem_state": 1080000, "mem_valid": 1090000, "mem_wdata": 1080000, "mem_wordsize": 1070000, "mem_wstrb": 1090000, "next_insn_opcode": 1150000, "pcpi_insn": 1080000, "q_insn_imm": 1100000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1090000, "reg_next_pc": 1070000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1070000, "reg_sh": 1060000, "set_mem_do_rdata": 1080000, "set_mem_do_rinst": 1130000, "set_mem_do_wdata": 1080000, "trap": 1070000}, "/instr_retirq": {"alu_add_sub": 1090000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 1090000, "alu_out_0": 1090000, "alu_out_0_q": 1100000, "alu_out_q": 1100000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1100000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1100000, "count_instr": 1100000, "cpu_state": 1100000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1090000, "cpuregs_write": 1090000, "dbg_insn_addr": 1100000, "dbg_insn_imm": 1090000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1090000, "dbg_next": 1090000, "dbg_rs1val": 1090000, "dbg_rs1val_valid": 1090000, "dbg_rs2val": 1090000, "dbg_rs2val_valid": 1100000, "dbg_valid_insn": 1110000, "decoded_imm": 1090000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1100000, "decoder_pseudo_trigger_q": 1110000, "decoder_trigger": 1080000, "decoder_trigger_q": 1090000, "instr_add": 1090000, "instr_addi": 1090000, "instr_and": 1090000, "instr_andi": 1090000, "instr_auipc": 1080000, "instr_beq": 1090000, "instr_bge": 1090000, "instr_bgeu": 1090000, "instr_blt": 1090000, "instr_bltu": 1090000, "instr_bne": 1090000, "instr_ecall_ebreak": 1090000, "instr_jal": 1080000, "instr_jalr": 1080000, "instr_lb": 1090000, "instr_lbu": 1090000, "instr_lh": 1090000, "instr_lhu": 1090000, "instr_lui": 1080000, "instr_lw": 1090000, "instr_or": 1090000, "instr_ori": 1090000, "instr_rdcycle": 1090000, "instr_rdcycleh": 1090000, "instr_rdinstr": 1090000, "instr_rdinstrh": 1090000, "instr_retirq": 0, "instr_sb": 1090000, "instr_sh": 1090000, "instr_sll": 1090000, "instr_slli": 1090000, "instr_slt": 1090000, "instr_slti": 1090000, "instr_sltiu": 1090000, "instr_sltu": 1090000, "instr_sra": 1090000, "instr_srai": 1090000, "instr_srl": 1090000, "instr_srli": 1090000, "instr_sub": 1090000, "instr_sw": 1090000, "instr_xor": 1090000, "instr_xori": 1090000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1080000, "is_beq_bne_blt_bge_bltu_bgeu": 1080000, "is_compare": 1090000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1090000, "is_lb_lh_lw_lbu_lhu": 1080000, "is_lbu_lhu_lw": 1100000, "is_lui_auipc_jal": 1090000, "is_lui_auipc_jal_jalr_addi_add_sub": 1090000, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1090000, "is_slli_srli_srai": 1090000, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1100000, "last_mem_valid": 1070000, "latched_branch": 1090000, "latched_is_lb": 1100000, "latched_is_lh": 1100000, "latched_is_lu": 1100000, "latched_rd": 1100000, "latched_stalu": 1100000, "latched_store": 1100000, "mem_addr": 1100000, "mem_do_prefetch": 1050000, "mem_do_rdata": 1100000, "mem_do_rinst": 1060000, "mem_do_wdata": 1100000, "mem_instr": 1060000, "mem_la_secondword": 1070000, "mem_la_wdata": 1100000, "mem_la_wstrb": 1100000, "mem_rdata_q": 1150000, "mem_rdata_word": 1100000, "mem_state": 1070000, "mem_valid": 1060000, "mem_wdata": 1110000, "mem_wordsize": 1100000, "mem_wstrb": 1070000, "next_insn_opcode": 1150000, "pcpi_insn": 1090000, "q_insn_imm": 1100000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1100000, "reg_next_pc": 1090000, "reg_op1": 1100000, "reg_op2": 1100000, "reg_out": 1100000, "reg_pc": 1100000, "reg_sh": 1100000, "set_mem_do_rdata": 1100000, "set_mem_do_rinst": 1100000, "set_mem_do_wdata": 1100000, "trap": 1100000}, "/instr_sb": {"instr_sb": 0, "mem_la_wdata": 1120000, "mem_la_wstrb": 1120000, "mem_rdata_word": 1120000, "mem_wdata": 1130000, "mem_wordsize": 1120000, "mem_wstrb": 1130000}, "/instr_setq": {"instr_setq": 0}, "/instr_sh": {"instr_sh": 0, "mem_la_wdata": 1120000, "mem_la_wstrb": 1120000, "mem_rdata_word": 1120000, "mem_wdata": 1130000, "mem_wordsize": 1120000, "mem_wstrb": 1130000}, "/instr_sll": {"instr_sll": 0}, "/instr_slli": {"instr_slli": 0}, "/instr_slt": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 1000, "alu_out_0": 0, "alu_out_0_q": 10000, "alu_out_q": 10000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 0, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1010000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 0, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1160000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/instr_slti": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 1000, "alu_out_0": 0, "alu_out_0_q": 10000, "alu_out_q": 10000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 0, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1010000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 0, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1160000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/instr_sltiu": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 1000, "alu_out_0": 0, "alu_out_0_q": 10000, "alu_out_q": 10000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 0, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1010000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 0, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1160000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/instr_sltu": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 1000, "alu_out_0": 0, "alu_out_0_q": 10000, "alu_out_q": 10000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 0, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1010000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 0, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1160000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/instr_sra": {"alu_shr": 0, "instr_sra": 0}, "/instr_srai": {"alu_shr": 0, "instr_srai": 0}, "/instr_srl": {"instr_srl": 0}, "/instr_srli": {"instr_srli": 0}, "/instr_sub": {"alu_add_sub": 0, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 0, "alu_out_q": 10000, "alu_shl": 1100000, "alu_shr": 1100000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1190000, "cpuregs_wrdata": 1070000, "dbg_rs1val": 1100000, "dbg_rs2val": 1280000, "instr_sub": 0, "is_lui_auipc_jal_jalr_addi_add_sub": 0, "mem_addr": 1130000, "mem_la_wdata": 1280000, "mem_wdata": 1310000, "reg_op1": 1100000, "reg_op2": 1280000, "reg_sh": 1280000}, "/instr_sw": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 1160000, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 1170000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1140000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1110000, "cpu_state": 1100000, "cpuregs_rs1": 1120000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1100000, "cpuregs_write": 1110000, "dbg_insn_addr": 1120000, "dbg_insn_imm": 1130000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1120000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1100000, "dbg_rs2val": 1100000, "dbg_rs2val_valid": 1110000, "dbg_valid_insn": 1120000, "decoded_imm": 1130000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1110000, "decoder_pseudo_trigger_q": 1120000, "decoder_trigger": 1110000, "decoder_trigger_q": 1120000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 0, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1120000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1140000, "latched_branch": 1110000, "latched_is_lb": 1110000, "latched_is_lh": 1110000, "latched_is_lu": 1110000, "latched_rd": 1110000, "latched_stalu": 1110000, "latched_store": 1110000, "mem_addr": 1130000, "mem_do_prefetch": 1120000, "mem_do_rdata": 1120000, "mem_do_rinst": 1100000, "mem_do_wdata": 1120000, "mem_instr": 1130000, "mem_la_secondword": 1130000, "mem_la_wdata": 1100000, "mem_la_wstrb": 1110000, "mem_rdata_q": 1150000, "mem_rdata_word": 1110000, "mem_state": 1120000, "mem_valid": 1130000, "mem_wdata": 1120000, "mem_wordsize": 1110000, "mem_wstrb": 1130000, "next_insn_opcode": 1150000, "pcpi_insn": 1120000, "q_insn_imm": 1140000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1110000, "reg_op1": 1100000, "reg_op2": 1100000, "reg_out": 1100000, "reg_pc": 1110000, "reg_sh": 1100000, "set_mem_do_rdata": 1120000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1120000, "trap": 1110000}, "/instr_timer": {"instr_timer": 0}, "/instr_waitirq": {"instr_waitirq": 0}, "/instr_xor": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 0, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 10000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 0, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/instr_xori": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 0, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 10000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 0, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/irq_active": {"irq_active": 0, "irq_delay": 1050000}, "/irq_delay": {"irq_delay": 0}, "/irq_mask": {"irq_mask": 0}, "/irq_pending": {"irq_pending": 0}, "/irq_state": {"irq_state": 0}, "/is_alu_reg_imm": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1060000, "alu_out_0": 1100000, "alu_out_0_q": 1110000, "alu_out_q": 1070000, "alu_shl": 1060000, "alu_shr": 0, "cached_insn_imm": 1060000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1090000, "count_instr": 1070000, "cpu_state": 1060000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1060000, "cpuregs_write": 1070000, "dbg_insn_addr": 1080000, "dbg_insn_imm": 1050000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1080000, "dbg_next": 1080000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1060000, "dbg_rs2val": 1060000, "dbg_rs2val_valid": 1070000, "dbg_valid_insn": 1080000, "decoded_imm": 1050000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1070000, "decoder_pseudo_trigger_q": 1080000, "decoder_trigger": 1070000, "decoder_trigger_q": 1080000, "instr_add": 1160000, "instr_addi": 1050000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1120000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1120000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1120000, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 0, "instr_slt": 1130000, "instr_slti": 1090000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 0, "instr_srl": 1160000, "instr_srli": 0, "instr_sub": 1160000, "instr_sw": 1090000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 0, "is_alu_reg_reg": 1120000, "is_beq_bne_blt_bge_bltu_bgeu": 1120000, "is_compare": 1100000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 0, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 1130000, "is_lui_auipc_jal_jalr_addi_add_sub": 1060000, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 0, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1100000, "latched_branch": 1070000, "latched_is_lb": 1070000, "latched_is_lh": 1070000, "latched_is_lu": 1070000, "latched_rd": 1070000, "latched_stalu": 1070000, "latched_store": 1070000, "mem_addr": 1090000, "mem_do_prefetch": 1080000, "mem_do_rdata": 1080000, "mem_do_rinst": 1060000, "mem_do_wdata": 1080000, "mem_instr": 1090000, "mem_la_secondword": 1090000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1070000, "mem_rdata_q": 1150000, "mem_rdata_word": 1070000, "mem_state": 1080000, "mem_valid": 1090000, "mem_wdata": 1080000, "mem_wordsize": 1070000, "mem_wstrb": 1090000, "next_insn_opcode": 1150000, "pcpi_insn": 1080000, "q_insn_imm": 1060000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1090000, "reg_next_pc": 1070000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1070000, "reg_sh": 1060000, "set_mem_do_rdata": 1080000, "set_mem_do_rinst": 1130000, "set_mem_do_wdata": 1080000, "trap": 1070000}, "/is_alu_reg_reg": {"alu_out": 1100000, "alu_out_0": 1100000, "alu_out_0_q": 1110000, "alu_out_q": 1110000, "instr_add": 1200000, "instr_slt": 1090000, "is_alu_reg_reg": 0, "is_compare": 1100000, "is_sll_srl_sra": 0, "is_slti_blt_slt": 1100000}, "/is_beq_bne_blt_bge_bltu_bgeu": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1010000, "alu_out_0": 1050000, "alu_out_0_q": 1060000, "alu_out_q": 1020000, "alu_shl": 1080000, "alu_shr": 1080000, "cached_insn_imm": 1060000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1100000, "count_instr": 1080000, "cpu_state": 1080000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1070000, "dbg_insn_addr": 1090000, "dbg_insn_imm": 1050000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1090000, "dbg_next": 1090000, "dbg_rs1val": 1080000, "dbg_rs1val_valid": 1090000, "dbg_rs2val": 1080000, "dbg_rs2val_valid": 1080000, "dbg_valid_insn": 1090000, "decoded_imm": 1050000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1080000, "decoder_pseudo_trigger_q": 1090000, "decoder_trigger": 1080000, "decoder_trigger_q": 1090000, "instr_add": 1160000, "instr_addi": 1090000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1120000, "instr_beq": 1050000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1120000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1120000, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1130000, "instr_slti": 1130000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1090000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1120000, "is_alu_reg_reg": 1120000, "is_beq_bne_blt_bge_bltu_bgeu": 0, "is_compare": 1010000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1090000, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 1130000, "is_lui_auipc_jal_jalr_addi_add_sub": 1090000, "is_sb_sh_sw": 1120000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1140000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1100000, "latched_branch": 1070000, "latched_is_lb": 1080000, "latched_is_lh": 1080000, "latched_is_lu": 1080000, "latched_rd": 1080000, "latched_stalu": 1070000, "latched_store": 1070000, "mem_addr": 1090000, "mem_do_prefetch": 1090000, "mem_do_rdata": 1080000, "mem_do_rinst": 1080000, "mem_do_wdata": 1080000, "mem_instr": 1090000, "mem_la_secondword": 1100000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1080000, "mem_rdata_q": 1150000, "mem_rdata_word": 1080000, "mem_state": 1090000, "mem_valid": 1090000, "mem_wdata": 1090000, "mem_wordsize": 1080000, "mem_wstrb": 1090000, "next_insn_opcode": 1150000, "pcpi_insn": 1090000, "q_insn_imm": 1060000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1100000, "reg_next_pc": 1080000, "reg_op1": 1080000, "reg_op2": 1060000, "reg_out": 1070000, "reg_pc": 1080000, "reg_sh": 1080000, "set_mem_do_rdata": 1080000, "set_mem_do_rinst": 1070000, "set_mem_do_wdata": 1080000, "trap": 1080000}, "/is_compare": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 0, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 10000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 0, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/is_jalr_addi_slti_sltiu_xori_ori_andi": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1060000, "alu_out_0": 1100000, "alu_out_0_q": 1110000, "alu_out_q": 1070000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_insn_imm": 1100000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1090000, "count_instr": 1070000, "cpu_state": 1060000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1060000, "cpuregs_write": 1070000, "dbg_insn_addr": 1080000, "dbg_insn_imm": 1090000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1080000, "dbg_next": 1080000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1080000, "dbg_rs2val": 1060000, "dbg_rs2val_valid": 1070000, "dbg_valid_insn": 1080000, "decoded_imm": 1090000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1070000, "decoder_pseudo_trigger_q": 1080000, "decoder_trigger": 1070000, "decoder_trigger_q": 1080000, "instr_add": 1160000, "instr_addi": 1090000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1120000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1120000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1120000, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1130000, "instr_slti": 1090000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1090000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1120000, "is_beq_bne_blt_bge_bltu_bgeu": 1120000, "is_compare": 1100000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 0, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 1130000, "is_lui_auipc_jal_jalr_addi_add_sub": 1080000, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1100000, "latched_branch": 1070000, "latched_is_lb": 1070000, "latched_is_lh": 1070000, "latched_is_lu": 1070000, "latched_rd": 1070000, "latched_stalu": 1070000, "latched_store": 1070000, "mem_addr": 1090000, "mem_do_prefetch": 1080000, "mem_do_rdata": 1080000, "mem_do_rinst": 1060000, "mem_do_wdata": 1080000, "mem_instr": 1090000, "mem_la_secondword": 1090000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1070000, "mem_rdata_q": 1150000, "mem_rdata_word": 1070000, "mem_state": 1080000, "mem_valid": 1090000, "mem_wdata": 1080000, "mem_wordsize": 1070000, "mem_wstrb": 1090000, "next_insn_opcode": 1150000, "pcpi_insn": 1080000, "q_insn_imm": 1100000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1090000, "reg_next_pc": 1070000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1070000, "reg_sh": 1060000, "set_mem_do_rdata": 1080000, "set_mem_do_rinst": 1130000, "set_mem_do_wdata": 1080000, "trap": 1070000}, "/is_lb_lh_lw_lbu_lhu": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1060000, "alu_out_0": 1100000, "alu_out_0_q": 1110000, "alu_out_q": 1070000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_insn_imm": 1100000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1090000, "count_instr": 1070000, "cpu_state": 1060000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1060000, "cpuregs_write": 1070000, "dbg_insn_addr": 1080000, "dbg_insn_imm": 1090000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1080000, "dbg_next": 1080000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1080000, "dbg_rs2val": 1060000, "dbg_rs2val_valid": 1070000, "dbg_valid_insn": 1080000, "decoded_imm": 1090000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1070000, "decoder_pseudo_trigger_q": 1080000, "decoder_trigger": 1070000, "decoder_trigger_q": 1080000, "instr_add": 1160000, "instr_addi": 1090000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1120000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1120000, "instr_jalr": 1150000, "instr_lb": 0, "instr_lbu": 0, "instr_lh": 0, "instr_lhu": 0, "instr_lui": 1120000, "instr_lw": 0, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1130000, "instr_slti": 1090000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1090000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1120000, "is_beq_bne_blt_bge_bltu_bgeu": 1120000, "is_compare": 1100000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1090000, "is_lb_lh_lw_lbu_lhu": 0, "is_lbu_lhu_lw": 10000, "is_lui_auipc_jal": 1130000, "is_lui_auipc_jal_jalr_addi_add_sub": 1080000, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1100000, "latched_branch": 1070000, "latched_is_lb": 1070000, "latched_is_lh": 1070000, "latched_is_lu": 1070000, "latched_rd": 1070000, "latched_stalu": 1070000, "latched_store": 1070000, "mem_addr": 1090000, "mem_do_prefetch": 1080000, "mem_do_rdata": 1080000, "mem_do_rinst": 1060000, "mem_do_wdata": 1080000, "mem_instr": 1090000, "mem_la_secondword": 1090000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1070000, "mem_rdata_q": 1150000, "mem_rdata_word": 1070000, "mem_state": 1080000, "mem_valid": 1090000, "mem_wdata": 1080000, "mem_wordsize": 1070000, "mem_wstrb": 1090000, "next_insn_opcode": 1150000, "pcpi_insn": 1080000, "q_insn_imm": 1100000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1090000, "reg_next_pc": 1070000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1070000, "reg_sh": 1060000, "set_mem_do_rdata": 1080000, "set_mem_do_rinst": 1130000, "set_mem_do_wdata": 1080000, "trap": 1070000}, "/is_lbu_lhu_lw": {"alu_add_sub": 1240000, "alu_eq": 1240000, "alu_lts": 1240000, "alu_ltu": 1240000, "alu_out": 1240000, "alu_out_q": 1250000, "alu_shl": 1240000, "cpuregs_rs1": 1230000, "cpuregs_rs2": 1260000, "cpuregs_wrdata": 1220000, "dbg_rs1val": 1240000, "dbg_rs2val": 1280000, "is_lbu_lhu_lw": 0, "latched_is_lu": 1190000, "mem_la_wdata": 1280000, "mem_wdata": 1310000, "reg_op1": 1240000, "reg_op2": 1280000, "reg_out": 1220000, "reg_sh": 1280000}, "/is_lui_auipc_jal": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1060000, "alu_out_0": 1100000, "alu_out_0_q": 1110000, "alu_out_q": 1070000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_insn_imm": 1100000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1090000, "count_instr": 1070000, "cpu_state": 1060000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1060000, "cpuregs_write": 1070000, "dbg_insn_addr": 1080000, "dbg_insn_imm": 1090000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1080000, "dbg_next": 1080000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1060000, "dbg_rs2val": 1060000, "dbg_rs2val_valid": 1070000, "dbg_valid_insn": 1080000, "decoded_imm": 1090000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1070000, "decoder_pseudo_trigger_q": 1080000, "decoder_trigger": 1070000, "decoder_trigger_q": 1080000, "instr_add": 1160000, "instr_addi": 1090000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1120000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1120000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1120000, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1130000, "instr_slti": 1090000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1090000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1120000, "is_beq_bne_blt_bge_bltu_bgeu": 1120000, "is_compare": 1100000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1090000, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 0, "is_lui_auipc_jal_jalr_addi_add_sub": 1080000, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1100000, "latched_branch": 1070000, "latched_is_lb": 1070000, "latched_is_lh": 1070000, "latched_is_lu": 1070000, "latched_rd": 1070000, "latched_stalu": 1070000, "latched_store": 1070000, "mem_addr": 1090000, "mem_do_prefetch": 1080000, "mem_do_rdata": 1080000, "mem_do_rinst": 1070000, "mem_do_wdata": 1080000, "mem_instr": 1090000, "mem_la_secondword": 1090000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1070000, "mem_rdata_q": 1150000, "mem_rdata_word": 1070000, "mem_state": 1080000, "mem_valid": 1090000, "mem_wdata": 1080000, "mem_wordsize": 1070000, "mem_wstrb": 1090000, "next_insn_opcode": 1150000, "pcpi_insn": 1080000, "q_insn_imm": 1100000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1090000, "reg_next_pc": 1070000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1070000, "reg_sh": 1060000, "set_mem_do_rdata": 1080000, "set_mem_do_rinst": 1130000, "set_mem_do_wdata": 1080000, "trap": 1070000}, "/is_lui_auipc_jal_jalr_addi_add_sub": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 0, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 10000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 0, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/is_sb_sh_sw": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1060000, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 1070000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1060000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1110000, "cpu_state": 1100000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1110000, "dbg_insn_addr": 1120000, "dbg_insn_imm": 1050000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1120000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1100000, "dbg_rs2val": 1100000, "dbg_rs2val_valid": 1110000, "dbg_valid_insn": 1120000, "decoded_imm": 1050000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1110000, "decoder_pseudo_trigger_q": 1120000, "decoder_trigger": 1110000, "decoder_trigger_q": 1120000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 0, "instr_sh": 0, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 0, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 0, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1140000, "latched_branch": 1110000, "latched_is_lb": 1110000, "latched_is_lh": 1110000, "latched_is_lu": 1110000, "latched_rd": 1110000, "latched_stalu": 1110000, "latched_store": 1110000, "mem_addr": 1130000, "mem_do_prefetch": 1120000, "mem_do_rdata": 1120000, "mem_do_rinst": 1100000, "mem_do_wdata": 1120000, "mem_instr": 1130000, "mem_la_secondword": 1130000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1110000, "mem_rdata_q": 1150000, "mem_rdata_word": 1110000, "mem_state": 1120000, "mem_valid": 1130000, "mem_wdata": 1120000, "mem_wordsize": 1110000, "mem_wstrb": 1130000, "next_insn_opcode": 1150000, "pcpi_insn": 1120000, "q_insn_imm": 1060000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1110000, "reg_op1": 1100000, "reg_op2": 1060000, "reg_out": 1070000, "reg_pc": 1110000, "reg_sh": 1100000, "set_mem_do_rdata": 1120000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1120000, "trap": 1110000}, "/is_sll_srl_sra": {"alu_add_sub": 1110000, "alu_eq": 1110000, "alu_lts": 1110000, "alu_ltu": 1110000, "alu_out": 1160000, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 1170000, "alu_shl": 1110000, "alu_shr": 1110000, "cached_insn_imm": 1140000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1110000, "cpu_state": 1100000, "cpuregs_rs1": 1120000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1100000, "cpuregs_write": 1110000, "dbg_insn_addr": 1120000, "dbg_insn_imm": 1130000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1120000, "dbg_rs1val": 1110000, "dbg_rs1val_valid": 1120000, "dbg_rs2val": 1110000, "dbg_rs2val_valid": 1110000, "dbg_valid_insn": 1120000, "decoded_imm": 1130000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1110000, "decoder_pseudo_trigger_q": 1120000, "decoder_trigger": 1110000, "decoder_trigger_q": 1120000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1130000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1120000, "is_sll_srl_sra": 0, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1140000, "latched_branch": 1110000, "latched_is_lb": 1110000, "latched_is_lh": 1110000, "latched_is_lu": 1110000, "latched_rd": 1110000, "latched_stalu": 1110000, "latched_store": 1110000, "mem_addr": 1130000, "mem_do_prefetch": 1120000, "mem_do_rdata": 1120000, "mem_do_rinst": 1100000, "mem_do_wdata": 1120000, "mem_instr": 1130000, "mem_la_secondword": 1130000, "mem_la_wdata": 1110000, "mem_la_wstrb": 1110000, "mem_rdata_q": 1150000, "mem_rdata_word": 1110000, "mem_state": 1120000, "mem_valid": 1130000, "mem_wdata": 1120000, "mem_wordsize": 1110000, "mem_wstrb": 1130000, "next_insn_opcode": 1150000, "pcpi_insn": 1120000, "q_insn_imm": 1140000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1110000, "reg_op1": 1110000, "reg_op2": 1110000, "reg_out": 1110000, "reg_pc": 1110000, "reg_sh": 1110000, "set_mem_do_rdata": 1120000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1120000, "trap": 1110000}, "/is_slli_srli_srai": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1060000, "alu_out_0": 1100000, "alu_out_0_q": 1110000, "alu_out_q": 1070000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_insn_imm": 1100000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1090000, "count_instr": 1070000, "cpu_state": 1060000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1060000, "cpuregs_write": 1070000, "dbg_insn_addr": 1080000, "dbg_insn_imm": 1090000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1080000, "dbg_next": 1080000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1080000, "dbg_rs2val": 1060000, "dbg_rs2val_valid": 1070000, "dbg_valid_insn": 1080000, "decoded_imm": 1090000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1070000, "decoder_pseudo_trigger_q": 1080000, "decoder_trigger": 1070000, "decoder_trigger_q": 1080000, "instr_add": 1160000, "instr_addi": 1090000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1120000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1120000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1120000, "instr_lw": 1130000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1130000, "instr_slti": 1090000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1090000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1120000, "is_beq_bne_blt_bge_bltu_bgeu": 1120000, "is_compare": 1100000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1090000, "is_lb_lh_lw_lbu_lhu": 1120000, "is_lbu_lhu_lw": 1140000, "is_lui_auipc_jal": 1130000, "is_lui_auipc_jal_jalr_addi_add_sub": 1080000, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 0, "is_slti_blt_slt": 1100000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1100000, "latched_branch": 1070000, "latched_is_lb": 1070000, "latched_is_lh": 1070000, "latched_is_lu": 1070000, "latched_rd": 1070000, "latched_stalu": 1070000, "latched_store": 1070000, "mem_addr": 1090000, "mem_do_prefetch": 1080000, "mem_do_rdata": 1080000, "mem_do_rinst": 1060000, "mem_do_wdata": 1080000, "mem_instr": 1090000, "mem_la_secondword": 1090000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1070000, "mem_rdata_q": 1150000, "mem_rdata_word": 1070000, "mem_state": 1080000, "mem_valid": 1090000, "mem_wdata": 1080000, "mem_wordsize": 1070000, "mem_wstrb": 1090000, "next_insn_opcode": 1150000, "pcpi_insn": 1080000, "q_insn_imm": 1100000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1090000, "reg_next_pc": 1070000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1070000, "reg_sh": 1060000, "set_mem_do_rdata": 1080000, "set_mem_do_rinst": 1130000, "set_mem_do_wdata": 1080000, "trap": 1070000}, "/is_slti_blt_slt": {"alu_out": 1000, "alu_out_0": 0, "alu_out_0_q": 10000, "alu_out_q": 10000, "is_slti_blt_slt": 0}, "/is_sltiu_bltu_sltu": {"alu_out": 1000, "alu_out_0": 0, "alu_out_0_q": 10000, "alu_out_q": 10000, "is_sltiu_bltu_sltu": 0}, "/last_mem_valid": {"last_mem_valid": 0}, "/latched_branch": {"alu_add_sub": 1030000, "alu_eq": 1030000, "alu_lts": 1030000, "alu_ltu": 1030000, "alu_out": 1030000, "alu_out_0": 1050000, "alu_out_0_q": 1060000, "alu_out_q": 1040000, "alu_shl": 1030000, "alu_shr": 1030000, "cached_ascii_instr": 1050000, "cached_insn_imm": 1050000, "cached_insn_opcode": 1050000, "cached_insn_rd": 1050000, "cached_insn_rs1": 1050000, "cached_insn_rs2": 1050000, "compressed_instr": 1040000, "count_instr": 1030000, "cpu_state": 1020000, "cpuregs_rs1": 1010000, "cpuregs_rs2": 1010000, "cpuregs_wrdata": 0, "cpuregs_write": 0, "dbg_ascii_instr": 1040000, "dbg_insn_addr": 0, "dbg_insn_imm": 1040000, "dbg_insn_opcode": 1040000, "dbg_insn_rd": 1040000, "dbg_insn_rs1": 1040000, "dbg_insn_rs2": 1040000, "dbg_next": 1040000, "dbg_rs1val": 1030000, "dbg_rs1val_valid": 1030000, "dbg_rs2val": 1030000, "dbg_rs2val_valid": 1030000, "dbg_valid_insn": 1040000, "decoded_imm": 1040000, "decoded_imm_j": 1040000, "decoded_rd": 1040000, "decoded_rs1": 1040000, "decoded_rs2": 1040000, "decoder_pseudo_trigger": 1030000, "decoder_pseudo_trigger_q": 1040000, "decoder_trigger": 1030000, "decoder_trigger_q": 1040000, "instr_add": 1040000, "instr_addi": 1040000, "instr_and": 1040000, "instr_andi": 1040000, "instr_auipc": 1040000, "instr_beq": 1090000, "instr_bge": 1090000, "instr_bgeu": 1090000, "instr_blt": 1090000, "instr_bltu": 1090000, "instr_bne": 1090000, "instr_ecall_ebreak": 1040000, "instr_getq": 1040000, "instr_jal": 1040000, "instr_jalr": 1040000, "instr_lb": 1040000, "instr_lbu": 1040000, "instr_lh": 1040000, "instr_lhu": 1040000, "instr_lui": 1040000, "instr_lw": 1040000, "instr_maskirq": 1040000, "instr_or": 1040000, "instr_ori": 1040000, "instr_rdcycle": 1040000, "instr_rdcycleh": 1040000, "instr_rdinstr": 1040000, "instr_rdinstrh": 1040000, "instr_retirq": 1040000, "instr_sb": 1040000, "instr_setq": 1040000, "instr_sh": 1040000, "instr_sll": 1040000, "instr_slli": 1040000, "instr_slt": 1040000, "instr_slti": 1040000, "instr_sltiu": 1040000, "instr_sltu": 1040000, "instr_sra": 1040000, "instr_srai": 1040000, "instr_srl": 1040000, "instr_srli": 1040000, "instr_sub": 1040000, "instr_sw": 1040000, "instr_timer": 1040000, "instr_waitirq": 1040000, "instr_xor": 1040000, "instr_xori": 1040000, "is_alu_reg_imm": 1040000, "is_alu_reg_reg": 1040000, "is_beq_bne_blt_bge_bltu_bgeu": 1080000, "is_compare": 1050000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1040000, "is_lb_lh_lw_lbu_lhu": 1040000, "is_lbu_lhu_lw": 1050000, "is_lui_auipc_jal": 1050000, "is_lui_auipc_jal_jalr_addi_add_sub": 1040000, "is_sb_sh_sw": 1040000, "is_sll_srl_sra": 1040000, "is_slli_srli_srai": 1040000, "is_slti_blt_slt": 1050000, "is_sltiu_bltu_sltu": 1050000, "last_mem_valid": 1060000, "latched_branch": 0, "latched_compr": 1030000, "latched_is_lb": 1030000, "latched_is_lh": 1030000, "latched_is_lu": 1030000, "latched_rd": 1030000, "latched_stalu": 1030000, "latched_store": 1030000, "mem_addr": 1020000, "mem_do_prefetch": 1040000, "mem_do_rdata": 1030000, "mem_do_rinst": 1030000, "mem_do_wdata": 1030000, "mem_instr": 1050000, "mem_la_secondword": 1050000, "mem_la_wdata": 1030000, "mem_la_wstrb": 1030000, "mem_rdata_q": 1150000, "mem_rdata_word": 1030000, "mem_state": 1040000, "mem_valid": 1050000, "mem_wdata": 1040000, "mem_wordsize": 1030000, "mem_wstrb": 1050000, "next_insn_opcode": 1150000, "pcpi_insn": 1040000, "q_ascii_instr": 1050000, "q_insn_imm": 1050000, "q_insn_opcode": 1050000, "q_insn_rd": 1050000, "q_insn_rs1": 1050000, "q_insn_rs2": 1050000, "reg_next_pc": 1010000, "reg_op1": 1030000, "reg_op2": 1030000, "reg_out": 1030000, "reg_pc": 1010000, "reg_sh": 1030000, "set_mem_do_rdata": 1030000, "set_mem_do_rinst": 1090000, "set_mem_do_wdata": 1030000, "trap": 1030000}, "/latched_compr": {"cpuregs_wrdata": 1340000, "latched_compr": 0}, "/latched_is_lb": {"alu_add_sub": 1240000, "alu_eq": 1240000, "alu_lts": 1240000, "alu_ltu": 1240000, "alu_out": 1240000, "alu_out_q": 1250000, "alu_shl": 1240000, "cpuregs_rs1": 1230000, "cpuregs_rs2": 1260000, "cpuregs_wrdata": 1220000, "dbg_rs1val": 1240000, "dbg_rs2val": 1280000, "latched_is_lb": 0, "mem_la_wdata": 1280000, "mem_wdata": 1310000, "reg_op1": 1240000, "reg_op2": 1280000, "reg_out": 1220000, "reg_sh": 1280000}, "/latched_is_lh": {"alu_add_sub": 1240000, "alu_eq": 1240000, "alu_lts": 1240000, "alu_ltu": 1240000, "alu_out": 1240000, "alu_out_q": 1250000, "alu_shl": 1240000, "cpuregs_rs1": 1230000, "cpuregs_rs2": 1260000, "cpuregs_wrdata": 1220000, "dbg_rs1val": 1240000, "dbg_rs2val": 1280000, "latched_is_lh": 0, "mem_la_wdata": 1280000, "mem_wdata": 1310000, "reg_op1": 1240000, "reg_op2": 1280000, "reg_out": 1220000, "reg_sh": 1280000}, "/latched_is_lu": {"alu_add_sub": 1240000, "alu_eq": 1240000, "alu_lts": 1240000, "alu_ltu": 1240000, "alu_out": 1240000, "alu_out_q": 1250000, "alu_shl": 1240000, "cpuregs_rs1": 1230000, "cpuregs_rs2": 1260000, "cpuregs_wrdata": 1220000, "dbg_rs1val": 1240000, "dbg_rs2val": 1280000, "latched_is_lu": 0, "mem_la_wdata": 1280000, "mem_wdata": 1310000, "reg_op1": 1240000, "reg_op2": 1280000, "reg_out": 1220000, "reg_sh": 1280000}, "/latched_rd": {"alu_add_sub": 1100000, "alu_eq": 1100000, "alu_lts": 1100000, "alu_ltu": 1100000, "alu_out": 1160000, "alu_out_0": 1160000, "alu_out_0_q": 1170000, "alu_out_q": 1170000, "alu_shl": 1100000, "alu_shr": 1100000, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1130000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 0, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/latched_stalu": {"alu_add_sub": 1240000, "alu_eq": 1240000, "alu_lts": 1240000, "alu_ltu": 1240000, "alu_out": 1240000, "alu_out_q": 1250000, "alu_shl": 1280000, "cpuregs_rs1": 1410000, "cpuregs_rs2": 1260000, "cpuregs_wrdata": 1250000, "dbg_rs2val": 1280000, "latched_stalu": 0, "mem_la_wdata": 1280000, "mem_wdata": 1310000, "reg_op2": 1280000, "reg_sh": 1280000}, "/latched_store": {"alu_add_sub": 1030000, "alu_eq": 1030000, "alu_lts": 1030000, "alu_ltu": 1030000, "alu_out": 1030000, "alu_out_0": 1050000, "alu_out_0_q": 1060000, "alu_out_q": 1040000, "alu_shl": 1030000, "alu_shr": 1030000, "cached_ascii_instr": 1050000, "cached_insn_imm": 1050000, "cached_insn_opcode": 1050000, "cached_insn_rd": 1050000, "cached_insn_rs1": 1050000, "cached_insn_rs2": 1050000, "compressed_instr": 1040000, "count_instr": 1030000, "cpu_state": 1020000, "cpuregs_rs1": 1010000, "cpuregs_rs2": 1010000, "cpuregs_wrdata": 0, "cpuregs_write": 0, "dbg_ascii_instr": 1040000, "dbg_insn_addr": 0, "dbg_insn_imm": 1040000, "dbg_insn_opcode": 1040000, "dbg_insn_rd": 1040000, "dbg_insn_rs1": 1040000, "dbg_insn_rs2": 1040000, "dbg_next": 1040000, "dbg_rs1val": 1030000, "dbg_rs1val_valid": 1030000, "dbg_rs2val": 1030000, "dbg_rs2val_valid": 1030000, "dbg_valid_insn": 1040000, "decoded_imm": 1040000, "decoded_imm_j": 1040000, "decoded_rd": 1040000, "decoded_rs1": 1040000, "decoded_rs2": 1040000, "decoder_pseudo_trigger": 1030000, "decoder_pseudo_trigger_q": 1040000, "decoder_trigger": 1030000, "decoder_trigger_q": 1040000, "instr_add": 1040000, "instr_addi": 1040000, "instr_and": 1040000, "instr_andi": 1040000, "instr_auipc": 1040000, "instr_beq": 1090000, "instr_bge": 1090000, "instr_bgeu": 1090000, "instr_blt": 1090000, "instr_bltu": 1090000, "instr_bne": 1090000, "instr_ecall_ebreak": 1040000, "instr_getq": 1040000, "instr_jal": 1040000, "instr_jalr": 1040000, "instr_lb": 1040000, "instr_lbu": 1040000, "instr_lh": 1040000, "instr_lhu": 1040000, "instr_lui": 1040000, "instr_lw": 1040000, "instr_maskirq": 1040000, "instr_or": 1040000, "instr_ori": 1040000, "instr_rdcycle": 1040000, "instr_rdcycleh": 1040000, "instr_rdinstr": 1040000, "instr_rdinstrh": 1040000, "instr_retirq": 1040000, "instr_sb": 1040000, "instr_setq": 1040000, "instr_sh": 1040000, "instr_sll": 1040000, "instr_slli": 1040000, "instr_slt": 1040000, "instr_slti": 1040000, "instr_sltiu": 1040000, "instr_sltu": 1040000, "instr_sra": 1040000, "instr_srai": 1040000, "instr_srl": 1040000, "instr_srli": 1040000, "instr_sub": 1040000, "instr_sw": 1040000, "instr_timer": 1040000, "instr_waitirq": 1040000, "instr_xor": 1040000, "instr_xori": 1040000, "is_alu_reg_imm": 1040000, "is_alu_reg_reg": 1040000, "is_beq_bne_blt_bge_bltu_bgeu": 1080000, "is_compare": 1050000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1040000, "is_lb_lh_lw_lbu_lhu": 1040000, "is_lbu_lhu_lw": 1050000, "is_lui_auipc_jal": 1050000, "is_lui_auipc_jal_jalr_addi_add_sub": 1040000, "is_sb_sh_sw": 1040000, "is_sll_srl_sra": 1040000, "is_slli_srli_srai": 1040000, "is_slti_blt_slt": 1050000, "is_sltiu_bltu_sltu": 1050000, "last_mem_valid": 1060000, "latched_branch": 1030000, "latched_compr": 1030000, "latched_is_lb": 1030000, "latched_is_lh": 1030000, "latched_is_lu": 1030000, "latched_rd": 1030000, "latched_stalu": 1030000, "latched_store": 0, "mem_addr": 1020000, "mem_do_prefetch": 1040000, "mem_do_rdata": 1030000, "mem_do_rinst": 1030000, "mem_do_wdata": 1030000, "mem_instr": 1050000, "mem_la_secondword": 1050000, "mem_la_wdata": 1030000, "mem_la_wstrb": 1030000, "mem_rdata_q": 1150000, "mem_rdata_word": 1030000, "mem_state": 1040000, "mem_valid": 1050000, "mem_wdata": 1040000, "mem_wordsize": 1030000, "mem_wstrb": 1050000, "next_insn_opcode": 1150000, "pcpi_insn": 1040000, "q_ascii_instr": 1050000, "q_insn_imm": 1050000, "q_insn_opcode": 1050000, "q_insn_rd": 1050000, "q_insn_rs1": 1050000, "q_insn_rs2": 1050000, "reg_next_pc": 1010000, "reg_op1": 1030000, "reg_op2": 1030000, "reg_out": 1030000, "reg_pc": 1010000, "reg_sh": 1030000, "set_mem_do_rdata": 1030000, "set_mem_do_rinst": 1090000, "set_mem_do_wdata": 1030000, "trap": 1030000}, "/latched_trace": {"latched_trace": 0}, "/mem_16bit_buffer": {"clear_prefetched_high_word": 0, "clear_prefetched_high_word_q": 0}, "/mem_addr": {"mem_addr": 0}, "/mem_do_prefetch": {"alu_add_sub": 1050000, "alu_eq": 1050000, "alu_lts": 1050000, "alu_ltu": 1050000, "alu_out": 1040000, "alu_out_0": 1040000, "alu_out_0_q": 1050000, "alu_out_q": 1050000, "alu_shl": 1050000, "alu_shr": 1050000, "cached_ascii_instr": 1050000, "cached_insn_imm": 1050000, "cached_insn_opcode": 1050000, "cached_insn_rd": 1050000, "cached_insn_rs1": 1050000, "cached_insn_rs2": 1050000, "compressed_instr": 1030000, "count_instr": 1050000, "cpu_state": 1050000, "cpuregs_rs1": 1030000, "cpuregs_rs2": 1030000, "cpuregs_wrdata": 1040000, "cpuregs_write": 1040000, "dbg_ascii_instr": 1040000, "dbg_insn_addr": 1040000, "dbg_insn_imm": 1040000, "dbg_insn_opcode": 1040000, "dbg_insn_rd": 1040000, "dbg_insn_rs1": 1040000, "dbg_insn_rs2": 1040000, "dbg_next": 1040000, "dbg_rs1val": 1040000, "dbg_rs1val_valid": 1040000, "dbg_rs2val": 1040000, "dbg_rs2val_valid": 1050000, "dbg_valid_insn": 1040000, "decoded_imm": 1040000, "decoded_imm_j": 1030000, "decoded_rd": 1030000, "decoded_rs1": 1030000, "decoded_rs2": 1030000, "decoder_pseudo_trigger": 1050000, "decoder_pseudo_trigger_q": 1060000, "decoder_trigger": 1030000, "decoder_trigger_q": 1040000, "instr_add": 1040000, "instr_addi": 1040000, "instr_and": 1040000, "instr_andi": 1040000, "instr_auipc": 1030000, "instr_beq": 1040000, "instr_bge": 1040000, "instr_bgeu": 1040000, "instr_blt": 1040000, "instr_bltu": 1040000, "instr_bne": 1040000, "instr_ecall_ebreak": 1040000, "instr_getq": 1040000, "instr_jal": 1030000, "instr_jalr": 1030000, "instr_lb": 1040000, "instr_lbu": 1040000, "instr_lh": 1040000, "instr_lhu": 1040000, "instr_lui": 1030000, "instr_lw": 1040000, "instr_maskirq": 1040000, "instr_or": 1040000, "instr_ori": 1040000, "instr_rdcycle": 1040000, "instr_rdcycleh": 1040000, "instr_rdinstr": 1040000, "instr_rdinstrh": 1040000, "instr_retirq": 1030000, "instr_sb": 1040000, "instr_setq": 1040000, "instr_sh": 1040000, "instr_sll": 1040000, "instr_slli": 1040000, "instr_slt": 1040000, "instr_slti": 1040000, "instr_sltiu": 1040000, "instr_sltu": 1040000, "instr_sra": 1040000, "instr_srai": 1040000, "instr_srl": 1040000, "instr_srli": 1040000, "instr_sub": 1040000, "instr_sw": 1040000, "instr_timer": 1040000, "instr_waitirq": 1030000, "instr_xor": 1040000, "instr_xori": 1040000, "is_alu_reg_imm": 1030000, "is_alu_reg_reg": 1030000, "is_beq_bne_blt_bge_bltu_bgeu": 1030000, "is_compare": 1040000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1040000, "is_lb_lh_lw_lbu_lhu": 1030000, "is_lbu_lhu_lw": 1050000, "is_lui_auipc_jal": 1040000, "is_lui_auipc_jal_jalr_addi_add_sub": 1040000, "is_sb_sh_sw": 1030000, "is_sll_srl_sra": 1040000, "is_slli_srli_srai": 1040000, "is_slti_blt_slt": 1050000, "is_sltiu_bltu_sltu": 1050000, "last_mem_valid": 1020000, "latched_branch": 1040000, "latched_compr": 1040000, "latched_is_lb": 1050000, "latched_is_lh": 1050000, "latched_is_lu": 1050000, "latched_rd": 1040000, "latched_stalu": 1050000, "latched_store": 1050000, "mem_addr": 1010000, "mem_do_prefetch": 0, "mem_do_rdata": 1050000, "mem_do_rinst": 1030000, "mem_do_wdata": 1050000, "mem_instr": 1010000, "mem_la_secondword": 1020000, "mem_la_wdata": 1050000, "mem_la_wstrb": 1050000, "mem_rdata_q": 1040000, "mem_rdata_word": 1050000, "mem_state": 1020000, "mem_valid": 1010000, "mem_wdata": 1060000, "mem_wordsize": 1050000, "mem_wstrb": 1010000, "next_insn_opcode": 1040000, "pcpi_insn": 1040000, "q_ascii_instr": 1050000, "q_insn_imm": 1050000, "q_insn_opcode": 1050000, "q_insn_rd": 1050000, "q_insn_rs1": 1050000, "q_insn_rs2": 1050000, "reg_next_pc": 1040000, "reg_op1": 1050000, "reg_op2": 1050000, "reg_out": 1050000, "reg_pc": 1050000, "reg_sh": 1050000, "set_mem_do_rdata": 1050000, "set_mem_do_rinst": 1050000, "set_mem_do_wdata": 1050000, "trap": 1050000}, "/mem_do_rdata": {"alu_add_sub": 1020000, "alu_eq": 1020000, "alu_lts": 1020000, "alu_ltu": 1020000, "alu_out": 1020000, "alu_out_0": 1040000, "alu_out_0_q": 1050000, "alu_out_q": 1030000, "alu_shl": 1020000, "alu_shr": 1020000, "cached_ascii_instr": 1040000, "cached_insn_imm": 1040000, "cached_insn_opcode": 1040000, "cached_insn_rd": 1040000, "cached_insn_rs1": 1040000, "cached_insn_rs2": 1040000, "compressed_instr": 1030000, "count_instr": 1020000, "cpu_state": 1010000, "cpuregs_rs1": 1030000, "cpuregs_rs2": 1030000, "cpuregs_wrdata": 1010000, "cpuregs_write": 1020000, "dbg_ascii_instr": 1030000, "dbg_insn_addr": 1030000, "dbg_insn_imm": 1030000, "dbg_insn_opcode": 1030000, "dbg_insn_rd": 1030000, "dbg_insn_rs1": 1030000, "dbg_insn_rs2": 1030000, "dbg_next": 1030000, "dbg_rs1val": 1020000, "dbg_rs1val_valid": 1020000, "dbg_rs2val": 1020000, "dbg_rs2val_valid": 1020000, "dbg_valid_insn": 1030000, "decoded_imm": 1030000, "decoded_imm_j": 1030000, "decoded_rd": 1030000, "decoded_rs1": 1030000, "decoded_rs2": 1030000, "decoder_pseudo_trigger": 1020000, "decoder_pseudo_trigger_q": 1030000, "decoder_trigger": 1020000, "decoder_trigger_q": 1030000, "instr_add": 1030000, "instr_addi": 1030000, "instr_and": 1030000, "instr_andi": 1030000, "instr_auipc": 1030000, "instr_beq": 1040000, "instr_bge": 1040000, "instr_bgeu": 1040000, "instr_blt": 1040000, "instr_bltu": 1040000, "instr_bne": 1040000, "instr_ecall_ebreak": 1030000, "instr_getq": 1030000, "instr_jal": 1030000, "instr_jalr": 1030000, "instr_lb": 1030000, "instr_lbu": 1030000, "instr_lh": 1030000, "instr_lhu": 1030000, "instr_lui": 1030000, "instr_lw": 1030000, "instr_maskirq": 1030000, "instr_or": 1030000, "instr_ori": 1030000, "instr_rdcycle": 1030000, "instr_rdcycleh": 1030000, "instr_rdinstr": 1030000, "instr_rdinstrh": 1030000, "instr_retirq": 1030000, "instr_sb": 1030000, "instr_setq": 1030000, "instr_sh": 1030000, "instr_sll": 1030000, "instr_slli": 1030000, "instr_slt": 1030000, "instr_slti": 1030000, "instr_sltiu": 1030000, "instr_sltu": 1030000, "instr_sra": 1030000, "instr_srai": 1030000, "instr_srl": 1030000, "instr_srli": 1030000, "instr_sub": 1030000, "instr_sw": 1030000, "instr_timer": 1030000, "instr_waitirq": 1030000, "instr_xor": 1030000, "instr_xori": 1030000, "is_alu_reg_imm": 1030000, "is_alu_reg_reg": 1030000, "is_beq_bne_blt_bge_bltu_bgeu": 1030000, "is_compare": 1040000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1030000, "is_lb_lh_lw_lbu_lhu": 1030000, "is_lbu_lhu_lw": 1040000, "is_lui_auipc_jal": 1040000, "is_lui_auipc_jal_jalr_addi_add_sub": 1030000, "is_sb_sh_sw": 1030000, "is_sll_srl_sra": 1030000, "is_slli_srli_srai": 1030000, "is_slti_blt_slt": 1040000, "is_sltiu_bltu_sltu": 1040000, "last_mem_valid": 1020000, "latched_branch": 1020000, "latched_compr": 1020000, "latched_is_lb": 1020000, "latched_is_lh": 1020000, "latched_is_lu": 1020000, "latched_rd": 1020000, "latched_stalu": 1020000, "latched_store": 1020000, "mem_addr": 1010000, "mem_do_prefetch": 1030000, "mem_do_rdata": 0, "mem_do_rinst": 1020000, "mem_do_wdata": 1020000, "mem_instr": 1010000, "mem_la_secondword": 1020000, "mem_la_wdata": 1020000, "mem_la_wstrb": 1020000, "mem_rdata_q": 1040000, "mem_rdata_word": 1020000, "mem_state": 1020000, "mem_valid": 1010000, "mem_wdata": 1030000, "mem_wordsize": 1020000, "mem_wstrb": 1010000, "next_insn_opcode": 1040000, "pcpi_insn": 1030000, "q_ascii_instr": 1040000, "q_insn_imm": 1040000, "q_insn_opcode": 1040000, "q_insn_rd": 1040000, "q_insn_rs1": 1040000, "q_insn_rs2": 1040000, "reg_next_pc": 1020000, "reg_op1": 1020000, "reg_op2": 1020000, "reg_out": 1020000, "reg_pc": 1020000, "reg_sh": 1020000, "set_mem_do_rdata": 1020000, "set_mem_do_rinst": 1050000, "set_mem_do_wdata": 1020000, "trap": 1020000}, "/mem_do_rinst": {"alu_add_sub": 1050000, "alu_eq": 1050000, "alu_lts": 1050000, "alu_ltu": 1050000, "alu_out": 1040000, "alu_out_0": 1040000, "alu_out_0_q": 1050000, "alu_out_q": 1050000, "alu_shl": 1050000, "alu_shr": 1050000, "cached_ascii_instr": 1050000, "cached_insn_imm": 1050000, "cached_insn_opcode": 1050000, "cached_insn_rd": 1050000, "cached_insn_rs1": 1050000, "cached_insn_rs2": 1050000, "compressed_instr": 1030000, "count_instr": 1050000, "cpu_state": 1050000, "cpuregs_rs1": 1030000, "cpuregs_rs2": 1030000, "cpuregs_wrdata": 1040000, "cpuregs_write": 1040000, "dbg_ascii_instr": 1040000, "dbg_insn_addr": 1040000, "dbg_insn_imm": 1040000, "dbg_insn_opcode": 1040000, "dbg_insn_rd": 1040000, "dbg_insn_rs1": 1040000, "dbg_insn_rs2": 1040000, "dbg_next": 1040000, "dbg_rs1val": 1040000, "dbg_rs1val_valid": 1040000, "dbg_rs2val": 1040000, "dbg_rs2val_valid": 1050000, "dbg_valid_insn": 1040000, "decoded_imm": 1040000, "decoded_imm_j": 1030000, "decoded_rd": 1030000, "decoded_rs1": 1030000, "decoded_rs2": 1030000, "decoder_pseudo_trigger": 1050000, "decoder_pseudo_trigger_q": 1060000, "decoder_trigger": 1030000, "decoder_trigger_q": 1040000, "instr_add": 1040000, "instr_addi": 1040000, "instr_and": 1040000, "instr_andi": 1040000, "instr_auipc": 1030000, "instr_beq": 1040000, "instr_bge": 1040000, "instr_bgeu": 1040000, "instr_blt": 1040000, "instr_bltu": 1040000, "instr_bne": 1040000, "instr_ecall_ebreak": 1040000, "instr_getq": 1040000, "instr_jal": 1030000, "instr_jalr": 1030000, "instr_lb": 1040000, "instr_lbu": 1040000, "instr_lh": 1040000, "instr_lhu": 1040000, "instr_lui": 1030000, "instr_lw": 1040000, "instr_maskirq": 1040000, "instr_or": 1040000, "instr_ori": 1040000, "instr_rdcycle": 1040000, "instr_rdcycleh": 1040000, "instr_rdinstr": 1040000, "instr_rdinstrh": 1040000, "instr_retirq": 1030000, "instr_sb": 1040000, "instr_setq": 1040000, "instr_sh": 1040000, "instr_sll": 1040000, "instr_slli": 1040000, "instr_slt": 1040000, "instr_slti": 1040000, "instr_sltiu": 1040000, "instr_sltu": 1040000, "instr_sra": 1040000, "instr_srai": 1040000, "instr_srl": 1040000, "instr_srli": 1040000, "instr_sub": 1040000, "instr_sw": 1040000, "instr_timer": 1040000, "instr_waitirq": 1030000, "instr_xor": 1040000, "instr_xori": 1040000, "is_alu_reg_imm": 1030000, "is_alu_reg_reg": 1030000, "is_beq_bne_blt_bge_bltu_bgeu": 1030000, "is_compare": 1040000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1040000, "is_lb_lh_lw_lbu_lhu": 1030000, "is_lbu_lhu_lw": 1050000, "is_lui_auipc_jal": 1040000, "is_lui_auipc_jal_jalr_addi_add_sub": 1040000, "is_sb_sh_sw": 1030000, "is_sll_srl_sra": 1040000, "is_slli_srli_srai": 1040000, "is_slti_blt_slt": 1050000, "is_sltiu_bltu_sltu": 1050000, "last_mem_valid": 1020000, "latched_branch": 1040000, "latched_compr": 1040000, "latched_is_lb": 1050000, "latched_is_lh": 1050000, "latched_is_lu": 1050000, "latched_rd": 1040000, "latched_stalu": 1050000, "latched_store": 1050000, "mem_addr": 1010000, "mem_do_prefetch": 1040000, "mem_do_rdata": 1050000, "mem_do_rinst": 0, "mem_do_wdata": 1050000, "mem_instr": 1010000, "mem_la_secondword": 1020000, "mem_la_wdata": 1050000, "mem_la_wstrb": 1050000, "mem_rdata_q": 1040000, "mem_rdata_word": 1050000, "mem_state": 1020000, "mem_valid": 1010000, "mem_wdata": 1060000, "mem_wordsize": 1050000, "mem_wstrb": 1010000, "next_insn_opcode": 1040000, "pcpi_insn": 1040000, "q_ascii_instr": 1050000, "q_insn_imm": 1050000, "q_insn_opcode": 1050000, "q_insn_rd": 1050000, "q_insn_rs1": 1050000, "q_insn_rs2": 1050000, "reg_next_pc": 1040000, "reg_op1": 1050000, "reg_op2": 1050000, "reg_out": 1050000, "reg_pc": 1050000, "reg_sh": 1050000, "set_mem_do_rdata": 1050000, "set_mem_do_rinst": 1050000, "set_mem_do_wdata": 1050000, "trap": 1050000}, "/mem_do_wdata": {"alu_add_sub": 1020000, "alu_eq": 1020000, "alu_lts": 1020000, "alu_ltu": 1020000, "alu_out": 1020000, "alu_out_0": 1040000, "alu_out_0_q": 1050000, "alu_out_q": 1030000, "alu_shl": 1020000, "alu_shr": 1020000, "cached_ascii_instr": 1040000, "cached_insn_imm": 1040000, "cached_insn_opcode": 1040000, "cached_insn_rd": 1040000, "cached_insn_rs1": 1040000, "cached_insn_rs2": 1040000, "compressed_instr": 1030000, "count_instr": 1020000, "cpu_state": 1010000, "cpuregs_rs1": 1030000, "cpuregs_rs2": 1030000, "cpuregs_wrdata": 1010000, "cpuregs_write": 1020000, "dbg_ascii_instr": 1030000, "dbg_insn_addr": 1030000, "dbg_insn_imm": 1030000, "dbg_insn_opcode": 1030000, "dbg_insn_rd": 1030000, "dbg_insn_rs1": 1030000, "dbg_insn_rs2": 1030000, "dbg_next": 1030000, "dbg_rs1val": 1020000, "dbg_rs1val_valid": 1020000, "dbg_rs2val": 1020000, "dbg_rs2val_valid": 1020000, "dbg_valid_insn": 1030000, "decoded_imm": 1030000, "decoded_imm_j": 1030000, "decoded_rd": 1030000, "decoded_rs1": 1030000, "decoded_rs2": 1030000, "decoder_pseudo_trigger": 1020000, "decoder_pseudo_trigger_q": 1030000, "decoder_trigger": 1020000, "decoder_trigger_q": 1030000, "instr_add": 1030000, "instr_addi": 1030000, "instr_and": 1030000, "instr_andi": 1030000, "instr_auipc": 1030000, "instr_beq": 1040000, "instr_bge": 1040000, "instr_bgeu": 1040000, "instr_blt": 1040000, "instr_bltu": 1040000, "instr_bne": 1040000, "instr_ecall_ebreak": 1030000, "instr_getq": 1030000, "instr_jal": 1030000, "instr_jalr": 1030000, "instr_lb": 1030000, "instr_lbu": 1030000, "instr_lh": 1030000, "instr_lhu": 1030000, "instr_lui": 1030000, "instr_lw": 1030000, "instr_maskirq": 1030000, "instr_or": 1030000, "instr_ori": 1030000, "instr_rdcycle": 1030000, "instr_rdcycleh": 1030000, "instr_rdinstr": 1030000, "instr_rdinstrh": 1030000, "instr_retirq": 1030000, "instr_sb": 1030000, "instr_setq": 1030000, "instr_sh": 1030000, "instr_sll": 1030000, "instr_slli": 1030000, "instr_slt": 1030000, "instr_slti": 1030000, "instr_sltiu": 1030000, "instr_sltu": 1030000, "instr_sra": 1030000, "instr_srai": 1030000, "instr_srl": 1030000, "instr_srli": 1030000, "instr_sub": 1030000, "instr_sw": 1030000, "instr_timer": 1030000, "instr_waitirq": 1030000, "instr_xor": 1030000, "instr_xori": 1030000, "is_alu_reg_imm": 1030000, "is_alu_reg_reg": 1030000, "is_beq_bne_blt_bge_bltu_bgeu": 1030000, "is_compare": 1040000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1030000, "is_lb_lh_lw_lbu_lhu": 1030000, "is_lbu_lhu_lw": 1040000, "is_lui_auipc_jal": 1040000, "is_lui_auipc_jal_jalr_addi_add_sub": 1030000, "is_sb_sh_sw": 1030000, "is_sll_srl_sra": 1030000, "is_slli_srli_srai": 1030000, "is_slti_blt_slt": 1040000, "is_sltiu_bltu_sltu": 1040000, "last_mem_valid": 1020000, "latched_branch": 1020000, "latched_compr": 1020000, "latched_is_lb": 1020000, "latched_is_lh": 1020000, "latched_is_lu": 1020000, "latched_rd": 1020000, "latched_stalu": 1020000, "latched_store": 1020000, "mem_addr": 1010000, "mem_do_prefetch": 1030000, "mem_do_rdata": 1020000, "mem_do_rinst": 1020000, "mem_do_wdata": 0, "mem_instr": 1010000, "mem_la_secondword": 1020000, "mem_la_wdata": 1020000, "mem_la_wstrb": 1020000, "mem_rdata_q": 1040000, "mem_rdata_word": 1020000, "mem_state": 1010000, "mem_valid": 1010000, "mem_wdata": 1010000, "mem_wordsize": 1020000, "mem_wstrb": 1010000, "next_insn_opcode": 1040000, "pcpi_insn": 1030000, "q_ascii_instr": 1040000, "q_insn_imm": 1040000, "q_insn_opcode": 1040000, "q_insn_rd": 1040000, "q_insn_rs1": 1040000, "q_insn_rs2": 1040000, "reg_next_pc": 1020000, "reg_op1": 1020000, "reg_op2": 1020000, "reg_out": 1020000, "reg_pc": 1020000, "reg_sh": 1020000, "set_mem_do_rdata": 1020000, "set_mem_do_rinst": 1050000, "set_mem_do_wdata": 1020000, "trap": 1020000}, "/mem_instr": {"mem_instr": 0}, "/mem_la_firstword_reg": {"mem_la_firstword_reg": 0}, "/mem_la_secondword": {"mem_la_secondword": 0}, "/mem_la_wdata": {"mem_la_wdata": 0, "mem_wdata": 1130000}, "/mem_la_wstrb": {"mem_la_wstrb": 0, "mem_wstrb": 1130000}, "/mem_rdata_q": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1050000, "alu_out_0": 1060000, "alu_out_0_q": 1070000, "alu_out_q": 1060000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_insn_imm": 1060000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1100000, "cached_insn_rs1": 1100000, "cached_insn_rs2": 1090000, "count_instr": 1070000, "cpu_state": 1060000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1080000, "cpuregs_wrdata": 1060000, "cpuregs_write": 1060000, "dbg_insn_addr": 1080000, "dbg_insn_imm": 1050000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1090000, "dbg_insn_rs1": 1090000, "dbg_insn_rs2": 1080000, "dbg_next": 1080000, "dbg_rs1val": 1060000, "dbg_rs1val_valid": 1060000, "dbg_rs2val": 1060000, "dbg_rs2val_valid": 1070000, "dbg_valid_insn": 1080000, "decoded_imm": 1050000, "decoded_imm_j": 1090000, "decoded_rd": 1090000, "decoded_rs1": 1090000, "decoded_rs2": 1080000, "decoder_pseudo_trigger": 1070000, "decoder_pseudo_trigger_q": 1080000, "decoder_trigger": 1070000, "decoder_trigger_q": 1080000, "instr_add": 1100000, "instr_addi": 1050000, "instr_and": 1100000, "instr_andi": 1050000, "instr_auipc": 1090000, "instr_beq": 1100000, "instr_bge": 1100000, "instr_bgeu": 1100000, "instr_blt": 1100000, "instr_bltu": 1100000, "instr_bne": 1100000, "instr_ecall_ebreak": 0, "instr_jal": 1090000, "instr_jalr": 1090000, "instr_lb": 1100000, "instr_lbu": 1100000, "instr_lh": 1100000, "instr_lhu": 1100000, "instr_lui": 1090000, "instr_lw": 1100000, "instr_or": 1100000, "instr_ori": 1050000, "instr_rdcycle": 1050000, "instr_rdcycleh": 1050000, "instr_rdinstr": 1050000, "instr_rdinstrh": 1050000, "instr_sb": 1090000, "instr_sh": 1090000, "instr_sll": 1100000, "instr_slli": 1050000, "instr_slt": 1100000, "instr_slti": 1050000, "instr_sltiu": 1050000, "instr_sltu": 1100000, "instr_sra": 1100000, "instr_srai": 1050000, "instr_srl": 1100000, "instr_srli": 1050000, "instr_sub": 1100000, "instr_sw": 1090000, "instr_xor": 1100000, "instr_xori": 1050000, "is_alu_reg_imm": 1080000, "is_alu_reg_reg": 1090000, "is_beq_bne_blt_bge_bltu_bgeu": 1090000, "is_compare": 1060000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1050000, "is_lb_lh_lw_lbu_lhu": 1090000, "is_lbu_lhu_lw": 1110000, "is_lui_auipc_jal": 1100000, "is_lui_auipc_jal_jalr_addi_add_sub": 1060000, "is_sb_sh_sw": 1080000, "is_sll_srl_sra": 1100000, "is_slli_srli_srai": 1050000, "is_slti_blt_slt": 1060000, "is_sltiu_bltu_sltu": 1060000, "last_mem_valid": 1100000, "latched_branch": 1070000, "latched_is_lb": 1070000, "latched_is_lh": 1070000, "latched_is_lu": 1070000, "latched_rd": 1070000, "latched_stalu": 1070000, "latched_store": 1060000, "mem_addr": 1090000, "mem_do_prefetch": 1080000, "mem_do_rdata": 1080000, "mem_do_rinst": 1060000, "mem_do_wdata": 1080000, "mem_instr": 1090000, "mem_la_secondword": 1090000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1070000, "mem_rdata_q": 0, "mem_rdata_word": 1070000, "mem_state": 1080000, "mem_valid": 1090000, "mem_wdata": 1080000, "mem_wordsize": 1070000, "mem_wstrb": 1090000, "next_insn_opcode": 1150000, "pcpi_insn": 1080000, "q_insn_imm": 1060000, "q_insn_opcode": 1160000, "q_insn_rd": 1100000, "q_insn_rs1": 1100000, "q_insn_rs2": 1090000, "reg_next_pc": 1070000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1070000, "reg_sh": 1060000, "set_mem_do_rdata": 1080000, "set_mem_do_rinst": 1100000, "set_mem_do_wdata": 1080000, "trap": 1070000}, "/mem_rdata_word": {"alu_add_sub": 1240000, "alu_eq": 1240000, "alu_lts": 1240000, "alu_ltu": 1240000, "alu_out": 1240000, "alu_out_q": 1250000, "alu_shl": 1240000, "cpuregs_rs1": 1230000, "cpuregs_rs2": 1260000, "cpuregs_wrdata": 1220000, "dbg_rs1val": 1240000, "dbg_rs2val": 1280000, "mem_la_wdata": 1280000, "mem_rdata_word": 0, "mem_wdata": 1310000, "reg_op1": 1240000, "reg_op2": 1280000, "reg_out": 1220000, "reg_sh": 1280000}, "/mem_state": {"alu_add_sub": 1040000, "alu_eq": 1040000, "alu_lts": 1040000, "alu_ltu": 1040000, "alu_out": 1030000, "alu_out_0": 1030000, "alu_out_0_q": 1040000, "alu_out_q": 1040000, "alu_shl": 1040000, "alu_shr": 1040000, "cached_ascii_instr": 1040000, "cached_insn_imm": 1040000, "cached_insn_opcode": 1040000, "cached_insn_rd": 1040000, "cached_insn_rs1": 1040000, "cached_insn_rs2": 1040000, "compressed_instr": 1020000, "count_instr": 1040000, "cpu_state": 1040000, "cpuregs_rs1": 1020000, "cpuregs_rs2": 1020000, "cpuregs_wrdata": 1030000, "cpuregs_write": 1030000, "dbg_ascii_instr": 1030000, "dbg_insn_addr": 1030000, "dbg_insn_imm": 1030000, "dbg_insn_opcode": 1030000, "dbg_insn_rd": 1030000, "dbg_insn_rs1": 1030000, "dbg_insn_rs2": 1030000, "dbg_next": 1030000, "dbg_rs1val": 1030000, "dbg_rs1val_valid": 1030000, "dbg_rs2val": 1030000, "dbg_rs2val_valid": 1040000, "dbg_valid_insn": 1030000, "decoded_imm": 1030000, "decoded_imm_j": 1020000, "decoded_rd": 1020000, "decoded_rs1": 1020000, "decoded_rs2": 1020000, "decoder_pseudo_trigger": 1040000, "decoder_pseudo_trigger_q": 1050000, "decoder_trigger": 1020000, "decoder_trigger_q": 1030000, "instr_add": 1030000, "instr_addi": 1030000, "instr_and": 1030000, "instr_andi": 1030000, "instr_auipc": 1020000, "instr_beq": 1030000, "instr_bge": 1030000, "instr_bgeu": 1030000, "instr_blt": 1030000, "instr_bltu": 1030000, "instr_bne": 1030000, "instr_ecall_ebreak": 1030000, "instr_getq": 1030000, "instr_jal": 1020000, "instr_jalr": 1020000, "instr_lb": 1030000, "instr_lbu": 1030000, "instr_lh": 1030000, "instr_lhu": 1030000, "instr_lui": 1020000, "instr_lw": 1030000, "instr_maskirq": 1030000, "instr_or": 1030000, "instr_ori": 1030000, "instr_rdcycle": 1030000, "instr_rdcycleh": 1030000, "instr_rdinstr": 1030000, "instr_rdinstrh": 1030000, "instr_retirq": 1020000, "instr_sb": 1030000, "instr_setq": 1030000, "instr_sh": 1030000, "instr_sll": 1030000, "instr_slli": 1030000, "instr_slt": 1030000, "instr_slti": 1030000, "instr_sltiu": 1030000, "instr_sltu": 1030000, "instr_sra": 1030000, "instr_srai": 1030000, "instr_srl": 1030000, "instr_srli": 1030000, "instr_sub": 1030000, "instr_sw": 1030000, "instr_timer": 1030000, "instr_waitirq": 1020000, "instr_xor": 1030000, "instr_xori": 1030000, "is_alu_reg_imm": 1020000, "is_alu_reg_reg": 1020000, "is_beq_bne_blt_bge_bltu_bgeu": 1020000, "is_compare": 1030000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1030000, "is_lb_lh_lw_lbu_lhu": 1020000, "is_lbu_lhu_lw": 1040000, "is_lui_auipc_jal": 1030000, "is_lui_auipc_jal_jalr_addi_add_sub": 1030000, "is_sb_sh_sw": 1020000, "is_sll_srl_sra": 1030000, "is_slli_srli_srai": 1030000, "is_slti_blt_slt": 1040000, "is_sltiu_bltu_sltu": 1040000, "last_mem_valid": 1020000, "latched_branch": 1030000, "latched_compr": 1030000, "latched_is_lb": 1040000, "latched_is_lh": 1040000, "latched_is_lu": 1040000, "latched_rd": 1030000, "latched_stalu": 1040000, "latched_store": 1040000, "mem_addr": 1020000, "mem_do_prefetch": 1030000, "mem_do_rdata": 1040000, "mem_do_rinst": 1020000, "mem_do_wdata": 1040000, "mem_instr": 1010000, "mem_la_secondword": 1010000, "mem_la_wdata": 1040000, "mem_la_wstrb": 1040000, "mem_rdata_q": 1040000, "mem_rdata_word": 1040000, "mem_state": 0, "mem_valid": 1010000, "mem_wdata": 1050000, "mem_wordsize": 1040000, "mem_wstrb": 1010000, "next_insn_opcode": 1040000, "pcpi_insn": 1030000, "q_ascii_instr": 1040000, "q_insn_imm": 1040000, "q_insn_opcode": 1040000, "q_insn_rd": 1040000, "q_insn_rs1": 1040000, "q_insn_rs2": 1040000, "reg_next_pc": 1030000, "reg_op1": 1040000, "reg_op2": 1040000, "reg_out": 1040000, "reg_pc": 1040000, "reg_sh": 1040000, "set_mem_do_rdata": 1040000, "set_mem_do_rinst": 1040000, "set_mem_do_wdata": 1040000, "trap": 1040000}, "/mem_valid": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1050000, "alu_out_0": 1050000, "alu_out_0_q": 1060000, "alu_out_q": 1060000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_ascii_instr": 1060000, "cached_insn_imm": 1060000, "cached_insn_opcode": 10000, "cached_insn_rd": 1060000, "cached_insn_rs1": 1060000, "cached_insn_rs2": 1060000, "compressed_instr": 1040000, "count_instr": 1060000, "cpu_state": 1060000, "cpuregs_rs1": 1040000, "cpuregs_rs2": 1040000, "cpuregs_wrdata": 1050000, "cpuregs_write": 1050000, "dbg_ascii_instr": 1050000, "dbg_insn_addr": 1050000, "dbg_insn_imm": 1050000, "dbg_insn_opcode": 0, "dbg_insn_rd": 1050000, "dbg_insn_rs1": 1050000, "dbg_insn_rs2": 1050000, "dbg_next": 1050000, "dbg_rs1val": 1050000, "dbg_rs1val_valid": 1050000, "dbg_rs2val": 1050000, "dbg_rs2val_valid": 1060000, "dbg_valid_insn": 1050000, "decoded_imm": 1050000, "decoded_imm_j": 1040000, "decoded_rd": 1040000, "decoded_rs1": 1040000, "decoded_rs2": 1040000, "decoder_pseudo_trigger": 1060000, "decoder_pseudo_trigger_q": 1070000, "decoder_trigger": 1040000, "decoder_trigger_q": 1050000, "instr_add": 1050000, "instr_addi": 1050000, "instr_and": 1050000, "instr_andi": 1050000, "instr_auipc": 1040000, "instr_beq": 1050000, "instr_bge": 1050000, "instr_bgeu": 1050000, "instr_blt": 1050000, "instr_bltu": 1050000, "instr_bne": 1050000, "instr_ecall_ebreak": 1050000, "instr_getq": 1050000, "instr_jal": 1040000, "instr_jalr": 1040000, "instr_lb": 1050000, "instr_lbu": 1050000, "instr_lh": 1050000, "instr_lhu": 1050000, "instr_lui": 1040000, "instr_lw": 1050000, "instr_maskirq": 1050000, "instr_or": 1050000, "instr_ori": 1050000, "instr_rdcycle": 1050000, "instr_rdcycleh": 1050000, "instr_rdinstr": 1050000, "instr_rdinstrh": 1050000, "instr_retirq": 1040000, "instr_sb": 1050000, "instr_setq": 1050000, "instr_sh": 1050000, "instr_sll": 1050000, "instr_slli": 1050000, "instr_slt": 1050000, "instr_slti": 1050000, "instr_sltiu": 1050000, "instr_sltu": 1050000, "instr_sra": 1050000, "instr_srai": 1050000, "instr_srl": 1050000, "instr_srli": 1050000, "instr_sub": 1050000, "instr_sw": 1050000, "instr_timer": 1050000, "instr_waitirq": 1040000, "instr_xor": 1050000, "instr_xori": 1050000, "is_alu_reg_imm": 1040000, "is_alu_reg_reg": 1040000, "is_beq_bne_blt_bge_bltu_bgeu": 1040000, "is_compare": 1050000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1050000, "is_lb_lh_lw_lbu_lhu": 1040000, "is_lbu_lhu_lw": 1060000, "is_lui_auipc_jal": 1050000, "is_lui_auipc_jal_jalr_addi_add_sub": 1050000, "is_sb_sh_sw": 1040000, "is_sll_srl_sra": 1050000, "is_slli_srli_srai": 1050000, "is_slti_blt_slt": 1060000, "is_sltiu_bltu_sltu": 1060000, "last_mem_valid": 1010000, "latched_branch": 1050000, "latched_compr": 1050000, "latched_is_lb": 1060000, "latched_is_lh": 1060000, "latched_is_lu": 1060000, "latched_rd": 1050000, "latched_stalu": 1060000, "latched_store": 1060000, "mem_addr": 1060000, "mem_do_prefetch": 1050000, "mem_do_rdata": 1060000, "mem_do_rinst": 1040000, "mem_do_wdata": 1060000, "mem_instr": 1050000, "mem_la_secondword": 1050000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1060000, "mem_rdata_q": 0, "mem_rdata_word": 1060000, "mem_state": 1050000, "mem_valid": 0, "mem_wdata": 1070000, "mem_wordsize": 1060000, "mem_wstrb": 1050000, "next_insn_opcode": 0, "pcpi_insn": 1050000, "q_ascii_instr": 1060000, "q_insn_imm": 1060000, "q_insn_opcode": 10000, "q_insn_rd": 1060000, "q_insn_rs1": 1060000, "q_insn_rs2": 1060000, "reg_next_pc": 1050000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1060000, "reg_sh": 1060000, "set_mem_do_rdata": 1060000, "set_mem_do_rinst": 1060000, "set_mem_do_wdata": 1060000, "trap": 1060000}, "/mem_wdata": {"mem_wdata": 0}, "/mem_wordsize": {"alu_add_sub": 1240000, "alu_eq": 1240000, "alu_lts": 1240000, "alu_ltu": 1240000, "alu_out": 1240000, "alu_out_q": 1250000, "alu_shl": 1240000, "cpuregs_rs1": 1230000, "cpuregs_rs2": 1260000, "cpuregs_wrdata": 1220000, "dbg_rs1val": 1240000, "dbg_rs2val": 1280000, "mem_la_wdata": 0, "mem_la_wstrb": 0, "mem_rdata_word": 0, "mem_wdata": 1130000, "mem_wordsize": 0, "mem_wstrb": 1130000, "reg_op1": 1240000, "reg_op2": 1280000, "reg_out": 1220000, "reg_sh": 1280000}, "/mem_wstrb": {"mem_wstrb": 0}, "/new_ascii_instr": {"cached_ascii_instr": 0, "dbg_ascii_instr": 0, "new_ascii_instr": 0, "q_ascii_instr": 0}, "/next_insn_opcode": {"cached_insn_opcode": 0, "dbg_insn_opcode": 0, "next_insn_opcode": 0, "q_insn_opcode": 0}, "/next_irq_pending": {"next_irq_pending": 0}, "/pcpi_insn": {"pcpi_insn": 0}, "/pcpi_int_rd": {"pcpi_int_rd": 0}, "/pcpi_int_ready": {"pcpi_int_ready": 0}, "/pcpi_int_wait": {"pcpi_int_wait": 0}, "/pcpi_int_wr": {"pcpi_int_wr": 0}, "/pcpi_timeout": {"pcpi_timeout": 0}, "/pcpi_timeout_counter": {"current_pc": 0}, "/pcpi_valid": {"pcpi_valid": 0}, "/prefetched_high_word": {"prefetched_high_word": 0}, "/q_ascii_instr": {"dbg_ascii_instr": 0, "q_ascii_instr": 0}, "/q_insn_imm": {"dbg_insn_imm": 0, "q_insn_imm": 0}, "/q_insn_opcode": {"dbg_insn_opcode": 0, "q_insn_opcode": 0}, "/q_insn_rd": {"dbg_insn_rd": 0, "q_insn_rd": 0}, "/q_insn_rs1": {"dbg_insn_rs1": 0, "q_insn_rs1": 0}, "/q_insn_rs2": {"dbg_insn_rs2": 0, "q_insn_rs2": 0}, "/reg_next_pc": {"alu_add_sub": 1030000, "alu_eq": 1030000, "alu_lts": 1030000, "alu_ltu": 1030000, "alu_out": 1030000, "alu_out_0": 1050000, "alu_out_0_q": 1060000, "alu_out_q": 1040000, "alu_shl": 1030000, "alu_shr": 1030000, "cached_ascii_instr": 1050000, "cached_insn_imm": 1050000, "cached_insn_opcode": 1050000, "cached_insn_rd": 1050000, "cached_insn_rs1": 1050000, "cached_insn_rs2": 1050000, "compressed_instr": 1040000, "count_instr": 1030000, "cpu_state": 1020000, "cpuregs_rs1": 1040000, "cpuregs_rs2": 1040000, "cpuregs_wrdata": 1020000, "cpuregs_write": 1030000, "dbg_ascii_instr": 1040000, "dbg_insn_addr": 0, "dbg_insn_imm": 1040000, "dbg_insn_opcode": 1040000, "dbg_insn_rd": 1040000, "dbg_insn_rs1": 1040000, "dbg_insn_rs2": 1040000, "dbg_next": 1040000, "dbg_rs1val": 1030000, "dbg_rs1val_valid": 1030000, "dbg_rs2val": 1030000, "dbg_rs2val_valid": 1030000, "dbg_valid_insn": 1040000, "decoded_imm": 1040000, "decoded_imm_j": 1040000, "decoded_rd": 1040000, "decoded_rs1": 1040000, "decoded_rs2": 1040000, "decoder_pseudo_trigger": 1030000, "decoder_pseudo_trigger_q": 1040000, "decoder_trigger": 1030000, "decoder_trigger_q": 1040000, "instr_add": 1040000, "instr_addi": 1040000, "instr_and": 1040000, "instr_andi": 1040000, "instr_auipc": 1040000, "instr_beq": 1090000, "instr_bge": 1090000, "instr_bgeu": 1090000, "instr_blt": 1090000, "instr_bltu": 1090000, "instr_bne": 1090000, "instr_ecall_ebreak": 1040000, "instr_getq": 1040000, "instr_jal": 1040000, "instr_jalr": 1040000, "instr_lb": 1040000, "instr_lbu": 1040000, "instr_lh": 1040000, "instr_lhu": 1040000, "instr_lui": 1040000, "instr_lw": 1040000, "instr_maskirq": 1040000, "instr_or": 1040000, "instr_ori": 1040000, "instr_rdcycle": 1040000, "instr_rdcycleh": 1040000, "instr_rdinstr": 1040000, "instr_rdinstrh": 1040000, "instr_retirq": 1040000, "instr_sb": 1040000, "instr_setq": 1040000, "instr_sh": 1040000, "instr_sll": 1040000, "instr_slli": 1040000, "instr_slt": 1040000, "instr_slti": 1040000, "instr_sltiu": 1040000, "instr_sltu": 1040000, "instr_sra": 1040000, "instr_srai": 1040000, "instr_srl": 1040000, "instr_srli": 1040000, "instr_sub": 1040000, "instr_sw": 1040000, "instr_timer": 1040000, "instr_waitirq": 1040000, "instr_xor": 1040000, "instr_xori": 1040000, "is_alu_reg_imm": 1040000, "is_alu_reg_reg": 1040000, "is_beq_bne_blt_bge_bltu_bgeu": 1080000, "is_compare": 1050000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1040000, "is_lb_lh_lw_lbu_lhu": 1040000, "is_lbu_lhu_lw": 1050000, "is_lui_auipc_jal": 1050000, "is_lui_auipc_jal_jalr_addi_add_sub": 1040000, "is_sb_sh_sw": 1040000, "is_sll_srl_sra": 1040000, "is_slli_srli_srai": 1040000, "is_slti_blt_slt": 1050000, "is_sltiu_bltu_sltu": 1050000, "last_mem_valid": 1060000, "latched_branch": 1030000, "latched_compr": 1030000, "latched_is_lb": 1030000, "latched_is_lh": 1030000, "latched_is_lu": 1030000, "latched_rd": 1030000, "latched_stalu": 1030000, "latched_store": 1030000, "mem_addr": 1020000, "mem_do_prefetch": 1040000, "mem_do_rdata": 1030000, "mem_do_rinst": 1030000, "mem_do_wdata": 1030000, "mem_instr": 1050000, "mem_la_secondword": 1050000, "mem_la_wdata": 1030000, "mem_la_wstrb": 1030000, "mem_rdata_q": 1150000, "mem_rdata_word": 1030000, "mem_state": 1040000, "mem_valid": 1050000, "mem_wdata": 1040000, "mem_wordsize": 1030000, "mem_wstrb": 1050000, "next_insn_opcode": 1150000, "pcpi_insn": 1040000, "q_ascii_instr": 1050000, "q_insn_imm": 1050000, "q_insn_opcode": 1050000, "q_insn_rd": 1050000, "q_insn_rs1": 1050000, "q_insn_rs2": 1050000, "reg_next_pc": 0, "reg_op1": 1030000, "reg_op2": 1030000, "reg_out": 1030000, "reg_pc": 1010000, "reg_sh": 1030000, "set_mem_do_rdata": 1030000, "set_mem_do_rinst": 1090000, "set_mem_do_wdata": 1030000, "trap": 1030000}, "/reg_op1": {"alu_add_sub": 0, "alu_eq": 0, "alu_lts": 0, "alu_ltu": 0, "alu_out": 1000, "alu_out_0": 1000, "alu_out_0_q": 10000, "alu_out_q": 10000, "alu_shl": 0, "alu_shr": 0, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1140000, "mem_la_wstrb": 1000, "mem_rdata_q": 1190000, "mem_rdata_word": 1000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1170000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 0, "reg_op2": 1140000, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/reg_op2": {"alu_add_sub": 0, "alu_eq": 0, "alu_lts": 0, "alu_ltu": 0, "alu_out": 1000, "alu_out_0": 1000, "alu_out_0_q": 10000, "alu_out_q": 10000, "alu_shl": 0, "alu_shr": 0, "cached_insn_imm": 1170000, "cached_insn_opcode": 1160000, "cached_insn_rd": 1160000, "cached_insn_rs1": 1160000, "cached_insn_rs2": 1160000, "count_instr": 1140000, "cpu_state": 1130000, "cpuregs_rs1": 1080000, "cpuregs_rs2": 1150000, "cpuregs_wrdata": 1070000, "cpuregs_write": 1140000, "dbg_insn_addr": 1150000, "dbg_insn_imm": 1160000, "dbg_insn_opcode": 1150000, "dbg_insn_rd": 1150000, "dbg_insn_rs1": 1150000, "dbg_insn_rs2": 1150000, "dbg_next": 1150000, "dbg_rs1val": 1100000, "dbg_rs1val_valid": 1150000, "dbg_rs2val": 1140000, "dbg_rs2val_valid": 1140000, "dbg_valid_insn": 1150000, "decoded_imm": 1160000, "decoded_imm_j": 1150000, "decoded_rd": 1150000, "decoded_rs1": 1150000, "decoded_rs2": 1150000, "decoder_pseudo_trigger": 1140000, "decoder_pseudo_trigger_q": 1150000, "decoder_trigger": 1140000, "decoder_trigger_q": 1150000, "instr_add": 1160000, "instr_addi": 1160000, "instr_and": 1160000, "instr_andi": 1160000, "instr_auipc": 1150000, "instr_beq": 1160000, "instr_bge": 1160000, "instr_bgeu": 1160000, "instr_blt": 1160000, "instr_bltu": 1160000, "instr_bne": 1160000, "instr_ecall_ebreak": 1160000, "instr_jal": 1150000, "instr_jalr": 1150000, "instr_lb": 1160000, "instr_lbu": 1160000, "instr_lh": 1160000, "instr_lhu": 1160000, "instr_lui": 1150000, "instr_lw": 1160000, "instr_or": 1160000, "instr_ori": 1160000, "instr_rdcycle": 1160000, "instr_rdcycleh": 1160000, "instr_rdinstr": 1160000, "instr_rdinstrh": 1160000, "instr_sb": 1160000, "instr_sh": 1160000, "instr_sll": 1160000, "instr_slli": 1160000, "instr_slt": 1160000, "instr_slti": 1160000, "instr_sltiu": 1160000, "instr_sltu": 1160000, "instr_sra": 1160000, "instr_srai": 1160000, "instr_srl": 1160000, "instr_srli": 1160000, "instr_sub": 1160000, "instr_sw": 1160000, "instr_xor": 1160000, "instr_xori": 1160000, "is_alu_reg_imm": 1150000, "is_alu_reg_reg": 1150000, "is_beq_bne_blt_bge_bltu_bgeu": 1150000, "is_compare": 1160000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1160000, "is_lb_lh_lw_lbu_lhu": 1150000, "is_lbu_lhu_lw": 1170000, "is_lui_auipc_jal": 1160000, "is_lui_auipc_jal_jalr_addi_add_sub": 1160000, "is_sb_sh_sw": 1150000, "is_sll_srl_sra": 1160000, "is_slli_srli_srai": 1160000, "is_slti_blt_slt": 1170000, "is_sltiu_bltu_sltu": 1170000, "last_mem_valid": 1170000, "latched_branch": 1140000, "latched_is_lb": 1140000, "latched_is_lh": 1140000, "latched_is_lu": 1140000, "latched_rd": 1140000, "latched_stalu": 1140000, "latched_store": 1140000, "mem_addr": 1130000, "mem_do_prefetch": 1160000, "mem_do_rdata": 1140000, "mem_do_rinst": 1140000, "mem_do_wdata": 1160000, "mem_instr": 1160000, "mem_la_secondword": 1160000, "mem_la_wdata": 1000, "mem_la_wstrb": 1140000, "mem_rdata_q": 1190000, "mem_rdata_word": 1140000, "mem_state": 1150000, "mem_valid": 1160000, "mem_wdata": 1130000, "mem_wordsize": 1140000, "mem_wstrb": 1160000, "next_insn_opcode": 1190000, "pcpi_insn": 1150000, "q_insn_imm": 1170000, "q_insn_opcode": 1160000, "q_insn_rd": 1160000, "q_insn_rs1": 1160000, "q_insn_rs2": 1160000, "reg_next_pc": 1140000, "reg_op1": 1100000, "reg_op2": 0, "reg_out": 1140000, "reg_pc": 1140000, "reg_sh": 1140000, "set_mem_do_rdata": 1140000, "set_mem_do_rinst": 1170000, "set_mem_do_wdata": 1160000, "trap": 1140000}, "/reg_out": {"alu_add_sub": 1240000, "alu_eq": 1240000, "alu_lts": 1240000, "alu_ltu": 1240000, "alu_out": 1240000, "alu_out_q": 1250000, "alu_shl": 1240000, "cpuregs_rs1": 1230000, "cpuregs_rs2": 1260000, "cpuregs_wrdata": 1220000, "dbg_insn_addr": 0, "dbg_rs1val": 1240000, "dbg_rs2val": 1280000, "mem_la_wdata": 1280000, "mem_wdata": 1310000, "reg_op1": 1240000, "reg_op2": 1280000, "reg_out": 0, "reg_sh": 1280000}, "/reg_pc": {"alu_add_sub": 1030000, "alu_eq": 1030000, "alu_lts": 1030000, "alu_ltu": 1030000, "alu_out": 1030000, "alu_out_0": 1050000, "alu_out_0_q": 1060000, "alu_out_q": 1040000, "alu_shl": 1030000, "alu_shr": 1030000, "cached_ascii_instr": 1050000, "cached_insn_imm": 1050000, "cached_insn_opcode": 1050000, "cached_insn_rd": 1050000, "cached_insn_rs1": 1050000, "cached_insn_rs2": 1050000, "compressed_instr": 1040000, "count_instr": 1030000, "cpu_state": 1020000, "cpuregs_rs1": 1040000, "cpuregs_rs2": 1040000, "cpuregs_wrdata": 1020000, "cpuregs_write": 1030000, "dbg_ascii_instr": 1040000, "dbg_insn_addr": 1040000, "dbg_insn_imm": 1040000, "dbg_insn_opcode": 1040000, "dbg_insn_rd": 1040000, "dbg_insn_rs1": 1040000, "dbg_insn_rs2": 1040000, "dbg_next": 1040000, "dbg_rs1val": 1030000, "dbg_rs1val_valid": 1030000, "dbg_rs2val": 1030000, "dbg_rs2val_valid": 1030000, "dbg_valid_insn": 1040000, "decoded_imm": 1040000, "decoded_imm_j": 1040000, "decoded_rd": 1040000, "decoded_rs1": 1040000, "decoded_rs2": 1040000, "decoder_pseudo_trigger": 1030000, "decoder_pseudo_trigger_q": 1040000, "decoder_trigger": 1030000, "decoder_trigger_q": 1040000, "instr_add": 1040000, "instr_addi": 1040000, "instr_and": 1040000, "instr_andi": 1040000, "instr_auipc": 1040000, "instr_beq": 1090000, "instr_bge": 1090000, "instr_bgeu": 1090000, "instr_blt": 1090000, "instr_bltu": 1090000, "instr_bne": 1090000, "instr_ecall_ebreak": 1040000, "instr_getq": 1040000, "instr_jal": 1040000, "instr_jalr": 1040000, "instr_lb": 1040000, "instr_lbu": 1040000, "instr_lh": 1040000, "instr_lhu": 1040000, "instr_lui": 1040000, "instr_lw": 1040000, "instr_maskirq": 1040000, "instr_or": 1040000, "instr_ori": 1040000, "instr_rdcycle": 1040000, "instr_rdcycleh": 1040000, "instr_rdinstr": 1040000, "instr_rdinstrh": 1040000, "instr_retirq": 1040000, "instr_sb": 1040000, "instr_setq": 1040000, "instr_sh": 1040000, "instr_sll": 1040000, "instr_slli": 1040000, "instr_slt": 1040000, "instr_slti": 1040000, "instr_sltiu": 1040000, "instr_sltu": 1040000, "instr_sra": 1040000, "instr_srai": 1040000, "instr_srl": 1040000, "instr_srli": 1040000, "instr_sub": 1040000, "instr_sw": 1040000, "instr_timer": 1040000, "instr_waitirq": 1040000, "instr_xor": 1040000, "instr_xori": 1040000, "is_alu_reg_imm": 1040000, "is_alu_reg_reg": 1040000, "is_beq_bne_blt_bge_bltu_bgeu": 1080000, "is_compare": 1050000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1040000, "is_lb_lh_lw_lbu_lhu": 1040000, "is_lbu_lhu_lw": 1050000, "is_lui_auipc_jal": 1050000, "is_lui_auipc_jal_jalr_addi_add_sub": 1040000, "is_sb_sh_sw": 1040000, "is_sll_srl_sra": 1040000, "is_slli_srli_srai": 1040000, "is_slti_blt_slt": 1050000, "is_sltiu_bltu_sltu": 1050000, "last_mem_valid": 1060000, "latched_branch": 1030000, "latched_compr": 1030000, "latched_is_lb": 1030000, "latched_is_lh": 1030000, "latched_is_lu": 1030000, "latched_rd": 1030000, "latched_stalu": 1030000, "latched_store": 1030000, "mem_addr": 1050000, "mem_do_prefetch": 1040000, "mem_do_rdata": 1030000, "mem_do_rinst": 1030000, "mem_do_wdata": 1030000, "mem_instr": 1050000, "mem_la_secondword": 1050000, "mem_la_wdata": 1030000, "mem_la_wstrb": 1030000, "mem_rdata_q": 1150000, "mem_rdata_word": 1030000, "mem_state": 1040000, "mem_valid": 1050000, "mem_wdata": 1040000, "mem_wordsize": 1030000, "mem_wstrb": 1050000, "next_insn_opcode": 1150000, "pcpi_insn": 1040000, "q_ascii_instr": 1050000, "q_insn_imm": 1050000, "q_insn_opcode": 1050000, "q_insn_rd": 1050000, "q_insn_rs1": 1050000, "q_insn_rs2": 1050000, "reg_next_pc": 1030000, "reg_op1": 1030000, "reg_op2": 1030000, "reg_out": 1030000, "reg_pc": 0, "reg_sh": 1030000, "set_mem_do_rdata": 1030000, "set_mem_do_rinst": 1090000, "set_mem_do_wdata": 1030000, "trap": 1030000}, "/reg_sh": {"reg_sh": 0}, "/set_mem_do_rdata": {"set_mem_do_rdata": 0}, "/set_mem_do_rinst": {"set_mem_do_rinst": 0}, "/set_mem_do_wdata": {"set_mem_do_wdata": 0}, "/timer": {"timer": 0}, "/trace_data": {"trace_data": 0}, "/trace_valid": {"trace_valid": 0}, "/trap": {"alu_add_sub": 1060000, "alu_eq": 1060000, "alu_lts": 1060000, "alu_ltu": 1060000, "alu_out": 1050000, "alu_out_0": 1050000, "alu_out_0_q": 1060000, "alu_out_q": 1060000, "alu_shl": 1060000, "alu_shr": 1060000, "cached_ascii_instr": 1060000, "cached_insn_imm": 1060000, "cached_insn_opcode": 1060000, "cached_insn_rd": 1060000, "cached_insn_rs1": 1060000, "cached_insn_rs2": 1060000, "compressed_instr": 1040000, "count_instr": 1060000, "cpu_state": 1060000, "cpuregs_rs1": 1040000, "cpuregs_rs2": 1040000, "cpuregs_wrdata": 1050000, "cpuregs_write": 1050000, "dbg_ascii_instr": 1050000, "dbg_insn_addr": 1050000, "dbg_insn_imm": 1050000, "dbg_insn_opcode": 1050000, "dbg_insn_rd": 1050000, "dbg_insn_rs1": 1050000, "dbg_insn_rs2": 1050000, "dbg_next": 1050000, "dbg_rs1val": 1050000, "dbg_rs1val_valid": 1050000, "dbg_rs2val": 1050000, "dbg_rs2val_valid": 1060000, "dbg_valid_insn": 1050000, "decoded_imm": 1050000, "decoded_imm_j": 1040000, "decoded_rd": 1040000, "decoded_rs1": 1040000, "decoded_rs2": 1040000, "decoder_pseudo_trigger": 1060000, "decoder_pseudo_trigger_q": 1070000, "decoder_trigger": 1040000, "decoder_trigger_q": 1050000, "instr_add": 1050000, "instr_addi": 1050000, "instr_and": 1050000, "instr_andi": 1050000, "instr_auipc": 1040000, "instr_beq": 1050000, "instr_bge": 1050000, "instr_bgeu": 1050000, "instr_blt": 1050000, "instr_bltu": 1050000, "instr_bne": 1050000, "instr_ecall_ebreak": 1050000, "instr_getq": 1050000, "instr_jal": 1040000, "instr_jalr": 1040000, "instr_lb": 1050000, "instr_lbu": 1050000, "instr_lh": 1050000, "instr_lhu": 1050000, "instr_lui": 1040000, "instr_lw": 1050000, "instr_maskirq": 1050000, "instr_or": 1050000, "instr_ori": 1050000, "instr_rdcycle": 1050000, "instr_rdcycleh": 1050000, "instr_rdinstr": 1050000, "instr_rdinstrh": 1050000, "instr_retirq": 1040000, "instr_sb": 1050000, "instr_setq": 1050000, "instr_sh": 1050000, "instr_sll": 1050000, "instr_slli": 1050000, "instr_slt": 1050000, "instr_slti": 1050000, "instr_sltiu": 1050000, "instr_sltu": 1050000, "instr_sra": 1050000, "instr_srai": 1050000, "instr_srl": 1050000, "instr_srli": 1050000, "instr_sub": 1050000, "instr_sw": 1050000, "instr_timer": 1050000, "instr_waitirq": 1040000, "instr_xor": 1050000, "instr_xori": 1050000, "is_alu_reg_imm": 1040000, "is_alu_reg_reg": 1040000, "is_beq_bne_blt_bge_bltu_bgeu": 1040000, "is_compare": 1050000, "is_jalr_addi_slti_sltiu_xori_ori_andi": 1050000, "is_lb_lh_lw_lbu_lhu": 1040000, "is_lbu_lhu_lw": 1060000, "is_lui_auipc_jal": 1050000, "is_lui_auipc_jal_jalr_addi_add_sub": 1050000, "is_sb_sh_sw": 1040000, "is_sll_srl_sra": 1050000, "is_slli_srli_srai": 1050000, "is_slti_blt_slt": 1060000, "is_sltiu_bltu_sltu": 1060000, "last_mem_valid": 1030000, "latched_branch": 1050000, "latched_compr": 1050000, "latched_is_lb": 1060000, "latched_is_lh": 1060000, "latched_is_lu": 1060000, "latched_rd": 1050000, "latched_stalu": 1060000, "latched_store": 1060000, "mem_addr": 1010000, "mem_do_prefetch": 1050000, "mem_do_rdata": 1060000, "mem_do_rinst": 1040000, "mem_do_wdata": 1060000, "mem_instr": 1010000, "mem_la_secondword": 1030000, "mem_la_wdata": 1060000, "mem_la_wstrb": 1060000, "mem_rdata_q": 1040000, "mem_rdata_word": 1060000, "mem_state": 1030000, "mem_valid": 1020000, "mem_wdata": 1010000, "mem_wordsize": 1060000, "mem_wstrb": 1010000, "next_insn_opcode": 1040000, "pcpi_insn": 1050000, "q_ascii_instr": 1060000, "q_insn_imm": 1060000, "q_insn_opcode": 1060000, "q_insn_rd": 1060000, "q_insn_rs1": 1060000, "q_insn_rs2": 1060000, "reg_next_pc": 1050000, "reg_op1": 1060000, "reg_op2": 1060000, "reg_out": 1060000, "reg_pc": 1060000, "reg_sh": 1060000, "set_mem_do_rdata": 1060000, "set_mem_do_rinst": 1060000, "set_mem_do_wdata": 1060000, "trap": 0}}
