
dclasic.h,3123
#define __DCLASIC_H__31,962
#define PAD 35,1005
} DCL_STRUCT;DCL_STRUCT89,3237
#define DCL_ASIC 96,3307
#define DCL_REG_ADDRESS(DCL_REG_ADDRESS101,3401
#define DCL_CT0_REG	106,3526
#define DCL_CT1_REG	107,3580
#define DCL_CT2_REG	108,3634
#define DCL_CCR_REG	109,3688
#define DCL_IMASK_REG	110,3742
#define DCL_IVECT_REG	111,3803
#define DCL_IEOI_REG	112,3864
#define DCL_IVMI_REG	113,3923
#define DCL_CTI_REG	114,3982
#define DCL_ASIC_REG	115,4041
#define DCL_DCONF_REG	116,4101
#define DCL_BCONF_REG	117,4165
#define DCL_DEXC1_REG	118,4229
#define DCL_DEXC2_REG	119,4291
#define DCL_MEXC1_REG	120,4353
#define DCL_MEXC2_REG	121,4415
#define DCL_IEXC1_REG	122,4477
#define DCL_IEXC2_REG	123,4537
#define DCL_WAT1_REG	124,4597
#define DCL_WAT2_REG	125,4655
#define DCL_WMSK1_REG	126,4713
#define DCL_WMSK2_REG	127,4777
#define DCL_WCTL_REG	128,4841
#define DCL_WSTS_REG	129,4902
#define DCL_TSTS_REG	130,4966
#define DCL_REG_CT0_OFS 138,5132
#define DCL_REG_CT1_OFS 139,5174
#define DCL_REG_CT2_OFS 140,5216
#define DCL_REG_CCR_OFS 141,5258
#define DCL_REG_INT_MASK_OFS 142,5300
#define DCL_REG_INT_VECT_OFS 143,5342
#define DCL_REG_INT_EOI_OFS 144,5384
#define DCL_REG_INT_VMI_OFS 145,5426
#define DCL_REG_CLR_TINT_OFS 146,5468
#define DCL_REG_DRAM_CONFIG_OFS 147,5510
#define DCL_REG_BANK_CONFIG_OFS 148,5552
#define DCL_REG1_DRAM_EXCEPT_OFS 149,5594
#define DCL_REG2_DRAM_EXCEPT_OFS 150,5636
#define DCL_REG1_MEMD_EXCEPT_OFS 151,5678
#define DCL_REG2_MEMD_EXCEPT_OFS 152,5720
#define DCL_REG1_IO_EXCEPT_OFS 153,5762
#define DCL_REG2_IO_EXCEPT_OFS 154,5804
#define DCL_REG1_WATCH_OFS 155,5846
#define DCL_REG2_WATCH_OFS 156,5888
#define DCL_REG1_WATCH_MASK_OFS 157,5930
#define DCL_REG2_WATCH_MASK_OFS 158,5972
#define DCL_REG_WATCH_CTL_OFS 159,6014
#define DCL_REG_WATCH_STATUS_OFS 160,6056
#define DCL_REG_TRAP_STATUS_OFS 161,6098
#define ASIC_REV 167,6177
#define ASIC_REV_BIT_OFS 168,6220
#define DRAM_WRITEBUFF_EN 169,6259
#define MEMD_WRITEBUFF_EN 170,6301
#define IO_WRITEBUFF_EN 171,6343
#define DRAM_RDARNDWR_EN 172,6385
#define MEMD_RDARNDWR_EN 173,6427
#define BOB_MODE 175,6480
#define CCR_CT2_EN 181,6592
#define CCR_CT1_EN 182,6664
#define CCR_CT0_EN 183,6736
#define IMR_MASK_ALL 192,7047
#define IMR_MASK_NONE 193,7104
#define INT_LEV0 194,7163
#define INT_LEV1 195,7225
#define INT_LEV2 196,7287
#define INT_LEV3 197,7349
#define INT_LEV4 198,7411
#define INT_LEV5 199,7473
#define INT_LEV6 200,7535
#define INT_LEV7 201,7597
#define INT_LEV(INT_LEV202,7659
#define IVR_NO_INT 207,7782
#define IVR_LEV_0 208,7840
#define IVR_LEV_1 209,7903
#define IVR_LEV_2 210,7966
#define IVR_LEV_3 211,8029
#define IVR_LEV_4 212,8092
#define IVR_LEV_5 213,8155
#define IVR_LEV_6 214,8218
#define IVR_LEV_7 215,8281
#define WATCH_TRAP	222,8394
#define IO_TRAP	223,8439
#define MEMD_TRAP	224,8489
#define nBanks 229,8575
#define BK1_64M 234,8669
#define BK1_32M 235,8720
#define BK1_16M 236,8771
#define BK1_8M 237,8822
#define BK2_64M 239,8874
#define BK2_32M 240,8925
#define BK2_16M 241,8976
#define BK2_8M 242,9027
