

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Fri Apr 16 16:57:47 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:           87
LUT:            180
FF:             409
DSP:              1
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.986
CP achieved post-implementation:    6.690
Timing met
