Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 28 22:29:06 2023
| Host         : Ioana running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CLC_timing_summary_routed.rpt -pb CLC_timing_summary_routed.pb -rpx CLC_timing_summary_routed.rpx -warn_on_violation
| Design       : CLC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: COUNTER_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PLAY/ACTUALIZARE_TIMER/DIVCLOCK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PLAY/ACTUALIZARE_TIMER/count_d1_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PLAY/ACTUALIZARE_TIMER/count_d1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PLAY/ACTUALIZARE_TIMER/count_d1_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PLAY/ACTUALIZARE_TIMER/count_d1_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PLAY/ACTUALIZARE_TIMER/count_d2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PLAY/ACTUALIZARE_TIMER/count_d2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PLAY/ACTUALIZARE_TIMER/count_d2_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PLAY/ACTUALIZARE_TIMER/count_d2_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PLAY/ACTUALIZARE_TIMER/count_d2_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: PLAY/DIVCLOCK_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PLAY/NEW_CHICKEN1_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PLAY/NEW_CHICKEN1_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PLAY/NEW_CHICKEN1_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PLAY/NEW_CHICKEN2_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PLAY/NEW_CHICKEN2_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PLAY/NEW_CHICKEN2_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PLAY/NEW_CHICKEN3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PLAY/NEW_CHICKEN3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PLAY/NEW_CHICKEN3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PLAY/NEW_CHICKEN4_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PLAY/NEW_CHICKEN4_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PLAY/NEW_CHICKEN4_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: end_game_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_counting/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_counting/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_counting/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_counting/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_counting/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_counting/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_counting/count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_counting/count_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.749        0.000                      0                  123        0.247        0.000                      0                  123        4.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.749        0.000                      0                  123        0.247        0.000                      0                  123        4.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 PLAY/COUNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/COUNT_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.890ns (21.283%)  route 3.292ns (78.717%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.309    PLAY/CLK
    SLICE_X6Y76          FDCE                                         r  PLAY/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.827 r  PLAY/COUNT_reg[1]/Q
                         net (fo=2, routed)           0.843     6.669    PLAY/COUNT[1]
    SLICE_X6Y78          LUT4 (Prop_lut4_I3_O)        0.124     6.793 r  PLAY/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.427     7.220    PLAY/COUNT[31]_i_8_n_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.344 f  PLAY/COUNT[31]_i_4/O
                         net (fo=32, routed)          2.022     9.366    PLAY/COUNT[31]_i_4_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.124     9.490 r  PLAY/COUNT[27]_i_1/O
                         net (fo=1, routed)           0.000     9.490    PLAY/COUNT_0[27]
    SLICE_X8Y81          FDCE                                         r  PLAY/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.514    14.937    PLAY/CLK
    SLICE_X8Y81          FDCE                                         r  PLAY/COUNT_reg[27]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y81          FDCE (Setup_fdce_C_D)        0.079    15.239    PLAY/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 PLAY/COUNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/COUNT_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.890ns (21.355%)  route 3.278ns (78.645%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.309    PLAY/CLK
    SLICE_X6Y76          FDCE                                         r  PLAY/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.827 r  PLAY/COUNT_reg[1]/Q
                         net (fo=2, routed)           0.843     6.669    PLAY/COUNT[1]
    SLICE_X6Y78          LUT4 (Prop_lut4_I3_O)        0.124     6.793 r  PLAY/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.427     7.220    PLAY/COUNT[31]_i_8_n_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.344 f  PLAY/COUNT[31]_i_4/O
                         net (fo=32, routed)          2.008     9.352    PLAY/COUNT[31]_i_4_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.124     9.476 r  PLAY/COUNT[26]_i_1/O
                         net (fo=1, routed)           0.000     9.476    PLAY/COUNT_0[26]
    SLICE_X8Y81          FDCE                                         r  PLAY/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.514    14.937    PLAY/CLK
    SLICE_X8Y81          FDCE                                         r  PLAY/COUNT_reg[26]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y81          FDCE (Setup_fdce_C_D)        0.079    15.239    PLAY/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 PLAY/COUNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/COUNT_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.890ns (22.207%)  route 3.118ns (77.793%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.309    PLAY/CLK
    SLICE_X6Y76          FDCE                                         r  PLAY/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.827 r  PLAY/COUNT_reg[1]/Q
                         net (fo=2, routed)           0.843     6.669    PLAY/COUNT[1]
    SLICE_X6Y78          LUT4 (Prop_lut4_I3_O)        0.124     6.793 r  PLAY/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.427     7.220    PLAY/COUNT[31]_i_8_n_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.344 f  PLAY/COUNT[31]_i_4/O
                         net (fo=32, routed)          1.848     9.192    PLAY/COUNT[31]_i_4_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I3_O)        0.124     9.316 r  PLAY/COUNT[28]_i_1/O
                         net (fo=1, routed)           0.000     9.316    PLAY/COUNT_0[28]
    SLICE_X9Y81          FDCE                                         r  PLAY/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.514    14.937    PLAY/CLK
    SLICE_X9Y81          FDCE                                         r  PLAY/COUNT_reg[28]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X9Y81          FDCE (Setup_fdce_C_D)        0.032    15.192    PLAY/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 PLAY/COUNT_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/COUNT_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.890ns (22.585%)  route 3.051ns (77.415%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.309    PLAY/CLK
    SLICE_X6Y76          FDCE                                         r  PLAY/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.827 r  PLAY/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.906     6.732    PLAY/COUNT[8]
    SLICE_X6Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.856 r  PLAY/COUNT[31]_i_6/O
                         net (fo=1, routed)           0.527     7.383    PLAY/COUNT[31]_i_6_n_0
    SLICE_X6Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  PLAY/COUNT[31]_i_2/O
                         net (fo=32, routed)          1.618     9.125    PLAY/COUNT[31]_i_2_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I1_O)        0.124     9.249 r  PLAY/COUNT[21]_i_1/O
                         net (fo=1, routed)           0.000     9.249    PLAY/COUNT_0[21]
    SLICE_X9Y81          FDCE                                         r  PLAY/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.514    14.937    PLAY/CLK
    SLICE_X9Y81          FDCE                                         r  PLAY/COUNT_reg[21]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X9Y81          FDCE (Setup_fdce_C_D)        0.029    15.189    PLAY/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 PLAY/COUNT_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/COUNT_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.890ns (22.680%)  route 3.034ns (77.320%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.309    PLAY/CLK
    SLICE_X6Y76          FDCE                                         r  PLAY/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.827 r  PLAY/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.906     6.732    PLAY/COUNT[8]
    SLICE_X6Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.856 r  PLAY/COUNT[31]_i_6/O
                         net (fo=1, routed)           0.527     7.383    PLAY/COUNT[31]_i_6_n_0
    SLICE_X6Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  PLAY/COUNT[31]_i_2/O
                         net (fo=32, routed)          1.602     9.109    PLAY/COUNT[31]_i_2_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I1_O)        0.124     9.233 r  PLAY/COUNT[25]_i_1/O
                         net (fo=1, routed)           0.000     9.233    PLAY/COUNT_0[25]
    SLICE_X9Y81          FDCE                                         r  PLAY/COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.514    14.937    PLAY/CLK
    SLICE_X9Y81          FDCE                                         r  PLAY/COUNT_reg[25]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X9Y81          FDCE (Setup_fdce_C_D)        0.031    15.191    PLAY/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 PLAY/COUNT_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/COUNT_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.890ns (22.714%)  route 3.028ns (77.286%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.309    PLAY/CLK
    SLICE_X6Y76          FDCE                                         r  PLAY/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.827 r  PLAY/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.906     6.732    PLAY/COUNT[8]
    SLICE_X6Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.856 r  PLAY/COUNT[31]_i_6/O
                         net (fo=1, routed)           0.527     7.383    PLAY/COUNT[31]_i_6_n_0
    SLICE_X6Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  PLAY/COUNT[31]_i_2/O
                         net (fo=32, routed)          1.596     9.103    PLAY/COUNT[31]_i_2_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     9.227 r  PLAY/COUNT[23]_i_1/O
                         net (fo=1, routed)           0.000     9.227    PLAY/COUNT_0[23]
    SLICE_X8Y81          FDCE                                         r  PLAY/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.514    14.937    PLAY/CLK
    SLICE_X8Y81          FDCE                                         r  PLAY/COUNT_reg[23]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y81          FDCE (Setup_fdce_C_D)        0.077    15.237    PLAY/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 PLAY/COUNT_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/COUNT_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.890ns (22.755%)  route 3.021ns (77.245%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.309    PLAY/CLK
    SLICE_X6Y76          FDCE                                         r  PLAY/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.827 r  PLAY/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.906     6.732    PLAY/COUNT[8]
    SLICE_X6Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.856 r  PLAY/COUNT[31]_i_6/O
                         net (fo=1, routed)           0.527     7.383    PLAY/COUNT[31]_i_6_n_0
    SLICE_X6Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  PLAY/COUNT[31]_i_2/O
                         net (fo=32, routed)          1.589     9.096    PLAY/COUNT[31]_i_2_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     9.220 r  PLAY/COUNT[24]_i_1/O
                         net (fo=1, routed)           0.000     9.220    PLAY/COUNT_0[24]
    SLICE_X8Y81          FDCE                                         r  PLAY/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.514    14.937    PLAY/CLK
    SLICE_X8Y81          FDCE                                         r  PLAY/COUNT_reg[24]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y81          FDCE (Setup_fdce_C_D)        0.081    15.241    PLAY/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/ACTUALIZARE_TIMER/count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.580ns (15.844%)  route 3.081ns (84.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.718     5.321    CLK_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  COUNTER_reg[0]/Q
                         net (fo=8, routed)           1.166     6.943    PLAY/ACTUALIZARE_TIMER/count_reg[31]_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.124     7.067 r  PLAY/ACTUALIZARE_TIMER/count[31]_i_1/O
                         net (fo=51, routed)          1.915     8.981    PLAY/ACTUALIZARE_TIMER/ENABLE_START10_out
    SLICE_X0Y75          FDPE                                         r  PLAY/ACTUALIZARE_TIMER/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.588    15.011    PLAY/ACTUALIZARE_TIMER/CLK
    SLICE_X0Y75          FDPE                                         r  PLAY/ACTUALIZARE_TIMER/count_reg[0]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y75          FDPE (Setup_fdpe_C_CE)      -0.205    15.045    PLAY/ACTUALIZARE_TIMER/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/ACTUALIZARE_TIMER/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.580ns (15.844%)  route 3.081ns (84.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.718     5.321    CLK_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  COUNTER_reg[0]/Q
                         net (fo=8, routed)           1.166     6.943    PLAY/ACTUALIZARE_TIMER/count_reg[31]_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.124     7.067 r  PLAY/ACTUALIZARE_TIMER/count[31]_i_1/O
                         net (fo=51, routed)          1.915     8.981    PLAY/ACTUALIZARE_TIMER/ENABLE_START10_out
    SLICE_X0Y75          FDCE                                         r  PLAY/ACTUALIZARE_TIMER/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.588    15.011    PLAY/ACTUALIZARE_TIMER/CLK
    SLICE_X0Y75          FDCE                                         r  PLAY/ACTUALIZARE_TIMER/count_reg[1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y75          FDCE (Setup_fdce_C_CE)      -0.205    15.045    PLAY/ACTUALIZARE_TIMER/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/ACTUALIZARE_TIMER/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.580ns (15.844%)  route 3.081ns (84.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.718     5.321    CLK_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  COUNTER_reg[0]/Q
                         net (fo=8, routed)           1.166     6.943    PLAY/ACTUALIZARE_TIMER/count_reg[31]_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.124     7.067 r  PLAY/ACTUALIZARE_TIMER/count[31]_i_1/O
                         net (fo=51, routed)          1.915     8.981    PLAY/ACTUALIZARE_TIMER/ENABLE_START10_out
    SLICE_X0Y75          FDCE                                         r  PLAY/ACTUALIZARE_TIMER/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.588    15.011    PLAY/ACTUALIZARE_TIMER/CLK
    SLICE_X0Y75          FDCE                                         r  PLAY/ACTUALIZARE_TIMER/count_reg[4]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y75          FDCE (Setup_fdce_C_CE)      -0.205    15.045    PLAY/ACTUALIZARE_TIMER/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  6.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 start_counting/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_counting/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.599     1.518    start_counting/CLK
    SLICE_X5Y85          FDRE                                         r  start_counting/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  start_counting/count_reg[1]/Q
                         net (fo=6, routed)           0.170     1.830    start_counting/count_reg__0[1]
    SLICE_X5Y85          LUT5 (Prop_lut5_I2_O)        0.043     1.873 r  start_counting/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.873    start_counting/count[4]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  start_counting/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.869     2.034    start_counting/CLK
    SLICE_X5Y85          FDRE                                         r  start_counting/count_reg[4]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.107     1.625    start_counting/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 start_counting/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_counting/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.599     1.518    start_counting/CLK
    SLICE_X5Y85          FDRE                                         r  start_counting/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  start_counting/count_reg[4]/Q
                         net (fo=3, routed)           0.115     1.761    start_counting/count_reg__0[4]
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.098     1.859 r  start_counting/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.859    start_counting/plusOp[5]
    SLICE_X5Y85          FDRE                                         r  start_counting/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.869     2.034    start_counting/CLK
    SLICE_X5Y85          FDRE                                         r  start_counting/count_reg[5]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.092     1.610    start_counting/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PLAY/DISPLAY/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/DISPLAY/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.595     1.514    PLAY/DISPLAY/CLK
    SLICE_X3Y79          FDRE                                         r  PLAY/DISPLAY/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  PLAY/DISPLAY/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.764    PLAY/DISPLAY/count_reg_n_0_[3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  PLAY/DISPLAY/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    PLAY/DISPLAY/count_reg[0]_i_1_n_4
    SLICE_X3Y79          FDRE                                         r  PLAY/DISPLAY/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.866     2.031    PLAY/DISPLAY/CLK
    SLICE_X3Y79          FDRE                                         r  PLAY/DISPLAY/count_reg[3]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    PLAY/DISPLAY/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PLAY/DISPLAY/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/DISPLAY/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.515    PLAY/DISPLAY/CLK
    SLICE_X3Y80          FDRE                                         r  PLAY/DISPLAY/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  PLAY/DISPLAY/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.765    PLAY/DISPLAY/count_reg_n_0_[7]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  PLAY/DISPLAY/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    PLAY/DISPLAY/count_reg[4]_i_1_n_4
    SLICE_X3Y80          FDRE                                         r  PLAY/DISPLAY/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.867     2.032    PLAY/DISPLAY/CLK
    SLICE_X3Y80          FDRE                                         r  PLAY/DISPLAY/count_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    PLAY/DISPLAY/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PLAY/DISPLAY/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/DISPLAY/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.597     1.516    PLAY/DISPLAY/CLK
    SLICE_X3Y81          FDRE                                         r  PLAY/DISPLAY/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  PLAY/DISPLAY/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.766    PLAY/DISPLAY/count_reg_n_0_[11]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  PLAY/DISPLAY/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    PLAY/DISPLAY/count_reg[8]_i_1_n_4
    SLICE_X3Y81          FDRE                                         r  PLAY/DISPLAY/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.868     2.033    PLAY/DISPLAY/CLK
    SLICE_X3Y81          FDRE                                         r  PLAY/DISPLAY/count_reg[11]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    PLAY/DISPLAY/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 PLAY/DISPLAY/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/DISPLAY/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.598     1.517    PLAY/DISPLAY/CLK
    SLICE_X3Y82          FDRE                                         r  PLAY/DISPLAY/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  PLAY/DISPLAY/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.764    PLAY/DISPLAY/count_reg_n_0_[12]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  PLAY/DISPLAY/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    PLAY/DISPLAY/count_reg[12]_i_1_n_7
    SLICE_X3Y82          FDRE                                         r  PLAY/DISPLAY/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.869     2.034    PLAY/DISPLAY/CLK
    SLICE_X3Y82          FDRE                                         r  PLAY/DISPLAY/count_reg[12]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    PLAY/DISPLAY/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 PLAY/DISPLAY/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/DISPLAY/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.515    PLAY/DISPLAY/CLK
    SLICE_X3Y80          FDRE                                         r  PLAY/DISPLAY/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  PLAY/DISPLAY/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.762    PLAY/DISPLAY/count_reg_n_0_[4]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  PLAY/DISPLAY/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    PLAY/DISPLAY/count_reg[4]_i_1_n_7
    SLICE_X3Y80          FDRE                                         r  PLAY/DISPLAY/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.867     2.032    PLAY/DISPLAY/CLK
    SLICE_X3Y80          FDRE                                         r  PLAY/DISPLAY/count_reg[4]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    PLAY/DISPLAY/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 PLAY/DISPLAY/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/DISPLAY/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.597     1.516    PLAY/DISPLAY/CLK
    SLICE_X3Y81          FDRE                                         r  PLAY/DISPLAY/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  PLAY/DISPLAY/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.763    PLAY/DISPLAY/count_reg_n_0_[8]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  PLAY/DISPLAY/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    PLAY/DISPLAY/count_reg[8]_i_1_n_7
    SLICE_X3Y81          FDRE                                         r  PLAY/DISPLAY/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.868     2.033    PLAY/DISPLAY/CLK
    SLICE_X3Y81          FDRE                                         r  PLAY/DISPLAY/count_reg[8]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    PLAY/DISPLAY/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 PLAY/DISPLAY/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/DISPLAY/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.515    PLAY/DISPLAY/CLK
    SLICE_X3Y80          FDRE                                         r  PLAY/DISPLAY/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  PLAY/DISPLAY/count_reg[6]/Q
                         net (fo=1, routed)           0.109     1.766    PLAY/DISPLAY/count_reg_n_0_[6]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  PLAY/DISPLAY/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    PLAY/DISPLAY/count_reg[4]_i_1_n_5
    SLICE_X3Y80          FDRE                                         r  PLAY/DISPLAY/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.867     2.032    PLAY/DISPLAY/CLK
    SLICE_X3Y80          FDRE                                         r  PLAY/DISPLAY/count_reg[6]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    PLAY/DISPLAY/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 PLAY/DISPLAY/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLAY/DISPLAY/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.597     1.516    PLAY/DISPLAY/CLK
    SLICE_X3Y81          FDRE                                         r  PLAY/DISPLAY/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  PLAY/DISPLAY/count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.767    PLAY/DISPLAY/count_reg_n_0_[10]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  PLAY/DISPLAY/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    PLAY/DISPLAY/count_reg[8]_i_1_n_5
    SLICE_X3Y81          FDRE                                         r  PLAY/DISPLAY/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.868     2.033    PLAY/DISPLAY/CLK
    SLICE_X3Y81          FDRE                                         r  PLAY/DISPLAY/count_reg[10]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    PLAY/DISPLAY/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     COUNTER_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     PLAY/ACTUALIZARE_TIMER/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     PLAY/ACTUALIZARE_TIMER/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y77     PLAY/ACTUALIZARE_TIMER/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y77     PLAY/ACTUALIZARE_TIMER/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     PLAY/ACTUALIZARE_TIMER/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     PLAY/ACTUALIZARE_TIMER/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     PLAY/ACTUALIZARE_TIMER/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     PLAY/ACTUALIZARE_TIMER/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     PLAY/COUNT_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     PLAY/COUNT_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     PLAY/COUNT_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     PLAY/COUNT_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     PLAY/COUNT_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     PLAY/COUNT_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     PLAY/ACTUALIZARE_TIMER/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     PLAY/ACTUALIZARE_TIMER/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     PLAY/ACTUALIZARE_TIMER/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     PLAY/ACTUALIZARE_TIMER/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     COUNTER_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     COUNTER_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     PLAY/ACTUALIZARE_TIMER/count_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     PLAY/ACTUALIZARE_TIMER/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     PLAY/ACTUALIZARE_TIMER/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     PLAY/ACTUALIZARE_TIMER/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     PLAY/ACTUALIZARE_TIMER/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     PLAY/ACTUALIZARE_TIMER/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     PLAY/ACTUALIZARE_TIMER/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     PLAY/ACTUALIZARE_TIMER/count_reg[14]/C



