Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:40 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/dut_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.309ns (25.290%)  route 3.867ns (74.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.149    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_16
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 -2.484    

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.309ns (25.290%)  route 3.867ns (74.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.149    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_16
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 -2.484    

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.309ns (25.290%)  route 3.867ns (74.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.149    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_16
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 -2.484    

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.309ns (25.290%)  route 3.867ns (74.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.149    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_16
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 -2.484    

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.309ns (25.290%)  route 3.867ns (74.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.149    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_16
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 -2.484    

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[0]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[0]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[10]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[10]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[11]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[11]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[12]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[12]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[13]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    




