/* { dg-do compile } */
/* { dg-options "-march=rv64gcv_zvl4096b --param riscv-autovec-preference=scalable -mabi=lp64d -O3" } */

#include "def.h"

DEF_RET1_ARG0 (v1sf)
DEF_RET1_ARG0 (v2sf)
DEF_RET1_ARG0 (v4sf)
DEF_RET1_ARG0 (v8sf)
DEF_RET1_ARG0 (v16sf)
DEF_RET1_ARG0 (v32sf)
DEF_RET1_ARG0 (v64sf)
DEF_RET1_ARG0 (v128sf)
DEF_RET1_ARG0 (v256sf)
DEF_RET1_ARG0 (v512sf)
DEF_RET1_ARG0 (v1024sf)

DEF_RET1_ARG1 (v1sf)
DEF_RET1_ARG1 (v2sf)
DEF_RET1_ARG1 (v4sf)
DEF_RET1_ARG1 (v8sf)
DEF_RET1_ARG1 (v16sf)
DEF_RET1_ARG1 (v32sf)
DEF_RET1_ARG1 (v64sf)
DEF_RET1_ARG1 (v128sf)
DEF_RET1_ARG1 (v256sf)
DEF_RET1_ARG1 (v512sf)
DEF_RET1_ARG1 (v1024sf)

DEF_RET1_ARG2 (v1sf)
DEF_RET1_ARG2 (v2sf)
DEF_RET1_ARG2 (v4sf)
DEF_RET1_ARG2 (v8sf)
DEF_RET1_ARG2 (v16sf)
DEF_RET1_ARG2 (v32sf)
DEF_RET1_ARG2 (v64sf)
DEF_RET1_ARG2 (v128sf)
DEF_RET1_ARG2 (v256sf)
DEF_RET1_ARG2 (v512sf)
DEF_RET1_ARG2 (v1024sf)

DEF_RET1_ARG3 (v1sf)
DEF_RET1_ARG3 (v2sf)
DEF_RET1_ARG3 (v4sf)
DEF_RET1_ARG3 (v8sf)
DEF_RET1_ARG3 (v16sf)
DEF_RET1_ARG3 (v32sf)
DEF_RET1_ARG3 (v64sf)
DEF_RET1_ARG3 (v128sf)
DEF_RET1_ARG3 (v256sf)
DEF_RET1_ARG3 (v512sf)
DEF_RET1_ARG3 (v1024sf)

DEF_RET1_ARG4 (v1sf)
DEF_RET1_ARG4 (v2sf)
DEF_RET1_ARG4 (v4sf)
DEF_RET1_ARG4 (v8sf)
DEF_RET1_ARG4 (v16sf)
DEF_RET1_ARG4 (v32sf)
DEF_RET1_ARG4 (v64sf)
DEF_RET1_ARG4 (v128sf)
DEF_RET1_ARG4 (v256sf)
DEF_RET1_ARG4 (v512sf)
DEF_RET1_ARG4 (v1024sf)

DEF_RET1_ARG5 (v1sf)
DEF_RET1_ARG5 (v2sf)
DEF_RET1_ARG5 (v4sf)
DEF_RET1_ARG5 (v8sf)
DEF_RET1_ARG5 (v16sf)
DEF_RET1_ARG5 (v32sf)
DEF_RET1_ARG5 (v64sf)
DEF_RET1_ARG5 (v128sf)
DEF_RET1_ARG5 (v256sf)
DEF_RET1_ARG5 (v512sf)
DEF_RET1_ARG5 (v1024sf)

DEF_RET1_ARG6 (v1sf)
DEF_RET1_ARG6 (v2sf)
DEF_RET1_ARG6 (v4sf)
DEF_RET1_ARG6 (v8sf)
DEF_RET1_ARG6 (v16sf)
DEF_RET1_ARG6 (v32sf)
DEF_RET1_ARG6 (v64sf)
DEF_RET1_ARG6 (v128sf)
DEF_RET1_ARG6 (v256sf)
DEF_RET1_ARG6 (v512sf)
DEF_RET1_ARG6 (v1024sf)

DEF_RET1_ARG7 (v1sf)
DEF_RET1_ARG7 (v2sf)
DEF_RET1_ARG7 (v4sf)
DEF_RET1_ARG7 (v8sf)
DEF_RET1_ARG7 (v16sf)
DEF_RET1_ARG7 (v32sf)
DEF_RET1_ARG7 (v64sf)
DEF_RET1_ARG7 (v128sf)
DEF_RET1_ARG7 (v256sf)
DEF_RET1_ARG7 (v512sf)
DEF_RET1_ARG7 (v1024sf)

DEF_RET1_ARG8 (v1sf)
DEF_RET1_ARG8 (v2sf)
DEF_RET1_ARG8 (v4sf)
DEF_RET1_ARG8 (v8sf)
DEF_RET1_ARG8 (v16sf)
DEF_RET1_ARG8 (v32sf)
DEF_RET1_ARG8 (v64sf)
DEF_RET1_ARG8 (v128sf)
DEF_RET1_ARG8 (v256sf)
DEF_RET1_ARG8 (v512sf)
DEF_RET1_ARG8 (v1024sf)

DEF_RET1_ARG9 (v1sf)
DEF_RET1_ARG9 (v2sf)
DEF_RET1_ARG9 (v4sf)
DEF_RET1_ARG9 (v8sf)
DEF_RET1_ARG9 (v16sf)
DEF_RET1_ARG9 (v32sf)
DEF_RET1_ARG9 (v64sf)
DEF_RET1_ARG9 (v128sf)
DEF_RET1_ARG9 (v256sf)
DEF_RET1_ARG9 (v512sf)
DEF_RET1_ARG9 (v1024sf)

/* { dg-final { scan-assembler-times {li\s+a[0-1],\s*0} 7 } } */
/* { dg-final { scan-assembler-times {lw\s+a[0-1],\s*[0-9]+\(sp\)} 8 } } */
/* { dg-final { scan-assembler-times {sw\s+a[0-7],\s*[0-9]+\(sp\)} 43 } } */
/* { dg-final { scan-assembler-times {sd\s+a[0-7],\s*[0-9]+\(sp\)} 103 } } */
