#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Nov 19 09:37:30 2018
# Process ID: 2508
# Log file: C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/vivado.log
# Journal file: C:/Users/IT/Desktop/c21/jizu/danzhouqicpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 693.684 ; gain = 123.090
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sim_1/new/cup_sim.v w ]
add_files -fileset sim_1 C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sim_1/new/cup_sim.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'singleStyleCPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj singleStyleCPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/signzeroextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signzeroextend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
ERROR: [VRFC 10-1235] port rd is already defined [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ROM.v:29]
ERROR: [VRFC 10-1040] module ROM ignored due to previous errors [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ROM.v:24]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'singleStyleCPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj singleStyleCPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/signzeroextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signzeroextend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
ERROR: [VRFC 10-1235] port rd is already defined [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ROM.v:29]
ERROR: [VRFC 10-1040] module ROM ignored due to previous errors [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ROM.v:24]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'singleStyleCPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj singleStyleCPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/signzeroextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signzeroextend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/choose_regdata.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose_regdata
ERROR: [VRFC 10-1280] procedural assignment to a non-register DB is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/choose_regdata.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DB is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/choose_regdata.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DB is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/choose_regdata.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DB is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/choose_regdata.v:33]
ERROR: [VRFC 10-1040] module choose_regdata ignored due to previous errors [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/choose_regdata.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
update_compile_order -fileset sources_1
remove_files C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/choose_A.v
remove_files C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/choose_B.v
update_compile_order -fileset sources_1
remove_files C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/choose_regdata.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'singleStyleCPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj singleStyleCPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/signzeroextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signzeroextend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
ERROR: [VRFC 10-91] rs is not declared [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:23]
ERROR: [VRFC 10-1241] port ReadReg1 is not defined [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:28]
ERROR: [VRFC 10-91] rd is not declared [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:35]
ERROR: [VRFC 10-91] rs is not declared [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:43]
ERROR: [VRFC 10-91] rt is not declared [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:44]
ERROR: [VRFC 10-1040] module RegFile ignored due to previous errors [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
remove_files -fileset sim_1 C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sim_1/new/cup_sim.v
remove_files C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/singleStyleCPU.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/singleStyleCPU.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
remove_files C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/singleStyleCPU.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/singleStyleCPU.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sim_1/new/cup_sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cup_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cup_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/signzeroextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signzeroextend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
ERROR: [VRFC 10-91] rs is not declared [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:23]
ERROR: [VRFC 10-1241] port ReadReg1 is not defined [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:28]
ERROR: [VRFC 10-91] rd is not declared [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:35]
ERROR: [VRFC 10-91] rs is not declared [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:43]
ERROR: [VRFC 10-91] rt is not declared [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:44]
ERROR: [VRFC 10-1040] module RegFile ignored due to previous errors [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'singleStyleCPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj singleStyleCPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/signzeroextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signzeroextend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
ERROR: [VRFC 10-91] rs is not declared [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:23]
ERROR: [VRFC 10-1241] port ReadReg1 is not defined [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:28]
ERROR: [VRFC 10-91] rd is not declared [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:35]
ERROR: [VRFC 10-91] rs is not declared [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:43]
ERROR: [VRFC 10-91] rt is not declared [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:44]
ERROR: [VRFC 10-1040] module RegFile ignored due to previous errors [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'singleStyleCPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj singleStyleCPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/signzeroextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signzeroextend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/singleStyleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleStyleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b884e9f66f114c0b9c9fec2adf78fe4d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleStyleCPU_behav xil_defaultlib.singleStyleCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
ERROR: [VRFC 10-1047] module instantiation should have an instance name [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/singleStyleCPU.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'singleStyleCPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj singleStyleCPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/signzeroextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signzeroextend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/singleStyleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleStyleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b884e9f66f114c0b9c9fec2adf78fe4d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleStyleCPU_behav xil_defaultlib.singleStyleCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 11 for port im [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/singleStyleCPU.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.signzeroextend
Compiling module xil_defaultlib.singleStyleCPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot singleStyleCPU_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/xsim.dir/singleStyleCPU_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 36631333 -regid "210766071_0_0_148" -xml C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/xsim.dir/si..."
    (file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/xsim.dir/singleStyleCPU_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 19 13:26:04 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 787.609 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "singleStyleCPU_behav -key {Behavioral:sim_1:Functional:singleStyleCPU} -tclbatch {singleStyleCPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source singleStyleCPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'singleStyleCPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 796.871 ; gain = 9.262
remove_files -fileset sim_1 C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sim_1/new/cup_sim.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sim_1/new/cpu_sim.v w ]
add_files -fileset sim_1 C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sim_1/new/cpu_sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/singleStyleCPU_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleCircleCPUTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleCircleCPUTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/signzeroextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signzeroextend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/singleStyleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleStyleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCircleCPUTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b884e9f66f114c0b9c9fec2adf78fe4d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 11 for port im [C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.srcs/sources_1/new/singleStyleCPU.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.signzeroextend
Compiling module xil_defaultlib.singleStyleCPU
Compiling module xil_defaultlib.SingleCircleCPUTest
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleCircleCPUTest_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/xsim.dir/SingleCircleCPUTest_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1269694311 -regid "210766071_0_0_148" -xml C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/xsim.dir/..."
    (file "C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav/xsim.dir/SingleCircleCPUTest_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 19 13:33:33 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 804.668 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/IT/Desktop/c21/jizu/danzhouqicpu/danzhouqicpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCircleCPUTest_behav -key {Behavioral:sim_1:Functional:SingleCircleCPUTest} -tclbatch {SingleCircleCPUTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleCircleCPUTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCircleCPUTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 806.203 ; gain = 1.535
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 814.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 814.328 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 19 13:35:07 2018...
