# Hi there, I'm Vo Hoang Nguyen ğŸ‘‹
### ğŸš€ Aspiring RTL Design / DFT Engineer | Computer Engineering Student at HCMUT

I am passionate about **Digital Logic Design**, **Computer Architecture**, and **Embedded Systems**. My goal is to build efficient hardware solutions, from designing RISC-V processors to implementing secure TRNG on FPGAs.

- ğŸ“ **Education:** 3rd-year Student at Ho Chi Minh City University of Technology (VNU-HCM).
- ğŸ”­ **Iâ€™m currently working on:** Advanced Verification methods using **Python (cocotb)**.
- ğŸŒ± **Iâ€™m currently learning:** SystemVerilog assertions and UVM basics.
- ğŸ’¬ **Ask me about:** Verilog, FPGA (Artix-7), RISC-V Pipeline, and Microcontrollers.

---

### ğŸ› ï¸ Languages & Tools

<!-- HÃ ng 1: Languages -->
![Verilog](https://img.shields.io/badge/-Verilog-000?&logo=verilog)
![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-000?&logo=systemverilog)
![C](https://img.shields.io/badge/c-%2300599C.svg?style=flat&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/c++-%2300599C.svg?style=flat&logo=c%2B%2B&logoColor=white)
![Python](https://img.shields.io/badge/python-3670A0?style=flat&logo=python&logoColor=ffdd54)
![Assembly](https://img.shields.io/badge/-Assembly-red)

<!-- HÃ ng 2: Tools & Hardware -->
![Vivado](https://img.shields.io/badge/-Vivado-green)
![FPGA](https://img.shields.io/badge/-Xilinx%20FPGA-blue)
![STM32](https://img.shields.io/badge/-STM32-blue)
![Linux](https://img.shields.io/badge/Linux-FCC624?style=flat&logo=linux&logoColor=black)
![Git](https://img.shields.io/badge/git-%23F05033.svg?style=flat&logo=git&logoColor=white)

---

### ğŸ“Œ Key Projects

| Project | Tech Stack | Description |
| :--- | :--- | :--- |
| **[32-bit RISC-V Processor](Link_To_Your_Repo)** | `Verilog` `Vivado` `Python (cocotb)` | A 5-stage pipelined processor (RV32I) handling Data/Control Hazards. Verified using constrained-random tests in Python. |
| **[TRNG on FPGA](Link_To_Your_Repo)** | `Verilog` `Artix-7` `Vitis` | **IEEE AsianHOST Reproduction:** Jitter-Sampling TRNG using Ring Generators. Optimized resource utilization (<6%). |
| **[CNN Accelerator](Link_To_Your_Repo)** | `MIPS Assembly` `MARS` | Implementation of Convolutional Neural Network layers (Conv, Pool, FC) purely in Assembly language. |
| **[Simple OS Kernel](Link_To_Your_Repo)** | `C` `Linux` | Simulation of Process Scheduling (Round Robin) and Synchronization mechanisms. |

---

### ğŸ“ˆ GitHub Stats

<p align="left">
<img src="https://github-readme-stats.vercel.app/api?username=nguyenchuyenhoa14-hub&show_icons=true&theme=radical&hide_border=true" alt="stats" height="150"/>
<img src="https://github-readme-stats.vercel.app/api/top-langs/?username=nguyenchuyenhoa14-hub&layout=compact&theme=radical&hide_border=true" alt="languages" height="150"/>
</p>

---

### ğŸ“« Connect with me
[<img src="https://img.shields.io/badge/gmail-%23D14836.svg?&style=for-the-badge&logo=gmail&logoColor=white" />](mailto:nguyen.vohoang@hcmut.edu.vn)
