name: PWR
description: PWR address block description
groupName: PWR
baseAddress: 1073770496
registers:
- name: PWR_CR1
  displayName: PWR_CR1
  description: PWR control register 1
  addressOffset: 0
  size: 32
  resetValue: 520
  resetMask: 4294967295
  fields:
  - name: LPMS
    description: "Low-power mode selection\nThese bits select the low-power mode entered
      when CPU enters deepsleep mode.\n1XX: Shutdown mode"
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Stop mode
      value: 0
    - name: B_0x3
      description: Standby mode
      value: 3
  - name: FPD_STOP
    description: "Flash memory powered down during Stop mode\nThis bit determines
      whether the Flash memory is put in power-down mode or remains in idle mode when
      the device enters Stop mode."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Flash memory idle
      value: 0
    - name: B_0x1
      description: Flash memory powered down
      value: 1
  - name: FPD_SLP
    description: "Flash memory powered down during Sleep mode\nThis bit determines
      whether the Flash memory is put in power-down mode or remains in idle mode when
      the device enters Sleep mode."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Flash memory idle
      value: 0
    - name: B_0x1
      description: Flash memory powered down
      value: 1
- name: PWR_CR3
  displayName: PWR_CR3
  description: PWR control register 3
  addressOffset: 8
  size: 32
  resetValue: 32768
  resetMask: 4294967295
  fields:
  - name: EWUP1
    description: "Enable WKUP1 wakeup pin\nWhen this bit is set, the WKUP1 external
      wakeup pin is enabled and triggers a wakeup event when a rising or a falling
      edge occurs. The active edge is configured via the WP1 bit of the PWR_CR4 register."
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: EWUP2
    description: "Enable WKUP2 wakeup pin\nWhen this bit is set, the WKUP2 external
      wakeup pin is enabled and triggers a wakeup event when a rising or a falling
      edge occurs. The active edge is configured via the WP2 bit of the PWR_CR4 register."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: EWUP3
    description: "Enable WKUP3 wakeup pin\nWhen this bit is set, the WKUP3 external
      wakeup pin is enabled and triggers a wakeup event when a rising or a falling
      edge occurs. The active edge is configured via the WP3 bit of the PWR_CR4 register."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: EWUP4
    description: "Enable WKUP4 wakeup pin\nWhen this bit is set, the WKUP4 external
      wakeup pin is enabled and triggers a wakeup event when a rising or a falling
      edge occurs. The active edge is configured via the WP4 bit in the PWR_CR4 register."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: EWUP6
    description: "Enable WKUP6 wakeup pin\nWhen this bit is set, the WKUP6 external
      wakeup pin is enabled and triggers a wakeup event when a rising or a falling
      edge occurs. The active edge is configured through WP6 bit in the PWR_CR4 register."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: APC
    description: "Apply pull-up and pull-down configuration\nThis bit determines whether
      the I/O pull-up and pull-down configurations defined in the PWR_PUCRx and PWR_PDCRx
      registers are applied."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Not applied
      value: 0
    - name: B_0x1
      description: Applied
      value: 1
  - name: EIWUL
    description: "Enable internal wakeup line\nWhen set, a rising edge on the internal
      wakeup line triggers a wakeup event."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
- name: PWR_CR4
  displayName: PWR_CR4
  description: PWR control register 4
  addressOffset: 12
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: WP1
    description: "WKUP1 wakeup pin polarity\nWKUP1 external wakeup signal polarity
      (level or edge) to generate wakeup condition:"
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High level or rising edge
      value: 0
    - name: B_0x1
      description: Low level or falling edge
      value: 1
  - name: WP2
    description: "WKUP2 wakeup pin polarity\nWKUP2 external wakeup signal polarity
      (level or edge) to generate wakeup condition:"
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High level or rising edge
      value: 0
    - name: B_0x1
      description: Low level or falling edge
      value: 1
  - name: WP3
    description: "WKUP3 wakeup pin polarity\nWKUP3 external wakeup signal polarity
      (level or edge) to generate wakeup condition:"
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High level or rising edge
      value: 0
    - name: B_0x1
      description: Low level or falling edge
      value: 1
  - name: WP4
    description: "WKUP4 wakeup pin polarity\nWKUP4 external wakeup signal polarity
      (level or edge) to generate wakeup condition:"
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High level or rising edge
      value: 0
    - name: B_0x1
      description: Low level or falling edge
      value: 1
  - name: WP6
    description: "WKUP6 wakeup pin polarity\nWKUP6 external wakeup signal polarity
      (level or edge) to generate wakeup condition:"
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High level or rising edge
      value: 0
    - name: B_0x1
      description: Low level or falling edge
      value: 1
- name: PWR_SR1
  displayName: PWR_SR1
  description: PWR status register 1
  addressOffset: 16
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: WUF1
    description: "Wakeup flag 1\nThis bit is set when a wakeup condition is detected
      on WKUP1 wakeup pin. It is cleared by setting the CWUF1 bit of the PWR_SCR register."
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: WUF2
    description: "Wakeup flag 2\nThis bit is set when a wakeup condition is detected
      on WKUP2 wakeup pin. It is cleared by setting the CWUF2 bit of the PWR_SCR register."
    bitOffset: 1
    bitWidth: 1
    access: read-only
  - name: WUF3
    description: "Wakeup flag 3\nThis bit is set when a wakeup condition is detected
      on WKUP3 wakeup pin. It is cleared by setting the CWUF3 bit of the PWR_SCR register."
    bitOffset: 2
    bitWidth: 1
    access: read-only
  - name: WUF4
    description: "Wakeup flag 4\nThis bit is set when a wakeup condition is detected
      on WKUP4 wakeup pin. It is cleared by setting the CWUF4 bit of the PWR_SCR register."
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: WUF6
    description: "Wakeup flag 6\nThis bit is set when a wakeup condition is detected
      on WKUP6 wakeup pin. It is cleared by setting the CWUF6 bit of the PWR_SCR register."
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: SBF
    description: "Standby/Shutdown flag\nThis bit is set by hardware when the device
      enters Standby or Shutdown mode and is cleared by setting the CSBF bit in the
      PWR_SCR register, or by a power-on reset. It is not cleared by the system reset."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: The device did not enter Standby or Shutdown mode
      value: 0
    - name: B_0x1
      description: The device entered Standby or Shutdown mode
      value: 1
  - name: WUFI
    description: "Wakeup flag internal\nThis bit is set when a wakeup condition is
      detected on the internal wakeup line. It is cleared when all internal wakeup
      sources are cleared."
    bitOffset: 15
    bitWidth: 1
    access: read-only
- name: PWR_SR2
  displayName: PWR_SR2
  description: PWR status register 2
  addressOffset: 20
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: FLASH_RDY
    description: "Flash ready flag\nThis bit is set by hardware to indicate when the
      Flash memory is ready to be accessed after wakeup from power-down. To place
      the Flash memory in power-down, set either FPD_SLP or FPD_STP bit.\nNote: If
      the system boots from SRAM, the user application must wait till FLASH_RDY bit
      is set, prior to jumping to Flash memory."
    bitOffset: 7
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Flash memory in power-down
      value: 0
    - name: B_0x1
      description: Flash memory ready to be accessed
      value: 1
- name: PWR_SCR
  displayName: PWR_SCR
  description: PWR status clear register
  addressOffset: 24
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CWUF1
    description: "Clear wakeup flag 1\nSetting this bit clears the WUF1 flag in the
      PWR_SR1 register."
    bitOffset: 0
    bitWidth: 1
    access: write-only
  - name: CWUF2
    description: "Clear wakeup flag 2\nSetting this bit clears the WUF2 flag in the
      PWR_SR1 register."
    bitOffset: 1
    bitWidth: 1
    access: write-only
  - name: CWUF3
    description: "Clear wakeup flag 3\nSetting this bit clears the WUF3 flag in the
      PWR_SR1 register."
    bitOffset: 2
    bitWidth: 1
    access: write-only
  - name: CWUF4
    description: "Clear wakeup flag 4\nSetting this bit clears the WUF4 flag in the
      PWR_SR1 register."
    bitOffset: 3
    bitWidth: 1
    access: write-only
  - name: CWUF6
    description: "Clear wakeup flag 6\nSetting this bit clears the WUF6 flag in the
      PWR_SR1 register."
    bitOffset: 5
    bitWidth: 1
    access: write-only
  - name: CSBF
    description: "Clear standby flag\nSetting this bit clears the SBF flag in the
      PWR_SR1 register."
    bitOffset: 8
    bitWidth: 1
    access: write-only
- name: PWR_PUCRA
  displayName: PWR_PUCRA
  description: PWR Port A pull-up control register
  addressOffset: 32
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PU0
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: PU1
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: PU2
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: PU3
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: PU4
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: PU5
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PU6
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 6
    bitWidth: 1
    access: read-write
  - name: PU7
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 7
    bitWidth: 1
    access: read-write
  - name: PU8
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: PU9
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 9
    bitWidth: 1
    access: read-write
  - name: PU10
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 10
    bitWidth: 1
    access: read-write
  - name: PU11
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 11
    bitWidth: 1
    access: read-write
  - name: PU12
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: PU13
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: PU14
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: PU15
    description: "Port A pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PA[i] I/O."
    bitOffset: 15
    bitWidth: 1
    access: read-write
- name: PWR_PDCRA
  displayName: PWR_PDCRA
  description: PWR Port A pull-down control register
  addressOffset: 36
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PD0
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: PD1
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: PD2
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: PD3
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: PD4
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: PD5
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PD6
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 6
    bitWidth: 1
    access: read-write
  - name: PD7
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 7
    bitWidth: 1
    access: read-write
  - name: PD8
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: PD9
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 9
    bitWidth: 1
    access: read-write
  - name: PD10
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 10
    bitWidth: 1
    access: read-write
  - name: PD11
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 11
    bitWidth: 1
    access: read-write
  - name: PD12
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: PD13
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: PD14
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: PD15
    description: "Port A pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i]
      I/O."
    bitOffset: 15
    bitWidth: 1
    access: read-write
- name: PWR_PUCRB
  displayName: PWR_PUCRB
  description: PWR Port B pull-up control register
  addressOffset: 40
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PU6
    description: "Port B pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available"
    bitOffset: 6
    bitWidth: 1
    access: read-write
  - name: PU7
    description: "Port B pull-up bit i (i = 15 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available"
    bitOffset: 7
    bitWidth: 1
    access: read-write
- name: PWR_PDCRB
  displayName: PWR_PDCRB
  description: PWR Port B pull-down control register
  addressOffset: 44
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PD6
    description: "Port B pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i]
      I/O.\nOn STM32C011xx, only PD7 and PD6 are available"
    bitOffset: 6
    bitWidth: 1
    access: read-write
  - name: PD7
    description: "Port B pull-down bit i (i = 15 to 0)\nSetting PDi bit while the
      APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i]
      I/O.\nOn STM32C011xx, only PD7 and PD6 are available"
    bitOffset: 7
    bitWidth: 1
    access: read-write
- name: PWR_PUCRC
  displayName: PWR_PUCRC
  description: PWR Port C pull-up control register
  addressOffset: 48
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PU14
    description: "Port C pull-up bit i (i = 15 to 13, 7 to 6)\nSetting PUi bit while
      the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is
      set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15
      and PU14 are available"
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: PU15
    description: "Port C pull-up bit i (i = 15 to 13, 7 to 6)\nSetting PUi bit while
      the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is
      set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15
      and PU14 are available"
    bitOffset: 15
    bitWidth: 1
    access: read-write
- name: PWR_PDCRC
  displayName: PWR_PDCRC
  description: PWR Port C pull-down control register
  addressOffset: 52
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PD14
    description: "Port C pull-down bit i (i = 15, 14, 13, 7, 6)\nSetting PDi bit while
      the APC bit of the PWR_CR3 register is set activates a pull-down device on the
      PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available."
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: PD15
    description: "Port C pull-down bit i (i = 15, 14, 13, 7, 6)\nSetting PDi bit while
      the APC bit of the PWR_CR3 register is set activates a pull-down device on the
      PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available."
    bitOffset: 15
    bitWidth: 1
    access: read-write
- name: PWR_PUCRD
  displayName: PWR_PUCRD
  description: PWR Port D pull-up control register
  addressOffset: 56
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PU0
    description: "Port D pull-up bit i (i = 3 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PD[i] I/O."
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: PU1
    description: "Port D pull-up bit i (i = 3 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PD[i] I/O."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: PU2
    description: "Port D pull-up bit i (i = 3 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PD[i] I/O."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: PU3
    description: "Port D pull-up bit i (i = 3 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PD[i] I/O."
    bitOffset: 3
    bitWidth: 1
    access: read-write
- name: PWR_PDCRD
  displayName: PWR_PDCRD
  description: PWR Port D pull-down control register
  addressOffset: 60
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PD0
    description: "Port D pull-down bit i (i = 3 to 0)\nSetting PDi bit while the APC
      bit of the PWR_CR3 register is set activates a pull-down device on the PD[i]
      I/O."
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: PD1
    description: "Port D pull-down bit i (i = 3 to 0)\nSetting PDi bit while the APC
      bit of the PWR_CR3 register is set activates a pull-down device on the PD[i]
      I/O."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: PD2
    description: "Port D pull-down bit i (i = 3 to 0)\nSetting PDi bit while the APC
      bit of the PWR_CR3 register is set activates a pull-down device on the PD[i]
      I/O."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: PD3
    description: "Port D pull-down bit i (i = 3 to 0)\nSetting PDi bit while the APC
      bit of the PWR_CR3 register is set activates a pull-down device on the PD[i]
      I/O."
    bitOffset: 3
    bitWidth: 1
    access: read-write
- name: PWR_PUCRF
  displayName: PWR_PUCRF
  description: PWR Port F pull-up control register
  addressOffset: 72
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PU2
    description: "Port F pull-up bit i (i = 2 to 0)\nSetting PUi bit while the corresponding
      PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up
      device on the PF[i] I/O.\nOn STM32C011xx, only PU2 is available."
    bitOffset: 2
    bitWidth: 1
    access: read-write
- name: PWR_PDCRF
  displayName: PWR_PDCRF
  description: PWR Port F pull-down control register
  addressOffset: 76
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PD2
    description: "Port F pull-down bit i (i = 2 to 0)\nSetting PDi bit while the APC
      bit of the PWR_CR3 register is set activates a pull-down device on the PF[i]
      I/O.\nOn STM32C011xx, only PD2 is available."
    bitOffset: 2
    bitWidth: 1
    access: read-write
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
