always @(posedge clk) begin
    if (!resetn) begin
        q <= 16'b0;
    end
    else begin
        if (byteena[0]) q[7:0] <= d[7:0];
        if (byteena[1]) q[15:8] <= d[15:8];
    end
end
endmodule