{"Source Block": ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@393:412@HdlStmIf", "    .datain_l (1'b0),\n    .outclock (hdmi_clk),\n    .oe_out (),\n    .dataout (hdmi_out_clk));\n  end\n  if (PCORE_DEVICE_TYPE == XILINX_7SERIES) begin\n  ODDR #(.INIT(1'b0)) i_clk_oddr (\n    .R (1'b0),\n    .S (1'b0),\n    .CE (1'b1),\n    .D1 (1'b1),\n    .D2 (1'b0),\n    .C (hdmi_clk),\n    .Q (hdmi_out_clk));\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[398, "  if (PCORE_DEVICE_TYPE == XILINX_7SERIES) begin\n"], [403, "    .D1 (1'b1),\n"], [404, "    .D2 (1'b0),\n"]], "Add": [[398, "  if (DEVICE_TYPE == XILINX_7SERIES) begin\n"], [404, "    .D1 (~OUT_CLK_POLARITY),\n"], [404, "    .D2 (OUT_CLK_POLARITY),\n"]]}}