{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 00:59:41 2019 " "Info: Processing started: Sat May 18 00:59:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcsrc\[2\] " "Warning: Node \"control:ctrl\|pcsrc\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcsrc\[0\] " "Warning: Node \"control:ctrl\|pcsrc\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcsrc\[1\] " "Warning: Node \"control:ctrl\|pcsrc\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alulogic\[1\] " "Warning: Node \"control:ctrl\|alulogic\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcwrite " "Warning: Node \"control:ctrl\|pcwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcwritecond " "Warning: Node \"control:ctrl\|pcwritecond\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alulogic\[0\] " "Warning: Node \"control:ctrl\|alulogic\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[2\] " "Warning: Node \"control:ctrl\|alusrcb\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluoutwrite " "Warning: Node \"control:ctrl\|aluoutwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|irwrite " "Warning: Node \"control:ctrl\|irwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|mdrwrite " "Warning: Node \"control:ctrl\|mdrwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|epcwrite " "Warning: Node \"control:ctrl\|epcwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[1\] " "Warning: Node \"control:ctrl\|aluop\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[0\] " "Warning: Node \"control:ctrl\|aluop\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[2\] " "Warning: Node \"control:ctrl\|aluop\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrca\[1\] " "Warning: Node \"control:ctrl\|alusrca\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrca\[0\] " "Warning: Node \"control:ctrl\|alusrca\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memrw " "Warning: Node \"control:ctrl\|memrw\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[0\] " "Warning: Node \"control:ctrl\|alusrcb\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[1\] " "Warning: Node \"control:ctrl\|alusrcb\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[5\] " "Warning: Node \"control:ctrl\|nextState\[5\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[4\] " "Warning: Node \"control:ctrl\|nextState\[4\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[1\] " "Warning: Node \"control:ctrl\|nextState\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[2\] " "Warning: Node \"control:ctrl\|nextState\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[3\] " "Warning: Node \"control:ctrl\|nextState\[3\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[0\] " "Warning: Node \"control:ctrl\|nextState\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|inccontrol " "Warning: Node \"control:ctrl\|inccontrol\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|iord\[1\] " "Warning: Node \"control:ctrl\|iord\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|iord\[0\] " "Warning: Node \"control:ctrl\|iord\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|iord\[2\] " "Warning: Node \"control:ctrl\|iord\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regwrite " "Warning: Node \"control:ctrl\|regwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dsrcontrol\[1\] " "Warning: Node \"control:ctrl\|dsrcontrol\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dlrcontrol\[1\] " "Warning: Node \"control:ctrl\|dlrcontrol\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[1\] " "Warning: Node \"control:ctrl\|memtoreg\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[2\] " "Warning: Node \"control:ctrl\|memtoreg\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[0\] " "Warning: Node \"control:ctrl\|memtoreg\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|muxhigh " "Warning: Node \"control:ctrl\|muxhigh\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|highwrite " "Warning: Node \"control:ctrl\|highwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regdest\[0\] " "Warning: Node \"control:ctrl\|regdest\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regdest\[1\] " "Warning: Node \"control:ctrl\|regdest\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dsrcontrol\[0\] " "Warning: Node \"control:ctrl\|dsrcontrol\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|mloadab " "Warning: Node \"control:ctrl\|mloadab\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dloadab " "Warning: Node \"control:ctrl\|dloadab\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shiftcontrol\[0\] " "Warning: Node \"control:ctrl\|shiftcontrol\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shiftcontrol\[2\] " "Warning: Node \"control:ctrl\|shiftcontrol\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shiftcontrol\[1\] " "Warning: Node \"control:ctrl\|shiftcontrol\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shamtcontrol " "Warning: Node \"control:ctrl\|shamtcontrol\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dlrcontrol\[0\] " "Warning: Node \"control:ctrl\|dlrcontrol\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "40 " "Warning: Found 40 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr26~0 " "Info: Detected gated clock \"control:ctrl\|WideOr26~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 537 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~4 " "Info: Detected gated clock \"control:ctrl\|Mux5~4\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal1~0 " "Info: Detected gated clock \"control:ctrl\|Equal1~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 691 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~5 " "Info: Detected gated clock \"control:ctrl\|Mux5~5\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal1~1 " "Info: Detected gated clock \"control:ctrl\|Equal1~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 691 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr28~0 " "Info: Detected gated clock \"control:ctrl\|WideOr28~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 2082 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr28~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~6 " "Info: Detected gated clock \"control:ctrl\|Mux5~6\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux6~2 " "Info: Detected gated clock \"control:ctrl\|Mux6~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~3 " "Info: Detected gated clock \"control:ctrl\|Mux5~3\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~2 " "Info: Detected gated clock \"control:ctrl\|Mux5~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~8 " "Info: Detected gated clock \"control:ctrl\|Mux5~8\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~7 " "Info: Detected gated clock \"control:ctrl\|Mux5~7\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr7~0 " "Info: Detected gated clock \"control:ctrl\|WideOr7~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 306 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~0 " "Info: Detected gated clock \"control:ctrl\|Decoder1~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 2082 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~1 " "Info: Detected gated clock \"control:ctrl\|Mux5~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~0 " "Info: Detected gated clock \"control:ctrl\|Mux5~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux11~0 " "Info: Detected gated clock \"control:ctrl\|Mux11~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr84~1 " "Info: Detected gated clock \"control:ctrl\|WideOr84~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr84~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder2~10 " "Info: Detected gated clock \"control:ctrl\|Decoder2~10\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder2~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr84~0 " "Info: Detected gated clock \"control:ctrl\|WideOr84~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr84~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[0\] " "Info: Detected ripple clock \"control:ctrl\|state\[0\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[3\] " "Info: Detected ripple clock \"control:ctrl\|state\[3\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[2\] " "Info: Detected ripple clock \"control:ctrl\|state\[2\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[1\] " "Info: Detected ripple clock \"control:ctrl\|state\[1\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder2~1 " "Info: Detected gated clock \"control:ctrl\|Decoder2~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux6~0 " "Info: Detected gated clock \"control:ctrl\|Mux6~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[4\] " "Info: Detected ripple clock \"control:ctrl\|state\[4\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[5\] " "Info: Detected ripple clock \"control:ctrl\|state\[5\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control:ctrl\|alusrca\[0\] register control:ctrl\|nextState\[5\] 45.88 MHz 21.794 ns Internal " "Info: Clock \"clk\" has Internal fmax of 45.88 MHz between source register \"control:ctrl\|alusrca\[0\]\" and destination register \"control:ctrl\|nextState\[5\]\" (period= 21.794 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.749 ns + Longest register register " "Info: + Longest register to register delay is 8.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|alusrca\[0\] 1 REG LCCOMB_X11_Y12_N22 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X11_Y12_N22; Fanout = 34; REG Node = 'control:ctrl\|alusrca\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|alusrca[0] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.366 ns) 0.801 ns mux32_4x1:mux_alusrca\|out\[0\]~0 2 COMB LCCOMB_X11_Y12_N10 3 " "Info: 2: + IC(0.435 ns) + CELL(0.366 ns) = 0.801 ns; Loc. = LCCOMB_X11_Y12_N10; Fanout = 3; COMB Node = 'mux32_4x1:mux_alusrca\|out\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { control:ctrl|alusrca[0] mux32_4x1:mux_alusrca|out[0]~0 } "NODE_NAME" } } { "mux32_4x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mux32_4x1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.053 ns) 1.189 ns Ula32:alu\|carry_temp\[0\]~1 3 COMB LCCOMB_X10_Y12_N20 3 " "Info: 3: + IC(0.335 ns) + CELL(0.053 ns) = 1.189 ns; Loc. = LCCOMB_X10_Y12_N20; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.388 ns" { mux32_4x1:mux_alusrca|out[0]~0 Ula32:alu|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.225 ns) 1.942 ns Ula32:alu\|carry_temp\[4\]~39 4 COMB LCCOMB_X11_Y12_N4 1 " "Info: 4: + IC(0.528 ns) + CELL(0.225 ns) = 1.942 ns; Loc. = LCCOMB_X11_Y12_N4; Fanout = 1; COMB Node = 'Ula32:alu\|carry_temp\[4\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { Ula32:alu|carry_temp[0]~1 Ula32:alu|carry_temp[4]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 2.200 ns Ula32:alu\|carry_temp\[4\]~4 5 COMB LCCOMB_X11_Y12_N12 2 " "Info: 5: + IC(0.205 ns) + CELL(0.053 ns) = 2.200 ns; Loc. = LCCOMB_X11_Y12_N12; Fanout = 2; COMB Node = 'Ula32:alu\|carry_temp\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:alu|carry_temp[4]~39 Ula32:alu|carry_temp[4]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.225 ns) 2.747 ns Ula32:alu\|carry_temp\[5\]~6 6 COMB LCCOMB_X10_Y12_N24 5 " "Info: 6: + IC(0.322 ns) + CELL(0.225 ns) = 2.747 ns; Loc. = LCCOMB_X10_Y12_N24; Fanout = 5; COMB Node = 'Ula32:alu\|carry_temp\[5\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Ula32:alu|carry_temp[4]~4 Ula32:alu|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.053 ns) 3.111 ns Ula32:alu\|carry_temp\[7\]~40 7 COMB LCCOMB_X10_Y12_N12 1 " "Info: 7: + IC(0.311 ns) + CELL(0.053 ns) = 3.111 ns; Loc. = LCCOMB_X10_Y12_N12; Fanout = 1; COMB Node = 'Ula32:alu\|carry_temp\[7\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.364 ns" { Ula32:alu|carry_temp[5]~6 Ula32:alu|carry_temp[7]~40 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.225 ns) 3.543 ns Ula32:alu\|carry_temp\[7\]~42 8 COMB LCCOMB_X10_Y12_N16 4 " "Info: 8: + IC(0.207 ns) + CELL(0.225 ns) = 3.543 ns; Loc. = LCCOMB_X10_Y12_N16; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[7\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { Ula32:alu|carry_temp[7]~40 Ula32:alu|carry_temp[7]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.815 ns Ula32:alu\|carry_temp\[9\]~7 9 COMB LCCOMB_X10_Y12_N28 4 " "Info: 9: + IC(0.219 ns) + CELL(0.053 ns) = 3.815 ns; Loc. = LCCOMB_X10_Y12_N28; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[9\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:alu|carry_temp[7]~42 Ula32:alu|carry_temp[9]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.053 ns) 4.462 ns Ula32:alu\|carry_temp\[11\]~8 10 COMB LCCOMB_X10_Y10_N4 4 " "Info: 10: + IC(0.594 ns) + CELL(0.053 ns) = 4.462 ns; Loc. = LCCOMB_X10_Y10_N4; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[11\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { Ula32:alu|carry_temp[9]~7 Ula32:alu|carry_temp[11]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 4.732 ns Ula32:alu\|carry_temp\[13\]~9 11 COMB LCCOMB_X10_Y10_N10 4 " "Info: 11: + IC(0.217 ns) + CELL(0.053 ns) = 4.732 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[13\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:alu|carry_temp[11]~8 Ula32:alu|carry_temp[13]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 4.999 ns Ula32:alu\|carry_temp\[15\]~10 12 COMB LCCOMB_X10_Y10_N30 4 " "Info: 12: + IC(0.214 ns) + CELL(0.053 ns) = 4.999 ns; Loc. = LCCOMB_X10_Y10_N30; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[15\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:alu|carry_temp[13]~9 Ula32:alu|carry_temp[15]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 5.263 ns Ula32:alu\|carry_temp\[17\]~11 13 COMB LCCOMB_X10_Y10_N16 4 " "Info: 13: + IC(0.211 ns) + CELL(0.053 ns) = 5.263 ns; Loc. = LCCOMB_X10_Y10_N16; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[17\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:alu|carry_temp[15]~10 Ula32:alu|carry_temp[17]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.531 ns Ula32:alu\|carry_temp\[19\]~12 14 COMB LCCOMB_X10_Y10_N20 4 " "Info: 14: + IC(0.215 ns) + CELL(0.053 ns) = 5.531 ns; Loc. = LCCOMB_X10_Y10_N20; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[19\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:alu|carry_temp[17]~11 Ula32:alu|carry_temp[19]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 5.792 ns Ula32:alu\|carry_temp\[21\]~13 15 COMB LCCOMB_X10_Y10_N26 4 " "Info: 15: + IC(0.208 ns) + CELL(0.053 ns) = 5.792 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[21\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:alu|carry_temp[19]~12 Ula32:alu|carry_temp[21]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 6.353 ns Ula32:alu\|carry_temp\[23\]~14 16 COMB LCCOMB_X6_Y10_N30 4 " "Info: 16: + IC(0.508 ns) + CELL(0.053 ns) = 6.353 ns; Loc. = LCCOMB_X6_Y10_N30; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[23\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Ula32:alu|carry_temp[21]~13 Ula32:alu|carry_temp[23]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 6.618 ns Ula32:alu\|carry_temp\[25\]~15 17 COMB LCCOMB_X6_Y10_N26 4 " "Info: 17: + IC(0.212 ns) + CELL(0.053 ns) = 6.618 ns; Loc. = LCCOMB_X6_Y10_N26; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[25\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:alu|carry_temp[23]~14 Ula32:alu|carry_temp[25]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 6.885 ns Ula32:alu\|carry_temp\[27\]~16 18 COMB LCCOMB_X6_Y10_N14 4 " "Info: 18: + IC(0.214 ns) + CELL(0.053 ns) = 6.885 ns; Loc. = LCCOMB_X6_Y10_N14; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[27\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:alu|carry_temp[25]~15 Ula32:alu|carry_temp[27]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 7.154 ns Ula32:alu\|carry_temp\[29\]~17 19 COMB LCCOMB_X6_Y10_N0 7 " "Info: 19: + IC(0.216 ns) + CELL(0.053 ns) = 7.154 ns; Loc. = LCCOMB_X6_Y10_N0; Fanout = 7; COMB Node = 'Ula32:alu\|carry_temp\[29\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:alu|carry_temp[27]~16 Ula32:alu|carry_temp[29]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.053 ns) 7.466 ns Ula32:alu\|carry_temp\[30\]~18 20 COMB LCCOMB_X6_Y10_N12 3 " "Info: 20: + IC(0.259 ns) + CELL(0.053 ns) = 7.466 ns; Loc. = LCCOMB_X6_Y10_N12; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[30\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.312 ns" { Ula32:alu|carry_temp[29]~17 Ula32:alu|carry_temp[30]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.228 ns) 7.953 ns control:ctrl\|Mux6~41 21 COMB LCCOMB_X6_Y10_N16 2 " "Info: 21: + IC(0.259 ns) + CELL(0.228 ns) = 7.953 ns; Loc. = LCCOMB_X6_Y10_N16; Fanout = 2; COMB Node = 'control:ctrl\|Mux6~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { Ula32:alu|carry_temp[30]~18 control:ctrl|Mux6~41 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 8.228 ns control:ctrl\|Mux0~0 22 COMB LCCOMB_X6_Y10_N4 1 " "Info: 22: + IC(0.222 ns) + CELL(0.053 ns) = 8.228 ns; Loc. = LCCOMB_X6_Y10_N4; Fanout = 1; COMB Node = 'control:ctrl\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { control:ctrl|Mux6~41 control:ctrl|Mux0~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 8.491 ns control:ctrl\|Mux0~4 23 COMB LCCOMB_X6_Y10_N20 1 " "Info: 23: + IC(0.210 ns) + CELL(0.053 ns) = 8.491 ns; Loc. = LCCOMB_X6_Y10_N20; Fanout = 1; COMB Node = 'control:ctrl\|Mux0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { control:ctrl|Mux0~0 control:ctrl|Mux0~4 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 8.749 ns control:ctrl\|nextState\[5\] 24 REG LCCOMB_X6_Y10_N28 1 " "Info: 24: + IC(0.205 ns) + CELL(0.053 ns) = 8.749 ns; Loc. = LCCOMB_X6_Y10_N28; Fanout = 1; REG Node = 'control:ctrl\|nextState\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { control:ctrl|Mux0~4 control:ctrl|nextState[5] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.223 ns ( 25.41 % ) " "Info: Total cell delay = 2.223 ns ( 25.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.526 ns ( 74.59 % ) " "Info: Total interconnect delay = 6.526 ns ( 74.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.749 ns" { control:ctrl|alusrca[0] mux32_4x1:mux_alusrca|out[0]~0 Ula32:alu|carry_temp[0]~1 Ula32:alu|carry_temp[4]~39 Ula32:alu|carry_temp[4]~4 Ula32:alu|carry_temp[5]~6 Ula32:alu|carry_temp[7]~40 Ula32:alu|carry_temp[7]~42 Ula32:alu|carry_temp[9]~7 Ula32:alu|carry_temp[11]~8 Ula32:alu|carry_temp[13]~9 Ula32:alu|carry_temp[15]~10 Ula32:alu|carry_temp[17]~11 Ula32:alu|carry_temp[19]~12 Ula32:alu|carry_temp[21]~13 Ula32:alu|carry_temp[23]~14 Ula32:alu|carry_temp[25]~15 Ula32:alu|carry_temp[27]~16 Ula32:alu|carry_temp[29]~17 Ula32:alu|carry_temp[30]~18 control:ctrl|Mux6~41 control:ctrl|Mux0~0 control:ctrl|Mux0~4 control:ctrl|nextState[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.749 ns" { control:ctrl|alusrca[0] {} mux32_4x1:mux_alusrca|out[0]~0 {} Ula32:alu|carry_temp[0]~1 {} Ula32:alu|carry_temp[4]~39 {} Ula32:alu|carry_temp[4]~4 {} Ula32:alu|carry_temp[5]~6 {} Ula32:alu|carry_temp[7]~40 {} Ula32:alu|carry_temp[7]~42 {} Ula32:alu|carry_temp[9]~7 {} Ula32:alu|carry_temp[11]~8 {} Ula32:alu|carry_temp[13]~9 {} Ula32:alu|carry_temp[15]~10 {} Ula32:alu|carry_temp[17]~11 {} Ula32:alu|carry_temp[19]~12 {} Ula32:alu|carry_temp[21]~13 {} Ula32:alu|carry_temp[23]~14 {} Ula32:alu|carry_temp[25]~15 {} Ula32:alu|carry_temp[27]~16 {} Ula32:alu|carry_temp[29]~17 {} Ula32:alu|carry_temp[30]~18 {} control:ctrl|Mux6~41 {} control:ctrl|Mux0~0 {} control:ctrl|Mux0~4 {} control:ctrl|nextState[5] {} } { 0.000ns 0.435ns 0.335ns 0.528ns 0.205ns 0.322ns 0.311ns 0.207ns 0.219ns 0.594ns 0.217ns 0.214ns 0.211ns 0.215ns 0.208ns 0.508ns 0.212ns 0.214ns 0.216ns 0.259ns 0.259ns 0.222ns 0.210ns 0.205ns } { 0.000ns 0.366ns 0.053ns 0.225ns 0.053ns 0.225ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.287 ns - Smallest " "Info: - Smallest clock skew is -1.287 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.028 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.712 ns) 2.370 ns control:ctrl\|state\[0\] 2 REG LCFF_X5_Y10_N29 77 " "Info: 2: + IC(0.804 ns) + CELL(0.712 ns) = 2.370 ns; Loc. = LCFF_X5_Y10_N29; Fanout = 77; REG Node = 'control:ctrl\|state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clk control:ctrl|state[0] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.053 ns) 3.048 ns control:ctrl\|Mux11~0 3 COMB LCCOMB_X6_Y9_N8 2 " "Info: 3: + IC(0.625 ns) + CELL(0.053 ns) = 3.048 ns; Loc. = LCCOMB_X6_Y9_N8; Fanout = 2; COMB Node = 'control:ctrl\|Mux11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { control:ctrl|state[0] control:ctrl|Mux11~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.378 ns) 3.688 ns control:ctrl\|Mux11~1 4 COMB LCCOMB_X6_Y9_N6 1 " "Info: 4: + IC(0.262 ns) + CELL(0.378 ns) = 3.688 ns; Loc. = LCCOMB_X6_Y9_N6; Fanout = 1; COMB Node = 'control:ctrl\|Mux11~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { control:ctrl|Mux11~0 control:ctrl|Mux11~1 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.225 ns) 5.028 ns control:ctrl\|nextState\[5\] 5 REG LCCOMB_X6_Y10_N28 1 " "Info: 5: + IC(1.115 ns) + CELL(0.225 ns) = 5.028 ns; Loc. = LCCOMB_X6_Y10_N28; Fanout = 1; REG Node = 'control:ctrl\|nextState\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { control:ctrl|Mux11~1 control:ctrl|nextState[5] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.222 ns ( 44.19 % ) " "Info: Total cell delay = 2.222 ns ( 44.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.806 ns ( 55.81 % ) " "Info: Total interconnect delay = 2.806 ns ( 55.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { clk control:ctrl|state[0] control:ctrl|Mux11~0 control:ctrl|Mux11~1 control:ctrl|nextState[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { clk {} clk~combout {} control:ctrl|state[0] {} control:ctrl|Mux11~0 {} control:ctrl|Mux11~1 {} control:ctrl|nextState[5] {} } { 0.000ns 0.000ns 0.804ns 0.625ns 0.262ns 1.115ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.378ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.315 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.712 ns) 2.498 ns control:ctrl\|state\[5\] 2 REG LCFF_X6_Y10_N19 57 " "Info: 2: + IC(0.932 ns) + CELL(0.712 ns) = 2.498 ns; Loc. = LCFF_X6_Y10_N19; Fanout = 57; REG Node = 'control:ctrl\|state\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { clk control:ctrl|state[5] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.366 ns) 3.556 ns control:ctrl\|WideOr84~0 3 COMB LCCOMB_X6_Y11_N4 2 " "Info: 3: + IC(0.692 ns) + CELL(0.366 ns) = 3.556 ns; Loc. = LCCOMB_X6_Y11_N4; Fanout = 2; COMB Node = 'control:ctrl\|WideOr84~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { control:ctrl|state[5] control:ctrl|WideOr84~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.228 ns) 4.031 ns control:ctrl\|Decoder2~0 4 COMB LCCOMB_X6_Y11_N14 1 " "Info: 4: + IC(0.247 ns) + CELL(0.228 ns) = 4.031 ns; Loc. = LCCOMB_X6_Y11_N14; Fanout = 1; COMB Node = 'control:ctrl\|Decoder2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { control:ctrl|WideOr84~0 control:ctrl|Decoder2~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.000 ns) 5.336 ns control:ctrl\|Decoder2~0clkctrl 5 COMB CLKCTRL_G0 42 " "Info: 5: + IC(1.305 ns) + CELL(0.000 ns) = 5.336 ns; Loc. = CLKCTRL_G0; Fanout = 42; COMB Node = 'control:ctrl\|Decoder2~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.053 ns) 6.315 ns control:ctrl\|alusrca\[0\] 6 REG LCCOMB_X11_Y12_N22 34 " "Info: 6: + IC(0.926 ns) + CELL(0.053 ns) = 6.315 ns; Loc. = LCCOMB_X11_Y12_N22; Fanout = 34; REG Node = 'control:ctrl\|alusrca\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { control:ctrl|Decoder2~0clkctrl control:ctrl|alusrca[0] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 35.04 % ) " "Info: Total cell delay = 2.213 ns ( 35.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.102 ns ( 64.96 % ) " "Info: Total interconnect delay = 4.102 ns ( 64.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.315 ns" { clk control:ctrl|state[5] control:ctrl|WideOr84~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|alusrca[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.315 ns" { clk {} clk~combout {} control:ctrl|state[5] {} control:ctrl|WideOr84~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|alusrca[0] {} } { 0.000ns 0.000ns 0.932ns 0.692ns 0.247ns 1.305ns 0.926ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { clk control:ctrl|state[0] control:ctrl|Mux11~0 control:ctrl|Mux11~1 control:ctrl|nextState[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { clk {} clk~combout {} control:ctrl|state[0] {} control:ctrl|Mux11~0 {} control:ctrl|Mux11~1 {} control:ctrl|nextState[5] {} } { 0.000ns 0.000ns 0.804ns 0.625ns 0.262ns 1.115ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.378ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.315 ns" { clk control:ctrl|state[5] control:ctrl|WideOr84~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|alusrca[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.315 ns" { clk {} clk~combout {} control:ctrl|state[5] {} control:ctrl|WideOr84~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|alusrca[0] {} } { 0.000ns 0.000ns 0.932ns 0.692ns 0.247ns 1.305ns 0.926ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.861 ns + " "Info: + Micro setup delay of destination is 0.861 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.749 ns" { control:ctrl|alusrca[0] mux32_4x1:mux_alusrca|out[0]~0 Ula32:alu|carry_temp[0]~1 Ula32:alu|carry_temp[4]~39 Ula32:alu|carry_temp[4]~4 Ula32:alu|carry_temp[5]~6 Ula32:alu|carry_temp[7]~40 Ula32:alu|carry_temp[7]~42 Ula32:alu|carry_temp[9]~7 Ula32:alu|carry_temp[11]~8 Ula32:alu|carry_temp[13]~9 Ula32:alu|carry_temp[15]~10 Ula32:alu|carry_temp[17]~11 Ula32:alu|carry_temp[19]~12 Ula32:alu|carry_temp[21]~13 Ula32:alu|carry_temp[23]~14 Ula32:alu|carry_temp[25]~15 Ula32:alu|carry_temp[27]~16 Ula32:alu|carry_temp[29]~17 Ula32:alu|carry_temp[30]~18 control:ctrl|Mux6~41 control:ctrl|Mux0~0 control:ctrl|Mux0~4 control:ctrl|nextState[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.749 ns" { control:ctrl|alusrca[0] {} mux32_4x1:mux_alusrca|out[0]~0 {} Ula32:alu|carry_temp[0]~1 {} Ula32:alu|carry_temp[4]~39 {} Ula32:alu|carry_temp[4]~4 {} Ula32:alu|carry_temp[5]~6 {} Ula32:alu|carry_temp[7]~40 {} Ula32:alu|carry_temp[7]~42 {} Ula32:alu|carry_temp[9]~7 {} Ula32:alu|carry_temp[11]~8 {} Ula32:alu|carry_temp[13]~9 {} Ula32:alu|carry_temp[15]~10 {} Ula32:alu|carry_temp[17]~11 {} Ula32:alu|carry_temp[19]~12 {} Ula32:alu|carry_temp[21]~13 {} Ula32:alu|carry_temp[23]~14 {} Ula32:alu|carry_temp[25]~15 {} Ula32:alu|carry_temp[27]~16 {} Ula32:alu|carry_temp[29]~17 {} Ula32:alu|carry_temp[30]~18 {} control:ctrl|Mux6~41 {} control:ctrl|Mux0~0 {} control:ctrl|Mux0~4 {} control:ctrl|nextState[5] {} } { 0.000ns 0.435ns 0.335ns 0.528ns 0.205ns 0.322ns 0.311ns 0.207ns 0.219ns 0.594ns 0.217ns 0.214ns 0.211ns 0.215ns 0.208ns 0.508ns 0.212ns 0.214ns 0.216ns 0.259ns 0.259ns 0.222ns 0.210ns 0.205ns } { 0.000ns 0.366ns 0.053ns 0.225ns 0.053ns 0.225ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { clk control:ctrl|state[0] control:ctrl|Mux11~0 control:ctrl|Mux11~1 control:ctrl|nextState[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { clk {} clk~combout {} control:ctrl|state[0] {} control:ctrl|Mux11~0 {} control:ctrl|Mux11~1 {} control:ctrl|nextState[5] {} } { 0.000ns 0.000ns 0.804ns 0.625ns 0.262ns 1.115ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.378ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.315 ns" { clk control:ctrl|state[5] control:ctrl|WideOr84~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|alusrca[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.315 ns" { clk {} clk~combout {} control:ctrl|state[5] {} control:ctrl|WideOr84~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|alusrca[0] {} } { 0.000ns 0.000ns 0.932ns 0.692ns 0.247ns 1.305ns 0.926ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:ctrl\|state\[4\] control:ctrl\|nextState\[4\] clk 5.179 ns " "Info: Found hold time violation between source  pin or register \"control:ctrl\|state\[4\]\" and destination pin or register \"control:ctrl\|nextState\[4\]\" for clock \"clk\" (Hold time is 5.179 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.911 ns + Largest " "Info: + Largest clock skew is 5.911 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.529 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.712 ns) 2.785 ns Instr_Reg:ir\|Instr15_0\[0\] 2 REG LCFF_X6_Y12_N21 18 " "Info: 2: + IC(1.219 ns) + CELL(0.712 ns) = 2.785 ns; Loc. = LCFF_X6_Y12_N21; Fanout = 18; REG Node = 'Instr_Reg:ir\|Instr15_0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { clk Instr_Reg:ir|Instr15_0[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.228 ns) 3.640 ns control:ctrl\|WideOr26~0 3 COMB LCCOMB_X9_Y12_N16 1 " "Info: 3: + IC(0.627 ns) + CELL(0.228 ns) = 3.640 ns; Loc. = LCCOMB_X9_Y12_N16; Fanout = 1; COMB Node = 'control:ctrl\|WideOr26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { Instr_Reg:ir|Instr15_0[0] control:ctrl|WideOr26~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.225 ns) 4.382 ns control:ctrl\|Mux5~5 4 COMB LCCOMB_X7_Y12_N8 1 " "Info: 4: + IC(0.517 ns) + CELL(0.225 ns) = 4.382 ns; Loc. = LCCOMB_X7_Y12_N8; Fanout = 1; COMB Node = 'control:ctrl\|Mux5~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { control:ctrl|WideOr26~0 control:ctrl|Mux5~5 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.228 ns) 5.284 ns control:ctrl\|Mux5~6 5 COMB LCCOMB_X6_Y9_N24 1 " "Info: 5: + IC(0.674 ns) + CELL(0.228 ns) = 5.284 ns; Loc. = LCCOMB_X6_Y9_N24; Fanout = 1; COMB Node = 'control:ctrl\|Mux5~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { control:ctrl|Mux5~5 control:ctrl|Mux5~6 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 5.792 ns control:ctrl\|Mux5~7 6 COMB LCCOMB_X6_Y9_N20 2 " "Info: 6: + IC(0.236 ns) + CELL(0.272 ns) = 5.792 ns; Loc. = LCCOMB_X6_Y9_N20; Fanout = 2; COMB Node = 'control:ctrl\|Mux5~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { control:ctrl|Mux5~6 control:ctrl|Mux5~7 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 6.060 ns control:ctrl\|Mux5~8 7 COMB LCCOMB_X6_Y9_N4 1 " "Info: 7: + IC(0.215 ns) + CELL(0.053 ns) = 6.060 ns; Loc. = LCCOMB_X6_Y9_N4; Fanout = 1; COMB Node = 'control:ctrl\|Mux5~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { control:ctrl|Mux5~7 control:ctrl|Mux5~8 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.000 ns) 7.346 ns control:ctrl\|Mux5~8clkctrl 8 COMB CLKCTRL_G2 5 " "Info: 8: + IC(1.286 ns) + CELL(0.000 ns) = 7.346 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'control:ctrl\|Mux5~8clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { control:ctrl|Mux5~8 control:ctrl|Mux5~8clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.228 ns) 8.529 ns control:ctrl\|nextState\[4\] 9 REG LCCOMB_X7_Y11_N28 1 " "Info: 9: + IC(0.955 ns) + CELL(0.228 ns) = 8.529 ns; Loc. = LCCOMB_X7_Y11_N28; Fanout = 1; REG Node = 'control:ctrl\|nextState\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { control:ctrl|Mux5~8clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 32.83 % ) " "Info: Total cell delay = 2.800 ns ( 32.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.729 ns ( 67.17 % ) " "Info: Total interconnect delay = 5.729 ns ( 67.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.529 ns" { clk Instr_Reg:ir|Instr15_0[0] control:ctrl|WideOr26~0 control:ctrl|Mux5~5 control:ctrl|Mux5~6 control:ctrl|Mux5~7 control:ctrl|Mux5~8 control:ctrl|Mux5~8clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.529 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[0] {} control:ctrl|WideOr26~0 {} control:ctrl|Mux5~5 {} control:ctrl|Mux5~6 {} control:ctrl|Mux5~7 {} control:ctrl|Mux5~8 {} control:ctrl|Mux5~8clkctrl {} control:ctrl|nextState[4] {} } { 0.000ns 0.000ns 1.219ns 0.627ns 0.517ns 0.674ns 0.236ns 0.215ns 1.286ns 0.955ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.225ns 0.228ns 0.272ns 0.053ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.618 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.618 ns) 2.618 ns control:ctrl\|state\[4\] 2 REG LCFF_X7_Y11_N9 55 " "Info: 2: + IC(1.146 ns) + CELL(0.618 ns) = 2.618 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 55; REG Node = 'control:ctrl\|state\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 56.23 % ) " "Info: Total cell delay = 1.472 ns ( 56.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 43.77 % ) " "Info: Total interconnect delay = 1.146 ns ( 43.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { clk {} clk~combout {} control:ctrl|state[4] {} } { 0.000ns 0.000ns 1.146ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.529 ns" { clk Instr_Reg:ir|Instr15_0[0] control:ctrl|WideOr26~0 control:ctrl|Mux5~5 control:ctrl|Mux5~6 control:ctrl|Mux5~7 control:ctrl|Mux5~8 control:ctrl|Mux5~8clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.529 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[0] {} control:ctrl|WideOr26~0 {} control:ctrl|Mux5~5 {} control:ctrl|Mux5~6 {} control:ctrl|Mux5~7 {} control:ctrl|Mux5~8 {} control:ctrl|Mux5~8clkctrl {} control:ctrl|nextState[4] {} } { 0.000ns 0.000ns 1.219ns 0.627ns 0.517ns 0.674ns 0.236ns 0.215ns 1.286ns 0.955ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.225ns 0.228ns 0.272ns 0.053ns 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { clk {} clk~combout {} control:ctrl|state[4] {} } { 0.000ns 0.000ns 1.146ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.638 ns - Shortest register register " "Info: - Shortest register to register delay is 0.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|state\[4\] 1 REG LCFF_X7_Y11_N9 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 55; REG Node = 'control:ctrl\|state\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|state[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.154 ns) 0.387 ns control:ctrl\|Mux1~4 2 COMB LCCOMB_X7_Y11_N4 1 " "Info: 2: + IC(0.233 ns) + CELL(0.154 ns) = 0.387 ns; Loc. = LCCOMB_X7_Y11_N4; Fanout = 1; COMB Node = 'control:ctrl\|Mux1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.387 ns" { control:ctrl|state[4] control:ctrl|Mux1~4 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 0.638 ns control:ctrl\|nextState\[4\] 3 REG LCCOMB_X7_Y11_N28 1 " "Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 0.638 ns; Loc. = LCCOMB_X7_Y11_N28; Fanout = 1; REG Node = 'control:ctrl\|nextState\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { control:ctrl|Mux1~4 control:ctrl|nextState[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.207 ns ( 32.45 % ) " "Info: Total cell delay = 0.207 ns ( 32.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.431 ns ( 67.55 % ) " "Info: Total interconnect delay = 0.431 ns ( 67.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { control:ctrl|state[4] control:ctrl|Mux1~4 control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.638 ns" { control:ctrl|state[4] {} control:ctrl|Mux1~4 {} control:ctrl|nextState[4] {} } { 0.000ns 0.233ns 0.198ns } { 0.000ns 0.154ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.529 ns" { clk Instr_Reg:ir|Instr15_0[0] control:ctrl|WideOr26~0 control:ctrl|Mux5~5 control:ctrl|Mux5~6 control:ctrl|Mux5~7 control:ctrl|Mux5~8 control:ctrl|Mux5~8clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.529 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[0] {} control:ctrl|WideOr26~0 {} control:ctrl|Mux5~5 {} control:ctrl|Mux5~6 {} control:ctrl|Mux5~7 {} control:ctrl|Mux5~8 {} control:ctrl|Mux5~8clkctrl {} control:ctrl|nextState[4] {} } { 0.000ns 0.000ns 1.219ns 0.627ns 0.517ns 0.674ns 0.236ns 0.215ns 1.286ns 0.955ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.225ns 0.228ns 0.272ns 0.053ns 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { clk {} clk~combout {} control:ctrl|state[4] {} } { 0.000ns 0.000ns 1.146ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { control:ctrl|state[4] control:ctrl|Mux1~4 control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.638 ns" { control:ctrl|state[4] {} control:ctrl|Mux1~4 {} control:ctrl|nextState[4] {} } { 0.000ns 0.233ns 0.198ns } { 0.000ns 0.154ns 0.053ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "div:DIV\|high\[30\] reset clk 11.425 ns register " "Info: tsu for register \"div:DIV\|high\[30\]\" (data pin = \"reset\", clock pin = \"clk\") is 11.425 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.796 ns + Longest pin register " "Info: + Longest pin to register delay is 13.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 704 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 704; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.047 ns) + CELL(0.545 ns) 6.456 ns div:DIV\|Add2~6 2 COMB LCCOMB_X10_Y21_N18 2 " "Info: 2: + IC(5.047 ns) + CELL(0.545 ns) = 6.456 ns; Loc. = LCCOMB_X10_Y21_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.592 ns" { reset div:DIV|Add2~6 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.491 ns div:DIV\|Add2~10 3 COMB LCCOMB_X10_Y21_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.491 ns; Loc. = LCCOMB_X10_Y21_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~6 div:DIV|Add2~10 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.526 ns div:DIV\|Add2~14 4 COMB LCCOMB_X10_Y21_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.526 ns; Loc. = LCCOMB_X10_Y21_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~10 div:DIV|Add2~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.561 ns div:DIV\|Add2~18 5 COMB LCCOMB_X10_Y21_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.561 ns; Loc. = LCCOMB_X10_Y21_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~14 div:DIV|Add2~18 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.596 ns div:DIV\|Add2~22 6 COMB LCCOMB_X10_Y21_N26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.596 ns; Loc. = LCCOMB_X10_Y21_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~18 div:DIV|Add2~22 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.631 ns div:DIV\|Add2~26 7 COMB LCCOMB_X10_Y21_N28 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.631 ns; Loc. = LCCOMB_X10_Y21_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~22 div:DIV|Add2~26 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 6.799 ns div:DIV\|Add2~30 8 COMB LCCOMB_X10_Y21_N30 2 " "Info: 8: + IC(0.000 ns) + CELL(0.168 ns) = 6.799 ns; Loc. = LCCOMB_X10_Y21_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~26 div:DIV|Add2~30 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.834 ns div:DIV\|Add2~34 9 COMB LCCOMB_X10_Y20_N0 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.834 ns; Loc. = LCCOMB_X10_Y20_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~30 div:DIV|Add2~34 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.869 ns div:DIV\|Add2~38 10 COMB LCCOMB_X10_Y20_N2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.869 ns; Loc. = LCCOMB_X10_Y20_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~34 div:DIV|Add2~38 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.904 ns div:DIV\|Add2~42 11 COMB LCCOMB_X10_Y20_N4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.904 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~38 div:DIV|Add2~42 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.939 ns div:DIV\|Add2~46 12 COMB LCCOMB_X10_Y20_N6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.939 ns; Loc. = LCCOMB_X10_Y20_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~42 div:DIV|Add2~46 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.974 ns div:DIV\|Add2~50 13 COMB LCCOMB_X10_Y20_N8 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 6.974 ns; Loc. = LCCOMB_X10_Y20_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~46 div:DIV|Add2~50 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.009 ns div:DIV\|Add2~54 14 COMB LCCOMB_X10_Y20_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 7.009 ns; Loc. = LCCOMB_X10_Y20_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~50 div:DIV|Add2~54 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.044 ns div:DIV\|Add2~58 15 COMB LCCOMB_X10_Y20_N12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 7.044 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~54 div:DIV|Add2~58 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 7.168 ns div:DIV\|Add2~62 16 COMB LCCOMB_X10_Y20_N14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.124 ns) = 7.168 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~58 div:DIV|Add2~62 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.203 ns div:DIV\|Add2~66 17 COMB LCCOMB_X10_Y20_N16 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 7.203 ns; Loc. = LCCOMB_X10_Y20_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~62 div:DIV|Add2~66 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.238 ns div:DIV\|Add2~70 18 COMB LCCOMB_X10_Y20_N18 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 7.238 ns; Loc. = LCCOMB_X10_Y20_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~66 div:DIV|Add2~70 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.273 ns div:DIV\|Add2~74 19 COMB LCCOMB_X10_Y20_N20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 7.273 ns; Loc. = LCCOMB_X10_Y20_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~70 div:DIV|Add2~74 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.308 ns div:DIV\|Add2~78 20 COMB LCCOMB_X10_Y20_N22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 7.308 ns; Loc. = LCCOMB_X10_Y20_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~74 div:DIV|Add2~78 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.343 ns div:DIV\|Add2~82 21 COMB LCCOMB_X10_Y20_N24 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 7.343 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~78 div:DIV|Add2~82 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.378 ns div:DIV\|Add2~86 22 COMB LCCOMB_X10_Y20_N26 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 7.378 ns; Loc. = LCCOMB_X10_Y20_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~82 div:DIV|Add2~86 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.413 ns div:DIV\|Add2~90 23 COMB LCCOMB_X10_Y20_N28 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 7.413 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~90'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~86 div:DIV|Add2~90 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 7.581 ns div:DIV\|Add2~94 24 COMB LCCOMB_X10_Y20_N30 2 " "Info: 24: + IC(0.000 ns) + CELL(0.168 ns) = 7.581 ns; Loc. = LCCOMB_X10_Y20_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~90 div:DIV|Add2~94 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.616 ns div:DIV\|Add2~98 25 COMB LCCOMB_X10_Y19_N0 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 7.616 ns; Loc. = LCCOMB_X10_Y19_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~94 div:DIV|Add2~98 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.651 ns div:DIV\|Add2~102 26 COMB LCCOMB_X10_Y19_N2 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 7.651 ns; Loc. = LCCOMB_X10_Y19_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~102'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~98 div:DIV|Add2~102 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.686 ns div:DIV\|Add2~106 27 COMB LCCOMB_X10_Y19_N4 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 7.686 ns; Loc. = LCCOMB_X10_Y19_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~106'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~102 div:DIV|Add2~106 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.721 ns div:DIV\|Add2~110 28 COMB LCCOMB_X10_Y19_N6 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 7.721 ns; Loc. = LCCOMB_X10_Y19_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~110'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~106 div:DIV|Add2~110 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.756 ns div:DIV\|Add2~114 29 COMB LCCOMB_X10_Y19_N8 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 7.756 ns; Loc. = LCCOMB_X10_Y19_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~114'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~110 div:DIV|Add2~114 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.791 ns div:DIV\|Add2~118 30 COMB LCCOMB_X10_Y19_N10 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 7.791 ns; Loc. = LCCOMB_X10_Y19_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~118'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~114 div:DIV|Add2~118 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.826 ns div:DIV\|Add2~122 31 COMB LCCOMB_X10_Y19_N12 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 7.826 ns; Loc. = LCCOMB_X10_Y19_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~122'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~118 div:DIV|Add2~122 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 7.950 ns div:DIV\|Add2~126 32 COMB LCCOMB_X10_Y19_N14 2 " "Info: 32: + IC(0.000 ns) + CELL(0.124 ns) = 7.950 ns; Loc. = LCCOMB_X10_Y19_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~126'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~122 div:DIV|Add2~126 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.985 ns div:DIV\|Add2~130 33 COMB LCCOMB_X10_Y19_N16 2 " "Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 7.985 ns; Loc. = LCCOMB_X10_Y19_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~130'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~126 div:DIV|Add2~130 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.020 ns div:DIV\|Add2~134 34 COMB LCCOMB_X10_Y19_N18 2 " "Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 8.020 ns; Loc. = LCCOMB_X10_Y19_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~134'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~130 div:DIV|Add2~134 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.055 ns div:DIV\|Add2~138 35 COMB LCCOMB_X10_Y19_N20 2 " "Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 8.055 ns; Loc. = LCCOMB_X10_Y19_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~138'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~134 div:DIV|Add2~138 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.090 ns div:DIV\|Add2~142 36 COMB LCCOMB_X10_Y19_N22 2 " "Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 8.090 ns; Loc. = LCCOMB_X10_Y19_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~142'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~138 div:DIV|Add2~142 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.125 ns div:DIV\|Add2~146 37 COMB LCCOMB_X10_Y19_N24 2 " "Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 8.125 ns; Loc. = LCCOMB_X10_Y19_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~146'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~142 div:DIV|Add2~146 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.160 ns div:DIV\|Add2~150 38 COMB LCCOMB_X10_Y19_N26 2 " "Info: 38: + IC(0.000 ns) + CELL(0.035 ns) = 8.160 ns; Loc. = LCCOMB_X10_Y19_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~150'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~146 div:DIV|Add2~150 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.195 ns div:DIV\|Add2~154 39 COMB LCCOMB_X10_Y19_N28 2 " "Info: 39: + IC(0.000 ns) + CELL(0.035 ns) = 8.195 ns; Loc. = LCCOMB_X10_Y19_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~154'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~150 div:DIV|Add2~154 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 8.363 ns div:DIV\|Add2~158 40 COMB LCCOMB_X10_Y19_N30 2 " "Info: 40: + IC(0.000 ns) + CELL(0.168 ns) = 8.363 ns; Loc. = LCCOMB_X10_Y19_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~158'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~154 div:DIV|Add2~158 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.398 ns div:DIV\|Add2~162 41 COMB LCCOMB_X10_Y18_N0 2 " "Info: 41: + IC(0.000 ns) + CELL(0.035 ns) = 8.398 ns; Loc. = LCCOMB_X10_Y18_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~162'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~158 div:DIV|Add2~162 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.433 ns div:DIV\|Add2~166 42 COMB LCCOMB_X10_Y18_N2 2 " "Info: 42: + IC(0.000 ns) + CELL(0.035 ns) = 8.433 ns; Loc. = LCCOMB_X10_Y18_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~166'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~162 div:DIV|Add2~166 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.468 ns div:DIV\|Add2~170 43 COMB LCCOMB_X10_Y18_N4 2 " "Info: 43: + IC(0.000 ns) + CELL(0.035 ns) = 8.468 ns; Loc. = LCCOMB_X10_Y18_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~170'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~166 div:DIV|Add2~170 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.503 ns div:DIV\|Add2~174 44 COMB LCCOMB_X10_Y18_N6 2 " "Info: 44: + IC(0.000 ns) + CELL(0.035 ns) = 8.503 ns; Loc. = LCCOMB_X10_Y18_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~174'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~170 div:DIV|Add2~174 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.538 ns div:DIV\|Add2~178 45 COMB LCCOMB_X10_Y18_N8 2 " "Info: 45: + IC(0.000 ns) + CELL(0.035 ns) = 8.538 ns; Loc. = LCCOMB_X10_Y18_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~178'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~174 div:DIV|Add2~178 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.573 ns div:DIV\|Add2~182 46 COMB LCCOMB_X10_Y18_N10 2 " "Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 8.573 ns; Loc. = LCCOMB_X10_Y18_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~182'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~178 div:DIV|Add2~182 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.608 ns div:DIV\|Add2~186 47 COMB LCCOMB_X10_Y18_N12 2 " "Info: 47: + IC(0.000 ns) + CELL(0.035 ns) = 8.608 ns; Loc. = LCCOMB_X10_Y18_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~186'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~182 div:DIV|Add2~186 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 8.732 ns div:DIV\|Add2~190 48 COMB LCCOMB_X10_Y18_N14 2 " "Info: 48: + IC(0.000 ns) + CELL(0.124 ns) = 8.732 ns; Loc. = LCCOMB_X10_Y18_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~190'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~186 div:DIV|Add2~190 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.767 ns div:DIV\|Add2~194 49 COMB LCCOMB_X10_Y18_N16 2 " "Info: 49: + IC(0.000 ns) + CELL(0.035 ns) = 8.767 ns; Loc. = LCCOMB_X10_Y18_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~194'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~190 div:DIV|Add2~194 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.802 ns div:DIV\|Add2~198 50 COMB LCCOMB_X10_Y18_N18 2 " "Info: 50: + IC(0.000 ns) + CELL(0.035 ns) = 8.802 ns; Loc. = LCCOMB_X10_Y18_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~198'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~194 div:DIV|Add2~198 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.837 ns div:DIV\|Add2~202 51 COMB LCCOMB_X10_Y18_N20 2 " "Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 8.837 ns; Loc. = LCCOMB_X10_Y18_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~202'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~198 div:DIV|Add2~202 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.872 ns div:DIV\|Add2~206 52 COMB LCCOMB_X10_Y18_N22 2 " "Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 8.872 ns; Loc. = LCCOMB_X10_Y18_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~206'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~202 div:DIV|Add2~206 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.907 ns div:DIV\|Add2~210 53 COMB LCCOMB_X10_Y18_N24 2 " "Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 8.907 ns; Loc. = LCCOMB_X10_Y18_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~210'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~206 div:DIV|Add2~210 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.942 ns div:DIV\|Add2~214 54 COMB LCCOMB_X10_Y18_N26 2 " "Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 8.942 ns; Loc. = LCCOMB_X10_Y18_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~214'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~210 div:DIV|Add2~214 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.977 ns div:DIV\|Add2~218 55 COMB LCCOMB_X10_Y18_N28 2 " "Info: 55: + IC(0.000 ns) + CELL(0.035 ns) = 8.977 ns; Loc. = LCCOMB_X10_Y18_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~218'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~214 div:DIV|Add2~218 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 9.145 ns div:DIV\|Add2~222 56 COMB LCCOMB_X10_Y18_N30 2 " "Info: 56: + IC(0.000 ns) + CELL(0.168 ns) = 9.145 ns; Loc. = LCCOMB_X10_Y18_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~222'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~218 div:DIV|Add2~222 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.180 ns div:DIV\|Add2~226 57 COMB LCCOMB_X10_Y17_N0 2 " "Info: 57: + IC(0.000 ns) + CELL(0.035 ns) = 9.180 ns; Loc. = LCCOMB_X10_Y17_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~226'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~222 div:DIV|Add2~226 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.215 ns div:DIV\|Add2~230 58 COMB LCCOMB_X10_Y17_N2 2 " "Info: 58: + IC(0.000 ns) + CELL(0.035 ns) = 9.215 ns; Loc. = LCCOMB_X10_Y17_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~230'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~226 div:DIV|Add2~230 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.250 ns div:DIV\|Add2~234 59 COMB LCCOMB_X10_Y17_N4 2 " "Info: 59: + IC(0.000 ns) + CELL(0.035 ns) = 9.250 ns; Loc. = LCCOMB_X10_Y17_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~234'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~230 div:DIV|Add2~234 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.285 ns div:DIV\|Add2~238 60 COMB LCCOMB_X10_Y17_N6 2 " "Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 9.285 ns; Loc. = LCCOMB_X10_Y17_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~238'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~234 div:DIV|Add2~238 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.320 ns div:DIV\|Add2~242 61 COMB LCCOMB_X10_Y17_N8 2 " "Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 9.320 ns; Loc. = LCCOMB_X10_Y17_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~242'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~238 div:DIV|Add2~242 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.355 ns div:DIV\|Add2~246 62 COMB LCCOMB_X10_Y17_N10 2 " "Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 9.355 ns; Loc. = LCCOMB_X10_Y17_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~246'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~242 div:DIV|Add2~246 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.390 ns div:DIV\|Add2~250 63 COMB LCCOMB_X10_Y17_N12 2 " "Info: 63: + IC(0.000 ns) + CELL(0.035 ns) = 9.390 ns; Loc. = LCCOMB_X10_Y17_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~250'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~246 div:DIV|Add2~250 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 9.514 ns div:DIV\|Add2~254 64 COMB LCCOMB_X10_Y17_N14 1 " "Info: 64: + IC(0.000 ns) + CELL(0.124 ns) = 9.514 ns; Loc. = LCCOMB_X10_Y17_N14; Fanout = 1; COMB Node = 'div:DIV\|Add2~254'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~250 div:DIV|Add2~254 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 9.639 ns div:DIV\|Add2~257 65 COMB LCCOMB_X10_Y17_N16 161 " "Info: 65: + IC(0.000 ns) + CELL(0.125 ns) = 9.639 ns; Loc. = LCCOMB_X10_Y17_N16; Fanout = 161; COMB Node = 'div:DIV\|Add2~257'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { div:DIV|Add2~254 div:DIV|Add2~257 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.516 ns) 11.390 ns div:DIV\|Add5~2 66 COMB LCCOMB_X14_Y21_N0 2 " "Info: 66: + IC(1.235 ns) + CELL(0.516 ns) = 11.390 ns; Loc. = LCCOMB_X14_Y21_N0; Fanout = 2; COMB Node = 'div:DIV\|Add5~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { div:DIV|Add2~257 div:DIV|Add5~2 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.425 ns div:DIV\|Add5~6 67 COMB LCCOMB_X14_Y21_N2 2 " "Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 11.425 ns; Loc. = LCCOMB_X14_Y21_N2; Fanout = 2; COMB Node = 'div:DIV\|Add5~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~2 div:DIV|Add5~6 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.460 ns div:DIV\|Add5~10 68 COMB LCCOMB_X14_Y21_N4 2 " "Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 11.460 ns; Loc. = LCCOMB_X14_Y21_N4; Fanout = 2; COMB Node = 'div:DIV\|Add5~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~6 div:DIV|Add5~10 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.495 ns div:DIV\|Add5~14 69 COMB LCCOMB_X14_Y21_N6 2 " "Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 11.495 ns; Loc. = LCCOMB_X14_Y21_N6; Fanout = 2; COMB Node = 'div:DIV\|Add5~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~10 div:DIV|Add5~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.530 ns div:DIV\|Add5~18 70 COMB LCCOMB_X14_Y21_N8 2 " "Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 11.530 ns; Loc. = LCCOMB_X14_Y21_N8; Fanout = 2; COMB Node = 'div:DIV\|Add5~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~14 div:DIV|Add5~18 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.565 ns div:DIV\|Add5~22 71 COMB LCCOMB_X14_Y21_N10 2 " "Info: 71: + IC(0.000 ns) + CELL(0.035 ns) = 11.565 ns; Loc. = LCCOMB_X14_Y21_N10; Fanout = 2; COMB Node = 'div:DIV\|Add5~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~18 div:DIV|Add5~22 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.600 ns div:DIV\|Add5~26 72 COMB LCCOMB_X14_Y21_N12 2 " "Info: 72: + IC(0.000 ns) + CELL(0.035 ns) = 11.600 ns; Loc. = LCCOMB_X14_Y21_N12; Fanout = 2; COMB Node = 'div:DIV\|Add5~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~22 div:DIV|Add5~26 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.696 ns div:DIV\|Add5~30 73 COMB LCCOMB_X14_Y21_N14 2 " "Info: 73: + IC(0.000 ns) + CELL(0.096 ns) = 11.696 ns; Loc. = LCCOMB_X14_Y21_N14; Fanout = 2; COMB Node = 'div:DIV\|Add5~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { div:DIV|Add5~26 div:DIV|Add5~30 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.731 ns div:DIV\|Add5~34 74 COMB LCCOMB_X14_Y21_N16 2 " "Info: 74: + IC(0.000 ns) + CELL(0.035 ns) = 11.731 ns; Loc. = LCCOMB_X14_Y21_N16; Fanout = 2; COMB Node = 'div:DIV\|Add5~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~30 div:DIV|Add5~34 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.766 ns div:DIV\|Add5~38 75 COMB LCCOMB_X14_Y21_N18 2 " "Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 11.766 ns; Loc. = LCCOMB_X14_Y21_N18; Fanout = 2; COMB Node = 'div:DIV\|Add5~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~34 div:DIV|Add5~38 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.801 ns div:DIV\|Add5~42 76 COMB LCCOMB_X14_Y21_N20 2 " "Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 11.801 ns; Loc. = LCCOMB_X14_Y21_N20; Fanout = 2; COMB Node = 'div:DIV\|Add5~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~38 div:DIV|Add5~42 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.836 ns div:DIV\|Add5~46 77 COMB LCCOMB_X14_Y21_N22 2 " "Info: 77: + IC(0.000 ns) + CELL(0.035 ns) = 11.836 ns; Loc. = LCCOMB_X14_Y21_N22; Fanout = 2; COMB Node = 'div:DIV\|Add5~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~42 div:DIV|Add5~46 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.871 ns div:DIV\|Add5~50 78 COMB LCCOMB_X14_Y21_N24 2 " "Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 11.871 ns; Loc. = LCCOMB_X14_Y21_N24; Fanout = 2; COMB Node = 'div:DIV\|Add5~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~46 div:DIV|Add5~50 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.906 ns div:DIV\|Add5~54 79 COMB LCCOMB_X14_Y21_N26 2 " "Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 11.906 ns; Loc. = LCCOMB_X14_Y21_N26; Fanout = 2; COMB Node = 'div:DIV\|Add5~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~50 div:DIV|Add5~54 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.941 ns div:DIV\|Add5~58 80 COMB LCCOMB_X14_Y21_N28 2 " "Info: 80: + IC(0.000 ns) + CELL(0.035 ns) = 11.941 ns; Loc. = LCCOMB_X14_Y21_N28; Fanout = 2; COMB Node = 'div:DIV\|Add5~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~54 div:DIV|Add5~58 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 12.141 ns div:DIV\|Add5~62 81 COMB LCCOMB_X14_Y21_N30 2 " "Info: 81: + IC(0.000 ns) + CELL(0.200 ns) = 12.141 ns; Loc. = LCCOMB_X14_Y21_N30; Fanout = 2; COMB Node = 'div:DIV\|Add5~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { div:DIV|Add5~58 div:DIV|Add5~62 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.176 ns div:DIV\|Add5~66 82 COMB LCCOMB_X14_Y20_N0 2 " "Info: 82: + IC(0.000 ns) + CELL(0.035 ns) = 12.176 ns; Loc. = LCCOMB_X14_Y20_N0; Fanout = 2; COMB Node = 'div:DIV\|Add5~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~62 div:DIV|Add5~66 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.211 ns div:DIV\|Add5~70 83 COMB LCCOMB_X14_Y20_N2 2 " "Info: 83: + IC(0.000 ns) + CELL(0.035 ns) = 12.211 ns; Loc. = LCCOMB_X14_Y20_N2; Fanout = 2; COMB Node = 'div:DIV\|Add5~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~66 div:DIV|Add5~70 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.246 ns div:DIV\|Add5~74 84 COMB LCCOMB_X14_Y20_N4 2 " "Info: 84: + IC(0.000 ns) + CELL(0.035 ns) = 12.246 ns; Loc. = LCCOMB_X14_Y20_N4; Fanout = 2; COMB Node = 'div:DIV\|Add5~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~70 div:DIV|Add5~74 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.281 ns div:DIV\|Add5~78 85 COMB LCCOMB_X14_Y20_N6 2 " "Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 12.281 ns; Loc. = LCCOMB_X14_Y20_N6; Fanout = 2; COMB Node = 'div:DIV\|Add5~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~74 div:DIV|Add5~78 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.316 ns div:DIV\|Add5~82 86 COMB LCCOMB_X14_Y20_N8 2 " "Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 12.316 ns; Loc. = LCCOMB_X14_Y20_N8; Fanout = 2; COMB Node = 'div:DIV\|Add5~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~78 div:DIV|Add5~82 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.351 ns div:DIV\|Add5~86 87 COMB LCCOMB_X14_Y20_N10 2 " "Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 12.351 ns; Loc. = LCCOMB_X14_Y20_N10; Fanout = 2; COMB Node = 'div:DIV\|Add5~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~82 div:DIV|Add5~86 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.386 ns div:DIV\|Add5~90 88 COMB LCCOMB_X14_Y20_N12 2 " "Info: 88: + IC(0.000 ns) + CELL(0.035 ns) = 12.386 ns; Loc. = LCCOMB_X14_Y20_N12; Fanout = 2; COMB Node = 'div:DIV\|Add5~90'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~86 div:DIV|Add5~90 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 12.482 ns div:DIV\|Add5~94 89 COMB LCCOMB_X14_Y20_N14 2 " "Info: 89: + IC(0.000 ns) + CELL(0.096 ns) = 12.482 ns; Loc. = LCCOMB_X14_Y20_N14; Fanout = 2; COMB Node = 'div:DIV\|Add5~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { div:DIV|Add5~90 div:DIV|Add5~94 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.517 ns div:DIV\|Add5~98 90 COMB LCCOMB_X14_Y20_N16 2 " "Info: 90: + IC(0.000 ns) + CELL(0.035 ns) = 12.517 ns; Loc. = LCCOMB_X14_Y20_N16; Fanout = 2; COMB Node = 'div:DIV\|Add5~98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~94 div:DIV|Add5~98 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.552 ns div:DIV\|Add5~102 91 COMB LCCOMB_X14_Y20_N18 2 " "Info: 91: + IC(0.000 ns) + CELL(0.035 ns) = 12.552 ns; Loc. = LCCOMB_X14_Y20_N18; Fanout = 2; COMB Node = 'div:DIV\|Add5~102'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~98 div:DIV|Add5~102 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.587 ns div:DIV\|Add5~106 92 COMB LCCOMB_X14_Y20_N20 2 " "Info: 92: + IC(0.000 ns) + CELL(0.035 ns) = 12.587 ns; Loc. = LCCOMB_X14_Y20_N20; Fanout = 2; COMB Node = 'div:DIV\|Add5~106'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~102 div:DIV|Add5~106 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.622 ns div:DIV\|Add5~110 93 COMB LCCOMB_X14_Y20_N22 2 " "Info: 93: + IC(0.000 ns) + CELL(0.035 ns) = 12.622 ns; Loc. = LCCOMB_X14_Y20_N22; Fanout = 2; COMB Node = 'div:DIV\|Add5~110'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~106 div:DIV|Add5~110 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.657 ns div:DIV\|Add5~114 94 COMB LCCOMB_X14_Y20_N24 2 " "Info: 94: + IC(0.000 ns) + CELL(0.035 ns) = 12.657 ns; Loc. = LCCOMB_X14_Y20_N24; Fanout = 2; COMB Node = 'div:DIV\|Add5~114'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~110 div:DIV|Add5~114 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.692 ns div:DIV\|Add5~118 95 COMB LCCOMB_X14_Y20_N26 2 " "Info: 95: + IC(0.000 ns) + CELL(0.035 ns) = 12.692 ns; Loc. = LCCOMB_X14_Y20_N26; Fanout = 2; COMB Node = 'div:DIV\|Add5~118'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~114 div:DIV|Add5~118 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 12.817 ns div:DIV\|Add5~121 96 COMB LCCOMB_X14_Y20_N28 1 " "Info: 96: + IC(0.000 ns) + CELL(0.125 ns) = 12.817 ns; Loc. = LCCOMB_X14_Y20_N28; Fanout = 1; COMB Node = 'div:DIV\|Add5~121'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { div:DIV|Add5~118 div:DIV|Add5~121 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.225 ns) 13.641 ns div:DIV\|high\[30\]~feeder 97 COMB LCCOMB_X15_Y21_N28 1 " "Info: 97: + IC(0.599 ns) + CELL(0.225 ns) = 13.641 ns; Loc. = LCCOMB_X15_Y21_N28; Fanout = 1; COMB Node = 'div:DIV\|high\[30\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { div:DIV|Add5~121 div:DIV|high[30]~feeder } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 13.796 ns div:DIV\|high\[30\] 98 REG LCFF_X15_Y21_N29 1 " "Info: 98: + IC(0.000 ns) + CELL(0.155 ns) = 13.796 ns; Loc. = LCFF_X15_Y21_N29; Fanout = 1; REG Node = 'div:DIV\|high\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { div:DIV|high[30]~feeder div:DIV|high[30] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.915 ns ( 50.12 % ) " "Info: Total cell delay = 6.915 ns ( 50.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.881 ns ( 49.88 % ) " "Info: Total interconnect delay = 6.881 ns ( 49.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.796 ns" { reset div:DIV|Add2~6 div:DIV|Add2~10 div:DIV|Add2~14 div:DIV|Add2~18 div:DIV|Add2~22 div:DIV|Add2~26 div:DIV|Add2~30 div:DIV|Add2~34 div:DIV|Add2~38 div:DIV|Add2~42 div:DIV|Add2~46 div:DIV|Add2~50 div:DIV|Add2~54 div:DIV|Add2~58 div:DIV|Add2~62 div:DIV|Add2~66 div:DIV|Add2~70 div:DIV|Add2~74 div:DIV|Add2~78 div:DIV|Add2~82 div:DIV|Add2~86 div:DIV|Add2~90 div:DIV|Add2~94 div:DIV|Add2~98 div:DIV|Add2~102 div:DIV|Add2~106 div:DIV|Add2~110 div:DIV|Add2~114 div:DIV|Add2~118 div:DIV|Add2~122 div:DIV|Add2~126 div:DIV|Add2~130 div:DIV|Add2~134 div:DIV|Add2~138 div:DIV|Add2~142 div:DIV|Add2~146 div:DIV|Add2~150 div:DIV|Add2~154 div:DIV|Add2~158 div:DIV|Add2~162 div:DIV|Add2~166 div:DIV|Add2~170 div:DIV|Add2~174 div:DIV|Add2~178 div:DIV|Add2~182 div:DIV|Add2~186 div:DIV|Add2~190 div:DIV|Add2~194 div:DIV|Add2~198 div:DIV|Add2~202 div:DIV|Add2~206 div:DIV|Add2~210 div:DIV|Add2~214 div:DIV|Add2~218 div:DIV|Add2~222 div:DIV|Add2~226 div:DIV|Add2~230 div:DIV|Add2~234 div:DIV|Add2~238 div:DIV|Add2~242 div:DIV|Add2~246 div:DIV|Add2~250 div:DIV|Add2~254 div:DIV|Add2~257 div:DIV|Add5~2 div:DIV|Add5~6 div:DIV|Add5~10 div:DIV|Add5~14 div:DIV|Add5~18 div:DIV|Add5~22 div:DIV|Add5~26 div:DIV|Add5~30 div:DIV|Add5~34 div:DIV|Add5~38 div:DIV|Add5~42 div:DIV|Add5~46 div:DIV|Add5~50 div:DIV|Add5~54 div:DIV|Add5~58 div:DIV|Add5~62 div:DIV|Add5~66 div:DIV|Add5~70 div:DIV|Add5~74 div:DIV|Add5~78 div:DIV|Add5~82 div:DIV|Add5~86 div:DIV|Add5~90 div:DIV|Add5~94 div:DIV|Add5~98 div:DIV|Add5~102 div:DIV|Add5~106 div:DIV|Add5~110 div:DIV|Add5~114 div:DIV|Add5~118 div:DIV|Add5~121 div:DIV|high[30]~feeder div:DIV|high[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.796 ns" { reset {} reset~combout {} div:DIV|Add2~6 {} div:DIV|Add2~10 {} div:DIV|Add2~14 {} div:DIV|Add2~18 {} div:DIV|Add2~22 {} div:DIV|Add2~26 {} div:DIV|Add2~30 {} div:DIV|Add2~34 {} div:DIV|Add2~38 {} div:DIV|Add2~42 {} div:DIV|Add2~46 {} div:DIV|Add2~50 {} div:DIV|Add2~54 {} div:DIV|Add2~58 {} div:DIV|Add2~62 {} div:DIV|Add2~66 {} div:DIV|Add2~70 {} div:DIV|Add2~74 {} div:DIV|Add2~78 {} div:DIV|Add2~82 {} div:DIV|Add2~86 {} div:DIV|Add2~90 {} div:DIV|Add2~94 {} div:DIV|Add2~98 {} div:DIV|Add2~102 {} div:DIV|Add2~106 {} div:DIV|Add2~110 {} div:DIV|Add2~114 {} div:DIV|Add2~118 {} div:DIV|Add2~122 {} div:DIV|Add2~126 {} div:DIV|Add2~130 {} div:DIV|Add2~134 {} div:DIV|Add2~138 {} div:DIV|Add2~142 {} div:DIV|Add2~146 {} div:DIV|Add2~150 {} div:DIV|Add2~154 {} div:DIV|Add2~158 {} div:DIV|Add2~162 {} div:DIV|Add2~166 {} div:DIV|Add2~170 {} div:DIV|Add2~174 {} div:DIV|Add2~178 {} div:DIV|Add2~182 {} div:DIV|Add2~186 {} div:DIV|Add2~190 {} div:DIV|Add2~194 {} div:DIV|Add2~198 {} div:DIV|Add2~202 {} div:DIV|Add2~206 {} div:DIV|Add2~210 {} div:DIV|Add2~214 {} div:DIV|Add2~218 {} div:DIV|Add2~222 {} div:DIV|Add2~226 {} div:DIV|Add2~230 {} div:DIV|Add2~234 {} div:DIV|Add2~238 {} div:DIV|Add2~242 {} div:DIV|Add2~246 {} div:DIV|Add2~250 {} div:DIV|Add2~254 {} div:DIV|Add2~257 {} div:DIV|Add5~2 {} div:DIV|Add5~6 {} div:DIV|Add5~10 {} div:DIV|Add5~14 {} div:DIV|Add5~18 {} div:DIV|Add5~22 {} div:DIV|Add5~26 {} div:DIV|Add5~30 {} div:DIV|Add5~34 {} div:DIV|Add5~38 {} div:DIV|Add5~42 {} div:DIV|Add5~46 {} div:DIV|Add5~50 {} div:DIV|Add5~54 {} div:DIV|Add5~58 {} div:DIV|Add5~62 {} div:DIV|Add5~66 {} div:DIV|Add5~70 {} div:DIV|Add5~74 {} div:DIV|Add5~78 {} div:DIV|Add5~82 {} div:DIV|Add5~86 {} div:DIV|Add5~90 {} div:DIV|Add5~94 {} div:DIV|Add5~98 {} div:DIV|Add5~102 {} div:DIV|Add5~106 {} div:DIV|Add5~110 {} div:DIV|Add5~114 {} div:DIV|Add5~118 {} div:DIV|Add5~121 {} div:DIV|high[30]~feeder {} div:DIV|high[30] {} } { 0.000ns 0.000ns 5.047ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.235ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.599ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.461 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1953 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1953; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns div:DIV\|high\[30\] 3 REG LCFF_X15_Y21_N29 1 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X15_Y21_N29; Fanout = 1; REG Node = 'div:DIV\|high\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clk~clkctrl div:DIV|high[30] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl div:DIV|high[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|high[30] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.796 ns" { reset div:DIV|Add2~6 div:DIV|Add2~10 div:DIV|Add2~14 div:DIV|Add2~18 div:DIV|Add2~22 div:DIV|Add2~26 div:DIV|Add2~30 div:DIV|Add2~34 div:DIV|Add2~38 div:DIV|Add2~42 div:DIV|Add2~46 div:DIV|Add2~50 div:DIV|Add2~54 div:DIV|Add2~58 div:DIV|Add2~62 div:DIV|Add2~66 div:DIV|Add2~70 div:DIV|Add2~74 div:DIV|Add2~78 div:DIV|Add2~82 div:DIV|Add2~86 div:DIV|Add2~90 div:DIV|Add2~94 div:DIV|Add2~98 div:DIV|Add2~102 div:DIV|Add2~106 div:DIV|Add2~110 div:DIV|Add2~114 div:DIV|Add2~118 div:DIV|Add2~122 div:DIV|Add2~126 div:DIV|Add2~130 div:DIV|Add2~134 div:DIV|Add2~138 div:DIV|Add2~142 div:DIV|Add2~146 div:DIV|Add2~150 div:DIV|Add2~154 div:DIV|Add2~158 div:DIV|Add2~162 div:DIV|Add2~166 div:DIV|Add2~170 div:DIV|Add2~174 div:DIV|Add2~178 div:DIV|Add2~182 div:DIV|Add2~186 div:DIV|Add2~190 div:DIV|Add2~194 div:DIV|Add2~198 div:DIV|Add2~202 div:DIV|Add2~206 div:DIV|Add2~210 div:DIV|Add2~214 div:DIV|Add2~218 div:DIV|Add2~222 div:DIV|Add2~226 div:DIV|Add2~230 div:DIV|Add2~234 div:DIV|Add2~238 div:DIV|Add2~242 div:DIV|Add2~246 div:DIV|Add2~250 div:DIV|Add2~254 div:DIV|Add2~257 div:DIV|Add5~2 div:DIV|Add5~6 div:DIV|Add5~10 div:DIV|Add5~14 div:DIV|Add5~18 div:DIV|Add5~22 div:DIV|Add5~26 div:DIV|Add5~30 div:DIV|Add5~34 div:DIV|Add5~38 div:DIV|Add5~42 div:DIV|Add5~46 div:DIV|Add5~50 div:DIV|Add5~54 div:DIV|Add5~58 div:DIV|Add5~62 div:DIV|Add5~66 div:DIV|Add5~70 div:DIV|Add5~74 div:DIV|Add5~78 div:DIV|Add5~82 div:DIV|Add5~86 div:DIV|Add5~90 div:DIV|Add5~94 div:DIV|Add5~98 div:DIV|Add5~102 div:DIV|Add5~106 div:DIV|Add5~110 div:DIV|Add5~114 div:DIV|Add5~118 div:DIV|Add5~121 div:DIV|high[30]~feeder div:DIV|high[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.796 ns" { reset {} reset~combout {} div:DIV|Add2~6 {} div:DIV|Add2~10 {} div:DIV|Add2~14 {} div:DIV|Add2~18 {} div:DIV|Add2~22 {} div:DIV|Add2~26 {} div:DIV|Add2~30 {} div:DIV|Add2~34 {} div:DIV|Add2~38 {} div:DIV|Add2~42 {} div:DIV|Add2~46 {} div:DIV|Add2~50 {} div:DIV|Add2~54 {} div:DIV|Add2~58 {} div:DIV|Add2~62 {} div:DIV|Add2~66 {} div:DIV|Add2~70 {} div:DIV|Add2~74 {} div:DIV|Add2~78 {} div:DIV|Add2~82 {} div:DIV|Add2~86 {} div:DIV|Add2~90 {} div:DIV|Add2~94 {} div:DIV|Add2~98 {} div:DIV|Add2~102 {} div:DIV|Add2~106 {} div:DIV|Add2~110 {} div:DIV|Add2~114 {} div:DIV|Add2~118 {} div:DIV|Add2~122 {} div:DIV|Add2~126 {} div:DIV|Add2~130 {} div:DIV|Add2~134 {} div:DIV|Add2~138 {} div:DIV|Add2~142 {} div:DIV|Add2~146 {} div:DIV|Add2~150 {} div:DIV|Add2~154 {} div:DIV|Add2~158 {} div:DIV|Add2~162 {} div:DIV|Add2~166 {} div:DIV|Add2~170 {} div:DIV|Add2~174 {} div:DIV|Add2~178 {} div:DIV|Add2~182 {} div:DIV|Add2~186 {} div:DIV|Add2~190 {} div:DIV|Add2~194 {} div:DIV|Add2~198 {} div:DIV|Add2~202 {} div:DIV|Add2~206 {} div:DIV|Add2~210 {} div:DIV|Add2~214 {} div:DIV|Add2~218 {} div:DIV|Add2~222 {} div:DIV|Add2~226 {} div:DIV|Add2~230 {} div:DIV|Add2~234 {} div:DIV|Add2~238 {} div:DIV|Add2~242 {} div:DIV|Add2~246 {} div:DIV|Add2~250 {} div:DIV|Add2~254 {} div:DIV|Add2~257 {} div:DIV|Add5~2 {} div:DIV|Add5~6 {} div:DIV|Add5~10 {} div:DIV|Add5~14 {} div:DIV|Add5~18 {} div:DIV|Add5~22 {} div:DIV|Add5~26 {} div:DIV|Add5~30 {} div:DIV|Add5~34 {} div:DIV|Add5~38 {} div:DIV|Add5~42 {} div:DIV|Add5~46 {} div:DIV|Add5~50 {} div:DIV|Add5~54 {} div:DIV|Add5~58 {} div:DIV|Add5~62 {} div:DIV|Add5~66 {} div:DIV|Add5~70 {} div:DIV|Add5~74 {} div:DIV|Add5~78 {} div:DIV|Add5~82 {} div:DIV|Add5~86 {} div:DIV|Add5~90 {} div:DIV|Add5~94 {} div:DIV|Add5~98 {} div:DIV|Add5~102 {} div:DIV|Add5~106 {} div:DIV|Add5~110 {} div:DIV|Add5~114 {} div:DIV|Add5~118 {} div:DIV|Add5~121 {} div:DIV|high[30]~feeder {} div:DIV|high[30] {} } { 0.000ns 0.000ns 5.047ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.235ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.599ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl div:DIV|high[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|high[30] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mem_adress_in\[12\] control:ctrl\|iord\[0\] 13.893 ns register " "Info: tco from clock \"clk\" to destination pin \"mem_adress_in\[12\]\" through register \"control:ctrl\|iord\[0\]\" is 13.893 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.292 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.712 ns) 2.498 ns control:ctrl\|state\[5\] 2 REG LCFF_X6_Y10_N19 57 " "Info: 2: + IC(0.932 ns) + CELL(0.712 ns) = 2.498 ns; Loc. = LCFF_X6_Y10_N19; Fanout = 57; REG Node = 'control:ctrl\|state\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { clk control:ctrl|state[5] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.366 ns) 3.556 ns control:ctrl\|WideOr84~0 3 COMB LCCOMB_X6_Y11_N4 2 " "Info: 3: + IC(0.692 ns) + CELL(0.366 ns) = 3.556 ns; Loc. = LCCOMB_X6_Y11_N4; Fanout = 2; COMB Node = 'control:ctrl\|WideOr84~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { control:ctrl|state[5] control:ctrl|WideOr84~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.228 ns) 4.031 ns control:ctrl\|Decoder2~0 4 COMB LCCOMB_X6_Y11_N14 1 " "Info: 4: + IC(0.247 ns) + CELL(0.228 ns) = 4.031 ns; Loc. = LCCOMB_X6_Y11_N14; Fanout = 1; COMB Node = 'control:ctrl\|Decoder2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { control:ctrl|WideOr84~0 control:ctrl|Decoder2~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.000 ns) 5.336 ns control:ctrl\|Decoder2~0clkctrl 5 COMB CLKCTRL_G0 42 " "Info: 5: + IC(1.305 ns) + CELL(0.000 ns) = 5.336 ns; Loc. = CLKCTRL_G0; Fanout = 42; COMB Node = 'control:ctrl\|Decoder2~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.053 ns) 6.292 ns control:ctrl\|iord\[0\] 6 REG LCCOMB_X6_Y9_N28 11 " "Info: 6: + IC(0.903 ns) + CELL(0.053 ns) = 6.292 ns; Loc. = LCCOMB_X6_Y9_N28; Fanout = 11; REG Node = 'control:ctrl\|iord\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { control:ctrl|Decoder2~0clkctrl control:ctrl|iord[0] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 35.17 % ) " "Info: Total cell delay = 2.213 ns ( 35.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.079 ns ( 64.83 % ) " "Info: Total interconnect delay = 4.079 ns ( 64.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { clk control:ctrl|state[5] control:ctrl|WideOr84~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|iord[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { clk {} clk~combout {} control:ctrl|state[5] {} control:ctrl|WideOr84~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|iord[0] {} } { 0.000ns 0.000ns 0.932ns 0.692ns 0.247ns 1.305ns 0.903ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.601 ns + Longest register pin " "Info: + Longest register to pin delay is 7.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|iord\[0\] 1 REG LCCOMB_X6_Y9_N28 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y9_N28; Fanout = 11; REG Node = 'control:ctrl\|iord\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|iord[0] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.228 ns) 1.325 ns mux32_8x1:mux_iord\|out\[14\]~10 2 COMB LCCOMB_X14_Y12_N10 17 " "Info: 2: + IC(1.097 ns) + CELL(0.228 ns) = 1.325 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 17; COMB Node = 'mux32_8x1:mux_iord\|out\[14\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { control:ctrl|iord[0] mux32_8x1:mux_iord|out[14]~10 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.040 ns) + CELL(0.272 ns) 3.637 ns mux32_8x1:mux_iord\|out\[12\]~14 3 COMB LCCOMB_X9_Y10_N30 1 " "Info: 3: + IC(2.040 ns) + CELL(0.272 ns) = 3.637 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 1; COMB Node = 'mux32_8x1:mux_iord\|out\[12\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { mux32_8x1:mux_iord|out[14]~10 mux32_8x1:mux_iord|out[12]~14 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(1.942 ns) 7.601 ns mem_adress_in\[12\] 4 PIN PIN_G14 0 " "Info: 4: + IC(2.022 ns) + CELL(1.942 ns) = 7.601 ns; Loc. = PIN_G14; Fanout = 0; PIN Node = 'mem_adress_in\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.964 ns" { mux32_8x1:mux_iord|out[12]~14 mem_adress_in[12] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 32.13 % ) " "Info: Total cell delay = 2.442 ns ( 32.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.159 ns ( 67.87 % ) " "Info: Total interconnect delay = 5.159 ns ( 67.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.601 ns" { control:ctrl|iord[0] mux32_8x1:mux_iord|out[14]~10 mux32_8x1:mux_iord|out[12]~14 mem_adress_in[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.601 ns" { control:ctrl|iord[0] {} mux32_8x1:mux_iord|out[14]~10 {} mux32_8x1:mux_iord|out[12]~14 {} mem_adress_in[12] {} } { 0.000ns 1.097ns 2.040ns 2.022ns } { 0.000ns 0.228ns 0.272ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { clk control:ctrl|state[5] control:ctrl|WideOr84~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|iord[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { clk {} clk~combout {} control:ctrl|state[5] {} control:ctrl|WideOr84~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|iord[0] {} } { 0.000ns 0.000ns 0.932ns 0.692ns 0.247ns 1.305ns 0.903ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.601 ns" { control:ctrl|iord[0] mux32_8x1:mux_iord|out[14]~10 mux32_8x1:mux_iord|out[12]~14 mem_adress_in[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.601 ns" { control:ctrl|iord[0] {} mux32_8x1:mux_iord|out[14]~10 {} mux32_8x1:mux_iord|out[12]~14 {} mem_adress_in[12] {} } { 0.000ns 1.097ns 2.040ns 2.022ns } { 0.000ns 0.228ns 0.272ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "div:DIV\|divisor\[53\] reset clk -2.478 ns register " "Info: th for register \"div:DIV\|divisor\[53\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.478 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.483 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1953 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1953; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns div:DIV\|divisor\[53\] 3 REG LCFF_X10_Y16_N7 3 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X10_Y16_N7; Fanout = 3; REG Node = 'div:DIV\|divisor\[53\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clk~clkctrl div:DIV|divisor[53] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl div:DIV|divisor[53] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|divisor[53] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.110 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 704 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 704; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.038 ns) + CELL(0.053 ns) 4.955 ns div:DIV\|divisor~9 2 COMB LCCOMB_X10_Y16_N6 1 " "Info: 2: + IC(4.038 ns) + CELL(0.053 ns) = 4.955 ns; Loc. = LCCOMB_X10_Y16_N6; Fanout = 1; COMB Node = 'div:DIV\|divisor~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { reset div:DIV|divisor~9 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.110 ns div:DIV\|divisor\[53\] 3 REG LCFF_X10_Y16_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.110 ns; Loc. = LCFF_X10_Y16_N7; Fanout = 3; REG Node = 'div:DIV\|divisor\[53\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { div:DIV|divisor~9 div:DIV|divisor[53] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 20.98 % ) " "Info: Total cell delay = 1.072 ns ( 20.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.038 ns ( 79.02 % ) " "Info: Total interconnect delay = 4.038 ns ( 79.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.110 ns" { reset div:DIV|divisor~9 div:DIV|divisor[53] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.110 ns" { reset {} reset~combout {} div:DIV|divisor~9 {} div:DIV|divisor[53] {} } { 0.000ns 0.000ns 4.038ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl div:DIV|divisor[53] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|divisor[53] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.110 ns" { reset div:DIV|divisor~9 div:DIV|divisor[53] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.110 ns" { reset {} reset~combout {} div:DIV|divisor~9 {} div:DIV|divisor[53] {} } { 0.000ns 0.000ns 4.038ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 52 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 00:59:42 2019 " "Info: Processing ended: Sat May 18 00:59:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
