{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635995698206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635995698207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 03 21:14:57 2021 " "Processing started: Wed Nov 03 21:14:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635995698207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1635995698207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta microprocessor -c microprocessor " "Command: quartus_sta microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1635995698207 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1635995698325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1635995698491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1635995698491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635995698536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635995698536 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1635995698847 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microprocessor.sdc " "Synopsys Design Constraints File file not found: 'microprocessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1635995698861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1635995698862 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1635995698863 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1635995698863 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1635995698863 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comp_unit\|always11~0  from: datab  to: combout " "Cell: comp_unit\|always11~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1635995698864 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0  to: prog_memory\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0  to: prog_memory\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1635995698864 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1635995698864 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1635995698865 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1635995698865 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1635995698866 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1635995698875 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1635995698913 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1635995698913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.112 " "Worst-case setup slack is -9.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995698916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995698916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.112            -338.352 clk  " "   -9.112            -338.352 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995698916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.244             -35.987 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0  " "   -5.244             -35.987 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995698916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635995698916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995698925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995698925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 clk  " "    0.404               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995698925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864               0.000 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.864               0.000 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995698925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635995698925 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635995698928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635995698933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995698943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995698943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -83.285 clk  " "   -3.000             -83.285 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995698943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.441               0.000 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995698943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635995698943 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1635995699030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1635995699047 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1635995699257 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comp_unit\|always11~0  from: datab  to: combout " "Cell: comp_unit\|always11~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1635995699294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0  to: prog_memory\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0  to: prog_memory\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1635995699294 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1635995699294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1635995699294 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1635995699304 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1635995699304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.418 " "Worst-case setup slack is -8.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.418            -311.145 clk  " "   -8.418            -311.145 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.779             -33.334 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.779             -33.334 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635995699306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clk  " "    0.356               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.701               0.000 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635995699313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635995699318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635995699322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -83.065 clk  " "   -3.000             -83.065 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.422               0.000 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635995699326 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1635995699426 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comp_unit\|always11~0  from: datab  to: combout " "Cell: comp_unit\|always11~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1635995699497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0  to: prog_memory\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0  to: prog_memory\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1635995699497 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1635995699497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1635995699498 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1635995699501 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1635995699501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.269 " "Worst-case setup slack is -4.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.269            -151.862 clk  " "   -4.269            -151.862 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.383             -16.986 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.383             -16.986 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635995699504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.016 " "Worst-case hold slack is -0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016              -0.016 clk  " "   -0.016              -0.016 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.343               0.000 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635995699517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635995699521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635995699526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -63.971 clk  " "   -3.000             -63.971 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.246               0.000 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_t7b1:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635995699529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635995699529 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1635995699958 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1635995699959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635995700039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 03 21:15:00 2021 " "Processing ended: Wed Nov 03 21:15:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635995700039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635995700039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635995700039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1635995700038 ""}
