version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/panel_16x16_testwave/clk
/panel_16x16_testwave/wr
/panel_16x16_testwave/UUT/addr_bus_write
/panel_16x16_testwave/data_bus_in_mem
/panel_16x16_testwave/UUT/Counter_DC/enable_str
/panel_16x16_testwave/UUT/RAM/data_bus_out
/panel_16x16_testwave/UUT/Counter_DC/addr_rd
/panel_16x16_testwave/UUT/wr_enable
/panel_16x16_testwave/rgb_string
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/panel_16x16_testwave/clk
2
0
/panel_16x16_testwave/wr
2
0
/panel_16x16_testwave/UUT/addr_bus_write
2
2
/panel_16x16_testwave/data_bus_in_mem
2
0
/panel_16x16_testwave/UUT/Counter_DC/enable_str
2
2
/panel_16x16_testwave/UUT/RAM/data_bus_out
2
2
/panel_16x16_testwave/UUT/Counter_DC/addr_rd
2
2
/panel_16x16_testwave/UUT/wr_enable
2
2
/panel_16x16_testwave/rgb_string
2
0
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
