#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014e3ce583e0 .scope module, "AND_1" "AND_1" 2 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0000014e3ce5c7d8 .functor BUFZ 1, C4<z>; HiZ drive
o0000014e3ce5c808 .functor BUFZ 1, C4<z>; HiZ drive
L_0000014e3ce57e30 .functor AND 1, o0000014e3ce5c7d8, o0000014e3ce5c808, C4<1>, C4<1>;
v0000014e3ce55790_0 .net "a", 0 0, o0000014e3ce5c7d8;  0 drivers
v0000014e3ce550b0_0 .net "b", 0 0, o0000014e3ce5c808;  0 drivers
v0000014e3ce55830_0 .net "y", 0 0, L_0000014e3ce57e30;  1 drivers
S_0000014e3ce5c2f0 .scope module, "OR" "OR" 2 27;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
o0000014e3ce5c8f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0000014e3ce5c928 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000014e3ce57f10 .functor OR 32, o0000014e3ce5c8f8, o0000014e3ce5c928, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014e3ce551f0_0 .net "a", 31 0, o0000014e3ce5c8f8;  0 drivers
v0000014e3ce55290_0 .net "b", 31 0, o0000014e3ce5c928;  0 drivers
v0000014e3ce55970_0 .net "y", 31 0, L_0000014e3ce57f10;  1 drivers
S_0000014e3ce526e0 .scope module, "alu_tb" "alu_tb" 3 3;
 .timescale -9 -12;
v0000014e3ceb8350_0 .var "a", 31 0;
v0000014e3ceb9cf0_0 .var "aluControl", 2 0;
v0000014e3ceb8530_0 .var "b", 31 0;
v0000014e3ceb91b0_0 .net "result", 31 0, v0000014e3ceb55e0_0;  1 drivers
S_0000014e3ce52870 .scope module, "uut" "alu" 3 13, 4 1 0, S_0000014e3ce526e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "aluControl";
    .port_info 3 /OUTPUT 32 "result";
v0000014e3ceb57c0_0 .net "Cout", 0 0, L_0000014e3ceb9c50;  1 drivers
v0000014e3ceb8a30_0 .net "a", 31 0, v0000014e3ceb8350_0;  1 drivers
v0000014e3ceb8f30_0 .net "aluControl", 2 0, v0000014e3ceb9cf0_0;  1 drivers
v0000014e3ceb85d0_0 .net "b", 31 0, v0000014e3ceb8530_0;  1 drivers
v0000014e3ceb8850_0 .net "bInv", 31 0, L_0000014e3ce57730;  1 drivers
v0000014e3ceb82b0_0 .net "invAluControl1", 0 0, L_0000014e3ce57b20;  1 drivers
v0000014e3ceb96b0_0 .net "invxorResult", 0 0, L_0000014e3ce578f0;  1 drivers
v0000014e3ceb9070_0 .net "outMux2", 31 0, L_0000014e3ceb9f70;  1 drivers
v0000014e3ceb9890_0 .net "overflow", 0 0, L_0000014e3ce57490;  1 drivers
v0000014e3ceb9570_0 .net "result", 31 0, v0000014e3ceb55e0_0;  alias, 1 drivers
v0000014e3ceb8210_0 .net "sum", 31 0, L_0000014e3ceb8fd0;  1 drivers
v0000014e3ceb87b0_0 .net "xorResult", 0 0, L_0000014e3ce575e0;  1 drivers
v0000014e3ceb8670_0 .net "xorResult2", 0 0, L_0000014e3ce572d0;  1 drivers
v0000014e3ceb8c10_0 .net "yAnd", 31 0, L_0000014e3ce57ce0;  1 drivers
v0000014e3ceb83f0_0 .net "yXor", 31 0, L_0000014e3ce57260;  1 drivers
v0000014e3ceb8e90_0 .net "zeroextenderinput", 0 0, L_0000014e3ce57c70;  1 drivers
v0000014e3ceb9110_0 .net "zeroextenderoutput", 31 0, L_0000014e3ceb9e30;  1 drivers
L_0000014e3ceb8d50 .part v0000014e3ceb9cf0_0, 0, 1;
L_0000014e3ceb94d0 .part v0000014e3ceb9cf0_0, 0, 1;
L_0000014e3ceb8cb0 .part v0000014e3ceb9cf0_0, 1, 1;
L_0000014e3ceb9930 .part v0000014e3ceb8350_0, 31, 1;
L_0000014e3ceb9610 .part v0000014e3ceb8530_0, 31, 1;
L_0000014e3ceb8170 .part v0000014e3ceb9cf0_0, 0, 1;
L_0000014e3ceb9390 .part L_0000014e3ceb8fd0, 31, 1;
L_0000014e3ceb92f0 .part v0000014e3ceb8350_0, 31, 1;
L_0000014e3ceb8710 .part L_0000014e3ceb8fd0, 31, 1;
S_0000014e3ce4d580 .scope module, "AND1" "AND" 4 21, 2 1 0, S_0000014e3ce52870;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
L_0000014e3ce57ce0 .functor AND 32, v0000014e3ceb8350_0, v0000014e3ceb8530_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000014e3ce55330_0 .net "a", 31 0, v0000014e3ceb8350_0;  alias, 1 drivers
v0000014e3ce55a10_0 .net "b", 31 0, v0000014e3ceb8530_0;  alias, 1 drivers
v0000014e3ce55470_0 .net "y", 31 0, L_0000014e3ce57ce0;  alias, 1 drivers
S_0000014e3ce4d710 .scope module, "AND2" "AND_1_3" 4 35, 2 17 0, S_0000014e3ce52870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0000014e3ce57420 .functor AND 1, L_0000014e3ce578f0, L_0000014e3ce572d0, C4<1>, C4<1>;
L_0000014e3ce57490 .functor AND 1, L_0000014e3ce57420, L_0000014e3ce57b20, C4<1>, C4<1>;
v0000014e3ce553d0_0 .net *"_ivl_0", 0 0, L_0000014e3ce57420;  1 drivers
v0000014e3ce55c90_0 .net "a", 0 0, L_0000014e3ce578f0;  alias, 1 drivers
v0000014e3ce55ab0_0 .net "b", 0 0, L_0000014e3ce572d0;  alias, 1 drivers
v0000014e3ceb59a0_0 .net "c", 0 0, L_0000014e3ce57b20;  alias, 1 drivers
v0000014e3ceb5ea0_0 .net "y", 0 0, L_0000014e3ce57490;  alias, 1 drivers
S_0000014e3ce392b0 .scope module, "INV_1_1" "INV_1" 4 27, 2 68 0, S_0000014e3ce52870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0000014e3ce57b20 .functor NOT 1, L_0000014e3ceb8cb0, C4<0>, C4<0>, C4<0>;
v0000014e3ceb48c0_0 .net "a", 0 0, L_0000014e3ceb8cb0;  1 drivers
v0000014e3ceb54a0_0 .net "y", 0 0, L_0000014e3ce57b20;  alias, 1 drivers
S_0000014e3ce39440 .scope module, "INV_1_2" "INV_1" 4 31, 2 68 0, S_0000014e3ce52870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0000014e3ce578f0 .functor NOT 1, L_0000014e3ce575e0, C4<0>, C4<0>, C4<0>;
v0000014e3ceb5a40_0 .net "a", 0 0, L_0000014e3ce575e0;  alias, 1 drivers
v0000014e3ceb5180_0 .net "y", 0 0, L_0000014e3ce578f0;  alias, 1 drivers
S_0000014e3ce02830 .scope module, "INV_32_1" "INV_32" 4 15, 2 61 0, S_0000014e3ce52870;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
L_0000014e3ce57730 .functor NOT 32, v0000014e3ceb8530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014e3ceb5ae0_0 .net "a", 31 0, v0000014e3ceb8530_0;  alias, 1 drivers
v0000014e3ceb5b80_0 .net "y", 31 0, L_0000014e3ce57730;  alias, 1 drivers
S_0000014e3ce029c0 .scope module, "XOR1" "XOR" 4 24, 2 36 0, S_0000014e3ce52870;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
L_0000014e3ce57260 .functor XOR 32, v0000014e3ceb8350_0, v0000014e3ceb8530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014e3ceb4960_0 .net "a", 31 0, v0000014e3ceb8350_0;  alias, 1 drivers
v0000014e3ceb4fa0_0 .net "b", 31 0, v0000014e3ceb8530_0;  alias, 1 drivers
v0000014e3ceb5e00_0 .net "y", 31 0, L_0000014e3ce57260;  alias, 1 drivers
S_0000014e3ce4bc30 .scope module, "XOR2" "XOR_1_3" 4 30, 2 52 0, S_0000014e3ce52870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0000014e3ce57570 .functor XOR 1, L_0000014e3ceb9930, L_0000014e3ceb9610, C4<0>, C4<0>;
L_0000014e3ce575e0 .functor XOR 1, L_0000014e3ce57570, L_0000014e3ceb8170, C4<0>, C4<0>;
v0000014e3ceb45a0_0 .net *"_ivl_0", 0 0, L_0000014e3ce57570;  1 drivers
v0000014e3ceb4460_0 .net "a", 0 0, L_0000014e3ceb9930;  1 drivers
v0000014e3ceb4140_0 .net "b", 0 0, L_0000014e3ceb9610;  1 drivers
v0000014e3ceb5720_0 .net "c", 0 0, L_0000014e3ceb8170;  1 drivers
v0000014e3ceb5c20_0 .net "y", 0 0, L_0000014e3ce575e0;  alias, 1 drivers
S_0000014e3ce4bdc0 .scope module, "XOR3" "XOR_1" 4 33, 2 44 0, S_0000014e3ce52870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000014e3ce572d0 .functor XOR 1, L_0000014e3ceb9390, L_0000014e3ceb92f0, C4<0>, C4<0>;
v0000014e3ceb5cc0_0 .net "a", 0 0, L_0000014e3ceb9390;  1 drivers
v0000014e3ceb5d60_0 .net "b", 0 0, L_0000014e3ceb92f0;  1 drivers
v0000014e3ceb5900_0 .net "y", 0 0, L_0000014e3ce572d0;  alias, 1 drivers
S_0000014e3ce48c80 .scope module, "XOR4" "XOR_1" 4 38, 2 44 0, S_0000014e3ce52870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000014e3ce57c70 .functor XOR 1, L_0000014e3ce57490, L_0000014e3ceb8710, C4<0>, C4<0>;
v0000014e3ceb52c0_0 .net "a", 0 0, L_0000014e3ce57490;  alias, 1 drivers
v0000014e3ceb4e60_0 .net "b", 0 0, L_0000014e3ceb8710;  1 drivers
v0000014e3ceb4c80_0 .net "y", 0 0, L_0000014e3ce57c70;  alias, 1 drivers
S_0000014e3ce48e10 .scope module, "adder" "adder" 4 18, 2 75 0, S_0000014e3ce52870;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0000014e3ceb4dc0_0 .net "Cin", 0 0, L_0000014e3ceb94d0;  1 drivers
v0000014e3ceb5f40_0 .net "Cout", 0 0, L_0000014e3ceb9c50;  alias, 1 drivers
L_0000014e3cef00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014e3ceb5fe0_0 .net *"_ivl_10", 0 0, L_0000014e3cef00d0;  1 drivers
v0000014e3ceb41e0_0 .net *"_ivl_11", 32 0, L_0000014e3ceb8b70;  1 drivers
v0000014e3ceb4280_0 .net *"_ivl_13", 32 0, L_0000014e3ceb8df0;  1 drivers
L_0000014e3cef0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014e3ceb5540_0 .net *"_ivl_16", 31 0, L_0000014e3cef0118;  1 drivers
v0000014e3ceb4aa0_0 .net *"_ivl_17", 32 0, L_0000014e3ceb9d90;  1 drivers
v0000014e3ceb4320_0 .net *"_ivl_3", 32 0, L_0000014e3ceb97f0;  1 drivers
L_0000014e3cef0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014e3ceb4f00_0 .net *"_ivl_6", 0 0, L_0000014e3cef0088;  1 drivers
v0000014e3ceb5860_0 .net *"_ivl_7", 32 0, L_0000014e3ceb9250;  1 drivers
v0000014e3ceb43c0_0 .net "a", 31 0, v0000014e3ceb8350_0;  alias, 1 drivers
v0000014e3ceb4d20_0 .net "b", 31 0, L_0000014e3ceb9f70;  alias, 1 drivers
v0000014e3ceb5040_0 .net "sum", 31 0, L_0000014e3ceb8fd0;  alias, 1 drivers
L_0000014e3ceb9c50 .part L_0000014e3ceb9d90, 32, 1;
L_0000014e3ceb8fd0 .part L_0000014e3ceb9d90, 0, 32;
L_0000014e3ceb97f0 .concat [ 32 1 0 0], v0000014e3ceb8350_0, L_0000014e3cef0088;
L_0000014e3ceb9250 .concat [ 32 1 0 0], L_0000014e3ceb9f70, L_0000014e3cef00d0;
L_0000014e3ceb8b70 .arith/sum 33, L_0000014e3ceb97f0, L_0000014e3ceb9250;
L_0000014e3ceb8df0 .concat [ 1 32 0 0], L_0000014e3ceb94d0, L_0000014e3cef0118;
L_0000014e3ceb9d90 .arith/sum 33, L_0000014e3ceb8b70, L_0000014e3ceb8df0;
S_0000014e3ce47740 .scope module, "mux2" "mux2to1" 4 16, 2 88 0, S_0000014e3ce52870;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0000014e3ceb4500_0 .net "in0", 31 0, v0000014e3ceb8530_0;  alias, 1 drivers
v0000014e3ceb4640_0 .net "in1", 31 0, L_0000014e3ce57730;  alias, 1 drivers
v0000014e3ceb4a00_0 .net "out", 31 0, L_0000014e3ceb9f70;  alias, 1 drivers
v0000014e3ceb5360_0 .net "sel", 0 0, L_0000014e3ceb8d50;  1 drivers
L_0000014e3ceb9f70 .functor MUXZ 32, v0000014e3ceb8530_0, L_0000014e3ce57730, L_0000014e3ceb8d50, C4<>;
S_0000014e3ce478d0 .scope module, "mux5" "mux5to1" 4 43, 2 99 0, S_0000014e3ce52870;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 32 "in4";
    .port_info 5 /INPUT 3 "sel";
    .port_info 6 /OUTPUT 32 "out";
v0000014e3ceb46e0_0 .net "in0", 31 0, L_0000014e3ceb8fd0;  alias, 1 drivers
v0000014e3ceb4780_0 .net "in1", 31 0, L_0000014e3ceb8fd0;  alias, 1 drivers
v0000014e3ceb4820_0 .net "in2", 31 0, L_0000014e3ce57ce0;  alias, 1 drivers
v0000014e3ceb4b40_0 .net "in3", 31 0, L_0000014e3ce57260;  alias, 1 drivers
v0000014e3ceb50e0_0 .net "in4", 31 0, L_0000014e3ceb9e30;  alias, 1 drivers
v0000014e3ceb55e0_0 .var "out", 31 0;
v0000014e3ceb4be0_0 .net "sel", 2 0, v0000014e3ceb9cf0_0;  alias, 1 drivers
E_0000014e3ce5b110/0 .event anyedge, v0000014e3ceb4be0_0, v0000014e3ceb5040_0, v0000014e3ceb5040_0, v0000014e3ce55470_0;
E_0000014e3ce5b110/1 .event anyedge, v0000014e3ceb5e00_0, v0000014e3ceb50e0_0;
E_0000014e3ce5b110 .event/or E_0000014e3ce5b110/0, E_0000014e3ce5b110/1;
S_0000014e3ce45200 .scope module, "ze" "zero_extender" 4 41, 2 122 0, S_0000014e3ce52870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 32 "y";
L_0000014e3cef0160 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014e3ceb5220_0 .net/2u *"_ivl_0", 30 0, L_0000014e3cef0160;  1 drivers
v0000014e3ceb5400_0 .net "a", 0 0, L_0000014e3ce57c70;  alias, 1 drivers
v0000014e3ceb5680_0 .net "y", 31 0, L_0000014e3ceb9e30;  alias, 1 drivers
L_0000014e3ceb9e30 .concat [ 1 31 0 0], L_0000014e3ce57c70, L_0000014e3cef0160;
    .scope S_0000014e3ce478d0;
T_0 ;
    %wait E_0000014e3ce5b110;
    %load/vec4 v0000014e3ceb4be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014e3ceb55e0_0, 0, 32;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0000014e3ceb46e0_0;
    %store/vec4 v0000014e3ceb55e0_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0000014e3ceb4780_0;
    %store/vec4 v0000014e3ceb55e0_0, 0, 32;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0000014e3ceb4820_0;
    %store/vec4 v0000014e3ceb55e0_0, 0, 32;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0000014e3ceb4b40_0;
    %store/vec4 v0000014e3ceb55e0_0, 0, 32;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000014e3ceb50e0_0;
    %store/vec4 v0000014e3ceb55e0_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014e3ce526e0;
T_1 ;
    %vpi_call 3 21 "$dumpfile", "alu_tb.vcd" {0 0 0};
    %vpi_call 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014e3ce526e0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000014e3ceb8350_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000014e3ceb8530_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014e3ceb9cf0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 3 29 "$display", "ADD: %d + %d = %d", v0000014e3ceb8350_0, v0000014e3ceb8530_0, v0000014e3ceb91b0_0 {0 0 0};
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000014e3ceb8350_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000014e3ceb8530_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000014e3ceb9cf0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 3 36 "$display", "SUB: %d - %d = %d", v0000014e3ceb8350_0, v0000014e3ceb8530_0, v0000014e3ceb91b0_0 {0 0 0};
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000014e3ceb8350_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000014e3ceb8530_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000014e3ceb9cf0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 3 43 "$display", "AND: %h & %h = %h", v0000014e3ceb8350_0, v0000014e3ceb8530_0, v0000014e3ceb91b0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000014e3ceb8350_0, 0, 32;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0000014e3ceb8530_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000014e3ceb9cf0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 3 50 "$display", "XOR: %h ^ %h = %h", v0000014e3ceb8350_0, v0000014e3ceb8530_0, v0000014e3ceb91b0_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000014e3ceb8350_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000014e3ceb8530_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000014e3ceb9cf0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 3 57 "$display", "SLT: (%d < %d) = %h", v0000014e3ceb8350_0, v0000014e3ceb8530_0, v0000014e3ceb91b0_0 {0 0 0};
    %vpi_call 3 59 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\modules.v";
    ".\alut_tb.v";
    ".\alu.v";
