//-----------------------------------------------------------------------------
// File       : ten_gig_eth_mac_0_physical_if.v  
// Author     : Xilinx Inc.
//-----------------------------------------------------------------------------
// Description: This is the Physical interface Verilog code for the 
// Ten Gigabit Ethernet MAC. It may also contain the Receive clock 
// generation depending on the configuration options selected 
// when generated.
//-----------------------------------------------------------------------------
// (c) Copyright 2001-2012 Xilinx, Inc. All rights reserved.
//
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
//
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// 
//-----------------------------------------------------------------------------

`timescale 1ps / 1ps

(* RLOC = "X0Y50" *)
module ten_gig_eth_mac_0_physical_if
    (
   // Port declarations

   input reset,
   input rx_axis_rstn,
   input tx_clk0,
   input tx_dcm_locked,
   input [63:0] xgmii_txd_core,
   input [7:0] xgmii_txc_core,
   output [63:0] xgmii_txd,
   output [7:0] xgmii_txc,
   output       xgmii_tx_clk,
    (* KEEP = "true" *)
    output wire rx_clk0,
    output wire rx_dcm_locked,
    input       xgmii_rx_clk,
    input       [63:0]xgmii_rxd,
    input       [7:0]xgmii_rxc,
    output reg  [63:0]xgmii_rxd_core,
    output reg  [7:0]xgmii_rxc_core
    ); 

   localparam [63:0] txd_oreg_init=64'h0100009C0100009C;
   localparam [63:0] txc_oreg_init=8'h11;
   wire xgmii_rx_clk_dcm;
   wire rx_dcm_clk0;
   wire rx_dcm_clk180;

   wire rx_reset;


   wire clkfbout_buf;
   wire clkfbout;
   wire rx_mmcm_locked;

   // Receiver clock management
   IBUFG xgmii_rx_clk_ibufg
     (
      .I(xgmii_rx_clk),
      .O(xgmii_rx_clk_dcm)
      );

  assign rx_reset = reset | ~rx_axis_rstn;

   MMCM_BASE
  #(.BANDWIDTH            ("OPTIMIZED"),
    .CLKOUT4_CASCADE      ("FALSE"),
    .CLOCK_HOLD           ("FALSE"),
    .STARTUP_WAIT         ("FALSE"),
    .DIVCLK_DIVIDE        (1),
    .CLKFBOUT_MULT_F      (6.000),
    .CLKFBOUT_PHASE       (0.000),
    .CLKOUT0_DIVIDE_F     (6.000),
    .CLKOUT0_PHASE        (0.000),
    .CLKOUT0_DUTY_CYCLE   (0.5),
    .CLKOUT1_DIVIDE       (6),
    .CLKOUT1_PHASE        (180.000),
    .CLKOUT1_DUTY_CYCLE   (0.5),
    .CLKIN1_PERIOD        (6.400),
    .REF_JITTER1          (0.010))
  rx_mmcm
    // Output clocks
   (.CLKFBOUT            (clkfbout),
    .CLKOUT0             (rx_dcm_clk0),
    .CLKOUT1             (rx_dcm_clk180),
     // Input clock control
    .CLKFBIN             (clkfbout_buf),
    .CLKIN1              (xgmii_rx_clk_dcm),
    // Other control and status signals
    .LOCKED              (rx_mmcm_locked),
    .PWRDWN              (1'b0),
    .RST                 (rx_reset));

  BUFG clkf_buf
   (.O (clkfbout_buf),
    .I (clkfbout));

  assign rx_dcm_locked = rx_mmcm_locked;


   BUFG rx_bufg
     (
      .I(rx_dcm_clk0),
      .O(rx_clk0)
      );


   // Input registers   
   always @ (posedge rx_clk0)
     begin
       xgmii_rxd_core <= xgmii_rxd;
       xgmii_rxc_core  <= xgmii_rxc;
     end


  generate
   genvar i,j;
   for(i=0;i<64;i=i+1) begin:txd_loop
    FD #(txd_oreg_init[i]) txd_oreg (
     .Q(xgmii_txd[i]),
     .C(tx_clk0),
     .D(xgmii_txd_core[i]));
   end

   for(j=0;j<8;j=j+1) begin:txc_loop
    FD #(txc_oreg_init[j]) txc_oreg (
     .Q(xgmii_txc[j]),
     .C(tx_clk0),
     .D(xgmii_txc_core[j]));
   end
  endgenerate

   ODDR #("SAME_EDGE") tx_clk_oreg (
     .Q(xgmii_tx_clk),
     .D1(1'b1),
     .D2(1'b0),
     .C(tx_clk0),
     .CE(1'b1),
     .R(~tx_dcm_locked),
     .S(1'b0));

endmodule
