// Seed: 2585229969
module module_0 ();
  assign module_2.id_2 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    input uwire id_3,
    input wire id_4,
    input uwire id_5,
    output tri id_6,
    input supply1 id_7
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    input wire id_0,
    output tri1 id_1,
    input supply1 id_2
    , id_14,
    input wor id_3,
    inout wire id_4,
    input uwire id_5,
    output tri id_6,
    input tri id_7,
    input wor id_8
    , id_15,
    output wor id_9,
    input uwire id_10,
    output tri0 id_11,
    input supply1 id_12
);
  assign id_6 = 1 + 1;
  module_0 modCall_1 ();
endmodule
