<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file seed_driver_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Tue Apr 08 23:20:50 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o seed_driver_impl1.twr -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/promote.xml seed_driver_impl1.ncd seed_driver_impl1.prf 
Design file:     seed_driver_impl1.ncd
Preference file: seed_driver_impl1.prf
Device,speed:    LCMXO2-2000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "seed_spare1_c" 299.401000 MHz (216 errors)</FONT></A></LI>
</FONT>            365 items scored, 216 timing errors detected.
Warning:   1.467MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_10mhz_c" 149.723000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:   0.758MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_2' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz (402 errors)</FONT></A></LI>
</FONT>            576 items scored, 402 timing errors detected.
Warning:   5.638MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_3' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 306.185000 MHz (2 errors)</FONT></A></LI>
</FONT>            6 items scored, 2 timing errors detected.
Warning:  12.060MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_4' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 306.185000 MHz (3 errors)</FONT></A></LI>
</FONT>            6 items scored, 3 timing errors detected.
Warning:   9.609MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_5' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 306.185000 MHz (2 errors)</FONT></A></LI>
</FONT>            6 items scored, 2 timing errors detected.
Warning:  12.447MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_6' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 306.185000 MHz (3 errors)</FONT></A></LI>
</FONT>            6 items scored, 3 timing errors detected.
Warning:   9.197MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_7' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 306.185000 MHz (2 errors)</FONT></A></LI>
</FONT>            6 items scored, 2 timing errors detected.
Warning:  13.395MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_8' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 306.185000 MHz (2 errors)</FONT></A></LI>
</FONT>            6 items scored, 2 timing errors detected.
Warning:  12.028MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_9' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_587" 306.185000 MHz (3 errors)</FONT></A></LI>
</FONT>            6 items scored, 3 timing errors detected.
Warning:   8.558MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_10' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_596" 306.185000 MHz (3 errors)</FONT></A></LI>
</FONT>            6 items scored, 3 timing errors detected.
Warning:   8.622MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_11' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.
Warning:  12.551MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_12' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 99.079000 MHz (843 errors)</FONT></A></LI>
</FONT>            1578 items scored, 843 timing errors detected.
Warning:   1.103MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_13' Target='right'><FONT COLOR=red>FREQUENCY NET "reset_generator/clk_d2" 399.840000 MHz (2 errors)</FONT></A></LI>
</FONT>            5 items scored, 2 timing errors detected.
Warning: 266.312MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_14' Target='right'><FONT COLOR=red>FREQUENCY NET "adc_control/adc_sck_temp" 268.168000 MHz (372 errors)</FONT></A></LI>
</FONT>            485 items scored, 372 timing errors detected.
Warning: 124.595MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_15' Target='right'><FONT COLOR=red>FREQUENCY NET "dds_control_interface/count_7__N_1284" 299.401000 MHz (55 errors)</FONT></A></LI>
</FONT>            68 items scored, 55 timing errors detected.
Warning:   2.379MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_16' Target='right'><FONT COLOR=red>FREQUENCY NET "dds_control_interface/data_temp_15__N_1301" 399.840000 MHz (34 errors)</FONT></A></LI>
</FONT>            72 items scored, 34 timing errors detected.
Warning: 142.714MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_17' Target='right'><FONT COLOR=red>FREQUENCY NET "dds_control_interface/state_3__N_1257" 399.840000 MHz (2 errors)</FONT></A></LI>
</FONT>            5 items scored, 2 timing errors detected.
Warning: 105.009MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_18' Target='right'>FREQUENCY NET "heart_beat/prescale[15]" 240.442000 MHz (0 errors)</A></LI>            36 items scored, 0 timing errors detected.
Report:  307.787MHz is the maximum frequency for this preference.

9 potential circuit loops found in timing analysis.
Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "seed_spare1_c" 299.401000 MHz ;
            365 items scored, 216 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.250ns (weighted slack = -678.438ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/mosi_temp_132  (to seed_spare1_c +)

   Delay:               5.868ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      5.868ns physical path delay SLICE_575 to dds_gain_control/SLICE_438 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -3.335ns skew and
      0.733ns LSRREC_SET requirement (totaling 2.618ns) by 3.250ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_438:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     3.408      R9C21B.F0 to    R10C21D.LSR dds_gain_control/state_3__N_882 (to seed_spare1_c)
                  --------
                    5.868   (16.1% logic, 83.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_438:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.452      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     4.296       R9C8D.Q0 to    R10C21D.CLK seed_spare1_c
                  --------
                    9.084   (20.1% logic, 79.9% route), 2 logic levels.


Error: The following path exceeds requirements by 3.250ns (weighted slack = -678.438ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i16  (to seed_spare1_c +)

   Delay:               5.868ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      5.868ns physical path delay SLICE_575 to dds_gain_control/SLICE_275 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -3.335ns skew and
      0.733ns LSRREC_SET requirement (totaling 2.618ns) by 3.250ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     3.408      R9C21B.F0 to    R11C21A.LSR dds_gain_control/state_3__N_882 (to seed_spare1_c)
                  --------
                    5.868   (16.1% logic, 83.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.452      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     4.296       R9C8D.Q0 to    R11C21A.CLK seed_spare1_c
                  --------
                    9.084   (20.1% logic, 79.9% route), 2 logic levels.


Error: The following path exceeds requirements by 3.250ns (weighted slack = -678.438ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i12  (to seed_spare1_c +)

   Delay:               5.868ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      5.868ns physical path delay SLICE_575 to dds_gain_control/SLICE_271 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -3.335ns skew and
      0.733ns LSRREC_SET requirement (totaling 2.618ns) by 3.250ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     3.408      R9C21B.F0 to     R9C21A.LSR dds_gain_control/state_3__N_882 (to seed_spare1_c)
                  --------
                    5.868   (16.1% logic, 83.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.452      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     4.296       R9C8D.Q0 to     R9C21A.CLK seed_spare1_c
                  --------
                    9.084   (20.1% logic, 79.9% route), 2 logic levels.


Error: The following path exceeds requirements by 3.250ns (weighted slack = -678.438ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i8  (to seed_spare1_c +)

   Delay:               5.868ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      5.868ns physical path delay SLICE_575 to dds_gain_control/SLICE_267 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -3.335ns skew and
      0.733ns LSRREC_SET requirement (totaling 2.618ns) by 3.250ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     3.408      R9C21B.F0 to     R9C21D.LSR dds_gain_control/state_3__N_882 (to seed_spare1_c)
                  --------
                    5.868   (16.1% logic, 83.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.452      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     4.296       R9C8D.Q0 to     R9C21D.CLK seed_spare1_c
                  --------
                    9.084   (20.1% logic, 79.9% route), 2 logic levels.


Error: The following path exceeds requirements by 3.250ns (weighted slack = -678.438ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i4  (to seed_spare1_c +)

   Delay:               5.868ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      5.868ns physical path delay SLICE_575 to dds_gain_control/SLICE_263 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -3.335ns skew and
      0.733ns LSRREC_SET requirement (totaling 2.618ns) by 3.250ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     3.408      R9C21B.F0 to     R9C23B.LSR dds_gain_control/state_3__N_882 (to seed_spare1_c)
                  --------
                    5.868   (16.1% logic, 83.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.452      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     4.296       R9C8D.Q0 to     R9C23B.CLK seed_spare1_c
                  --------
                    9.084   (20.1% logic, 79.9% route), 2 logic levels.


Error: The following path exceeds requirements by 3.250ns (weighted slack = -678.438ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i23  (to seed_spare1_c +)
                   FF                        dds_gain_control/data_temp__i22

   Delay:               5.868ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      5.868ns physical path delay SLICE_575 to dds_gain_control/SLICE_279 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -3.335ns skew and
      0.733ns LSR_SET requirement (totaling 2.618ns) by 3.250ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     3.408      R9C21B.F0 to     R9C22C.LSR dds_gain_control/state_3__N_882 (to seed_spare1_c)
                  --------
                    5.868   (16.1% logic, 83.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.452      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     4.296       R9C8D.Q0 to     R9C22C.CLK seed_spare1_c
                  --------
                    9.084   (20.1% logic, 79.9% route), 2 logic levels.


Error: The following path exceeds requirements by 3.250ns (weighted slack = -678.438ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i3  (to seed_spare1_c +)

   Delay:               5.868ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      5.868ns physical path delay SLICE_575 to dds_gain_control/SLICE_262 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -3.335ns skew and
      0.733ns LSRREC_SET requirement (totaling 2.618ns) by 3.250ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     3.408      R9C21B.F0 to     R9C23D.LSR dds_gain_control/state_3__N_882 (to seed_spare1_c)
                  --------
                    5.868   (16.1% logic, 83.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.452      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     4.296       R9C8D.Q0 to     R9C23D.CLK seed_spare1_c
                  --------
                    9.084   (20.1% logic, 79.9% route), 2 logic levels.


Error: The following path exceeds requirements by 3.250ns (weighted slack = -678.438ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/count_i0_i5  (to seed_spare1_c +)
                   FF                        dds_gain_control/count_i0_i4

   Delay:               5.868ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      5.868ns physical path delay SLICE_575 to dds_gain_control/SLICE_227 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -3.335ns skew and
      0.733ns LSR_SET requirement (totaling 2.618ns) by 3.250ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     3.408      R9C21B.F0 to     R9C20B.LSR dds_gain_control/state_3__N_882 (to seed_spare1_c)
                  --------
                    5.868   (16.1% logic, 83.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.452      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     4.296       R9C8D.Q0 to     R9C20B.CLK seed_spare1_c
                  --------
                    9.084   (20.1% logic, 79.9% route), 2 logic levels.


Error: The following path exceeds requirements by 3.250ns (weighted slack = -678.438ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/count_i0_i3  (to seed_spare1_c +)
                   FF                        dds_gain_control/count_i0_i2

   Delay:               5.868ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      5.868ns physical path delay SLICE_575 to dds_gain_control/SLICE_226 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -3.335ns skew and
      0.733ns LSR_SET requirement (totaling 2.618ns) by 3.250ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     3.408      R9C21B.F0 to     R9C20C.LSR dds_gain_control/state_3__N_882 (to seed_spare1_c)
                  --------
                    5.868   (16.1% logic, 83.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.452      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     4.296       R9C8D.Q0 to     R9C20C.CLK seed_spare1_c
                  --------
                    9.084   (20.1% logic, 79.9% route), 2 logic levels.


Error: The following path exceeds requirements by 3.250ns (weighted slack = -678.438ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i2  (to seed_spare1_c +)

   Delay:               5.868ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      5.868ns physical path delay SLICE_575 to dds_gain_control/SLICE_261 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -3.335ns skew and
      0.733ns LSRREC_SET requirement (totaling 2.618ns) by 3.250ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     3.408      R9C21B.F0 to     R9C23C.LSR dds_gain_control/state_3__N_882 (to seed_spare1_c)
                  --------
                    5.868   (16.1% logic, 83.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.452      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     4.296       R9C8D.Q0 to     R9C23C.CLK seed_spare1_c
                  --------
                    9.084   (20.1% logic, 79.9% route), 2 logic levels.

Warning:   1.467MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.702ns (weighted slack = -1313.230ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_i1  (to clk_10mhz_c +)
                   FF                        dds_gain_control/data_i0

   Delay:               3.585ns  (26.4% logic, 73.6% route), 2 logic levels.

 Constraint Details:

      3.585ns physical path delay SLICE_575 to dds_gain_control/SLICE_250 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 6.679ns)
      0.029ns delay constraint less
      1.413ns skew and
      0.733ns LSR_SET requirement (totaling -2.117ns) by 5.702ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     1.125      R9C21B.F0 to    R10C21C.LSR dds_gain_control/state_3__N_882 (to clk_10mhz_c)
                  --------
                    3.585   (26.4% logic, 73.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C21C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.


Error: The following path exceeds requirements by 5.702ns (weighted slack = -1313.230ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_i13  (to clk_10mhz_c +)
                   FF                        dds_gain_control/data_i12

   Delay:               3.585ns  (26.4% logic, 73.6% route), 2 logic levels.

 Constraint Details:

      3.585ns physical path delay SLICE_575 to dds_gain_control/SLICE_256 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 6.679ns)
      0.029ns delay constraint less
      1.413ns skew and
      0.733ns LSR_SET requirement (totaling -2.117ns) by 5.702ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     1.125      R9C21B.F0 to    R10C21B.LSR dds_gain_control/state_3__N_882 (to clk_10mhz_c)
                  --------
                    3.585   (26.4% logic, 73.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C21B.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.


Error: The following path exceeds requirements by 5.693ns (weighted slack = -1311.157ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_i5  (to clk_10mhz_c +)
                   FF                        dds_gain_control/data_i4

   Delay:               3.576ns  (26.5% logic, 73.5% route), 2 logic levels.

 Constraint Details:

      3.576ns physical path delay SLICE_575 to dds_gain_control/SLICE_252 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 6.679ns)
      0.029ns delay constraint less
      1.413ns skew and
      0.733ns LSR_SET requirement (totaling -2.117ns) by 5.693ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     1.116      R9C21B.F0 to     R7C21A.LSR dds_gain_control/state_3__N_882 (to clk_10mhz_c)
                  --------
                    3.576   (26.5% logic, 73.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C21A.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.


Error: The following path exceeds requirements by 5.693ns (weighted slack = -1311.157ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_i7  (to clk_10mhz_c +)
                   FF                        dds_gain_control/data_i6

   Delay:               3.576ns  (26.5% logic, 73.5% route), 2 logic levels.

 Constraint Details:

      3.576ns physical path delay SLICE_575 to dds_gain_control/SLICE_253 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 6.679ns)
      0.029ns delay constraint less
      1.413ns skew and
      0.733ns LSR_SET requirement (totaling -2.117ns) by 5.693ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_253:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     1.116      R9C21B.F0 to     R7C21B.LSR dds_gain_control/state_3__N_882 (to clk_10mhz_c)
                  --------
                    3.576   (26.5% logic, 73.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_253:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C21B.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.


Error: The following path exceeds requirements by 5.693ns (weighted slack = -1311.157ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_i20  (to clk_10mhz_c +)

   Delay:               3.576ns  (26.5% logic, 73.5% route), 2 logic levels.

 Constraint Details:

      3.576ns physical path delay SLICE_575 to dds_gain_control/SLICE_258 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 6.679ns)
      0.029ns delay constraint less
      1.413ns skew and
      0.733ns LSRREC_SET requirement (totaling -2.117ns) by 5.693ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     1.116      R9C21B.F0 to     R7C21D.LSR dds_gain_control/state_3__N_882 (to clk_10mhz_c)
                  --------
                    3.576   (26.5% logic, 73.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C21D.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.


Error: The following path exceeds requirements by 5.687ns (weighted slack = -1309.775ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_i3  (to clk_10mhz_c +)
                   FF                        dds_gain_control/data_i2

   Delay:               3.570ns  (26.5% logic, 73.5% route), 2 logic levels.

 Constraint Details:

      3.570ns physical path delay SLICE_575 to dds_gain_control/SLICE_251 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 6.679ns)
      0.029ns delay constraint less
      1.413ns skew and
      0.733ns LSR_SET requirement (totaling -2.117ns) by 5.687ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_251:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     1.110      R9C21B.F0 to     R9C22B.LSR dds_gain_control/state_3__N_882 (to clk_10mhz_c)
                  --------
                    3.570   (26.5% logic, 73.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_251:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C22B.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.


Error: The following path exceeds requirements by 5.616ns (weighted slack = -1293.423ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_i9  (to clk_10mhz_c +)
                   FF                        dds_gain_control/data_i8

   Delay:               3.499ns  (27.1% logic, 72.9% route), 2 logic levels.

 Constraint Details:

      3.499ns physical path delay SLICE_575 to dds_gain_control/SLICE_254 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 6.679ns)
      0.029ns delay constraint less
      1.413ns skew and
      0.733ns LSR_SET requirement (totaling -2.117ns) by 5.616ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     1.039      R9C21B.F0 to     R9C19A.LSR dds_gain_control/state_3__N_882 (to clk_10mhz_c)
                  --------
                    3.499   (27.1% logic, 72.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C19A.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.


Error: The following path exceeds requirements by 5.616ns (weighted slack = -1293.423ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_i19  (to clk_10mhz_c +)
                   FF                        dds_gain_control/data_i16

   Delay:               3.499ns  (27.1% logic, 72.9% route), 2 logic levels.

 Constraint Details:

      3.499ns physical path delay SLICE_575 to SLICE_151 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 6.679ns)
      0.029ns delay constraint less
      1.413ns skew and
      0.733ns LSR_SET requirement (totaling -2.117ns) by 5.616ns

 Physical Path Details:

      Data path SLICE_575 to SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     1.039      R9C21B.F0 to     R9C19D.LSR dds_gain_control/state_3__N_882 (to clk_10mhz_c)
                  --------
                    3.499   (27.1% logic, 72.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C19D.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.


Error: The following path exceeds requirements by 5.616ns (weighted slack = -1293.423ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_i11  (to clk_10mhz_c +)
                   FF                        dds_gain_control/data_i10

   Delay:               3.499ns  (27.1% logic, 72.9% route), 2 logic levels.

 Constraint Details:

      3.499ns physical path delay SLICE_575 to dds_gain_control/SLICE_255 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 6.679ns)
      0.029ns delay constraint less
      1.413ns skew and
      0.733ns LSR_SET requirement (totaling -2.117ns) by 5.616ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     1.039      R9C21B.F0 to     R9C19B.LSR dds_gain_control/state_3__N_882 (to clk_10mhz_c)
                  --------
                    3.499   (27.1% logic, 72.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C19B.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.


Error: The following path exceeds requirements by 5.603ns (weighted slack = -1290.429ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_gain_control/data_i15  (to clk_10mhz_c +)
                   FF                        dds_gain_control/data_i14

   Delay:               3.486ns  (27.2% logic, 72.8% route), 2 logic levels.

 Constraint Details:

      3.486ns physical path delay SLICE_575 to dds_gain_control/SLICE_257 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 6.679ns)
      0.029ns delay constraint less
      1.413ns skew and
      0.733ns LSR_SET requirement (totaling -2.117ns) by 5.603ns

 Physical Path Details:

      Data path SLICE_575 to dds_gain_control/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.513      R6C18D.Q0 to      R9C21B.D0 reset_n
CTOF_DEL    ---     0.495      R9C21B.D0 to      R9C21B.F0 dds_gain_control/SLICE_679
ROUTE        36     1.026      R9C21B.F0 to    R11C21B.LSR dds_gain_control/state_3__N_882 (to clk_10mhz_c)
                  --------
                    3.486   (27.2% logic, 72.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R11C21B.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

Warning:   0.758MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;
            576 items scored, 402 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 13.569ns (weighted slack = -171.117ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3478  (from i2c_slave_top/addr_i_7__N_596 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i1_3483_3484_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:              10.282ns  (30.6% logic, 69.4% route), 5 logic levels.

 Constraint Details:

     10.282ns physical path delay i2c_slave_top/registers/SLICE_394 to i2c_slave_top/registers/SLICE_500 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      3.435ns skew and
      0.348ns M_SET requirement (totaling -3.287ns) by 13.569ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_394 to i2c_slave_top/registers/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C11A.CLK to     R11C11A.Q0 i2c_slave_top/registers/SLICE_394 (from i2c_slave_top/addr_i_7__N_596)
ROUTE         3     0.773     R11C11A.Q0 to      R11C9B.C1 i2c_slave_top/registers/n6121
CTOF_DEL    ---     0.495      R11C9B.C1 to      R11C9B.F1 i2c_slave_top/registers/SLICE_497
ROUTE        69     2.330      R11C9B.F1 to      R10C4A.B1 i2c_slave_top/n12641
C1TOFCO_DE  ---     0.889      R10C4A.B1 to     R10C4A.FCO i2c_slave_top/registers/SLICE_3
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI i2c_slave_top/registers/n9620
FCITOF0_DE  ---     0.585     R10C4B.FCI to      R10C4B.F0 i2c_slave_top/registers/SLICE_2
ROUTE         1     3.422      R10C4B.F0 to     R11C23C.A1 i2c_slave_top/registers/addr_i_7_N_841_1
CTOOFX_DEL  ---     0.721     R11C23C.A1 to   R11C23C.OFX0 i2c_slave_top/registers/SLICE_398
ROUTE         2     0.615   R11C23C.OFX0 to     R11C24C.M0 i2c_slave_top/registers/n5810 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                   10.282   (30.6% logic, 69.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.389      R6C17D.F1 to     R12C11D.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R12C11D.A1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     1.033     R12C11D.F1 to    R11C11A.CLK i2c_slave_top/addr_i_7__N_596
                  --------
                   12.617   (25.9% logic, 74.1% route), 5 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     4.394      R11C8B.Q0 to    R11C24C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    9.182   (19.9% logic, 80.1% route), 2 logic levels.


Error: The following path exceeds requirements by 13.361ns (weighted slack = -168.494ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3490  (from i2c_slave_top/addr_i_7__N_593 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_3507_3508_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               9.164ns  (37.5% logic, 62.5% route), 6 logic levels.

 Constraint Details:

      9.164ns physical path delay i2c_slave_top/registers/SLICE_403 to i2c_slave_top/registers/SLICE_610 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      4.345ns skew and
      0.348ns M_SET requirement (totaling -4.197ns) by 13.361ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_403 to i2c_slave_top/registers/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R13C5A.CLK to      R13C5A.Q0 i2c_slave_top/registers/SLICE_403 (from i2c_slave_top/addr_i_7__N_593)
ROUTE         4     1.412      R13C5A.Q0 to      R11C7B.D0 i2c_slave_top/registers/n6133
CTOF_DEL    ---     0.495      R11C7B.D0 to      R11C7B.F0 i2c_slave_top/registers/SLICE_506
ROUTE        22     1.606      R11C7B.F0 to      R10C4C.B0 i2c_slave_top/registers/n12628
C0TOFCO_DE  ---     1.023      R10C4C.B0 to     R10C4C.FCO i2c_slave_top/registers/SLICE_1
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI i2c_slave_top/registers/n9622
FCITOFCO_D  ---     0.162     R10C4D.FCI to     R10C4D.FCO i2c_slave_top/registers/SLICE_0
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI i2c_slave_top/registers/n9623
FCITOF0_DE  ---     0.585     R10C5A.FCI to      R10C5A.F0 i2c_slave_top/registers/SLICE_4
ROUTE         1     1.278      R10C5A.F0 to      R11C2B.C1 i2c_slave_top/registers/addr_i_7_N_841_7
CTOOFX_DEL  ---     0.721      R11C2B.C1 to    R11C2B.OFX0 i2c_slave_top/registers/SLICE_416
ROUTE         2     1.430    R11C2B.OFX0 to      R11C4C.M0 i2c_slave_top/registers/n5834 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    9.164   (37.5% logic, 62.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.381      R6C17D.F1 to     R10C13C.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R10C13C.B1 to     R10C13C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     1.951     R10C13C.F1 to     R13C5A.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                   13.527   (24.1% logic, 75.9% route), 5 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     4.394      R11C8B.Q0 to     R11C4C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    9.182   (19.9% logic, 80.1% route), 2 logic levels.


Error: The following path exceeds requirements by 13.324ns (weighted slack = -168.027ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3490  (from i2c_slave_top/addr_i_7__N_593 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i6_3503_3504_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               9.127ns  (36.5% logic, 63.5% route), 5 logic levels.

 Constraint Details:

      9.127ns physical path delay i2c_slave_top/registers/SLICE_403 to i2c_slave_top/registers/SLICE_511 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      4.345ns skew and
      0.348ns M_SET requirement (totaling -4.197ns) by 13.324ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_403 to i2c_slave_top/registers/SLICE_511:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R13C5A.CLK to      R13C5A.Q0 i2c_slave_top/registers/SLICE_403 (from i2c_slave_top/addr_i_7__N_593)
ROUTE         4     1.412      R13C5A.Q0 to      R11C7B.D0 i2c_slave_top/registers/n6133
CTOF_DEL    ---     0.495      R11C7B.D0 to      R11C7B.F0 i2c_slave_top/registers/SLICE_506
ROUTE        22     1.606      R11C7B.F0 to      R10C4C.B0 i2c_slave_top/registers/n12628
C0TOFCO_DE  ---     1.023      R10C4C.B0 to     R10C4C.FCO i2c_slave_top/registers/SLICE_1
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI i2c_slave_top/registers/n9622
FCITOF1_DE  ---     0.643     R10C4D.FCI to      R10C4D.F1 i2c_slave_top/registers/SLICE_0
ROUTE         1     1.450      R10C4D.F1 to      R13C4C.B1 i2c_slave_top/registers/addr_i_7_N_841_6
CTOOFX_DEL  ---     0.721      R13C4C.B1 to    R13C4C.OFX0 i2c_slave_top/registers/SLICE_413
ROUTE         2     1.325    R13C4C.OFX0 to      R13C6B.M0 i2c_slave_top/registers/n5830 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    9.127   (36.5% logic, 63.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.381      R6C17D.F1 to     R10C13C.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R10C13C.B1 to     R10C13C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     1.951     R10C13C.F1 to     R13C5A.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                   13.527   (24.1% logic, 75.9% route), 5 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_511:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     4.394      R11C8B.Q0 to     R13C6B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    9.182   (19.9% logic, 80.1% route), 2 logic levels.


Error: The following path exceeds requirements by 13.067ns (weighted slack = -164.786ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3482  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_3507_3508_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:              10.372ns  (34.7% logic, 65.3% route), 7 logic levels.

 Constraint Details:

     10.372ns physical path delay SLICE_397 to i2c_slave_top/registers/SLICE_610 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      2.843ns skew and
      0.348ns M_SET requirement (totaling -2.695ns) by 13.067ns

 Physical Path Details:

      Data path SLICE_397 to i2c_slave_top/registers/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C23A.CLK to     R11C23A.Q0 SLICE_397 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         2     1.008     R11C23A.Q0 to     R11C24C.B1 i2c_slave_top/registers/n6125
CTOF_DEL    ---     0.495     R11C24C.B1 to     R11C24C.F1 i2c_slave_top/registers/SLICE_500
ROUTE        55     3.056     R11C24C.F1 to      R10C4B.A0 i2c_slave_top/registers/n12637
C0TOFCO_DE  ---     1.023      R10C4B.A0 to     R10C4B.FCO i2c_slave_top/registers/SLICE_2
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI i2c_slave_top/registers/n9621
FCITOFCO_D  ---     0.162     R10C4C.FCI to     R10C4C.FCO i2c_slave_top/registers/SLICE_1
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI i2c_slave_top/registers/n9622
FCITOFCO_D  ---     0.162     R10C4D.FCI to     R10C4D.FCO i2c_slave_top/registers/SLICE_0
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI i2c_slave_top/registers/n9623
FCITOF0_DE  ---     0.585     R10C5A.FCI to      R10C5A.F0 i2c_slave_top/registers/SLICE_4
ROUTE         1     1.278      R10C5A.F0 to      R11C2B.C1 i2c_slave_top/registers/addr_i_7_N_841_7
CTOOFX_DEL  ---     0.721      R11C2B.C1 to    R11C2B.OFX0 i2c_slave_top/registers/SLICE_416
ROUTE         2     1.430    R11C2B.OFX0 to      R11C4C.M0 i2c_slave_top/registers/n5834 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                   10.372   (34.7% logic, 65.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.205      R6C17D.F1 to     R11C23B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R11C23B.C1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.625     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   12.025   (27.2% logic, 72.8% route), 5 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     4.394      R11C8B.Q0 to     R11C4C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    9.182   (19.9% logic, 80.1% route), 2 logic levels.


Error: The following path exceeds requirements by 13.030ns (weighted slack = -164.320ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3482  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i6_3503_3504_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:              10.335ns  (33.8% logic, 66.2% route), 6 logic levels.

 Constraint Details:

     10.335ns physical path delay SLICE_397 to i2c_slave_top/registers/SLICE_511 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      2.843ns skew and
      0.348ns M_SET requirement (totaling -2.695ns) by 13.030ns

 Physical Path Details:

      Data path SLICE_397 to i2c_slave_top/registers/SLICE_511:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C23A.CLK to     R11C23A.Q0 SLICE_397 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         2     1.008     R11C23A.Q0 to     R11C24C.B1 i2c_slave_top/registers/n6125
CTOF_DEL    ---     0.495     R11C24C.B1 to     R11C24C.F1 i2c_slave_top/registers/SLICE_500
ROUTE        55     3.056     R11C24C.F1 to      R10C4B.A0 i2c_slave_top/registers/n12637
C0TOFCO_DE  ---     1.023      R10C4B.A0 to     R10C4B.FCO i2c_slave_top/registers/SLICE_2
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI i2c_slave_top/registers/n9621
FCITOFCO_D  ---     0.162     R10C4C.FCI to     R10C4C.FCO i2c_slave_top/registers/SLICE_1
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI i2c_slave_top/registers/n9622
FCITOF1_DE  ---     0.643     R10C4D.FCI to      R10C4D.F1 i2c_slave_top/registers/SLICE_0
ROUTE         1     1.450      R10C4D.F1 to      R13C4C.B1 i2c_slave_top/registers/addr_i_7_N_841_6
CTOOFX_DEL  ---     0.721      R13C4C.B1 to    R13C4C.OFX0 i2c_slave_top/registers/SLICE_413
ROUTE         2     1.325    R13C4C.OFX0 to      R13C6B.M0 i2c_slave_top/registers/n5830 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                   10.335   (33.8% logic, 66.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.205      R6C17D.F1 to     R11C23B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R11C23B.C1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.625     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   12.025   (27.2% logic, 72.8% route), 5 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_511:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     4.394      R11C8B.Q0 to     R13C6B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    9.182   (19.9% logic, 80.1% route), 2 logic levels.


Error: The following path exceeds requirements by 12.959ns (weighted slack = -163.424ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3482  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i1_3483_3484_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:              10.264ns  (21.1% logic, 78.9% route), 4 logic levels.

 Constraint Details:

     10.264ns physical path delay SLICE_397 to i2c_slave_top/registers/SLICE_500 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      2.843ns skew and
      0.348ns M_SET requirement (totaling -2.695ns) by 12.959ns

 Physical Path Details:

      Data path SLICE_397 to i2c_slave_top/registers/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C23A.CLK to     R11C23A.Q0 SLICE_397 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         2     1.008     R11C23A.Q0 to     R11C24C.B1 i2c_slave_top/registers/n6125
CTOF_DEL    ---     0.495     R11C24C.B1 to     R11C24C.F1 i2c_slave_top/registers/SLICE_500
ROUTE        55     3.056     R11C24C.F1 to      R10C4B.A0 i2c_slave_top/registers/n12637
CTOF_DEL    ---     0.495      R10C4B.A0 to      R10C4B.F0 i2c_slave_top/registers/SLICE_2
ROUTE         1     3.422      R10C4B.F0 to     R11C23C.A1 i2c_slave_top/registers/addr_i_7_N_841_1
CTOOFX_DEL  ---     0.721     R11C23C.A1 to   R11C23C.OFX0 i2c_slave_top/registers/SLICE_398
ROUTE         2     0.615   R11C23C.OFX0 to     R11C24C.M0 i2c_slave_top/registers/n5810 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                   10.264   (21.1% logic, 78.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.205      R6C17D.F1 to     R11C23B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R11C23B.C1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.625     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   12.025   (27.2% logic, 72.8% route), 5 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     4.394      R11C8B.Q0 to    R11C24C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    9.182   (19.9% logic, 80.1% route), 2 logic levels.


Error: The following path exceeds requirements by 12.936ns (weighted slack = -163.134ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3482  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i4_3495_3496_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:              10.241ns  (32.6% logic, 67.4% route), 5 logic levels.

 Constraint Details:

     10.241ns physical path delay SLICE_397 to i2c_slave_top/registers/SLICE_502 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      2.843ns skew and
      0.348ns M_SET requirement (totaling -2.695ns) by 12.936ns

 Physical Path Details:

      Data path SLICE_397 to i2c_slave_top/registers/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C23A.CLK to     R11C23A.Q0 SLICE_397 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         2     1.008     R11C23A.Q0 to     R11C24C.B1 i2c_slave_top/registers/n6125
CTOF_DEL    ---     0.495     R11C24C.B1 to     R11C24C.F1 i2c_slave_top/registers/SLICE_500
ROUTE        55     3.056     R11C24C.F1 to      R10C4B.A0 i2c_slave_top/registers/n12637
C0TOFCO_DE  ---     1.023      R10C4B.A0 to     R10C4B.FCO i2c_slave_top/registers/SLICE_2
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI i2c_slave_top/registers/n9621
FCITOF1_DE  ---     0.643     R10C4C.FCI to      R10C4C.F1 i2c_slave_top/registers/SLICE_1
ROUTE         1     0.986      R10C4C.F1 to      R10C5C.A1 i2c_slave_top/registers/addr_i_7_N_841_4
CTOOFX_DEL  ---     0.721      R10C5C.A1 to    R10C5C.OFX0 i2c_slave_top/registers/SLICE_407
ROUTE         2     1.857    R10C5C.OFX0 to      R11C5B.M0 i2c_slave_top/registers/n5822 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                   10.241   (32.6% logic, 67.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.205      R6C17D.F1 to     R11C23B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R11C23B.C1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.625     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   12.025   (27.2% logic, 72.8% route), 5 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     4.394      R11C8B.Q0 to     R11C5B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    9.182   (19.9% logic, 80.1% route), 2 logic levels.


Error: The following path exceeds requirements by 12.800ns (weighted slack = -161.419ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3478  (from i2c_slave_top/addr_i_7__N_596 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i1_3483_3484_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               9.695ns  (32.4% logic, 67.6% route), 5 logic levels.

 Constraint Details:

      9.695ns physical path delay i2c_slave_top/registers/SLICE_394 to i2c_slave_top/registers/SLICE_398 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      3.435ns skew and
      0.166ns DIN_SET requirement (totaling -3.105ns) by 12.800ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_394 to i2c_slave_top/registers/SLICE_398:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C11A.CLK to     R11C11A.Q0 i2c_slave_top/registers/SLICE_394 (from i2c_slave_top/addr_i_7__N_596)
ROUTE         3     0.773     R11C11A.Q0 to      R11C9B.C1 i2c_slave_top/registers/n6121
CTOF_DEL    ---     0.495      R11C9B.C1 to      R11C9B.F1 i2c_slave_top/registers/SLICE_497
ROUTE        69     2.330      R11C9B.F1 to      R10C4A.B1 i2c_slave_top/n12641
C1TOFCO_DE  ---     0.889      R10C4A.B1 to     R10C4A.FCO i2c_slave_top/registers/SLICE_3
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI i2c_slave_top/registers/n9620
FCITOF0_DE  ---     0.585     R10C4B.FCI to      R10C4B.F0 i2c_slave_top/registers/SLICE_2
ROUTE         1     3.422      R10C4B.F0 to     R11C23C.A1 i2c_slave_top/registers/addr_i_7_N_841_1
CTOOFX_DEL  ---     0.721     R11C23C.A1 to   R11C23C.OFX0 i2c_slave_top/registers/SLICE_398
ROUTE         2     0.028   R11C23C.OFX0 to    R11C23C.DI0 i2c_slave_top/registers/n5810 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    9.695   (32.4% logic, 67.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.389      R6C17D.F1 to     R12C11D.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R12C11D.A1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     1.033     R12C11D.F1 to    R11C11A.CLK i2c_slave_top/addr_i_7__N_596
                  --------
                   12.617   (25.9% logic, 74.1% route), 5 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_398:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     4.394      R11C8B.Q0 to    R11C23C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    9.182   (19.9% logic, 80.1% route), 2 logic levels.


Error: The following path exceeds requirements by 12.726ns (weighted slack = -160.486ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3478  (from i2c_slave_top/addr_i_7__N_596 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_3507_3508_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               9.439ns  (38.4% logic, 61.6% route), 8 logic levels.

 Constraint Details:

      9.439ns physical path delay i2c_slave_top/registers/SLICE_394 to i2c_slave_top/registers/SLICE_610 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      3.435ns skew and
      0.348ns M_SET requirement (totaling -3.287ns) by 12.726ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_394 to i2c_slave_top/registers/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C11A.CLK to     R11C11A.Q0 i2c_slave_top/registers/SLICE_394 (from i2c_slave_top/addr_i_7__N_596)
ROUTE         3     0.773     R11C11A.Q0 to      R11C9B.C1 i2c_slave_top/registers/n6121
CTOF_DEL    ---     0.495      R11C9B.C1 to      R11C9B.F1 i2c_slave_top/registers/SLICE_497
ROUTE        69     2.330      R11C9B.F1 to      R10C4A.B1 i2c_slave_top/n12641
C1TOFCO_DE  ---     0.889      R10C4A.B1 to     R10C4A.FCO i2c_slave_top/registers/SLICE_3
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI i2c_slave_top/registers/n9620
FCITOFCO_D  ---     0.162     R10C4B.FCI to     R10C4B.FCO i2c_slave_top/registers/SLICE_2
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI i2c_slave_top/registers/n9621
FCITOFCO_D  ---     0.162     R10C4C.FCI to     R10C4C.FCO i2c_slave_top/registers/SLICE_1
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI i2c_slave_top/registers/n9622
FCITOFCO_D  ---     0.162     R10C4D.FCI to     R10C4D.FCO i2c_slave_top/registers/SLICE_0
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI i2c_slave_top/registers/n9623
FCITOF0_DE  ---     0.585     R10C5A.FCI to      R10C5A.F0 i2c_slave_top/registers/SLICE_4
ROUTE         1     1.278      R10C5A.F0 to      R11C2B.C1 i2c_slave_top/registers/addr_i_7_N_841_7
CTOOFX_DEL  ---     0.721      R11C2B.C1 to    R11C2B.OFX0 i2c_slave_top/registers/SLICE_416
ROUTE         2     1.430    R11C2B.OFX0 to      R11C4C.M0 i2c_slave_top/registers/n5834 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    9.439   (38.4% logic, 61.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.389      R6C17D.F1 to     R12C11D.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R12C11D.A1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     1.033     R12C11D.F1 to    R11C11A.CLK i2c_slave_top/addr_i_7__N_596
                  --------
                   12.617   (25.9% logic, 74.1% route), 5 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     4.394      R11C8B.Q0 to     R11C4C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    9.182   (19.9% logic, 80.1% route), 2 logic levels.


Error: The following path exceeds requirements by 12.718ns (weighted slack = -160.385ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3486  (from i2c_slave_top/addr_i_7__N_594 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_3507_3508_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               9.458ns  (36.6% logic, 63.4% route), 7 logic levels.

 Constraint Details:

      9.458ns physical path delay i2c_slave_top/registers/SLICE_400 to i2c_slave_top/registers/SLICE_610 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      3.408ns skew and
      0.348ns M_SET requirement (totaling -3.260ns) by 12.718ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_400 to i2c_slave_top/registers/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C6A.CLK to      R10C6A.Q0 i2c_slave_top/registers/SLICE_400 (from i2c_slave_top/addr_i_7__N_594)
ROUTE         1     0.645      R10C6A.Q0 to      R11C6D.D1 i2c_slave_top/registers/n6129
CTOF_DEL    ---     0.495      R11C6D.D1 to      R11C6D.F1 i2c_slave_top/registers/SLICE_493
ROUTE        64     2.639      R11C6D.F1 to      R10C4B.A1 i2c_slave_top/registers/addr_i_2
C1TOFCO_DE  ---     0.889      R10C4B.A1 to     R10C4B.FCO i2c_slave_top/registers/SLICE_2
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI i2c_slave_top/registers/n9621
FCITOFCO_D  ---     0.162     R10C4C.FCI to     R10C4C.FCO i2c_slave_top/registers/SLICE_1
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI i2c_slave_top/registers/n9622
FCITOFCO_D  ---     0.162     R10C4D.FCI to     R10C4D.FCO i2c_slave_top/registers/SLICE_0
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI i2c_slave_top/registers/n9623
FCITOF0_DE  ---     0.585     R10C5A.FCI to      R10C5A.F0 i2c_slave_top/registers/SLICE_4
ROUTE         1     1.278      R10C5A.F0 to      R11C2B.C1 i2c_slave_top/registers/addr_i_7_N_841_7
CTOOFX_DEL  ---     0.721      R11C2B.C1 to    R11C2B.OFX0 i2c_slave_top/registers/SLICE_416
ROUTE         2     1.430    R11C2B.OFX0 to      R11C4C.M0 i2c_slave_top/registers/n5834 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    9.458   (36.6% logic, 63.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     1.384      R6C17D.F1 to      R7C11D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R7C11D.C1 to      R7C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     2.011      R7C11D.F1 to     R10C6A.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                   12.590   (25.9% logic, 74.1% route), 5 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     4.394      R11C8B.Q0 to     R11C4C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    9.182   (19.9% logic, 80.1% route), 2 logic levels.

Warning:   5.638MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 306.185000 MHz ;
            6 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.585ns (weighted slack = -79.650ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3482  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               4.872ns  (29.6% logic, 70.4% route), 3 logic levels.

 Constraint Details:

      4.872ns physical path delay SLICE_575 to SLICE_397 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -1.873ns skew and
      0.733ns LSRREC_SET requirement (totaling 1.287ns) by 3.585ns

 Physical Path Details:

      Data path SLICE_575 to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.094      R6C17D.F1 to     R11C23B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R11C23B.A0 to     R11C23B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.662     R11C23B.F0 to    R11C23A.LSR i2c_slave_top/addr_i_7__N_625 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    4.872   (29.6% logic, 70.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     1.714      R9C11C.Q1 to     R11C23B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R11C23B.D1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.625     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    7.622   (30.4% logic, 69.6% route), 3 logic levels.


Error: The following path exceeds requirements by 1.796ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3482  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               5.253ns  (27.5% logic, 72.5% route), 3 logic levels.

 Constraint Details:

      5.253ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to SLICE_397 exceeds
      3.266ns delay constraint less
     -0.924ns skew and
      0.733ns LSRREC_SET requirement (totaling 3.457ns) by 1.796ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.094      R6C17D.F1 to     R11C23B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R11C23B.A0 to     R11C23B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.662     R11C23B.F0 to    R11C23A.LSR i2c_slave_top/addr_i_7__N_625 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    5.253   (27.5% logic, 72.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    6.698   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     1.714      R9C11C.Q1 to     R11C23B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R11C23B.D1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.625     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    7.622   (30.4% logic, 69.6% route), 3 logic levels.


Passed: The following path meets requirements by 0.286ns (weighted slack = 0.349ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3482  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               4.945ns  (29.2% logic, 70.8% route), 3 logic levels.

 Constraint Details:

      4.945ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to SLICE_397 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -3.286ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.231ns) by 0.286ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.747      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.495      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.094      R6C17D.F1 to     R11C23B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R11C23B.A0 to     R11C23B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.662     R11C23B.F0 to    R11C23A.LSR i2c_slave_top/addr_i_7__N_625 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    4.945   (29.2% logic, 70.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     1.714      R9C11C.Q1 to     R11C23B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R11C23B.D1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.625     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    7.622   (30.4% logic, 69.6% route), 3 logic levels.


Passed: The following path meets requirements by 0.848ns (weighted slack = 1.034ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3482  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               4.383ns  (21.6% logic, 78.4% route), 2 logic levels.

 Constraint Details:

      4.383ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to SLICE_397 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -3.286ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.231ns) by 0.848ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     2.774      R9C11C.Q0 to     R11C23B.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495     R11C23B.C0 to     R11C23B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.662     R11C23B.F0 to    R11C23A.LSR i2c_slave_top/addr_i_7__N_625 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    4.383   (21.6% logic, 78.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     1.714      R9C11C.Q1 to     R11C23B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R11C23B.D1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.625     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    7.622   (30.4% logic, 69.6% route), 3 logic levels.


Passed: The following path meets requirements by 1.096ns (weighted slack = 1.374ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i1  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3482  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               4.062ns  (23.3% logic, 76.7% route), 2 logic levels.

 Constraint Details:

      4.062ns physical path delay i2c_slave_top/registers/SLICE_307 to SLICE_397 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.605ns delay constraint less
     -3.286ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.158ns) by 1.096ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_307 to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C11D.CLK to     R10C11D.Q1 i2c_slave_top/registers/SLICE_307 (from clk_10mhz_c)
ROUTE         3     2.453     R10C11D.Q1 to     R11C23B.B0 i2c_slave_top/addr_start_1
CTOF_DEL    ---     0.495     R11C23B.B0 to     R11C23B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.662     R11C23B.F0 to    R11C23A.LSR i2c_slave_top/addr_i_7__N_625 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    4.062   (23.3% logic, 76.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11D.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     1.714      R9C11C.Q1 to     R11C23B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R11C23B.D1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.625     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    7.622   (30.4% logic, 69.6% route), 3 logic levels.


Passed: The following path meets requirements by 1.908ns (weighted slack = 2.327ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3482  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               3.323ns  (28.5% logic, 71.5% route), 2 logic levels.

 Constraint Details:

      3.323ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to SLICE_397 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -3.286ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.231ns) by 1.908ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     1.714      R9C11C.Q1 to     R11C23B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R11C23B.D0 to     R11C23B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.662     R11C23B.F0 to    R11C23A.LSR i2c_slave_top/addr_i_7__N_625 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    3.323   (28.5% logic, 71.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     1.714      R9C11C.Q1 to     R11C23B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R11C23B.D1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.625     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    7.622   (30.4% logic, 69.6% route), 3 logic levels.

Warning:  12.060MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 306.185000 MHz ;
            6 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.537ns (weighted slack = -100.802ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3498  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               6.438ns  (22.4% logic, 77.6% route), 3 logic levels.

 Constraint Details:

      6.438ns physical path delay SLICE_575 to i2c_slave_top/registers/SLICE_409 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -2.487ns skew and
      0.733ns LSRREC_SET requirement (totaling 1.901ns) by 4.537ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.277      R6C17D.F1 to       R9C9B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495       R9C9B.D0 to       R9C9B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     2.045       R9C9B.F0 to     R13C5D.LSR i2c_slave_top/addr_i_7__N_613 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    6.438   (22.4% logic, 77.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     1.036      R9C11C.Q1 to       R9C9B.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     1.917       R9C9B.F1 to     R13C5D.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    8.236   (28.2% logic, 71.8% route), 3 logic levels.


Error: The following path exceeds requirements by 2.748ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3498  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               6.819ns  (21.1% logic, 78.9% route), 3 logic levels.

 Constraint Details:

      6.819ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_409 exceeds
      3.266ns delay constraint less
     -1.538ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.071ns) by 2.748ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.277      R6C17D.F1 to       R9C9B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495       R9C9B.D0 to       R9C9B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     2.045       R9C9B.F0 to     R13C5D.LSR i2c_slave_top/addr_i_7__N_613 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    6.819   (21.1% logic, 78.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    6.698   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     1.036      R9C11C.Q1 to       R9C9B.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     1.917       R9C9B.F1 to     R13C5D.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    8.236   (28.2% logic, 71.8% route), 3 logic levels.


Error: The following path exceeds requirements by 0.666ns (weighted slack = -0.812ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3498  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               6.511ns  (22.1% logic, 77.9% route), 3 logic levels.

 Constraint Details:

      6.511ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_409 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -3.900ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.845ns) by 0.666ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.747      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.495      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.277      R6C17D.F1 to       R9C9B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495       R9C9B.D0 to       R9C9B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     2.045       R9C9B.F0 to     R13C5D.LSR i2c_slave_top/addr_i_7__N_613 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    6.511   (22.1% logic, 77.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     1.036      R9C11C.Q1 to       R9C9B.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     1.917       R9C9B.F1 to     R13C5D.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    8.236   (28.2% logic, 71.8% route), 3 logic levels.


Passed: The following path meets requirements by 1.383ns (weighted slack = 1.687ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3498  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               4.462ns  (21.2% logic, 78.8% route), 2 logic levels.

 Constraint Details:

      4.462ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_409 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -3.900ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.845ns) by 1.383ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     1.470      R9C11C.Q1 to       R9C9B.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495       R9C9B.B0 to       R9C9B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     2.045       R9C9B.F0 to     R13C5D.LSR i2c_slave_top/addr_i_7__N_613 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    4.462   (21.2% logic, 78.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     1.036      R9C11C.Q1 to       R9C9B.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     1.917       R9C9B.F1 to     R13C5D.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    8.236   (28.2% logic, 71.8% route), 3 logic levels.


Passed: The following path meets requirements by 1.487ns (weighted slack = 1.864ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i5  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3498  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               4.285ns  (22.1% logic, 77.9% route), 2 logic levels.

 Constraint Details:

      4.285ns physical path delay i2c_slave_top/registers/SLICE_309 to i2c_slave_top/registers/SLICE_409 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.605ns delay constraint less
     -3.900ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.772ns) by 1.487ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_309 to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17A.CLK to      R9C17A.Q1 i2c_slave_top/registers/SLICE_309 (from clk_10mhz_c)
ROUTE         3     1.293      R9C17A.Q1 to       R9C9B.C0 i2c_slave_top/addr_start_5
CTOF_DEL    ---     0.495       R9C9B.C0 to       R9C9B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     2.045       R9C9B.F0 to     R13C5D.LSR i2c_slave_top/addr_i_7__N_613 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    4.285   (22.1% logic, 77.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_309:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C17A.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     1.036      R9C11C.Q1 to       R9C9B.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     1.917       R9C9B.F1 to     R13C5D.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    8.236   (28.2% logic, 71.8% route), 3 logic levels.


Passed: The following path meets requirements by 1.805ns (weighted slack = 2.201ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3498  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               4.040ns  (23.4% logic, 76.6% route), 2 logic levels.

 Constraint Details:

      4.040ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_409 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -3.900ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.845ns) by 1.805ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     1.048      R9C11C.Q0 to       R9C9B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495       R9C9B.A0 to       R9C9B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     2.045       R9C9B.F0 to     R13C5D.LSR i2c_slave_top/addr_i_7__N_613 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    4.040   (23.4% logic, 76.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     1.036      R9C11C.Q1 to       R9C9B.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     1.917       R9C9B.F1 to     R13C5D.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    8.236   (28.2% logic, 71.8% route), 3 logic levels.

Warning:   9.609MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 306.185000 MHz ;
            6 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.469ns (weighted slack = -77.073ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3494  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               5.600ns  (25.8% logic, 74.3% route), 3 logic levels.

 Constraint Details:

      5.600ns physical path delay SLICE_575 to i2c_slave_top/registers/SLICE_406 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -2.717ns skew and
      0.733ns LSRREC_SET requirement (totaling 2.131ns) by 3.469ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.852      R6C17D.F1 to      R7C17D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R7C17D.C0 to      R7C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     2.632      R7C17D.F0 to     R12C3A.LSR i2c_slave_top/addr_i_7__N_616 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    5.600   (25.8% logic, 74.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C17A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C17A.CLK to      R9C17A.Q0 i2c_slave_top/registers/SLICE_309
ROUTE         3     0.717      R9C17A.Q0 to      R7C17D.D1 i2c_slave_top/addr_start_4
CTOF_DEL    ---     0.495      R7C17D.D1 to      R7C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     2.466      R7C17D.F1 to     R12C3A.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    8.466   (27.4% logic, 72.6% route), 3 logic levels.


Error: The following path exceeds requirements by 1.680ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3494  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               5.981ns  (24.1% logic, 75.9% route), 3 logic levels.

 Constraint Details:

      5.981ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_406 exceeds
      3.266ns delay constraint less
     -1.768ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.301ns) by 1.680ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.852      R6C17D.F1 to      R7C17D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R7C17D.C0 to      R7C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     2.632      R7C17D.F0 to     R12C3A.LSR i2c_slave_top/addr_i_7__N_616 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    5.981   (24.1% logic, 75.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    6.698   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C17A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C17A.CLK to      R9C17A.Q0 i2c_slave_top/registers/SLICE_309
ROUTE         3     0.717      R9C17A.Q0 to      R7C17D.D1 i2c_slave_top/addr_start_4
CTOF_DEL    ---     0.495      R7C17D.D1 to      R7C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     2.466      R7C17D.F1 to     R12C3A.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    8.466   (27.4% logic, 72.6% route), 3 logic levels.


Passed: The following path meets requirements by 0.377ns (weighted slack = 0.460ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3494  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               5.698ns  (16.6% logic, 83.4% route), 2 logic levels.

 Constraint Details:

      5.698ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_406 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -4.130ns skew and
      0.733ns LSRREC_SET requirement (totaling 6.075ns) by 0.377ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     2.119      R9C11C.Q1 to      R7C17D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495      R7C17D.D0 to      R7C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     2.632      R7C17D.F0 to     R12C3A.LSR i2c_slave_top/addr_i_7__N_616 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    5.698   (16.6% logic, 83.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C17A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C17A.CLK to      R9C17A.Q0 i2c_slave_top/registers/SLICE_309
ROUTE         3     0.717      R9C17A.Q0 to      R7C17D.D1 i2c_slave_top/addr_start_4
CTOF_DEL    ---     0.495      R7C17D.D1 to      R7C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     2.466      R7C17D.F1 to     R12C3A.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    8.466   (27.4% logic, 72.6% route), 3 logic levels.


Passed: The following path meets requirements by 0.402ns (weighted slack = 0.490ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3494  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               5.673ns  (25.4% logic, 74.6% route), 3 logic levels.

 Constraint Details:

      5.673ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_406 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -4.130ns skew and
      0.733ns LSRREC_SET requirement (totaling 6.075ns) by 0.402ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.747      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.495      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.852      R6C17D.F1 to      R7C17D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R7C17D.C0 to      R7C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     2.632      R7C17D.F0 to     R12C3A.LSR i2c_slave_top/addr_i_7__N_616 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    5.673   (25.4% logic, 74.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C17A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C17A.CLK to      R9C17A.Q0 i2c_slave_top/registers/SLICE_309
ROUTE         3     0.717      R9C17A.Q0 to      R7C17D.D1 i2c_slave_top/addr_start_4
CTOF_DEL    ---     0.495      R7C17D.D1 to      R7C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     2.466      R7C17D.F1 to     R12C3A.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    8.466   (27.4% logic, 72.6% route), 3 logic levels.


Passed: The following path meets requirements by 0.524ns (weighted slack = 0.639ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3494  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               5.551ns  (17.1% logic, 82.9% route), 2 logic levels.

 Constraint Details:

      5.551ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_406 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -4.130ns skew and
      0.733ns LSRREC_SET requirement (totaling 6.075ns) by 0.524ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     1.972      R9C11C.Q0 to      R7C17D.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495      R7C17D.B0 to      R7C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     2.632      R7C17D.F0 to     R12C3A.LSR i2c_slave_top/addr_i_7__N_616 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    5.551   (17.1% logic, 82.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C17A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C17A.CLK to      R9C17A.Q0 i2c_slave_top/registers/SLICE_309
ROUTE         3     0.717      R9C17A.Q0 to      R7C17D.D1 i2c_slave_top/addr_start_4
CTOF_DEL    ---     0.495      R7C17D.D1 to      R7C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     2.466      R7C17D.F1 to     R12C3A.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    8.466   (27.4% logic, 72.6% route), 3 logic levels.


Passed: The following path meets requirements by 1.026ns (weighted slack = 1.286ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i4  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3494  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               4.976ns  (19.0% logic, 81.0% route), 2 logic levels.

 Constraint Details:

      4.976ns physical path delay i2c_slave_top/registers/SLICE_309 to i2c_slave_top/registers/SLICE_406 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.605ns delay constraint less
     -4.130ns skew and
      0.733ns LSRREC_SET requirement (totaling 6.002ns) by 1.026ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_309 to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17A.CLK to      R9C17A.Q0 i2c_slave_top/registers/SLICE_309 (from clk_10mhz_c)
ROUTE         3     1.397      R9C17A.Q0 to      R7C17D.A0 i2c_slave_top/addr_start_4
CTOF_DEL    ---     0.495      R7C17D.A0 to      R7C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     2.632      R7C17D.F0 to     R12C3A.LSR i2c_slave_top/addr_i_7__N_616 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    4.976   (19.0% logic, 81.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_309:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C17A.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C17A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C17A.CLK to      R9C17A.Q0 i2c_slave_top/registers/SLICE_309
ROUTE         3     0.717      R9C17A.Q0 to      R7C17D.D1 i2c_slave_top/addr_start_4
CTOF_DEL    ---     0.495      R7C17D.D1 to      R7C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     2.466      R7C17D.F1 to     R12C3A.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    8.466   (27.4% logic, 72.6% route), 3 logic levels.

Warning:  12.447MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 306.185000 MHz ;
            6 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.747ns (weighted slack = -105.467ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3490  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               6.646ns  (21.7% logic, 78.3% route), 3 logic levels.

 Constraint Details:

      6.646ns physical path delay SLICE_575 to i2c_slave_top/registers/SLICE_403 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -2.485ns skew and
      0.733ns LSRREC_SET requirement (totaling 1.899ns) by 4.747ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.443      R6C17D.F1 to     R10C13C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R10C13C.D0 to     R10C13C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     2.087     R10C13C.F0 to     R13C5A.LSR i2c_slave_top/addr_i_7__N_619 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    6.646   (21.7% logic, 78.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q1 i2c_slave_top/registers/SLICE_308
ROUTE         3     1.000     R10C11C.Q1 to     R10C13C.A1 i2c_slave_top/addr_start_3
CTOF_DEL    ---     0.495     R10C13C.A1 to     R10C13C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     1.951     R10C13C.F1 to     R13C5A.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    8.234   (28.2% logic, 71.8% route), 3 logic levels.


Error: The following path exceeds requirements by 2.958ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3490  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               7.027ns  (20.5% logic, 79.5% route), 3 logic levels.

 Constraint Details:

      7.027ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_403 exceeds
      3.266ns delay constraint less
     -1.536ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.069ns) by 2.958ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.443      R6C17D.F1 to     R10C13C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R10C13C.D0 to     R10C13C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     2.087     R10C13C.F0 to     R13C5A.LSR i2c_slave_top/addr_i_7__N_619 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    7.027   (20.5% logic, 79.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    6.698   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q1 i2c_slave_top/registers/SLICE_308
ROUTE         3     1.000     R10C11C.Q1 to     R10C13C.A1 i2c_slave_top/addr_start_3
CTOF_DEL    ---     0.495     R10C13C.A1 to     R10C13C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     1.951     R10C13C.F1 to     R13C5A.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    8.234   (28.2% logic, 71.8% route), 3 logic levels.


Error: The following path exceeds requirements by 0.876ns (weighted slack = -1.068ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3490  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               6.719ns  (21.5% logic, 78.5% route), 3 logic levels.

 Constraint Details:

      6.719ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_403 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -3.898ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.843ns) by 0.876ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.747      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.495      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.443      R6C17D.F1 to     R10C13C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R10C13C.D0 to     R10C13C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     2.087     R10C13C.F0 to     R13C5A.LSR i2c_slave_top/addr_i_7__N_619 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    6.719   (21.5% logic, 78.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q1 i2c_slave_top/registers/SLICE_308
ROUTE         3     1.000     R10C11C.Q1 to     R10C13C.A1 i2c_slave_top/addr_start_3
CTOF_DEL    ---     0.495     R10C13C.A1 to     R10C13C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     1.951     R10C13C.F1 to     R13C5A.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    8.234   (28.2% logic, 71.8% route), 3 logic levels.


Passed: The following path meets requirements by 0.256ns (weighted slack = 0.312ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3490  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               5.587ns  (17.0% logic, 83.0% route), 2 logic levels.

 Constraint Details:

      5.587ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_403 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -3.898ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.843ns) by 0.256ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     2.553      R9C11C.Q0 to     R10C13C.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495     R10C13C.B0 to     R10C13C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     2.087     R10C13C.F0 to     R13C5A.LSR i2c_slave_top/addr_i_7__N_619 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    5.587   (17.0% logic, 83.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q1 i2c_slave_top/registers/SLICE_308
ROUTE         3     1.000     R10C11C.Q1 to     R10C13C.A1 i2c_slave_top/addr_start_3
CTOF_DEL    ---     0.495     R10C13C.A1 to     R10C13C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     1.951     R10C13C.F1 to     R13C5A.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    8.234   (28.2% logic, 71.8% route), 3 logic levels.


Passed: The following path meets requirements by 1.553ns (weighted slack = 1.894ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3490  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               4.290ns  (22.1% logic, 77.9% route), 2 logic levels.

 Constraint Details:

      4.290ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_403 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -3.898ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.843ns) by 1.553ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     1.256      R9C11C.Q1 to     R10C13C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R10C13C.C0 to     R10C13C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     2.087     R10C13C.F0 to     R13C5A.LSR i2c_slave_top/addr_i_7__N_619 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    4.290   (22.1% logic, 77.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q1 i2c_slave_top/registers/SLICE_308
ROUTE         3     1.000     R10C11C.Q1 to     R10C13C.A1 i2c_slave_top/addr_start_3
CTOF_DEL    ---     0.495     R10C13C.A1 to     R10C13C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     1.951     R10C13C.F1 to     R13C5A.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    8.234   (28.2% logic, 71.8% route), 3 logic levels.


Passed: The following path meets requirements by 1.736ns (weighted slack = 2.176ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i3  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3490  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               4.034ns  (23.5% logic, 76.5% route), 2 logic levels.

 Constraint Details:

      4.034ns physical path delay i2c_slave_top/registers/SLICE_308 to i2c_slave_top/registers/SLICE_403 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.605ns delay constraint less
     -3.898ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.770ns) by 1.736ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_308 to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q1 i2c_slave_top/registers/SLICE_308 (from clk_10mhz_c)
ROUTE         3     1.000     R10C11C.Q1 to     R10C13C.A0 i2c_slave_top/addr_start_3
CTOF_DEL    ---     0.495     R10C13C.A0 to     R10C13C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     2.087     R10C13C.F0 to     R13C5A.LSR i2c_slave_top/addr_i_7__N_619 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    4.034   (23.5% logic, 76.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q1 i2c_slave_top/registers/SLICE_308
ROUTE         3     1.000     R10C11C.Q1 to     R10C13C.A1 i2c_slave_top/addr_start_3
CTOF_DEL    ---     0.495     R10C13C.A1 to     R10C13C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     1.951     R10C13C.F1 to     R13C5A.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    8.234   (28.2% logic, 71.8% route), 3 logic levels.

Warning:   9.197MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 306.185000 MHz ;
            6 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.213ns (weighted slack = -71.385ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3486  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               5.215ns  (27.7% logic, 72.3% route), 3 logic levels.

 Constraint Details:

      5.215ns physical path delay SLICE_575 to i2c_slave_top/registers/SLICE_400 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -2.588ns skew and
      0.733ns LSRREC_SET requirement (totaling 2.002ns) by 3.213ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     1.384      R6C17D.F1 to      R7C11D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R7C11D.C0 to      R7C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     1.715      R7C11D.F0 to     R10C6A.LSR i2c_slave_top/addr_i_7__N_622 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    5.215   (27.7% logic, 72.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 i2c_slave_top/registers/SLICE_308
ROUTE         3     1.043     R10C11C.Q0 to      R7C11D.D1 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.495      R7C11D.D1 to      R7C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     2.011      R7C11D.F1 to     R10C6A.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    8.337   (27.8% logic, 72.2% route), 3 logic levels.


Error: The following path exceeds requirements by 1.424ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3486  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               5.596ns  (25.8% logic, 74.2% route), 3 logic levels.

 Constraint Details:

      5.596ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_400 exceeds
      3.266ns delay constraint less
     -1.639ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.172ns) by 1.424ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     1.384      R6C17D.F1 to      R7C11D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R7C11D.C0 to      R7C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     1.715      R7C11D.F0 to     R10C6A.LSR i2c_slave_top/addr_i_7__N_622 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    5.596   (25.8% logic, 74.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    6.698   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 i2c_slave_top/registers/SLICE_308
ROUTE         3     1.043     R10C11C.Q0 to      R7C11D.D1 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.495      R7C11D.D1 to      R7C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     2.011      R7C11D.F1 to     R10C6A.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    8.337   (27.8% logic, 72.2% route), 3 logic levels.


Passed: The following path meets requirements by 0.658ns (weighted slack = 0.802ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3486  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               5.288ns  (27.3% logic, 72.7% route), 3 logic levels.

 Constraint Details:

      5.288ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_400 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -4.001ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.946ns) by 0.658ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.747      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.495      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     1.384      R6C17D.F1 to      R7C11D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R7C11D.C0 to      R7C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     1.715      R7C11D.F0 to     R10C6A.LSR i2c_slave_top/addr_i_7__N_622 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    5.288   (27.3% logic, 72.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 i2c_slave_top/registers/SLICE_308
ROUTE         3     1.043     R10C11C.Q0 to      R7C11D.D1 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.495      R7C11D.D1 to      R7C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     2.011      R7C11D.F1 to     R10C6A.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    8.337   (27.8% logic, 72.2% route), 3 logic levels.


Passed: The following path meets requirements by 1.219ns (weighted slack = 1.487ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3486  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               4.727ns  (20.0% logic, 80.0% route), 2 logic levels.

 Constraint Details:

      4.727ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_400 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -4.001ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.946ns) by 1.219ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     2.065      R9C11C.Q1 to      R7C11D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495      R7C11D.D0 to      R7C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     1.715      R7C11D.F0 to     R10C6A.LSR i2c_slave_top/addr_i_7__N_622 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    4.727   (20.0% logic, 80.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 i2c_slave_top/registers/SLICE_308
ROUTE         3     1.043     R10C11C.Q0 to      R7C11D.D1 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.495      R7C11D.D1 to      R7C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     2.011      R7C11D.F1 to     R10C6A.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    8.337   (27.8% logic, 72.2% route), 3 logic levels.


Passed: The following path meets requirements by 1.827ns (weighted slack = 2.291ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i2  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3486  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               4.046ns  (23.4% logic, 76.6% route), 2 logic levels.

 Constraint Details:

      4.046ns physical path delay i2c_slave_top/registers/SLICE_308 to i2c_slave_top/registers/SLICE_400 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.605ns delay constraint less
     -4.001ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.873ns) by 1.827ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_308 to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 i2c_slave_top/registers/SLICE_308 (from clk_10mhz_c)
ROUTE         3     1.384     R10C11C.Q0 to      R7C11D.A0 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.495      R7C11D.A0 to      R7C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     1.715      R7C11D.F0 to     R10C6A.LSR i2c_slave_top/addr_i_7__N_622 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    4.046   (23.4% logic, 76.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 i2c_slave_top/registers/SLICE_308
ROUTE         3     1.043     R10C11C.Q0 to      R7C11D.D1 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.495      R7C11D.D1 to      R7C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     2.011      R7C11D.F1 to     R10C6A.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    8.337   (27.8% logic, 72.2% route), 3 logic levels.


Passed: The following path meets requirements by 2.140ns (weighted slack = 2.610ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3486  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               3.806ns  (24.9% logic, 75.1% route), 2 logic levels.

 Constraint Details:

      3.806ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_400 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -4.001ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.946ns) by 2.140ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     1.144      R9C11C.Q0 to      R7C11D.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495      R7C11D.B0 to      R7C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     1.715      R7C11D.F0 to     R10C6A.LSR i2c_slave_top/addr_i_7__N_622 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    3.806   (24.9% logic, 75.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 i2c_slave_top/registers/SLICE_308
ROUTE         3     1.043     R10C11C.Q0 to      R7C11D.D1 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.495      R7C11D.D1 to      R7C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     2.011      R7C11D.F1 to     R10C6A.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    8.337   (27.8% logic, 72.2% route), 3 logic levels.

Warning:  13.395MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_8"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 306.185000 MHz ;
            6 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.595ns (weighted slack = -79.873ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3502  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               5.492ns  (26.3% logic, 73.7% route), 3 logic levels.

 Constraint Details:

      5.492ns physical path delay SLICE_575 to i2c_slave_top/registers/SLICE_412 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -2.483ns skew and
      0.733ns LSRREC_SET requirement (totaling 1.897ns) by 3.595ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     1.263      R6C17D.F1 to      R7C11C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R7C11C.D1 to      R7C11C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     2.113      R7C11C.F1 to     R13C4A.LSR i2c_slave_top/addr_i_7__N_610 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    5.492   (26.3% logic, 73.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     0.881      R9C11C.Q1 to      R7C11C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495      R7C11C.C0 to      R7C11C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     2.068      R7C11C.F0 to     R13C4A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    8.232   (28.2% logic, 71.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.806ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3502  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               5.873ns  (24.6% logic, 75.4% route), 3 logic levels.

 Constraint Details:

      5.873ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_412 exceeds
      3.266ns delay constraint less
     -1.534ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.067ns) by 1.806ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     1.263      R6C17D.F1 to      R7C11C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R7C11C.D1 to      R7C11C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     2.113      R7C11C.F1 to     R13C4A.LSR i2c_slave_top/addr_i_7__N_610 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    5.873   (24.6% logic, 75.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    6.698   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     0.881      R9C11C.Q1 to      R7C11C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495      R7C11C.C0 to      R7C11C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     2.068      R7C11C.F0 to     R13C4A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    8.232   (28.2% logic, 71.8% route), 3 logic levels.


Passed: The following path meets requirements by 0.246ns (weighted slack = 0.308ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i6  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3502  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               5.523ns  (17.1% logic, 82.9% route), 2 logic levels.

 Constraint Details:

      5.523ns physical path delay i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_412 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.605ns delay constraint less
     -3.897ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.769ns) by 0.246ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C2A.CLK to      R10C2A.Q0 i2c_slave_top/registers/SLICE_310 (from clk_10mhz_c)
ROUTE         3     2.463      R10C2A.Q0 to      R7C11C.A1 i2c_slave_top/addr_start_6
CTOF_DEL    ---     0.495      R7C11C.A1 to      R7C11C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     2.113      R7C11C.F1 to     R13C4A.LSR i2c_slave_top/addr_i_7__N_610 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    5.523   (17.1% logic, 82.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.963        1.PADDI to     R10C2A.CLK clk_10mhz_c
                  --------
                    4.335   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     0.881      R9C11C.Q1 to      R7C11C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495      R7C11C.C0 to      R7C11C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     2.068      R7C11C.F0 to     R13C4A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    8.232   (28.2% logic, 71.8% route), 3 logic levels.


Passed: The following path meets requirements by 0.276ns (weighted slack = 0.337ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3502  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               5.565ns  (25.9% logic, 74.1% route), 3 logic levels.

 Constraint Details:

      5.565ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_412 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -3.896ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.841ns) by 0.276ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.747      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.495      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     1.263      R6C17D.F1 to      R7C11C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R7C11C.D1 to      R7C11C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     2.113      R7C11C.F1 to     R13C4A.LSR i2c_slave_top/addr_i_7__N_610 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    5.565   (25.9% logic, 74.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     0.881      R9C11C.Q1 to      R7C11C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495      R7C11C.C0 to      R7C11C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     2.068      R7C11C.F0 to     R13C4A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    8.232   (28.2% logic, 71.8% route), 3 logic levels.


Passed: The following path meets requirements by 0.338ns (weighted slack = 0.412ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3502  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               5.503ns  (17.2% logic, 82.8% route), 2 logic levels.

 Constraint Details:

      5.503ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_412 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -3.896ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.841ns) by 0.338ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     2.443      R9C11C.Q1 to      R7C11C.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495      R7C11C.B1 to      R7C11C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     2.113      R7C11C.F1 to     R13C4A.LSR i2c_slave_top/addr_i_7__N_610 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    5.503   (17.2% logic, 82.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     0.881      R9C11C.Q1 to      R7C11C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495      R7C11C.C0 to      R7C11C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     2.068      R7C11C.F0 to     R13C4A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    8.232   (28.2% logic, 71.8% route), 3 logic levels.


Passed: The following path meets requirements by 1.894ns (weighted slack = 2.310ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3502  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               3.947ns  (24.0% logic, 76.0% route), 2 logic levels.

 Constraint Details:

      3.947ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_412 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -3.896ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.841ns) by 1.894ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     0.887      R9C11C.Q0 to      R7C11C.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495      R7C11C.C1 to      R7C11C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     2.113      R7C11C.F1 to     R13C4A.LSR i2c_slave_top/addr_i_7__N_610 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    3.947   (24.0% logic, 76.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357
ROUTE        19     0.881      R9C11C.Q1 to      R7C11C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495      R7C11C.C0 to      R7C11C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     2.068      R7C11C.F0 to     R13C4A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    8.232   (28.2% logic, 71.8% route), 3 logic levels.

Warning:  12.028MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_9"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_587" 306.185000 MHz ;
            6 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.112ns (weighted slack = -113.577ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3506  (to i2c_slave_top/addr_i_7__N_587 +)

   Delay:               5.675ns  (25.4% logic, 74.6% route), 3 logic levels.

 Constraint Details:

      5.675ns physical path delay SLICE_575 to i2c_slave_top/registers/SLICE_415 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -1.149ns skew and
      0.733ns LSRREC_SET requirement (totaling 0.563ns) by 5.112ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.897      R6C17D.F1 to      R11C2C.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R11C2C.C1 to      R11C2C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.662      R11C2C.F1 to     R11C2A.LSR i2c_slave_top/addr_i_7__N_597 (to i2c_slave_top/addr_i_7__N_587)
                  --------
                    5.675   (25.4% logic, 74.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.963        1.PADDI to     R10C2A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R10C2A.CLK to      R10C2A.Q1 i2c_slave_top/registers/SLICE_310
ROUTE         3     0.991      R10C2A.Q1 to      R11C2C.A0 i2c_slave_top/addr_start_7
CTOF_DEL    ---     0.495      R11C2C.A0 to      R11C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.625      R11C2C.F0 to     R11C2A.CLK i2c_slave_top/addr_i_7__N_587
                  --------
                    6.898   (33.6% logic, 66.4% route), 3 logic levels.


Error: The following path exceeds requirements by 3.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3506  (to i2c_slave_top/addr_i_7__N_587 +)

   Delay:               6.056ns  (23.8% logic, 76.2% route), 3 logic levels.

 Constraint Details:

      6.056ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_415 exceeds
      3.266ns delay constraint less
     -0.200ns skew and
      0.733ns LSRREC_SET requirement (totaling 2.733ns) by 3.323ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.897      R6C17D.F1 to      R11C2C.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R11C2C.C1 to      R11C2C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.662      R11C2C.F1 to     R11C2A.LSR i2c_slave_top/addr_i_7__N_597 (to i2c_slave_top/addr_i_7__N_587)
                  --------
                    6.056   (23.8% logic, 76.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    6.698   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.963        1.PADDI to     R10C2A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R10C2A.CLK to      R10C2A.Q1 i2c_slave_top/registers/SLICE_310
ROUTE         3     0.991      R10C2A.Q1 to      R11C2C.A0 i2c_slave_top/addr_start_7
CTOF_DEL    ---     0.495      R11C2C.A0 to      R11C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.625      R11C2C.F0 to     R11C2A.CLK i2c_slave_top/addr_i_7__N_587
                  --------
                    6.898   (33.6% logic, 66.4% route), 3 logic levels.


Error: The following path exceeds requirements by 1.241ns (weighted slack = -1.513ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3506  (to i2c_slave_top/addr_i_7__N_587 +)

   Delay:               5.748ns  (25.1% logic, 74.9% route), 3 logic levels.

 Constraint Details:

      5.748ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_415 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -2.562ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.507ns) by 1.241ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.747      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.495      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.897      R6C17D.F1 to      R11C2C.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R11C2C.C1 to      R11C2C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.662      R11C2C.F1 to     R11C2A.LSR i2c_slave_top/addr_i_7__N_597 (to i2c_slave_top/addr_i_7__N_587)
                  --------
                    5.748   (25.1% logic, 74.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.963        1.PADDI to     R10C2A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R10C2A.CLK to      R10C2A.Q1 i2c_slave_top/registers/SLICE_310
ROUTE         3     0.991      R10C2A.Q1 to      R11C2C.A0 i2c_slave_top/addr_start_7
CTOF_DEL    ---     0.495      R11C2C.A0 to      R11C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.625      R11C2C.F0 to     R11C2A.CLK i2c_slave_top/addr_i_7__N_587
                  --------
                    6.898   (33.6% logic, 66.4% route), 3 logic levels.


Passed: The following path meets requirements by 0.071ns (weighted slack = 0.087ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3506  (to i2c_slave_top/addr_i_7__N_587 +)

   Delay:               4.436ns  (21.3% logic, 78.7% route), 2 logic levels.

 Constraint Details:

      4.436ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_415 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -2.562ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.507ns) by 0.071ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     2.827      R9C11C.Q1 to      R11C2C.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495      R11C2C.B1 to      R11C2C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.662      R11C2C.F1 to     R11C2A.LSR i2c_slave_top/addr_i_7__N_597 (to i2c_slave_top/addr_i_7__N_587)
                  --------
                    4.436   (21.3% logic, 78.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.963        1.PADDI to     R10C2A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R10C2A.CLK to      R10C2A.Q1 i2c_slave_top/registers/SLICE_310
ROUTE         3     0.991      R10C2A.Q1 to      R11C2C.A0 i2c_slave_top/addr_start_7
CTOF_DEL    ---     0.495      R11C2C.A0 to      R11C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.625      R11C2C.F0 to     R11C2A.CLK i2c_slave_top/addr_i_7__N_587
                  --------
                    6.898   (33.6% logic, 66.4% route), 3 logic levels.


Passed: The following path meets requirements by 0.834ns (weighted slack = 1.017ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3506  (to i2c_slave_top/addr_i_7__N_587 +)

   Delay:               3.673ns  (25.8% logic, 74.2% route), 2 logic levels.

 Constraint Details:

      3.673ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_415 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -2.562ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.507ns) by 0.834ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     2.064      R9C11C.Q0 to      R11C2C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495      R11C2C.D1 to      R11C2C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.662      R11C2C.F1 to     R11C2A.LSR i2c_slave_top/addr_i_7__N_597 (to i2c_slave_top/addr_i_7__N_587)
                  --------
                    3.673   (25.8% logic, 74.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.963        1.PADDI to     R10C2A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R10C2A.CLK to      R10C2A.Q1 i2c_slave_top/registers/SLICE_310
ROUTE         3     0.991      R10C2A.Q1 to      R11C2C.A0 i2c_slave_top/addr_start_7
CTOF_DEL    ---     0.495      R11C2C.A0 to      R11C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.625      R11C2C.F0 to     R11C2A.CLK i2c_slave_top/addr_i_7__N_587
                  --------
                    6.898   (33.6% logic, 66.4% route), 3 logic levels.


Passed: The following path meets requirements by 1.835ns (weighted slack = 2.301ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i7  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3506  (to i2c_slave_top/addr_i_7__N_587 +)

   Delay:               2.600ns  (36.4% logic, 63.6% route), 2 logic levels.

 Constraint Details:

      2.600ns physical path delay i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_415 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.605ns delay constraint less
     -2.563ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.435ns) by 1.835ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C2A.CLK to      R10C2A.Q1 i2c_slave_top/registers/SLICE_310 (from clk_10mhz_c)
ROUTE         3     0.991      R10C2A.Q1 to      R11C2C.A1 i2c_slave_top/addr_start_7
CTOF_DEL    ---     0.495      R11C2C.A1 to      R11C2C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.662      R11C2C.F1 to     R11C2A.LSR i2c_slave_top/addr_i_7__N_597 (to i2c_slave_top/addr_i_7__N_587)
                  --------
                    2.600   (36.4% logic, 63.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.963        1.PADDI to     R10C2A.CLK clk_10mhz_c
                  --------
                    4.335   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.963        1.PADDI to     R10C2A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R10C2A.CLK to      R10C2A.Q1 i2c_slave_top/registers/SLICE_310
ROUTE         3     0.991      R10C2A.Q1 to      R11C2C.A0 i2c_slave_top/addr_start_7
CTOF_DEL    ---     0.495      R11C2C.A0 to      R11C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.625      R11C2C.F0 to     R11C2A.CLK i2c_slave_top/addr_i_7__N_587
                  --------
                    6.898   (33.6% logic, 66.4% route), 3 logic levels.

Warning:   8.558MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_10"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_596" 306.185000 MHz ;
            6 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.073ns (weighted slack = -112.710ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3478  (to i2c_slave_top/addr_i_7__N_596 +)

   Delay:               5.833ns  (24.7% logic, 75.3% route), 3 logic levels.

 Constraint Details:

      5.833ns physical path delay SLICE_575 to i2c_slave_top/registers/SLICE_394 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -1.346ns skew and
      0.733ns LSRREC_SET requirement (totaling 0.760ns) by 5.073ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.639      R6C17D.F1 to     R12C11D.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R12C11D.B0 to     R12C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     1.078     R12C11D.F0 to    R11C11A.LSR i2c_slave_top/addr_i_7__N_628 (to i2c_slave_top/addr_i_7__N_596)
                  --------
                    5.833   (24.7% logic, 75.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11D.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11D.CLK to     R10C11D.Q0 i2c_slave_top/registers/SLICE_307
ROUTE         3     0.779     R10C11D.Q0 to     R12C11D.C1 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.495     R12C11D.C1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     1.033     R12C11D.F1 to    R11C11A.CLK i2c_slave_top/addr_i_7__N_596
                  --------
                    7.095   (32.7% logic, 67.3% route), 3 logic levels.


Error: The following path exceeds requirements by 3.284ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3478  (to i2c_slave_top/addr_i_7__N_596 +)

   Delay:               6.214ns  (23.2% logic, 76.8% route), 3 logic levels.

 Constraint Details:

      6.214ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_394 exceeds
      3.266ns delay constraint less
     -0.397ns skew and
      0.733ns LSRREC_SET requirement (totaling 2.930ns) by 3.284ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     1.055      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.495      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.639      R6C17D.F1 to     R12C11D.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R12C11D.B0 to     R12C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     1.078     R12C11D.F0 to    R11C11A.LSR i2c_slave_top/addr_i_7__N_628 (to i2c_slave_top/addr_i_7__N_596)
                  --------
                    6.214   (23.2% logic, 76.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    6.698   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11D.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11D.CLK to     R10C11D.Q0 i2c_slave_top/registers/SLICE_307
ROUTE         3     0.779     R10C11D.Q0 to     R12C11D.C1 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.495     R12C11D.C1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     1.033     R12C11D.F1 to    R11C11A.CLK i2c_slave_top/addr_i_7__N_596
                  --------
                    7.095   (32.7% logic, 67.3% route), 3 logic levels.


Error: The following path exceeds requirements by 1.202ns (weighted slack = -1.466ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3478  (to i2c_slave_top/addr_i_7__N_596 +)

   Delay:               5.906ns  (24.4% logic, 75.6% route), 3 logic levels.

 Constraint Details:

      5.906ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_394 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -2.759ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.704ns) by 1.202ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.747      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.495      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     2.639      R6C17D.F1 to     R12C11D.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495     R12C11D.B0 to     R12C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     1.078     R12C11D.F0 to    R11C11A.LSR i2c_slave_top/addr_i_7__N_628 (to i2c_slave_top/addr_i_7__N_596)
                  --------
                    5.906   (24.4% logic, 75.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11D.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11D.CLK to     R10C11D.Q0 i2c_slave_top/registers/SLICE_307
ROUTE         3     0.779     R10C11D.Q0 to     R12C11D.C1 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.495     R12C11D.C1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     1.033     R12C11D.F1 to    R11C11A.CLK i2c_slave_top/addr_i_7__N_596
                  --------
                    7.095   (32.7% logic, 67.3% route), 3 logic levels.


Passed: The following path meets requirements by 1.210ns (weighted slack = 1.517ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i0  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3478  (to i2c_slave_top/addr_i_7__N_596 +)

   Delay:               3.421ns  (27.7% logic, 72.3% route), 2 logic levels.

 Constraint Details:

      3.421ns physical path delay i2c_slave_top/registers/SLICE_307 to i2c_slave_top/registers/SLICE_394 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.605ns delay constraint less
     -2.759ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.631ns) by 1.210ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_307 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C11D.CLK to     R10C11D.Q0 i2c_slave_top/registers/SLICE_307 (from clk_10mhz_c)
ROUTE         3     1.396     R10C11D.Q0 to     R12C11D.A0 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.495     R12C11D.A0 to     R12C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     1.078     R12C11D.F0 to    R11C11A.LSR i2c_slave_top/addr_i_7__N_628 (to i2c_slave_top/addr_i_7__N_596)
                  --------
                    3.421   (27.7% logic, 72.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11D.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11D.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11D.CLK to     R10C11D.Q0 i2c_slave_top/registers/SLICE_307
ROUTE         3     0.779     R10C11D.Q0 to     R12C11D.C1 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.495     R12C11D.C1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     1.033     R12C11D.F1 to    R11C11A.CLK i2c_slave_top/addr_i_7__N_596
                  --------
                    7.095   (32.7% logic, 67.3% route), 3 logic levels.


Passed: The following path meets requirements by 1.352ns (weighted slack = 1.649ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3478  (to i2c_slave_top/addr_i_7__N_596 +)

   Delay:               3.352ns  (28.3% logic, 71.7% route), 2 logic levels.

 Constraint Details:

      3.352ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_394 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -2.759ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.704ns) by 1.352ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     1.327      R9C11C.Q0 to     R12C11D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495     R12C11D.C0 to     R12C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     1.078     R12C11D.F0 to    R11C11A.LSR i2c_slave_top/addr_i_7__N_628 (to i2c_slave_top/addr_i_7__N_596)
                  --------
                    3.352   (28.3% logic, 71.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11D.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11D.CLK to     R10C11D.Q0 i2c_slave_top/registers/SLICE_307
ROUTE         3     0.779     R10C11D.Q0 to     R12C11D.C1 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.495     R12C11D.C1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     1.033     R12C11D.F1 to    R11C11A.CLK i2c_slave_top/addr_i_7__N_596
                  --------
                    7.095   (32.7% logic, 67.3% route), 3 logic levels.


Passed: The following path meets requirements by 1.550ns (weighted slack = 1.890ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3478  (to i2c_slave_top/addr_i_7__N_596 +)

   Delay:               3.154ns  (30.0% logic, 70.0% route), 2 logic levels.

 Constraint Details:

      3.154ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_394 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -2.759ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.704ns) by 1.550ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     1.129      R9C11C.Q1 to     R12C11D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R12C11D.D0 to     R12C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     1.078     R12C11D.F0 to    R11C11A.LSR i2c_slave_top/addr_i_7__N_628 (to i2c_slave_top/addr_i_7__N_596)
                  --------
                    3.154   (30.0% logic, 70.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to    R10C11D.CLK clk_10mhz_c
REG_DEL     ---     0.452    R10C11D.CLK to     R10C11D.Q0 i2c_slave_top/registers/SLICE_307
ROUTE         3     0.779     R10C11D.Q0 to     R12C11D.C1 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.495     R12C11D.C1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     1.033     R12C11D.F1 to    R11C11A.CLK i2c_slave_top/addr_i_7__N_596
                  --------
                    7.095   (32.7% logic, 67.3% route), 3 logic levels.

Warning:   8.622MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_11"></A>Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.439ns (weighted slack = -76.407ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               3.802ns  (24.9% logic, 75.1% route), 2 logic levels.

 Constraint Details:

      3.802ns physical path delay SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -0.949ns skew and
      0.733ns LSRREC_SET requirement (totaling 0.363ns) by 3.439ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.350      R6C18D.Q0 to      R5C17A.A0 reset_n
CTOF_DEL    ---     0.495      R5C17A.A0 to      R5C17A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_671
ROUTE         2     1.505      R5C17A.F0 to     R6C15B.LSR i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_N_340 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    3.802   (24.9% logic, 75.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    6.698   (27.2% logic, 72.8% route), 2 logic levels.


Error: The following path exceeds requirements by 2.844ns (weighted slack = -37.154ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               2.959ns  (32.0% logic, 68.0% route), 2 logic levels.

 Constraint Details:

      2.959ns physical path delay SLICE_575 to i2c_slave_top/i2cslave_controller_top/SLICE_345 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.250ns delay constraint less
     -0.598ns skew and
      0.733ns LSRREC_SET requirement (totaling 0.115ns) by 2.844ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/i2cslave_controller_top/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     1.350      R6C18D.Q0 to      R5C17A.A0 reset_n
CTOF_DEL    ---     0.495      R5C17A.A0 to      R5C17A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_671
ROUTE         2     0.662      R5C17A.F0 to     R5C17C.LSR i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_N_340 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    2.959   (32.0% logic, 68.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.559      R4C23A.Q0 to     R5C17C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    6.347   (28.7% logic, 71.3% route), 2 logic levels.


Error: The following path exceeds requirements by 4.531ns (weighted slack = -19.784ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i_758  (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               2.268ns  (41.8% logic, 58.2% route), 2 logic levels.

 Constraint Details:

      2.268ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351 to i2c_slave_top/i2cslave_controller_top/SLICE_345 exceeds
      (delay constraint based on source clock period of 10.093ns and destination clock period of 3.266ns)
      0.748ns delay constraint less
      2.278ns skew and
      0.733ns LSRREC_SET requirement (totaling -2.263ns) by 4.531ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351 to i2c_slave_top/i2cslave_controller_top/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C16D.CLK to      R5C16D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351 (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
ROUTE         4     0.659      R5C16D.Q0 to      R5C17A.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i
CTOF_DEL    ---     0.495      R5C17A.D0 to      R5C17A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_671
ROUTE         2     0.662      R5C17A.F0 to     R5C17C.LSR i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_N_340 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    2.268   (41.8% logic, 58.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     3.837      R5C14B.Q0 to     R5C16D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    8.625   (21.1% logic, 78.9% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.559      R4C23A.Q0 to     R5C17C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    6.347   (28.7% logic, 71.3% route), 2 logic levels.


Error: The following path exceeds requirements by 2.581ns (weighted slack = -8.067ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_16  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               5.471ns  (17.3% logic, 82.7% route), 2 logic levels.

 Constraint Details:

      5.471ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_531 to i2c_slave_top/i2cslave_controller_top/SLICE_345 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      1.045ns delay constraint less
     -2.011ns skew and
      0.166ns DIN_SET requirement (totaling 2.890ns) by 2.581ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_531 to i2c_slave_top/i2cslave_controller_top/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531 (from clk_10mhz_c)
ROUTE        25     4.515      R5C14B.Q0 to      R5C17C.B0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
CTOF_DEL    ---     0.495      R5C17C.B0 to      R5C17C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_345
ROUTE         2     0.009      R5C17C.F0 to     R5C17C.DI0 i2c_slave_top/i2cslave_controller_top/out_n__inv (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    5.471   (17.3% logic, 82.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/SLICE_531:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R5C14B.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.559      R4C23A.Q0 to     R5C17C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    6.347   (28.7% logic, 71.3% route), 2 logic levels.


Error: The following path exceeds requirements by 3.390ns (weighted slack = -4.650ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i_758  (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               3.111ns  (30.4% logic, 69.6% route), 2 logic levels.

 Constraint Details:

      3.111ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 exceeds
      (delay constraint based on source clock period of 10.093ns and destination clock period of 3.266ns)
      2.381ns delay constraint less
      1.927ns skew and
      0.733ns LSRREC_SET requirement (totaling -0.279ns) by 3.390ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C16D.CLK to      R5C16D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351 (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
ROUTE         4     0.659      R5C16D.Q0 to      R5C17A.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i
CTOF_DEL    ---     0.495      R5C17A.D0 to      R5C17A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_671
ROUTE         2     1.505      R5C17A.F0 to     R6C15B.LSR i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_N_340 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    3.111   (30.4% logic, 69.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     3.837      R5C14B.Q0 to     R5C16D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    8.625   (21.1% logic, 78.9% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    6.698   (27.2% logic, 72.8% route), 2 logic levels.


Error: The following path exceeds requirements by 2.106ns (weighted slack = -2.568ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_16  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               6.798ns  (13.9% logic, 86.1% route), 2 logic levels.

 Constraint Details:

      6.798ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_531 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      2.678ns delay constraint less
     -2.362ns skew and
      0.348ns M_SET requirement (totaling 4.692ns) by 2.106ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_531 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531 (from clk_10mhz_c)
ROUTE        25     4.515      R5C14B.Q0 to      R5C17C.B0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
CTOF_DEL    ---     0.495      R5C17C.B0 to      R5C17C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_345
ROUTE         2     1.336      R5C17C.F0 to      R6C15B.M0 i2c_slave_top/i2cslave_controller_top/out_n__inv (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    6.798   (13.9% logic, 86.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/SLICE_531:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R5C14B.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     1.910      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    6.698   (27.2% logic, 72.8% route), 2 logic levels.

Warning:  12.551MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_12"></A>Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 99.079000 MHz ;
            1578 items scored, 843 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 7.903ns (weighted slack = -896.236ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i5  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:              10.586ns  (27.6% logic, 72.4% route), 6 logic levels.

 Constraint Details:

     10.586ns physical path delay SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_315 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 10.093ns)
      0.089ns delay constraint less
     -2.876ns skew and
      0.282ns CE_SET requirement (totaling 2.683ns) by 7.903ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_315:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.509      R6C17D.F1 to      R6C17D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R6C17D.C0 to      R6C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE         4     2.260      R6C17D.F0 to      R6C16D.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10356
CTOF_DEL    ---     0.495      R6C16D.A0 to      R6C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_530
ROUTE         1     0.436      R6C16D.F0 to      R6C16D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n11047
CTOF_DEL    ---     0.495      R6C16D.C1 to      R6C16D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_530
ROUTE         8     0.686      R6C16D.F1 to      R6C18C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10532
CTOF_DEL    ---     0.495      R6C18C.D0 to      R6C18C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_550
ROUTE         1     3.094      R6C18C.F0 to      R10C3C.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_8 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                   10.586   (27.6% logic, 72.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_315:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     3.837      R5C14B.Q0 to     R10C3C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    8.625   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 7.705ns (weighted slack = -873.782ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i4  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:              10.388ns  (28.2% logic, 71.8% route), 6 logic levels.

 Constraint Details:

     10.388ns physical path delay SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_314 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 10.093ns)
      0.089ns delay constraint less
     -2.876ns skew and
      0.282ns CE_SET requirement (totaling 2.683ns) by 7.705ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.509      R6C17D.F1 to      R6C17D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R6C17D.C0 to      R6C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE         4     2.260      R6C17D.F0 to      R6C16D.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10356
CTOF_DEL    ---     0.495      R6C16D.A0 to      R6C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_530
ROUTE         1     0.436      R6C16D.F0 to      R6C16D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n11047
CTOF_DEL    ---     0.495      R6C16D.C1 to      R6C16D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_530
ROUTE         8     2.929      R6C16D.F1 to       R9C2C.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10532
CTOF_DEL    ---     0.495       R9C2C.B0 to       R9C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_552
ROUTE         1     0.653       R9C2C.F0 to       R9C2D.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_9 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                   10.388   (28.2% logic, 71.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     3.837      R5C14B.Q0 to      R9C2D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    8.625   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 7.465ns (weighted slack = -846.565ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i5  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:              10.148ns  (28.8% logic, 71.2% route), 6 logic levels.

 Constraint Details:

     10.148ns physical path delay SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_315 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 10.093ns)
      0.089ns delay constraint less
     -2.876ns skew and
      0.282ns CE_SET requirement (totaling 2.683ns) by 7.465ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_315:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.731      R6C17D.F1 to      R7C17C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R7C17C.D1 to      R7C17C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_619
ROUTE         1     0.958      R7C17C.F1 to      R6C15C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n12575
CTOF_DEL    ---     0.495      R6C15C.D1 to      R6C15C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_526
ROUTE         2     0.995      R6C15C.F1 to      R6C17B.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n5125
CTOF_DEL    ---     0.495      R6C17B.A1 to      R6C17B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_548
ROUTE         5     0.769      R6C17B.F1 to      R6C18C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9759
CTOF_DEL    ---     0.495      R6C18C.C0 to      R6C18C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_550
ROUTE         1     3.094      R6C18C.F0 to      R10C3C.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_8 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                   10.148   (28.8% logic, 71.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_315:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     3.837      R5C14B.Q0 to     R10C3C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    8.625   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 7.234ns (weighted slack = -820.368ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i5  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               9.917ns  (29.5% logic, 70.5% route), 6 logic levels.

 Constraint Details:

      9.917ns physical path delay SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_315 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 10.093ns)
      0.089ns delay constraint less
     -2.876ns skew and
      0.282ns CE_SET requirement (totaling 2.683ns) by 7.234ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_315:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     1.055      R6C17D.F1 to      R6C17B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R6C17B.A0 to      R6C17B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_548
ROUTE         4     1.045      R6C17B.F0 to      R6C16D.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n12576
CTOF_DEL    ---     0.495      R6C16D.B0 to      R6C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_530
ROUTE         1     0.436      R6C16D.F0 to      R6C16D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n11047
CTOF_DEL    ---     0.495      R6C16D.C1 to      R6C16D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_530
ROUTE         8     0.686      R6C16D.F1 to      R6C18C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10532
CTOF_DEL    ---     0.495      R6C18C.D0 to      R6C18C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_550
ROUTE         1     3.094      R6C18C.F0 to      R10C3C.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_8 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    9.917   (29.5% logic, 70.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_315:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     3.837      R5C14B.Q0 to     R10C3C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    8.625   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 7.103ns (weighted slack = -805.512ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i4  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               9.786ns  (29.9% logic, 70.1% route), 6 logic levels.

 Constraint Details:

      9.786ns physical path delay SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_314 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 10.093ns)
      0.089ns delay constraint less
     -2.876ns skew and
      0.282ns CE_SET requirement (totaling 2.683ns) by 7.103ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.731      R6C17D.F1 to      R7C17C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R7C17C.D1 to      R7C17C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_619
ROUTE         1     0.958      R7C17C.F1 to      R6C15C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n12575
CTOF_DEL    ---     0.495      R6C15C.D1 to      R6C15C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_526
ROUTE         2     0.995      R6C15C.F1 to      R6C17B.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n5125
CTOF_DEL    ---     0.495      R6C17B.A1 to      R6C17B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_548
ROUTE         5     2.848      R6C17B.F1 to       R9C2C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9759
CTOF_DEL    ---     0.495       R9C2C.C0 to       R9C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_552
ROUTE         1     0.653       R9C2C.F0 to       R9C2D.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_9 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    9.786   (29.9% logic, 70.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     3.837      R5C14B.Q0 to      R9C2D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    8.625   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 7.036ns (weighted slack = -797.914ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i4  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               9.719ns  (30.1% logic, 69.9% route), 6 logic levels.

 Constraint Details:

      9.719ns physical path delay SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_314 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 10.093ns)
      0.089ns delay constraint less
     -2.876ns skew and
      0.282ns CE_SET requirement (totaling 2.683ns) by 7.036ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     1.055      R6C17D.F1 to      R6C17B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R6C17B.A0 to      R6C17B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_548
ROUTE         4     1.045      R6C17B.F0 to      R6C16D.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n12576
CTOF_DEL    ---     0.495      R6C16D.B0 to      R6C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_530
ROUTE         1     0.436      R6C16D.F0 to      R6C16D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n11047
CTOF_DEL    ---     0.495      R6C16D.C1 to      R6C16D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_530
ROUTE         8     2.929      R6C16D.F1 to       R9C2C.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10532
CTOF_DEL    ---     0.495       R9C2C.B0 to       R9C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_552
ROUTE         1     0.653       R9C2C.F0 to       R9C2D.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_9 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    9.719   (30.1% logic, 69.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     3.837      R5C14B.Q0 to      R9C2D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    8.625   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 6.969ns (weighted slack = -790.316ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i5  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               9.652ns  (25.2% logic, 74.8% route), 5 logic levels.

 Constraint Details:

      9.652ns physical path delay SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_315 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 10.093ns)
      0.089ns delay constraint less
     -2.876ns skew and
      0.282ns CE_SET requirement (totaling 2.683ns) by 6.969ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_315:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.509      R6C17D.F1 to      R6C17D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R6C17D.C0 to      R6C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE         4     1.863      R6C17D.F0 to      R6C16B.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10356
CTOF_DEL    ---     0.495      R6C16B.A1 to      R6C16B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_318
ROUTE        16     1.080      R6C16B.F1 to      R6C18C.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n5905
CTOF_DEL    ---     0.495      R6C18C.B0 to      R6C18C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_550
ROUTE         1     3.094      R6C18C.F0 to      R10C3C.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_8 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    9.652   (25.2% logic, 74.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_315:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     3.837      R5C14B.Q0 to     R10C3C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    8.625   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 6.697ns (weighted slack = -759.470ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i5  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               9.380ns  (25.9% logic, 74.1% route), 5 logic levels.

 Constraint Details:

      9.380ns physical path delay SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_315 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 10.093ns)
      0.089ns delay constraint less
     -2.876ns skew and
      0.282ns CE_SET requirement (totaling 2.683ns) by 6.697ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_315:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     1.055      R6C17D.F1 to      R6C17B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R6C17B.A0 to      R6C17B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_548
ROUTE         4     1.045      R6C17B.F0 to      R6C16B.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n12576
CTOF_DEL    ---     0.495      R6C16B.B1 to      R6C16B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_318
ROUTE        16     1.080      R6C16B.F1 to      R6C18C.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n5905
CTOF_DEL    ---     0.495      R6C18C.B0 to      R6C18C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_550
ROUTE         1     3.094      R6C18C.F0 to      R10C3C.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_8 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    9.380   (25.9% logic, 74.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_315:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     3.837      R5C14B.Q0 to     R10C3C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    8.625   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 6.599ns (weighted slack = -748.356ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i1  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               9.282ns  (31.5% logic, 68.5% route), 6 logic levels.

 Constraint Details:

      9.282ns physical path delay SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_311 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 10.093ns)
      0.089ns delay constraint less
     -2.876ns skew and
      0.282ns CE_SET requirement (totaling 2.683ns) by 6.599ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.509      R6C17D.F1 to      R6C17D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R6C17D.C0 to      R6C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE         4     2.260      R6C17D.F0 to      R6C16D.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10356
CTOF_DEL    ---     0.495      R6C16D.A0 to      R6C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_530
ROUTE         1     0.436      R6C16D.F0 to      R6C16D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n11047
CTOF_DEL    ---     0.495      R6C16D.C1 to      R6C16D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_530
ROUTE         8     0.356      R6C16D.F1 to      R6C16C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10532
CTOF_DEL    ---     0.495      R6C16C.D1 to      R6C16C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_616
ROUTE         1     2.120      R6C16C.F1 to      R9C10C.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_3 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    9.282   (31.5% logic, 68.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     3.837      R5C14B.Q0 to     R9C10C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    8.625   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 6.569ns (weighted slack = -744.954ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i4  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               9.252ns  (26.3% logic, 73.7% route), 5 logic levels.

 Constraint Details:

      9.252ns physical path delay SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_314 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 10.093ns)
      0.089ns delay constraint less
     -2.876ns skew and
      0.282ns CE_SET requirement (totaling 2.683ns) by 6.569ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.674      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.495      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.509      R6C17D.F1 to      R6C17D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.495      R6C17D.C0 to      R6C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE         4     1.863      R6C17D.F0 to      R6C16B.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10356
CTOF_DEL    ---     0.495      R6C16B.A1 to      R6C16B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_318
ROUTE        16     3.121      R6C16B.F1 to       R9C2C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n5905
CTOF_DEL    ---     0.495       R9C2C.D0 to       R9C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_552
ROUTE         1     0.653       R9C2C.F0 to       R9C2D.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_9 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    9.252   (26.3% logic, 73.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.452     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     3.837      R5C14B.Q0 to      R9C2D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    8.625   (21.1% logic, 78.9% route), 2 logic levels.

Warning:   1.103MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_13"></A>Preference: FREQUENCY NET "reset_generator/clk_d2" 399.840000 MHz ;
            5 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d2_21  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_23  (to reset_generator/clk_d2 +)

   Delay:               3.473ns  (27.3% logic, 72.7% route), 2 logic levels.

 Constraint Details:

      3.473ns physical path delay reset_generator/SLICE_430 to SLICE_575 exceeds
      2.501ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 2.219ns) by 1.254ns

 Physical Path Details:

      Data path reset_generator/SLICE_430 to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C24B.CLK to      R6C24B.Q1 reset_generator/SLICE_430 (from reset_generator/clk_d2)
ROUTE         2     1.030      R6C24B.Q1 to      R6C22A.B0 reset_generator/in_d2
CTOF_DEL    ---     0.495      R6C22A.B0 to      R6C22A.F0 reset_generator/SLICE_681
ROUTE         1     1.496      R6C22A.F0 to      R6C18D.CE reset_generator/reset_n_N_4 (to reset_generator/clk_d2)
                  --------
                    3.473   (27.3% logic, 72.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path reset_generator/SLICE_429 to reset_generator/SLICE_430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.961      R6C21A.Q0 to     R6C24B.CLK reset_generator/clk_d2
                  --------
                    0.961   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path reset_generator/SLICE_429 to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    0.961   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.971ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d3_22  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_23  (to reset_generator/clk_d2 +)

   Delay:               3.106ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.106ns physical path delay reset_generator/SLICE_681 to SLICE_575 exceeds
      2.501ns delay constraint less
      0.084ns skew and
      0.282ns CE_SET requirement (totaling 2.135ns) by 0.971ns

 Physical Path Details:

      Data path reset_generator/SLICE_681 to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C22A.CLK to      R6C22A.Q0 reset_generator/SLICE_681 (from reset_generator/clk_d2)
ROUTE         2     0.663      R6C22A.Q0 to      R6C22A.A0 reset_generator/in_d3
CTOF_DEL    ---     0.495      R6C22A.A0 to      R6C22A.F0 reset_generator/SLICE_681
ROUTE         1     1.496      R6C22A.F0 to      R6C18D.CE reset_generator/reset_n_N_4 (to reset_generator/clk_d2)
                  --------
                    3.106   (30.5% logic, 69.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path reset_generator/SLICE_429 to reset_generator/SLICE_681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.045      R6C21A.Q0 to     R6C22A.CLK reset_generator/clk_d2
                  --------
                    1.045   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path reset_generator/SLICE_429 to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    0.961   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.114ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d3_22  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_23  (to reset_generator/clk_d2 +)

   Delay:               1.955ns  (23.1% logic, 76.9% route), 1 logic levels.

 Constraint Details:

      1.955ns physical path delay reset_generator/SLICE_681 to SLICE_575 meets
      2.501ns delay constraint less
      0.084ns skew and
      0.348ns M_SET requirement (totaling 2.069ns) by 0.114ns

 Physical Path Details:

      Data path reset_generator/SLICE_681 to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C22A.CLK to      R6C22A.Q0 reset_generator/SLICE_681 (from reset_generator/clk_d2)
ROUTE         2     1.503      R6C22A.Q0 to      R6C18D.M0 reset_generator/in_d3 (to reset_generator/clk_d2)
                  --------
                    1.955   (23.1% logic, 76.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path reset_generator/SLICE_429 to reset_generator/SLICE_681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.045      R6C21A.Q0 to     R6C22A.CLK reset_generator/clk_d2
                  --------
                    1.045   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path reset_generator/SLICE_429 to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    0.961   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.794ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d2_21  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/in_d3_22  (to reset_generator/clk_d2 +)

   Delay:               1.443ns  (31.3% logic, 68.7% route), 1 logic levels.

 Constraint Details:

      1.443ns physical path delay reset_generator/SLICE_430 to reset_generator/SLICE_681 meets
      2.501ns delay constraint less
     -0.084ns skew and
      0.348ns M_SET requirement (totaling 2.237ns) by 0.794ns

 Physical Path Details:

      Data path reset_generator/SLICE_430 to reset_generator/SLICE_681:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C24B.CLK to      R6C24B.Q1 reset_generator/SLICE_430 (from reset_generator/clk_d2)
ROUTE         2     0.991      R6C24B.Q1 to      R6C22A.M0 reset_generator/in_d2 (to reset_generator/clk_d2)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path reset_generator/SLICE_429 to reset_generator/SLICE_430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.961      R6C21A.Q0 to     R6C24B.CLK reset_generator/clk_d2
                  --------
                    0.961   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path reset_generator/SLICE_429 to reset_generator/SLICE_681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.045      R6C21A.Q0 to     R6C22A.CLK reset_generator/clk_d2
                  --------
                    1.045   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d1_20  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/in_d2_21  (to reset_generator/clk_d2 +)

   Delay:               1.020ns  (44.3% logic, 55.7% route), 1 logic levels.

 Constraint Details:

      1.020ns physical path delay reset_generator/SLICE_430 to reset_generator/SLICE_430 meets
      2.501ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 2.153ns) by 1.133ns

 Physical Path Details:

      Data path reset_generator/SLICE_430 to reset_generator/SLICE_430:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C24B.CLK to      R6C24B.Q0 reset_generator/SLICE_430 (from reset_generator/clk_d2)
ROUTE         1     0.568      R6C24B.Q0 to      R6C24B.M1 reset_generator/in_d1 (to reset_generator/clk_d2)
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path reset_generator/SLICE_429 to reset_generator/SLICE_430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.961      R6C21A.Q0 to     R6C24B.CLK reset_generator/clk_d2
                  --------
                    0.961   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path reset_generator/SLICE_429 to reset_generator/SLICE_430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.961      R6C21A.Q0 to     R6C24B.CLK reset_generator/clk_d2
                  --------
                    0.961   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 266.312MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_14"></A>Preference: FREQUENCY NET "adc_control/adc_sck_temp" 268.168000 MHz ;
            485 items scored, 372 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.297ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i2  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i5  (to adc_control/adc_sck_temp +)

   Delay:               7.744ns  (18.6% logic, 81.4% route), 3 logic levels.

 Constraint Details:

      7.744ns physical path delay adc_control/SLICE_86 to adc_control/SLICE_109 exceeds
      3.729ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.447ns) by 4.297ns

 Physical Path Details:

      Data path adc_control/SLICE_86 to adc_control/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C3D.CLK to       R6C3D.Q0 adc_control/SLICE_86 (from adc_control/adc_sck_temp)
ROUTE        10     1.635       R6C3D.Q0 to       R4C3D.D0 adc_control/capture_state_2
CTOF_DEL    ---     0.495       R4C3D.D0 to       R4C3D.F0 adc_control/SLICE_562
ROUTE        15     2.851       R4C3D.F0 to       R4C5A.B0 adc_control/adc_sck_temp_enable_72
CTOF_DEL    ---     0.495       R4C5A.B0 to       R4C5A.F0 adc_control/SLICE_592
ROUTE         2     1.816       R4C5A.F0 to       R6C5D.CE adc_control/adc_sck_temp_enable_28 (to adc_control/adc_sck_temp)
                  --------
                    7.744   (18.6% logic, 81.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R6C3D.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R6C5D.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.995ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i1  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i5  (to adc_control/adc_sck_temp +)

   Delay:               7.442ns  (19.4% logic, 80.6% route), 3 logic levels.

 Constraint Details:

      7.442ns physical path delay adc_control/SLICE_85 to adc_control/SLICE_109 exceeds
      3.729ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.447ns) by 3.995ns

 Physical Path Details:

      Data path adc_control/SLICE_85 to adc_control/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C3C.CLK to       R6C3C.Q1 adc_control/SLICE_85 (from adc_control/adc_sck_temp)
ROUTE         6     1.333       R6C3C.Q1 to       R4C3D.A0 adc_control/capture_state_1
CTOF_DEL    ---     0.495       R4C3D.A0 to       R4C3D.F0 adc_control/SLICE_562
ROUTE        15     2.851       R4C3D.F0 to       R4C5A.B0 adc_control/adc_sck_temp_enable_72
CTOF_DEL    ---     0.495       R4C5A.B0 to       R4C5A.F0 adc_control/SLICE_592
ROUTE         2     1.816       R4C5A.F0 to       R6C5D.CE adc_control/adc_sck_temp_enable_28 (to adc_control/adc_sck_temp)
                  --------
                    7.442   (19.4% logic, 80.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R6C3C.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R6C5D.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.981ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i2  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i11  (to adc_control/adc_sck_temp +)

   Delay:               7.428ns  (19.4% logic, 80.6% route), 3 logic levels.

 Constraint Details:

      7.428ns physical path delay adc_control/SLICE_86 to adc_control/SLICE_115 exceeds
      3.729ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.447ns) by 3.981ns

 Physical Path Details:

      Data path adc_control/SLICE_86 to adc_control/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C3D.CLK to       R6C3D.Q0 adc_control/SLICE_86 (from adc_control/adc_sck_temp)
ROUTE        10     1.635       R6C3D.Q0 to       R4C3D.D0 adc_control/capture_state_2
CTOF_DEL    ---     0.495       R4C3D.D0 to       R4C3D.F0 adc_control/SLICE_562
ROUTE        15     2.848       R4C3D.F0 to       R4C4D.A0 adc_control/adc_sck_temp_enable_72
CTOF_DEL    ---     0.495       R4C4D.A0 to       R4C4D.F0 adc_control/SLICE_568
ROUTE         2     1.503       R4C4D.F0 to       R4C7A.CE adc_control/adc_sck_temp_enable_22 (to adc_control/adc_sck_temp)
                  --------
                    7.428   (19.4% logic, 80.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R6C3D.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R4C7A.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.974ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i2  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i8  (to adc_control/adc_sck_temp +)

   Delay:               7.421ns  (19.4% logic, 80.6% route), 3 logic levels.

 Constraint Details:

      7.421ns physical path delay adc_control/SLICE_86 to adc_control/SLICE_112 exceeds
      3.729ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.447ns) by 3.974ns

 Physical Path Details:

      Data path adc_control/SLICE_86 to adc_control/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C3D.CLK to       R6C3D.Q0 adc_control/SLICE_86 (from adc_control/adc_sck_temp)
ROUTE        10     1.635       R6C3D.Q0 to       R4C3D.D0 adc_control/capture_state_2
CTOF_DEL    ---     0.495       R4C3D.D0 to       R4C3D.F0 adc_control/SLICE_562
ROUTE        15     2.848       R4C3D.F0 to       R4C4B.A1 adc_control/adc_sck_temp_enable_72
CTOF_DEL    ---     0.495       R4C4B.A1 to       R4C4B.F1 adc_control/SLICE_593
ROUTE         2     1.496       R4C4B.F1 to       R4C5B.CE adc_control/adc_sck_temp_enable_25 (to adc_control/adc_sck_temp)
                  --------
                    7.421   (19.4% logic, 80.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R6C3D.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R4C5B.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.870ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i2  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/current_data_i5  (to adc_control/adc_sck_temp +)

   Delay:               7.317ns  (19.7% logic, 80.3% route), 3 logic levels.

 Constraint Details:

      7.317ns physical path delay adc_control/SLICE_86 to adc_control/SLICE_92 exceeds
      3.729ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.447ns) by 3.870ns

 Physical Path Details:

      Data path adc_control/SLICE_86 to adc_control/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C3D.CLK to       R6C3D.Q0 adc_control/SLICE_86 (from adc_control/adc_sck_temp)
ROUTE        10     1.635       R6C3D.Q0 to       R4C3D.D0 adc_control/capture_state_2
CTOF_DEL    ---     0.495       R4C3D.D0 to       R4C3D.F0 adc_control/SLICE_562
ROUTE        15     2.851       R4C3D.F0 to       R4C5A.B0 adc_control/adc_sck_temp_enable_72
CTOF_DEL    ---     0.495       R4C5A.B0 to       R4C5A.F0 adc_control/SLICE_592
ROUTE         2     1.389       R4C5A.F0 to       R6C4A.CE adc_control/adc_sck_temp_enable_28 (to adc_control/adc_sck_temp)
                  --------
                    7.317   (19.7% logic, 80.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R6C3D.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R6C4A.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.775ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i3  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i5  (to adc_control/adc_sck_temp +)

   Delay:               7.222ns  (20.0% logic, 80.0% route), 3 logic levels.

 Constraint Details:

      7.222ns physical path delay adc_control/SLICE_86 to adc_control/SLICE_109 exceeds
      3.729ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.447ns) by 3.775ns

 Physical Path Details:

      Data path adc_control/SLICE_86 to adc_control/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C3D.CLK to       R6C3D.Q1 adc_control/SLICE_86 (from adc_control/adc_sck_temp)
ROUTE         6     1.113       R6C3D.Q1 to       R4C3D.C0 adc_control/capture_state_3
CTOF_DEL    ---     0.495       R4C3D.C0 to       R4C3D.F0 adc_control/SLICE_562
ROUTE        15     2.851       R4C3D.F0 to       R4C5A.B0 adc_control/adc_sck_temp_enable_72
CTOF_DEL    ---     0.495       R4C5A.B0 to       R4C5A.F0 adc_control/SLICE_592
ROUTE         2     1.816       R4C5A.F0 to       R6C5D.CE adc_control/adc_sck_temp_enable_28 (to adc_control/adc_sck_temp)
                  --------
                    7.222   (20.0% logic, 80.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R6C3D.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R6C5D.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.711ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i0  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i5  (to adc_control/adc_sck_temp +)

   Delay:               7.158ns  (20.1% logic, 79.9% route), 3 logic levels.

 Constraint Details:

      7.158ns physical path delay adc_control/SLICE_85 to adc_control/SLICE_109 exceeds
      3.729ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.447ns) by 3.711ns

 Physical Path Details:

      Data path adc_control/SLICE_85 to adc_control/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C3C.CLK to       R6C3C.Q0 adc_control/SLICE_85 (from adc_control/adc_sck_temp)
ROUTE         6     1.049       R6C3C.Q0 to       R4C3D.B0 adc_control/capture_state_0
CTOF_DEL    ---     0.495       R4C3D.B0 to       R4C3D.F0 adc_control/SLICE_562
ROUTE        15     2.851       R4C3D.F0 to       R4C5A.B0 adc_control/adc_sck_temp_enable_72
CTOF_DEL    ---     0.495       R4C5A.B0 to       R4C5A.F0 adc_control/SLICE_592
ROUTE         2     1.816       R4C5A.F0 to       R6C5D.CE adc_control/adc_sck_temp_enable_28 (to adc_control/adc_sck_temp)
                  --------
                    7.158   (20.1% logic, 79.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R6C3C.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R6C5D.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.679ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i1  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i11  (to adc_control/adc_sck_temp +)

   Delay:               7.126ns  (20.2% logic, 79.8% route), 3 logic levels.

 Constraint Details:

      7.126ns physical path delay adc_control/SLICE_85 to adc_control/SLICE_115 exceeds
      3.729ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.447ns) by 3.679ns

 Physical Path Details:

      Data path adc_control/SLICE_85 to adc_control/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C3C.CLK to       R6C3C.Q1 adc_control/SLICE_85 (from adc_control/adc_sck_temp)
ROUTE         6     1.333       R6C3C.Q1 to       R4C3D.A0 adc_control/capture_state_1
CTOF_DEL    ---     0.495       R4C3D.A0 to       R4C3D.F0 adc_control/SLICE_562
ROUTE        15     2.848       R4C3D.F0 to       R4C4D.A0 adc_control/adc_sck_temp_enable_72
CTOF_DEL    ---     0.495       R4C4D.A0 to       R4C4D.F0 adc_control/SLICE_568
ROUTE         2     1.503       R4C4D.F0 to       R4C7A.CE adc_control/adc_sck_temp_enable_22 (to adc_control/adc_sck_temp)
                  --------
                    7.126   (20.2% logic, 79.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R6C3C.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R4C7A.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.672ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i1  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i8  (to adc_control/adc_sck_temp +)

   Delay:               7.119ns  (20.3% logic, 79.7% route), 3 logic levels.

 Constraint Details:

      7.119ns physical path delay adc_control/SLICE_85 to adc_control/SLICE_112 exceeds
      3.729ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.447ns) by 3.672ns

 Physical Path Details:

      Data path adc_control/SLICE_85 to adc_control/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C3C.CLK to       R6C3C.Q1 adc_control/SLICE_85 (from adc_control/adc_sck_temp)
ROUTE         6     1.333       R6C3C.Q1 to       R4C3D.A0 adc_control/capture_state_1
CTOF_DEL    ---     0.495       R4C3D.A0 to       R4C3D.F0 adc_control/SLICE_562
ROUTE        15     2.848       R4C3D.F0 to       R4C4B.A1 adc_control/adc_sck_temp_enable_72
CTOF_DEL    ---     0.495       R4C4B.A1 to       R4C4B.F1 adc_control/SLICE_593
ROUTE         2     1.496       R4C4B.F1 to       R4C5B.CE adc_control/adc_sck_temp_enable_25 (to adc_control/adc_sck_temp)
                  --------
                    7.119   (20.3% logic, 79.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R6C3C.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R4C5B.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.573ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i2  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i10  (to adc_control/adc_sck_temp +)

   Delay:               7.020ns  (20.5% logic, 79.5% route), 3 logic levels.

 Constraint Details:

      7.020ns physical path delay adc_control/SLICE_86 to adc_control/SLICE_114 exceeds
      3.729ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.447ns) by 3.573ns

 Physical Path Details:

      Data path adc_control/SLICE_86 to adc_control/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C3D.CLK to       R6C3D.Q0 adc_control/SLICE_86 (from adc_control/adc_sck_temp)
ROUTE        10     1.635       R6C3D.Q0 to       R4C3D.D0 adc_control/capture_state_2
CTOF_DEL    ---     0.495       R4C3D.D0 to       R4C3D.F0 adc_control/SLICE_562
ROUTE        15     3.275       R4C3D.F0 to       R4C2A.A0 adc_control/adc_sck_temp_enable_72
CTOF_DEL    ---     0.495       R4C2A.A0 to       R4C2A.F0 adc_control/SLICE_613
ROUTE         2     0.668       R4C2A.F0 to       R4C2B.CE adc_control/adc_sck_temp_enable_23 (to adc_control/adc_sck_temp)
                  --------
                    7.020   (20.5% logic, 79.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R6C3D.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.834      R3C14A.Q0 to      R4C2B.CLK adc_control/adc_sck_temp
                  --------
                    3.834   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 124.595MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_15"></A>Preference: FREQUENCY NET "dds_control_interface/count_7__N_1284" 299.401000 MHz ;
            68 items scored, 55 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.998ns (weighted slack = -417.083ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i8  (to dds_control_interface/count_7__N_1284 +)
                   FF                        dds_control_interface/count_7__I_84_i7

   Delay:               5.174ns  (18.3% logic, 81.7% route), 2 logic levels.

 Constraint Details:

      5.174ns physical path delay SLICE_575 to dds_control_interface/SLICE_164 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -3.893ns skew and
      0.733ns LSR_SET requirement (totaling 3.176ns) by 1.998ns

 Physical Path Details:

      Data path SLICE_575 to dds_control_interface/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.682      R6C18D.Q0 to      R6C20A.D0 reset_n
CTOF_DEL    ---     0.495      R6C20A.D0 to      R6C20A.F0 dds_control_interface/SLICE_685
ROUTE        14     3.545      R6C20A.F0 to     R2C15C.LSR dds_control_interface/state_3__N_1254 (to dds_control_interface/count_7__N_1284)
                  --------
                    5.174   (18.3% logic, 81.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.378      R6C25A.F1 to     R2C15C.CLK dds_control_interface/count_7__N_1284
                  --------
                    9.642   (24.1% logic, 75.9% route), 3 logic levels.


Error: The following path exceeds requirements by 1.558ns (weighted slack = -325.233ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i4  (to dds_control_interface/count_7__N_1284 +)
                   FF                        dds_control_interface/count_7__I_84_i3

   Delay:               5.174ns  (18.3% logic, 81.7% route), 2 logic levels.

 Constraint Details:

      5.174ns physical path delay SLICE_575 to dds_control_interface/SLICE_162 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -4.333ns skew and
      0.733ns LSR_SET requirement (totaling 3.616ns) by 1.558ns

 Physical Path Details:

      Data path SLICE_575 to dds_control_interface/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.682      R6C18D.Q0 to      R6C20A.D0 reset_n
CTOF_DEL    ---     0.495      R6C20A.D0 to      R6C20A.F0 dds_control_interface/SLICE_685
ROUTE        14     3.545      R6C20A.F0 to     R2C13C.LSR dds_control_interface/state_3__N_1254 (to dds_control_interface/count_7__N_1284)
                  --------
                    5.174   (18.3% logic, 81.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13C.CLK dds_control_interface/count_7__N_1284
                  --------
                   10.082   (23.0% logic, 77.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.558ns (weighted slack = -325.233ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i2  (to dds_control_interface/count_7__N_1284 +)
                   FF                        dds_control_interface/count_7__I_84_i1

   Delay:               5.174ns  (18.3% logic, 81.7% route), 2 logic levels.

 Constraint Details:

      5.174ns physical path delay SLICE_575 to dds_control_interface/SLICE_161 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -4.333ns skew and
      0.733ns LSR_SET requirement (totaling 3.616ns) by 1.558ns

 Physical Path Details:

      Data path SLICE_575 to dds_control_interface/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.682      R6C18D.Q0 to      R6C20A.D0 reset_n
CTOF_DEL    ---     0.495      R6C20A.D0 to      R6C20A.F0 dds_control_interface/SLICE_685
ROUTE        14     3.545      R6C20A.F0 to     R2C13D.LSR dds_control_interface/state_3__N_1254 (to dds_control_interface/count_7__N_1284)
                  --------
                    5.174   (18.3% logic, 81.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
                  --------
                   10.082   (23.0% logic, 77.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.131ns (weighted slack = -236.096ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i6  (to dds_control_interface/count_7__N_1284 +)
                   FF                        dds_control_interface/count_7__I_84_i5

   Delay:               5.174ns  (18.3% logic, 81.7% route), 2 logic levels.

 Constraint Details:

      5.174ns physical path delay SLICE_575 to dds_control_interface/SLICE_163 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -4.760ns skew and
      0.733ns LSR_SET requirement (totaling 4.043ns) by 1.131ns

 Physical Path Details:

      Data path SLICE_575 to dds_control_interface/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.682      R6C18D.Q0 to      R6C20A.D0 reset_n
CTOF_DEL    ---     0.495      R6C20A.D0 to      R6C20A.F0 dds_control_interface/SLICE_685
ROUTE        14     3.545      R6C20A.F0 to     R2C12C.LSR dds_control_interface/state_3__N_1254 (to dds_control_interface/count_7__N_1284)
                  --------
                    5.174   (18.3% logic, 81.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     3.245      R6C25A.F1 to     R2C12C.CLK dds_control_interface/count_7__N_1284
                  --------
                   10.509   (22.1% logic, 77.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.318ns (weighted slack = -66.383ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i8  (to dds_control_interface/count_7__N_1284 +)

   Delay:               2.423ns  (39.1% logic, 60.9% route), 2 logic levels.

 Constraint Details:

      2.423ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_164 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -2.255ns skew and
      0.166ns DIN_SET requirement (totaling 2.105ns) by 0.318ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     1.476      R4C13C.Q1 to      R2C15C.A1 dds_control_interface/state_2
CTOF_DEL    ---     0.495      R2C15C.A1 to      R2C15C.F1 dds_control_interface/SLICE_164
ROUTE         1     0.000      R2C15C.F1 to     R2C15C.DI1 dds_control_interface/count_7_N_1276_7 (to dds_control_interface/count_7__N_1284)
                  --------
                    2.423   (39.1% logic, 60.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.475      R7C12A.Q0 to      R2C13B.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R2C13B.D1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    7.387   (31.4% logic, 68.6% route), 3 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.378      R6C25A.F1 to     R2C15C.CLK dds_control_interface/count_7__N_1284
                  --------
                    9.642   (24.1% logic, 75.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.318ns (weighted slack = -66.383ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i7  (to dds_control_interface/count_7__N_1284 +)

   Delay:               2.423ns  (39.1% logic, 60.9% route), 2 logic levels.

 Constraint Details:

      2.423ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_164 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -2.255ns skew and
      0.166ns DIN_SET requirement (totaling 2.105ns) by 0.318ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     1.476      R4C13C.Q1 to      R2C15C.A0 dds_control_interface/state_2
CTOF_DEL    ---     0.495      R2C15C.A0 to      R2C15C.F0 dds_control_interface/SLICE_164
ROUTE         1     0.000      R2C15C.F0 to     R2C15C.DI0 dds_control_interface/count_7_N_1276_6 (to dds_control_interface/count_7__N_1284)
                  --------
                    2.423   (39.1% logic, 60.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.475      R7C12A.Q0 to      R2C13B.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R2C13B.D1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    7.387   (31.4% logic, 68.6% route), 3 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.378      R6C25A.F1 to     R2C15C.CLK dds_control_interface/count_7__N_1284
                  --------
                    9.642   (24.1% logic, 75.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.299ns (weighted slack = -62.416ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i2  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i4  (to dds_control_interface/count_7__N_1284 +)

   Delay:               2.844ns  (33.3% logic, 66.7% route), 2 logic levels.

 Constraint Details:

      2.844ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_162 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -2.695ns skew and
      0.166ns DIN_SET requirement (totaling 2.545ns) by 0.299ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q0 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        28     1.897      R4C13C.Q0 to      R2C13C.A1 dds_control_interface/state_1
CTOF_DEL    ---     0.495      R2C13C.A1 to      R2C13C.F1 dds_control_interface/SLICE_162
ROUTE         1     0.000      R2C13C.F1 to     R2C13C.DI1 dds_control_interface/count_7_N_1276_3 (to dds_control_interface/count_7__N_1284)
                  --------
                    2.844   (33.3% logic, 66.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.475      R7C12A.Q0 to      R2C13B.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R2C13B.D1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    7.387   (31.4% logic, 68.6% route), 3 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13C.CLK dds_control_interface/count_7__N_1284
                  --------
                   10.082   (23.0% logic, 77.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.299ns (weighted slack = -62.416ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i2  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i1  (to dds_control_interface/count_7__N_1284 +)

   Delay:               2.844ns  (33.3% logic, 66.7% route), 2 logic levels.

 Constraint Details:

      2.844ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_161 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -2.695ns skew and
      0.166ns DIN_SET requirement (totaling 2.545ns) by 0.299ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q0 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        28     1.897      R4C13C.Q0 to      R2C13D.A0 dds_control_interface/state_1
CTOF_DEL    ---     0.495      R2C13D.A0 to      R2C13D.F0 dds_control_interface/SLICE_161
ROUTE         1     0.000      R2C13D.F0 to     R2C13D.DI0 dds_control_interface/count_7_N_1276_0 (to dds_control_interface/count_7__N_1284)
                  --------
                    2.844   (33.3% logic, 66.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.475      R7C12A.Q0 to      R2C13B.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R2C13B.D1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    7.387   (31.4% logic, 68.6% route), 3 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
                  --------
                   10.082   (23.0% logic, 77.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.299ns (weighted slack = -62.416ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i2  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i3  (to dds_control_interface/count_7__N_1284 +)

   Delay:               2.844ns  (33.3% logic, 66.7% route), 2 logic levels.

 Constraint Details:

      2.844ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_162 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -2.695ns skew and
      0.166ns DIN_SET requirement (totaling 2.545ns) by 0.299ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q0 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        28     1.897      R4C13C.Q0 to      R2C13C.A0 dds_control_interface/state_1
CTOF_DEL    ---     0.495      R2C13C.A0 to      R2C13C.F0 dds_control_interface/SLICE_162
ROUTE         1     0.000      R2C13C.F0 to     R2C13C.DI0 dds_control_interface/count_7_N_1276_2 (to dds_control_interface/count_7__N_1284)
                  --------
                    2.844   (33.3% logic, 66.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.475      R7C12A.Q0 to      R2C13B.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R2C13B.D1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    7.387   (31.4% logic, 68.6% route), 3 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13C.CLK dds_control_interface/count_7__N_1284
                  --------
                   10.082   (23.0% logic, 77.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.299ns (weighted slack = -62.416ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i2  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i2  (to dds_control_interface/count_7__N_1284 +)

   Delay:               2.844ns  (33.3% logic, 66.7% route), 2 logic levels.

 Constraint Details:

      2.844ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_161 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
      0.016ns delay constraint less
     -2.695ns skew and
      0.166ns DIN_SET requirement (totaling 2.545ns) by 0.299ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q0 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        28     1.897      R4C13C.Q0 to      R2C13D.A1 dds_control_interface/state_1
CTOF_DEL    ---     0.495      R2C13D.A1 to      R2C13D.F1 dds_control_interface/SLICE_161
ROUTE         1     0.000      R2C13D.F1 to     R2C13D.DI1 dds_control_interface/count_7_N_1276_1 (to dds_control_interface/count_7__N_1284)
                  --------
                    2.844   (33.3% logic, 66.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.475      R7C12A.Q0 to      R2C13B.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R2C13B.D1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    7.387   (31.4% logic, 68.6% route), 3 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
                  --------
                   10.082   (23.0% logic, 77.0% route), 3 logic levels.

Warning:   2.379MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_16"></A>Preference: FREQUENCY NET "dds_control_interface/data_temp_15__N_1301" 399.840000 MHz ;
            72 items scored, 34 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.506ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i2  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i16  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               3.955ns  (23.9% logic, 76.1% route), 2 logic levels.

 Constraint Details:

      3.955ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_183 exceeds
      2.501ns delay constraint less
      2.886ns skew and
      0.166ns DIN_SET requirement (totaling -0.551ns) by 4.506ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q0 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        28     3.008      R4C13C.Q0 to      R4C20C.B0 dds_control_interface/state_1
CTOF_DEL    ---     0.495      R4C20C.B0 to      R4C20C.F0 dds_control_interface/SLICE_183
ROUTE         1     0.000      R4C20C.F0 to     R4C20C.DI0 dds_control_interface/data_temp_15_N_1285_15 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    3.955   (23.9% logic, 76.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.633      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.495      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.436      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.495      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.477      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.495      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                   14.194   (30.0% logic, 70.0% route), 7 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D0 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     4.044      R6C25A.F0 to     R4C20C.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                   11.308   (20.5% logic, 79.5% route), 3 logic levels.


Error: The following path exceeds requirements by 4.483ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i7  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               3.932ns  (24.1% logic, 75.9% route), 2 logic levels.

 Constraint Details:

      3.932ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_178 exceeds
      2.501ns delay constraint less
      2.886ns skew and
      0.166ns DIN_SET requirement (totaling -0.551ns) by 4.483ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     2.985      R4C13C.Q1 to      R6C19B.A1 dds_control_interface/state_2
CTOF_DEL    ---     0.495      R6C19B.A1 to      R6C19B.F1 dds_control_interface/SLICE_178
ROUTE         1     0.000      R6C19B.F1 to     R6C19B.DI1 dds_control_interface/data_temp_15_N_1285_6 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    3.932   (24.1% logic, 75.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.633      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.495      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.436      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.495      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.477      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.495      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                   14.194   (30.0% logic, 70.0% route), 7 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D0 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     4.044      R6C25A.F0 to     R6C19B.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                   11.308   (20.5% logic, 79.5% route), 3 logic levels.


Error: The following path exceeds requirements by 4.483ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i14  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               3.932ns  (24.1% logic, 75.9% route), 2 logic levels.

 Constraint Details:

      3.932ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_182 exceeds
      2.501ns delay constraint less
      2.886ns skew and
      0.166ns DIN_SET requirement (totaling -0.551ns) by 4.483ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     2.985      R4C13C.Q1 to      R6C19C.A0 dds_control_interface/state_2
CTOF_DEL    ---     0.495      R6C19C.A0 to      R6C19C.F0 dds_control_interface/SLICE_182
ROUTE         1     0.000      R6C19C.F0 to     R6C19C.DI0 dds_control_interface/data_temp_15_N_1285_13 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    3.932   (24.1% logic, 75.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.633      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.495      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.436      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.495      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.477      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.495      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                   14.194   (30.0% logic, 70.0% route), 7 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D0 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     4.044      R6C25A.F0 to     R6C19C.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                   11.308   (20.5% logic, 79.5% route), 3 logic levels.


Error: The following path exceeds requirements by 4.483ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i6  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               3.932ns  (24.1% logic, 75.9% route), 2 logic levels.

 Constraint Details:

      3.932ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_178 exceeds
      2.501ns delay constraint less
      2.886ns skew and
      0.166ns DIN_SET requirement (totaling -0.551ns) by 4.483ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     2.985      R4C13C.Q1 to      R6C19B.A0 dds_control_interface/state_2
CTOF_DEL    ---     0.495      R6C19B.A0 to      R6C19B.F0 dds_control_interface/SLICE_178
ROUTE         1     0.000      R6C19B.F0 to     R6C19B.DI0 dds_control_interface/data_temp_15_N_1285_5 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    3.932   (24.1% logic, 75.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.633      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.495      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.436      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.495      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.477      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.495      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                   14.194   (30.0% logic, 70.0% route), 7 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D0 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     4.044      R6C25A.F0 to     R6C19B.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                   11.308   (20.5% logic, 79.5% route), 3 logic levels.


Error: The following path exceeds requirements by 4.483ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i15  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               3.932ns  (24.1% logic, 75.9% route), 2 logic levels.

 Constraint Details:

      3.932ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_182 exceeds
      2.501ns delay constraint less
      2.886ns skew and
      0.166ns DIN_SET requirement (totaling -0.551ns) by 4.483ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     2.985      R4C13C.Q1 to      R6C19C.A1 dds_control_interface/state_2
CTOF_DEL    ---     0.495      R6C19C.A1 to      R6C19C.F1 dds_control_interface/SLICE_182
ROUTE         1     0.000      R6C19C.F1 to     R6C19C.DI1 dds_control_interface/data_temp_15_N_1285_14 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    3.932   (24.1% logic, 75.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.633      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.495      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.436      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.495      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.477      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.495      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                   14.194   (30.0% logic, 70.0% route), 7 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D0 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     4.044      R6C25A.F0 to     R6C19C.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                   11.308   (20.5% logic, 79.5% route), 3 logic levels.


Error: The following path exceeds requirements by 4.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i16  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               3.693ns  (25.6% logic, 74.4% route), 2 logic levels.

 Constraint Details:

      3.693ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_183 exceeds
      2.501ns delay constraint less
      2.886ns skew and
      0.166ns DIN_SET requirement (totaling -0.551ns) by 4.244ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     2.746      R4C13C.Q1 to      R4C20C.C0 dds_control_interface/state_2
CTOF_DEL    ---     0.495      R4C20C.C0 to      R4C20C.F0 dds_control_interface/SLICE_183
ROUTE         1     0.000      R4C20C.F0 to     R4C20C.DI0 dds_control_interface/data_temp_15_N_1285_15 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    3.693   (25.6% logic, 74.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.633      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.495      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.436      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.495      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.477      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.495      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                   14.194   (30.0% logic, 70.0% route), 7 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D0 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     4.044      R6C25A.F0 to     R4C20C.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                   11.308   (20.5% logic, 79.5% route), 3 logic levels.


Error: The following path exceeds requirements by 4.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i2  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i7  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               3.596ns  (26.3% logic, 73.7% route), 2 logic levels.

 Constraint Details:

      3.596ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_178 exceeds
      2.501ns delay constraint less
      2.886ns skew and
      0.166ns DIN_SET requirement (totaling -0.551ns) by 4.147ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q0 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        28     2.649      R4C13C.Q0 to      R6C19B.D1 dds_control_interface/state_1
CTOF_DEL    ---     0.495      R6C19B.D1 to      R6C19B.F1 dds_control_interface/SLICE_178
ROUTE         1     0.000      R6C19B.F1 to     R6C19B.DI1 dds_control_interface/data_temp_15_N_1285_6 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    3.596   (26.3% logic, 73.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.633      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.495      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.436      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.495      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.477      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.495      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                   14.194   (30.0% logic, 70.0% route), 7 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D0 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     4.044      R6C25A.F0 to     R6C19B.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                   11.308   (20.5% logic, 79.5% route), 3 logic levels.


Error: The following path exceeds requirements by 4.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i2  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i15  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               3.596ns  (26.3% logic, 73.7% route), 2 logic levels.

 Constraint Details:

      3.596ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_182 exceeds
      2.501ns delay constraint less
      2.886ns skew and
      0.166ns DIN_SET requirement (totaling -0.551ns) by 4.147ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q0 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        28     2.649      R4C13C.Q0 to      R6C19C.D1 dds_control_interface/state_1
CTOF_DEL    ---     0.495      R6C19C.D1 to      R6C19C.F1 dds_control_interface/SLICE_182
ROUTE         1     0.000      R6C19C.F1 to     R6C19C.DI1 dds_control_interface/data_temp_15_N_1285_14 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    3.596   (26.3% logic, 73.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.633      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.495      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.436      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.495      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.477      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.495      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                   14.194   (30.0% logic, 70.0% route), 7 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D0 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     4.044      R6C25A.F0 to     R6C19C.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                   11.308   (20.5% logic, 79.5% route), 3 logic levels.


Error: The following path exceeds requirements by 4.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i2  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i6  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               3.596ns  (26.3% logic, 73.7% route), 2 logic levels.

 Constraint Details:

      3.596ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_178 exceeds
      2.501ns delay constraint less
      2.886ns skew and
      0.166ns DIN_SET requirement (totaling -0.551ns) by 4.147ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q0 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        28     2.649      R4C13C.Q0 to      R6C19B.D0 dds_control_interface/state_1
CTOF_DEL    ---     0.495      R6C19B.D0 to      R6C19B.F0 dds_control_interface/SLICE_178
ROUTE         1     0.000      R6C19B.F0 to     R6C19B.DI0 dds_control_interface/data_temp_15_N_1285_5 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    3.596   (26.3% logic, 73.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.633      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.495      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.436      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.495      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.477      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.495      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                   14.194   (30.0% logic, 70.0% route), 7 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D0 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     4.044      R6C25A.F0 to     R6C19B.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                   11.308   (20.5% logic, 79.5% route), 3 logic levels.


Error: The following path exceeds requirements by 4.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i2  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i14  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               3.596ns  (26.3% logic, 73.7% route), 2 logic levels.

 Constraint Details:

      3.596ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_182 exceeds
      2.501ns delay constraint less
      2.886ns skew and
      0.166ns DIN_SET requirement (totaling -0.551ns) by 4.147ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q0 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        28     2.649      R4C13C.Q0 to      R6C19C.D0 dds_control_interface/state_1
CTOF_DEL    ---     0.495      R6C19C.D0 to      R6C19C.F0 dds_control_interface/SLICE_182
ROUTE         1     0.000      R6C19C.F0 to     R6C19C.DI0 dds_control_interface/data_temp_15_N_1285_13 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    3.596   (26.3% logic, 73.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     2.818      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.633      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.495      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.436      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.495      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.477      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.495      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                   14.194   (30.0% logic, 70.0% route), 7 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.981      R7C12A.Q0 to      R6C25A.D0 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R6C25A.D0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     4.044      R6C25A.F0 to     R6C19C.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                   11.308   (20.5% logic, 79.5% route), 3 logic levels.

Warning: 142.714MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_17"></A>Preference: FREQUENCY NET "dds_control_interface/state_3__N_1257" 399.840000 MHz ;
            5 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.314ns (weighted slack = -7.023ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/mosi_reset_287  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/state_3__I_0_332_i3  (to dds_control_interface/state_3__N_1257 +)
                   FF                        dds_control_interface/state_3__I_0_332_i2

   Delay:               5.456ns  (17.4% logic, 82.6% route), 2 logic levels.

 Constraint Details:

      5.456ns physical path delay dds_control_interface/SLICE_188 to dds_control_interface/SLICE_195 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 2.501ns)
      0.824ns delay constraint less
     -3.051ns skew and
      0.733ns LSR_SET requirement (totaling 3.142ns) by 2.314ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_188 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C20C.CLK to      R5C20C.Q0 dds_control_interface/SLICE_188 (from clk_10mhz_c)
ROUTE         1     0.964      R5C20C.Q0 to      R6C20A.A0 dds_control_interface/mosi_reset
CTOF_DEL    ---     0.495      R6C20A.A0 to      R6C20A.F0 dds_control_interface/SLICE_685
ROUTE        14     3.545      R6C20A.F0 to     R4C13C.LSR dds_control_interface/state_3__N_1254 (to dds_control_interface/state_3__N_1257)
                  --------
                    5.456   (17.4% logic, 82.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R5C20C.CLK clk_10mhz_c
                  --------
                    4.336   (31.6% logic, 68.4% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.475      R7C12A.Q0 to      R2C13B.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R2C13B.D1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    7.387   (31.4% logic, 68.6% route), 3 logic levels.


Error: The following path exceeds requirements by 1.768ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_control_interface/state_3__I_0_332_i3  (to dds_control_interface/state_3__N_1257 +)
                   FF                        dds_control_interface/state_3__I_0_332_i2

   Delay:               5.174ns  (18.3% logic, 81.7% route), 2 logic levels.

 Constraint Details:

      5.174ns physical path delay SLICE_575 to dds_control_interface/SLICE_195 exceeds
      2.501ns delay constraint less
     -1.638ns skew and
      0.733ns LSR_SET requirement (totaling 3.406ns) by 1.768ns

 Physical Path Details:

      Data path SLICE_575 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.682      R6C18D.Q0 to      R6C20A.D0 reset_n
CTOF_DEL    ---     0.495      R6C20A.D0 to      R6C20A.F0 dds_control_interface/SLICE_685
ROUTE        14     3.545      R6C20A.F0 to     R4C13C.LSR dds_control_interface/state_3__N_1254 (to dds_control_interface/state_3__N_1257)
                  --------
                    5.174   (18.3% logic, 81.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.961      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    5.749   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     2.964        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     1.475      R7C12A.Q0 to      R2C13B.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.495      R2C13B.D1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    7.387   (31.4% logic, 68.6% route), 3 logic levels.


Passed: The following path meets requirements by 0.622ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/state_3__I_0_332_i2  (to dds_control_interface/state_3__N_1257 +)

   Delay:               1.713ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      1.713ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_195 meets
      2.501ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.335ns) by 0.622ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     0.766      R4C13C.Q1 to      R4C13C.C0 dds_control_interface/state_2
CTOF_DEL    ---     0.495      R4C13C.C0 to      R4C13C.F0 dds_control_interface/SLICE_195
ROUTE         1     0.000      R4C13C.F0 to     R4C13C.DI0 dds_control_interface/n12605 (to dds_control_interface/state_3__N_1257)
                  --------
                    1.713   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path dds_control_interface/SLICE_574 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    0.629   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path dds_control_interface/SLICE_574 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    0.629   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.713ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/state_3__I_0_332_i3  (to dds_control_interface/state_3__N_1257 +)

   Delay:               1.622ns  (58.4% logic, 41.6% route), 2 logic levels.

 Constraint Details:

      1.622ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_195 meets
      2.501ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.335ns) by 0.713ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     0.675      R4C13C.Q1 to      R4C13C.A1 dds_control_interface/state_2
CTOF_DEL    ---     0.495      R4C13C.A1 to      R4C13C.F1 dds_control_interface/SLICE_195
ROUTE         1     0.000      R4C13C.F1 to     R4C13C.DI1 dds_control_interface/n12646 (to dds_control_interface/state_3__N_1257)
                  --------
                    1.622   (58.4% logic, 41.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path dds_control_interface/SLICE_574 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    0.629   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path dds_control_interface/SLICE_574 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    0.629   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.749ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i2  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/state_3__I_0_332_i3  (to dds_control_interface/state_3__N_1257 +)

   Delay:               1.586ns  (59.7% logic, 40.3% route), 2 logic levels.

 Constraint Details:

      1.586ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_195 meets
      2.501ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.335ns) by 0.749ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q0 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        28     0.639      R4C13C.Q0 to      R4C13C.D1 dds_control_interface/state_1
CTOF_DEL    ---     0.495      R4C13C.D1 to      R4C13C.F1 dds_control_interface/SLICE_195
ROUTE         1     0.000      R4C13C.F1 to     R4C13C.DI1 dds_control_interface/n12646 (to dds_control_interface/state_3__N_1257)
                  --------
                    1.586   (59.7% logic, 40.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path dds_control_interface/SLICE_574 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    0.629   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path dds_control_interface/SLICE_574 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.629      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    0.629   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 105.009MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_18"></A>Preference: FREQUENCY NET "heart_beat/prescale[15]" 240.442000 MHz ;
            36 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.910ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i0  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i7  (to heart_beat/prescale[15] +)

   Delay:               3.068ns  (78.6% logic, 21.4% route), 6 logic levels.

 Constraint Details:

      3.068ns physical path delay heart_beat/SLICE_83 to heart_beat/SLICE_79 meets
      4.159ns delay constraint less
      0.015ns skew and
      0.166ns DIN_SET requirement (totaling 3.978ns) by 0.910ns

 Physical Path Details:

      Data path heart_beat/SLICE_83 to heart_beat/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C22A.CLK to      R3C22A.Q1 heart_beat/SLICE_83 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C22A.Q1 to      R3C22A.A1 heart_beat/n8
C1TOFCO_DE  ---     0.889      R3C22A.A1 to     R3C22A.FCO heart_beat/SLICE_83
ROUTE         1     0.000     R3C22A.FCO to     R3C22B.FCI heart_beat/n9672
FCITOFCO_D  ---     0.162     R3C22B.FCI to     R3C22B.FCO heart_beat/SLICE_82
ROUTE         1     0.000     R3C22B.FCO to     R3C22C.FCI heart_beat/n9673
FCITOFCO_D  ---     0.162     R3C22C.FCI to     R3C22C.FCO heart_beat/SLICE_81
ROUTE         1     0.000     R3C22C.FCO to     R3C22D.FCI heart_beat/n9674
FCITOFCO_D  ---     0.162     R3C22D.FCI to     R3C22D.FCO heart_beat/SLICE_80
ROUTE         1     0.000     R3C22D.FCO to     R3C23A.FCI heart_beat/n9675
FCITOF0_DE  ---     0.585     R3C23A.FCI to      R3C23A.F0 heart_beat/SLICE_79
ROUTE         1     0.000      R3C23A.F0 to     R3C23A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    3.068   (78.6% logic, 21.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.944       R2C9A.Q0 to     R3C22A.CLK heart_beat/prescale[15]
                  --------
                    3.944   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.929       R2C9A.Q0 to     R3C23A.CLK heart_beat/prescale[15]
                  --------
                    3.929   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i1  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i7  (to heart_beat/prescale[15] +)

   Delay:               3.040ns  (78.4% logic, 21.6% route), 5 logic levels.

 Constraint Details:

      3.040ns physical path delay heart_beat/SLICE_82 to heart_beat/SLICE_79 meets
      4.159ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.993ns) by 0.953ns

 Physical Path Details:

      Data path heart_beat/SLICE_82 to heart_beat/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C22B.CLK to      R3C22B.Q0 heart_beat/SLICE_82 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C22B.Q0 to      R3C22B.A0 heart_beat/n7
C0TOFCO_DE  ---     1.023      R3C22B.A0 to     R3C22B.FCO heart_beat/SLICE_82
ROUTE         1     0.000     R3C22B.FCO to     R3C22C.FCI heart_beat/n9673
FCITOFCO_D  ---     0.162     R3C22C.FCI to     R3C22C.FCO heart_beat/SLICE_81
ROUTE         1     0.000     R3C22C.FCO to     R3C22D.FCI heart_beat/n9674
FCITOFCO_D  ---     0.162     R3C22D.FCI to     R3C22D.FCO heart_beat/SLICE_80
ROUTE         1     0.000     R3C22D.FCO to     R3C23A.FCI heart_beat/n9675
FCITOF0_DE  ---     0.585     R3C23A.FCI to      R3C23A.F0 heart_beat/SLICE_79
ROUTE         1     0.000      R3C23A.F0 to     R3C23A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    3.040   (78.4% logic, 21.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.929       R2C9A.Q0 to     R3C22B.CLK heart_beat/prescale[15]
                  --------
                    3.929   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.929       R2C9A.Q0 to     R3C23A.CLK heart_beat/prescale[15]
                  --------
                    3.929   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.029ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i0  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i6  (to heart_beat/prescale[15] +)

   Delay:               2.964ns  (77.9% logic, 22.1% route), 5 logic levels.

 Constraint Details:

      2.964ns physical path delay heart_beat/SLICE_83 to heart_beat/SLICE_80 meets
      4.159ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.993ns) by 1.029ns

 Physical Path Details:

      Data path heart_beat/SLICE_83 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C22A.CLK to      R3C22A.Q1 heart_beat/SLICE_83 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C22A.Q1 to      R3C22A.A1 heart_beat/n8
C1TOFCO_DE  ---     0.889      R3C22A.A1 to     R3C22A.FCO heart_beat/SLICE_83
ROUTE         1     0.000     R3C22A.FCO to     R3C22B.FCI heart_beat/n9672
FCITOFCO_D  ---     0.162     R3C22B.FCI to     R3C22B.FCO heart_beat/SLICE_82
ROUTE         1     0.000     R3C22B.FCO to     R3C22C.FCI heart_beat/n9673
FCITOFCO_D  ---     0.162     R3C22C.FCI to     R3C22C.FCO heart_beat/SLICE_81
ROUTE         1     0.000     R3C22C.FCO to     R3C22D.FCI heart_beat/n9674
FCITOF1_DE  ---     0.643     R3C22D.FCI to      R3C22D.F1 heart_beat/SLICE_80
ROUTE         1     0.000      R3C22D.F1 to     R3C22D.DI1 heart_beat/n39 (to heart_beat/prescale[15])
                  --------
                    2.964   (77.9% logic, 22.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.944       R2C9A.Q0 to     R3C22A.CLK heart_beat/prescale[15]
                  --------
                    3.944   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.944       R2C9A.Q0 to     R3C22D.CLK heart_beat/prescale[15]
                  --------
                    3.944   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.072ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i1  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i6  (to heart_beat/prescale[15] +)

   Delay:               2.936ns  (77.7% logic, 22.3% route), 4 logic levels.

 Constraint Details:

      2.936ns physical path delay heart_beat/SLICE_82 to heart_beat/SLICE_80 meets
      4.159ns delay constraint less
     -0.015ns skew and
      0.166ns DIN_SET requirement (totaling 4.008ns) by 1.072ns

 Physical Path Details:

      Data path heart_beat/SLICE_82 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C22B.CLK to      R3C22B.Q0 heart_beat/SLICE_82 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C22B.Q0 to      R3C22B.A0 heart_beat/n7
C0TOFCO_DE  ---     1.023      R3C22B.A0 to     R3C22B.FCO heart_beat/SLICE_82
ROUTE         1     0.000     R3C22B.FCO to     R3C22C.FCI heart_beat/n9673
FCITOFCO_D  ---     0.162     R3C22C.FCI to     R3C22C.FCO heart_beat/SLICE_81
ROUTE         1     0.000     R3C22C.FCO to     R3C22D.FCI heart_beat/n9674
FCITOF1_DE  ---     0.643     R3C22D.FCI to      R3C22D.F1 heart_beat/SLICE_80
ROUTE         1     0.000      R3C22D.F1 to     R3C22D.DI1 heart_beat/n39 (to heart_beat/prescale[15])
                  --------
                    2.936   (77.7% logic, 22.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.929       R2C9A.Q0 to     R3C22B.CLK heart_beat/prescale[15]
                  --------
                    3.929   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.944       R2C9A.Q0 to     R3C22D.CLK heart_beat/prescale[15]
                  --------
                    3.944   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.087ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i0  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i5  (to heart_beat/prescale[15] +)

   Delay:               2.906ns  (77.4% logic, 22.6% route), 5 logic levels.

 Constraint Details:

      2.906ns physical path delay heart_beat/SLICE_83 to heart_beat/SLICE_80 meets
      4.159ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.993ns) by 1.087ns

 Physical Path Details:

      Data path heart_beat/SLICE_83 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C22A.CLK to      R3C22A.Q1 heart_beat/SLICE_83 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C22A.Q1 to      R3C22A.A1 heart_beat/n8
C1TOFCO_DE  ---     0.889      R3C22A.A1 to     R3C22A.FCO heart_beat/SLICE_83
ROUTE         1     0.000     R3C22A.FCO to     R3C22B.FCI heart_beat/n9672
FCITOFCO_D  ---     0.162     R3C22B.FCI to     R3C22B.FCO heart_beat/SLICE_82
ROUTE         1     0.000     R3C22B.FCO to     R3C22C.FCI heart_beat/n9673
FCITOFCO_D  ---     0.162     R3C22C.FCI to     R3C22C.FCO heart_beat/SLICE_81
ROUTE         1     0.000     R3C22C.FCO to     R3C22D.FCI heart_beat/n9674
FCITOF0_DE  ---     0.585     R3C22D.FCI to      R3C22D.F0 heart_beat/SLICE_80
ROUTE         1     0.000      R3C22D.F0 to     R3C22D.DI0 heart_beat/n40 (to heart_beat/prescale[15])
                  --------
                    2.906   (77.4% logic, 22.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.944       R2C9A.Q0 to     R3C22A.CLK heart_beat/prescale[15]
                  --------
                    3.944   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.944       R2C9A.Q0 to     R3C22D.CLK heart_beat/prescale[15]
                  --------
                    3.944   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.087ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i2  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i7  (to heart_beat/prescale[15] +)

   Delay:               2.906ns  (77.4% logic, 22.6% route), 5 logic levels.

 Constraint Details:

      2.906ns physical path delay heart_beat/SLICE_82 to heart_beat/SLICE_79 meets
      4.159ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.993ns) by 1.087ns

 Physical Path Details:

      Data path heart_beat/SLICE_82 to heart_beat/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C22B.CLK to      R3C22B.Q1 heart_beat/SLICE_82 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C22B.Q1 to      R3C22B.A1 heart_beat/n6
C1TOFCO_DE  ---     0.889      R3C22B.A1 to     R3C22B.FCO heart_beat/SLICE_82
ROUTE         1     0.000     R3C22B.FCO to     R3C22C.FCI heart_beat/n9673
FCITOFCO_D  ---     0.162     R3C22C.FCI to     R3C22C.FCO heart_beat/SLICE_81
ROUTE         1     0.000     R3C22C.FCO to     R3C22D.FCI heart_beat/n9674
FCITOFCO_D  ---     0.162     R3C22D.FCI to     R3C22D.FCO heart_beat/SLICE_80
ROUTE         1     0.000     R3C22D.FCO to     R3C23A.FCI heart_beat/n9675
FCITOF0_DE  ---     0.585     R3C23A.FCI to      R3C23A.F0 heart_beat/SLICE_79
ROUTE         1     0.000      R3C23A.F0 to     R3C23A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    2.906   (77.4% logic, 22.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.929       R2C9A.Q0 to     R3C22B.CLK heart_beat/prescale[15]
                  --------
                    3.929   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.929       R2C9A.Q0 to     R3C23A.CLK heart_beat/prescale[15]
                  --------
                    3.929   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i3  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i7  (to heart_beat/prescale[15] +)

   Delay:               2.878ns  (77.2% logic, 22.8% route), 4 logic levels.

 Constraint Details:

      2.878ns physical path delay heart_beat/SLICE_81 to heart_beat/SLICE_79 meets
      4.159ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.993ns) by 1.115ns

 Physical Path Details:

      Data path heart_beat/SLICE_81 to heart_beat/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C22C.CLK to      R3C22C.Q0 heart_beat/SLICE_81 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C22C.Q0 to      R3C22C.A0 heart_beat/n5
C0TOFCO_DE  ---     1.023      R3C22C.A0 to     R3C22C.FCO heart_beat/SLICE_81
ROUTE         1     0.000     R3C22C.FCO to     R3C22D.FCI heart_beat/n9674
FCITOFCO_D  ---     0.162     R3C22D.FCI to     R3C22D.FCO heart_beat/SLICE_80
ROUTE         1     0.000     R3C22D.FCO to     R3C23A.FCI heart_beat/n9675
FCITOF0_DE  ---     0.585     R3C23A.FCI to      R3C23A.F0 heart_beat/SLICE_79
ROUTE         1     0.000      R3C23A.F0 to     R3C23A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    2.878   (77.2% logic, 22.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.929       R2C9A.Q0 to     R3C22C.CLK heart_beat/prescale[15]
                  --------
                    3.929   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.929       R2C9A.Q0 to     R3C23A.CLK heart_beat/prescale[15]
                  --------
                    3.929   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.130ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i1  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i5  (to heart_beat/prescale[15] +)

   Delay:               2.878ns  (77.2% logic, 22.8% route), 4 logic levels.

 Constraint Details:

      2.878ns physical path delay heart_beat/SLICE_82 to heart_beat/SLICE_80 meets
      4.159ns delay constraint less
     -0.015ns skew and
      0.166ns DIN_SET requirement (totaling 4.008ns) by 1.130ns

 Physical Path Details:

      Data path heart_beat/SLICE_82 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C22B.CLK to      R3C22B.Q0 heart_beat/SLICE_82 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C22B.Q0 to      R3C22B.A0 heart_beat/n7
C0TOFCO_DE  ---     1.023      R3C22B.A0 to     R3C22B.FCO heart_beat/SLICE_82
ROUTE         1     0.000     R3C22B.FCO to     R3C22C.FCI heart_beat/n9673
FCITOFCO_D  ---     0.162     R3C22C.FCI to     R3C22C.FCO heart_beat/SLICE_81
ROUTE         1     0.000     R3C22C.FCO to     R3C22D.FCI heart_beat/n9674
FCITOF0_DE  ---     0.585     R3C22D.FCI to      R3C22D.F0 heart_beat/SLICE_80
ROUTE         1     0.000      R3C22D.F0 to     R3C22D.DI0 heart_beat/n40 (to heart_beat/prescale[15])
                  --------
                    2.878   (77.2% logic, 22.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.929       R2C9A.Q0 to     R3C22B.CLK heart_beat/prescale[15]
                  --------
                    3.929   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.944       R2C9A.Q0 to     R3C22D.CLK heart_beat/prescale[15]
                  --------
                    3.944   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i0  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i4  (to heart_beat/prescale[15] +)

   Delay:               2.802ns  (76.6% logic, 23.4% route), 4 logic levels.

 Constraint Details:

      2.802ns physical path delay heart_beat/SLICE_83 to heart_beat/SLICE_81 meets
      4.159ns delay constraint less
      0.015ns skew and
      0.166ns DIN_SET requirement (totaling 3.978ns) by 1.176ns

 Physical Path Details:

      Data path heart_beat/SLICE_83 to heart_beat/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C22A.CLK to      R3C22A.Q1 heart_beat/SLICE_83 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C22A.Q1 to      R3C22A.A1 heart_beat/n8
C1TOFCO_DE  ---     0.889      R3C22A.A1 to     R3C22A.FCO heart_beat/SLICE_83
ROUTE         1     0.000     R3C22A.FCO to     R3C22B.FCI heart_beat/n9672
FCITOFCO_D  ---     0.162     R3C22B.FCI to     R3C22B.FCO heart_beat/SLICE_82
ROUTE         1     0.000     R3C22B.FCO to     R3C22C.FCI heart_beat/n9673
FCITOF1_DE  ---     0.643     R3C22C.FCI to      R3C22C.F1 heart_beat/SLICE_81
ROUTE         1     0.000      R3C22C.F1 to     R3C22C.DI1 heart_beat/n41 (to heart_beat/prescale[15])
                  --------
                    2.802   (76.6% logic, 23.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.944       R2C9A.Q0 to     R3C22A.CLK heart_beat/prescale[15]
                  --------
                    3.944   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.929       R2C9A.Q0 to     R3C22C.CLK heart_beat/prescale[15]
                  --------
                    3.929   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.206ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i2  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i6  (to heart_beat/prescale[15] +)

   Delay:               2.802ns  (76.6% logic, 23.4% route), 4 logic levels.

 Constraint Details:

      2.802ns physical path delay heart_beat/SLICE_82 to heart_beat/SLICE_80 meets
      4.159ns delay constraint less
     -0.015ns skew and
      0.166ns DIN_SET requirement (totaling 4.008ns) by 1.206ns

 Physical Path Details:

      Data path heart_beat/SLICE_82 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C22B.CLK to      R3C22B.Q1 heart_beat/SLICE_82 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C22B.Q1 to      R3C22B.A1 heart_beat/n6
C1TOFCO_DE  ---     0.889      R3C22B.A1 to     R3C22B.FCO heart_beat/SLICE_82
ROUTE         1     0.000     R3C22B.FCO to     R3C22C.FCI heart_beat/n9673
FCITOFCO_D  ---     0.162     R3C22C.FCI to     R3C22C.FCO heart_beat/SLICE_81
ROUTE         1     0.000     R3C22C.FCO to     R3C22D.FCI heart_beat/n9674
FCITOF1_DE  ---     0.643     R3C22D.FCI to      R3C22D.F1 heart_beat/SLICE_80
ROUTE         1     0.000      R3C22D.F1 to     R3C22D.DI1 heart_beat/n39 (to heart_beat/prescale[15])
                  --------
                    2.802   (76.6% logic, 23.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.929       R2C9A.Q0 to     R3C22B.CLK heart_beat/prescale[15]
                  --------
                    3.929   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.944       R2C9A.Q0 to     R3C22D.CLK heart_beat/prescale[15]
                  --------
                    3.944   (0.0% logic, 100.0% route), 0 logic levels.

Report:  307.787MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "seed_spare1_c"           |             |             |
299.401000 MHz ;                        |  299.401 MHz|    1.467 MHz|   2 *
                                        |             |             |
FREQUENCY NET "clk_10mhz_c" 149.723000  |             |             |
MHz ;                                   |  149.723 MHz|    0.758 MHz|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/registers/data_vld_dly"  |             |             |
159.872000 MHz ;                        |  159.872 MHz|    5.638 MHz|   5 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_595"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|   12.060 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_591"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|    9.609 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_592"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|   12.447 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_593"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|    9.197 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_594"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|   13.395 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_590"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|   12.028 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_587"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|    8.558 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_596"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|    8.622 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/i|             |             |
2cslave_controller_u1/sda_reg"          |             |             |
306.185000 MHz ;                        |  306.185 MHz|   12.551 MHz|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/f|             |             |
ilter_scl_inst/out_n" 99.079000 MHz ;   |   99.079 MHz|    1.103 MHz|   6 *
                                        |             |             |
FREQUENCY NET "reset_generator/clk_d2"  |             |             |
399.840000 MHz ;                        |  399.840 MHz|  266.312 MHz|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"adc_control/adc_sck_temp" 268.168000   |             |             |
MHz ;                                   |  268.168 MHz|  124.595 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"dds_control_interface/count_7__N_1284" |             |             |
299.401000 MHz ;                        |  299.401 MHz|    2.379 MHz|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"dds_control_interface/data_temp_15__N_1|             |             |
301" 399.840000 MHz ;                   |  399.840 MHz|  142.714 MHz|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"dds_control_interface/state_3__N_1257" |             |             |
399.840000 MHz ;                        |  399.840 MHz|  105.009 MHz|   2 *
                                        |             |             |
FREQUENCY NET "heart_beat/prescale[15]" |             |             |
240.442000 MHz ;                        |  240.442 MHz|  307.787 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


18 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=i2c_slave_top/registers/n6165">i2c_slave_top/registers/n6165</a>           |       8|    1364|     22.55%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=i2c_slave_top/registers/n11910">i2c_slave_top/registers/n11910</a>          |       1|    1126|     18.62%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 19 clocks:

Clock Domain: seed_spare1_c   Source: dds_gain_control/SLICE_437.Q0   Loads: 29
   Covered under: FREQUENCY NET "seed_spare1_c" 299.401000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "seed_spare1_c" 299.401000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "seed_spare1_c" 299.401000 MHz ;   Transfers: 21

Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0   Loads: 4
   Covered under: FREQUENCY NET "reset_generator/clk_d2" 399.840000 MHz ;

Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_384.Q0   Loads: 20
   Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_531.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 9

   Clock Domain: i2c_slave_top/addr_i_7__N_596   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_587   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 13

Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_531.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;   Transfers: 2

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;   Transfers: 2

Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_531.Q0   Loads: 25
   Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 99.079000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 99.079000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 99.079000 MHz ;   Transfers: 2

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 99.079000 MHz ;   Transfers: 11

Clock Domain: i2c_slave_top/addr_i_7__N_596   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_596" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_596" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_596" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_587   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_587" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_587" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_587" 306.185000 MHz ;   Transfers: 4

Clock Domain: heart_beat/prescale[15]   Source: heart_beat/SLICE_70.Q0   Loads: 6
   Covered under: FREQUENCY NET "heart_beat/prescale[15]" 240.442000 MHz ;

Clock Domain: dds_control_interface/state_3__N_1257   Source: dds_control_interface/SLICE_574.F1   Loads: 1
   Covered under: FREQUENCY NET "dds_control_interface/state_3__N_1257" 399.840000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "dds_control_interface/state_3__N_1257" 399.840000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "dds_control_interface/state_3__N_1257" 399.840000 MHz ;   Transfers: 1

Clock Domain: dds_control_interface/data_temp_15__N_1301   Source: dds_control_interface/SLICE_603.F0   Loads: 9
   Covered under: FREQUENCY NET "dds_control_interface/data_temp_15__N_1301" 399.840000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "dds_control_interface/data_temp_15__N_1301" 399.840000 MHz ;   Transfers: 1

   Clock Domain: dds_control_interface/state_3__N_1257   Source: dds_control_interface/SLICE_574.F1
      Covered under: FREQUENCY NET "dds_control_interface/data_temp_15__N_1301" 399.840000 MHz ;   Transfers: 2

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "dds_control_interface/data_temp_15__N_1301" 399.840000 MHz ;   Transfers: 17

Clock Domain: dds_control_interface/count_7__N_1284   Source: dds_control_interface/SLICE_603.F1   Loads: 4
   Covered under: FREQUENCY NET "dds_control_interface/count_7__N_1284" 299.401000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "dds_control_interface/count_7__N_1284" 299.401000 MHz ;   Transfers: 1

   Clock Domain: dds_control_interface/state_3__N_1257   Source: dds_control_interface/SLICE_574.F1
      Covered under: FREQUENCY NET "dds_control_interface/count_7__N_1284" 299.401000 MHz ;   Transfers: 2

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "dds_control_interface/count_7__N_1284" 299.401000 MHz ;   Transfers: 1

Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD   Loads: 240
   Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_384.Q0
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 18

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_531.Q0
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 28

   Clock Domain: i2c_slave_top/addr_i_7__N_596   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588.F1
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589.F1
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584.F1
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591.F1
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590.F1
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585.F1
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586.F0
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_587   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587.F0
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: adc_control/adc_sck_temp   Source: adc_control/SLICE_84.Q0
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 32

Clock Domain: adc_control/adc_sck_temp   Source: adc_control/SLICE_84.Q0   Loads: 53
   Covered under: FREQUENCY NET "adc_control/adc_sck_temp" 268.168000 MHz ;

   Data transfers from:
   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "adc_control/adc_sck_temp" 268.168000 MHz ;   Transfers: 1


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 6048  Score: 1854822824
Cumulative negative slack: 1854474594

Constraints cover 13945 paths, 36 nets, and 4161 connections (98.28% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Tue Apr 08 23:20:51 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o seed_driver_impl1.twr -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/promote.xml seed_driver_impl1.ncd seed_driver_impl1.prf 
Design file:     seed_driver_impl1.ncd
Preference file: seed_driver_impl1.prf
Device,speed:    LCMXO2-2000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_1_0' Target='right'><FONT COLOR=red>FREQUENCY NET "seed_spare1_c" 299.401000 MHz (89 errors)</FONT></A></LI>
</FONT>            365 items scored, 89 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_10mhz_c" 149.723000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_2' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz (112 errors)</FONT></A></LI>
</FONT>            576 items scored, 112 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_3' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 306.185000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_4' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 306.185000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_5' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 306.185000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_6' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 306.185000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_7' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 306.185000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_8' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 306.185000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_9' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_587" 306.185000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_10' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_596" 306.185000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<LI><A href='#par_twr_pref_1_11' Target='right'>FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz (0 errors)</A></LI>            6 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_12' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 99.079000 MHz (67 errors)</FONT></A></LI>
</FONT>            1578 items scored, 67 timing errors detected.

<LI><A href='#par_twr_pref_1_13' Target='right'>FREQUENCY NET "reset_generator/clk_d2" 399.840000 MHz (0 errors)</A></LI>            5 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_14' Target='right'><FONT COLOR=red>FREQUENCY NET "adc_control/adc_sck_temp" 268.168000 MHz (2 errors)</FONT></A></LI>
</FONT>            486 items scored, 2 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_15' Target='right'><FONT COLOR=red>FREQUENCY NET "dds_control_interface/count_7__N_1284" 299.401000 MHz (24 errors)</FONT></A></LI>
</FONT>            68 items scored, 24 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_16' Target='right'><FONT COLOR=red>FREQUENCY NET "dds_control_interface/data_temp_15__N_1301" 399.840000 MHz (66 errors)</FONT></A></LI>
</FONT>            81 items scored, 66 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_17' Target='right'><FONT COLOR=red>FREQUENCY NET "dds_control_interface/state_3__N_1257" 399.840000 MHz (2 errors)</FONT></A></LI>
</FONT>            5 items scored, 2 timing errors detected.

<LI><A href='#par_twr_pref_1_18' Target='right'>FREQUENCY NET "heart_beat/prescale[15]" 240.442000 MHz (0 errors)</A></LI>            36 items scored, 0 timing errors detected.

9 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "seed_spare1_c" 299.401000 MHz ;
            365 items scored, 89 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.239ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_gain_control/data_i14  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i15  (to seed_spare1_c +)

   Delay:               0.422ns  (68.5% logic, 31.5% route), 2 logic levels.

 Constraint Details:

      0.422ns physical path delay dds_gain_control/SLICE_257 to dds_gain_control/SLICE_274 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.674ns skew requirement (totaling 1.661ns) by 1.239ns

 Physical Path Details:

      Data path dds_gain_control/SLICE_257 to dds_gain_control/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C21B.CLK to     R11C21B.Q0 dds_gain_control/SLICE_257 (from clk_10mhz_c)
ROUTE         1     0.133     R11C21B.Q0 to     R11C21D.D0 dds_gain_control/data_14
CTOOFX_DEL  ---     0.156     R11C21D.D0 to   R11C21D.OFX0 dds_gain_control/SLICE_274
ROUTE         1     0.000   R11C21D.OFX0 to    R11C21D.DI0 dds_gain_control/n10247 (to seed_spare1_c)
                  --------
                    0.422   (68.5% logic, 31.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_gain_control/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to    R11C21B.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.154      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     1.520       R9C8D.Q0 to    R11C21D.CLK seed_spare1_c
                  --------
                    3.235   (19.7% logic, 80.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.234ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_gain_control/data_i8  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i9  (to seed_spare1_c +)

   Delay:               0.427ns  (67.7% logic, 32.3% route), 2 logic levels.

 Constraint Details:

      0.427ns physical path delay dds_gain_control/SLICE_254 to dds_gain_control/SLICE_268 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.674ns skew requirement (totaling 1.661ns) by 1.234ns

 Physical Path Details:

      Data path dds_gain_control/SLICE_254 to dds_gain_control/SLICE_268:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C19A.CLK to      R9C19A.Q0 dds_gain_control/SLICE_254 (from clk_10mhz_c)
ROUTE         1     0.138      R9C19A.Q0 to      R9C21C.C0 dds_gain_control/data_8
CTOOFX_DEL  ---     0.156      R9C21C.C0 to    R9C21C.OFX0 dds_gain_control/SLICE_268
ROUTE         1     0.000    R9C21C.OFX0 to     R9C21C.DI0 dds_gain_control/n10235 (to seed_spare1_c)
                  --------
                    0.427   (67.7% logic, 32.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_gain_control/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C19A.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_268:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.154      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     1.520       R9C8D.Q0 to     R9C21C.CLK seed_spare1_c
                  --------
                    3.235   (19.7% logic, 80.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.234ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_gain_control/data_i4  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i5  (to seed_spare1_c +)

   Delay:               0.427ns  (67.7% logic, 32.3% route), 2 logic levels.

 Constraint Details:

      0.427ns physical path delay dds_gain_control/SLICE_252 to dds_gain_control/SLICE_264 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.674ns skew requirement (totaling 1.661ns) by 1.234ns

 Physical Path Details:

      Data path dds_gain_control/SLICE_252 to dds_gain_control/SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C21A.CLK to      R7C21A.Q0 dds_gain_control/SLICE_252 (from clk_10mhz_c)
ROUTE         1     0.138      R7C21A.Q0 to      R7C22A.C0 dds_gain_control/data_4
CTOOFX_DEL  ---     0.156      R7C22A.C0 to    R7C22A.OFX0 dds_gain_control/SLICE_264
ROUTE         1     0.000    R7C22A.OFX0 to     R7C22A.DI0 dds_gain_control/n10227 (to seed_spare1_c)
                  --------
                    0.427   (67.7% logic, 32.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_gain_control/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C21A.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.154      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     1.520       R9C8D.Q0 to     R7C22A.CLK seed_spare1_c
                  --------
                    3.235   (19.7% logic, 80.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.162ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_gain_control/data_i15  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i16  (to seed_spare1_c +)

   Delay:               0.499ns  (57.9% logic, 42.1% route), 2 logic levels.

 Constraint Details:

      0.499ns physical path delay dds_gain_control/SLICE_257 to dds_gain_control/SLICE_275 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.674ns skew requirement (totaling 1.661ns) by 1.162ns

 Physical Path Details:

      Data path dds_gain_control/SLICE_257 to dds_gain_control/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C21B.CLK to     R11C21B.Q1 dds_gain_control/SLICE_257 (from clk_10mhz_c)
ROUTE         1     0.210     R11C21B.Q1 to     R11C21A.A0 dds_gain_control/data_15
CTOOFX_DEL  ---     0.156     R11C21A.A0 to   R11C21A.OFX0 dds_gain_control/SLICE_275
ROUTE         1     0.000   R11C21A.OFX0 to    R11C21A.DI0 dds_gain_control/n10249 (to seed_spare1_c)
                  --------
                    0.499   (57.9% logic, 42.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_gain_control/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to    R11C21B.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.154      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     1.520       R9C8D.Q0 to    R11C21A.CLK seed_spare1_c
                  --------
                    3.235   (19.7% logic, 80.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.161ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_gain_control/data_i3  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i4  (to seed_spare1_c +)

   Delay:               0.500ns  (57.8% logic, 42.2% route), 2 logic levels.

 Constraint Details:

      0.500ns physical path delay dds_gain_control/SLICE_251 to dds_gain_control/SLICE_263 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.674ns skew requirement (totaling 1.661ns) by 1.161ns

 Physical Path Details:

      Data path dds_gain_control/SLICE_251 to dds_gain_control/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C22B.CLK to      R9C22B.Q1 dds_gain_control/SLICE_251 (from clk_10mhz_c)
ROUTE         1     0.211      R9C22B.Q1 to      R9C23B.A0 dds_gain_control/data_3
CTOOFX_DEL  ---     0.156      R9C23B.A0 to    R9C23B.OFX0 dds_gain_control/SLICE_263
ROUTE         1     0.000    R9C23B.OFX0 to     R9C23B.DI0 dds_gain_control/n10225 (to seed_spare1_c)
                  --------
                    0.500   (57.8% logic, 42.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_gain_control/SLICE_251:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C22B.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.154      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     1.520       R9C8D.Q0 to     R9C23B.CLK seed_spare1_c
                  --------
                    3.235   (19.7% logic, 80.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.151ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_gain_control/data_i13  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i14  (to seed_spare1_c +)

   Delay:               0.510ns  (56.7% logic, 43.3% route), 2 logic levels.

 Constraint Details:

      0.510ns physical path delay dds_gain_control/SLICE_256 to dds_gain_control/SLICE_273 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.674ns skew requirement (totaling 1.661ns) by 1.151ns

 Physical Path Details:

      Data path dds_gain_control/SLICE_256 to dds_gain_control/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C21B.CLK to     R10C21B.Q1 dds_gain_control/SLICE_256 (from clk_10mhz_c)
ROUTE         1     0.221     R10C21B.Q1 to     R11C22A.C0 dds_gain_control/data_13
CTOOFX_DEL  ---     0.156     R11C22A.C0 to   R11C22A.OFX0 dds_gain_control/SLICE_273
ROUTE         1     0.000   R11C22A.OFX0 to    R11C22A.DI0 dds_gain_control/n10245 (to seed_spare1_c)
                  --------
                    0.510   (56.7% logic, 43.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_gain_control/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to    R10C21B.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.154      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     1.520       R9C8D.Q0 to    R11C22A.CLK seed_spare1_c
                  --------
                    3.235   (19.7% logic, 80.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.149ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_gain_control/data_i5  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i6  (to seed_spare1_c +)

   Delay:               0.512ns  (56.4% logic, 43.6% route), 2 logic levels.

 Constraint Details:

      0.512ns physical path delay dds_gain_control/SLICE_252 to dds_gain_control/SLICE_265 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.674ns skew requirement (totaling 1.661ns) by 1.149ns

 Physical Path Details:

      Data path dds_gain_control/SLICE_252 to dds_gain_control/SLICE_265:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C21A.CLK to      R7C21A.Q1 dds_gain_control/SLICE_252 (from clk_10mhz_c)
ROUTE         1     0.223      R7C21A.Q1 to      R7C22C.B0 dds_gain_control/data_5
CTOOFX_DEL  ---     0.156      R7C22C.B0 to    R7C22C.OFX0 dds_gain_control/SLICE_265
ROUTE         1     0.000    R7C22C.OFX0 to     R7C22C.DI0 dds_gain_control/n10229 (to seed_spare1_c)
                  --------
                    0.512   (56.4% logic, 43.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_gain_control/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C21A.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_265:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.154      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     1.520       R9C8D.Q0 to     R7C22C.CLK seed_spare1_c
                  --------
                    3.235   (19.7% logic, 80.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.148ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_gain_control/data_i11  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i12  (to seed_spare1_c +)

   Delay:               0.513ns  (56.3% logic, 43.7% route), 2 logic levels.

 Constraint Details:

      0.513ns physical path delay dds_gain_control/SLICE_255 to dds_gain_control/SLICE_271 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.674ns skew requirement (totaling 1.661ns) by 1.148ns

 Physical Path Details:

      Data path dds_gain_control/SLICE_255 to dds_gain_control/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C19B.CLK to      R9C19B.Q1 dds_gain_control/SLICE_255 (from clk_10mhz_c)
ROUTE         1     0.224      R9C19B.Q1 to      R9C21A.B0 dds_gain_control/data_11
CTOOFX_DEL  ---     0.156      R9C21A.B0 to    R9C21A.OFX0 dds_gain_control/SLICE_271
ROUTE         1     0.000    R9C21A.OFX0 to     R9C21A.DI0 dds_gain_control/n10241 (to seed_spare1_c)
                  --------
                    0.513   (56.3% logic, 43.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_gain_control/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C19B.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.154      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     1.520       R9C8D.Q0 to     R9C21A.CLK seed_spare1_c
                  --------
                    3.235   (19.7% logic, 80.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.148ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_gain_control/data_i12  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_gain_control/data_temp__i13  (to seed_spare1_c +)

   Delay:               0.513ns  (56.3% logic, 43.7% route), 2 logic levels.

 Constraint Details:

      0.513ns physical path delay dds_gain_control/SLICE_256 to dds_gain_control/SLICE_272 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.674ns skew requirement (totaling 1.661ns) by 1.148ns

 Physical Path Details:

      Data path dds_gain_control/SLICE_256 to dds_gain_control/SLICE_272:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C21B.CLK to     R10C21B.Q0 dds_gain_control/SLICE_256 (from clk_10mhz_c)
ROUTE         1     0.224     R10C21B.Q0 to     R11C21C.B0 dds_gain_control/data_12
CTOOFX_DEL  ---     0.156     R11C21C.B0 to   R11C21C.OFX0 dds_gain_control/SLICE_272
ROUTE         1     0.000   R11C21C.OFX0 to    R11C21C.DI0 dds_gain_control/n10243 (to seed_spare1_c)
                  --------
                    0.513   (56.3% logic, 43.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_gain_control/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to    R10C21B.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_272:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.154      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     1.520       R9C8D.Q0 to    R11C21C.CLK seed_spare1_c
                  --------
                    3.235   (19.7% logic, 80.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_gain_control/ss1_temp_125  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_gain_control/state__i1  (to seed_spare1_c +)

   Delay:               0.516ns  (45.3% logic, 54.7% route), 2 logic levels.

 Constraint Details:

      0.516ns physical path delay dds_gain_control/SLICE_556 to dds_gain_control/SLICE_298 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.674ns skew requirement (totaling 1.661ns) by 1.145ns

 Physical Path Details:

      Data path dds_gain_control/SLICE_556 to dds_gain_control/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C19C.CLK to      R7C19C.Q0 dds_gain_control/SLICE_556 (from clk_10mhz_c)
ROUTE        24     0.282      R7C19C.Q0 to      R7C23D.D0 seed_spare3_c
CTOF_DEL    ---     0.101      R7C23D.D0 to      R7C23D.F0 dds_gain_control/SLICE_298
ROUTE         1     0.000      R7C23D.F0 to     R7C23D.DI0 dds_gain_control/n6271 (to seed_spare1_c)
                  --------
                    0.516   (45.3% logic, 54.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_gain_control/SLICE_556:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C19C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to      R9C8D.CLK clk_10mhz_c
REG_DEL     ---     0.154      R9C8D.CLK to       R9C8D.Q0 dds_gain_control/SLICE_437
ROUTE        29     1.520       R9C8D.Q0 to     R7C23D.CLK seed_spare1_c
                  --------
                    3.235   (19.7% logic, 80.3% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/in_d1_13  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/filter_scl_inst/in_d2_14  (to clk_10mhz_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_327 to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_327 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_327 to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_327:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C10C.CLK to      R4C10C.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_327 (from clk_10mhz_c)
ROUTE         1     0.152      R4C10C.Q0 to      R4C10C.M1 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/in_d1 (to clk_10mhz_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to     R4C10C.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to     R4C10C.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d1_13  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d2_14  (to clk_10mhz_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_330 to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_330 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_330 to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_330:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C15B.CLK to      R3C15B.Q0 i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_330 (from clk_10mhz_c)
ROUTE         1     0.152      R3C15B.Q0 to      R3C15B.M1 i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d1 (to clk_10mhz_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_330:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to     R3C15B.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_330:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to     R3C15B.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d3_15  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/filter_sda_inst/out_n_16  (to clk_10mhz_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_672 to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_332 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_672 to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_332:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C17A.CLK to      R2C17A.Q0 i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_672 (from clk_10mhz_c)
ROUTE         2     0.154      R2C17A.Q0 to      R2C17B.M0 i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d3 (to clk_10mhz_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_672:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to     R2C17A.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to     R2C17B.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/wr_done_reg1_i_789  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/wr_done_reg2_i_790  (to clk_10mhz_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_361 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_361 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_361 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C9C.CLK to       R9C9C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_361 (from clk_10mhz_c)
ROUTE         2     0.154       R9C9C.Q1 to       R9C9C.M0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/wr_done_reg1_i (to clk_10mhz_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to      R9C9C.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to      R9C9C.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/state_i3  (from clk_10mhz_c +)
   Destination:    FF         Data in        adc_control/state_i3  (to clk_10mhz_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay adc_control/SLICE_443 to adc_control/SLICE_443 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path adc_control/SLICE_443 to adc_control/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12D.CLK to      R2C12D.Q1 adc_control/SLICE_443 (from clk_10mhz_c)
ROUTE         5     0.155      R2C12D.Q1 to      R2C12D.M1 state_3 (to clk_10mhz_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to adc_control/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to     R2C12D.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_10mhz to adc_control/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to     R2C12D.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/in_d3_15  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_16  (to clk_10mhz_c +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_673 to i2c_slave_top/i2cslave_controller_top/SLICE_531 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_673 to i2c_slave_top/i2cslave_controller_top/SLICE_531:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C13B.CLK to      R5C13B.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_673 (from clk_10mhz_c)
ROUTE         2     0.156      R5C13B.Q0 to      R5C14B.M0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/in_d3 (to clk_10mhz_c)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_673:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to     R5C13B.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/SLICE_531:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to     R5C14B.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/dds_gain_i12  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_gain_control/dds_gain_reg_i0_i12  (to clk_10mhz_c +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay i2c_slave_top/registers/SLICE_223 to dds_gain_control/SLICE_295 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.309ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_223 to dds_gain_control/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C16C.CLK to     R11C16C.Q0 i2c_slave_top/registers/SLICE_223 (from clk_10mhz_c)
ROUTE         3     0.157     R11C16C.Q0 to     R11C15C.M0 dds_gain_12 (to clk_10mhz_c)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to    R11C16C.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to    R11C15C.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.311ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/dds_gain_i10  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_gain_control/dds_gain_reg_i0_i10  (to clk_10mhz_c +)

   Delay:               0.292ns  (45.5% logic, 54.5% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay i2c_slave_top/registers/SLICE_222 to dds_gain_control/SLICE_294 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.311ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_222 to dds_gain_control/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q0 i2c_slave_top/registers/SLICE_222 (from clk_10mhz_c)
ROUTE         3     0.159     R12C16D.Q0 to     R11C16D.M0 dds_gain_10 (to clk_10mhz_c)
                  --------
                    0.292   (45.5% logic, 54.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to    R12C16D.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_10mhz to dds_gain_control/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to    R11C16D.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.312ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (to clk_10mhz_c +)

   Delay:               0.293ns  (45.4% logic, 54.6% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.312ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     0.160      R9C11C.Q1 to      R9C11C.M0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i (to clk_10mhz_c)
                  --------
                    0.293   (45.4% logic, 54.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.313ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/read_ack2_i_766  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/read_ack3_i_767  (to clk_10mhz_c +)

   Delay:               0.294ns  (45.2% logic, 54.8% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_349 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_349 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.313ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_349 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R12C8B.CLK to      R12C8B.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_349 (from clk_10mhz_c)
ROUTE        27     0.161      R12C8B.Q1 to      R12C8B.M0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/read_ack2_i (to clk_10mhz_c)
                  --------
                    0.294   (45.2% logic, 54.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to     R12C8B.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.079        1.PADDI to     R12C8B.CLK clk_10mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;
            576 items scored, 112 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.205ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i7  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_3507_3508_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.433ns  (66.7% logic, 33.3% route), 2 logic levels.

 Constraint Details:

      0.433ns physical path delay i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_416 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 6.255ns)
     -0.013ns DIN_HLD and
     -0.052ns delay constraint less
     -1.703ns skew requirement (totaling 1.638ns) by 1.205ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_416:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C2A.CLK to      R10C2A.Q1 i2c_slave_top/registers/SLICE_310 (from clk_10mhz_c)
ROUTE         3     0.140      R10C2A.Q1 to      R11C2B.C0 i2c_slave_top/addr_start_7
CTOOFX_DEL  ---     0.156      R11C2B.C0 to    R11C2B.OFX0 i2c_slave_top/registers/SLICE_416
ROUTE         2     0.004    R11C2B.OFX0 to     R11C2B.DI0 i2c_slave_top/registers/n5834 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.433   (66.7% logic, 33.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.078        1.PADDI to     R10C2A.CLK clk_10mhz_c
                  --------
                    1.560   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_416:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     1.548      R11C8B.Q0 to     R11C2B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.263   (19.5% logic, 80.5% route), 2 logic levels.


Error: The following path exceeds requirements by 1.070ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i2  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i2_3487_3488_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.567ns  (51.0% logic, 49.0% route), 2 logic levels.

 Constraint Details:

      0.567ns physical path delay i2c_slave_top/registers/SLICE_308 to i2c_slave_top/registers/SLICE_401 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 6.255ns)
     -0.013ns DIN_HLD and
     -0.052ns delay constraint less
     -1.702ns skew requirement (totaling 1.637ns) by 1.070ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_308 to i2c_slave_top/registers/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11C.CLK to     R10C11C.Q0 i2c_slave_top/registers/SLICE_308 (from clk_10mhz_c)
ROUTE         3     0.274     R10C11C.Q0 to      R10C6B.D0 i2c_slave_top/addr_start_2
CTOOFX_DEL  ---     0.156      R10C6B.D0 to    R10C6B.OFX0 i2c_slave_top/registers/SLICE_401
ROUTE         2     0.004    R10C6B.OFX0 to     R10C6B.DI0 i2c_slave_top/registers/n5814 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.567   (51.0% logic, 49.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to    R10C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     1.548      R11C8B.Q0 to     R10C6B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.263   (19.5% logic, 80.5% route), 2 logic levels.


Error: The following path exceeds requirements by 1.055ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i7  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_3507_3508_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.596ns  (39.3% logic, 60.7% route), 2 logic levels.

 Constraint Details:

      0.596ns physical path delay i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_416 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 6.255ns)
      0.000ns LSRREC_HLD and
     -0.052ns delay constraint less
     -1.703ns skew requirement (totaling 1.651ns) by 1.055ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_416:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C2A.CLK to      R10C2A.Q1 i2c_slave_top/registers/SLICE_310 (from clk_10mhz_c)
ROUTE         3     0.214      R10C2A.Q1 to      R11C2C.A0 i2c_slave_top/addr_start_7
CTOF_DEL    ---     0.101      R11C2C.A0 to      R11C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.148      R11C2C.F0 to     R11C2B.LSR i2c_slave_top/addr_i_7__N_587 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.596   (39.3% logic, 60.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.078        1.PADDI to     R10C2A.CLK clk_10mhz_c
                  --------
                    1.560   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_416:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     1.548      R11C8B.Q0 to     R11C2B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.263   (19.5% logic, 80.5% route), 2 logic levels.


Error: The following path exceeds requirements by 1.020ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i0  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i0_3479_3480_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.630ns  (37.1% logic, 62.9% route), 2 logic levels.

 Constraint Details:

      0.630ns physical path delay i2c_slave_top/registers/SLICE_307 to i2c_slave_top/registers/SLICE_395 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 6.255ns)
      0.000ns LSRREC_HLD and
     -0.052ns delay constraint less
     -1.702ns skew requirement (totaling 1.650ns) by 1.020ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_307 to i2c_slave_top/registers/SLICE_395:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11D.CLK to     R10C11D.Q0 i2c_slave_top/registers/SLICE_307 (from clk_10mhz_c)
ROUTE         3     0.143     R10C11D.Q0 to     R12C11D.C1 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.101     R12C11D.C1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     0.253     R12C11D.F1 to    R11C10A.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.630   (37.1% logic, 62.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to    R10C11D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_395:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     1.548      R11C8B.Q0 to    R11C10A.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.263   (19.5% logic, 80.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.984ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i0  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i0_3479_3480_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.653ns  (44.3% logic, 55.7% route), 2 logic levels.

 Constraint Details:

      0.653ns physical path delay i2c_slave_top/registers/SLICE_307 to i2c_slave_top/registers/SLICE_395 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 6.255ns)
     -0.013ns DIN_HLD and
     -0.052ns delay constraint less
     -1.702ns skew requirement (totaling 1.637ns) by 0.984ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_307 to i2c_slave_top/registers/SLICE_395:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11D.CLK to     R10C11D.Q0 i2c_slave_top/registers/SLICE_307 (from clk_10mhz_c)
ROUTE         3     0.360     R10C11D.Q0 to     R11C10A.C0 i2c_slave_top/addr_start_0
CTOOFX_DEL  ---     0.156     R11C10A.C0 to   R11C10A.OFX0 i2c_slave_top/registers/SLICE_395
ROUTE         2     0.004   R11C10A.OFX0 to    R11C10A.DI0 i2c_slave_top/registers/n5715 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.653   (44.3% logic, 55.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to    R10C11D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_395:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     1.548      R11C8B.Q0 to    R11C10A.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.263   (19.5% logic, 80.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.961ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i0_3479_3480_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.741ns  (31.6% logic, 68.4% route), 2 logic levels.

 Constraint Details:

      0.741ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_395 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 6.255ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.702ns skew requirement (totaling 1.702ns) by 0.961ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_395:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     0.254      R9C11C.Q1 to     R12C11D.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101     R12C11D.D1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     0.253     R12C11D.F1 to    R11C10A.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.741   (31.6% logic, 68.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_395:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     1.548      R11C8B.Q0 to    R11C10A.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.263   (19.5% logic, 80.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.944ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i7  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_3507_3508_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.707ns  (33.1% logic, 66.9% route), 2 logic levels.

 Constraint Details:

      0.707ns physical path delay i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_610 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 6.255ns)
      0.000ns LSRREC_HLD and
     -0.052ns delay constraint less
     -1.703ns skew requirement (totaling 1.651ns) by 0.944ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C2A.CLK to      R10C2A.Q1 i2c_slave_top/registers/SLICE_310 (from clk_10mhz_c)
ROUTE         3     0.214      R10C2A.Q1 to      R11C2C.A1 i2c_slave_top/addr_start_7
CTOF_DEL    ---     0.101      R11C2C.A1 to      R11C2C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.259      R11C2C.F1 to     R11C4C.LSR i2c_slave_top/addr_i_7__N_597 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.707   (33.1% logic, 66.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.078        1.PADDI to     R10C2A.CLK clk_10mhz_c
                  --------
                    1.560   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     1.548      R11C8B.Q0 to     R11C4C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.263   (19.5% logic, 80.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.914ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i6  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i6_3503_3504_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.724ns  (39.9% logic, 60.1% route), 2 logic levels.

 Constraint Details:

      0.724ns physical path delay i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_413 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 6.255ns)
     -0.013ns DIN_HLD and
     -0.052ns delay constraint less
     -1.703ns skew requirement (totaling 1.638ns) by 0.914ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_413:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C2A.CLK to      R10C2A.Q0 i2c_slave_top/registers/SLICE_310 (from clk_10mhz_c)
ROUTE         3     0.431      R10C2A.Q0 to      R13C4C.A0 i2c_slave_top/addr_start_6
CTOOFX_DEL  ---     0.156      R13C4C.A0 to    R13C4C.OFX0 i2c_slave_top/registers/SLICE_413
ROUTE         2     0.004    R13C4C.OFX0 to     R13C4C.DI0 i2c_slave_top/registers/n5830 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.724   (39.9% logic, 60.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.078        1.PADDI to     R10C2A.CLK clk_10mhz_c
                  --------
                    1.560   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_413:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     1.548      R11C8B.Q0 to     R13C4C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.263   (19.5% logic, 80.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.913ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i3  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i3_3491_3492_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.724ns  (39.9% logic, 60.1% route), 2 logic levels.

 Constraint Details:

      0.724ns physical path delay i2c_slave_top/registers/SLICE_308 to i2c_slave_top/registers/SLICE_404 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 6.255ns)
     -0.013ns DIN_HLD and
     -0.052ns delay constraint less
     -1.702ns skew requirement (totaling 1.637ns) by 0.913ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_308 to i2c_slave_top/registers/SLICE_404:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11C.CLK to     R10C11C.Q1 i2c_slave_top/registers/SLICE_308 (from clk_10mhz_c)
ROUTE         3     0.431     R10C11C.Q1 to      R10C5D.A0 i2c_slave_top/addr_start_3
CTOOFX_DEL  ---     0.156      R10C5D.A0 to    R10C5D.OFX0 i2c_slave_top/registers/SLICE_404
ROUTE         2     0.004    R10C5D.OFX0 to     R10C5D.DI0 i2c_slave_top/registers/n5818 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.724   (39.9% logic, 60.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to    R10C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_404:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     1.548      R11C8B.Q0 to     R10C5D.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.263   (19.5% logic, 80.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.900ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_3507_3508_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.802ns  (29.2% logic, 70.8% route), 2 logic levels.

 Constraint Details:

      0.802ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_416 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 6.255ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.702ns skew requirement (totaling 1.702ns) by 0.900ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_416:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     0.420      R9C11C.Q1 to      R11C2C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101      R11C2C.D0 to      R11C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.148      R11C2C.F0 to     R11C2B.LSR i2c_slave_top/addr_i_7__N_587 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.802   (29.2% logic, 70.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_416:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R11C8B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R11C8B.CLK to      R11C8B.Q0 i2c_slave_top/SLICE_384
ROUTE        20     1.548      R11C8B.Q0 to     R11C2B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.263   (19.5% logic, 80.5% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.807ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3482  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               0.804ns  (29.1% logic, 70.9% route), 2 logic levels.

 Constraint Details:

      0.804ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to SLICE_397 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.611ns skew requirement (totaling 2.611ns) by 1.807ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     0.425      R9C11C.Q1 to     R11C23B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101     R11C23B.D0 to     R11C23B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.145     R11C23B.F0 to    R11C23A.LSR i2c_slave_top/addr_i_7__N_625 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    0.804   (29.1% logic, 70.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.770      R6C17D.F1 to     R11C23B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R11C23B.C1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.202     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    4.172   (27.4% logic, 72.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.556ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3482  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               1.055ns  (22.2% logic, 77.8% route), 2 logic levels.

 Constraint Details:

      1.055ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to SLICE_397 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.611ns skew requirement (totaling 2.611ns) by 1.556ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     0.676      R9C11C.Q0 to     R11C23B.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101     R11C23B.C0 to     R11C23B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.145     R11C23B.F0 to    R11C23A.LSR i2c_slave_top/addr_i_7__N_625 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    1.055   (22.2% logic, 77.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.770      R6C17D.F1 to     R11C23B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R11C23B.C1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.202     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    4.172   (27.4% logic, 72.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i1  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3482  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               0.999ns  (23.4% logic, 76.6% route), 2 logic levels.

 Constraint Details:

      0.999ns physical path delay i2c_slave_top/registers/SLICE_307 to SLICE_397 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.073ns delay constraint less
     -2.611ns skew requirement (totaling 2.538ns) by 1.539ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_307 to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11D.CLK to     R10C11D.Q1 i2c_slave_top/registers/SLICE_307 (from clk_10mhz_c)
ROUTE         3     0.620     R10C11D.Q1 to     R11C23B.B0 i2c_slave_top/addr_start_1
CTOF_DEL    ---     0.101     R11C23B.B0 to     R11C23B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.145     R11C23B.F0 to    R11C23A.LSR i2c_slave_top/addr_i_7__N_625 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    0.999   (23.4% logic, 76.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to    R10C11D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.770      R6C17D.F1 to     R11C23B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R11C23B.C1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.202     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    4.172   (27.4% logic, 72.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.489ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3482  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               1.122ns  (29.9% logic, 70.1% route), 3 logic levels.

 Constraint Details:

      1.122ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to SLICE_397 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.611ns skew requirement (totaling 2.611ns) by 1.489ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.136      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.101      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.506      R6C17D.F1 to     R11C23B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101     R11C23B.A0 to     R11C23B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.145     R11C23B.F0 to    R11C23A.LSR i2c_slave_top/addr_i_7__N_625 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    1.122   (29.9% logic, 70.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.770      R6C17D.F1 to     R11C23B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R11C23B.C1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.202     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    4.172   (27.4% logic, 72.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.021ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3482  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               1.129ns  (29.7% logic, 70.3% route), 3 logic levels.

 Constraint Details:

      1.129ns physical path delay SLICE_575 to SLICE_397 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.150ns skew requirement (totaling 2.150ns) by 1.021ns

 Physical Path Details:

      Data path SLICE_575 to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.143      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.101      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.506      R6C17D.F1 to     R11C23B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101     R11C23B.A0 to     R11C23B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.145     R11C23B.F0 to    R11C23A.LSR i2c_slave_top/addr_i_7__N_625 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    1.129   (29.7% logic, 70.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.307      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    2.022   (31.5% logic, 68.5% route), 2 logic levels.

      Destination Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.770      R6C17D.F1 to     R11C23B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R11C23B.C1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.202     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    4.172   (27.4% logic, 72.6% route), 5 logic levels.


Error: The following path exceeds requirements by 0.607ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3482  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               1.218ns  (27.5% logic, 72.5% route), 3 logic levels.

 Constraint Details:

      1.218ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to SLICE_397 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.825ns skew requirement (totaling 1.825ns) by 0.607ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     0.232      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.101      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.506      R6C17D.F1 to     R11C23B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101     R11C23B.A0 to     R11C23B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.145     R11C23B.F0 to    R11C23A.LSR i2c_slave_top/addr_i_7__N_625 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    1.218   (27.5% logic, 72.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.347   (27.1% logic, 72.9% route), 2 logic levels.

      Destination Clock Path clk_10mhz to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.770      R6C17D.F1 to     R11C23B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R11C23B.C1 to     R11C23B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589
ROUTE         2     0.202     R11C23B.F1 to    R11C23A.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    4.172   (27.4% logic, 72.6% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.930ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3498  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               0.956ns  (24.5% logic, 75.5% route), 2 logic levels.

 Constraint Details:

      0.956ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_409 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.886ns skew requirement (totaling 2.886ns) by 1.930ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     0.226      R9C11C.Q0 to       R9C9B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101       R9C9B.A0 to       R9C9B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     0.496       R9C9B.F0 to     R13C5D.LSR i2c_slave_top/addr_i_7__N_613 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    0.956   (24.5% logic, 75.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.593      R6C17D.F1 to       R9C9B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177       R9C9B.D1 to       R9C9B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     0.654       R9C9B.F1 to     R13C5D.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    4.447   (25.7% logic, 74.3% route), 5 logic levels.


Error: The following path exceeds requirements by 1.810ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3498  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               1.076ns  (21.7% logic, 78.3% route), 2 logic levels.

 Constraint Details:

      1.076ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_409 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.886ns skew requirement (totaling 2.886ns) by 1.810ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     0.346      R9C11C.Q1 to       R9C9B.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101       R9C9B.B0 to       R9C9B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     0.496       R9C9B.F0 to     R13C5D.LSR i2c_slave_top/addr_i_7__N_613 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    1.076   (21.7% logic, 78.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.593      R6C17D.F1 to       R9C9B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177       R9C9B.D1 to       R9C9B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     0.654       R9C9B.F1 to     R13C5D.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    4.447   (25.7% logic, 74.3% route), 5 logic levels.


Error: The following path exceeds requirements by 1.802ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i5  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3498  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               1.011ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      1.011ns physical path delay i2c_slave_top/registers/SLICE_309 to i2c_slave_top/registers/SLICE_409 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.073ns delay constraint less
     -2.886ns skew requirement (totaling 2.813ns) by 1.802ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_309 to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C17A.CLK to      R9C17A.Q1 i2c_slave_top/registers/SLICE_309 (from clk_10mhz_c)
ROUTE         3     0.281      R9C17A.Q1 to       R9C9B.C0 i2c_slave_top/addr_start_5
CTOF_DEL    ---     0.101       R9C9B.C0 to       R9C9B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     0.496       R9C9B.F0 to     R13C5D.LSR i2c_slave_top/addr_i_7__N_613 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    1.011   (23.1% logic, 76.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_309:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C17A.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.593      R6C17D.F1 to       R9C9B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177       R9C9B.D1 to       R9C9B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     0.654       R9C9B.F1 to     R13C5D.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    4.447   (25.7% logic, 74.3% route), 5 logic levels.


Error: The following path exceeds requirements by 1.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3498  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               1.545ns  (21.7% logic, 78.3% route), 3 logic levels.

 Constraint Details:

      1.545ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_409 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.886ns skew requirement (totaling 2.886ns) by 1.341ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.136      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.101      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.578      R6C17D.F1 to       R9C9B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101       R9C9B.D0 to       R9C9B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     0.496       R9C9B.F0 to     R13C5D.LSR i2c_slave_top/addr_i_7__N_613 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    1.545   (21.7% logic, 78.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.593      R6C17D.F1 to       R9C9B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177       R9C9B.D1 to       R9C9B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     0.654       R9C9B.F1 to     R13C5D.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    4.447   (25.7% logic, 74.3% route), 5 logic levels.


Error: The following path exceeds requirements by 0.873ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3498  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               1.552ns  (21.6% logic, 78.4% route), 3 logic levels.

 Constraint Details:

      1.552ns physical path delay SLICE_575 to i2c_slave_top/registers/SLICE_409 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.425ns skew requirement (totaling 2.425ns) by 0.873ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.143      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.101      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.578      R6C17D.F1 to       R9C9B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101       R9C9B.D0 to       R9C9B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     0.496       R9C9B.F0 to     R13C5D.LSR i2c_slave_top/addr_i_7__N_613 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    1.552   (21.6% logic, 78.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.307      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    2.022   (31.5% logic, 68.5% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.593      R6C17D.F1 to       R9C9B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177       R9C9B.D1 to       R9C9B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     0.654       R9C9B.F1 to     R13C5D.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    4.447   (25.7% logic, 74.3% route), 5 logic levels.


Error: The following path exceeds requirements by 0.459ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3498  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               1.641ns  (20.4% logic, 79.6% route), 3 logic levels.

 Constraint Details:

      1.641ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_409 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.100ns skew requirement (totaling 2.100ns) by 0.459ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     0.232      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.101      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.578      R6C17D.F1 to       R9C9B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101       R9C9B.D0 to       R9C9B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     0.496       R9C9B.F0 to     R13C5D.LSR i2c_slave_top/addr_i_7__N_613 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    1.641   (20.4% logic, 79.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.347   (27.1% logic, 72.9% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.593      R6C17D.F1 to       R9C9B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177       R9C9B.D1 to       R9C9B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585
ROUTE         2     0.654       R9C9B.F1 to     R13C5D.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    4.447   (25.7% logic, 74.3% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.532ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3494  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               1.299ns  (25.8% logic, 74.2% route), 3 logic levels.

 Constraint Details:

      1.299ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_406 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.831ns skew requirement (totaling 2.831ns) by 1.532ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.136      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.101      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.153      R6C17D.F1 to      R7C17D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101      R7C17D.C0 to      R7C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     0.675      R7C17D.F0 to     R12C3A.LSR i2c_slave_top/addr_i_7__N_616 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    1.299   (25.8% logic, 74.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.411      R6C17D.F1 to      R7C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C17D.B1 to      R7C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     0.781      R7C17D.F1 to     R12C3A.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    4.392   (26.0% logic, 74.0% route), 5 logic levels.


Error: The following path exceeds requirements by 1.530ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i4  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3494  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               1.228ns  (19.1% logic, 80.9% route), 2 logic levels.

 Constraint Details:

      1.228ns physical path delay i2c_slave_top/registers/SLICE_309 to i2c_slave_top/registers/SLICE_406 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.073ns delay constraint less
     -2.831ns skew requirement (totaling 2.758ns) by 1.530ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_309 to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C17A.CLK to      R9C17A.Q0 i2c_slave_top/registers/SLICE_309 (from clk_10mhz_c)
ROUTE         3     0.319      R9C17A.Q0 to      R7C17D.A0 i2c_slave_top/addr_start_4
CTOF_DEL    ---     0.101      R7C17D.A0 to      R7C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     0.675      R7C17D.F0 to     R12C3A.LSR i2c_slave_top/addr_i_7__N_616 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    1.228   (19.1% logic, 80.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_309:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C17A.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.411      R6C17D.F1 to      R7C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C17D.B1 to      R7C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     0.781      R7C17D.F1 to     R12C3A.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    4.392   (26.0% logic, 74.0% route), 5 logic levels.


Error: The following path exceeds requirements by 1.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3494  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               1.383ns  (16.9% logic, 83.1% route), 2 logic levels.

 Constraint Details:

      1.383ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_406 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.831ns skew requirement (totaling 2.831ns) by 1.448ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     0.474      R9C11C.Q0 to      R7C17D.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101      R7C17D.B0 to      R7C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     0.675      R7C17D.F0 to     R12C3A.LSR i2c_slave_top/addr_i_7__N_616 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    1.383   (16.9% logic, 83.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.411      R6C17D.F1 to      R7C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C17D.B1 to      R7C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     0.781      R7C17D.F1 to     R12C3A.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    4.392   (26.0% logic, 74.0% route), 5 logic levels.


Error: The following path exceeds requirements by 1.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3494  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               1.448ns  (16.2% logic, 83.8% route), 2 logic levels.

 Constraint Details:

      1.448ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_406 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.831ns skew requirement (totaling 2.831ns) by 1.383ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     0.539      R9C11C.Q1 to      R7C17D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101      R7C17D.D0 to      R7C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     0.675      R7C17D.F0 to     R12C3A.LSR i2c_slave_top/addr_i_7__N_616 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    1.448   (16.2% logic, 83.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.411      R6C17D.F1 to      R7C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C17D.B1 to      R7C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     0.781      R7C17D.F1 to     R12C3A.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    4.392   (26.0% logic, 74.0% route), 5 logic levels.


Error: The following path exceeds requirements by 1.064ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3494  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               1.306ns  (25.7% logic, 74.3% route), 3 logic levels.

 Constraint Details:

      1.306ns physical path delay SLICE_575 to i2c_slave_top/registers/SLICE_406 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.370ns skew requirement (totaling 2.370ns) by 1.064ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.143      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.101      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.153      R6C17D.F1 to      R7C17D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101      R7C17D.C0 to      R7C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     0.675      R7C17D.F0 to     R12C3A.LSR i2c_slave_top/addr_i_7__N_616 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    1.306   (25.7% logic, 74.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.307      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    2.022   (31.5% logic, 68.5% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.411      R6C17D.F1 to      R7C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C17D.B1 to      R7C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     0.781      R7C17D.F1 to     R12C3A.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    4.392   (26.0% logic, 74.0% route), 5 logic levels.


Error: The following path exceeds requirements by 0.650ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3494  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               1.395ns  (24.0% logic, 76.0% route), 3 logic levels.

 Constraint Details:

      1.395ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_406 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.045ns skew requirement (totaling 2.045ns) by 0.650ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     0.232      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.101      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.153      R6C17D.F1 to      R7C17D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101      R7C17D.C0 to      R7C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     0.675      R7C17D.F0 to     R12C3A.LSR i2c_slave_top/addr_i_7__N_616 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    1.395   (24.0% logic, 76.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.347   (27.1% logic, 72.9% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.411      R6C17D.F1 to      R7C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C17D.B1 to      R7C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590
ROUTE         2     0.781      R7C17D.F1 to     R12C3A.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    4.392   (26.0% logic, 74.0% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3490  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               1.031ns  (22.7% logic, 77.3% route), 2 logic levels.

 Constraint Details:

      1.031ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_403 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -3.088ns skew requirement (totaling 3.088ns) by 2.057ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     0.260      R9C11C.Q1 to     R10C13C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101     R10C13C.C0 to     R10C13C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     0.537     R10C13C.F0 to     R13C5A.LSR i2c_slave_top/addr_i_7__N_619 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    1.031   (22.7% logic, 77.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.831      R6C17D.F1 to     R10C13C.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R10C13C.B1 to     R10C13C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     0.618     R10C13C.F1 to     R13C5A.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    4.649   (24.6% logic, 75.4% route), 5 logic levels.


Error: The following path exceeds requirements by 2.027ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i3  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3490  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               0.988ns  (23.7% logic, 76.3% route), 2 logic levels.

 Constraint Details:

      0.988ns physical path delay i2c_slave_top/registers/SLICE_308 to i2c_slave_top/registers/SLICE_403 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.073ns delay constraint less
     -3.088ns skew requirement (totaling 3.015ns) by 2.027ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_308 to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11C.CLK to     R10C11C.Q1 i2c_slave_top/registers/SLICE_308 (from clk_10mhz_c)
ROUTE         3     0.217     R10C11C.Q1 to     R10C13C.A0 i2c_slave_top/addr_start_3
CTOF_DEL    ---     0.101     R10C13C.A0 to     R10C13C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     0.537     R10C13C.F0 to     R13C5A.LSR i2c_slave_top/addr_i_7__N_619 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    0.988   (23.7% logic, 76.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to    R10C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.831      R6C17D.F1 to     R10C13C.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R10C13C.B1 to     R10C13C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     0.618     R10C13C.F1 to     R13C5A.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    4.649   (24.6% logic, 75.4% route), 5 logic levels.


Error: The following path exceeds requirements by 1.692ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3490  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               1.396ns  (16.8% logic, 83.2% route), 2 logic levels.

 Constraint Details:

      1.396ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_403 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -3.088ns skew requirement (totaling 3.088ns) by 1.692ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     0.625      R9C11C.Q0 to     R10C13C.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101     R10C13C.B0 to     R10C13C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     0.537     R10C13C.F0 to     R13C5A.LSR i2c_slave_top/addr_i_7__N_619 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    1.396   (16.8% logic, 83.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.831      R6C17D.F1 to     R10C13C.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R10C13C.B1 to     R10C13C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     0.618     R10C13C.F1 to     R13C5A.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    4.649   (24.6% logic, 75.4% route), 5 logic levels.


Error: The following path exceeds requirements by 1.494ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3490  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               1.594ns  (21.0% logic, 79.0% route), 3 logic levels.

 Constraint Details:

      1.594ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_403 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -3.088ns skew requirement (totaling 3.088ns) by 1.494ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.136      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.101      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.586      R6C17D.F1 to     R10C13C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101     R10C13C.D0 to     R10C13C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     0.537     R10C13C.F0 to     R13C5A.LSR i2c_slave_top/addr_i_7__N_619 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    1.594   (21.0% logic, 79.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.831      R6C17D.F1 to     R10C13C.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R10C13C.B1 to     R10C13C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     0.618     R10C13C.F1 to     R13C5A.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    4.649   (24.6% logic, 75.4% route), 5 logic levels.


Error: The following path exceeds requirements by 1.026ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3490  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               1.601ns  (20.9% logic, 79.1% route), 3 logic levels.

 Constraint Details:

      1.601ns physical path delay SLICE_575 to i2c_slave_top/registers/SLICE_403 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.627ns skew requirement (totaling 2.627ns) by 1.026ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.143      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.101      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.586      R6C17D.F1 to     R10C13C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101     R10C13C.D0 to     R10C13C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     0.537     R10C13C.F0 to     R13C5A.LSR i2c_slave_top/addr_i_7__N_619 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    1.601   (20.9% logic, 79.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.307      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    2.022   (31.5% logic, 68.5% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.831      R6C17D.F1 to     R10C13C.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R10C13C.B1 to     R10C13C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     0.618     R10C13C.F1 to     R13C5A.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    4.649   (24.6% logic, 75.4% route), 5 logic levels.


Error: The following path exceeds requirements by 0.612ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3490  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               1.690ns  (19.8% logic, 80.2% route), 3 logic levels.

 Constraint Details:

      1.690ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_403 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.302ns skew requirement (totaling 2.302ns) by 0.612ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     0.232      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.101      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.586      R6C17D.F1 to     R10C13C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101     R10C13C.D0 to     R10C13C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     0.537     R10C13C.F0 to     R13C5A.LSR i2c_slave_top/addr_i_7__N_619 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    1.690   (19.8% logic, 80.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.347   (27.1% logic, 72.9% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.831      R6C17D.F1 to     R10C13C.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R10C13C.B1 to     R10C13C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591
ROUTE         2     0.618     R10C13C.F1 to     R13C5A.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    4.649   (24.6% logic, 75.4% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3486  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               0.938ns  (24.9% logic, 75.1% route), 2 logic levels.

 Constraint Details:

      0.938ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_400 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.793ns skew requirement (totaling 2.793ns) by 1.855ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     0.272      R9C11C.Q0 to      R7C11D.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101      R7C11D.B0 to      R7C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     0.432      R7C11D.F0 to     R10C6A.LSR i2c_slave_top/addr_i_7__N_622 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    0.938   (24.9% logic, 75.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.501      R6C17D.F1 to      R7C11D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C11D.C1 to      R7C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     0.653      R7C11D.F1 to     R10C6A.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    4.354   (26.3% logic, 73.7% route), 5 logic levels.


Error: The following path exceeds requirements by 1.719ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i2  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3486  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               1.001ns  (23.4% logic, 76.6% route), 2 logic levels.

 Constraint Details:

      1.001ns physical path delay i2c_slave_top/registers/SLICE_308 to i2c_slave_top/registers/SLICE_400 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.073ns delay constraint less
     -2.793ns skew requirement (totaling 2.720ns) by 1.719ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_308 to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11C.CLK to     R10C11C.Q0 i2c_slave_top/registers/SLICE_308 (from clk_10mhz_c)
ROUTE         3     0.335     R10C11C.Q0 to      R7C11D.A0 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.101      R7C11D.A0 to      R7C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     0.432      R7C11D.F0 to     R10C6A.LSR i2c_slave_top/addr_i_7__N_622 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    1.001   (23.4% logic, 76.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to    R10C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.501      R6C17D.F1 to      R7C11D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C11D.C1 to      R7C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     0.653      R7C11D.F1 to     R10C6A.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    4.354   (26.3% logic, 73.7% route), 5 logic levels.


Error: The following path exceeds requirements by 1.615ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3486  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               1.178ns  (19.9% logic, 80.1% route), 2 logic levels.

 Constraint Details:

      1.178ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_400 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.793ns skew requirement (totaling 2.793ns) by 1.615ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     0.512      R9C11C.Q1 to      R7C11D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101      R7C11D.D0 to      R7C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     0.432      R7C11D.F0 to     R10C6A.LSR i2c_slave_top/addr_i_7__N_622 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    1.178   (19.9% logic, 80.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.501      R6C17D.F1 to      R7C11D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C11D.C1 to      R7C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     0.653      R7C11D.F1 to     R10C6A.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    4.354   (26.3% logic, 73.7% route), 5 logic levels.


Error: The following path exceeds requirements by 1.593ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3486  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               1.200ns  (27.9% logic, 72.1% route), 3 logic levels.

 Constraint Details:

      1.200ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_400 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.793ns skew requirement (totaling 2.793ns) by 1.593ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.136      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.101      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.297      R6C17D.F1 to      R7C11D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101      R7C11D.C0 to      R7C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     0.432      R7C11D.F0 to     R10C6A.LSR i2c_slave_top/addr_i_7__N_622 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    1.200   (27.9% logic, 72.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.501      R6C17D.F1 to      R7C11D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C11D.C1 to      R7C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     0.653      R7C11D.F1 to     R10C6A.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    4.354   (26.3% logic, 73.7% route), 5 logic levels.


Error: The following path exceeds requirements by 1.125ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3486  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               1.207ns  (27.8% logic, 72.2% route), 3 logic levels.

 Constraint Details:

      1.207ns physical path delay SLICE_575 to i2c_slave_top/registers/SLICE_400 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.332ns skew requirement (totaling 2.332ns) by 1.125ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.143      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.101      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.297      R6C17D.F1 to      R7C11D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101      R7C11D.C0 to      R7C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     0.432      R7C11D.F0 to     R10C6A.LSR i2c_slave_top/addr_i_7__N_622 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    1.207   (27.8% logic, 72.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.307      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    2.022   (31.5% logic, 68.5% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.501      R6C17D.F1 to      R7C11D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C11D.C1 to      R7C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     0.653      R7C11D.F1 to     R10C6A.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    4.354   (26.3% logic, 73.7% route), 5 logic levels.


Error: The following path exceeds requirements by 0.711ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3486  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               1.296ns  (25.8% logic, 74.2% route), 3 logic levels.

 Constraint Details:

      1.296ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_400 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.007ns skew requirement (totaling 2.007ns) by 0.711ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     0.232      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.101      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.297      R6C17D.F1 to      R7C11D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101      R7C11D.C0 to      R7C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     0.432      R7C11D.F0 to     R10C6A.LSR i2c_slave_top/addr_i_7__N_622 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    1.296   (25.8% logic, 74.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.347   (27.1% logic, 72.9% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.501      R6C17D.F1 to      R7C11D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C11D.C1 to      R7C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584
ROUTE         2     0.653      R7C11D.F1 to     R10C6A.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    4.354   (26.3% logic, 73.7% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_8"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.810ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3502  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               0.964ns  (24.3% logic, 75.7% route), 2 logic levels.

 Constraint Details:

      0.964ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_412 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.774ns skew requirement (totaling 2.774ns) by 1.810ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     0.186      R9C11C.Q0 to      R7C11C.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101      R7C11C.C1 to      R7C11C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     0.544      R7C11C.F1 to     R13C4A.LSR i2c_slave_top/addr_i_7__N_610 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    0.964   (24.3% logic, 75.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.448      R6C17D.F1 to      R7C11C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C11C.D0 to      R7C11C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     0.687      R7C11C.F0 to     R13C4A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    4.335   (26.4% logic, 73.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.465ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3502  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               1.309ns  (25.6% logic, 74.4% route), 3 logic levels.

 Constraint Details:

      1.309ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_412 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.774ns skew requirement (totaling 2.774ns) by 1.465ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.136      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.101      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.294      R6C17D.F1 to      R7C11C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101      R7C11C.D1 to      R7C11C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     0.544      R7C11C.F1 to     R13C4A.LSR i2c_slave_top/addr_i_7__N_610 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    1.309   (25.6% logic, 74.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.448      R6C17D.F1 to      R7C11C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C11C.D0 to      R7C11C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     0.687      R7C11C.F0 to     R13C4A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    4.335   (26.4% logic, 73.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.395ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3502  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               1.379ns  (17.0% logic, 83.0% route), 2 logic levels.

 Constraint Details:

      1.379ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_412 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.774ns skew requirement (totaling 2.774ns) by 1.395ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     0.601      R9C11C.Q1 to      R7C11C.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101      R7C11C.B1 to      R7C11C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     0.544      R7C11C.F1 to     R13C4A.LSR i2c_slave_top/addr_i_7__N_610 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    1.379   (17.0% logic, 83.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.448      R6C17D.F1 to      R7C11C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C11C.D0 to      R7C11C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     0.687      R7C11C.F0 to     R13C4A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    4.335   (26.4% logic, 73.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i6  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3502  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               1.384ns  (16.9% logic, 83.1% route), 2 logic levels.

 Constraint Details:

      1.384ns physical path delay i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_412 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.073ns delay constraint less
     -2.775ns skew requirement (totaling 2.702ns) by 1.318ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C2A.CLK to      R10C2A.Q0 i2c_slave_top/registers/SLICE_310 (from clk_10mhz_c)
ROUTE         3     0.606      R10C2A.Q0 to      R7C11C.A1 i2c_slave_top/addr_start_6
CTOF_DEL    ---     0.101      R7C11C.A1 to      R7C11C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     0.544      R7C11C.F1 to     R13C4A.LSR i2c_slave_top/addr_i_7__N_610 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    1.384   (16.9% logic, 83.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.078        1.PADDI to     R10C2A.CLK clk_10mhz_c
                  --------
                    1.560   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.448      R6C17D.F1 to      R7C11C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C11C.D0 to      R7C11C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     0.687      R7C11C.F0 to     R13C4A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    4.335   (26.4% logic, 73.6% route), 5 logic levels.


Error: The following path exceeds requirements by 0.997ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3502  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               1.316ns  (25.5% logic, 74.5% route), 3 logic levels.

 Constraint Details:

      1.316ns physical path delay SLICE_575 to i2c_slave_top/registers/SLICE_412 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.313ns skew requirement (totaling 2.313ns) by 0.997ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.143      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.101      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.294      R6C17D.F1 to      R7C11C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101      R7C11C.D1 to      R7C11C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     0.544      R7C11C.F1 to     R13C4A.LSR i2c_slave_top/addr_i_7__N_610 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    1.316   (25.5% logic, 74.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.307      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    2.022   (31.5% logic, 68.5% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.448      R6C17D.F1 to      R7C11C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C11C.D0 to      R7C11C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     0.687      R7C11C.F0 to     R13C4A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    4.335   (26.4% logic, 73.6% route), 5 logic levels.


Error: The following path exceeds requirements by 0.583ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3502  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               1.405ns  (23.8% logic, 76.2% route), 3 logic levels.

 Constraint Details:

      1.405ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_412 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.988ns skew requirement (totaling 1.988ns) by 0.583ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     0.232      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.101      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.294      R6C17D.F1 to      R7C11C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101      R7C11C.D1 to      R7C11C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     0.544      R7C11C.F1 to     R13C4A.LSR i2c_slave_top/addr_i_7__N_610 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    1.405   (23.8% logic, 76.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.347   (27.1% logic, 72.9% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.448      R6C17D.F1 to      R7C11C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R7C11C.D0 to      R7C11C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586
ROUTE         2     0.687      R7C11C.F0 to     R13C4A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    4.335   (26.4% logic, 73.6% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_9"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_587" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i7  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3506  (to i2c_slave_top/addr_i_7__N_587 +)

   Delay:               0.593ns  (39.5% logic, 60.5% route), 2 logic levels.

 Constraint Details:

      0.593ns physical path delay i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_415 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.073ns delay constraint less
     -2.811ns skew requirement (totaling 2.738ns) by 2.145ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_310 to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C2A.CLK to      R10C2A.Q1 i2c_slave_top/registers/SLICE_310 (from clk_10mhz_c)
ROUTE         3     0.214      R10C2A.Q1 to      R11C2C.A1 i2c_slave_top/addr_start_7
CTOF_DEL    ---     0.101      R11C2C.A1 to      R11C2C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.145      R11C2C.F1 to     R11C2A.LSR i2c_slave_top/addr_i_7__N_597 (to i2c_slave_top/addr_i_7__N_587)
                  --------
                    0.593   (39.5% logic, 60.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.078        1.PADDI to     R10C2A.CLK clk_10mhz_c
                  --------
                    1.560   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.969      R6C17D.F1 to      R11C2C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R11C2C.C0 to      R11C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.202      R11C2C.F0 to     R11C2A.CLK i2c_slave_top/addr_i_7__N_587
                  --------
                    4.371   (26.2% logic, 73.8% route), 5 logic levels.


Error: The following path exceeds requirements by 1.939ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3506  (to i2c_slave_top/addr_i_7__N_587 +)

   Delay:               0.871ns  (26.9% logic, 73.1% route), 2 logic levels.

 Constraint Details:

      0.871ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_415 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.810ns skew requirement (totaling 2.810ns) by 1.939ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     0.492      R9C11C.Q0 to      R11C2C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101      R11C2C.D1 to      R11C2C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.145      R11C2C.F1 to     R11C2A.LSR i2c_slave_top/addr_i_7__N_597 (to i2c_slave_top/addr_i_7__N_587)
                  --------
                    0.871   (26.9% logic, 73.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.969      R6C17D.F1 to      R11C2C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R11C2C.C0 to      R11C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.202      R11C2C.F0 to     R11C2A.CLK i2c_slave_top/addr_i_7__N_587
                  --------
                    4.371   (26.2% logic, 73.8% route), 5 logic levels.


Error: The following path exceeds requirements by 1.742ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3506  (to i2c_slave_top/addr_i_7__N_587 +)

   Delay:               1.068ns  (21.9% logic, 78.1% route), 2 logic levels.

 Constraint Details:

      1.068ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_415 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.810ns skew requirement (totaling 2.810ns) by 1.742ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     0.689      R9C11C.Q1 to      R11C2C.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101      R11C2C.B1 to      R11C2C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.145      R11C2C.F1 to     R11C2A.LSR i2c_slave_top/addr_i_7__N_597 (to i2c_slave_top/addr_i_7__N_587)
                  --------
                    1.068   (21.9% logic, 78.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.969      R6C17D.F1 to      R11C2C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R11C2C.C0 to      R11C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.202      R11C2C.F0 to     R11C2A.CLK i2c_slave_top/addr_i_7__N_587
                  --------
                    4.371   (26.2% logic, 73.8% route), 5 logic levels.


Error: The following path exceeds requirements by 1.472ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3506  (to i2c_slave_top/addr_i_7__N_587 +)

   Delay:               1.338ns  (25.0% logic, 75.0% route), 3 logic levels.

 Constraint Details:

      1.338ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_415 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.810ns skew requirement (totaling 2.810ns) by 1.472ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.136      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.101      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.722      R6C17D.F1 to      R11C2C.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101      R11C2C.C1 to      R11C2C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.145      R11C2C.F1 to     R11C2A.LSR i2c_slave_top/addr_i_7__N_597 (to i2c_slave_top/addr_i_7__N_587)
                  --------
                    1.338   (25.0% logic, 75.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.969      R6C17D.F1 to      R11C2C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R11C2C.C0 to      R11C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.202      R11C2C.F0 to     R11C2A.CLK i2c_slave_top/addr_i_7__N_587
                  --------
                    4.371   (26.2% logic, 73.8% route), 5 logic levels.


Error: The following path exceeds requirements by 1.004ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3506  (to i2c_slave_top/addr_i_7__N_587 +)

   Delay:               1.345ns  (24.9% logic, 75.1% route), 3 logic levels.

 Constraint Details:

      1.345ns physical path delay SLICE_575 to i2c_slave_top/registers/SLICE_415 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.349ns skew requirement (totaling 2.349ns) by 1.004ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.143      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.101      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.722      R6C17D.F1 to      R11C2C.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101      R11C2C.C1 to      R11C2C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.145      R11C2C.F1 to     R11C2A.LSR i2c_slave_top/addr_i_7__N_597 (to i2c_slave_top/addr_i_7__N_587)
                  --------
                    1.345   (24.9% logic, 75.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.307      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    2.022   (31.5% logic, 68.5% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.969      R6C17D.F1 to      R11C2C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R11C2C.C0 to      R11C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.202      R11C2C.F0 to     R11C2A.CLK i2c_slave_top/addr_i_7__N_587
                  --------
                    4.371   (26.2% logic, 73.8% route), 5 logic levels.


Error: The following path exceeds requirements by 0.590ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3506  (to i2c_slave_top/addr_i_7__N_587 +)

   Delay:               1.434ns  (23.4% logic, 76.6% route), 3 logic levels.

 Constraint Details:

      1.434ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_415 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.024ns skew requirement (totaling 2.024ns) by 0.590ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     0.232      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.101      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.722      R6C17D.F1 to      R11C2C.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101      R11C2C.C1 to      R11C2C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.145      R11C2C.F1 to     R11C2A.LSR i2c_slave_top/addr_i_7__N_597 (to i2c_slave_top/addr_i_7__N_587)
                  --------
                    1.434   (23.4% logic, 76.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.347   (27.1% logic, 72.9% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.969      R6C17D.F1 to      R11C2C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177      R11C2C.C0 to      R11C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587
ROUTE         2     0.202      R11C2C.F0 to     R11C2A.CLK i2c_slave_top/addr_i_7__N_587
                  --------
                    4.371   (26.2% logic, 73.8% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_10"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_596" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.048ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3478  (to i2c_slave_top/addr_i_7__N_596 +)

   Delay:               0.747ns  (31.3% logic, 68.7% route), 2 logic levels.

 Constraint Details:

      0.747ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_394 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.795ns skew requirement (totaling 2.795ns) by 2.048ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        19     0.254      R9C11C.Q1 to     R12C11D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101     R12C11D.D0 to     R12C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     0.259     R12C11D.F0 to    R11C11A.LSR i2c_slave_top/addr_i_7__N_628 (to i2c_slave_top/addr_i_7__N_596)
                  --------
                    0.747   (31.3% logic, 68.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.800      R6C17D.F1 to     R12C11D.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R12C11D.A1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     0.356     R12C11D.F1 to    R11C11A.CLK i2c_slave_top/addr_i_7__N_596
                  --------
                    4.356   (26.3% logic, 73.7% route), 5 logic levels.


Error: The following path exceeds requirements by 2.018ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3478  (to i2c_slave_top/addr_i_7__N_596 +)

   Delay:               0.777ns  (30.1% logic, 69.9% route), 2 logic levels.

 Constraint Details:

      0.777ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_394 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.795ns skew requirement (totaling 2.795ns) by 2.018ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357 (from clk_10mhz_c)
ROUTE        18     0.284      R9C11C.Q0 to     R12C11D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101     R12C11D.C0 to     R12C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     0.259     R12C11D.F0 to    R11C11A.LSR i2c_slave_top/addr_i_7__N_628 (to i2c_slave_top/addr_i_7__N_596)
                  --------
                    0.777   (30.1% logic, 69.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R9C11C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.800      R6C17D.F1 to     R12C11D.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R12C11D.A1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     0.356     R12C11D.F1 to    R11C11A.CLK i2c_slave_top/addr_i_7__N_596
                  --------
                    4.356   (26.3% logic, 73.7% route), 5 logic levels.


Error: The following path exceeds requirements by 1.901ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i0  (from clk_10mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3478  (to i2c_slave_top/addr_i_7__N_596 +)

   Delay:               0.821ns  (28.5% logic, 71.5% route), 2 logic levels.

 Constraint Details:

      0.821ns physical path delay i2c_slave_top/registers/SLICE_307 to i2c_slave_top/registers/SLICE_394 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.073ns delay constraint less
     -2.795ns skew requirement (totaling 2.722ns) by 1.901ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_307 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11D.CLK to     R10C11D.Q0 i2c_slave_top/registers/SLICE_307 (from clk_10mhz_c)
ROUTE         3     0.328     R10C11D.Q0 to     R12C11D.A0 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.101     R12C11D.A0 to     R12C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     0.259     R12C11D.F0 to    R11C11A.LSR i2c_slave_top/addr_i_7__N_628 (to i2c_slave_top/addr_i_7__N_596)
                  --------
                    0.821   (28.5% logic, 71.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to    R10C11D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.800      R6C17D.F1 to     R12C11D.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R12C11D.A1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     0.356     R12C11D.F1 to    R11C11A.CLK i2c_slave_top/addr_i_7__N_596
                  --------
                    4.356   (26.3% logic, 73.7% route), 5 logic levels.


Error: The following path exceeds requirements by 1.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3478  (to i2c_slave_top/addr_i_7__N_596 +)

   Delay:               1.383ns  (24.2% logic, 75.8% route), 3 logic levels.

 Constraint Details:

      1.383ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_394 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.795ns skew requirement (totaling 2.795ns) by 1.412ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.136      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.101      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.653      R6C17D.F1 to     R12C11D.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101     R12C11D.B0 to     R12C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     0.259     R12C11D.F0 to    R11C11A.LSR i2c_slave_top/addr_i_7__N_628 (to i2c_slave_top/addr_i_7__N_596)
                  --------
                    1.383   (24.2% logic, 75.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.800      R6C17D.F1 to     R12C11D.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R12C11D.A1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     0.356     R12C11D.F1 to    R11C11A.CLK i2c_slave_top/addr_i_7__N_596
                  --------
                    4.356   (26.3% logic, 73.7% route), 5 logic levels.


Error: The following path exceeds requirements by 0.944ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3478  (to i2c_slave_top/addr_i_7__N_596 +)

   Delay:               1.390ns  (24.1% logic, 75.9% route), 3 logic levels.

 Constraint Details:

      1.390ns physical path delay SLICE_575 to i2c_slave_top/registers/SLICE_394 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.334ns skew requirement (totaling 2.334ns) by 0.944ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.143      R6C18D.Q0 to      R6C17D.D1 reset_n
CTOF_DEL    ---     0.101      R6C17D.D1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.653      R6C17D.F1 to     R12C11D.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101     R12C11D.B0 to     R12C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     0.259     R12C11D.F0 to    R11C11A.LSR i2c_slave_top/addr_i_7__N_628 (to i2c_slave_top/addr_i_7__N_596)
                  --------
                    1.390   (24.1% logic, 75.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.307      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    2.022   (31.5% logic, 68.5% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.800      R6C17D.F1 to     R12C11D.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R12C11D.A1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     0.356     R12C11D.F1 to    R11C11A.CLK i2c_slave_top/addr_i_7__N_596
                  --------
                    4.356   (26.3% logic, 73.7% route), 5 logic levels.


Error: The following path exceeds requirements by 0.530ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3478  (to i2c_slave_top/addr_i_7__N_596 +)

   Delay:               1.479ns  (22.7% logic, 77.3% route), 3 logic levels.

 Constraint Details:

      1.479ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_394 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.009ns skew requirement (totaling 2.009ns) by 0.530ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        13     0.232      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.101      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.653      R6C17D.F1 to     R12C11D.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.101     R12C11D.B0 to     R12C11D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     0.259     R12C11D.F0 to    R11C11A.LSR i2c_slave_top/addr_i_7__N_628 (to i2c_slave_top/addr_i_7__N_596)
                  --------
                    1.479   (22.7% logic, 77.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.347   (27.1% logic, 72.9% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R6C15B.CLK to      R6C15B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662
ROUTE        13     0.345      R6C15B.Q0 to      R6C17D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i
CTOF_DEL    ---     0.177      R6C17D.B1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.800      R6C17D.F1 to     R12C11D.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78
CTOF_DEL    ---     0.177     R12C11D.A1 to     R12C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588
ROUTE         2     0.356     R12C11D.F1 to    R11C11A.CLK i2c_slave_top/addr_i_7__N_596
                  --------
                    4.356   (26.3% logic, 73.7% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_11"></A>Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.566ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               0.683ns  (34.3% logic, 65.7% route), 2 logic levels.

 Constraint Details:

      0.683ns physical path delay SLICE_575 to i2c_slave_top/i2cslave_controller_top/SLICE_345 meets
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.103ns delay constraint less
     -0.220ns skew requirement (totaling 0.117ns) by 0.566ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/i2cslave_controller_top/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.304      R6C18D.Q0 to      R5C17A.A0 reset_n
CTOF_DEL    ---     0.101      R5C17A.A0 to      R5C17A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_671
ROUTE         2     0.145      R5C17A.F0 to     R5C17C.LSR i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_N_340 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    0.683   (34.3% logic, 65.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.307      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    2.022   (31.5% logic, 68.5% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.527      R4C23A.Q0 to     R5C17C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.242   (28.4% logic, 71.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.577ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               0.902ns  (25.9% logic, 74.1% route), 2 logic levels.

 Constraint Details:

      0.902ns physical path delay SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 meets
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -0.325ns skew requirement (totaling 0.325ns) by 0.577ns

 Physical Path Details:

      Data path SLICE_575 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.304      R6C18D.Q0 to      R5C17A.A0 reset_n
CTOF_DEL    ---     0.101      R5C17A.A0 to      R5C17A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_671
ROUTE         2     0.364      R5C17A.F0 to     R6C15B.LSR i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_N_340 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    0.902   (25.9% logic, 74.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.307      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    2.022   (31.5% logic, 68.5% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.347   (27.1% logic, 72.9% route), 2 logic levels.


Passed: The following path meets requirements by 1.064ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_16  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               1.831ns  (12.8% logic, 87.2% route), 2 logic levels.

 Constraint Details:

      1.831ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_531 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.786ns skew requirement (totaling 0.767ns) by 1.064ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_531 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531 (from clk_10mhz_c)
ROUTE        25     1.253      R5C14B.Q0 to      R5C17C.B0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
CTOF_DEL    ---     0.101      R5C17C.B0 to      R5C17C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_345
ROUTE         2     0.344      R5C17C.F0 to      R6C15B.M0 i2c_slave_top/i2cslave_controller_top/out_n__inv (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    1.831   (12.8% logic, 87.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/SLICE_531:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C14B.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.347   (27.1% logic, 72.9% route), 2 logic levels.


Passed: The following path meets requirements by 1.452ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i_758  (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               0.738ns  (31.7% logic, 68.3% route), 2 logic levels.

 Constraint Details:

      0.738ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662 meets
      (delay constraint based on source clock period of 10.093ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
      0.714ns skew requirement (totaling -0.714ns) by 1.452ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C16D.CLK to      R5C16D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351 (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
ROUTE         4     0.140      R5C16D.Q0 to      R5C17A.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i
CTOF_DEL    ---     0.101      R5C17A.D0 to      R5C17A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_671
ROUTE         2     0.364      R5C17A.F0 to     R6C15B.LSR i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_N_340 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    0.738   (31.7% logic, 68.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     1.346      R5C14B.Q0 to     R5C16D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.061   (20.8% logic, 79.2% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.632      R4C23A.Q0 to     R6C15B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.347   (27.1% logic, 72.9% route), 2 logic levels.


Passed: The following path meets requirements by 2.601ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_16  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               1.489ns  (15.7% logic, 84.3% route), 2 logic levels.

 Constraint Details:

      1.489ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_531 to i2c_slave_top/i2cslave_controller_top/SLICE_345 meets
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.266ns)
     -0.013ns DIN_HLD and
     -1.780ns delay constraint less
     -0.681ns skew requirement (totaling -1.112ns) by 2.601ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_531 to i2c_slave_top/i2cslave_controller_top/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531 (from clk_10mhz_c)
ROUTE        25     1.253      R5C14B.Q0 to      R5C17C.B0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
CTOF_DEL    ---     0.101      R5C17C.B0 to      R5C17C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_345
ROUTE         2     0.002      R5C17C.F0 to     R5C17C.DI0 i2c_slave_top/i2cslave_controller_top/out_n__inv (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    1.489   (15.7% logic, 84.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/SLICE_531:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C14B.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.527      R4C23A.Q0 to     R5C17C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.242   (28.4% logic, 71.6% route), 2 logic levels.


Passed: The following path meets requirements by 3.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i_758  (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               0.519ns  (45.1% logic, 54.9% route), 2 logic levels.

 Constraint Details:

      0.519ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351 to i2c_slave_top/i2cslave_controller_top/SLICE_345 meets
      (delay constraint based on source clock period of 10.093ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -1.928ns delay constraint less
      0.819ns skew requirement (totaling -2.747ns) by 3.266ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351 to i2c_slave_top/i2cslave_controller_top/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C16D.CLK to      R5C16D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351 (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
ROUTE         4     0.140      R5C16D.Q0 to      R5C17A.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i
CTOF_DEL    ---     0.101      R5C17A.D0 to      R5C17A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_671
ROUTE         2     0.145      R5C17A.F0 to     R5C17C.LSR i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_N_340 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    0.519   (45.1% logic, 54.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     1.346      R5C14B.Q0 to     R5C16D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.061   (20.8% logic, 79.2% route), 2 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354
ROUTE        12     0.527      R4C23A.Q0 to     R5C17C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.242   (28.4% logic, 71.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_12"></A>Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 99.079000 MHz ;
            1578 items scored, 67 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.038ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg_749  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i2  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.449ns  (52.1% logic, 47.9% route), 2 logic levels.

 Constraint Details:

      0.449ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_354 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_312 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 10.093ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.500ns skew requirement (totaling 1.487ns) by 1.038ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_354 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354 (from clk_10mhz_c)
ROUTE        12     0.215      R4C23A.Q0 to      R6C23C.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
CTOF_DEL    ---     0.101      R6C23C.A0 to      R6C23C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_312
ROUTE         1     0.000      R6C23C.F0 to     R6C23C.DI0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10666 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.449   (52.1% logic, 47.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     1.346      R5C14B.Q0 to     R6C23C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.061   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.889ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_i0_i3  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.611ns  (38.3% logic, 61.7% route), 2 logic levels.

 Constraint Details:

      0.611ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 10.093ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.500ns skew requirement (totaling 1.500ns) by 0.889ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.136      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.101      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.241      R6C17D.F1 to     R6C14D.LSR i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.611   (38.3% logic, 61.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     1.346      R5C14B.Q0 to     R6C14D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.061   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.864ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i_758  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.636ns  (36.8% logic, 63.2% route), 2 logic levels.

 Constraint Details:

      0.636ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 10.093ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.500ns skew requirement (totaling 1.500ns) by 0.864ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.136      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.101      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.266      R6C17D.F1 to     R5C16D.LSR i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.636   (36.8% logic, 63.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     1.346      R5C14B.Q0 to     R5C16D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.061   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.864ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM_i5  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
                   FF                        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM_i6

   Delay:               0.636ns  (36.8% logic, 63.2% route), 2 logic levels.

 Constraint Details:

      0.636ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_337 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 10.093ns)
      0.000ns LSR_HLD and
      0.000ns delay constraint less
     -1.500ns skew requirement (totaling 1.500ns) by 0.864ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.136      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.101      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.266      R6C17D.F1 to     R5C15B.LSR i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.636   (36.8% logic, 63.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     1.346      R5C14B.Q0 to     R5C15B.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.061   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.864ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM_i1  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
                   FF                        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM_i2

   Delay:               0.636ns  (36.8% logic, 63.2% route), 2 logic levels.

 Constraint Details:

      0.636ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_338 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 10.093ns)
      0.000ns LSR_HLD and
      0.000ns delay constraint less
     -1.500ns skew requirement (totaling 1.500ns) by 0.864ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.136      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.101      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.266      R6C17D.F1 to     R6C13D.LSR i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.636   (36.8% logic, 63.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     1.346      R5C14B.Q0 to     R6C13D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.061   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.801ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg_749  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i7  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.686ns  (34.1% logic, 65.9% route), 2 logic levels.

 Constraint Details:

      0.686ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_354 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_317 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 10.093ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.500ns skew requirement (totaling 1.487ns) by 0.801ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_354 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354 (from clk_10mhz_c)
ROUTE        12     0.452      R4C23A.Q0 to      R4C15C.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
CTOF_DEL    ---     0.101      R4C15C.B0 to      R4C15C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_317
ROUTE         1     0.000      R4C15C.F0 to     R4C15C.DI0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10670 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.686   (34.1% logic, 65.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     1.346      R5C14B.Q0 to     R4C15C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.061   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.754ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_wr_data_i_756  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.746ns  (31.4% logic, 68.6% route), 2 logic levels.

 Constraint Details:

      0.746ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_355 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 10.093ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.500ns skew requirement (totaling 1.500ns) by 0.754ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.136      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.101      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.376      R6C17D.F1 to     R6C11A.LSR i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.746   (31.4% logic, 68.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     1.346      R5C14B.Q0 to     R6C11A.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.061   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.745ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_i0_i2  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
                   FF                        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_i0_i1

   Delay:               0.755ns  (31.0% logic, 69.0% route), 2 logic levels.

 Constraint Details:

      0.755ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_335 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 10.093ns)
      0.000ns LSR_HLD and
      0.000ns delay constraint less
     -1.500ns skew requirement (totaling 1.500ns) by 0.745ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.136      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.101      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.385      R6C17D.F1 to    R12C14D.LSR i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.755   (31.0% logic, 69.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     1.346      R5C14B.Q0 to    R12C14D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.061   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.705ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg_749  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i6  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.782ns  (29.9% logic, 70.1% route), 2 logic levels.

 Constraint Details:

      0.782ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_354 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_316 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 10.093ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.500ns skew requirement (totaling 1.487ns) by 0.705ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_354 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C23A.CLK to      R4C23A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_354 (from clk_10mhz_c)
ROUTE        12     0.548      R4C23A.Q0 to      R6C15D.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
CTOF_DEL    ---     0.101      R6C15D.A0 to      R6C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_316
ROUTE         1     0.000      R6C15D.F0 to     R6C15D.DI0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10664 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.782   (29.9% logic, 70.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R4C23A.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     1.346      R5C14B.Q0 to     R6C15D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.061   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.639ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_10mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_i0_i0  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.861ns  (27.2% logic, 72.8% route), 2 logic levels.

 Constraint Details:

      0.861ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_334 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 10.093ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.500ns skew requirement (totaling 1.500ns) by 0.639ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489 (from clk_10mhz_c)
ROUTE         1     0.136      R6C17D.Q0 to      R6C17D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff
CTOF_DEL    ---     0.101      R6C17D.C1 to      R6C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489
ROUTE        29     0.491      R6C17D.F1 to    R13C14A.LSR i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.861   (27.2% logic, 72.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C17D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C14B.CLK clk_10mhz_c
REG_DEL     ---     0.154     R5C14B.CLK to      R5C14B.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_531
ROUTE        25     1.346      R5C14B.Q0 to    R13C14A.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.061   (20.8% logic, 79.2% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_13"></A>Preference: FREQUENCY NET "reset_generator/clk_d2" 399.840000 MHz ;
            5 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d1_20  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/in_d2_21  (to reset_generator/clk_d2 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay reset_generator/SLICE_430 to reset_generator/SLICE_430 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path reset_generator/SLICE_430 to reset_generator/SLICE_430:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C24B.CLK to      R6C24B.Q0 reset_generator/SLICE_430 (from reset_generator/clk_d2)
ROUTE         1     0.152      R6C24B.Q0 to      R6C24B.M1 reset_generator/in_d1 (to reset_generator/clk_d2)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path reset_generator/SLICE_429 to reset_generator/SLICE_430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.307      R6C21A.Q0 to     R6C24B.CLK reset_generator/clk_d2
                  --------
                    0.307   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path reset_generator/SLICE_429 to reset_generator/SLICE_430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.307      R6C21A.Q0 to     R6C24B.CLK reset_generator/clk_d2
                  --------
                    0.307   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.367ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d2_21  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/in_d3_22  (to reset_generator/clk_d2 +)

   Delay:               0.402ns  (33.1% logic, 66.9% route), 1 logic levels.

 Constraint Details:

      0.402ns physical path delay reset_generator/SLICE_430 to reset_generator/SLICE_681 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.035ns) by 0.367ns

 Physical Path Details:

      Data path reset_generator/SLICE_430 to reset_generator/SLICE_681:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C24B.CLK to      R6C24B.Q1 reset_generator/SLICE_430 (from reset_generator/clk_d2)
ROUTE         2     0.269      R6C24B.Q1 to      R6C22A.M0 reset_generator/in_d2 (to reset_generator/clk_d2)
                  --------
                    0.402   (33.1% logic, 66.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path reset_generator/SLICE_429 to reset_generator/SLICE_430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.307      R6C21A.Q0 to     R6C24B.CLK reset_generator/clk_d2
                  --------
                    0.307   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path reset_generator/SLICE_429 to reset_generator/SLICE_681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.361      R6C21A.Q0 to     R6C22A.CLK reset_generator/clk_d2
                  --------
                    0.361   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.611ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d3_22  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_23  (to reset_generator/clk_d2 +)

   Delay:               0.538ns  (24.7% logic, 75.3% route), 1 logic levels.

 Constraint Details:

      0.538ns physical path delay reset_generator/SLICE_681 to SLICE_575 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.054ns skew requirement (totaling -0.073ns) by 0.611ns

 Physical Path Details:

      Data path reset_generator/SLICE_681 to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C22A.CLK to      R6C22A.Q0 reset_generator/SLICE_681 (from reset_generator/clk_d2)
ROUTE         2     0.405      R6C22A.Q0 to      R6C18D.M0 reset_generator/in_d3 (to reset_generator/clk_d2)
                  --------
                    0.538   (24.7% logic, 75.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path reset_generator/SLICE_429 to reset_generator/SLICE_681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.361      R6C21A.Q0 to     R6C22A.CLK reset_generator/clk_d2
                  --------
                    0.361   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path reset_generator/SLICE_429 to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.307      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    0.307   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.806ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d3_22  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_23  (to reset_generator/clk_d2 +)

   Delay:               0.728ns  (32.1% logic, 67.9% route), 2 logic levels.

 Constraint Details:

      0.728ns physical path delay reset_generator/SLICE_681 to SLICE_575 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.054ns skew requirement (totaling -0.078ns) by 0.806ns

 Physical Path Details:

      Data path reset_generator/SLICE_681 to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C22A.CLK to      R6C22A.Q0 reset_generator/SLICE_681 (from reset_generator/clk_d2)
ROUTE         2     0.132      R6C22A.Q0 to      R6C22A.A0 reset_generator/in_d3
CTOF_DEL    ---     0.101      R6C22A.A0 to      R6C22A.F0 reset_generator/SLICE_681
ROUTE         1     0.362      R6C22A.F0 to      R6C18D.CE reset_generator/reset_n_N_4 (to reset_generator/clk_d2)
                  --------
                    0.728   (32.1% logic, 67.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path reset_generator/SLICE_429 to reset_generator/SLICE_681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.361      R6C21A.Q0 to     R6C22A.CLK reset_generator/clk_d2
                  --------
                    0.361   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path reset_generator/SLICE_429 to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.307      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    0.307   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.847ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d2_21  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_23  (to reset_generator/clk_d2 +)

   Delay:               0.823ns  (28.4% logic, 71.6% route), 2 logic levels.

 Constraint Details:

      0.823ns physical path delay reset_generator/SLICE_430 to SLICE_575 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.847ns

 Physical Path Details:

      Data path reset_generator/SLICE_430 to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C24B.CLK to      R6C24B.Q1 reset_generator/SLICE_430 (from reset_generator/clk_d2)
ROUTE         2     0.227      R6C24B.Q1 to      R6C22A.B0 reset_generator/in_d2
CTOF_DEL    ---     0.101      R6C22A.B0 to      R6C22A.F0 reset_generator/SLICE_681
ROUTE         1     0.362      R6C22A.F0 to      R6C18D.CE reset_generator/reset_n_N_4 (to reset_generator/clk_d2)
                  --------
                    0.823   (28.4% logic, 71.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path reset_generator/SLICE_429 to reset_generator/SLICE_430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.307      R6C21A.Q0 to     R6C24B.CLK reset_generator/clk_d2
                  --------
                    0.307   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path reset_generator/SLICE_429 to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.307      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    0.307   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_14"></A>Preference: FREQUENCY NET "adc_control/adc_sck_temp" 268.168000 MHz ;
            486 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/data_ready_133  (from clk_10mhz_c +)
   Destination:    FF         Data in        adc_control/capture_state_i1  (to adc_control/adc_sck_temp +)
                   FF                        adc_control/capture_state_i0

   Delay:               0.663ns  (43.6% logic, 56.4% route), 2 logic levels.

 Constraint Details:

      0.663ns physical path delay adc_control/SLICE_101 to adc_control/SLICE_85 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.729ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.531ns skew requirement (totaling 1.507ns) by 0.844ns

 Physical Path Details:

      Data path adc_control/SLICE_101 to adc_control/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R6C5B.CLK to       R6C5B.Q0 adc_control/SLICE_101 (from clk_10mhz_c)
ROUTE         2     0.226       R6C5B.Q0 to       R6C3A.B0 adc_control/data_ready
CTOOFX_DEL  ---     0.156       R6C3A.B0 to     R6C3A.OFX0 adc_control/i9689/SLICE_485
ROUTE         2     0.148     R6C3A.OFX0 to       R6C3C.CE adc_control/adc_sck_temp_enable_64 (to adc_control/adc_sck_temp)
                  --------
                    0.663   (43.6% logic, 56.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to adc_control/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to      R6C5B.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to adc_control/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R3C14A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R3C14A.CLK to      R3C14A.Q0 adc_control/SLICE_84
ROUTE        53     1.377      R3C14A.Q0 to      R6C3C.CLK adc_control/adc_sck_temp
                  --------
                    3.092   (20.6% logic, 79.4% route), 2 logic levels.


Error: The following path exceeds requirements by 0.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/data_ready_133  (from clk_10mhz_c +)
   Destination:    FF         Data in        adc_control/capture_state_i3  (to adc_control/adc_sck_temp +)
                   FF                        adc_control/capture_state_i2

   Delay:               0.663ns  (43.6% logic, 56.4% route), 2 logic levels.

 Constraint Details:

      0.663ns physical path delay adc_control/SLICE_101 to adc_control/SLICE_86 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 3.729ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.531ns skew requirement (totaling 1.507ns) by 0.844ns

 Physical Path Details:

      Data path adc_control/SLICE_101 to adc_control/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R6C5B.CLK to       R6C5B.Q0 adc_control/SLICE_101 (from clk_10mhz_c)
ROUTE         2     0.226       R6C5B.Q0 to       R6C3A.B0 adc_control/data_ready
CTOOFX_DEL  ---     0.156       R6C3A.B0 to     R6C3A.OFX0 adc_control/i9689/SLICE_485
ROUTE         2     0.148     R6C3A.OFX0 to       R6C3D.CE adc_control/adc_sck_temp_enable_64 (to adc_control/adc_sck_temp)
                  --------
                    0.663   (43.6% logic, 56.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to adc_control/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to      R6C5B.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to adc_control/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R3C14A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R3C14A.CLK to      R3C14A.Q0 adc_control/SLICE_84
ROUTE        53     1.377      R3C14A.Q0 to      R6C3D.CLK adc_control/adc_sck_temp
                  --------
                    3.092   (20.6% logic, 79.4% route), 2 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/count_i4  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/count_i4  (to adc_control/adc_sck_temp +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay adc_control/SLICE_48 to adc_control/SLICE_48 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path adc_control/SLICE_48 to adc_control/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C5C.CLK to       R5C5C.Q1 adc_control/SLICE_48 (from adc_control/adc_sck_temp)
ROUTE         2     0.132       R5C5C.Q1 to       R5C5C.A1 adc_control/count_4
CTOF_DEL    ---     0.101       R5C5C.A1 to       R5C5C.F1 adc_control/SLICE_48
ROUTE         1     0.000       R5C5C.F1 to      R5C5C.DI1 adc_control/n227 (to adc_control/adc_sck_temp)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C5C.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C5C.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/count_i6  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/count_i6  (to adc_control/adc_sck_temp +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay adc_control/SLICE_47 to adc_control/SLICE_47 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path adc_control/SLICE_47 to adc_control/SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C5D.CLK to       R5C5D.Q1 adc_control/SLICE_47 (from adc_control/adc_sck_temp)
ROUTE         2     0.132       R5C5D.Q1 to       R5C5D.A1 adc_control/count_6
CTOF_DEL    ---     0.101       R5C5D.A1 to       R5C5D.F1 adc_control/SLICE_47
ROUTE         1     0.000       R5C5D.F1 to      R5C5D.DI1 adc_control/n225 (to adc_control/adc_sck_temp)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C5D.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C5D.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/count_i7  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/count_i7  (to adc_control/adc_sck_temp +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay adc_control/SLICE_46 to adc_control/SLICE_46 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path adc_control/SLICE_46 to adc_control/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C6A.CLK to       R5C6A.Q0 adc_control/SLICE_46 (from adc_control/adc_sck_temp)
ROUTE         2     0.132       R5C6A.Q0 to       R5C6A.A0 adc_control/count_7
CTOF_DEL    ---     0.101       R5C6A.A0 to       R5C6A.F0 adc_control/SLICE_46
ROUTE         1     0.000       R5C6A.F0 to      R5C6A.DI0 adc_control/n224 (to adc_control/adc_sck_temp)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C6A.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C6A.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/count_i5  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/count_i5  (to adc_control/adc_sck_temp +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay adc_control/SLICE_47 to adc_control/SLICE_47 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path adc_control/SLICE_47 to adc_control/SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C5D.CLK to       R5C5D.Q0 adc_control/SLICE_47 (from adc_control/adc_sck_temp)
ROUTE         2     0.132       R5C5D.Q0 to       R5C5D.A0 adc_control/count_5
CTOF_DEL    ---     0.101       R5C5D.A0 to       R5C5D.F0 adc_control/SLICE_47
ROUTE         1     0.000       R5C5D.F0 to      R5C5D.DI0 adc_control/n226 (to adc_control/adc_sck_temp)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C5D.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C5D.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/count_i1  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/count_i1  (to adc_control/adc_sck_temp +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay adc_control/SLICE_49 to adc_control/SLICE_49 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path adc_control/SLICE_49 to adc_control/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C5B.CLK to       R5C5B.Q0 adc_control/SLICE_49 (from adc_control/adc_sck_temp)
ROUTE         5     0.133       R5C5B.Q0 to       R5C5B.A0 adc_control/count_1
CTOF_DEL    ---     0.101       R5C5B.A0 to       R5C5B.F0 adc_control/SLICE_49
ROUTE         1     0.000       R5C5B.F0 to      R5C5B.DI0 adc_control/n230 (to adc_control/adc_sck_temp)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C5B.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C5B.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/count_i2  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/count_i2  (to adc_control/adc_sck_temp +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay adc_control/SLICE_49 to adc_control/SLICE_49 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path adc_control/SLICE_49 to adc_control/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C5B.CLK to       R5C5B.Q1 adc_control/SLICE_49 (from adc_control/adc_sck_temp)
ROUTE        12     0.133       R5C5B.Q1 to       R5C5B.A1 adc_control/count_2
CTOF_DEL    ---     0.101       R5C5B.A1 to       R5C5B.F1 adc_control/SLICE_49
ROUTE         1     0.000       R5C5B.F1 to      R5C5B.DI1 adc_control/n229 (to adc_control/adc_sck_temp)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C5B.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C5B.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/count_i3  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/count_i3  (to adc_control/adc_sck_temp +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay adc_control/SLICE_48 to adc_control/SLICE_48 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path adc_control/SLICE_48 to adc_control/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C5C.CLK to       R5C5C.Q0 adc_control/SLICE_48 (from adc_control/adc_sck_temp)
ROUTE        12     0.133       R5C5C.Q0 to       R5C5C.A0 adc_control/count_3
CTOF_DEL    ---     0.101       R5C5C.A0 to       R5C5C.F0 adc_control/SLICE_48
ROUTE         1     0.000       R5C5C.F0 to      R5C5C.DI0 adc_control/n228 (to adc_control/adc_sck_temp)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C5C.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C5C.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/count_i0  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/count_i0  (to adc_control/adc_sck_temp +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay adc_control/SLICE_50 to adc_control/SLICE_50 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path adc_control/SLICE_50 to adc_control/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C5A.CLK to       R5C5A.Q1 adc_control/SLICE_50 (from adc_control/adc_sck_temp)
ROUTE         5     0.133       R5C5A.Q1 to       R5C5A.A1 adc_control/count_0
CTOF_DEL    ---     0.101       R5C5A.A1 to       R5C5A.F1 adc_control/SLICE_50
ROUTE         1     0.000       R5C5A.F1 to      R5C5A.DI1 adc_control/n231 (to adc_control/adc_sck_temp)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_84 to adc_control/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C5A.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_84 to adc_control/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.377      R3C14A.Q0 to      R5C5A.CLK adc_control/adc_sck_temp
                  --------
                    1.377   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_15"></A>Preference: FREQUENCY NET "dds_control_interface/count_7__N_1284" 299.401000 MHz ;
            68 items scored, 24 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/mosi_reset_287  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i6  (to dds_control_interface/count_7__N_1284 +)
                   FF                        dds_control_interface/count_7__I_84_i5

   Delay:               1.311ns  (17.8% logic, 82.2% route), 2 logic levels.

 Constraint Details:

      1.311ns physical path delay dds_control_interface/SLICE_188 to dds_control_interface/SLICE_163 exceeds
      0.000ns LSR_HLD and
      0.000ns delay constraint less
     -3.683ns skew requirement (totaling 3.683ns) by 2.372ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_188 to dds_control_interface/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C20C.CLK to      R5C20C.Q0 dds_control_interface/SLICE_188 (from clk_10mhz_c)
ROUTE         1     0.211      R5C20C.Q0 to      R6C20A.A0 dds_control_interface/mosi_reset
CTOF_DEL    ---     0.101      R6C20A.A0 to      R6C20A.F0 dds_control_interface/SLICE_685
ROUTE        14     0.866      R6C20A.F0 to     R2C12C.LSR dds_control_interface/state_3__N_1254 (to dds_control_interface/count_7__N_1284)
                  --------
                    1.311   (17.8% logic, 82.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C20C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.474      R7C12A.Q0 to      R2C13B.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R2C13B.D1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C1 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     1.093      R6C25A.F1 to     R2C12C.CLK dds_control_interface/count_7__N_1284
                  --------
                    5.244   (21.8% logic, 78.2% route), 5 logic levels.


Error: The following path exceeds requirements by 2.220ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/mosi_reset_287  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i2  (to dds_control_interface/count_7__N_1284 +)
                   FF                        dds_control_interface/count_7__I_84_i1

   Delay:               1.311ns  (17.8% logic, 82.2% route), 2 logic levels.

 Constraint Details:

      1.311ns physical path delay dds_control_interface/SLICE_188 to dds_control_interface/SLICE_161 exceeds
      0.000ns LSR_HLD and
      0.000ns delay constraint less
     -3.531ns skew requirement (totaling 3.531ns) by 2.220ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_188 to dds_control_interface/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C20C.CLK to      R5C20C.Q0 dds_control_interface/SLICE_188 (from clk_10mhz_c)
ROUTE         1     0.211      R5C20C.Q0 to      R6C20A.A0 dds_control_interface/mosi_reset
CTOF_DEL    ---     0.101      R6C20A.A0 to      R6C20A.F0 dds_control_interface/SLICE_685
ROUTE        14     0.866      R6C20A.F0 to     R2C13D.LSR dds_control_interface/state_3__N_1254 (to dds_control_interface/count_7__N_1284)
                  --------
                    1.311   (17.8% logic, 82.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C20C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.474      R7C12A.Q0 to      R2C13B.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R2C13B.D1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C1 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
                  --------
                    5.092   (22.5% logic, 77.5% route), 5 logic levels.


Error: The following path exceeds requirements by 2.220ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/mosi_reset_287  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i4  (to dds_control_interface/count_7__N_1284 +)
                   FF                        dds_control_interface/count_7__I_84_i3

   Delay:               1.311ns  (17.8% logic, 82.2% route), 2 logic levels.

 Constraint Details:

      1.311ns physical path delay dds_control_interface/SLICE_188 to dds_control_interface/SLICE_162 exceeds
      0.000ns LSR_HLD and
      0.000ns delay constraint less
     -3.531ns skew requirement (totaling 3.531ns) by 2.220ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_188 to dds_control_interface/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C20C.CLK to      R5C20C.Q0 dds_control_interface/SLICE_188 (from clk_10mhz_c)
ROUTE         1     0.211      R5C20C.Q0 to      R6C20A.A0 dds_control_interface/mosi_reset
CTOF_DEL    ---     0.101      R6C20A.A0 to      R6C20A.F0 dds_control_interface/SLICE_685
ROUTE        14     0.866      R6C20A.F0 to     R2C13C.LSR dds_control_interface/state_3__N_1254 (to dds_control_interface/count_7__N_1284)
                  --------
                    1.311   (17.8% logic, 82.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C20C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.474      R7C12A.Q0 to      R2C13B.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R2C13B.D1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C1 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13C.CLK dds_control_interface/count_7__N_1284
                  --------
                    5.092   (22.5% logic, 77.5% route), 5 logic levels.


Error: The following path exceeds requirements by 2.129ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i4  (to dds_control_interface/count_7__N_1284 +)

   Delay:               0.389ns  (60.2% logic, 39.8% route), 2 logic levels.

 Constraint Details:

      0.389ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_162 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.531ns skew requirement (totaling 2.518ns) by 2.129ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     0.155      R4C13C.Q1 to      R2C13C.C1 dds_control_interface/state_2
CTOF_DEL    ---     0.101      R2C13C.C1 to      R2C13C.F1 dds_control_interface/SLICE_162
ROUTE         1     0.000      R2C13C.F1 to     R2C13C.DI1 dds_control_interface/count_7_N_1276_3 (to dds_control_interface/count_7__N_1284)
                  --------
                    0.389   (60.2% logic, 39.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path dds_control_interface/SLICE_161 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161 (from dds_control_interface/count_7__N_1284)
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    1.429   (47.9% logic, 52.1% route), 4 logic levels.

      Destination Clock Path dds_control_interface/SLICE_161 to dds_control_interface/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161 (from dds_control_interface/count_7__N_1284)
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C1 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13C.CLK dds_control_interface/count_7__N_1284
                  --------
                    3.960   (25.7% logic, 74.3% route), 6 logic levels.


Error: The following path exceeds requirements by 2.129ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i3  (to dds_control_interface/count_7__N_1284 +)

   Delay:               0.389ns  (60.2% logic, 39.8% route), 2 logic levels.

 Constraint Details:

      0.389ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_162 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.531ns skew requirement (totaling 2.518ns) by 2.129ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     0.155      R4C13C.Q1 to      R2C13C.C0 dds_control_interface/state_2
CTOF_DEL    ---     0.101      R2C13C.C0 to      R2C13C.F0 dds_control_interface/SLICE_162
ROUTE         1     0.000      R2C13C.F0 to     R2C13C.DI0 dds_control_interface/count_7_N_1276_2 (to dds_control_interface/count_7__N_1284)
                  --------
                    0.389   (60.2% logic, 39.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path dds_control_interface/SLICE_161 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161 (from dds_control_interface/count_7__N_1284)
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    1.429   (47.9% logic, 52.1% route), 4 logic levels.

      Destination Clock Path dds_control_interface/SLICE_161 to dds_control_interface/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161 (from dds_control_interface/count_7__N_1284)
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C1 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13C.CLK dds_control_interface/count_7__N_1284
                  --------
                    3.960   (25.7% logic, 74.3% route), 6 logic levels.


Error: The following path exceeds requirements by 2.099ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i6  (to dds_control_interface/count_7__N_1284 +)

   Delay:               0.571ns  (41.0% logic, 59.0% route), 2 logic levels.

 Constraint Details:

      0.571ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_163 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.683ns skew requirement (totaling 2.670ns) by 2.099ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     0.337      R4C13C.Q1 to      R2C12C.A1 dds_control_interface/state_2
CTOF_DEL    ---     0.101      R2C12C.A1 to      R2C12C.F1 dds_control_interface/SLICE_163
ROUTE         1     0.000      R2C12C.F1 to     R2C12C.DI1 dds_control_interface/count_7_N_1276_5 (to dds_control_interface/count_7__N_1284)
                  --------
                    0.571   (41.0% logic, 59.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path dds_control_interface/SLICE_161 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161 (from dds_control_interface/count_7__N_1284)
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    1.429   (47.9% logic, 52.1% route), 4 logic levels.

      Destination Clock Path dds_control_interface/SLICE_161 to dds_control_interface/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161 (from dds_control_interface/count_7__N_1284)
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C1 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     1.093      R6C25A.F1 to     R2C12C.CLK dds_control_interface/count_7__N_1284
                  --------
                    4.112   (24.7% logic, 75.3% route), 6 logic levels.


Error: The following path exceeds requirements by 2.099ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i5  (to dds_control_interface/count_7__N_1284 +)

   Delay:               0.571ns  (41.0% logic, 59.0% route), 2 logic levels.

 Constraint Details:

      0.571ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_163 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.683ns skew requirement (totaling 2.670ns) by 2.099ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     0.337      R4C13C.Q1 to      R2C12C.A0 dds_control_interface/state_2
CTOF_DEL    ---     0.101      R2C12C.A0 to      R2C12C.F0 dds_control_interface/SLICE_163
ROUTE         1     0.000      R2C12C.F0 to     R2C12C.DI0 dds_control_interface/count_7_N_1276_4 (to dds_control_interface/count_7__N_1284)
                  --------
                    0.571   (41.0% logic, 59.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path dds_control_interface/SLICE_161 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161 (from dds_control_interface/count_7__N_1284)
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    1.429   (47.9% logic, 52.1% route), 4 logic levels.

      Destination Clock Path dds_control_interface/SLICE_161 to dds_control_interface/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161 (from dds_control_interface/count_7__N_1284)
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C1 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     1.093      R6C25A.F1 to     R2C12C.CLK dds_control_interface/count_7__N_1284
                  --------
                    4.112   (24.7% logic, 75.3% route), 6 logic levels.


Error: The following path exceeds requirements by 2.060ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/mosi_reset_287  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i8  (to dds_control_interface/count_7__N_1284 +)
                   FF                        dds_control_interface/count_7__I_84_i7

   Delay:               1.311ns  (17.8% logic, 82.2% route), 2 logic levels.

 Constraint Details:

      1.311ns physical path delay dds_control_interface/SLICE_188 to dds_control_interface/SLICE_164 exceeds
      0.000ns LSR_HLD and
      0.000ns delay constraint less
     -3.371ns skew requirement (totaling 3.371ns) by 2.060ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_188 to dds_control_interface/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C20C.CLK to      R5C20C.Q0 dds_control_interface/SLICE_188 (from clk_10mhz_c)
ROUTE         1     0.211      R5C20C.Q0 to      R6C20A.A0 dds_control_interface/mosi_reset
CTOF_DEL    ---     0.101      R6C20A.A0 to      R6C20A.F0 dds_control_interface/SLICE_685
ROUTE        14     0.866      R6C20A.F0 to     R2C15C.LSR dds_control_interface/state_3__N_1254 (to dds_control_interface/count_7__N_1284)
                  --------
                    1.311   (17.8% logic, 82.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C20C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.474      R7C12A.Q0 to      R2C13B.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R2C13B.D1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C1 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.781      R6C25A.F1 to     R2C15C.CLK dds_control_interface/count_7__N_1284
                  --------
                    4.932   (23.2% logic, 76.8% route), 5 logic levels.


Error: The following path exceeds requirements by 2.043ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i2  (to dds_control_interface/count_7__N_1284 +)

   Delay:               0.475ns  (49.3% logic, 50.7% route), 2 logic levels.

 Constraint Details:

      0.475ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_161 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.531ns skew requirement (totaling 2.518ns) by 2.043ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     0.241      R4C13C.Q1 to      R2C13D.B1 dds_control_interface/state_2
CTOF_DEL    ---     0.101      R2C13D.B1 to      R2C13D.F1 dds_control_interface/SLICE_161
ROUTE         1     0.000      R2C13D.F1 to     R2C13D.DI1 dds_control_interface/count_7_N_1276_1 (to dds_control_interface/count_7__N_1284)
                  --------
                    0.475   (49.3% logic, 50.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path dds_control_interface/SLICE_161 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161 (from dds_control_interface/count_7__N_1284)
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    1.429   (47.9% logic, 52.1% route), 4 logic levels.

      Destination Clock Path dds_control_interface/SLICE_161 to dds_control_interface/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161 (from dds_control_interface/count_7__N_1284)
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C1 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
                  --------
                    3.960   (25.7% logic, 74.3% route), 6 logic levels.


Error: The following path exceeds requirements by 2.043ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/count_7__I_84_i1  (to dds_control_interface/count_7__N_1284 +)

   Delay:               0.475ns  (49.3% logic, 50.7% route), 2 logic levels.

 Constraint Details:

      0.475ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_161 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.340ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.531ns skew requirement (totaling 2.518ns) by 2.043ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     0.241      R4C13C.Q1 to      R2C13D.B0 dds_control_interface/state_2
CTOF_DEL    ---     0.101      R2C13D.B0 to      R2C13D.F0 dds_control_interface/SLICE_161
ROUTE         1     0.000      R2C13D.F0 to     R2C13D.DI0 dds_control_interface/count_7_N_1276_0 (to dds_control_interface/count_7__N_1284)
                  --------
                    0.475   (49.3% logic, 50.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path dds_control_interface/SLICE_161 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161 (from dds_control_interface/count_7__N_1284)
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    1.429   (47.9% logic, 52.1% route), 4 logic levels.

      Destination Clock Path dds_control_interface/SLICE_161 to dds_control_interface/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161 (from dds_control_interface/count_7__N_1284)
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C1 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
                  --------
                    3.960   (25.7% logic, 74.3% route), 6 logic levels.


================================================================================
<A name="par_twr_pref_1_16"></A>Preference: FREQUENCY NET "dds_control_interface/data_temp_15__N_1301" 399.840000 MHz ;
            81 items scored, 66 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.869ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/data_i0_i2  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i4  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay dds_control_interface/SLICE_169 to dds_control_interface/SLICE_177 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 2.501ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.251ns skew requirement (totaling 6.238ns) by 5.869ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_169 to dds_control_interface/SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C19D.CLK to      R6C19D.Q0 dds_control_interface/SLICE_169 (from clk_10mhz_c)
ROUTE         1     0.135      R6C19D.Q0 to      R6C20D.D0 dds_control_interface/data_2
CTOF_DEL    ---     0.101      R6C20D.D0 to      R6C20D.F0 dds_control_interface/SLICE_177
ROUTE         1     0.000      R6C20D.F0 to     R6C20D.DI0 dds_control_interface/data_temp_15_N_1285_3 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C19D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.637      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C0 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     1.323      R6C25A.F0 to     R6C20D.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                    7.812   (23.4% logic, 76.6% route), 9 logic levels.


Error: The following path exceeds requirements by 5.869ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/data_i0_i3  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i5  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay dds_control_interface/SLICE_169 to dds_control_interface/SLICE_177 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 2.501ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.251ns skew requirement (totaling 6.238ns) by 5.869ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_169 to dds_control_interface/SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C19D.CLK to      R6C19D.Q1 dds_control_interface/SLICE_169 (from clk_10mhz_c)
ROUTE         1     0.135      R6C19D.Q1 to      R6C20D.D1 dds_control_interface/data_3
CTOF_DEL    ---     0.101      R6C20D.D1 to      R6C20D.F1 dds_control_interface/SLICE_177
ROUTE         1     0.000      R6C20D.F1 to     R6C20D.DI1 dds_control_interface/data_temp_15_N_1285_4 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C19D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.637      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C0 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     1.323      R6C25A.F0 to     R6C20D.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                    7.812   (23.4% logic, 76.6% route), 9 logic levels.


Error: The following path exceeds requirements by 5.867ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/data_i0_i4  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i6  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay dds_control_interface/SLICE_170 to dds_control_interface/SLICE_178 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 2.501ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.251ns skew requirement (totaling 6.238ns) by 5.867ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_170 to dds_control_interface/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C19A.CLK to      R7C19A.Q0 dds_control_interface/SLICE_170 (from clk_10mhz_c)
ROUTE         1     0.137      R7C19A.Q0 to      R6C19B.C0 dds_control_interface/data_4
CTOF_DEL    ---     0.101      R6C19B.C0 to      R6C19B.F0 dds_control_interface/SLICE_178
ROUTE         1     0.000      R6C19B.F0 to     R6C19B.DI0 dds_control_interface/data_temp_15_N_1285_5 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C19A.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.637      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C0 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     1.323      R6C25A.F0 to     R6C19B.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                    7.812   (23.4% logic, 76.6% route), 9 logic levels.


Error: The following path exceeds requirements by 5.866ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/data_i0_i0  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i2  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               0.372ns  (62.9% logic, 37.1% route), 2 logic levels.

 Constraint Details:

      0.372ns physical path delay dds_control_interface/SLICE_168 to dds_control_interface/SLICE_176 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 2.501ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.251ns skew requirement (totaling 6.238ns) by 5.866ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_168 to dds_control_interface/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C18A.CLK to      R5C18A.Q0 dds_control_interface/SLICE_168 (from clk_10mhz_c)
ROUTE         1     0.138      R5C18A.Q0 to      R5C20B.C0 dds_control_interface/data_0
CTOF_DEL    ---     0.101      R5C20B.C0 to      R5C20B.F0 dds_control_interface/SLICE_176
ROUTE         1     0.000      R5C20B.F0 to     R5C20B.DI0 dds_control_interface/data_temp_15_N_1285_1 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    0.372   (62.9% logic, 37.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C18A.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.637      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C0 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     1.323      R6C25A.F0 to     R5C20B.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                    7.812   (23.4% logic, 76.6% route), 9 logic levels.


Error: The following path exceeds requirements by 5.781ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/data_i0_i7  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i9  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               0.457ns  (51.2% logic, 48.8% route), 2 logic levels.

 Constraint Details:

      0.457ns physical path delay dds_control_interface/SLICE_171 to dds_control_interface/SLICE_179 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 2.501ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.251ns skew requirement (totaling 6.238ns) by 5.781ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_171 to dds_control_interface/SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C20C.CLK to      R7C20C.Q1 dds_control_interface/SLICE_171 (from clk_10mhz_c)
ROUTE         1     0.223      R7C20C.Q1 to      R6C20B.B1 dds_control_interface/data_7
CTOF_DEL    ---     0.101      R6C20B.B1 to      R6C20B.F1 dds_control_interface/SLICE_179
ROUTE         1     0.000      R6C20B.F1 to     R6C20B.DI1 dds_control_interface/data_temp_15_N_1285_8 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    0.457   (51.2% logic, 48.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C20C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.637      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C0 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     1.323      R6C25A.F0 to     R6C20B.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                    7.812   (23.4% logic, 76.6% route), 9 logic levels.


Error: The following path exceeds requirements by 5.681ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/data_i0_i15  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/mosi_I_0  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               0.557ns  (42.0% logic, 58.0% route), 2 logic levels.

 Constraint Details:

      0.557ns physical path delay dds_control_interface/SLICE_175 to dds_control_interface/SLICE_434 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 2.501ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.251ns skew requirement (totaling 6.238ns) by 5.681ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_175 to dds_control_interface/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C20D.CLK to      R7C20D.Q1 dds_control_interface/SLICE_175 (from clk_10mhz_c)
ROUTE         1     0.323      R7C20D.Q1 to      R5C20D.D0 dds_control_interface/data_15
CTOF_DEL    ---     0.101      R5C20D.D0 to      R5C20D.F0 dds_control_interface/SLICE_434
ROUTE         1     0.000      R5C20D.F0 to     R5C20D.DI0 dds_control_interface/mosi_N_1431 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    0.557   (42.0% logic, 58.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C20D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.637      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C0 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     1.323      R6C25A.F0 to     R5C20D.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                    7.812   (23.4% logic, 76.6% route), 9 logic levels.


Error: The following path exceeds requirements by 5.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/data_i0_i9  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i11  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               0.560ns  (41.8% logic, 58.2% route), 2 logic levels.

 Constraint Details:

      0.560ns physical path delay dds_control_interface/SLICE_172 to dds_control_interface/SLICE_180 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 2.501ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.251ns skew requirement (totaling 6.238ns) by 5.678ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_172 to dds_control_interface/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C18C.CLK to      R7C18C.Q1 dds_control_interface/SLICE_172 (from clk_10mhz_c)
ROUTE         1     0.326      R7C18C.Q1 to      R7C20B.C1 dds_control_interface/data_9
CTOF_DEL    ---     0.101      R7C20B.C1 to      R7C20B.F1 dds_control_interface/SLICE_180
ROUTE         1     0.000      R7C20B.F1 to     R7C20B.DI1 dds_control_interface/data_temp_15_N_1285_10 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    0.560   (41.8% logic, 58.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C18C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.637      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C0 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     1.323      R6C25A.F0 to     R7C20B.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                    7.812   (23.4% logic, 76.6% route), 9 logic levels.


Error: The following path exceeds requirements by 5.669ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/data_i0_i1  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i3  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               0.569ns  (41.1% logic, 58.9% route), 2 logic levels.

 Constraint Details:

      0.569ns physical path delay dds_control_interface/SLICE_168 to dds_control_interface/SLICE_176 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 2.501ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.251ns skew requirement (totaling 6.238ns) by 5.669ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_168 to dds_control_interface/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C18A.CLK to      R5C18A.Q1 dds_control_interface/SLICE_168 (from clk_10mhz_c)
ROUTE         1     0.335      R5C18A.Q1 to      R5C20B.B1 dds_control_interface/data_1
CTOF_DEL    ---     0.101      R5C20B.B1 to      R5C20B.F1 dds_control_interface/SLICE_176
ROUTE         1     0.000      R5C20B.F1 to     R5C20B.DI1 dds_control_interface/data_temp_15_N_1285_2 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    0.569   (41.1% logic, 58.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C18A.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.637      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C0 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     1.323      R6C25A.F0 to     R5C20B.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                    7.812   (23.4% logic, 76.6% route), 9 logic levels.


Error: The following path exceeds requirements by 5.669ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/data_i0_i12  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i14  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               0.569ns  (41.1% logic, 58.9% route), 2 logic levels.

 Constraint Details:

      0.569ns physical path delay dds_control_interface/SLICE_174 to dds_control_interface/SLICE_182 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 2.501ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.251ns skew requirement (totaling 6.238ns) by 5.669ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_174 to dds_control_interface/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C19D.CLK to      R7C19D.Q0 dds_control_interface/SLICE_174 (from clk_10mhz_c)
ROUTE         1     0.335      R7C19D.Q0 to      R6C19C.B0 dds_control_interface/data_12
CTOF_DEL    ---     0.101      R6C19C.B0 to      R6C19C.F0 dds_control_interface/SLICE_182
ROUTE         1     0.000      R6C19C.F0 to     R6C19C.DI0 dds_control_interface/data_temp_15_N_1285_13 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    0.569   (41.1% logic, 58.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C19D.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.637      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C0 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     1.323      R6C25A.F0 to     R6C19C.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                    7.812   (23.4% logic, 76.6% route), 9 logic levels.


Error: The following path exceeds requirements by 5.669ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/data_i0_i8  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/data_temp_15__I_0_i10  (to dds_control_interface/data_temp_15__N_1301 +)

   Delay:               0.569ns  (41.1% logic, 58.9% route), 2 logic levels.

 Constraint Details:

      0.569ns physical path delay dds_control_interface/SLICE_172 to dds_control_interface/SLICE_180 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 2.501ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.251ns skew requirement (totaling 6.238ns) by 5.669ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_172 to dds_control_interface/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C18C.CLK to      R7C18C.Q0 dds_control_interface/SLICE_172 (from clk_10mhz_c)
ROUTE         1     0.335      R7C18C.Q0 to      R7C20B.B0 dds_control_interface/data_8
CTOF_DEL    ---     0.101      R7C20B.B0 to      R7C20B.F0 dds_control_interface/SLICE_180
ROUTE         1     0.000      R7C20B.F0 to     R7C20B.DI0 dds_control_interface/data_temp_15_N_1285_9 (to dds_control_interface/data_temp_15__N_1301)
                  --------
                    0.569   (41.1% logic, 58.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C18C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.637      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
REG_DEL     ---     0.154     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195
ROUTE        29     1.259      R4C13C.Q1 to      R6C25A.C0 dds_control_interface/state_2
CTOF_DEL    ---     0.177      R6C25A.C0 to      R6C25A.F0 dds_control_interface/SLICE_603
ROUTE         9     1.323      R6C25A.F0 to     R7C20B.CLK dds_control_interface/data_temp_15__N_1301
                  --------
                    7.812   (23.4% logic, 76.6% route), 9 logic levels.


================================================================================
<A name="par_twr_pref_1_17"></A>Preference: FREQUENCY NET "dds_control_interface/state_3__N_1257" 399.840000 MHz ;
            5 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.027ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/mosi_reset_287  (from clk_10mhz_c +)
   Destination:    FF         Data in        dds_control_interface/state_3__I_0_332_i3  (to dds_control_interface/state_3__N_1257 +)
                   FF                        dds_control_interface/state_3__I_0_332_i2

   Delay:               1.311ns  (17.8% logic, 82.2% route), 2 logic levels.

 Constraint Details:

      1.311ns physical path delay dds_control_interface/SLICE_188 to dds_control_interface/SLICE_195 exceeds
      (delay constraint based on source clock period of 6.679ns and destination clock period of 2.501ns)
      0.000ns LSR_HLD and
      0.000ns delay constraint less
     -3.338ns skew requirement (totaling 3.338ns) by 2.027ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_188 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C20C.CLK to      R5C20C.Q0 dds_control_interface/SLICE_188 (from clk_10mhz_c)
ROUTE         1     0.211      R5C20C.Q0 to      R6C20A.A0 dds_control_interface/mosi_reset
CTOF_DEL    ---     0.101      R6C20A.A0 to      R6C20A.F0 dds_control_interface/SLICE_685
ROUTE        14     0.866      R6C20A.F0 to     R4C13C.LSR dds_control_interface/state_3__N_1254 (to dds_control_interface/state_3__N_1257)
                  --------
                    1.311   (17.8% logic, 82.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to dds_control_interface/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R5C20C.CLK clk_10mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.637      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    4.899   (30.6% logic, 69.4% route), 7 logic levels.


Error: The following path exceeds requirements by 1.635ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        dds_control_interface/state_3__I_0_332_i3  (to dds_control_interface/state_3__N_1257 +)
                   FF                        dds_control_interface/state_3__I_0_332_i2

   Delay:               1.242ns  (18.8% logic, 81.2% route), 2 logic levels.

 Constraint Details:

      1.242ns physical path delay SLICE_575 to dds_control_interface/SLICE_195 exceeds
      0.000ns LSR_HLD and
      0.000ns delay constraint less
     -2.877ns skew requirement (totaling 2.877ns) by 1.635ns

 Physical Path Details:

      Data path SLICE_575 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C18D.CLK to      R6C18D.Q0 SLICE_575 (from reset_generator/clk_d2)
ROUTE        10     0.142      R6C18D.Q0 to      R6C20A.D0 reset_n
CTOF_DEL    ---     0.101      R6C20A.D0 to      R6C20A.F0 dds_control_interface/SLICE_685
ROUTE        14     0.866      R6C20A.F0 to     R4C13C.LSR dds_control_interface/state_3__N_1254 (to dds_control_interface/state_3__N_1257)
                  --------
                    1.242   (18.8% logic, 81.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_10mhz to SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R6C21A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R6C21A.CLK to      R6C21A.Q0 reset_generator/SLICE_429
ROUTE         4     0.307      R6C21A.Q0 to     R6C18D.CLK reset_generator/clk_d2
                  --------
                    2.022   (31.5% logic, 68.5% route), 2 logic levels.

      Destination Clock Path clk_10mhz to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_10mhz
ROUTE       240     1.079        1.PADDI to     R7C12A.CLK clk_10mhz_c
REG_DEL     ---     0.154     R7C12A.CLK to      R7C12A.Q0 dds_control_interface/SLICE_191
ROUTE         7     0.637      R7C12A.Q0 to      R6C25A.D1 dds_control_interface/ss0_temp
CTOF_DEL    ---     0.177      R6C25A.D1 to      R6C25A.F1 dds_control_interface/SLICE_603
ROUTE         4     0.941      R6C25A.F1 to     R2C13D.CLK dds_control_interface/count_7__N_1284
REG_DEL     ---     0.154     R2C13D.CLK to      R2C13D.Q0 dds_control_interface/SLICE_161
ROUTE         2     0.205      R2C13D.Q0 to      R2C13A.D1 dds_control_interface/count_0
CTOF_DEL    ---     0.177      R2C13A.D1 to      R2C13A.F1 dds_control_interface/SLICE_604
ROUTE         1     0.156      R2C13A.F1 to      R2C13B.C0 dds_control_interface/n11825
CTOF_DEL    ---     0.177      R2C13B.C0 to      R2C13B.F0 dds_control_interface/SLICE_574
ROUTE         9     0.188      R2C13B.F0 to      R2C13B.C1 dds_control_interface/n11
CTOF_DEL    ---     0.177      R2C13B.C1 to      R2C13B.F1 dds_control_interface/SLICE_574
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    4.899   (30.6% logic, 69.4% route), 7 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/state_3__I_0_332_i3  (to dds_control_interface/state_3__N_1257 +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_195 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     0.134      R4C13C.Q1 to      R4C13C.A1 dds_control_interface/state_2
CTOF_DEL    ---     0.101      R4C13C.A1 to      R4C13C.F1 dds_control_interface/SLICE_195
ROUTE         1     0.000      R4C13C.F1 to     R4C13C.DI1 dds_control_interface/n12646 (to dds_control_interface/state_3__N_1257)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path dds_control_interface/SLICE_574 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    0.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path dds_control_interface/SLICE_574 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    0.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i2  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/state_3__I_0_332_i3  (to dds_control_interface/state_3__N_1257 +)

   Delay:               0.370ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_195 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.383ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C13C.CLK to      R4C13C.Q0 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        28     0.136      R4C13C.Q0 to      R4C13C.D1 dds_control_interface/state_1
CTOF_DEL    ---     0.101      R4C13C.D1 to      R4C13C.F1 dds_control_interface/SLICE_195
ROUTE         1     0.000      R4C13C.F1 to     R4C13C.DI1 dds_control_interface/n12646 (to dds_control_interface/state_3__N_1257)
                  --------
                    0.370   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path dds_control_interface/SLICE_574 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    0.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path dds_control_interface/SLICE_574 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    0.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.387ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dds_control_interface/state_3__I_0_332_i3  (from dds_control_interface/state_3__N_1257 +)
   Destination:    FF         Data in        dds_control_interface/state_3__I_0_332_i2  (to dds_control_interface/state_3__N_1257 +)

   Delay:               0.374ns  (62.6% logic, 37.4% route), 2 logic levels.

 Constraint Details:

      0.374ns physical path delay dds_control_interface/SLICE_195 to dds_control_interface/SLICE_195 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.387ns

 Physical Path Details:

      Data path dds_control_interface/SLICE_195 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C13C.CLK to      R4C13C.Q1 dds_control_interface/SLICE_195 (from dds_control_interface/state_3__N_1257)
ROUTE        29     0.140      R4C13C.Q1 to      R4C13C.C0 dds_control_interface/state_2
CTOF_DEL    ---     0.101      R4C13C.C0 to      R4C13C.F0 dds_control_interface/SLICE_195
ROUTE         1     0.000      R4C13C.F0 to     R4C13C.DI0 dds_control_interface/n12605 (to dds_control_interface/state_3__N_1257)
                  --------
                    0.374   (62.6% logic, 37.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path dds_control_interface/SLICE_574 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    0.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path dds_control_interface/SLICE_574 to dds_control_interface/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.195      R2C13B.F1 to     R4C13C.CLK dds_control_interface/state_3__N_1257
                  --------
                    0.195   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_18"></A>Preference: FREQUENCY NET "heart_beat/prescale[15]" 240.442000 MHz ;
            36 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i0  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i0  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_83 to heart_beat/SLICE_83 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_83 to heart_beat/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C22A.CLK to      R3C22A.Q1 heart_beat/SLICE_83 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C22A.Q1 to      R3C22A.A1 heart_beat/n8
CTOF_DEL    ---     0.101      R3C22A.A1 to      R3C22A.F1 heart_beat/SLICE_83
ROUTE         1     0.000      R3C22A.F1 to     R3C22A.DI1 heart_beat/n45 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.271       R2C9A.Q0 to     R3C22A.CLK heart_beat/prescale[15]
                  --------
                    1.271   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.271       R2C9A.Q0 to     R3C22A.CLK heart_beat/prescale[15]
                  --------
                    1.271   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i3  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i3  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_81 to heart_beat/SLICE_81 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_81 to heart_beat/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C22C.CLK to      R3C22C.Q0 heart_beat/SLICE_81 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C22C.Q0 to      R3C22C.A0 heart_beat/n5
CTOF_DEL    ---     0.101      R3C22C.A0 to      R3C22C.F0 heart_beat/SLICE_81
ROUTE         1     0.000      R3C22C.F0 to     R3C22C.DI0 heart_beat/n42 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.261       R2C9A.Q0 to     R3C22C.CLK heart_beat/prescale[15]
                  --------
                    1.261   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.261       R2C9A.Q0 to     R3C22C.CLK heart_beat/prescale[15]
                  --------
                    1.261   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i2  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i2  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_82 to heart_beat/SLICE_82 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_82 to heart_beat/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C22B.CLK to      R3C22B.Q1 heart_beat/SLICE_82 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C22B.Q1 to      R3C22B.A1 heart_beat/n6
CTOF_DEL    ---     0.101      R3C22B.A1 to      R3C22B.F1 heart_beat/SLICE_82
ROUTE         1     0.000      R3C22B.F1 to     R3C22B.DI1 heart_beat/n43 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.261       R2C9A.Q0 to     R3C22B.CLK heart_beat/prescale[15]
                  --------
                    1.261   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.261       R2C9A.Q0 to     R3C22B.CLK heart_beat/prescale[15]
                  --------
                    1.261   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i4  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i4  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_81 to heart_beat/SLICE_81 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_81 to heart_beat/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C22C.CLK to      R3C22C.Q1 heart_beat/SLICE_81 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C22C.Q1 to      R3C22C.A1 heart_beat/n4
CTOF_DEL    ---     0.101      R3C22C.A1 to      R3C22C.F1 heart_beat/SLICE_81
ROUTE         1     0.000      R3C22C.F1 to     R3C22C.DI1 heart_beat/n41 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.261       R2C9A.Q0 to     R3C22C.CLK heart_beat/prescale[15]
                  --------
                    1.261   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.261       R2C9A.Q0 to     R3C22C.CLK heart_beat/prescale[15]
                  --------
                    1.261   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i6  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i6  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_80 to heart_beat/SLICE_80 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_80 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C22D.CLK to      R3C22D.Q1 heart_beat/SLICE_80 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C22D.Q1 to      R3C22D.A1 heart_beat/n2
CTOF_DEL    ---     0.101      R3C22D.A1 to      R3C22D.F1 heart_beat/SLICE_80
ROUTE         1     0.000      R3C22D.F1 to     R3C22D.DI1 heart_beat/n39 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.271       R2C9A.Q0 to     R3C22D.CLK heart_beat/prescale[15]
                  --------
                    1.271   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.271       R2C9A.Q0 to     R3C22D.CLK heart_beat/prescale[15]
                  --------
                    1.271   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i1  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i1  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_82 to heart_beat/SLICE_82 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_82 to heart_beat/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C22B.CLK to      R3C22B.Q0 heart_beat/SLICE_82 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C22B.Q0 to      R3C22B.A0 heart_beat/n7
CTOF_DEL    ---     0.101      R3C22B.A0 to      R3C22B.F0 heart_beat/SLICE_82
ROUTE         1     0.000      R3C22B.F0 to     R3C22B.DI0 heart_beat/n44 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.261       R2C9A.Q0 to     R3C22B.CLK heart_beat/prescale[15]
                  --------
                    1.261   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.261       R2C9A.Q0 to     R3C22B.CLK heart_beat/prescale[15]
                  --------
                    1.261   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i5  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i5  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_80 to heart_beat/SLICE_80 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_80 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C22D.CLK to      R3C22D.Q0 heart_beat/SLICE_80 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C22D.Q0 to      R3C22D.A0 heart_beat/n3
CTOF_DEL    ---     0.101      R3C22D.A0 to      R3C22D.F0 heart_beat/SLICE_80
ROUTE         1     0.000      R3C22D.F0 to     R3C22D.DI0 heart_beat/n40 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.271       R2C9A.Q0 to     R3C22D.CLK heart_beat/prescale[15]
                  --------
                    1.271   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.271       R2C9A.Q0 to     R3C22D.CLK heart_beat/prescale[15]
                  --------
                    1.271   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i7  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i7  (to heart_beat/prescale[15] +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay heart_beat/SLICE_79 to heart_beat/SLICE_79 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path heart_beat/SLICE_79 to heart_beat/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C23A.CLK to      R3C23A.Q0 heart_beat/SLICE_79 (from heart_beat/prescale[15])
ROUTE         2     0.132      R3C23A.Q0 to      R3C23A.A0 heartbeat_n_c_7
CTOF_DEL    ---     0.101      R3C23A.A0 to      R3C23A.F0 heart_beat/SLICE_79
ROUTE         1     0.000      R3C23A.F0 to     R3C23A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.261       R2C9A.Q0 to     R3C23A.CLK heart_beat/prescale[15]
                  --------
                    1.261   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.261       R2C9A.Q0 to     R3C23A.CLK heart_beat/prescale[15]
                  --------
                    1.261   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i3  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i4  (to heart_beat/prescale[15] +)

   Delay:               0.488ns  (73.4% logic, 26.6% route), 2 logic levels.

 Constraint Details:

      0.488ns physical path delay heart_beat/SLICE_81 to heart_beat/SLICE_81 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.501ns

 Physical Path Details:

      Data path heart_beat/SLICE_81 to heart_beat/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C22C.CLK to      R3C22C.Q0 heart_beat/SLICE_81 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C22C.Q0 to      R3C22C.A0 heart_beat/n5
CTOF1_DEL   ---     0.225      R3C22C.A0 to      R3C22C.F1 heart_beat/SLICE_81
ROUTE         1     0.000      R3C22C.F1 to     R3C22C.DI1 heart_beat/n41 (to heart_beat/prescale[15])
                  --------
                    0.488   (73.4% logic, 26.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.261       R2C9A.Q0 to     R3C22C.CLK heart_beat/prescale[15]
                  --------
                    1.261   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.261       R2C9A.Q0 to     R3C22C.CLK heart_beat/prescale[15]
                  --------
                    1.261   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1534_1701__i5  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1534_1701__i6  (to heart_beat/prescale[15] +)

   Delay:               0.488ns  (73.4% logic, 26.6% route), 2 logic levels.

 Constraint Details:

      0.488ns physical path delay heart_beat/SLICE_80 to heart_beat/SLICE_80 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.501ns

 Physical Path Details:

      Data path heart_beat/SLICE_80 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C22D.CLK to      R3C22D.Q0 heart_beat/SLICE_80 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C22D.Q0 to      R3C22D.A0 heart_beat/n3
CTOF1_DEL   ---     0.225      R3C22D.A0 to      R3C22D.F1 heart_beat/SLICE_80
ROUTE         1     0.000      R3C22D.F1 to     R3C22D.DI1 heart_beat/n39 (to heart_beat/prescale[15])
                  --------
                    0.488   (73.4% logic, 26.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.271       R2C9A.Q0 to     R3C22D.CLK heart_beat/prescale[15]
                  --------
                    1.271   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_70 to heart_beat/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.271       R2C9A.Q0 to     R3C22D.CLK heart_beat/prescale[15]
                  --------
                    1.271   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "seed_spare1_c"           |             |             |
299.401000 MHz ;                        |     0.000 ns|    -1.239 ns|   2 *
                                        |             |             |
FREQUENCY NET "clk_10mhz_c" 149.723000  |             |             |
MHz ;                                   |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/registers/data_vld_dly"  |             |             |
159.872000 MHz ;                        |     0.000 ns|    -1.205 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_595"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -1.807 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_591"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -1.930 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_592"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -1.532 ns|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_593"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -2.057 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_594"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -1.855 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_590"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -1.810 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_587"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -2.145 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_596"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -2.048 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/i|             |             |
2cslave_controller_u1/sda_reg"          |             |             |
306.185000 MHz ;                        |     0.000 ns|     0.566 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/f|             |             |
ilter_scl_inst/out_n" 99.079000 MHz ;   |     0.000 ns|    -1.038 ns|   2 *
                                        |             |             |
FREQUENCY NET "reset_generator/clk_d2"  |             |             |
399.840000 MHz ;                        |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"adc_control/adc_sck_temp" 268.168000   |             |             |
MHz ;                                   |     0.000 ns|    -0.844 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"dds_control_interface/count_7__N_1284" |             |             |
299.401000 MHz ;                        |     0.000 ns|    -2.372 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"dds_control_interface/data_temp_15__N_1|             |             |
301" 399.840000 MHz ;                   |     0.000 ns|    -5.869 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"dds_control_interface/state_3__N_1257" |             |             |
399.840000 MHz ;                        |     0.000 ns|    -2.027 ns|   2 *
                                        |             |             |
FREQUENCY NET "heart_beat/prescale[15]" |             |             |
240.442000 MHz ;                        |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


15 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
i2c_slave_top/i2cslave_controller_top/i2|        |        |
cslave_controller_u1/next_state_i_3__N_7|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78">8</a>                                       |      29|      95|     23.17%
                                        |        |        |
i2c_slave_top/i2cslave_controller_top/i2|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff">cslave_controller_u1/d_ff</a>               |       1|      67|     16.34%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seed_spare3_c">seed_spare3_c</a>                           |      24|      43|     10.49%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 19 clocks:

Clock Domain: seed_spare1_c   Source: dds_gain_control/SLICE_437.Q0   Loads: 29
   Covered under: FREQUENCY NET "seed_spare1_c" 299.401000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "seed_spare1_c" 299.401000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "seed_spare1_c" 299.401000 MHz ;   Transfers: 21

Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0   Loads: 4
   Covered under: FREQUENCY NET "reset_generator/clk_d2" 399.840000 MHz ;

Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_384.Q0   Loads: 20
   Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_531.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 9

   Clock Domain: i2c_slave_top/addr_i_7__N_596   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_587   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 13

Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_531.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;   Transfers: 2

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;   Transfers: 2

Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_531.Q0   Loads: 25
   Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 99.079000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 99.079000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 99.079000 MHz ;   Transfers: 2

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 99.079000 MHz ;   Transfers: 11

Clock Domain: i2c_slave_top/addr_i_7__N_596   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_596" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_596" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_596" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_587   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_587" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_587" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_587" 306.185000 MHz ;   Transfers: 4

Clock Domain: heart_beat/prescale[15]   Source: heart_beat/SLICE_70.Q0   Loads: 6
   Covered under: FREQUENCY NET "heart_beat/prescale[15]" 240.442000 MHz ;

Clock Domain: dds_control_interface/state_3__N_1257   Source: dds_control_interface/SLICE_574.F1   Loads: 1
   Covered under: FREQUENCY NET "dds_control_interface/state_3__N_1257" 399.840000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "dds_control_interface/state_3__N_1257" 399.840000 MHz ;   Transfers: 1

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "dds_control_interface/state_3__N_1257" 399.840000 MHz ;   Transfers: 1

Clock Domain: dds_control_interface/data_temp_15__N_1301   Source: dds_control_interface/SLICE_603.F0   Loads: 9
   Covered under: FREQUENCY NET "dds_control_interface/data_temp_15__N_1301" 399.840000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "dds_control_interface/data_temp_15__N_1301" 399.840000 MHz ;   Transfers: 1

   Clock Domain: dds_control_interface/state_3__N_1257   Source: dds_control_interface/SLICE_574.F1
      Covered under: FREQUENCY NET "dds_control_interface/data_temp_15__N_1301" 399.840000 MHz ;   Transfers: 2

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "dds_control_interface/data_temp_15__N_1301" 399.840000 MHz ;   Transfers: 17

Clock Domain: dds_control_interface/count_7__N_1284   Source: dds_control_interface/SLICE_603.F1   Loads: 4
   Covered under: FREQUENCY NET "dds_control_interface/count_7__N_1284" 299.401000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "dds_control_interface/count_7__N_1284" 299.401000 MHz ;   Transfers: 1

   Clock Domain: dds_control_interface/state_3__N_1257   Source: dds_control_interface/SLICE_574.F1
      Covered under: FREQUENCY NET "dds_control_interface/count_7__N_1284" 299.401000 MHz ;   Transfers: 2

   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "dds_control_interface/count_7__N_1284" 299.401000 MHz ;   Transfers: 1

Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD   Loads: 240
   Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: reset_generator/SLICE_429.Q0
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_384.Q0
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 18

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_531.Q0
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 28

   Clock Domain: i2c_slave_top/addr_i_7__N_596   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_588.F1
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_589.F1
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_584.F1
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_591.F1
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_590.F1
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_585.F1
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_586.F0
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_587   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_587.F0
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 1

   Clock Domain: adc_control/adc_sck_temp   Source: adc_control/SLICE_84.Q0
      Covered under: FREQUENCY NET "clk_10mhz_c" 149.723000 MHz ;   Transfers: 32

Clock Domain: adc_control/adc_sck_temp   Source: adc_control/SLICE_84.Q0   Loads: 53
   Covered under: FREQUENCY NET "adc_control/adc_sck_temp" 268.168000 MHz ;

   Data transfers from:
   Clock Domain: clk_10mhz_c   Source: clk_10mhz.PAD
      Covered under: FREQUENCY NET "adc_control/adc_sck_temp" 268.168000 MHz ;   Transfers: 1


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 410  Score: 569522
Cumulative negative slack: 569522

Constraints cover 13945 paths, 36 nets, and 4161 connections (98.28% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 6048 (setup), 410 (hold)
Score: 1854822824 (setup), 569522 (hold)
Cumulative negative slack: 1855044116 (1854474594+569522)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
