{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 20:27:40 2017 " "Info: Processing started: Tue Nov 28 20:27:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPUandROM -c CPUandROM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPUandROM -c CPUandROM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } } { "e:/q/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/q/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MyLED:inst3\|\\P1:Divider\[8\] register MyLED:inst3\|LED7S\[0\] 260.28 MHz 3.842 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 260.28 MHz between source register \"MyLED:inst3\|\\P1:Divider\[8\]\" and destination register \"MyLED:inst3\|LED7S\[0\]\" (period= 3.842 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.676 ns + Longest register register " "Info: + Longest register to register delay is 3.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MyLED:inst3\|\\P1:Divider\[8\] 1 REG LCFF_X14_Y10_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y10_N17; Fanout = 3; REG Node = 'MyLED:inst3\|\\P1:Divider\[8\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyLED:inst3|\P1:Divider[8] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.272 ns) 0.866 ns MyLED:inst3\|Equal0~6 2 COMB LCCOMB_X13_Y9_N18 1 " "Info: 2: + IC(0.594 ns) + CELL(0.272 ns) = 0.866 ns; Loc. = LCCOMB_X13_Y9_N18; Fanout = 1; COMB Node = 'MyLED:inst3\|Equal0~6'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { MyLED:inst3|\P1:Divider[8] MyLED:inst3|Equal0~6 } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.357 ns) 1.472 ns MyLED:inst3\|Equal0~4 3 COMB LCCOMB_X13_Y9_N20 1 " "Info: 3: + IC(0.249 ns) + CELL(0.357 ns) = 1.472 ns; Loc. = LCCOMB_X13_Y9_N20; Fanout = 1; COMB Node = 'MyLED:inst3\|Equal0~4'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { MyLED:inst3|Equal0~6 MyLED:inst3|Equal0~4 } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 1.943 ns MyLED:inst3\|Equal0~5 4 COMB LCCOMB_X13_Y9_N8 43 " "Info: 4: + IC(0.243 ns) + CELL(0.228 ns) = 1.943 ns; Loc. = LCCOMB_X13_Y9_N8; Fanout = 43; COMB Node = 'MyLED:inst3\|Equal0~5'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { MyLED:inst3|Equal0~4 MyLED:inst3|Equal0~5 } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.746 ns) 3.676 ns MyLED:inst3\|LED7S\[0\] 5 REG LCFF_X21_Y11_N3 1 " "Info: 5: + IC(0.987 ns) + CELL(0.746 ns) = 3.676 ns; Loc. = LCFF_X21_Y11_N3; Fanout = 1; REG Node = 'MyLED:inst3\|LED7S\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { MyLED:inst3|Equal0~5 MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.603 ns ( 43.61 % ) " "Info: Total cell delay = 1.603 ns ( 43.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 56.39 % ) " "Info: Total interconnect delay = 2.073 ns ( 56.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { MyLED:inst3|\P1:Divider[8] MyLED:inst3|Equal0~6 MyLED:inst3|Equal0~4 MyLED:inst3|Equal0~5 MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { MyLED:inst3|\P1:Divider[8] {} MyLED:inst3|Equal0~6 {} MyLED:inst3|Equal0~4 {} MyLED:inst3|Equal0~5 {} MyLED:inst3|LED7S[0] {} } { 0.000ns 0.594ns 0.249ns 0.243ns 0.987ns } { 0.000ns 0.272ns 0.357ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.018 ns - Smallest " "Info: - Smallest clock skew is 0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.480 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 75 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 75; COMB Node = 'CLK~clkctrl'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns MyLED:inst3\|LED7S\[0\] 3 REG LCFF_X21_Y11_N3 1 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X21_Y11_N3; Fanout = 1; REG Node = 'MyLED:inst3\|LED7S\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { CLK~clkctrl MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { CLK CLK~clkctrl MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MyLED:inst3|LED7S[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.462 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 75 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 75; COMB Node = 'CLK~clkctrl'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.618 ns) 2.462 ns MyLED:inst3\|\\P1:Divider\[8\] 3 REG LCFF_X14_Y10_N17 3 " "Info: 3: + IC(0.647 ns) + CELL(0.618 ns) = 2.462 ns; Loc. = LCFF_X14_Y10_N17; Fanout = 3; REG Node = 'MyLED:inst3\|\\P1:Divider\[8\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { CLK~clkctrl MyLED:inst3|\P1:Divider[8] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.79 % ) " "Info: Total cell delay = 1.472 ns ( 59.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 40.21 % ) " "Info: Total interconnect delay = 0.990 ns ( 40.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { CLK CLK~clkctrl MyLED:inst3|\P1:Divider[8] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.462 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MyLED:inst3|\P1:Divider[8] {} } { 0.000ns 0.000ns 0.343ns 0.647ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { CLK CLK~clkctrl MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MyLED:inst3|LED7S[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { CLK CLK~clkctrl MyLED:inst3|\P1:Divider[8] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.462 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MyLED:inst3|\P1:Divider[8] {} } { 0.000ns 0.000ns 0.343ns 0.647ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { MyLED:inst3|\P1:Divider[8] MyLED:inst3|Equal0~6 MyLED:inst3|Equal0~4 MyLED:inst3|Equal0~5 MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { MyLED:inst3|\P1:Divider[8] {} MyLED:inst3|Equal0~6 {} MyLED:inst3|Equal0~4 {} MyLED:inst3|Equal0~5 {} MyLED:inst3|LED7S[0] {} } { 0.000ns 0.594ns 0.249ns 0.243ns 0.987ns } { 0.000ns 0.272ns 0.357ns 0.228ns 0.746ns } "" } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { CLK CLK~clkctrl MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MyLED:inst3|LED7S[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { CLK CLK~clkctrl MyLED:inst3|\P1:Divider[8] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.462 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MyLED:inst3|\P1:Divider[8] {} } { 0.000ns 0.000ns 0.343ns 0.647ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CPURegister:inst5\|\\P1:PC\[7\] M\[0\] CLK 4.120 ns register " "Info: tsu for register \"CPURegister:inst5\|\\P1:PC\[7\]\" (data pin = \"M\[0\]\", clock pin = \"CLK\") is 4.120 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.501 ns + Longest pin register " "Info: + Longest pin to register delay is 6.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns M\[0\] 1 PIN PIN_AA11 14 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 14; PIN Node = 'M\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[0] } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 168 0 168 184 "M\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.387 ns) + CELL(0.346 ns) 5.542 ns CPURegister:inst5\|\\P1:PC\[7\]~1 2 COMB LCCOMB_X22_Y17_N20 4 " "Info: 2: + IC(4.387 ns) + CELL(0.346 ns) = 5.542 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 4; COMB Node = 'CPURegister:inst5\|\\P1:PC\[7\]~1'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { M[0] CPURegister:inst5|\P1:PC[7]~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.746 ns) 6.501 ns CPURegister:inst5\|\\P1:PC\[7\] 3 REG LCFF_X22_Y17_N13 3 " "Info: 3: + IC(0.213 ns) + CELL(0.746 ns) = 6.501 ns; Loc. = LCFF_X22_Y17_N13; Fanout = 3; REG Node = 'CPURegister:inst5\|\\P1:PC\[7\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { CPURegister:inst5|\P1:PC[7]~1 CPURegister:inst5|\P1:PC[7] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.901 ns ( 29.24 % ) " "Info: Total cell delay = 1.901 ns ( 29.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 70.76 % ) " "Info: Total interconnect delay = 4.600 ns ( 70.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "6.501 ns" { M[0] CPURegister:inst5|\P1:PC[7]~1 CPURegister:inst5|\P1:PC[7] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "6.501 ns" { M[0] {} M[0]~combout {} CPURegister:inst5|\P1:PC[7]~1 {} CPURegister:inst5|\P1:PC[7] {} } { 0.000ns 0.000ns 4.387ns 0.213ns } { 0.000ns 0.809ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.471 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 75 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 75; COMB Node = 'CLK~clkctrl'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns CPURegister:inst5\|\\P1:PC\[7\] 3 REG LCFF_X22_Y17_N13 3 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X22_Y17_N13; Fanout = 3; REG Node = 'CPURegister:inst5\|\\P1:PC\[7\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { CLK~clkctrl CPURegister:inst5|\P1:PC[7] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { CLK CLK~clkctrl CPURegister:inst5|\P1:PC[7] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CPURegister:inst5|\P1:PC[7] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "6.501 ns" { M[0] CPURegister:inst5|\P1:PC[7]~1 CPURegister:inst5|\P1:PC[7] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "6.501 ns" { M[0] {} M[0]~combout {} CPURegister:inst5|\P1:PC[7]~1 {} CPURegister:inst5|\P1:PC[7] {} } { 0.000ns 0.000ns 4.387ns 0.213ns } { 0.000ns 0.809ns 0.346ns 0.746ns } "" } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { CLK CLK~clkctrl CPURegister:inst5|\P1:PC[7] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CPURegister:inst5|\P1:PC[7] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK q\[0\] lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sg61:auto_generated\|q_a\[0\] 6.670 ns memory " "Info: tco from clock \"CLK\" to destination pin \"q\[0\]\" through memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sg61:auto_generated\|q_a\[0\]\" is 6.670 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.322 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 2.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 75 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 75; COMB Node = 'CLK~clkctrl'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.472 ns) 2.322 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sg61:auto_generated\|q_a\[0\] 3 MEM M4K_X20_Y16 2 " "Info: 3: + IC(0.653 ns) + CELL(0.472 ns) = 2.322 ns; Loc. = M4K_X20_Y16; Fanout = 2; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sg61:auto_generated\|q_a\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_sg61.tdf" "" { Text "E:/Computer Organization Experiment/Experiment7/db/altsyncram_sg61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 57.11 % ) " "Info: Total cell delay = 1.326 ns ( 57.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 42.89 % ) " "Info: Total interconnect delay = 0.996 ns ( 42.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { CLK CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.322 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_sg61.tdf" "" { Text "E:/Computer Organization Experiment/Experiment7/db/altsyncram_sg61.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.212 ns + Longest memory pin " "Info: + Longest memory to pin delay is 4.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sg61:auto_generated\|q_a\[0\] 1 MEM M4K_X20_Y16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y16; Fanout = 2; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sg61:auto_generated\|q_a\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_sg61.tdf" "" { Text "E:/Computer Organization Experiment/Experiment7/db/altsyncram_sg61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.209 ns) + CELL(1.952 ns) 4.212 ns q\[0\] 2 PIN PIN_U12 0 " "Info: 2: + IC(2.209 ns) + CELL(1.952 ns) = 4.212 ns; Loc. = PIN_U12; Fanout = 0; PIN Node = 'q\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] q[0] } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.003 ns ( 47.55 % ) " "Info: Total cell delay = 2.003 ns ( 47.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.209 ns ( 52.45 % ) " "Info: Total interconnect delay = 2.209 ns ( 52.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] q[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "4.212 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] {} q[0] {} } { 0.000ns 2.209ns } { 0.051ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { CLK CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.322 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] q[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "4.212 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] {} q[0] {} } { 0.000ns 2.209ns } { 0.051ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CPURegister:inst5\|\\P1:PC\[4\] addr\[0\] CLK -2.663 ns register " "Info: th for register \"CPURegister:inst5\|\\P1:PC\[4\]\" (data pin = \"addr\[0\]\", clock pin = \"CLK\") is -2.663 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.471 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 75 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 75; COMB Node = 'CLK~clkctrl'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns CPURegister:inst5\|\\P1:PC\[4\] 3 REG LCFF_X22_Y17_N7 4 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X22_Y17_N7; Fanout = 4; REG Node = 'CPURegister:inst5\|\\P1:PC\[4\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { CLK~clkctrl CPURegister:inst5|\P1:PC[4] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { CLK CLK~clkctrl CPURegister:inst5|\P1:PC[4] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CPURegister:inst5|\P1:PC[4] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.283 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.283 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns addr\[0\] 1 PIN PIN_J20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_J20; Fanout = 2; PIN Node = 'addr\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 184 0 168 200 "addr\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.154 ns) + CELL(0.309 ns) 5.283 ns CPURegister:inst5\|\\P1:PC\[4\] 2 REG LCFF_X22_Y17_N7 4 " "Info: 2: + IC(4.154 ns) + CELL(0.309 ns) = 5.283 ns; Loc. = LCFF_X22_Y17_N7; Fanout = 4; REG Node = 'CPURegister:inst5\|\\P1:PC\[4\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "4.463 ns" { addr[0] CPURegister:inst5|\P1:PC[4] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 21.37 % ) " "Info: Total cell delay = 1.129 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.154 ns ( 78.63 % ) " "Info: Total interconnect delay = 4.154 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "5.283 ns" { addr[0] CPURegister:inst5|\P1:PC[4] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "5.283 ns" { addr[0] {} addr[0]~combout {} CPURegister:inst5|\P1:PC[4] {} } { 0.000ns 0.000ns 4.154ns } { 0.000ns 0.820ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { CLK CLK~clkctrl CPURegister:inst5|\P1:PC[4] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CPURegister:inst5|\P1:PC[4] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "5.283 ns" { addr[0] CPURegister:inst5|\P1:PC[4] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "5.283 ns" { addr[0] {} addr[0]~combout {} CPURegister:inst5|\P1:PC[4] {} } { 0.000ns 0.000ns 4.154ns } { 0.000ns 0.820ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 20:27:40 2017 " "Info: Processing ended: Tue Nov 28 20:27:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
