ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"myTracer.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SysTick_Handler,"ax",%progbits
  20              		.align	2
  21              		.global	SysTick_Handler
  22              		.thumb
  23              		.thumb_func
  24              		.type	SysTick_Handler, %function
  25              	SysTick_Handler:
  26              	.LFB64:
  27              		.file 1 "myTracer.c"
   1:myTracer.c    **** /* ========================================
   2:myTracer.c    ****  *
   3:myTracer.c    ****  * Copyright YOUR COMPANY, THE YEAR
   4:myTracer.c    ****  * All Rights Reserved
   5:myTracer.c    ****  * UNPUBLISHED, LICENSED SOFTWARE.
   6:myTracer.c    ****  *
   7:myTracer.c    ****  * CONFIDENTIAL AND PROPRIETARY INFORMATION
   8:myTracer.c    ****  * WHICH IS THE PROPERTY OF your company.
   9:myTracer.c    ****  *
  10:myTracer.c    ****  * ========================================
  11:myTracer.c    **** */
  12:myTracer.c    **** 
  13:myTracer.c    **** /* [] END OF FILE */
  14:myTracer.c    **** #include "myTracer.h"
  15:myTracer.c    **** #include "UART_LOG.h"
  16:myTracer.c    **** #include <stdlib.h>
  17:myTracer.c    **** #include "project.h"
  18:myTracer.c    **** 
  19:myTracer.c    **** 
  20:myTracer.c    **** /**************************************************************************************************
  21:myTracer.c    **** #include "Pin_1.h" 
  22:myTracer.c    **** /* Pin Related Registers */
  23:myTracer.c    **** #define Pin_1_DR                 (* (reg8 *) Pin_1__DR)
  24:myTracer.c    **** #define Pin_1_MASK               Pin_1__MASK
  25:myTracer.c    **** #define Pin_1_SHIFT              Pin_1__SHIFT
  26:myTracer.c    **** #define SET_PIN 1
  27:myTracer.c    **** #define CLEAR_PIN 0
  28:myTracer.c    **** /*-----------------------*/
  29:myTracer.c    **** #define TIMER_STOP_MASK 0xFFFFFFFE
  30:myTracer.c    **** /*Data WatchPoint Unit related Registers*/
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 2


  31:myTracer.c    **** #define MY_DWT_CTRL CYDEV_DWT_CTRL //0xE0001000
  32:myTracer.c    **** #define MY_DWT_CCNT CYDEV_DWT_CYCLE_COUNT //0xE0001004 
  33:myTracer.c    **** #define DEMCR_MY 0xE000EDFC
  34:myTracer.c    **** /*-------------------------------------*/
  35:myTracer.c    **** /*SYSTICK START VALUE*/
  36:myTracer.c    **** #define SYSTICK_START_VALUE 16777215
  37:myTracer.c    **** 
  38:myTracer.c    **** void (*systickHandlerPtr)(void); //for NVIC function pointer to the below Handler function
  39:myTracer.c    **** volatile uint32_t systickCount = 0;
  40:myTracer.c    **** /**************************************************************************************************
  41:myTracer.c    **** boolean_t globalSYSTICKActive = 0;
  42:myTracer.c    **** boolean_t globalDWTActive = 0;
  43:myTracer.c    **** boolean_t globalPINActive = 0;
  44:myTracer.c    **** 
  45:myTracer.c    **** void SysTick_Handler(void){
  28              		.loc 1 45 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  46:myTracer.c    ****     systickCount++;  
  33              		.loc 1 46 0
  34 0000 024A     		ldr	r2, .L2
  35 0002 1368     		ldr	r3, [r2]
  36 0004 0133     		adds	r3, r3, #1
  37 0006 1360     		str	r3, [r2]
  38 0008 7047     		bx	lr
  39              	.L3:
  40 000a 00BF     		.align	2
  41              	.L2:
  42 000c 00000000 		.word	.LANCHOR0
  43              		.cfi_endproc
  44              	.LFE64:
  45              		.size	SysTick_Handler, .-SysTick_Handler
  46              		.section	.text.myTimer_init,"ax",%progbits
  47              		.align	2
  48              		.global	myTimer_init
  49              		.thumb
  50              		.thumb_func
  51              		.type	myTimer_init, %function
  52              	myTimer_init:
  53              	.LFB65:
  47:myTracer.c    **** }
  48:myTracer.c    **** 
  49:myTracer.c    **** void myTimer_init(myTracer_t* me,  tracerMode_t mode, char* name){
  54              		.loc 1 49 0
  55              		.cfi_startproc
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58              	.LVL0:
  59 0000 70B5     		push	{r4, r5, r6, lr}
  60              		.cfi_def_cfa_offset 16
  61              		.cfi_offset 4, -16
  62              		.cfi_offset 5, -12
  63              		.cfi_offset 6, -8
  64              		.cfi_offset 14, -4
  65 0002 0446     		mov	r4, r0
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 3


  66 0004 0D46     		mov	r5, r1
  67 0006 1646     		mov	r6, r2
  50:myTracer.c    ****     UART_LOG_Start();
  68              		.loc 1 50 0
  69 0008 FFF7FEFF 		bl	UART_LOG_Start
  70              	.LVL1:
  51:myTracer.c    ****     me->m_mode = mode;
  71              		.loc 1 51 0
  72 000c 2570     		strb	r5, [r4]
  52:myTracer.c    ****     me->current_time = 0;
  73              		.loc 1 52 0
  74 000e 0023     		movs	r3, #0
  75 0010 A360     		str	r3, [r4, #8]
  53:myTracer.c    ****     me->m_name = malloc(strlen(name));
  76              		.loc 1 53 0
  77 0012 3046     		mov	r0, r6
  78 0014 FFF7FEFF 		bl	strlen
  79              	.LVL2:
  80 0018 FFF7FEFF 		bl	malloc
  81              	.LVL3:
  54:myTracer.c    ****     me->m_name = name;
  82              		.loc 1 54 0
  83 001c 6660     		str	r6, [r4, #4]
  55:myTracer.c    ****     me->m_status = INITIALIZED;
  84              		.loc 1 55 0
  85 001e 0123     		movs	r3, #1
  86 0020 2373     		strb	r3, [r4, #12]
  56:myTracer.c    ****     if (me->m_mode == SYSTICK && globalSYSTICKActive == 0){
  87              		.loc 1 56 0
  88 0022 35BB     		cbnz	r5, .L5
  89              		.loc 1 56 0 is_stmt 0 discriminator 1
  90 0024 2F4B     		ldr	r3, .L10
  91 0026 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
  92 0028 1BBB     		cbnz	r3, .L5
  57:myTracer.c    ****         globalSYSTICKActive = 1;
  93              		.loc 1 57 0 is_stmt 1
  94 002a 0122     		movs	r2, #1
  95 002c 2D4B     		ldr	r3, .L10
  96 002e 1A71     		strb	r2, [r3, #4]
  58:myTracer.c    ****         sprintf(me->m_name,"%s","SysTick");
  97              		.loc 1 58 0
  98 0030 2D4B     		ldr	r3, .L10+4
  99 0032 03CB     		ldmia	r3!, {r0, r1}
 100 0034 3060     		str	r0, [r6]	@ unaligned
 101 0036 7160     		str	r1, [r6, #4]	@ unaligned
  59:myTracer.c    ****         //Disable DWT and PIN
  60:myTracer.c    ****         systickHandlerPtr = SysTick_Handler;
 102              		.loc 1 60 0
 103 0038 2C48     		ldr	r0, .L10+8
 104 003a 2D4B     		ldr	r3, .L10+12
 105 003c 0360     		str	r3, [r0]
  61:myTracer.c    ****         CY_SYS_SYST_CSR_REG = 0x00;
 106              		.loc 1 61 0
 107 003e 2D4B     		ldr	r3, .L10+16
 108 0040 0022     		movs	r2, #0
 109 0042 1A60     		str	r2, [r3]
  62:myTracer.c    ****         CY_SYS_SYST_RVR_REG = 0x5DC0;//SysTick_LOAD_RELOAD_Msk;
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 4


 110              		.loc 1 62 0
 111 0044 45F6C054 		movw	r4, #24000
 112              	.LVL4:
 113 0048 2B49     		ldr	r1, .L10+20
 114 004a 0C60     		str	r4, [r1]
 115              	.LVL5:
 116              	.LBB7:
 117              	.LBB8:
 118              		.file 2 "Generated_Source\\PSoC5/core_cm3.h"
   1:Generated_Source\PSoC5/core_cm3.h **** /**************************************************************************//**
   2:Generated_Source\PSoC5/core_cm3.h ****  * @file     core_cm3.h
   3:Generated_Source\PSoC5/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC5/core_cm3.h ****  * @version  V5.00
   5:Generated_Source\PSoC5/core_cm3.h ****  * @date     13. September 2016
   6:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
   7:Generated_Source\PSoC5/core_cm3.h **** /*
   8:Generated_Source\PSoC5/core_cm3.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC5/core_cm3.h ****  *
  10:Generated_Source\PSoC5/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC5/core_cm3.h ****  *
  12:Generated_Source\PSoC5/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC5/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC5/core_cm3.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC5/core_cm3.h ****  *
  16:Generated_Source\PSoC5/core_cm3.h ****  * http://www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC5/core_cm3.h ****  *
  18:Generated_Source\PSoC5/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC5/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC5/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC5/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC5/core_cm3.h ****  * limitations under the License.
  23:Generated_Source\PSoC5/core_cm3.h ****  */
  24:Generated_Source\PSoC5/core_cm3.h **** 
  25:Generated_Source\PSoC5/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC5/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC5/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:Generated_Source\PSoC5/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC5/core_cm3.h **** #endif
  30:Generated_Source\PSoC5/core_cm3.h **** 
  31:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Generated_Source\PSoC5/core_cm3.h **** 
  34:Generated_Source\PSoC5/core_cm3.h **** #include <stdint.h>
  35:Generated_Source\PSoC5/core_cm3.h **** 
  36:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
  38:Generated_Source\PSoC5/core_cm3.h **** #endif
  39:Generated_Source\PSoC5/core_cm3.h **** 
  40:Generated_Source\PSoC5/core_cm3.h **** /**
  41:Generated_Source\PSoC5/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC5/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC5/core_cm3.h **** 
  44:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC5/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC5/core_cm3.h **** 
  47:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC5/core_cm3.h ****      Unions are used for effective representation of core registers.
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 5


  49:Generated_Source\PSoC5/core_cm3.h **** 
  50:Generated_Source\PSoC5/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC5/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC5/core_cm3.h ****  */
  53:Generated_Source\PSoC5/core_cm3.h **** 
  54:Generated_Source\PSoC5/core_cm3.h **** 
  55:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
  56:Generated_Source\PSoC5/core_cm3.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
  58:Generated_Source\PSoC5/core_cm3.h **** /**
  59:Generated_Source\PSoC5/core_cm3.h ****   \ingroup Cortex_M3
  60:Generated_Source\PSoC5/core_cm3.h ****   @{
  61:Generated_Source\PSoC5/core_cm3.h ****  */
  62:Generated_Source\PSoC5/core_cm3.h **** 
  63:Generated_Source\PSoC5/core_cm3.h **** /*  CMSIS CM3 definitions */
  64:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC5/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC5/core_cm3.h **** 
  69:Generated_Source\PSoC5/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC5/core_cm3.h **** 
  71:Generated_Source\PSoC5/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC5/core_cm3.h ****     This core does not support an FPU at all
  73:Generated_Source\PSoC5/core_cm3.h **** */
  74:Generated_Source\PSoC5/core_cm3.h **** #define __FPU_USED       0U
  75:Generated_Source\PSoC5/core_cm3.h **** 
  76:Generated_Source\PSoC5/core_cm3.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  79:Generated_Source\PSoC5/core_cm3.h ****   #endif
  80:Generated_Source\PSoC5/core_cm3.h **** 
  81:Generated_Source\PSoC5/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  82:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARM_PCS_VFP
  83:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  84:Generated_Source\PSoC5/core_cm3.h ****   #endif
  85:Generated_Source\PSoC5/core_cm3.h **** 
  86:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
  87:Generated_Source\PSoC5/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  88:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  89:Generated_Source\PSoC5/core_cm3.h ****   #endif
  90:Generated_Source\PSoC5/core_cm3.h **** 
  91:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
  92:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARMVFP__
  93:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  94:Generated_Source\PSoC5/core_cm3.h ****   #endif
  95:Generated_Source\PSoC5/core_cm3.h **** 
  96:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TI_ARM__ )
  97:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
  98:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  99:Generated_Source\PSoC5/core_cm3.h ****   #endif
 100:Generated_Source\PSoC5/core_cm3.h **** 
 101:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
 102:Generated_Source\PSoC5/core_cm3.h ****   #if defined __FPU_VFP__
 103:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 104:Generated_Source\PSoC5/core_cm3.h ****   #endif
 105:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 6


 106:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )
 107:Generated_Source\PSoC5/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 108:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 109:Generated_Source\PSoC5/core_cm3.h ****   #endif
 110:Generated_Source\PSoC5/core_cm3.h **** 
 111:Generated_Source\PSoC5/core_cm3.h **** #endif
 112:Generated_Source\PSoC5/core_cm3.h **** 
 113:Generated_Source\PSoC5/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 114:Generated_Source\PSoC5/core_cm3.h **** 
 115:Generated_Source\PSoC5/core_cm3.h **** 
 116:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 117:Generated_Source\PSoC5/core_cm3.h **** }
 118:Generated_Source\PSoC5/core_cm3.h **** #endif
 119:Generated_Source\PSoC5/core_cm3.h **** 
 120:Generated_Source\PSoC5/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 121:Generated_Source\PSoC5/core_cm3.h **** 
 122:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CMSIS_GENERIC
 123:Generated_Source\PSoC5/core_cm3.h **** 
 124:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 125:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 126:Generated_Source\PSoC5/core_cm3.h **** 
 127:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 128:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
 129:Generated_Source\PSoC5/core_cm3.h **** #endif
 130:Generated_Source\PSoC5/core_cm3.h **** 
 131:Generated_Source\PSoC5/core_cm3.h **** /* check device defines and use defaults */
 132:Generated_Source\PSoC5/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 133:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __CM3_REV
 134:Generated_Source\PSoC5/core_cm3.h ****     #define __CM3_REV               0x0200U
 135:Generated_Source\PSoC5/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 136:Generated_Source\PSoC5/core_cm3.h ****   #endif
 137:Generated_Source\PSoC5/core_cm3.h **** 
 138:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __MPU_PRESENT
 139:Generated_Source\PSoC5/core_cm3.h ****     #define __MPU_PRESENT             0U
 140:Generated_Source\PSoC5/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 141:Generated_Source\PSoC5/core_cm3.h ****   #endif
 142:Generated_Source\PSoC5/core_cm3.h **** 
 143:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 144:Generated_Source\PSoC5/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 145:Generated_Source\PSoC5/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 146:Generated_Source\PSoC5/core_cm3.h ****   #endif
 147:Generated_Source\PSoC5/core_cm3.h **** 
 148:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 149:Generated_Source\PSoC5/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 150:Generated_Source\PSoC5/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 151:Generated_Source\PSoC5/core_cm3.h ****   #endif
 152:Generated_Source\PSoC5/core_cm3.h **** #endif
 153:Generated_Source\PSoC5/core_cm3.h **** 
 154:Generated_Source\PSoC5/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 155:Generated_Source\PSoC5/core_cm3.h **** /**
 156:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 157:Generated_Source\PSoC5/core_cm3.h **** 
 158:Generated_Source\PSoC5/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 159:Generated_Source\PSoC5/core_cm3.h ****     \li to specify the access to peripheral variables.
 160:Generated_Source\PSoC5/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 161:Generated_Source\PSoC5/core_cm3.h **** */
 162:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 7


 163:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 164:Generated_Source\PSoC5/core_cm3.h **** #else
 165:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 166:Generated_Source\PSoC5/core_cm3.h **** #endif
 167:Generated_Source\PSoC5/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 168:Generated_Source\PSoC5/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 169:Generated_Source\PSoC5/core_cm3.h **** 
 170:Generated_Source\PSoC5/core_cm3.h **** /* following defines should be used for structure members */
 171:Generated_Source\PSoC5/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 172:Generated_Source\PSoC5/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 173:Generated_Source\PSoC5/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 174:Generated_Source\PSoC5/core_cm3.h **** 
 175:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group Cortex_M3 */
 176:Generated_Source\PSoC5/core_cm3.h **** 
 177:Generated_Source\PSoC5/core_cm3.h **** 
 178:Generated_Source\PSoC5/core_cm3.h **** 
 179:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
 180:Generated_Source\PSoC5/core_cm3.h ****  *                 Register Abstraction
 181:Generated_Source\PSoC5/core_cm3.h ****   Core Register contain:
 182:Generated_Source\PSoC5/core_cm3.h ****   - Core Register
 183:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Register
 184:Generated_Source\PSoC5/core_cm3.h ****   - Core SCB Register
 185:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Register
 186:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Register
 187:Generated_Source\PSoC5/core_cm3.h ****   - Core MPU Register
 188:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
 189:Generated_Source\PSoC5/core_cm3.h **** /**
 190:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 191:Generated_Source\PSoC5/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 192:Generated_Source\PSoC5/core_cm3.h **** */
 193:Generated_Source\PSoC5/core_cm3.h **** 
 194:Generated_Source\PSoC5/core_cm3.h **** /**
 195:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 196:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 197:Generated_Source\PSoC5/core_cm3.h ****   \brief      Core Register type definitions.
 198:Generated_Source\PSoC5/core_cm3.h ****   @{
 199:Generated_Source\PSoC5/core_cm3.h ****  */
 200:Generated_Source\PSoC5/core_cm3.h **** 
 201:Generated_Source\PSoC5/core_cm3.h **** /**
 202:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 203:Generated_Source\PSoC5/core_cm3.h ****  */
 204:Generated_Source\PSoC5/core_cm3.h **** typedef union
 205:Generated_Source\PSoC5/core_cm3.h **** {
 206:Generated_Source\PSoC5/core_cm3.h ****   struct
 207:Generated_Source\PSoC5/core_cm3.h ****   {
 208:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 209:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 210:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 211:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 212:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 213:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 214:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 215:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 216:Generated_Source\PSoC5/core_cm3.h **** } APSR_Type;
 217:Generated_Source\PSoC5/core_cm3.h **** 
 218:Generated_Source\PSoC5/core_cm3.h **** /* APSR Register Definitions */
 219:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 8


 220:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 221:Generated_Source\PSoC5/core_cm3.h **** 
 222:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 223:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 224:Generated_Source\PSoC5/core_cm3.h **** 
 225:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 226:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 227:Generated_Source\PSoC5/core_cm3.h **** 
 228:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 229:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 230:Generated_Source\PSoC5/core_cm3.h **** 
 231:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 232:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 233:Generated_Source\PSoC5/core_cm3.h **** 
 234:Generated_Source\PSoC5/core_cm3.h **** 
 235:Generated_Source\PSoC5/core_cm3.h **** /**
 236:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 237:Generated_Source\PSoC5/core_cm3.h ****  */
 238:Generated_Source\PSoC5/core_cm3.h **** typedef union
 239:Generated_Source\PSoC5/core_cm3.h **** {
 240:Generated_Source\PSoC5/core_cm3.h ****   struct
 241:Generated_Source\PSoC5/core_cm3.h ****   {
 242:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 243:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 244:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 245:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 246:Generated_Source\PSoC5/core_cm3.h **** } IPSR_Type;
 247:Generated_Source\PSoC5/core_cm3.h **** 
 248:Generated_Source\PSoC5/core_cm3.h **** /* IPSR Register Definitions */
 249:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 250:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 251:Generated_Source\PSoC5/core_cm3.h **** 
 252:Generated_Source\PSoC5/core_cm3.h **** 
 253:Generated_Source\PSoC5/core_cm3.h **** /**
 254:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 255:Generated_Source\PSoC5/core_cm3.h ****  */
 256:Generated_Source\PSoC5/core_cm3.h **** typedef union
 257:Generated_Source\PSoC5/core_cm3.h **** {
 258:Generated_Source\PSoC5/core_cm3.h ****   struct
 259:Generated_Source\PSoC5/core_cm3.h ****   {
 260:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 261:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 262:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 263:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 264:Generated_Source\PSoC5/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 265:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 266:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC5/core_cm3.h **** } xPSR_Type;
 274:Generated_Source\PSoC5/core_cm3.h **** 
 275:Generated_Source\PSoC5/core_cm3.h **** /* xPSR Register Definitions */
 276:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 9


 277:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 278:Generated_Source\PSoC5/core_cm3.h **** 
 279:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 280:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 281:Generated_Source\PSoC5/core_cm3.h **** 
 282:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 283:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 284:Generated_Source\PSoC5/core_cm3.h **** 
 285:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 286:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 287:Generated_Source\PSoC5/core_cm3.h **** 
 288:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 289:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 290:Generated_Source\PSoC5/core_cm3.h **** 
 291:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 292:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 293:Generated_Source\PSoC5/core_cm3.h **** 
 294:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 295:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 296:Generated_Source\PSoC5/core_cm3.h **** 
 297:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 298:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 299:Generated_Source\PSoC5/core_cm3.h **** 
 300:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 301:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 302:Generated_Source\PSoC5/core_cm3.h **** 
 303:Generated_Source\PSoC5/core_cm3.h **** 
 304:Generated_Source\PSoC5/core_cm3.h **** /**
 305:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 306:Generated_Source\PSoC5/core_cm3.h ****  */
 307:Generated_Source\PSoC5/core_cm3.h **** typedef union
 308:Generated_Source\PSoC5/core_cm3.h **** {
 309:Generated_Source\PSoC5/core_cm3.h ****   struct
 310:Generated_Source\PSoC5/core_cm3.h ****   {
 311:Generated_Source\PSoC5/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 312:Generated_Source\PSoC5/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 313:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 314:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 315:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 316:Generated_Source\PSoC5/core_cm3.h **** } CONTROL_Type;
 317:Generated_Source\PSoC5/core_cm3.h **** 
 318:Generated_Source\PSoC5/core_cm3.h **** /* CONTROL Register Definitions */
 319:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 320:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 321:Generated_Source\PSoC5/core_cm3.h **** 
 322:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 323:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 324:Generated_Source\PSoC5/core_cm3.h **** 
 325:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CORE */
 326:Generated_Source\PSoC5/core_cm3.h **** 
 327:Generated_Source\PSoC5/core_cm3.h **** 
 328:Generated_Source\PSoC5/core_cm3.h **** /**
 329:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 330:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 331:Generated_Source\PSoC5/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 332:Generated_Source\PSoC5/core_cm3.h ****   @{
 333:Generated_Source\PSoC5/core_cm3.h ****  */
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 10


 334:Generated_Source\PSoC5/core_cm3.h **** 
 335:Generated_Source\PSoC5/core_cm3.h **** /**
 336:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 337:Generated_Source\PSoC5/core_cm3.h ****  */
 338:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 339:Generated_Source\PSoC5/core_cm3.h **** {
 340:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 341:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[24U];
 342:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 343:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RSERVED1[24U];
 344:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 345:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[24U];
 346:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 347:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[24U];
 348:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 349:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[56U];
 350:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 351:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[644U];
 352:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 353:Generated_Source\PSoC5/core_cm3.h **** }  NVIC_Type;
 354:Generated_Source\PSoC5/core_cm3.h **** 
 355:Generated_Source\PSoC5/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 356:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 357:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 358:Generated_Source\PSoC5/core_cm3.h **** 
 359:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 360:Generated_Source\PSoC5/core_cm3.h **** 
 361:Generated_Source\PSoC5/core_cm3.h **** 
 362:Generated_Source\PSoC5/core_cm3.h **** /**
 363:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 364:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 365:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 366:Generated_Source\PSoC5/core_cm3.h ****   @{
 367:Generated_Source\PSoC5/core_cm3.h ****  */
 368:Generated_Source\PSoC5/core_cm3.h **** 
 369:Generated_Source\PSoC5/core_cm3.h **** /**
 370:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 371:Generated_Source\PSoC5/core_cm3.h ****  */
 372:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 373:Generated_Source\PSoC5/core_cm3.h **** {
 374:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 375:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 376:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 377:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 378:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 379:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 380:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 381:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 382:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 383:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 384:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 385:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 386:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 387:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 388:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 389:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 390:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 11


 391:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 392:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 393:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[5U];
 394:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 395:Generated_Source\PSoC5/core_cm3.h **** } SCB_Type;
 396:Generated_Source\PSoC5/core_cm3.h **** 
 397:Generated_Source\PSoC5/core_cm3.h **** /* SCB CPUID Register Definitions */
 398:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 399:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 400:Generated_Source\PSoC5/core_cm3.h **** 
 401:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 402:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 403:Generated_Source\PSoC5/core_cm3.h **** 
 404:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 405:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 406:Generated_Source\PSoC5/core_cm3.h **** 
 407:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 408:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 409:Generated_Source\PSoC5/core_cm3.h **** 
 410:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 411:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 412:Generated_Source\PSoC5/core_cm3.h **** 
 413:Generated_Source\PSoC5/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 414:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 415:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 416:Generated_Source\PSoC5/core_cm3.h **** 
 417:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 418:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 419:Generated_Source\PSoC5/core_cm3.h **** 
 420:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 421:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 422:Generated_Source\PSoC5/core_cm3.h **** 
 423:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 424:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 425:Generated_Source\PSoC5/core_cm3.h **** 
 426:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 427:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 428:Generated_Source\PSoC5/core_cm3.h **** 
 429:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 430:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 431:Generated_Source\PSoC5/core_cm3.h **** 
 432:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 433:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 434:Generated_Source\PSoC5/core_cm3.h **** 
 435:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 436:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 437:Generated_Source\PSoC5/core_cm3.h **** 
 438:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 439:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 440:Generated_Source\PSoC5/core_cm3.h **** 
 441:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 442:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 443:Generated_Source\PSoC5/core_cm3.h **** 
 444:Generated_Source\PSoC5/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 445:Generated_Source\PSoC5/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 446:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 447:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 12


 448:Generated_Source\PSoC5/core_cm3.h **** 
 449:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 450:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 451:Generated_Source\PSoC5/core_cm3.h **** #else
 452:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 453:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 454:Generated_Source\PSoC5/core_cm3.h **** #endif
 455:Generated_Source\PSoC5/core_cm3.h **** 
 456:Generated_Source\PSoC5/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 457:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 458:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 459:Generated_Source\PSoC5/core_cm3.h **** 
 460:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 461:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 462:Generated_Source\PSoC5/core_cm3.h **** 
 463:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 464:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 465:Generated_Source\PSoC5/core_cm3.h **** 
 466:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 467:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 468:Generated_Source\PSoC5/core_cm3.h **** 
 469:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 470:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 471:Generated_Source\PSoC5/core_cm3.h **** 
 472:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 473:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 474:Generated_Source\PSoC5/core_cm3.h **** 
 475:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 476:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 477:Generated_Source\PSoC5/core_cm3.h **** 
 478:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Control Register Definitions */
 479:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 480:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 481:Generated_Source\PSoC5/core_cm3.h **** 
 482:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 483:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 484:Generated_Source\PSoC5/core_cm3.h **** 
 485:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 486:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 487:Generated_Source\PSoC5/core_cm3.h **** 
 488:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 489:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 490:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 491:Generated_Source\PSoC5/core_cm3.h **** 
 492:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 493:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 494:Generated_Source\PSoC5/core_cm3.h **** 
 495:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 496:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 497:Generated_Source\PSoC5/core_cm3.h **** 
 498:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 499:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 500:Generated_Source\PSoC5/core_cm3.h **** 
 501:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 502:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 503:Generated_Source\PSoC5/core_cm3.h **** 
 504:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 13


 505:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 506:Generated_Source\PSoC5/core_cm3.h **** 
 507:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 508:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 509:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 510:Generated_Source\PSoC5/core_cm3.h **** 
 511:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 512:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 513:Generated_Source\PSoC5/core_cm3.h **** 
 514:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 515:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 516:Generated_Source\PSoC5/core_cm3.h **** 
 517:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 518:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 519:Generated_Source\PSoC5/core_cm3.h **** 
 520:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 521:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 522:Generated_Source\PSoC5/core_cm3.h **** 
 523:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 524:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 525:Generated_Source\PSoC5/core_cm3.h **** 
 526:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 527:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 528:Generated_Source\PSoC5/core_cm3.h **** 
 529:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 530:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 531:Generated_Source\PSoC5/core_cm3.h **** 
 532:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 533:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 534:Generated_Source\PSoC5/core_cm3.h **** 
 535:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 536:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 537:Generated_Source\PSoC5/core_cm3.h **** 
 538:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 539:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 540:Generated_Source\PSoC5/core_cm3.h **** 
 541:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 542:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 543:Generated_Source\PSoC5/core_cm3.h **** 
 544:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 545:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 546:Generated_Source\PSoC5/core_cm3.h **** 
 547:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 548:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 549:Generated_Source\PSoC5/core_cm3.h **** 
 550:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 551:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 552:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 553:Generated_Source\PSoC5/core_cm3.h **** 
 554:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 555:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 556:Generated_Source\PSoC5/core_cm3.h **** 
 557:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 558:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 559:Generated_Source\PSoC5/core_cm3.h **** 
 560:Generated_Source\PSoC5/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 561:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 14


 562:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 563:Generated_Source\PSoC5/core_cm3.h **** 
 564:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 565:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 566:Generated_Source\PSoC5/core_cm3.h **** 
 567:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 568:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 569:Generated_Source\PSoC5/core_cm3.h **** 
 570:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 571:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 572:Generated_Source\PSoC5/core_cm3.h **** 
 573:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 574:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 575:Generated_Source\PSoC5/core_cm3.h **** 
 576:Generated_Source\PSoC5/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 577:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 578:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 579:Generated_Source\PSoC5/core_cm3.h **** 
 580:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 581:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 582:Generated_Source\PSoC5/core_cm3.h **** 
 583:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 584:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 585:Generated_Source\PSoC5/core_cm3.h **** 
 586:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 587:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 588:Generated_Source\PSoC5/core_cm3.h **** 
 589:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 590:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 591:Generated_Source\PSoC5/core_cm3.h **** 
 592:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 593:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 594:Generated_Source\PSoC5/core_cm3.h **** 
 595:Generated_Source\PSoC5/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 596:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 597:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 598:Generated_Source\PSoC5/core_cm3.h **** 
 599:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 600:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 601:Generated_Source\PSoC5/core_cm3.h **** 
 602:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 603:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 604:Generated_Source\PSoC5/core_cm3.h **** 
 605:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 606:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 607:Generated_Source\PSoC5/core_cm3.h **** 
 608:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 609:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 610:Generated_Source\PSoC5/core_cm3.h **** 
 611:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 612:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 613:Generated_Source\PSoC5/core_cm3.h **** 
 614:Generated_Source\PSoC5/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 615:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 616:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 617:Generated_Source\PSoC5/core_cm3.h **** 
 618:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 15


 619:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 620:Generated_Source\PSoC5/core_cm3.h **** 
 621:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 622:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 623:Generated_Source\PSoC5/core_cm3.h **** 
 624:Generated_Source\PSoC5/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 625:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 626:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 627:Generated_Source\PSoC5/core_cm3.h **** 
 628:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 629:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 630:Generated_Source\PSoC5/core_cm3.h **** 
 631:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 632:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 633:Generated_Source\PSoC5/core_cm3.h **** 
 634:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 635:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 636:Generated_Source\PSoC5/core_cm3.h **** 
 637:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 638:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 639:Generated_Source\PSoC5/core_cm3.h **** 
 640:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCB */
 641:Generated_Source\PSoC5/core_cm3.h **** 
 642:Generated_Source\PSoC5/core_cm3.h **** 
 643:Generated_Source\PSoC5/core_cm3.h **** /**
 644:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 645:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 646:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 647:Generated_Source\PSoC5/core_cm3.h ****   @{
 648:Generated_Source\PSoC5/core_cm3.h ****  */
 649:Generated_Source\PSoC5/core_cm3.h **** 
 650:Generated_Source\PSoC5/core_cm3.h **** /**
 651:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 652:Generated_Source\PSoC5/core_cm3.h ****  */
 653:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 654:Generated_Source\PSoC5/core_cm3.h **** {
 655:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 656:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 657:Generated_Source\PSoC5/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 658:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 659:Generated_Source\PSoC5/core_cm3.h **** #else
 660:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 661:Generated_Source\PSoC5/core_cm3.h **** #endif
 662:Generated_Source\PSoC5/core_cm3.h **** } SCnSCB_Type;
 663:Generated_Source\PSoC5/core_cm3.h **** 
 664:Generated_Source\PSoC5/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 665:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 666:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 667:Generated_Source\PSoC5/core_cm3.h **** 
 668:Generated_Source\PSoC5/core_cm3.h **** /* Auxiliary Control Register Definitions */
 669:Generated_Source\PSoC5/core_cm3.h **** 
 670:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 671:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 672:Generated_Source\PSoC5/core_cm3.h **** 
 673:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 674:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 675:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 16


 676:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 677:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 678:Generated_Source\PSoC5/core_cm3.h **** 
 679:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 680:Generated_Source\PSoC5/core_cm3.h **** 
 681:Generated_Source\PSoC5/core_cm3.h **** 
 682:Generated_Source\PSoC5/core_cm3.h **** /**
 683:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 684:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 685:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 686:Generated_Source\PSoC5/core_cm3.h ****   @{
 687:Generated_Source\PSoC5/core_cm3.h ****  */
 688:Generated_Source\PSoC5/core_cm3.h **** 
 689:Generated_Source\PSoC5/core_cm3.h **** /**
 690:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 691:Generated_Source\PSoC5/core_cm3.h ****  */
 692:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 693:Generated_Source\PSoC5/core_cm3.h **** {
 694:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 695:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 696:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 697:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 698:Generated_Source\PSoC5/core_cm3.h **** } SysTick_Type;
 699:Generated_Source\PSoC5/core_cm3.h **** 
 700:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 701:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 702:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 703:Generated_Source\PSoC5/core_cm3.h **** 
 704:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 705:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 706:Generated_Source\PSoC5/core_cm3.h **** 
 707:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 708:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 709:Generated_Source\PSoC5/core_cm3.h **** 
 710:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 711:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 712:Generated_Source\PSoC5/core_cm3.h **** 
 713:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Reload Register Definitions */
 714:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 715:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 716:Generated_Source\PSoC5/core_cm3.h **** 
 717:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Current Register Definitions */
 718:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 719:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 720:Generated_Source\PSoC5/core_cm3.h **** 
 721:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Calibration Register Definitions */
 722:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 723:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 724:Generated_Source\PSoC5/core_cm3.h **** 
 725:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 726:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 727:Generated_Source\PSoC5/core_cm3.h **** 
 728:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 729:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 730:Generated_Source\PSoC5/core_cm3.h **** 
 731:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 732:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 17


 733:Generated_Source\PSoC5/core_cm3.h **** 
 734:Generated_Source\PSoC5/core_cm3.h **** /**
 735:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 736:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 737:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 738:Generated_Source\PSoC5/core_cm3.h ****   @{
 739:Generated_Source\PSoC5/core_cm3.h ****  */
 740:Generated_Source\PSoC5/core_cm3.h **** 
 741:Generated_Source\PSoC5/core_cm3.h **** /**
 742:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 743:Generated_Source\PSoC5/core_cm3.h ****  */
 744:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 745:Generated_Source\PSoC5/core_cm3.h **** {
 746:Generated_Source\PSoC5/core_cm3.h ****   __OM  union
 747:Generated_Source\PSoC5/core_cm3.h ****   {
 748:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 749:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 750:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 751:Generated_Source\PSoC5/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 752:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[864U];
 753:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 754:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[15U];
 755:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 756:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[15U];
 757:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 758:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[29U];
 759:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 760:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 761:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 762:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[43U];
 763:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 764:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 765:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[6U];
 766:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 767:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 768:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 769:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 770:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 771:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 772:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 773:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 774:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 775:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 776:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 777:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 778:Generated_Source\PSoC5/core_cm3.h **** } ITM_Type;
 779:Generated_Source\PSoC5/core_cm3.h **** 
 780:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 781:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 782:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 783:Generated_Source\PSoC5/core_cm3.h **** 
 784:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Control Register Definitions */
 785:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 786:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 787:Generated_Source\PSoC5/core_cm3.h **** 
 788:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 789:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 18


 790:Generated_Source\PSoC5/core_cm3.h **** 
 791:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 792:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 793:Generated_Source\PSoC5/core_cm3.h **** 
 794:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 795:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 796:Generated_Source\PSoC5/core_cm3.h **** 
 797:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 798:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 799:Generated_Source\PSoC5/core_cm3.h **** 
 800:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 801:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 802:Generated_Source\PSoC5/core_cm3.h **** 
 803:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 804:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 805:Generated_Source\PSoC5/core_cm3.h **** 
 806:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 807:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 808:Generated_Source\PSoC5/core_cm3.h **** 
 809:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 810:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 811:Generated_Source\PSoC5/core_cm3.h **** 
 812:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Write Register Definitions */
 813:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 814:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 815:Generated_Source\PSoC5/core_cm3.h **** 
 816:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Read Register Definitions */
 817:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 818:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 819:Generated_Source\PSoC5/core_cm3.h **** 
 820:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 821:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 822:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 823:Generated_Source\PSoC5/core_cm3.h **** 
 824:Generated_Source\PSoC5/core_cm3.h **** /* ITM Lock Status Register Definitions */
 825:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 826:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 827:Generated_Source\PSoC5/core_cm3.h **** 
 828:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 829:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 830:Generated_Source\PSoC5/core_cm3.h **** 
 831:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 832:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 833:Generated_Source\PSoC5/core_cm3.h **** 
 834:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 835:Generated_Source\PSoC5/core_cm3.h **** 
 836:Generated_Source\PSoC5/core_cm3.h **** 
 837:Generated_Source\PSoC5/core_cm3.h **** /**
 838:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 839:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 840:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 841:Generated_Source\PSoC5/core_cm3.h ****   @{
 842:Generated_Source\PSoC5/core_cm3.h ****  */
 843:Generated_Source\PSoC5/core_cm3.h **** 
 844:Generated_Source\PSoC5/core_cm3.h **** /**
 845:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 846:Generated_Source\PSoC5/core_cm3.h ****  */
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 19


 847:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 848:Generated_Source\PSoC5/core_cm3.h **** {
 849:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 850:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 851:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 852:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 853:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 854:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 855:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 856:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 857:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 858:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 859:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 860:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 861:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 862:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 863:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 864:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 865:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 866:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 867:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 868:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[1U];
 869:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 870:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 871:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 872:Generated_Source\PSoC5/core_cm3.h **** } DWT_Type;
 873:Generated_Source\PSoC5/core_cm3.h **** 
 874:Generated_Source\PSoC5/core_cm3.h **** /* DWT Control Register Definitions */
 875:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 876:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 877:Generated_Source\PSoC5/core_cm3.h **** 
 878:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 879:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 880:Generated_Source\PSoC5/core_cm3.h **** 
 881:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 882:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 883:Generated_Source\PSoC5/core_cm3.h **** 
 884:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 885:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 886:Generated_Source\PSoC5/core_cm3.h **** 
 887:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 888:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 889:Generated_Source\PSoC5/core_cm3.h **** 
 890:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 891:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 892:Generated_Source\PSoC5/core_cm3.h **** 
 893:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 894:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 895:Generated_Source\PSoC5/core_cm3.h **** 
 896:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 897:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 898:Generated_Source\PSoC5/core_cm3.h **** 
 899:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 900:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 901:Generated_Source\PSoC5/core_cm3.h **** 
 902:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 903:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 20


 904:Generated_Source\PSoC5/core_cm3.h **** 
 905:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 906:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 907:Generated_Source\PSoC5/core_cm3.h **** 
 908:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 909:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 910:Generated_Source\PSoC5/core_cm3.h **** 
 911:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 912:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 913:Generated_Source\PSoC5/core_cm3.h **** 
 914:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 915:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 916:Generated_Source\PSoC5/core_cm3.h **** 
 917:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 918:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 919:Generated_Source\PSoC5/core_cm3.h **** 
 920:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 921:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 922:Generated_Source\PSoC5/core_cm3.h **** 
 923:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 924:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 925:Generated_Source\PSoC5/core_cm3.h **** 
 926:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 927:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 928:Generated_Source\PSoC5/core_cm3.h **** 
 929:Generated_Source\PSoC5/core_cm3.h **** /* DWT CPI Count Register Definitions */
 930:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 931:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 932:Generated_Source\PSoC5/core_cm3.h **** 
 933:Generated_Source\PSoC5/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 934:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 935:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 936:Generated_Source\PSoC5/core_cm3.h **** 
 937:Generated_Source\PSoC5/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 938:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 939:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 940:Generated_Source\PSoC5/core_cm3.h **** 
 941:Generated_Source\PSoC5/core_cm3.h **** /* DWT LSU Count Register Definitions */
 942:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 943:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 944:Generated_Source\PSoC5/core_cm3.h **** 
 945:Generated_Source\PSoC5/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 946:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 947:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 948:Generated_Source\PSoC5/core_cm3.h **** 
 949:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 950:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 951:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 952:Generated_Source\PSoC5/core_cm3.h **** 
 953:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 954:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 955:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 956:Generated_Source\PSoC5/core_cm3.h **** 
 957:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 958:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 959:Generated_Source\PSoC5/core_cm3.h **** 
 960:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 21


 961:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 962:Generated_Source\PSoC5/core_cm3.h **** 
 963:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 964:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 965:Generated_Source\PSoC5/core_cm3.h **** 
 966:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 967:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 968:Generated_Source\PSoC5/core_cm3.h **** 
 969:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 970:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 971:Generated_Source\PSoC5/core_cm3.h **** 
 972:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 973:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 974:Generated_Source\PSoC5/core_cm3.h **** 
 975:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 976:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 977:Generated_Source\PSoC5/core_cm3.h **** 
 978:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 979:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 980:Generated_Source\PSoC5/core_cm3.h **** 
 981:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 982:Generated_Source\PSoC5/core_cm3.h **** 
 983:Generated_Source\PSoC5/core_cm3.h **** 
 984:Generated_Source\PSoC5/core_cm3.h **** /**
 985:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 986:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 987:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 988:Generated_Source\PSoC5/core_cm3.h ****   @{
 989:Generated_Source\PSoC5/core_cm3.h ****  */
 990:Generated_Source\PSoC5/core_cm3.h **** 
 991:Generated_Source\PSoC5/core_cm3.h **** /**
 992:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 993:Generated_Source\PSoC5/core_cm3.h ****  */
 994:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 995:Generated_Source\PSoC5/core_cm3.h **** {
 996:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 997:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 998:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[2U];
 999:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1000:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[55U];
1001:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1002:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[131U];
1003:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1004:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1005:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1006:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[759U];
1007:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1008:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1009:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1010:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[1U];
1011:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1012:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1013:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1014:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[39U];
1015:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1016:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1017:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED7[8U];
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 22


1018:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1019:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1020:Generated_Source\PSoC5/core_cm3.h **** } TPI_Type;
1021:Generated_Source\PSoC5/core_cm3.h **** 
1022:Generated_Source\PSoC5/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1023:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1024:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1025:Generated_Source\PSoC5/core_cm3.h **** 
1026:Generated_Source\PSoC5/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1027:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1028:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1029:Generated_Source\PSoC5/core_cm3.h **** 
1030:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1031:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1032:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1033:Generated_Source\PSoC5/core_cm3.h **** 
1034:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1035:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1036:Generated_Source\PSoC5/core_cm3.h **** 
1037:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1038:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1039:Generated_Source\PSoC5/core_cm3.h **** 
1040:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1041:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1042:Generated_Source\PSoC5/core_cm3.h **** 
1043:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1044:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1045:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1046:Generated_Source\PSoC5/core_cm3.h **** 
1047:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1048:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1049:Generated_Source\PSoC5/core_cm3.h **** 
1050:Generated_Source\PSoC5/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1051:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1052:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1053:Generated_Source\PSoC5/core_cm3.h **** 
1054:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1055:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1056:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1057:Generated_Source\PSoC5/core_cm3.h **** 
1058:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1059:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1060:Generated_Source\PSoC5/core_cm3.h **** 
1061:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1062:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1063:Generated_Source\PSoC5/core_cm3.h **** 
1064:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1065:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1066:Generated_Source\PSoC5/core_cm3.h **** 
1067:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1068:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1069:Generated_Source\PSoC5/core_cm3.h **** 
1070:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1071:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1072:Generated_Source\PSoC5/core_cm3.h **** 
1073:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1074:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 23


1075:Generated_Source\PSoC5/core_cm3.h **** 
1076:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1077:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1078:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1079:Generated_Source\PSoC5/core_cm3.h **** 
1080:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1081:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1082:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1083:Generated_Source\PSoC5/core_cm3.h **** 
1084:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1085:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1086:Generated_Source\PSoC5/core_cm3.h **** 
1087:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1088:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1089:Generated_Source\PSoC5/core_cm3.h **** 
1090:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1091:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1092:Generated_Source\PSoC5/core_cm3.h **** 
1093:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1094:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1095:Generated_Source\PSoC5/core_cm3.h **** 
1096:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1097:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1098:Generated_Source\PSoC5/core_cm3.h **** 
1099:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1100:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1101:Generated_Source\PSoC5/core_cm3.h **** 
1102:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1103:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1104:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1105:Generated_Source\PSoC5/core_cm3.h **** 
1106:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1107:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1108:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1109:Generated_Source\PSoC5/core_cm3.h **** 
1110:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVID Register Definitions */
1111:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1112:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1113:Generated_Source\PSoC5/core_cm3.h **** 
1114:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1115:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1116:Generated_Source\PSoC5/core_cm3.h **** 
1117:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1118:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1119:Generated_Source\PSoC5/core_cm3.h **** 
1120:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1121:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1122:Generated_Source\PSoC5/core_cm3.h **** 
1123:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1124:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1125:Generated_Source\PSoC5/core_cm3.h **** 
1126:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1127:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1128:Generated_Source\PSoC5/core_cm3.h **** 
1129:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1130:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1131:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 24


1132:Generated_Source\PSoC5/core_cm3.h **** 
1133:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1134:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1135:Generated_Source\PSoC5/core_cm3.h **** 
1136:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1137:Generated_Source\PSoC5/core_cm3.h **** 
1138:Generated_Source\PSoC5/core_cm3.h **** 
1139:Generated_Source\PSoC5/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1140:Generated_Source\PSoC5/core_cm3.h **** /**
1141:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1142:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1143:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1144:Generated_Source\PSoC5/core_cm3.h ****   @{
1145:Generated_Source\PSoC5/core_cm3.h ****  */
1146:Generated_Source\PSoC5/core_cm3.h **** 
1147:Generated_Source\PSoC5/core_cm3.h **** /**
1148:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1149:Generated_Source\PSoC5/core_cm3.h ****  */
1150:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1151:Generated_Source\PSoC5/core_cm3.h **** {
1152:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1153:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1154:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1155:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1156:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1157:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1158:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1159:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1160:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1161:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1162:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1163:Generated_Source\PSoC5/core_cm3.h **** } MPU_Type;
1164:Generated_Source\PSoC5/core_cm3.h **** 
1165:Generated_Source\PSoC5/core_cm3.h **** /* MPU Type Register Definitions */
1166:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1167:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1168:Generated_Source\PSoC5/core_cm3.h **** 
1169:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1170:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1171:Generated_Source\PSoC5/core_cm3.h **** 
1172:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1173:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1174:Generated_Source\PSoC5/core_cm3.h **** 
1175:Generated_Source\PSoC5/core_cm3.h **** /* MPU Control Register Definitions */
1176:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1177:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1178:Generated_Source\PSoC5/core_cm3.h **** 
1179:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1180:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1181:Generated_Source\PSoC5/core_cm3.h **** 
1182:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1183:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1184:Generated_Source\PSoC5/core_cm3.h **** 
1185:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Number Register Definitions */
1186:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1187:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1188:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 25


1189:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1190:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1191:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1192:Generated_Source\PSoC5/core_cm3.h **** 
1193:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1194:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1195:Generated_Source\PSoC5/core_cm3.h **** 
1196:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1197:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1198:Generated_Source\PSoC5/core_cm3.h **** 
1199:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1200:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1201:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1202:Generated_Source\PSoC5/core_cm3.h **** 
1203:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1204:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1205:Generated_Source\PSoC5/core_cm3.h **** 
1206:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1207:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1208:Generated_Source\PSoC5/core_cm3.h **** 
1209:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1210:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1211:Generated_Source\PSoC5/core_cm3.h **** 
1212:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1213:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1214:Generated_Source\PSoC5/core_cm3.h **** 
1215:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1216:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1217:Generated_Source\PSoC5/core_cm3.h **** 
1218:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1219:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1220:Generated_Source\PSoC5/core_cm3.h **** 
1221:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1222:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1223:Generated_Source\PSoC5/core_cm3.h **** 
1224:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1225:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1226:Generated_Source\PSoC5/core_cm3.h **** 
1227:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1228:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1229:Generated_Source\PSoC5/core_cm3.h **** 
1230:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_MPU */
1231:Generated_Source\PSoC5/core_cm3.h **** #endif
1232:Generated_Source\PSoC5/core_cm3.h **** 
1233:Generated_Source\PSoC5/core_cm3.h **** 
1234:Generated_Source\PSoC5/core_cm3.h **** /**
1235:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1236:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1237:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1238:Generated_Source\PSoC5/core_cm3.h ****   @{
1239:Generated_Source\PSoC5/core_cm3.h ****  */
1240:Generated_Source\PSoC5/core_cm3.h **** 
1241:Generated_Source\PSoC5/core_cm3.h **** /**
1242:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1243:Generated_Source\PSoC5/core_cm3.h ****  */
1244:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1245:Generated_Source\PSoC5/core_cm3.h **** {
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 26


1246:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1247:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1248:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1249:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1250:Generated_Source\PSoC5/core_cm3.h **** } CoreDebug_Type;
1251:Generated_Source\PSoC5/core_cm3.h **** 
1252:Generated_Source\PSoC5/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1253:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1254:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1255:Generated_Source\PSoC5/core_cm3.h **** 
1256:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1257:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1258:Generated_Source\PSoC5/core_cm3.h **** 
1259:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1260:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1261:Generated_Source\PSoC5/core_cm3.h **** 
1262:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1263:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1264:Generated_Source\PSoC5/core_cm3.h **** 
1265:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1266:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1267:Generated_Source\PSoC5/core_cm3.h **** 
1268:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1269:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1270:Generated_Source\PSoC5/core_cm3.h **** 
1271:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1272:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1273:Generated_Source\PSoC5/core_cm3.h **** 
1274:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1275:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1276:Generated_Source\PSoC5/core_cm3.h **** 
1277:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1278:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1279:Generated_Source\PSoC5/core_cm3.h **** 
1280:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1281:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1282:Generated_Source\PSoC5/core_cm3.h **** 
1283:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1284:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1285:Generated_Source\PSoC5/core_cm3.h **** 
1286:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1287:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1288:Generated_Source\PSoC5/core_cm3.h **** 
1289:Generated_Source\PSoC5/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1290:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1291:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1292:Generated_Source\PSoC5/core_cm3.h **** 
1293:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1294:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1295:Generated_Source\PSoC5/core_cm3.h **** 
1296:Generated_Source\PSoC5/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1297:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1298:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1299:Generated_Source\PSoC5/core_cm3.h **** 
1300:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1301:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1302:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 27


1303:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1304:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1305:Generated_Source\PSoC5/core_cm3.h **** 
1306:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1307:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1308:Generated_Source\PSoC5/core_cm3.h **** 
1309:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1310:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1311:Generated_Source\PSoC5/core_cm3.h **** 
1312:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1313:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1314:Generated_Source\PSoC5/core_cm3.h **** 
1315:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1316:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1317:Generated_Source\PSoC5/core_cm3.h **** 
1318:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1319:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1320:Generated_Source\PSoC5/core_cm3.h **** 
1321:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1322:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1323:Generated_Source\PSoC5/core_cm3.h **** 
1324:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1325:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1326:Generated_Source\PSoC5/core_cm3.h **** 
1327:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1328:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1329:Generated_Source\PSoC5/core_cm3.h **** 
1330:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1331:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1332:Generated_Source\PSoC5/core_cm3.h **** 
1333:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1334:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1335:Generated_Source\PSoC5/core_cm3.h **** 
1336:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1337:Generated_Source\PSoC5/core_cm3.h **** 
1338:Generated_Source\PSoC5/core_cm3.h **** 
1339:Generated_Source\PSoC5/core_cm3.h **** /**
1340:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1341:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1342:Generated_Source\PSoC5/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1343:Generated_Source\PSoC5/core_cm3.h ****   @{
1344:Generated_Source\PSoC5/core_cm3.h ****  */
1345:Generated_Source\PSoC5/core_cm3.h **** 
1346:Generated_Source\PSoC5/core_cm3.h **** /**
1347:Generated_Source\PSoC5/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1348:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1349:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1350:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted value.
1351:Generated_Source\PSoC5/core_cm3.h **** */
1352:Generated_Source\PSoC5/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1353:Generated_Source\PSoC5/core_cm3.h **** 
1354:Generated_Source\PSoC5/core_cm3.h **** /**
1355:Generated_Source\PSoC5/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1356:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1357:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1358:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted bit field value.
1359:Generated_Source\PSoC5/core_cm3.h **** */
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 28


1360:Generated_Source\PSoC5/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1361:Generated_Source\PSoC5/core_cm3.h **** 
1362:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1363:Generated_Source\PSoC5/core_cm3.h **** 
1364:Generated_Source\PSoC5/core_cm3.h **** 
1365:Generated_Source\PSoC5/core_cm3.h **** /**
1366:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1367:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1368:Generated_Source\PSoC5/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1369:Generated_Source\PSoC5/core_cm3.h ****   @{
1370:Generated_Source\PSoC5/core_cm3.h ****  */
1371:Generated_Source\PSoC5/core_cm3.h **** 
1372:Generated_Source\PSoC5/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1373:Generated_Source\PSoC5/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:Generated_Source\PSoC5/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1375:Generated_Source\PSoC5/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1376:Generated_Source\PSoC5/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1377:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1379:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1380:Generated_Source\PSoC5/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:Generated_Source\PSoC5/core_cm3.h **** 
1382:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:Generated_Source\PSoC5/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:Generated_Source\PSoC5/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:Generated_Source\PSoC5/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:Generated_Source\PSoC5/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:Generated_Source\PSoC5/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:Generated_Source\PSoC5/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:Generated_Source\PSoC5/core_cm3.h **** 
1391:Generated_Source\PSoC5/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1392:Generated_Source\PSoC5/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1393:Generated_Source\PSoC5/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1394:Generated_Source\PSoC5/core_cm3.h **** #endif
1395:Generated_Source\PSoC5/core_cm3.h **** 
1396:Generated_Source\PSoC5/core_cm3.h **** /*@} */
1397:Generated_Source\PSoC5/core_cm3.h **** 
1398:Generated_Source\PSoC5/core_cm3.h **** 
1399:Generated_Source\PSoC5/core_cm3.h **** 
1400:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
1401:Generated_Source\PSoC5/core_cm3.h ****  *                Hardware Abstraction Layer
1402:Generated_Source\PSoC5/core_cm3.h ****   Core Function Interface contains:
1403:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Functions
1404:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Functions
1405:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Functions
1406:Generated_Source\PSoC5/core_cm3.h ****   - Core Register Access Functions
1407:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
1408:Generated_Source\PSoC5/core_cm3.h **** /**
1409:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1410:Generated_Source\PSoC5/core_cm3.h **** */
1411:Generated_Source\PSoC5/core_cm3.h **** 
1412:Generated_Source\PSoC5/core_cm3.h **** 
1413:Generated_Source\PSoC5/core_cm3.h **** 
1414:Generated_Source\PSoC5/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1415:Generated_Source\PSoC5/core_cm3.h **** /**
1416:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 29


1417:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1418:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1419:Generated_Source\PSoC5/core_cm3.h ****   @{
1420:Generated_Source\PSoC5/core_cm3.h ****  */
1421:Generated_Source\PSoC5/core_cm3.h **** 
1422:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1423:Generated_Source\PSoC5/core_cm3.h **** 
1424:Generated_Source\PSoC5/core_cm3.h **** 
1425:Generated_Source\PSoC5/core_cm3.h **** 
1426:Generated_Source\PSoC5/core_cm3.h **** /**
1427:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Priority Grouping
1428:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1429:Generated_Source\PSoC5/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1430:Generated_Source\PSoC5/core_cm3.h ****            Only values from 0..7 are used.
1431:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1432:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1433:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1434:Generated_Source\PSoC5/core_cm3.h ****  */
1435:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:Generated_Source\PSoC5/core_cm3.h **** {
1437:Generated_Source\PSoC5/core_cm3.h ****   uint32_t reg_value;
1438:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1439:Generated_Source\PSoC5/core_cm3.h **** 
1440:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:Generated_Source\PSoC5/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1442:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  (reg_value                                   |
1443:Generated_Source\PSoC5/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1444:Generated_Source\PSoC5/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1445:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR =  reg_value;
1446:Generated_Source\PSoC5/core_cm3.h **** }
1447:Generated_Source\PSoC5/core_cm3.h **** 
1448:Generated_Source\PSoC5/core_cm3.h **** 
1449:Generated_Source\PSoC5/core_cm3.h **** /**
1450:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Priority Grouping
1451:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1452:Generated_Source\PSoC5/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1453:Generated_Source\PSoC5/core_cm3.h ****  */
1454:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1455:Generated_Source\PSoC5/core_cm3.h **** {
1456:Generated_Source\PSoC5/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1457:Generated_Source\PSoC5/core_cm3.h **** }
1458:Generated_Source\PSoC5/core_cm3.h **** 
1459:Generated_Source\PSoC5/core_cm3.h **** 
1460:Generated_Source\PSoC5/core_cm3.h **** /**
1461:Generated_Source\PSoC5/core_cm3.h ****   \brief   Enable Interrupt
1462:Generated_Source\PSoC5/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1463:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1464:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1465:Generated_Source\PSoC5/core_cm3.h ****  */
1466:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1467:Generated_Source\PSoC5/core_cm3.h **** {
1468:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1469:Generated_Source\PSoC5/core_cm3.h ****   {
1470:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1471:Generated_Source\PSoC5/core_cm3.h ****   }
1472:Generated_Source\PSoC5/core_cm3.h **** }
1473:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 30


1474:Generated_Source\PSoC5/core_cm3.h **** 
1475:Generated_Source\PSoC5/core_cm3.h **** /**
1476:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Enable status
1477:Generated_Source\PSoC5/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1478:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1479:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt is not enabled.
1480:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt is enabled.
1481:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1482:Generated_Source\PSoC5/core_cm3.h ****  */
1483:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetEnableIRQ(IRQn_Type IRQn)
1484:Generated_Source\PSoC5/core_cm3.h **** {
1485:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1486:Generated_Source\PSoC5/core_cm3.h ****   {
1487:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1488:Generated_Source\PSoC5/core_cm3.h ****   }
1489:Generated_Source\PSoC5/core_cm3.h ****   else
1490:Generated_Source\PSoC5/core_cm3.h ****   {
1491:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1492:Generated_Source\PSoC5/core_cm3.h ****   }
1493:Generated_Source\PSoC5/core_cm3.h **** }
1494:Generated_Source\PSoC5/core_cm3.h **** 
1495:Generated_Source\PSoC5/core_cm3.h **** 
1496:Generated_Source\PSoC5/core_cm3.h **** /**
1497:Generated_Source\PSoC5/core_cm3.h ****   \brief   Disable Interrupt
1498:Generated_Source\PSoC5/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1499:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1500:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1501:Generated_Source\PSoC5/core_cm3.h ****  */
1502:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1503:Generated_Source\PSoC5/core_cm3.h **** {
1504:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1505:Generated_Source\PSoC5/core_cm3.h ****   {
1506:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1507:Generated_Source\PSoC5/core_cm3.h ****   }
1508:Generated_Source\PSoC5/core_cm3.h **** }
1509:Generated_Source\PSoC5/core_cm3.h **** 
1510:Generated_Source\PSoC5/core_cm3.h **** 
1511:Generated_Source\PSoC5/core_cm3.h **** /**
1512:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Pending Interrupt
1513:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1514:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1515:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not pending.
1516:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is pending.
1517:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1518:Generated_Source\PSoC5/core_cm3.h ****  */
1519:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1520:Generated_Source\PSoC5/core_cm3.h **** {
1521:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1522:Generated_Source\PSoC5/core_cm3.h ****   {
1523:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1524:Generated_Source\PSoC5/core_cm3.h ****   }
1525:Generated_Source\PSoC5/core_cm3.h ****   else
1526:Generated_Source\PSoC5/core_cm3.h ****   {
1527:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1528:Generated_Source\PSoC5/core_cm3.h ****   }
1529:Generated_Source\PSoC5/core_cm3.h **** }
1530:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 31


1531:Generated_Source\PSoC5/core_cm3.h **** 
1532:Generated_Source\PSoC5/core_cm3.h **** /**
1533:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Pending Interrupt
1534:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1535:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1536:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1537:Generated_Source\PSoC5/core_cm3.h ****  */
1538:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1539:Generated_Source\PSoC5/core_cm3.h **** {
1540:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1541:Generated_Source\PSoC5/core_cm3.h ****   {
1542:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1543:Generated_Source\PSoC5/core_cm3.h ****   }
1544:Generated_Source\PSoC5/core_cm3.h **** }
1545:Generated_Source\PSoC5/core_cm3.h **** 
1546:Generated_Source\PSoC5/core_cm3.h **** 
1547:Generated_Source\PSoC5/core_cm3.h **** /**
1548:Generated_Source\PSoC5/core_cm3.h ****   \brief   Clear Pending Interrupt
1549:Generated_Source\PSoC5/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1550:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1551:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1552:Generated_Source\PSoC5/core_cm3.h ****  */
1553:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1554:Generated_Source\PSoC5/core_cm3.h **** {
1555:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1556:Generated_Source\PSoC5/core_cm3.h ****   {
1557:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1558:Generated_Source\PSoC5/core_cm3.h ****   }
1559:Generated_Source\PSoC5/core_cm3.h **** }
1560:Generated_Source\PSoC5/core_cm3.h **** 
1561:Generated_Source\PSoC5/core_cm3.h **** 
1562:Generated_Source\PSoC5/core_cm3.h **** /**
1563:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Active Interrupt
1564:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1565:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1566:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not active.
1567:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is active.
1568:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1569:Generated_Source\PSoC5/core_cm3.h ****  */
1570:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1571:Generated_Source\PSoC5/core_cm3.h **** {
1572:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1573:Generated_Source\PSoC5/core_cm3.h ****   {
1574:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1575:Generated_Source\PSoC5/core_cm3.h ****   }
1576:Generated_Source\PSoC5/core_cm3.h ****   else
1577:Generated_Source\PSoC5/core_cm3.h ****   {
1578:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1579:Generated_Source\PSoC5/core_cm3.h ****   }
1580:Generated_Source\PSoC5/core_cm3.h **** }
1581:Generated_Source\PSoC5/core_cm3.h **** 
1582:Generated_Source\PSoC5/core_cm3.h **** 
1583:Generated_Source\PSoC5/core_cm3.h **** /**
1584:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Interrupt Priority
1585:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1586:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1587:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 32


1588:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1589:Generated_Source\PSoC5/core_cm3.h ****   \param [in]  priority  Priority to set.
1590:Generated_Source\PSoC5/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1591:Generated_Source\PSoC5/core_cm3.h ****  */
1592:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1593:Generated_Source\PSoC5/core_cm3.h **** {
1594:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1595:Generated_Source\PSoC5/core_cm3.h ****   {
1596:Generated_Source\PSoC5/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1597:Generated_Source\PSoC5/core_cm3.h ****   }
1598:Generated_Source\PSoC5/core_cm3.h ****   else
1599:Generated_Source\PSoC5/core_cm3.h ****   {
1600:Generated_Source\PSoC5/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 119              		.loc 2 1600 0
 120 004c 01F6EC41 		addw	r1, r1, #3308
 121 0050 E024     		movs	r4, #224
 122 0052 81F82340 		strb	r4, [r1, #35]
 123              	.LVL6:
 124              	.LBE8:
 125              	.LBE7:
  63:myTracer.c    ****         NVIC_SetPriority(SysTick_IRQn, 7);
  64:myTracer.c    ****         NVIC_SetVector(SysTick_IRQn, (uint32_t)systickHandlerPtr);
 126              		.loc 1 64 0
 127 0056 0068     		ldr	r0, [r0]
 128              	.LVL7:
 129              	.LBB9:
 130              	.LBB10:
1601:Generated_Source\PSoC5/core_cm3.h ****   }
1602:Generated_Source\PSoC5/core_cm3.h **** }
1603:Generated_Source\PSoC5/core_cm3.h **** 
1604:Generated_Source\PSoC5/core_cm3.h **** 
1605:Generated_Source\PSoC5/core_cm3.h **** /**
1606:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Priority
1607:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1608:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1609:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1610:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1611:Generated_Source\PSoC5/core_cm3.h ****   \return             Interrupt Priority.
1612:Generated_Source\PSoC5/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1613:Generated_Source\PSoC5/core_cm3.h ****  */
1614:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1615:Generated_Source\PSoC5/core_cm3.h **** {
1616:Generated_Source\PSoC5/core_cm3.h **** 
1617:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1618:Generated_Source\PSoC5/core_cm3.h ****   {
1619:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1620:Generated_Source\PSoC5/core_cm3.h ****   }
1621:Generated_Source\PSoC5/core_cm3.h ****   else
1622:Generated_Source\PSoC5/core_cm3.h ****   {
1623:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1624:Generated_Source\PSoC5/core_cm3.h ****   }
1625:Generated_Source\PSoC5/core_cm3.h **** }
1626:Generated_Source\PSoC5/core_cm3.h **** 
1627:Generated_Source\PSoC5/core_cm3.h **** 
1628:Generated_Source\PSoC5/core_cm3.h **** /**
1629:Generated_Source\PSoC5/core_cm3.h ****   \brief   Encode Priority
1630:Generated_Source\PSoC5/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 33


1631:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value, and subpriority value.
1632:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1633:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1634:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1635:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1636:Generated_Source\PSoC5/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1637:Generated_Source\PSoC5/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1638:Generated_Source\PSoC5/core_cm3.h ****  */
1639:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1640:Generated_Source\PSoC5/core_cm3.h **** {
1641:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1642:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1643:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1644:Generated_Source\PSoC5/core_cm3.h **** 
1645:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1646:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1647:Generated_Source\PSoC5/core_cm3.h **** 
1648:Generated_Source\PSoC5/core_cm3.h ****   return (
1649:Generated_Source\PSoC5/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1650:Generated_Source\PSoC5/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1651:Generated_Source\PSoC5/core_cm3.h ****          );
1652:Generated_Source\PSoC5/core_cm3.h **** }
1653:Generated_Source\PSoC5/core_cm3.h **** 
1654:Generated_Source\PSoC5/core_cm3.h **** 
1655:Generated_Source\PSoC5/core_cm3.h **** /**
1656:Generated_Source\PSoC5/core_cm3.h ****   \brief   Decode Priority
1657:Generated_Source\PSoC5/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1658:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value and subpriority value.
1659:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1660:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1661:Generated_Source\PSoC5/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1662:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1663:Generated_Source\PSoC5/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1664:Generated_Source\PSoC5/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1665:Generated_Source\PSoC5/core_cm3.h ****  */
1666:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1667:Generated_Source\PSoC5/core_cm3.h **** {
1668:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1669:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1670:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1671:Generated_Source\PSoC5/core_cm3.h **** 
1672:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1673:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1674:Generated_Source\PSoC5/core_cm3.h **** 
1675:Generated_Source\PSoC5/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1676:Generated_Source\PSoC5/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1677:Generated_Source\PSoC5/core_cm3.h **** }
1678:Generated_Source\PSoC5/core_cm3.h **** 
1679:Generated_Source\PSoC5/core_cm3.h **** 
1680:Generated_Source\PSoC5/core_cm3.h **** /**
1681:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Interrupt Vector
1682:Generated_Source\PSoC5/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1683:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1684:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1685:Generated_Source\PSoC5/core_cm3.h ****            VTOR must been relocated to SRAM before.
1686:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1687:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 34


1688:Generated_Source\PSoC5/core_cm3.h ****  */
1689:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1690:Generated_Source\PSoC5/core_cm3.h **** {
1691:Generated_Source\PSoC5/core_cm3.h ****     uint32_t *vectors = (uint32_t *)SCB->VTOR;
 131              		.loc 2 1691 0
 132 0058 8968     		ldr	r1, [r1, #8]
 133              	.LVL8:
1692:Generated_Source\PSoC5/core_cm3.h ****     vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
 134              		.loc 2 1692 0
 135 005a C863     		str	r0, [r1, #60]
 136              	.LVL9:
 137              	.LBE10:
 138              	.LBE9:
  65:myTracer.c    ****         CY_SYS_SYST_CVR_REG = 0;
 139              		.loc 1 65 0
 140 005c 2749     		ldr	r1, .L10+24
 141 005e 0A60     		str	r2, [r1]
  66:myTracer.c    ****         CY_SYS_SYST_CSR_REG |= SysTick_CTRL_CLKSOURCE_Msk;
 142              		.loc 1 66 0
 143 0060 1A68     		ldr	r2, [r3]
 144 0062 42F00402 		orr	r2, r2, #4
 145 0066 1A60     		str	r2, [r3]
  67:myTracer.c    ****         CY_SYS_SYST_CSR_REG |= SysTick_CTRL_TICKINT_Msk;
 146              		.loc 1 67 0
 147 0068 1A68     		ldr	r2, [r3]
 148 006a 42F00202 		orr	r2, r2, #2
 149 006e 1A60     		str	r2, [r3]
 150 0070 70BD     		pop	{r4, r5, r6, pc}
 151              	.LVL10:
 152              	.L5:
  68:myTracer.c    ****     }else if(me->m_mode == MyDataWatchPoint && globalDWTActive == 0){
 153              		.loc 1 68 0
 154 0072 012D     		cmp	r5, #1
 155 0074 1FD1     		bne	.L7
 156              		.loc 1 68 0 is_stmt 0 discriminator 1
 157 0076 1B4B     		ldr	r3, .L10
 158 0078 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 159 007a E3B9     		cbnz	r3, .L7
 160              	.LBB11:
  69:myTracer.c    ****         globalDWTActive = 1;
 161              		.loc 1 69 0 is_stmt 1
 162 007c 0122     		movs	r2, #1
 163 007e 194B     		ldr	r3, .L10
 164 0080 5A71     		strb	r2, [r3, #5]
  70:myTracer.c    ****         sprintf(me->m_name,"%s","DataWatchPointTimer");
 165              		.loc 1 70 0
 166 0082 1F4C     		ldr	r4, .L10+28
 167              	.LVL11:
 168 0084 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 169 0086 3060     		str	r0, [r6]	@ unaligned
 170 0088 7160     		str	r1, [r6, #4]	@ unaligned
 171 008a B260     		str	r2, [r6, #8]	@ unaligned
 172 008c F360     		str	r3, [r6, #12]	@ unaligned
 173 008e 2068     		ldr	r0, [r4]	@ unaligned
 174 0090 3061     		str	r0, [r6, #16]	@ unaligned
  71:myTracer.c    ****         //Disable SYSTICK and PIN
  72:myTracer.c    ****         CY_SYS_SYST_CSR_REG &= 0xFFFFFFFE;
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 35


 175              		.loc 1 72 0
 176 0092 184A     		ldr	r2, .L10+16
 177 0094 1368     		ldr	r3, [r2]
 178 0096 23F00103 		bic	r3, r3, #1
 179 009a 1360     		str	r3, [r2]
 180              	.LVL12:
  73:myTracer.c    ****         /*Enable the DWT*/
  74:myTracer.c    ****         uint32_t* myRegPtr;
  75:myTracer.c    ****         myRegPtr = (uint32_t*)  MY_DWT_CTRL;
  76:myTracer.c    ****         *myRegPtr &= 0xFFC00000; //First Bits are read only. From 22 they are writable.
 181              		.loc 1 76 0
 182 009c 194A     		ldr	r2, .L10+32
 183 009e 1368     		ldr	r3, [r2]
 184 00a0 9B0D     		lsrs	r3, r3, #22
 185 00a2 9B05     		lsls	r3, r3, #22
 186 00a4 1360     		str	r3, [r2]
 187              	.LVL13:
  77:myTracer.c    ****         uint32_t* demcrREG = (uint32_t*)DEMCR_MY;
  78:myTracer.c    ****         *demcrREG |= CoreDebug_DEMCR_TRCENA_Msk;
 188              		.loc 1 78 0
 189 00a6 02F55D42 		add	r2, r2, #56576
 190 00aa FC32     		adds	r2, r2, #252
 191 00ac 1368     		ldr	r3, [r2]
 192 00ae 43F08073 		orr	r3, r3, #16777216
 193 00b2 1360     		str	r3, [r2]
 194              	.LBE11:
  68:myTracer.c    ****         globalDWTActive = 1;
 195              		.loc 1 68 0
 196 00b4 70BD     		pop	{r4, r5, r6, pc}
 197              	.LVL14:
 198              	.L7:
  79:myTracer.c    ****     }else if(me->m_mode == PIN&& globalPINActive == 0){ //If this case, boolean pin is always true!
 199              		.loc 1 79 0
 200 00b6 022D     		cmp	r5, #2
 201 00b8 0FD1     		bne	.L8
 202              		.loc 1 79 0 is_stmt 0 discriminator 1
 203 00ba 0A4B     		ldr	r3, .L10
 204 00bc 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 205 00be 63B9     		cbnz	r3, .L8
  80:myTracer.c    ****         globalPINActive = 1;
 206              		.loc 1 80 0 is_stmt 1
 207 00c0 0122     		movs	r2, #1
 208 00c2 084B     		ldr	r3, .L10
 209 00c4 9A71     		strb	r2, [r3, #6]
  81:myTracer.c    ****         //Disable DWT and SYSTICK
  82:myTracer.c    ****         sprintf(me->m_name,"%s","MEASURE VIA OSZILLOSCOP");
 210              		.loc 1 82 0
 211 00c6 104C     		ldr	r4, .L10+36
 212              	.LVL15:
 213 00c8 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 214 00ca 3060     		str	r0, [r6]	@ unaligned
 215 00cc 7160     		str	r1, [r6, #4]	@ unaligned
 216 00ce B260     		str	r2, [r6, #8]	@ unaligned
 217 00d0 F360     		str	r3, [r6, #12]	@ unaligned
 218 00d2 03CC     		ldmia	r4!, {r0, r1}
 219 00d4 3061     		str	r0, [r6, #16]	@ unaligned
 220 00d6 7161     		str	r1, [r6, #20]	@ unaligned
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 36


 221 00d8 70BD     		pop	{r4, r5, r6, pc}
 222              	.LVL16:
 223              	.L8:
  83:myTracer.c    ****     }else{
  84:myTracer.c    ****         UART_LOG_PutString("ERROR: This type doesnt exist!\n"); 
 224              		.loc 1 84 0
 225 00da 0C48     		ldr	r0, .L10+40
 226 00dc FFF7FEFF 		bl	UART_LOG_PutString
 227              	.LVL17:
 228 00e0 70BD     		pop	{r4, r5, r6, pc}
 229              	.LVL18:
 230              	.L11:
 231 00e2 00BF     		.align	2
 232              	.L10:
 233 00e4 00000000 		.word	.LANCHOR0
 234 00e8 00000000 		.word	.LC0
 235 00ec 00000000 		.word	systickHandlerPtr
 236 00f0 00000000 		.word	SysTick_Handler
 237 00f4 10E000E0 		.word	-536813552
 238 00f8 14E000E0 		.word	-536813548
 239 00fc 18E000E0 		.word	-536813544
 240 0100 08000000 		.word	.LC1
 241 0104 001000E0 		.word	-536866816
 242 0108 1C000000 		.word	.LC2
 243 010c 34000000 		.word	.LC3
 244              		.cfi_endproc
 245              	.LFE65:
 246              		.size	myTimer_init, .-myTimer_init
 247              		.section	.text.myTimer_start,"ax",%progbits
 248              		.align	2
 249              		.global	myTimer_start
 250              		.thumb
 251              		.thumb_func
 252              		.type	myTimer_start, %function
 253              	myTimer_start:
 254              	.LFB66:
  85:myTracer.c    ****     }
  86:myTracer.c    ****     return;
  87:myTracer.c    **** }
  88:myTracer.c    **** 
  89:myTracer.c    **** void myTimer_start(myTracer_t* me){
 255              		.loc 1 89 0
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 0
 258              		@ frame_needed = 0, uses_anonymous_args = 0
 259              		@ link register save eliminated.
 260              	.LVL19:
 261 0000 7047     		bx	lr
 262              		.cfi_endproc
 263              	.LFE66:
 264              		.size	myTimer_start, .-myTimer_start
 265 0002 00BF     		.section	.text.myTimer_getCurrentValue,"ax",%progbits
 266              		.align	2
 267              		.global	myTimer_getCurrentValue
 268              		.thumb
 269              		.thumb_func
 270              		.type	myTimer_getCurrentValue, %function
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 37


 271              	myTimer_getCurrentValue:
 272              	.LFB67:
  90:myTracer.c    ****     if(me->m_status != INITIALIZED || me->m_status != PAUSED || me->m_status != RESETTED){
  91:myTracer.c    ****         return;   
  92:myTracer.c    ****     }
  93:myTracer.c    ****     if(me->m_mode == SYSTICK){
  94:myTracer.c    ****         systickCount = me->current_time;
  95:myTracer.c    ****         CY_SYS_SYST_CSR_REG |= SysTick_CTRL_ENABLE_Msk;
  96:myTracer.c    ****     }else if(me->m_mode == MyDataWatchPoint){
  97:myTracer.c    ****         *(uint32_t*)MY_DWT_CCNT = me->current_time;
  98:myTracer.c    ****         uint32_t* dwt_ctrl_register;
  99:myTracer.c    ****         dwt_ctrl_register = (uint32_t*)MY_DWT_CTRL;
 100:myTracer.c    ****         *dwt_ctrl_register |= 0x01; //Starts Cycle Count
 101:myTracer.c    ****     }else{// sets the pin
 102:myTracer.c    ****         uint8 staticBits = (Pin_1_DR & (uint8)(~Pin_1_MASK));
 103:myTracer.c    ****         Pin_1_DR = staticBits | ((uint8)(SET_PIN << Pin_1_SHIFT) & Pin_1_MASK);  
 104:myTracer.c    ****     }
 105:myTracer.c    **** }
 106:myTracer.c    **** 
 107:myTracer.c    **** uint32_t myTimer_getCurrentValue(myTracer_t* me){
 273              		.loc 1 107 0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		@ link register save eliminated.
 278              	.LVL20:
 108:myTracer.c    ****     return me->current_time;  
 109:myTracer.c    **** }
 279              		.loc 1 109 0
 280 0000 8068     		ldr	r0, [r0, #8]
 281              	.LVL21:
 282 0002 7047     		bx	lr
 283              		.cfi_endproc
 284              	.LFE67:
 285              		.size	myTimer_getCurrentValue, .-myTimer_getCurrentValue
 286              		.global	__aeabi_ui2f
 287              		.global	__aeabi_f2d
 288              		.global	__aeabi_dmul
 289              		.global	__aeabi_d2f
 290              		.section	.text.myTimer_CalculateElapsedTimeInMS,"ax",%progbits
 291              		.align	2
 292              		.global	myTimer_CalculateElapsedTimeInMS
 293              		.thumb
 294              		.thumb_func
 295              		.type	myTimer_CalculateElapsedTimeInMS, %function
 296              	myTimer_CalculateElapsedTimeInMS:
 297              	.LFB68:
 110:myTracer.c    **** 
 111:myTracer.c    **** float myTimer_CalculateElapsedTimeInMS(myTracer_t* me){
 298              		.loc 1 111 0
 299              		.cfi_startproc
 300              		@ args = 0, pretend = 0, frame = 0
 301              		@ frame_needed = 0, uses_anonymous_args = 0
 302              	.LVL22:
 303 0000 08B5     		push	{r3, lr}
 304              		.cfi_def_cfa_offset 8
 305              		.cfi_offset 3, -8
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 38


 306              		.cfi_offset 14, -4
 112:myTracer.c    ****     if(me->m_mode == SYSTICK){
 307              		.loc 1 112 0
 308 0002 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 309 0004 23B9     		cbnz	r3, .L15
 113:myTracer.c    ****         return (float) systickCount;
 310              		.loc 1 113 0
 311 0006 104B     		ldr	r3, .L19+8
 312 0008 1868     		ldr	r0, [r3]
 313              	.LVL23:
 314 000a FFF7FEFF 		bl	__aeabi_ui2f
 315              	.LVL24:
 316 000e 08BD     		pop	{r3, pc}
 317              	.LVL25:
 318              	.L15:
 114:myTracer.c    ****     }else if(me->m_mode == MyDataWatchPoint){
 319              		.loc 1 114 0
 320 0010 012B     		cmp	r3, #1
 321 0012 0DD1     		bne	.L17
 322              	.LVL26:
 323              	.LBB12:
 115:myTracer.c    ****         uint32_t* fetchCountValue;
 116:myTracer.c    ****         fetchCountValue = (uint32_t*)MY_DWT_CCNT;
 117:myTracer.c    ****         return ((float)((float)*fetchCountValue*4.16666667e-5));
 324              		.loc 1 117 0
 325 0014 0D4B     		ldr	r3, .L19+12
 326 0016 1868     		ldr	r0, [r3]
 327              	.LVL27:
 328 0018 FFF7FEFF 		bl	__aeabi_ui2f
 329              	.LVL28:
 330 001c FFF7FEFF 		bl	__aeabi_f2d
 331              	.LVL29:
 332 0020 07A3     		adr	r3, .L19
 333 0022 D3E90023 		ldrd	r2, [r3]
 334 0026 FFF7FEFF 		bl	__aeabi_dmul
 335              	.LVL30:
 336 002a FFF7FEFF 		bl	__aeabi_d2f
 337              	.LVL31:
 338 002e 08BD     		pop	{r3, pc}
 339              	.LVL32:
 340              	.L17:
 341              	.LBE12:
 118:myTracer.c    ****     }else{
 119:myTracer.c    ****         UART_LOG_PutString("There is not Calculated Time for chosen Timer mode");  
 342              		.loc 1 119 0
 343 0030 0748     		ldr	r0, .L19+16
 344              	.LVL33:
 345 0032 FFF7FEFF 		bl	UART_LOG_PutString
 346              	.LVL34:
 120:myTracer.c    ****         return 0.f;
 347              		.loc 1 120 0
 348 0036 0020     		movs	r0, #0
 121:myTracer.c    ****     }
 122:myTracer.c    **** }
 349              		.loc 1 122 0
 350 0038 08BD     		pop	{r3, pc}
 351              	.L20:
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 39


 352 003a 00BFAFF3 		.align	3
 352      0080
 353              	.L19:
 354 0040 01F237C4 		.word	-1002966527
 355 0044 67D8053F 		.word	1057347687
 356 0048 00000000 		.word	.LANCHOR0
 357 004c 041000E0 		.word	-536866812
 358 0050 54000000 		.word	.LC4
 359              		.cfi_endproc
 360              	.LFE68:
 361              		.size	myTimer_CalculateElapsedTimeInMS, .-myTimer_CalculateElapsedTimeInMS
 362              		.section	.text.myTimerStop,"ax",%progbits
 363              		.align	2
 364              		.global	myTimerStop
 365              		.thumb
 366              		.thumb_func
 367              		.type	myTimerStop, %function
 368              	myTimerStop:
 369              	.LFB69:
 123:myTracer.c    **** 
 124:myTracer.c    **** void myTimerStop(myTracer_t* me){
 370              		.loc 1 124 0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 0
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374              		@ link register save eliminated.
 375              	.LVL35:
 125:myTracer.c    ****     if(me->m_mode == SYSTICK){
 376              		.loc 1 125 0
 377 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 378 0002 53B9     		cbnz	r3, .L22
 126:myTracer.c    ****         CY_SYS_SYST_CSR_REG &= 0xFFFFFFFE;
 379              		.loc 1 126 0
 380 0004 0C4A     		ldr	r2, .L24
 381 0006 1368     		ldr	r3, [r2]
 382 0008 23F00103 		bic	r3, r3, #1
 383 000c 1360     		str	r3, [r2]
 127:myTracer.c    ****         me->current_time = systickCount;
 384              		.loc 1 127 0
 385 000e 0B4B     		ldr	r3, .L24+4
 386 0010 1A68     		ldr	r2, [r3]
 387 0012 8260     		str	r2, [r0, #8]
 128:myTracer.c    ****         systickCount = 0;
 388              		.loc 1 128 0
 389 0014 0022     		movs	r2, #0
 390 0016 1A60     		str	r2, [r3]
 391 0018 0BE0     		b	.L23
 392              	.L22:
 129:myTracer.c    ****     }else if(me->m_mode == MyDataWatchPoint){
 393              		.loc 1 129 0
 394 001a 012B     		cmp	r3, #1
 395 001c 09D1     		bne	.L23
 396              	.LVL36:
 397              	.LBB13:
 130:myTracer.c    ****         uint32_t* dwt_ctrl_ptr = (uint32_t*)MY_DWT_CTRL;
 131:myTracer.c    ****         *dwt_ctrl_ptr &= 0xFFFFFFFE;
 398              		.loc 1 131 0
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 40


 399 001e 084A     		ldr	r2, .L24+8
 400 0020 1368     		ldr	r3, [r2]
 401 0022 23F00103 		bic	r3, r3, #1
 402 0026 1360     		str	r3, [r2]
 132:myTracer.c    ****         me->current_time = *(uint32_t*)MY_DWT_CCNT;
 403              		.loc 1 132 0
 404 0028 064B     		ldr	r3, .L24+12
 405 002a 1A68     		ldr	r2, [r3]
 406 002c 8260     		str	r2, [r0, #8]
 133:myTracer.c    ****         *(uint32_t*)MY_DWT_CCNT &= 0x00;
 407              		.loc 1 133 0
 408 002e 0022     		movs	r2, #0
 409 0030 1A60     		str	r2, [r3]
 410              	.LVL37:
 411              	.L23:
 412              	.LBE13:
 134:myTracer.c    ****     }
 135:myTracer.c    ****     me->m_status = PAUSED;
 413              		.loc 1 135 0
 414 0032 0223     		movs	r3, #2
 415 0034 0373     		strb	r3, [r0, #12]
 416 0036 7047     		bx	lr
 417              	.L25:
 418              		.align	2
 419              	.L24:
 420 0038 10E000E0 		.word	-536813552
 421 003c 00000000 		.word	.LANCHOR0
 422 0040 001000E0 		.word	-536866816
 423 0044 041000E0 		.word	-536866812
 424              		.cfi_endproc
 425              	.LFE69:
 426              		.size	myTimerStop, .-myTimerStop
 427              		.section	.text.myTimerResume,"ax",%progbits
 428              		.align	2
 429              		.global	myTimerResume
 430              		.thumb
 431              		.thumb_func
 432              		.type	myTimerResume, %function
 433              	myTimerResume:
 434              	.LFB70:
 136:myTracer.c    ****     return;
 137:myTracer.c    **** }
 138:myTracer.c    **** /*KEin unterschied zu start kann vllt gelscht werden*/
 139:myTracer.c    **** void myTimerResume(myTracer_t* me){
 435              		.loc 1 139 0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 0
 438              		@ frame_needed = 0, uses_anonymous_args = 0
 439              		@ link register save eliminated.
 440              	.LVL38:
 140:myTracer.c    ****     if(me->m_mode == SYSTICK){
 441              		.loc 1 140 0
 442 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 443 0002 43B9     		cbnz	r3, .L27
 141:myTracer.c    ****         systickCount = me->current_time;
 444              		.loc 1 141 0
 445 0004 8268     		ldr	r2, [r0, #8]
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 41


 446 0006 094B     		ldr	r3, .L29
 447 0008 1A60     		str	r2, [r3]
 142:myTracer.c    ****         CY_SYS_SYST_CSR_REG |= SysTick_CTRL_ENABLE_Msk;
 448              		.loc 1 142 0
 449 000a 094A     		ldr	r2, .L29+4
 450 000c 1368     		ldr	r3, [r2]
 451 000e 43F00103 		orr	r3, r3, #1
 452 0012 1360     		str	r3, [r2]
 453 0014 7047     		bx	lr
 454              	.L27:
 143:myTracer.c    ****     }else if(me->m_mode == MyDataWatchPoint){
 455              		.loc 1 143 0
 456 0016 012B     		cmp	r3, #1
 457 0018 07D1     		bne	.L26
 458              	.LVL39:
 459              	.LBB14:
 144:myTracer.c    ****         uint32_t* dwt_ctrl_ptr = (uint32_t*)MY_DWT_CTRL;
 145:myTracer.c    ****         uint32_t* dwt_cnt_ptr = (uint32_t*)MY_DWT_CCNT;
 146:myTracer.c    ****         *dwt_cnt_ptr = me->current_time;
 460              		.loc 1 146 0
 461 001a 8268     		ldr	r2, [r0, #8]
 462 001c 054B     		ldr	r3, .L29+8
 463 001e 1A60     		str	r2, [r3]
 147:myTracer.c    ****         *dwt_ctrl_ptr |= 0x01;
 464              		.loc 1 147 0
 465 0020 054A     		ldr	r2, .L29+12
 466 0022 1368     		ldr	r3, [r2]
 467 0024 43F00103 		orr	r3, r3, #1
 468 0028 1360     		str	r3, [r2]
 469              	.LVL40:
 470              	.L26:
 471 002a 7047     		bx	lr
 472              	.L30:
 473              		.align	2
 474              	.L29:
 475 002c 00000000 		.word	.LANCHOR0
 476 0030 10E000E0 		.word	-536813552
 477 0034 041000E0 		.word	-536866812
 478 0038 001000E0 		.word	-536866816
 479              	.LBE14:
 480              		.cfi_endproc
 481              	.LFE70:
 482              		.size	myTimerResume, .-myTimerResume
 483              		.section	.text.myTimerReset,"ax",%progbits
 484              		.align	2
 485              		.global	myTimerReset
 486              		.thumb
 487              		.thumb_func
 488              		.type	myTimerReset, %function
 489              	myTimerReset:
 490              	.LFB71:
 148:myTracer.c    ****     }
 149:myTracer.c    ****     return;
 150:myTracer.c    **** }
 151:myTracer.c    **** 
 152:myTracer.c    **** void myTimerReset(myTracer_t* me){
 491              		.loc 1 152 0
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 42


 492              		.cfi_startproc
 493              		@ args = 0, pretend = 0, frame = 0
 494              		@ frame_needed = 0, uses_anonymous_args = 0
 495              		@ link register save eliminated.
 496              	.LVL41:
 153:myTracer.c    ****     if(me->m_mode == SYSTICK){
 497              		.loc 1 153 0
 498 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 499 0002 1BB9     		cbnz	r3, .L32
 154:myTracer.c    ****         me->current_time = 0;
 500              		.loc 1 154 0
 501 0004 8360     		str	r3, [r0, #8]
 155:myTracer.c    ****         systickCount = 0;
 502              		.loc 1 155 0
 503 0006 084A     		ldr	r2, .L34
 504 0008 1360     		str	r3, [r2]
 505 000a 0AE0     		b	.L33
 506              	.L32:
 156:myTracer.c    ****     }else if(me->m_mode == MyDataWatchPoint){
 507              		.loc 1 156 0
 508 000c 012B     		cmp	r3, #1
 509 000e 08D1     		bne	.L33
 510              	.LVL42:
 511              	.LBB15:
 157:myTracer.c    ****         uint32_t* dwt_ctrl_ptr = (uint32_t*)MY_DWT_CTRL;
 158:myTracer.c    ****         uint32_t* dwt_cnt_ptr = (uint32_t*)MY_DWT_CCNT;
 159:myTracer.c    ****         *dwt_ctrl_ptr &= TIMER_STOP_MASK;
 512              		.loc 1 159 0
 513 0010 064A     		ldr	r2, .L34+4
 514 0012 1368     		ldr	r3, [r2]
 515 0014 23F00103 		bic	r3, r3, #1
 516 0018 1360     		str	r3, [r2]
 160:myTracer.c    ****         me->current_time = 0;
 517              		.loc 1 160 0
 518 001a 0023     		movs	r3, #0
 519 001c 8360     		str	r3, [r0, #8]
 161:myTracer.c    ****         *dwt_cnt_ptr &= 0x00;
 520              		.loc 1 161 0
 521 001e 0432     		adds	r2, r2, #4
 522 0020 1360     		str	r3, [r2]
 523              	.LVL43:
 524              	.L33:
 525              	.LBE15:
 162:myTracer.c    ****     }
 163:myTracer.c    ****     me->m_status = RESETTED;
 526              		.loc 1 163 0
 527 0022 0323     		movs	r3, #3
 528 0024 0373     		strb	r3, [r0, #12]
 529 0026 7047     		bx	lr
 530              	.L35:
 531              		.align	2
 532              	.L34:
 533 0028 00000000 		.word	.LANCHOR0
 534 002c 001000E0 		.word	-536866816
 535              		.cfi_endproc
 536              	.LFE71:
 537              		.size	myTimerReset, .-myTimerReset
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 43


 538              		.section	.text.myTimer_print,"ax",%progbits
 539              		.align	2
 540              		.global	myTimer_print
 541              		.thumb
 542              		.thumb_func
 543              		.type	myTimer_print, %function
 544              	myTimer_print:
 545              	.LFB72:
 164:myTracer.c    ****    return; 
 165:myTracer.c    **** }
 166:myTracer.c    **** 
 167:myTracer.c    **** void myTimer_print(myTracer_t* me){
 546              		.loc 1 167 0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 104
 549              		@ frame_needed = 0, uses_anonymous_args = 0
 550              	.LVL44:
 551 0000 30B5     		push	{r4, r5, lr}
 552              		.cfi_def_cfa_offset 12
 553              		.cfi_offset 4, -12
 554              		.cfi_offset 5, -8
 555              		.cfi_offset 14, -4
 556 0002 9FB0     		sub	sp, sp, #124
 557              		.cfi_def_cfa_offset 136
 558 0004 0446     		mov	r4, r0
 168:myTracer.c    ****     char buffer[100];
 169:myTracer.c    ****     if(me->m_mode == SYSTICK){
 559              		.loc 1 169 0
 560 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 561 0008 43B9     		cbnz	r3, .L37
 170:myTracer.c    ****         snprintf(buffer, sizeof(buffer), "Elapsed Time Systick %s : %lu ms \r\n",me->m_name, me->cu
 562              		.loc 1 170 0
 563 000a 4368     		ldr	r3, [r0, #4]
 564 000c 8268     		ldr	r2, [r0, #8]
 565 000e 0092     		str	r2, [sp]
 566 0010 194A     		ldr	r2, .L41+8
 567 0012 6421     		movs	r1, #100
 568 0014 05A8     		add	r0, sp, #20
 569              	.LVL45:
 570 0016 FFF7FEFF 		bl	snprintf
 571              	.LVL46:
 572 001a 22E0     		b	.L38
 573              	.LVL47:
 574              	.L37:
 171:myTracer.c    ****     }else if(me->m_mode == MyDataWatchPoint){
 575              		.loc 1 171 0
 576 001c 012B     		cmp	r3, #1
 577 001e 19D1     		bne	.L39
 578              	.LVL48:
 579              	.LBB16:
 172:myTracer.c    ****         uint32_t* CNT_Value;
 173:myTracer.c    ****         CNT_Value = (uint32_t*)MY_DWT_CCNT;
 174:myTracer.c    ****         float dwtCNT = (float)(*CNT_Value)*4.16666667e-5;
 580              		.loc 1 174 0
 581 0020 164D     		ldr	r5, .L41+12
 582 0022 2868     		ldr	r0, [r5]
 583              	.LVL49:
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 44


 584 0024 FFF7FEFF 		bl	__aeabi_ui2f
 585              	.LVL50:
 586 0028 FFF7FEFF 		bl	__aeabi_f2d
 587              	.LVL51:
 588 002c 10A3     		adr	r3, .L41
 589 002e D3E90023 		ldrd	r2, [r3]
 590 0032 FFF7FEFF 		bl	__aeabi_dmul
 591              	.LVL52:
 592 0036 FFF7FEFF 		bl	__aeabi_d2f
 593              	.LVL53:
 175:myTracer.c    ****         snprintf(buffer, sizeof(buffer), "DWT %s Elapsed CNT Register: %lu and elapsed time in ms: 
 594              		.loc 1 175 0
 595 003a 6468     		ldr	r4, [r4, #4]
 596              	.LVL54:
 597 003c FFF7FEFF 		bl	__aeabi_f2d
 598              	.LVL55:
 599 0040 CDE90201 		strd	r0, [sp, #8]
 600 0044 0095     		str	r5, [sp]
 601 0046 2346     		mov	r3, r4
 602 0048 0D4A     		ldr	r2, .L41+16
 603 004a 6421     		movs	r1, #100
 604 004c 05A8     		add	r0, sp, #20
 605 004e FFF7FEFF 		bl	snprintf
 606              	.LVL56:
 607              	.LBE16:
 608 0052 06E0     		b	.L38
 609              	.LVL57:
 610              	.L39:
 611              	.LBB17:
 176:myTracer.c    ****     }else{
 177:myTracer.c    ****         uint32_t* CNT_Value;
 178:myTracer.c    ****         *CNT_Value = 0;
 612              		.loc 1 178 0
 613 0054 0023     		movs	r3, #0
 614 0056 1B60     		str	r3, [r3]
 179:myTracer.c    ****         snprintf(buffer, sizeof(buffer), "Elapsed Time: %lu, due to PIN measurement.\r\n", 0);
 615              		.loc 1 179 0
 616 0058 0A4A     		ldr	r2, .L41+20
 617 005a 6421     		movs	r1, #100
 618 005c 05A8     		add	r0, sp, #20
 619              	.LVL58:
 620 005e FFF7FEFF 		bl	snprintf
 621              	.LVL59:
 622              	.L38:
 623              	.LBE17:
 180:myTracer.c    ****     }
 181:myTracer.c    ****     UART_LOG_PutString(buffer);
 624              		.loc 1 181 0
 625 0062 05A8     		add	r0, sp, #20
 626 0064 FFF7FEFF 		bl	UART_LOG_PutString
 627              	.LVL60:
 182:myTracer.c    ****     return;
 183:myTracer.c    **** }...
 628              		.loc 1 183 0
 629 0068 1FB0     		add	sp, sp, #124
 630              		.cfi_def_cfa_offset 12
 631              		@ sp needed
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 45


 632 006a 30BD     		pop	{r4, r5, pc}
 633              	.L42:
 634 006c AFF30080 		.align	3
 635              	.L41:
 636 0070 01F237C4 		.word	-1002966527
 637 0074 67D8053F 		.word	1057347687
 638 0078 88000000 		.word	.LC5
 639 007c 041000E0 		.word	-536866812
 640 0080 AC000000 		.word	.LC6
 641 0084 F0000000 		.word	.LC7
 642              		.cfi_endproc
 643              	.LFE72:
 644              		.size	myTimer_print, .-myTimer_print
 645              		.global	globalPINActive
 646              		.global	globalDWTActive
 647              		.global	globalSYSTICKActive
 648              		.global	systickCount
 649              		.comm	systickHandlerPtr,4,4
 650              		.section	.rodata.str1.4,"aMS",%progbits,1
 651              		.align	2
 652              	.LC0:
 653 0000 53797354 		.ascii	"SysTick\000"
 653      69636B00 
 654              	.LC1:
 655 0008 44617461 		.ascii	"DataWatchPointTimer\000"
 655      57617463 
 655      68506F69 
 655      6E745469 
 655      6D657200 
 656              	.LC2:
 657 001c 4D454153 		.ascii	"MEASURE VIA OSZILLOSCOP\000"
 657      55524520 
 657      56494120 
 657      4F535A49 
 657      4C4C4F53 
 658              	.LC3:
 659 0034 4552524F 		.ascii	"ERROR: This type doesnt exist!\012\000"
 659      523A2054 
 659      68697320 
 659      74797065 
 659      20646F65 
 660              	.LC4:
 661 0054 54686572 		.ascii	"There is not Calculated Time for chosen Timer mode\000"
 661      65206973 
 661      206E6F74 
 661      2043616C 
 661      63756C61 
 662 0087 00       		.space	1
 663              	.LC5:
 664 0088 456C6170 		.ascii	"Elapsed Time Systick %s : %lu ms \015\012\000"
 664      73656420 
 664      54696D65 
 664      20537973 
 664      7469636B 
 665              	.LC6:
 666 00ac 44575420 		.ascii	"DWT %s Elapsed CNT Register: %lu and elapsed time i"
 666      25732045 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 46


 666      6C617073 
 666      65642043 
 666      4E542052 
 667 00df 6E206D73 		.ascii	"n ms: %.6f \015\012\000"
 667      3A20252E 
 667      3666200D 
 667      0A00
 668 00ed 000000   		.space	3
 669              	.LC7:
 670 00f0 456C6170 		.ascii	"Elapsed Time: %lu, due to PIN measurement.\015\012\000"
 670      73656420 
 670      54696D65 
 670      3A20256C 
 670      752C2064 
 671              		.bss
 672              		.align	2
 673              		.set	.LANCHOR0,. + 0
 674              		.type	systickCount, %object
 675              		.size	systickCount, 4
 676              	systickCount:
 677 0000 00000000 		.space	4
 678              		.type	globalSYSTICKActive, %object
 679              		.size	globalSYSTICKActive, 1
 680              	globalSYSTICKActive:
 681 0004 00       		.space	1
 682              		.type	globalDWTActive, %object
 683              		.size	globalDWTActive, 1
 684              	globalDWTActive:
 685 0005 00       		.space	1
 686              		.type	globalPINActive, %object
 687              		.size	globalPINActive, 1
 688              	globalPINActive:
 689 0006 00       		.space	1
 690              		.text
 691              	.Letext0:
 692              		.file 3 "global.h"
 693              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 694              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 695              		.file 6 "myTracer.h"
 696              		.file 7 "Generated_Source\\PSoC5/cytypes.h"
 697              		.file 8 "Generated_Source\\PSoC5/core_cm3_psoc5.h"
 698              		.file 9 "Generated_Source\\PSoC5/UART_LOG.h"
 699              		.file 10 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4
 700              		.file 11 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4
 701              		.file 12 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4
 702              		.section	.debug_info,"",%progbits
 703              	.Ldebug_info0:
 704 0000 79090000 		.4byte	0x979
 705 0004 0400     		.2byte	0x4
 706 0006 00000000 		.4byte	.Ldebug_abbrev0
 707 000a 04       		.byte	0x4
 708 000b 01       		.uleb128 0x1
 709 000c 8F040000 		.4byte	.LASF109
 710 0010 0C       		.byte	0xc
 711 0011 B6030000 		.4byte	.LASF110
 712 0015 1D050000 		.4byte	.LASF111
 713 0019 00000000 		.4byte	.Ldebug_ranges0+0
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 47


 714 001d 00000000 		.4byte	0
 715 0021 00000000 		.4byte	.Ldebug_line0
 716 0025 02       		.uleb128 0x2
 717 0026 01       		.byte	0x1
 718 0027 06       		.byte	0x6
 719 0028 5D010000 		.4byte	.LASF0
 720 002c 03       		.uleb128 0x3
 721 002d 03010000 		.4byte	.LASF5
 722 0031 03       		.byte	0x3
 723 0032 91       		.byte	0x91
 724 0033 37000000 		.4byte	0x37
 725 0037 02       		.uleb128 0x2
 726 0038 01       		.byte	0x1
 727 0039 08       		.byte	0x8
 728 003a D6010000 		.4byte	.LASF1
 729 003e 02       		.uleb128 0x2
 730 003f 02       		.byte	0x2
 731 0040 05       		.byte	0x5
 732 0041 75000000 		.4byte	.LASF2
 733 0045 02       		.uleb128 0x2
 734 0046 02       		.byte	0x2
 735 0047 07       		.byte	0x7
 736 0048 F6020000 		.4byte	.LASF3
 737 004c 02       		.uleb128 0x2
 738 004d 04       		.byte	0x4
 739 004e 05       		.byte	0x5
 740 004f B4010000 		.4byte	.LASF4
 741 0053 03       		.uleb128 0x3
 742 0054 8D020000 		.4byte	.LASF6
 743 0058 03       		.byte	0x3
 744 0059 96       		.byte	0x96
 745 005a 5E000000 		.4byte	0x5e
 746 005e 02       		.uleb128 0x2
 747 005f 04       		.byte	0x4
 748 0060 07       		.byte	0x7
 749 0061 8E030000 		.4byte	.LASF7
 750 0065 02       		.uleb128 0x2
 751 0066 04       		.byte	0x4
 752 0067 04       		.byte	0x4
 753 0068 69010000 		.4byte	.LASF8
 754 006c 02       		.uleb128 0x2
 755 006d 08       		.byte	0x8
 756 006e 04       		.byte	0x4
 757 006f 38000000 		.4byte	.LASF9
 758 0073 02       		.uleb128 0x2
 759 0074 08       		.byte	0x8
 760 0075 05       		.byte	0x5
 761 0076 83010000 		.4byte	.LASF10
 762 007a 02       		.uleb128 0x2
 763 007b 08       		.byte	0x8
 764 007c 07       		.byte	0x7
 765 007d 76020000 		.4byte	.LASF11
 766 0081 03       		.uleb128 0x3
 767 0082 E9010000 		.4byte	.LASF12
 768 0086 03       		.byte	0x3
 769 0087 9C       		.byte	0x9c
 770 0088 37000000 		.4byte	0x37
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 48


 771 008c 02       		.uleb128 0x2
 772 008d 01       		.byte	0x1
 773 008e 08       		.byte	0x8
 774 008f 11030000 		.4byte	.LASF13
 775 0093 04       		.uleb128 0x4
 776 0094 04       		.byte	0x4
 777 0095 99000000 		.4byte	0x99
 778 0099 05       		.uleb128 0x5
 779 009a 03       		.uleb128 0x3
 780 009b 09040000 		.4byte	.LASF14
 781 009f 04       		.byte	0x4
 782 00a0 3F       		.byte	0x3f
 783 00a1 4C000000 		.4byte	0x4c
 784 00a5 06       		.uleb128 0x6
 785 00a6 04       		.byte	0x4
 786 00a7 05       		.byte	0x5
 787 00a8 696E7400 		.ascii	"int\000"
 788 00ac 02       		.uleb128 0x2
 789 00ad 04       		.byte	0x4
 790 00ae 07       		.byte	0x7
 791 00af A2020000 		.4byte	.LASF15
 792 00b3 02       		.uleb128 0x2
 793 00b4 08       		.byte	0x8
 794 00b5 04       		.byte	0x4
 795 00b6 2F020000 		.4byte	.LASF16
 796 00ba 02       		.uleb128 0x2
 797 00bb 04       		.byte	0x4
 798 00bc 07       		.byte	0x7
 799 00bd 86000000 		.4byte	.LASF17
 800 00c1 04       		.uleb128 0x4
 801 00c2 04       		.byte	0x4
 802 00c3 8C000000 		.4byte	0x8c
 803 00c7 03       		.uleb128 0x3
 804 00c8 6E020000 		.4byte	.LASF18
 805 00cc 05       		.byte	0x5
 806 00cd 2C       		.byte	0x2c
 807 00ce 9A000000 		.4byte	0x9a
 808 00d2 07       		.uleb128 0x7
 809 00d3 01       		.byte	0x1
 810 00d4 37000000 		.4byte	0x37
 811 00d8 06       		.byte	0x6
 812 00d9 10       		.byte	0x10
 813 00da FD000000 		.4byte	0xfd
 814 00de 08       		.uleb128 0x8
 815 00df 09030000 		.4byte	.LASF19
 816 00e3 00       		.byte	0
 817 00e4 08       		.uleb128 0x8
 818 00e5 83040000 		.4byte	.LASF20
 819 00e9 01       		.byte	0x1
 820 00ea 08       		.uleb128 0x8
 821 00eb 67020000 		.4byte	.LASF21
 822 00ef 02       		.byte	0x2
 823 00f0 08       		.uleb128 0x8
 824 00f1 2E030000 		.4byte	.LASF22
 825 00f5 03       		.byte	0x3
 826 00f6 08       		.uleb128 0x8
 827 00f7 64050000 		.4byte	.LASF23
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 49


 828 00fb 04       		.byte	0x4
 829 00fc 00       		.byte	0
 830 00fd 03       		.uleb128 0x3
 831 00fe 27040000 		.4byte	.LASF24
 832 0102 06       		.byte	0x6
 833 0103 16       		.byte	0x16
 834 0104 D2000000 		.4byte	0xd2
 835 0108 07       		.uleb128 0x7
 836 0109 01       		.byte	0x1
 837 010a 37000000 		.4byte	0x37
 838 010e 06       		.byte	0x6
 839 010f 18       		.byte	0x18
 840 0110 27010000 		.4byte	0x127
 841 0114 08       		.uleb128 0x8
 842 0115 3F000000 		.4byte	.LASF25
 843 0119 00       		.byte	0
 844 011a 08       		.uleb128 0x8
 845 011b 15010000 		.4byte	.LASF26
 846 011f 01       		.byte	0x1
 847 0120 09       		.uleb128 0x9
 848 0121 50494E00 		.ascii	"PIN\000"
 849 0125 02       		.byte	0x2
 850 0126 00       		.byte	0
 851 0127 03       		.uleb128 0x3
 852 0128 2D010000 		.4byte	.LASF27
 853 012c 06       		.byte	0x6
 854 012d 1C       		.byte	0x1c
 855 012e 08010000 		.4byte	0x108
 856 0132 0A       		.uleb128 0xa
 857 0133 10       		.byte	0x10
 858 0134 06       		.byte	0x6
 859 0135 1E       		.byte	0x1e
 860 0136 6B010000 		.4byte	0x16b
 861 013a 0B       		.uleb128 0xb
 862 013b 8F000000 		.4byte	.LASF28
 863 013f 06       		.byte	0x6
 864 0140 1F       		.byte	0x1f
 865 0141 27010000 		.4byte	0x127
 866 0145 00       		.byte	0
 867 0146 0B       		.uleb128 0xb
 868 0147 3C030000 		.4byte	.LASF29
 869 014b 06       		.byte	0x6
 870 014c 20       		.byte	0x20
 871 014d C1000000 		.4byte	0xc1
 872 0151 04       		.byte	0x4
 873 0152 0B       		.uleb128 0xb
 874 0153 68000000 		.4byte	.LASF30
 875 0157 06       		.byte	0x6
 876 0158 21       		.byte	0x21
 877 0159 53000000 		.4byte	0x53
 878 015d 08       		.byte	0x8
 879 015e 0B       		.uleb128 0xb
 880 015f 78050000 		.4byte	.LASF31
 881 0163 06       		.byte	0x6
 882 0164 22       		.byte	0x22
 883 0165 FD000000 		.4byte	0xfd
 884 0169 0C       		.byte	0xc
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 50


 885 016a 00       		.byte	0
 886 016b 03       		.uleb128 0x3
 887 016c 9B000000 		.4byte	.LASF32
 888 0170 06       		.byte	0x6
 889 0171 23       		.byte	0x23
 890 0172 32010000 		.4byte	0x132
 891 0176 0C       		.uleb128 0xc
 892 0177 7D010000 		.4byte	.LASF33
 893 017b 07       		.byte	0x7
 894 017c E801     		.2byte	0x1e8
 895 017e 37000000 		.4byte	0x37
 896 0182 0C       		.uleb128 0xc
 897 0183 78030000 		.4byte	.LASF34
 898 0187 07       		.byte	0x7
 899 0188 EA01     		.2byte	0x1ea
 900 018a 5E000000 		.4byte	0x5e
 901 018e 0C       		.uleb128 0xc
 902 018f 89030000 		.4byte	.LASF35
 903 0193 07       		.byte	0x7
 904 0194 9202     		.2byte	0x292
 905 0196 9A010000 		.4byte	0x19a
 906 019a 0D       		.uleb128 0xd
 907 019b 76010000 		.4byte	0x176
 908 019f 0C       		.uleb128 0xc
 909 01a0 E3020000 		.4byte	.LASF36
 910 01a4 07       		.byte	0x7
 911 01a5 9402     		.2byte	0x294
 912 01a7 AB010000 		.4byte	0x1ab
 913 01ab 0D       		.uleb128 0xd
 914 01ac 82010000 		.4byte	0x182
 915 01b0 0E       		.uleb128 0xe
 916 01b1 D7000000 		.4byte	.LASF75
 917 01b5 01       		.byte	0x1
 918 01b6 25000000 		.4byte	0x25
 919 01ba 08       		.byte	0x8
 920 01bb 17       		.byte	0x17
 921 01bc F7010000 		.4byte	0x1f7
 922 01c0 0F       		.uleb128 0xf
 923 01c1 DE030000 		.4byte	.LASF37
 924 01c5 72       		.sleb128 -14
 925 01c6 0F       		.uleb128 0xf
 926 01c7 B8000000 		.4byte	.LASF38
 927 01cb 73       		.sleb128 -13
 928 01cc 0F       		.uleb128 0xf
 929 01cd A0030000 		.4byte	.LASF39
 930 01d1 74       		.sleb128 -12
 931 01d2 0F       		.uleb128 0xf
 932 01d3 B5020000 		.4byte	.LASF40
 933 01d7 75       		.sleb128 -11
 934 01d8 0F       		.uleb128 0xf
 935 01d9 3F010000 		.4byte	.LASF41
 936 01dd 76       		.sleb128 -10
 937 01de 0F       		.uleb128 0xf
 938 01df D7020000 		.4byte	.LASF42
 939 01e3 7B       		.sleb128 -5
 940 01e4 0F       		.uleb128 0xf
 941 01e5 A6000000 		.4byte	.LASF43
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 51


 942 01e9 7C       		.sleb128 -4
 943 01ea 0F       		.uleb128 0xf
 944 01eb 9B010000 		.4byte	.LASF44
 945 01ef 7E       		.sleb128 -2
 946 01f0 0F       		.uleb128 0xf
 947 01f1 2B000000 		.4byte	.LASF45
 948 01f5 7F       		.sleb128 -1
 949 01f6 00       		.byte	0
 950 01f7 03       		.uleb128 0x3
 951 01f8 4E020000 		.4byte	.LASF46
 952 01fc 08       		.byte	0x8
 953 01fd 25       		.byte	0x25
 954 01fe B0010000 		.4byte	0x1b0
 955 0202 10       		.uleb128 0x10
 956 0203 040E     		.2byte	0xe04
 957 0205 02       		.byte	0x2
 958 0206 5201     		.2byte	0x152
 959 0208 BE020000 		.4byte	0x2be
 960 020c 11       		.uleb128 0x11
 961 020d 69030000 		.4byte	.LASF47
 962 0211 02       		.byte	0x2
 963 0212 5401     		.2byte	0x154
 964 0214 D3020000 		.4byte	0x2d3
 965 0218 00       		.byte	0
 966 0219 11       		.uleb128 0x11
 967 021a EF000000 		.4byte	.LASF48
 968 021e 02       		.byte	0x2
 969 021f 5501     		.2byte	0x155
 970 0221 D8020000 		.4byte	0x2d8
 971 0225 20       		.byte	0x20
 972 0226 11       		.uleb128 0x11
 973 0227 5D030000 		.4byte	.LASF49
 974 022b 02       		.byte	0x2
 975 022c 5601     		.2byte	0x156
 976 022e E8020000 		.4byte	0x2e8
 977 0232 80       		.byte	0x80
 978 0233 11       		.uleb128 0x11
 979 0234 74010000 		.4byte	.LASF50
 980 0238 02       		.byte	0x2
 981 0239 5701     		.2byte	0x157
 982 023b D8020000 		.4byte	0x2d8
 983 023f A0       		.byte	0xa0
 984 0240 12       		.uleb128 0x12
 985 0241 96000000 		.4byte	.LASF51
 986 0245 02       		.byte	0x2
 987 0246 5801     		.2byte	0x158
 988 0248 ED020000 		.4byte	0x2ed
 989 024c 0001     		.2byte	0x100
 990 024e 12       		.uleb128 0x12
 991 024f 6E030000 		.4byte	.LASF52
 992 0253 02       		.byte	0x2
 993 0254 5901     		.2byte	0x159
 994 0256 D8020000 		.4byte	0x2d8
 995 025a 2001     		.2byte	0x120
 996 025c 12       		.uleb128 0x12
 997 025d 62020000 		.4byte	.LASF53
 998 0261 02       		.byte	0x2
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 52


 999 0262 5A01     		.2byte	0x15a
 1000 0264 F2020000 		.4byte	0x2f2
 1001 0268 8001     		.2byte	0x180
 1002 026a 12       		.uleb128 0x12
 1003 026b F9000000 		.4byte	.LASF54
 1004 026f 02       		.byte	0x2
 1005 0270 5B01     		.2byte	0x15b
 1006 0272 D8020000 		.4byte	0x2d8
 1007 0276 A001     		.2byte	0x1a0
 1008 0278 12       		.uleb128 0x12
 1009 0279 17000000 		.4byte	.LASF55
 1010 027d 02       		.byte	0x2
 1011 027e 5C01     		.2byte	0x15c
 1012 0280 F7020000 		.4byte	0x2f7
 1013 0284 0002     		.2byte	0x200
 1014 0286 12       		.uleb128 0x12
 1015 0287 7F030000 		.4byte	.LASF56
 1016 028b 02       		.byte	0x2
 1017 028c 5D01     		.2byte	0x15d
 1018 028e FC020000 		.4byte	0x2fc
 1019 0292 2002     		.2byte	0x220
 1020 0294 13       		.uleb128 0x13
 1021 0295 495000   		.ascii	"IP\000"
 1022 0298 02       		.byte	0x2
 1023 0299 5E01     		.2byte	0x15e
 1024 029b 21030000 		.4byte	0x321
 1025 029f 0003     		.2byte	0x300
 1026 02a1 12       		.uleb128 0x12
 1027 02a2 0B010000 		.4byte	.LASF57
 1028 02a6 02       		.byte	0x2
 1029 02a7 5F01     		.2byte	0x15f
 1030 02a9 26030000 		.4byte	0x326
 1031 02ad F003     		.2byte	0x3f0
 1032 02af 12       		.uleb128 0x12
 1033 02b0 3A010000 		.4byte	.LASF58
 1034 02b4 02       		.byte	0x2
 1035 02b5 6001     		.2byte	0x160
 1036 02b7 CE020000 		.4byte	0x2ce
 1037 02bb 000E     		.2byte	0xe00
 1038 02bd 00       		.byte	0
 1039 02be 14       		.uleb128 0x14
 1040 02bf CE020000 		.4byte	0x2ce
 1041 02c3 CE020000 		.4byte	0x2ce
 1042 02c7 15       		.uleb128 0x15
 1043 02c8 BA000000 		.4byte	0xba
 1044 02cc 07       		.byte	0x7
 1045 02cd 00       		.byte	0
 1046 02ce 0D       		.uleb128 0xd
 1047 02cf 53000000 		.4byte	0x53
 1048 02d3 0D       		.uleb128 0xd
 1049 02d4 BE020000 		.4byte	0x2be
 1050 02d8 14       		.uleb128 0x14
 1051 02d9 53000000 		.4byte	0x53
 1052 02dd E8020000 		.4byte	0x2e8
 1053 02e1 15       		.uleb128 0x15
 1054 02e2 BA000000 		.4byte	0xba
 1055 02e6 17       		.byte	0x17
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 53


 1056 02e7 00       		.byte	0
 1057 02e8 0D       		.uleb128 0xd
 1058 02e9 BE020000 		.4byte	0x2be
 1059 02ed 0D       		.uleb128 0xd
 1060 02ee BE020000 		.4byte	0x2be
 1061 02f2 0D       		.uleb128 0xd
 1062 02f3 BE020000 		.4byte	0x2be
 1063 02f7 0D       		.uleb128 0xd
 1064 02f8 BE020000 		.4byte	0x2be
 1065 02fc 14       		.uleb128 0x14
 1066 02fd 53000000 		.4byte	0x53
 1067 0301 0C030000 		.4byte	0x30c
 1068 0305 15       		.uleb128 0x15
 1069 0306 BA000000 		.4byte	0xba
 1070 030a 37       		.byte	0x37
 1071 030b 00       		.byte	0
 1072 030c 14       		.uleb128 0x14
 1073 030d 1C030000 		.4byte	0x31c
 1074 0311 1C030000 		.4byte	0x31c
 1075 0315 15       		.uleb128 0x15
 1076 0316 BA000000 		.4byte	0xba
 1077 031a EF       		.byte	0xef
 1078 031b 00       		.byte	0
 1079 031c 0D       		.uleb128 0xd
 1080 031d 2C000000 		.4byte	0x2c
 1081 0321 0D       		.uleb128 0xd
 1082 0322 0C030000 		.4byte	0x30c
 1083 0326 14       		.uleb128 0x14
 1084 0327 53000000 		.4byte	0x53
 1085 032b 37030000 		.4byte	0x337
 1086 032f 16       		.uleb128 0x16
 1087 0330 BA000000 		.4byte	0xba
 1088 0334 8302     		.2byte	0x283
 1089 0336 00       		.byte	0
 1090 0337 0C       		.uleb128 0xc
 1091 0338 58020000 		.4byte	.LASF59
 1092 033c 02       		.byte	0x2
 1093 033d 6101     		.2byte	0x161
 1094 033f 02020000 		.4byte	0x202
 1095 0343 17       		.uleb128 0x17
 1096 0344 8C       		.byte	0x8c
 1097 0345 02       		.byte	0x2
 1098 0346 7401     		.2byte	0x174
 1099 0348 5E040000 		.4byte	0x45e
 1100 034c 11       		.uleb128 0x11
 1101 034d E9000000 		.4byte	.LASF60
 1102 0351 02       		.byte	0x2
 1103 0352 7601     		.2byte	0x176
 1104 0354 5E040000 		.4byte	0x45e
 1105 0358 00       		.byte	0
 1106 0359 11       		.uleb128 0x11
 1107 035a 6F010000 		.4byte	.LASF61
 1108 035e 02       		.byte	0x2
 1109 035f 7701     		.2byte	0x177
 1110 0361 CE020000 		.4byte	0x2ce
 1111 0365 04       		.byte	0x4
 1112 0366 11       		.uleb128 0x11
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 54


 1113 0367 91010000 		.4byte	.LASF62
 1114 036b 02       		.byte	0x2
 1115 036c 7801     		.2byte	0x178
 1116 036e CE020000 		.4byte	0x2ce
 1117 0372 08       		.byte	0x8
 1118 0373 11       		.uleb128 0x11
 1119 0374 3B020000 		.4byte	.LASF63
 1120 0378 02       		.byte	0x2
 1121 0379 7901     		.2byte	0x179
 1122 037b CE020000 		.4byte	0x2ce
 1123 037f 0C       		.byte	0xc
 1124 0380 18       		.uleb128 0x18
 1125 0381 53435200 		.ascii	"SCR\000"
 1126 0385 02       		.byte	0x2
 1127 0386 7A01     		.2byte	0x17a
 1128 0388 CE020000 		.4byte	0x2ce
 1129 038c 10       		.byte	0x10
 1130 038d 18       		.uleb128 0x18
 1131 038e 43435200 		.ascii	"CCR\000"
 1132 0392 02       		.byte	0x2
 1133 0393 7B01     		.2byte	0x17b
 1134 0395 CE020000 		.4byte	0x2ce
 1135 0399 14       		.byte	0x14
 1136 039a 18       		.uleb128 0x18
 1137 039b 53485000 		.ascii	"SHP\000"
 1138 039f 02       		.byte	0x2
 1139 03a0 7C01     		.2byte	0x17c
 1140 03a2 73040000 		.4byte	0x473
 1141 03a6 18       		.byte	0x18
 1142 03a7 11       		.uleb128 0x11
 1143 03a8 AF020000 		.4byte	.LASF64
 1144 03ac 02       		.byte	0x2
 1145 03ad 7D01     		.2byte	0x17d
 1146 03af CE020000 		.4byte	0x2ce
 1147 03b3 24       		.byte	0x24
 1148 03b4 11       		.uleb128 0x11
 1149 03b5 E4010000 		.4byte	.LASF65
 1150 03b9 02       		.byte	0x2
 1151 03ba 7E01     		.2byte	0x17e
 1152 03bc CE020000 		.4byte	0x2ce
 1153 03c0 28       		.byte	0x28
 1154 03c1 11       		.uleb128 0x11
 1155 03c2 58030000 		.4byte	.LASF66
 1156 03c6 02       		.byte	0x2
 1157 03c7 7F01     		.2byte	0x17f
 1158 03c9 CE020000 		.4byte	0x2ce
 1159 03cd 2C       		.byte	0x2c
 1160 03ce 11       		.uleb128 0x11
 1161 03cf 43030000 		.4byte	.LASF67
 1162 03d3 02       		.byte	0x2
 1163 03d4 8001     		.2byte	0x180
 1164 03d6 CE020000 		.4byte	0x2ce
 1165 03da 30       		.byte	0x30
 1166 03db 11       		.uleb128 0x11
 1167 03dc D1020000 		.4byte	.LASF68
 1168 03e0 02       		.byte	0x2
 1169 03e1 8101     		.2byte	0x181
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 55


 1170 03e3 CE020000 		.4byte	0x2ce
 1171 03e7 34       		.byte	0x34
 1172 03e8 11       		.uleb128 0x11
 1173 03e9 96010000 		.4byte	.LASF69
 1174 03ed 02       		.byte	0x2
 1175 03ee 8201     		.2byte	0x182
 1176 03f0 CE020000 		.4byte	0x2ce
 1177 03f4 38       		.byte	0x38
 1178 03f5 11       		.uleb128 0x11
 1179 03f6 51040000 		.4byte	.LASF70
 1180 03fa 02       		.byte	0x2
 1181 03fb 8301     		.2byte	0x183
 1182 03fd CE020000 		.4byte	0x2ce
 1183 0401 3C       		.byte	0x3c
 1184 0402 18       		.uleb128 0x18
 1185 0403 50465200 		.ascii	"PFR\000"
 1186 0407 02       		.byte	0x2
 1187 0408 8401     		.2byte	0x184
 1188 040a 8D040000 		.4byte	0x48d
 1189 040e 40       		.byte	0x40
 1190 040f 18       		.uleb128 0x18
 1191 0410 44465200 		.ascii	"DFR\000"
 1192 0414 02       		.byte	0x2
 1193 0415 8501     		.2byte	0x185
 1194 0417 5E040000 		.4byte	0x45e
 1195 041b 48       		.byte	0x48
 1196 041c 18       		.uleb128 0x18
 1197 041d 41445200 		.ascii	"ADR\000"
 1198 0421 02       		.byte	0x2
 1199 0422 8601     		.2byte	0x186
 1200 0424 5E040000 		.4byte	0x45e
 1201 0428 4C       		.byte	0x4c
 1202 0429 11       		.uleb128 0x11
 1203 042a 43040000 		.4byte	.LASF71
 1204 042e 02       		.byte	0x2
 1205 042f 8701     		.2byte	0x187
 1206 0431 A7040000 		.4byte	0x4a7
 1207 0435 50       		.byte	0x50
 1208 0436 11       		.uleb128 0x11
 1209 0437 37030000 		.4byte	.LASF72
 1210 043b 02       		.byte	0x2
 1211 043c 8801     		.2byte	0x188
 1212 043e C1040000 		.4byte	0x4c1
 1213 0442 60       		.byte	0x60
 1214 0443 11       		.uleb128 0x11
 1215 0444 EF000000 		.4byte	.LASF48
 1216 0448 02       		.byte	0x2
 1217 0449 8901     		.2byte	0x189
 1218 044b C6040000 		.4byte	0x4c6
 1219 044f 74       		.byte	0x74
 1220 0450 11       		.uleb128 0x11
 1221 0451 72050000 		.4byte	.LASF73
 1222 0455 02       		.byte	0x2
 1223 0456 8A01     		.2byte	0x18a
 1224 0458 CE020000 		.4byte	0x2ce
 1225 045c 88       		.byte	0x88
 1226 045d 00       		.byte	0
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 56


 1227 045e 19       		.uleb128 0x19
 1228 045f CE020000 		.4byte	0x2ce
 1229 0463 14       		.uleb128 0x14
 1230 0464 1C030000 		.4byte	0x31c
 1231 0468 73040000 		.4byte	0x473
 1232 046c 15       		.uleb128 0x15
 1233 046d BA000000 		.4byte	0xba
 1234 0471 0B       		.byte	0xb
 1235 0472 00       		.byte	0
 1236 0473 0D       		.uleb128 0xd
 1237 0474 63040000 		.4byte	0x463
 1238 0478 14       		.uleb128 0x14
 1239 0479 5E040000 		.4byte	0x45e
 1240 047d 88040000 		.4byte	0x488
 1241 0481 15       		.uleb128 0x15
 1242 0482 BA000000 		.4byte	0xba
 1243 0486 01       		.byte	0x1
 1244 0487 00       		.byte	0
 1245 0488 0D       		.uleb128 0xd
 1246 0489 78040000 		.4byte	0x478
 1247 048d 19       		.uleb128 0x19
 1248 048e 88040000 		.4byte	0x488
 1249 0492 14       		.uleb128 0x14
 1250 0493 5E040000 		.4byte	0x45e
 1251 0497 A2040000 		.4byte	0x4a2
 1252 049b 15       		.uleb128 0x15
 1253 049c BA000000 		.4byte	0xba
 1254 04a0 03       		.byte	0x3
 1255 04a1 00       		.byte	0
 1256 04a2 0D       		.uleb128 0xd
 1257 04a3 92040000 		.4byte	0x492
 1258 04a7 19       		.uleb128 0x19
 1259 04a8 A2040000 		.4byte	0x4a2
 1260 04ac 14       		.uleb128 0x14
 1261 04ad 5E040000 		.4byte	0x45e
 1262 04b1 BC040000 		.4byte	0x4bc
 1263 04b5 15       		.uleb128 0x15
 1264 04b6 BA000000 		.4byte	0xba
 1265 04ba 04       		.byte	0x4
 1266 04bb 00       		.byte	0
 1267 04bc 0D       		.uleb128 0xd
 1268 04bd AC040000 		.4byte	0x4ac
 1269 04c1 19       		.uleb128 0x19
 1270 04c2 BC040000 		.4byte	0x4bc
 1271 04c6 14       		.uleb128 0x14
 1272 04c7 53000000 		.4byte	0x53
 1273 04cb D6040000 		.4byte	0x4d6
 1274 04cf 15       		.uleb128 0x15
 1275 04d0 BA000000 		.4byte	0xba
 1276 04d4 04       		.byte	0x4
 1277 04d5 00       		.byte	0
 1278 04d6 0C       		.uleb128 0xc
 1279 04d7 00000000 		.4byte	.LASF74
 1280 04db 02       		.byte	0x2
 1281 04dc 8B01     		.2byte	0x18b
 1282 04de 43030000 		.4byte	0x343
 1283 04e2 1A       		.uleb128 0x1a
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 57


 1284 04e3 C7010000 		.4byte	.LASF77
 1285 04e7 02       		.byte	0x2
 1286 04e8 9906     		.2byte	0x699
 1287 04ea 03       		.byte	0x3
 1288 04eb 14050000 		.4byte	0x514
 1289 04ef 1B       		.uleb128 0x1b
 1290 04f0 D7000000 		.4byte	.LASF75
 1291 04f4 02       		.byte	0x2
 1292 04f5 9906     		.2byte	0x699
 1293 04f7 F7010000 		.4byte	0x1f7
 1294 04fb 1B       		.uleb128 0x1b
 1295 04fc 26010000 		.4byte	.LASF76
 1296 0500 02       		.byte	0x2
 1297 0501 9906     		.2byte	0x699
 1298 0503 53000000 		.4byte	0x53
 1299 0507 1C       		.uleb128 0x1c
 1300 0508 DC000000 		.4byte	.LASF112
 1301 050c 02       		.byte	0x2
 1302 050d 9B06     		.2byte	0x69b
 1303 050f 14050000 		.4byte	0x514
 1304 0513 00       		.byte	0
 1305 0514 04       		.uleb128 0x4
 1306 0515 04       		.byte	0x4
 1307 0516 53000000 		.4byte	0x53
 1308 051a 1A       		.uleb128 0x1a
 1309 051b 16030000 		.4byte	.LASF78
 1310 051f 02       		.byte	0x2
 1311 0520 3806     		.2byte	0x638
 1312 0522 03       		.byte	0x3
 1313 0523 40050000 		.4byte	0x540
 1314 0527 1B       		.uleb128 0x1b
 1315 0528 D7000000 		.4byte	.LASF75
 1316 052c 02       		.byte	0x2
 1317 052d 3806     		.2byte	0x638
 1318 052f F7010000 		.4byte	0x1f7
 1319 0533 1B       		.uleb128 0x1b
 1320 0534 48040000 		.4byte	.LASF79
 1321 0538 02       		.byte	0x2
 1322 0539 3806     		.2byte	0x638
 1323 053b 53000000 		.4byte	0x53
 1324 053f 00       		.byte	0
 1325 0540 1D       		.uleb128 0x1d
 1326 0541 48030000 		.4byte	.LASF113
 1327 0545 01       		.byte	0x1
 1328 0546 2D       		.byte	0x2d
 1329 0547 00000000 		.4byte	.LFB64
 1330 054b 10000000 		.4byte	.LFE64-.LFB64
 1331 054f 01       		.uleb128 0x1
 1332 0550 9C       		.byte	0x9c
 1333 0551 1E       		.uleb128 0x1e
 1334 0552 E9020000 		.4byte	.LASF84
 1335 0556 01       		.byte	0x1
 1336 0557 31       		.byte	0x31
 1337 0558 00000000 		.4byte	.LFB65
 1338 055c 10010000 		.4byte	.LFE65-.LFB65
 1339 0560 01       		.uleb128 0x1
 1340 0561 9C       		.byte	0x9c
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 58


 1341 0562 57060000 		.4byte	0x657
 1342 0566 1F       		.uleb128 0x1f
 1343 0567 6D6500   		.ascii	"me\000"
 1344 056a 01       		.byte	0x1
 1345 056b 31       		.byte	0x31
 1346 056c 57060000 		.4byte	0x657
 1347 0570 00000000 		.4byte	.LLST0
 1348 0574 20       		.uleb128 0x20
 1349 0575 E4000000 		.4byte	.LASF80
 1350 0579 01       		.byte	0x1
 1351 057a 31       		.byte	0x31
 1352 057b 27010000 		.4byte	0x127
 1353 057f 77000000 		.4byte	.LLST1
 1354 0583 20       		.uleb128 0x20
 1355 0584 17020000 		.4byte	.LASF81
 1356 0588 01       		.byte	0x1
 1357 0589 31       		.byte	0x31
 1358 058a C1000000 		.4byte	0xc1
 1359 058e 98000000 		.4byte	.LLST2
 1360 0592 21       		.uleb128 0x21
 1361 0593 1A050000 		.4byte	0x51a
 1362 0597 4C000000 		.4byte	.LBB7
 1363 059b 0A000000 		.4byte	.LBE7-.LBB7
 1364 059f 01       		.byte	0x1
 1365 05a0 3F       		.byte	0x3f
 1366 05a1 B8050000 		.4byte	0x5b8
 1367 05a5 22       		.uleb128 0x22
 1368 05a6 33050000 		.4byte	0x533
 1369 05aa C4000000 		.4byte	.LLST3
 1370 05ae 22       		.uleb128 0x22
 1371 05af 27050000 		.4byte	0x527
 1372 05b3 D8000000 		.4byte	.LLST4
 1373 05b7 00       		.byte	0
 1374 05b8 21       		.uleb128 0x21
 1375 05b9 E2040000 		.4byte	0x4e2
 1376 05bd 58000000 		.4byte	.LBB9
 1377 05c1 04000000 		.4byte	.LBE9-.LBB9
 1378 05c5 01       		.byte	0x1
 1379 05c6 40       		.byte	0x40
 1380 05c7 F1050000 		.4byte	0x5f1
 1381 05cb 22       		.uleb128 0x22
 1382 05cc FB040000 		.4byte	0x4fb
 1383 05d0 ED000000 		.4byte	.LLST5
 1384 05d4 22       		.uleb128 0x22
 1385 05d5 EF040000 		.4byte	0x4ef
 1386 05d9 00010000 		.4byte	.LLST6
 1387 05dd 23       		.uleb128 0x23
 1388 05de 58000000 		.4byte	.LBB10
 1389 05e2 04000000 		.4byte	.LBE10-.LBB10
 1390 05e6 24       		.uleb128 0x24
 1391 05e7 07050000 		.4byte	0x507
 1392 05eb 15010000 		.4byte	.LLST7
 1393 05ef 00       		.byte	0
 1394 05f0 00       		.byte	0
 1395 05f1 25       		.uleb128 0x25
 1396 05f2 7C000000 		.4byte	.LBB11
 1397 05f6 38000000 		.4byte	.LBE11-.LBB11
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 59


 1398 05fa 1D060000 		.4byte	0x61d
 1399 05fe 26       		.uleb128 0x26
 1400 05ff 05020000 		.4byte	.LASF82
 1401 0603 01       		.byte	0x1
 1402 0604 4A       		.byte	0x4a
 1403 0605 14050000 		.4byte	0x514
 1404 0609 28010000 		.4byte	.LLST8
 1405 060d 26       		.uleb128 0x26
 1406 060e 5F000000 		.4byte	.LASF83
 1407 0612 01       		.byte	0x1
 1408 0613 4D       		.byte	0x4d
 1409 0614 14050000 		.4byte	0x514
 1410 0618 40010000 		.4byte	.LLST9
 1411 061c 00       		.byte	0
 1412 061d 27       		.uleb128 0x27
 1413 061e 0C000000 		.4byte	.LVL1
 1414 0622 45090000 		.4byte	0x945
 1415 0626 28       		.uleb128 0x28
 1416 0627 18000000 		.4byte	.LVL2
 1417 062b 50090000 		.4byte	0x950
 1418 062f 3A060000 		.4byte	0x63a
 1419 0633 29       		.uleb128 0x29
 1420 0634 01       		.uleb128 0x1
 1421 0635 50       		.byte	0x50
 1422 0636 02       		.uleb128 0x2
 1423 0637 76       		.byte	0x76
 1424 0638 00       		.sleb128 0
 1425 0639 00       		.byte	0
 1426 063a 27       		.uleb128 0x27
 1427 063b 1C000000 		.4byte	.LVL3
 1428 063f 5B090000 		.4byte	0x95b
 1429 0643 2A       		.uleb128 0x2a
 1430 0644 E0000000 		.4byte	.LVL17
 1431 0648 66090000 		.4byte	0x966
 1432 064c 29       		.uleb128 0x29
 1433 064d 01       		.uleb128 0x1
 1434 064e 50       		.byte	0x50
 1435 064f 05       		.uleb128 0x5
 1436 0650 03       		.byte	0x3
 1437 0651 34000000 		.4byte	.LC3
 1438 0655 00       		.byte	0
 1439 0656 00       		.byte	0
 1440 0657 04       		.uleb128 0x4
 1441 0658 04       		.byte	0x4
 1442 0659 6B010000 		.4byte	0x16b
 1443 065d 1E       		.uleb128 0x1e
 1444 065e 4F010000 		.4byte	.LASF85
 1445 0662 01       		.byte	0x1
 1446 0663 59       		.byte	0x59
 1447 0664 00000000 		.4byte	.LFB66
 1448 0668 02000000 		.4byte	.LFE66-.LFB66
 1449 066c 01       		.uleb128 0x1
 1450 066d 9C       		.byte	0x9c
 1451 066e 7F060000 		.4byte	0x67f
 1452 0672 2B       		.uleb128 0x2b
 1453 0673 6D6500   		.ascii	"me\000"
 1454 0676 01       		.byte	0x1
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 60


 1455 0677 59       		.byte	0x59
 1456 0678 57060000 		.4byte	0x657
 1457 067c 01       		.uleb128 0x1
 1458 067d 50       		.byte	0x50
 1459 067e 00       		.byte	0
 1460 067f 2C       		.uleb128 0x2c
 1461 0680 47000000 		.4byte	.LASF86
 1462 0684 01       		.byte	0x1
 1463 0685 6B       		.byte	0x6b
 1464 0686 53000000 		.4byte	0x53
 1465 068a 00000000 		.4byte	.LFB67
 1466 068e 04000000 		.4byte	.LFE67-.LFB67
 1467 0692 01       		.uleb128 0x1
 1468 0693 9C       		.byte	0x9c
 1469 0694 A7060000 		.4byte	0x6a7
 1470 0698 1F       		.uleb128 0x1f
 1471 0699 6D6500   		.ascii	"me\000"
 1472 069c 01       		.byte	0x1
 1473 069d 6B       		.byte	0x6b
 1474 069e 57060000 		.4byte	0x657
 1475 06a2 58010000 		.4byte	.LLST10
 1476 06a6 00       		.byte	0
 1477 06a7 2D       		.uleb128 0x2d
 1478 06a8 56040000 		.4byte	.LASF87
 1479 06ac 01       		.byte	0x1
 1480 06ad 6F       		.byte	0x6f
 1481 06ae 65000000 		.4byte	0x65
 1482 06b2 00000000 		.4byte	.LFB68
 1483 06b6 54000000 		.4byte	.LFE68-.LFB68
 1484 06ba 01       		.uleb128 0x1
 1485 06bb 9C       		.byte	0x9c
 1486 06bc FF060000 		.4byte	0x6ff
 1487 06c0 1F       		.uleb128 0x1f
 1488 06c1 6D6500   		.ascii	"me\000"
 1489 06c4 01       		.byte	0x1
 1490 06c5 6F       		.byte	0x6f
 1491 06c6 57060000 		.4byte	0x657
 1492 06ca 79010000 		.4byte	.LLST11
 1493 06ce 25       		.uleb128 0x25
 1494 06cf 14000000 		.4byte	.LBB12
 1495 06d3 1C000000 		.4byte	.LBE12-.LBB12
 1496 06d7 EB060000 		.4byte	0x6eb
 1497 06db 26       		.uleb128 0x26
 1498 06dc F2030000 		.4byte	.LASF88
 1499 06e0 01       		.byte	0x1
 1500 06e1 73       		.byte	0x73
 1501 06e2 14050000 		.4byte	0x514
 1502 06e6 CC010000 		.4byte	.LLST12
 1503 06ea 00       		.byte	0
 1504 06eb 2A       		.uleb128 0x2a
 1505 06ec 36000000 		.4byte	.LVL34
 1506 06f0 66090000 		.4byte	0x966
 1507 06f4 29       		.uleb128 0x29
 1508 06f5 01       		.uleb128 0x1
 1509 06f6 50       		.byte	0x50
 1510 06f7 05       		.uleb128 0x5
 1511 06f8 03       		.byte	0x3
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 61


 1512 06f9 54000000 		.4byte	.LC4
 1513 06fd 00       		.byte	0
 1514 06fe 00       		.byte	0
 1515 06ff 1E       		.uleb128 0x1e
 1516 0700 77040000 		.4byte	.LASF89
 1517 0704 01       		.byte	0x1
 1518 0705 7C       		.byte	0x7c
 1519 0706 00000000 		.4byte	.LFB69
 1520 070a 48000000 		.4byte	.LFE69-.LFB69
 1521 070e 01       		.uleb128 0x1
 1522 070f 9C       		.byte	0x9c
 1523 0710 3A070000 		.4byte	0x73a
 1524 0714 2B       		.uleb128 0x2b
 1525 0715 6D6500   		.ascii	"me\000"
 1526 0718 01       		.byte	0x1
 1527 0719 7C       		.byte	0x7c
 1528 071a 57060000 		.4byte	0x657
 1529 071e 01       		.uleb128 0x1
 1530 071f 50       		.byte	0x50
 1531 0720 23       		.uleb128 0x23
 1532 0721 1E000000 		.4byte	.LBB13
 1533 0725 14000000 		.4byte	.LBE13-.LBB13
 1534 0729 26       		.uleb128 0x26
 1535 072a 36040000 		.4byte	.LASF90
 1536 072e 01       		.byte	0x1
 1537 072f 82       		.byte	0x82
 1538 0730 14050000 		.4byte	0x514
 1539 0734 E4010000 		.4byte	.LLST13
 1540 0738 00       		.byte	0
 1541 0739 00       		.byte	0
 1542 073a 1E       		.uleb128 0x1e
 1543 073b 09000000 		.4byte	.LASF91
 1544 073f 01       		.byte	0x1
 1545 0740 8B       		.byte	0x8b
 1546 0741 00000000 		.4byte	.LFB70
 1547 0745 3C000000 		.4byte	.LFE70-.LFB70
 1548 0749 01       		.uleb128 0x1
 1549 074a 9C       		.byte	0x9c
 1550 074b 84070000 		.4byte	0x784
 1551 074f 2B       		.uleb128 0x2b
 1552 0750 6D6500   		.ascii	"me\000"
 1553 0753 01       		.byte	0x1
 1554 0754 8B       		.byte	0x8b
 1555 0755 57060000 		.4byte	0x657
 1556 0759 01       		.uleb128 0x1
 1557 075a 50       		.byte	0x50
 1558 075b 23       		.uleb128 0x23
 1559 075c 1A000000 		.4byte	.LBB14
 1560 0760 22000000 		.4byte	.LBE14-.LBB14
 1561 0764 26       		.uleb128 0x26
 1562 0765 36040000 		.4byte	.LASF90
 1563 0769 01       		.byte	0x1
 1564 076a 90       		.byte	0x90
 1565 076b 14050000 		.4byte	0x514
 1566 076f FC010000 		.4byte	.LLST14
 1567 0773 26       		.uleb128 0x26
 1568 0774 96020000 		.4byte	.LASF92
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 62


 1569 0778 01       		.byte	0x1
 1570 0779 91       		.byte	0x91
 1571 077a 14050000 		.4byte	0x514
 1572 077e 14020000 		.4byte	.LLST15
 1573 0782 00       		.byte	0
 1574 0783 00       		.byte	0
 1575 0784 1E       		.uleb128 0x1e
 1576 0785 A7010000 		.4byte	.LASF93
 1577 0789 01       		.byte	0x1
 1578 078a 98       		.byte	0x98
 1579 078b 00000000 		.4byte	.LFB71
 1580 078f 30000000 		.4byte	.LFE71-.LFB71
 1581 0793 01       		.uleb128 0x1
 1582 0794 9C       		.byte	0x9c
 1583 0795 CE070000 		.4byte	0x7ce
 1584 0799 2B       		.uleb128 0x2b
 1585 079a 6D6500   		.ascii	"me\000"
 1586 079d 01       		.byte	0x1
 1587 079e 98       		.byte	0x98
 1588 079f 57060000 		.4byte	0x657
 1589 07a3 01       		.uleb128 0x1
 1590 07a4 50       		.byte	0x50
 1591 07a5 23       		.uleb128 0x23
 1592 07a6 10000000 		.4byte	.LBB15
 1593 07aa 12000000 		.4byte	.LBE15-.LBB15
 1594 07ae 26       		.uleb128 0x26
 1595 07af 36040000 		.4byte	.LASF90
 1596 07b3 01       		.byte	0x1
 1597 07b4 9D       		.byte	0x9d
 1598 07b5 14050000 		.4byte	0x514
 1599 07b9 2C020000 		.4byte	.LLST16
 1600 07bd 26       		.uleb128 0x26
 1601 07be 96020000 		.4byte	.LASF92
 1602 07c2 01       		.byte	0x1
 1603 07c3 9E       		.byte	0x9e
 1604 07c4 14050000 		.4byte	0x514
 1605 07c8 44020000 		.4byte	.LLST17
 1606 07cc 00       		.byte	0
 1607 07cd 00       		.byte	0
 1608 07ce 2E       		.uleb128 0x2e
 1609 07cf C3020000 		.4byte	.LASF94
 1610 07d3 01       		.byte	0x1
 1611 07d4 A7       		.byte	0xa7
 1612 07d5 00000000 		.4byte	.LFB72
 1613 07d9 88000000 		.4byte	.LFE72-.LFB72
 1614 07dd 01       		.uleb128 0x1
 1615 07de 9C       		.byte	0x9c
 1616 07df CF080000 		.4byte	0x8cf
 1617 07e3 1F       		.uleb128 0x1f
 1618 07e4 6D6500   		.ascii	"me\000"
 1619 07e7 01       		.byte	0x1
 1620 07e8 A7       		.byte	0xa7
 1621 07e9 57060000 		.4byte	0x657
 1622 07ed 5C020000 		.4byte	.LLST18
 1623 07f1 2F       		.uleb128 0x2f
 1624 07f2 62030000 		.4byte	.LASF95
 1625 07f6 01       		.byte	0x1
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 63


 1626 07f7 A8       		.byte	0xa8
 1627 07f8 CF080000 		.4byte	0x8cf
 1628 07fc 03       		.uleb128 0x3
 1629 07fd 91       		.byte	0x91
 1630 07fe 8C7F     		.sleb128 -116
 1631 0800 25       		.uleb128 0x25
 1632 0801 20000000 		.4byte	.LBB16
 1633 0805 32000000 		.4byte	.LBE16-.LBB16
 1634 0809 59080000 		.4byte	0x859
 1635 080d 26       		.uleb128 0x26
 1636 080e BD010000 		.4byte	.LASF96
 1637 0812 01       		.byte	0x1
 1638 0813 AC       		.byte	0xac
 1639 0814 14050000 		.4byte	0x514
 1640 0818 C2020000 		.4byte	.LLST19
 1641 081c 26       		.uleb128 0x26
 1642 081d 02040000 		.4byte	.LASF97
 1643 0821 01       		.byte	0x1
 1644 0822 AE       		.byte	0xae
 1645 0823 65000000 		.4byte	0x65
 1646 0827 DA020000 		.4byte	.LLST20
 1647 082b 2A       		.uleb128 0x2a
 1648 082c 52000000 		.4byte	.LVL56
 1649 0830 71090000 		.4byte	0x971
 1650 0834 29       		.uleb128 0x29
 1651 0835 01       		.uleb128 0x1
 1652 0836 50       		.byte	0x50
 1653 0837 03       		.uleb128 0x3
 1654 0838 91       		.byte	0x91
 1655 0839 8C7F     		.sleb128 -116
 1656 083b 29       		.uleb128 0x29
 1657 083c 01       		.uleb128 0x1
 1658 083d 51       		.byte	0x51
 1659 083e 02       		.uleb128 0x2
 1660 083f 08       		.byte	0x8
 1661 0840 64       		.byte	0x64
 1662 0841 29       		.uleb128 0x29
 1663 0842 01       		.uleb128 0x1
 1664 0843 52       		.byte	0x52
 1665 0844 05       		.uleb128 0x5
 1666 0845 03       		.byte	0x3
 1667 0846 AC000000 		.4byte	.LC6
 1668 084a 29       		.uleb128 0x29
 1669 084b 01       		.uleb128 0x1
 1670 084c 53       		.byte	0x53
 1671 084d 02       		.uleb128 0x2
 1672 084e 74       		.byte	0x74
 1673 084f 00       		.sleb128 0
 1674 0850 29       		.uleb128 0x29
 1675 0851 02       		.uleb128 0x2
 1676 0852 7D       		.byte	0x7d
 1677 0853 00       		.sleb128 0
 1678 0854 02       		.uleb128 0x2
 1679 0855 75       		.byte	0x75
 1680 0856 00       		.sleb128 0
 1681 0857 00       		.byte	0
 1682 0858 00       		.byte	0
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 64


 1683 0859 25       		.uleb128 0x25
 1684 085a 54000000 		.4byte	.LBB17
 1685 085e 0E000000 		.4byte	.LBE17-.LBB17
 1686 0862 99080000 		.4byte	0x899
 1687 0866 2F       		.uleb128 0x2f
 1688 0867 BD010000 		.4byte	.LASF96
 1689 086b 01       		.byte	0x1
 1690 086c B1       		.byte	0xb1
 1691 086d 14050000 		.4byte	0x514
 1692 0871 01       		.uleb128 0x1
 1693 0872 52       		.byte	0x52
 1694 0873 2A       		.uleb128 0x2a
 1695 0874 62000000 		.4byte	.LVL59
 1696 0878 71090000 		.4byte	0x971
 1697 087c 29       		.uleb128 0x29
 1698 087d 01       		.uleb128 0x1
 1699 087e 50       		.byte	0x50
 1700 087f 03       		.uleb128 0x3
 1701 0880 91       		.byte	0x91
 1702 0881 8C7F     		.sleb128 -116
 1703 0883 29       		.uleb128 0x29
 1704 0884 01       		.uleb128 0x1
 1705 0885 51       		.byte	0x51
 1706 0886 02       		.uleb128 0x2
 1707 0887 08       		.byte	0x8
 1708 0888 64       		.byte	0x64
 1709 0889 29       		.uleb128 0x29
 1710 088a 01       		.uleb128 0x1
 1711 088b 52       		.byte	0x52
 1712 088c 05       		.uleb128 0x5
 1713 088d 03       		.byte	0x3
 1714 088e F0000000 		.4byte	.LC7
 1715 0892 29       		.uleb128 0x29
 1716 0893 01       		.uleb128 0x1
 1717 0894 53       		.byte	0x53
 1718 0895 01       		.uleb128 0x1
 1719 0896 30       		.byte	0x30
 1720 0897 00       		.byte	0
 1721 0898 00       		.byte	0
 1722 0899 28       		.uleb128 0x28
 1723 089a 1A000000 		.4byte	.LVL46
 1724 089e 71090000 		.4byte	0x971
 1725 08a2 BD080000 		.4byte	0x8bd
 1726 08a6 29       		.uleb128 0x29
 1727 08a7 01       		.uleb128 0x1
 1728 08a8 50       		.byte	0x50
 1729 08a9 03       		.uleb128 0x3
 1730 08aa 91       		.byte	0x91
 1731 08ab 8C7F     		.sleb128 -116
 1732 08ad 29       		.uleb128 0x29
 1733 08ae 01       		.uleb128 0x1
 1734 08af 51       		.byte	0x51
 1735 08b0 02       		.uleb128 0x2
 1736 08b1 08       		.byte	0x8
 1737 08b2 64       		.byte	0x64
 1738 08b3 29       		.uleb128 0x29
 1739 08b4 01       		.uleb128 0x1
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 65


 1740 08b5 52       		.byte	0x52
 1741 08b6 05       		.uleb128 0x5
 1742 08b7 03       		.byte	0x3
 1743 08b8 88000000 		.4byte	.LC5
 1744 08bc 00       		.byte	0
 1745 08bd 2A       		.uleb128 0x2a
 1746 08be 68000000 		.4byte	.LVL60
 1747 08c2 66090000 		.4byte	0x966
 1748 08c6 29       		.uleb128 0x29
 1749 08c7 01       		.uleb128 0x1
 1750 08c8 50       		.byte	0x50
 1751 08c9 03       		.uleb128 0x3
 1752 08ca 91       		.byte	0x91
 1753 08cb 8C7F     		.sleb128 -116
 1754 08cd 00       		.byte	0
 1755 08ce 00       		.byte	0
 1756 08cf 14       		.uleb128 0x14
 1757 08d0 8C000000 		.4byte	0x8c
 1758 08d4 DF080000 		.4byte	0x8df
 1759 08d8 15       		.uleb128 0x15
 1760 08d9 BA000000 		.4byte	0xba
 1761 08dd 63       		.byte	0x63
 1762 08de 00       		.byte	0
 1763 08df 30       		.uleb128 0x30
 1764 08e0 C1030000 		.4byte	.LASF98
 1765 08e4 02       		.byte	0x2
 1766 08e5 1207     		.2byte	0x712
 1767 08e7 EB080000 		.4byte	0x8eb
 1768 08eb 0D       		.uleb128 0xd
 1769 08ec C7000000 		.4byte	0xc7
 1770 08f0 31       		.uleb128 0x31
 1771 08f1 F3010000 		.4byte	.LASF99
 1772 08f5 01       		.byte	0x1
 1773 08f6 26       		.byte	0x26
 1774 08f7 93000000 		.4byte	0x93
 1775 08fb 05       		.uleb128 0x5
 1776 08fc 03       		.byte	0x3
 1777 08fd 00000000 		.4byte	systickHandlerPtr
 1778 0901 31       		.uleb128 0x31
 1779 0902 41020000 		.4byte	.LASF100
 1780 0906 01       		.byte	0x1
 1781 0907 27       		.byte	0x27
 1782 0908 CE020000 		.4byte	0x2ce
 1783 090c 05       		.uleb128 0x5
 1784 090d 03       		.byte	0x3
 1785 090e 00000000 		.4byte	systickCount
 1786 0912 31       		.uleb128 0x31
 1787 0913 13040000 		.4byte	.LASF101
 1788 0917 01       		.byte	0x1
 1789 0918 29       		.byte	0x29
 1790 0919 81000000 		.4byte	0x81
 1791 091d 05       		.uleb128 0x5
 1792 091e 03       		.byte	0x3
 1793 091f 00000000 		.4byte	globalSYSTICKActive
 1794 0923 31       		.uleb128 0x31
 1795 0924 CE030000 		.4byte	.LASF102
 1796 0928 01       		.byte	0x1
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 66


 1797 0929 2A       		.byte	0x2a
 1798 092a 81000000 		.4byte	0x81
 1799 092e 05       		.uleb128 0x5
 1800 092f 03       		.byte	0x3
 1801 0930 00000000 		.4byte	globalDWTActive
 1802 0934 31       		.uleb128 0x31
 1803 0935 C7000000 		.4byte	.LASF103
 1804 0939 01       		.byte	0x1
 1805 093a 2B       		.byte	0x2b
 1806 093b 81000000 		.4byte	0x81
 1807 093f 05       		.uleb128 0x5
 1808 0940 03       		.byte	0x3
 1809 0941 00000000 		.4byte	globalPINActive
 1810 0945 32       		.uleb128 0x32
 1811 0946 1C000000 		.4byte	.LASF104
 1812 094a 1C000000 		.4byte	.LASF104
 1813 094e 09       		.byte	0x9
 1814 094f 54       		.byte	0x54
 1815 0950 32       		.uleb128 0x32
 1816 0951 27030000 		.4byte	.LASF105
 1817 0955 27030000 		.4byte	.LASF105
 1818 0959 0A       		.byte	0xa
 1819 095a 21       		.byte	0x21
 1820 095b 32       		.uleb128 0x32
 1821 095c 7F000000 		.4byte	.LASF106
 1822 0960 7F000000 		.4byte	.LASF106
 1823 0964 0B       		.byte	0xb
 1824 0965 64       		.byte	0x64
 1825 0966 32       		.uleb128 0x32
 1826 0967 1C020000 		.4byte	.LASF107
 1827 096b 1C020000 		.4byte	.LASF107
 1828 096f 09       		.byte	0x9
 1829 0970 8B       		.byte	0x8b
 1830 0971 32       		.uleb128 0x32
 1831 0972 0E020000 		.4byte	.LASF108
 1832 0976 0E020000 		.4byte	.LASF108
 1833 097a 0C       		.byte	0xc
 1834 097b FD       		.byte	0xfd
 1835 097c 00       		.byte	0
 1836              		.section	.debug_abbrev,"",%progbits
 1837              	.Ldebug_abbrev0:
 1838 0000 01       		.uleb128 0x1
 1839 0001 11       		.uleb128 0x11
 1840 0002 01       		.byte	0x1
 1841 0003 25       		.uleb128 0x25
 1842 0004 0E       		.uleb128 0xe
 1843 0005 13       		.uleb128 0x13
 1844 0006 0B       		.uleb128 0xb
 1845 0007 03       		.uleb128 0x3
 1846 0008 0E       		.uleb128 0xe
 1847 0009 1B       		.uleb128 0x1b
 1848 000a 0E       		.uleb128 0xe
 1849 000b 55       		.uleb128 0x55
 1850 000c 17       		.uleb128 0x17
 1851 000d 11       		.uleb128 0x11
 1852 000e 01       		.uleb128 0x1
 1853 000f 10       		.uleb128 0x10
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 67


 1854 0010 17       		.uleb128 0x17
 1855 0011 00       		.byte	0
 1856 0012 00       		.byte	0
 1857 0013 02       		.uleb128 0x2
 1858 0014 24       		.uleb128 0x24
 1859 0015 00       		.byte	0
 1860 0016 0B       		.uleb128 0xb
 1861 0017 0B       		.uleb128 0xb
 1862 0018 3E       		.uleb128 0x3e
 1863 0019 0B       		.uleb128 0xb
 1864 001a 03       		.uleb128 0x3
 1865 001b 0E       		.uleb128 0xe
 1866 001c 00       		.byte	0
 1867 001d 00       		.byte	0
 1868 001e 03       		.uleb128 0x3
 1869 001f 16       		.uleb128 0x16
 1870 0020 00       		.byte	0
 1871 0021 03       		.uleb128 0x3
 1872 0022 0E       		.uleb128 0xe
 1873 0023 3A       		.uleb128 0x3a
 1874 0024 0B       		.uleb128 0xb
 1875 0025 3B       		.uleb128 0x3b
 1876 0026 0B       		.uleb128 0xb
 1877 0027 49       		.uleb128 0x49
 1878 0028 13       		.uleb128 0x13
 1879 0029 00       		.byte	0
 1880 002a 00       		.byte	0
 1881 002b 04       		.uleb128 0x4
 1882 002c 0F       		.uleb128 0xf
 1883 002d 00       		.byte	0
 1884 002e 0B       		.uleb128 0xb
 1885 002f 0B       		.uleb128 0xb
 1886 0030 49       		.uleb128 0x49
 1887 0031 13       		.uleb128 0x13
 1888 0032 00       		.byte	0
 1889 0033 00       		.byte	0
 1890 0034 05       		.uleb128 0x5
 1891 0035 15       		.uleb128 0x15
 1892 0036 00       		.byte	0
 1893 0037 27       		.uleb128 0x27
 1894 0038 19       		.uleb128 0x19
 1895 0039 00       		.byte	0
 1896 003a 00       		.byte	0
 1897 003b 06       		.uleb128 0x6
 1898 003c 24       		.uleb128 0x24
 1899 003d 00       		.byte	0
 1900 003e 0B       		.uleb128 0xb
 1901 003f 0B       		.uleb128 0xb
 1902 0040 3E       		.uleb128 0x3e
 1903 0041 0B       		.uleb128 0xb
 1904 0042 03       		.uleb128 0x3
 1905 0043 08       		.uleb128 0x8
 1906 0044 00       		.byte	0
 1907 0045 00       		.byte	0
 1908 0046 07       		.uleb128 0x7
 1909 0047 04       		.uleb128 0x4
 1910 0048 01       		.byte	0x1
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 68


 1911 0049 0B       		.uleb128 0xb
 1912 004a 0B       		.uleb128 0xb
 1913 004b 49       		.uleb128 0x49
 1914 004c 13       		.uleb128 0x13
 1915 004d 3A       		.uleb128 0x3a
 1916 004e 0B       		.uleb128 0xb
 1917 004f 3B       		.uleb128 0x3b
 1918 0050 0B       		.uleb128 0xb
 1919 0051 01       		.uleb128 0x1
 1920 0052 13       		.uleb128 0x13
 1921 0053 00       		.byte	0
 1922 0054 00       		.byte	0
 1923 0055 08       		.uleb128 0x8
 1924 0056 28       		.uleb128 0x28
 1925 0057 00       		.byte	0
 1926 0058 03       		.uleb128 0x3
 1927 0059 0E       		.uleb128 0xe
 1928 005a 1C       		.uleb128 0x1c
 1929 005b 0B       		.uleb128 0xb
 1930 005c 00       		.byte	0
 1931 005d 00       		.byte	0
 1932 005e 09       		.uleb128 0x9
 1933 005f 28       		.uleb128 0x28
 1934 0060 00       		.byte	0
 1935 0061 03       		.uleb128 0x3
 1936 0062 08       		.uleb128 0x8
 1937 0063 1C       		.uleb128 0x1c
 1938 0064 0B       		.uleb128 0xb
 1939 0065 00       		.byte	0
 1940 0066 00       		.byte	0
 1941 0067 0A       		.uleb128 0xa
 1942 0068 13       		.uleb128 0x13
 1943 0069 01       		.byte	0x1
 1944 006a 0B       		.uleb128 0xb
 1945 006b 0B       		.uleb128 0xb
 1946 006c 3A       		.uleb128 0x3a
 1947 006d 0B       		.uleb128 0xb
 1948 006e 3B       		.uleb128 0x3b
 1949 006f 0B       		.uleb128 0xb
 1950 0070 01       		.uleb128 0x1
 1951 0071 13       		.uleb128 0x13
 1952 0072 00       		.byte	0
 1953 0073 00       		.byte	0
 1954 0074 0B       		.uleb128 0xb
 1955 0075 0D       		.uleb128 0xd
 1956 0076 00       		.byte	0
 1957 0077 03       		.uleb128 0x3
 1958 0078 0E       		.uleb128 0xe
 1959 0079 3A       		.uleb128 0x3a
 1960 007a 0B       		.uleb128 0xb
 1961 007b 3B       		.uleb128 0x3b
 1962 007c 0B       		.uleb128 0xb
 1963 007d 49       		.uleb128 0x49
 1964 007e 13       		.uleb128 0x13
 1965 007f 38       		.uleb128 0x38
 1966 0080 0B       		.uleb128 0xb
 1967 0081 00       		.byte	0
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 69


 1968 0082 00       		.byte	0
 1969 0083 0C       		.uleb128 0xc
 1970 0084 16       		.uleb128 0x16
 1971 0085 00       		.byte	0
 1972 0086 03       		.uleb128 0x3
 1973 0087 0E       		.uleb128 0xe
 1974 0088 3A       		.uleb128 0x3a
 1975 0089 0B       		.uleb128 0xb
 1976 008a 3B       		.uleb128 0x3b
 1977 008b 05       		.uleb128 0x5
 1978 008c 49       		.uleb128 0x49
 1979 008d 13       		.uleb128 0x13
 1980 008e 00       		.byte	0
 1981 008f 00       		.byte	0
 1982 0090 0D       		.uleb128 0xd
 1983 0091 35       		.uleb128 0x35
 1984 0092 00       		.byte	0
 1985 0093 49       		.uleb128 0x49
 1986 0094 13       		.uleb128 0x13
 1987 0095 00       		.byte	0
 1988 0096 00       		.byte	0
 1989 0097 0E       		.uleb128 0xe
 1990 0098 04       		.uleb128 0x4
 1991 0099 01       		.byte	0x1
 1992 009a 03       		.uleb128 0x3
 1993 009b 0E       		.uleb128 0xe
 1994 009c 0B       		.uleb128 0xb
 1995 009d 0B       		.uleb128 0xb
 1996 009e 49       		.uleb128 0x49
 1997 009f 13       		.uleb128 0x13
 1998 00a0 3A       		.uleb128 0x3a
 1999 00a1 0B       		.uleb128 0xb
 2000 00a2 3B       		.uleb128 0x3b
 2001 00a3 0B       		.uleb128 0xb
 2002 00a4 01       		.uleb128 0x1
 2003 00a5 13       		.uleb128 0x13
 2004 00a6 00       		.byte	0
 2005 00a7 00       		.byte	0
 2006 00a8 0F       		.uleb128 0xf
 2007 00a9 28       		.uleb128 0x28
 2008 00aa 00       		.byte	0
 2009 00ab 03       		.uleb128 0x3
 2010 00ac 0E       		.uleb128 0xe
 2011 00ad 1C       		.uleb128 0x1c
 2012 00ae 0D       		.uleb128 0xd
 2013 00af 00       		.byte	0
 2014 00b0 00       		.byte	0
 2015 00b1 10       		.uleb128 0x10
 2016 00b2 13       		.uleb128 0x13
 2017 00b3 01       		.byte	0x1
 2018 00b4 0B       		.uleb128 0xb
 2019 00b5 05       		.uleb128 0x5
 2020 00b6 3A       		.uleb128 0x3a
 2021 00b7 0B       		.uleb128 0xb
 2022 00b8 3B       		.uleb128 0x3b
 2023 00b9 05       		.uleb128 0x5
 2024 00ba 01       		.uleb128 0x1
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 70


 2025 00bb 13       		.uleb128 0x13
 2026 00bc 00       		.byte	0
 2027 00bd 00       		.byte	0
 2028 00be 11       		.uleb128 0x11
 2029 00bf 0D       		.uleb128 0xd
 2030 00c0 00       		.byte	0
 2031 00c1 03       		.uleb128 0x3
 2032 00c2 0E       		.uleb128 0xe
 2033 00c3 3A       		.uleb128 0x3a
 2034 00c4 0B       		.uleb128 0xb
 2035 00c5 3B       		.uleb128 0x3b
 2036 00c6 05       		.uleb128 0x5
 2037 00c7 49       		.uleb128 0x49
 2038 00c8 13       		.uleb128 0x13
 2039 00c9 38       		.uleb128 0x38
 2040 00ca 0B       		.uleb128 0xb
 2041 00cb 00       		.byte	0
 2042 00cc 00       		.byte	0
 2043 00cd 12       		.uleb128 0x12
 2044 00ce 0D       		.uleb128 0xd
 2045 00cf 00       		.byte	0
 2046 00d0 03       		.uleb128 0x3
 2047 00d1 0E       		.uleb128 0xe
 2048 00d2 3A       		.uleb128 0x3a
 2049 00d3 0B       		.uleb128 0xb
 2050 00d4 3B       		.uleb128 0x3b
 2051 00d5 05       		.uleb128 0x5
 2052 00d6 49       		.uleb128 0x49
 2053 00d7 13       		.uleb128 0x13
 2054 00d8 38       		.uleb128 0x38
 2055 00d9 05       		.uleb128 0x5
 2056 00da 00       		.byte	0
 2057 00db 00       		.byte	0
 2058 00dc 13       		.uleb128 0x13
 2059 00dd 0D       		.uleb128 0xd
 2060 00de 00       		.byte	0
 2061 00df 03       		.uleb128 0x3
 2062 00e0 08       		.uleb128 0x8
 2063 00e1 3A       		.uleb128 0x3a
 2064 00e2 0B       		.uleb128 0xb
 2065 00e3 3B       		.uleb128 0x3b
 2066 00e4 05       		.uleb128 0x5
 2067 00e5 49       		.uleb128 0x49
 2068 00e6 13       		.uleb128 0x13
 2069 00e7 38       		.uleb128 0x38
 2070 00e8 05       		.uleb128 0x5
 2071 00e9 00       		.byte	0
 2072 00ea 00       		.byte	0
 2073 00eb 14       		.uleb128 0x14
 2074 00ec 01       		.uleb128 0x1
 2075 00ed 01       		.byte	0x1
 2076 00ee 49       		.uleb128 0x49
 2077 00ef 13       		.uleb128 0x13
 2078 00f0 01       		.uleb128 0x1
 2079 00f1 13       		.uleb128 0x13
 2080 00f2 00       		.byte	0
 2081 00f3 00       		.byte	0
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 71


 2082 00f4 15       		.uleb128 0x15
 2083 00f5 21       		.uleb128 0x21
 2084 00f6 00       		.byte	0
 2085 00f7 49       		.uleb128 0x49
 2086 00f8 13       		.uleb128 0x13
 2087 00f9 2F       		.uleb128 0x2f
 2088 00fa 0B       		.uleb128 0xb
 2089 00fb 00       		.byte	0
 2090 00fc 00       		.byte	0
 2091 00fd 16       		.uleb128 0x16
 2092 00fe 21       		.uleb128 0x21
 2093 00ff 00       		.byte	0
 2094 0100 49       		.uleb128 0x49
 2095 0101 13       		.uleb128 0x13
 2096 0102 2F       		.uleb128 0x2f
 2097 0103 05       		.uleb128 0x5
 2098 0104 00       		.byte	0
 2099 0105 00       		.byte	0
 2100 0106 17       		.uleb128 0x17
 2101 0107 13       		.uleb128 0x13
 2102 0108 01       		.byte	0x1
 2103 0109 0B       		.uleb128 0xb
 2104 010a 0B       		.uleb128 0xb
 2105 010b 3A       		.uleb128 0x3a
 2106 010c 0B       		.uleb128 0xb
 2107 010d 3B       		.uleb128 0x3b
 2108 010e 05       		.uleb128 0x5
 2109 010f 01       		.uleb128 0x1
 2110 0110 13       		.uleb128 0x13
 2111 0111 00       		.byte	0
 2112 0112 00       		.byte	0
 2113 0113 18       		.uleb128 0x18
 2114 0114 0D       		.uleb128 0xd
 2115 0115 00       		.byte	0
 2116 0116 03       		.uleb128 0x3
 2117 0117 08       		.uleb128 0x8
 2118 0118 3A       		.uleb128 0x3a
 2119 0119 0B       		.uleb128 0xb
 2120 011a 3B       		.uleb128 0x3b
 2121 011b 05       		.uleb128 0x5
 2122 011c 49       		.uleb128 0x49
 2123 011d 13       		.uleb128 0x13
 2124 011e 38       		.uleb128 0x38
 2125 011f 0B       		.uleb128 0xb
 2126 0120 00       		.byte	0
 2127 0121 00       		.byte	0
 2128 0122 19       		.uleb128 0x19
 2129 0123 26       		.uleb128 0x26
 2130 0124 00       		.byte	0
 2131 0125 49       		.uleb128 0x49
 2132 0126 13       		.uleb128 0x13
 2133 0127 00       		.byte	0
 2134 0128 00       		.byte	0
 2135 0129 1A       		.uleb128 0x1a
 2136 012a 2E       		.uleb128 0x2e
 2137 012b 01       		.byte	0x1
 2138 012c 03       		.uleb128 0x3
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 72


 2139 012d 0E       		.uleb128 0xe
 2140 012e 3A       		.uleb128 0x3a
 2141 012f 0B       		.uleb128 0xb
 2142 0130 3B       		.uleb128 0x3b
 2143 0131 05       		.uleb128 0x5
 2144 0132 27       		.uleb128 0x27
 2145 0133 19       		.uleb128 0x19
 2146 0134 20       		.uleb128 0x20
 2147 0135 0B       		.uleb128 0xb
 2148 0136 01       		.uleb128 0x1
 2149 0137 13       		.uleb128 0x13
 2150 0138 00       		.byte	0
 2151 0139 00       		.byte	0
 2152 013a 1B       		.uleb128 0x1b
 2153 013b 05       		.uleb128 0x5
 2154 013c 00       		.byte	0
 2155 013d 03       		.uleb128 0x3
 2156 013e 0E       		.uleb128 0xe
 2157 013f 3A       		.uleb128 0x3a
 2158 0140 0B       		.uleb128 0xb
 2159 0141 3B       		.uleb128 0x3b
 2160 0142 05       		.uleb128 0x5
 2161 0143 49       		.uleb128 0x49
 2162 0144 13       		.uleb128 0x13
 2163 0145 00       		.byte	0
 2164 0146 00       		.byte	0
 2165 0147 1C       		.uleb128 0x1c
 2166 0148 34       		.uleb128 0x34
 2167 0149 00       		.byte	0
 2168 014a 03       		.uleb128 0x3
 2169 014b 0E       		.uleb128 0xe
 2170 014c 3A       		.uleb128 0x3a
 2171 014d 0B       		.uleb128 0xb
 2172 014e 3B       		.uleb128 0x3b
 2173 014f 05       		.uleb128 0x5
 2174 0150 49       		.uleb128 0x49
 2175 0151 13       		.uleb128 0x13
 2176 0152 00       		.byte	0
 2177 0153 00       		.byte	0
 2178 0154 1D       		.uleb128 0x1d
 2179 0155 2E       		.uleb128 0x2e
 2180 0156 00       		.byte	0
 2181 0157 3F       		.uleb128 0x3f
 2182 0158 19       		.uleb128 0x19
 2183 0159 03       		.uleb128 0x3
 2184 015a 0E       		.uleb128 0xe
 2185 015b 3A       		.uleb128 0x3a
 2186 015c 0B       		.uleb128 0xb
 2187 015d 3B       		.uleb128 0x3b
 2188 015e 0B       		.uleb128 0xb
 2189 015f 27       		.uleb128 0x27
 2190 0160 19       		.uleb128 0x19
 2191 0161 11       		.uleb128 0x11
 2192 0162 01       		.uleb128 0x1
 2193 0163 12       		.uleb128 0x12
 2194 0164 06       		.uleb128 0x6
 2195 0165 40       		.uleb128 0x40
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 73


 2196 0166 18       		.uleb128 0x18
 2197 0167 9742     		.uleb128 0x2117
 2198 0169 19       		.uleb128 0x19
 2199 016a 00       		.byte	0
 2200 016b 00       		.byte	0
 2201 016c 1E       		.uleb128 0x1e
 2202 016d 2E       		.uleb128 0x2e
 2203 016e 01       		.byte	0x1
 2204 016f 3F       		.uleb128 0x3f
 2205 0170 19       		.uleb128 0x19
 2206 0171 03       		.uleb128 0x3
 2207 0172 0E       		.uleb128 0xe
 2208 0173 3A       		.uleb128 0x3a
 2209 0174 0B       		.uleb128 0xb
 2210 0175 3B       		.uleb128 0x3b
 2211 0176 0B       		.uleb128 0xb
 2212 0177 27       		.uleb128 0x27
 2213 0178 19       		.uleb128 0x19
 2214 0179 11       		.uleb128 0x11
 2215 017a 01       		.uleb128 0x1
 2216 017b 12       		.uleb128 0x12
 2217 017c 06       		.uleb128 0x6
 2218 017d 40       		.uleb128 0x40
 2219 017e 18       		.uleb128 0x18
 2220 017f 9742     		.uleb128 0x2117
 2221 0181 19       		.uleb128 0x19
 2222 0182 01       		.uleb128 0x1
 2223 0183 13       		.uleb128 0x13
 2224 0184 00       		.byte	0
 2225 0185 00       		.byte	0
 2226 0186 1F       		.uleb128 0x1f
 2227 0187 05       		.uleb128 0x5
 2228 0188 00       		.byte	0
 2229 0189 03       		.uleb128 0x3
 2230 018a 08       		.uleb128 0x8
 2231 018b 3A       		.uleb128 0x3a
 2232 018c 0B       		.uleb128 0xb
 2233 018d 3B       		.uleb128 0x3b
 2234 018e 0B       		.uleb128 0xb
 2235 018f 49       		.uleb128 0x49
 2236 0190 13       		.uleb128 0x13
 2237 0191 02       		.uleb128 0x2
 2238 0192 17       		.uleb128 0x17
 2239 0193 00       		.byte	0
 2240 0194 00       		.byte	0
 2241 0195 20       		.uleb128 0x20
 2242 0196 05       		.uleb128 0x5
 2243 0197 00       		.byte	0
 2244 0198 03       		.uleb128 0x3
 2245 0199 0E       		.uleb128 0xe
 2246 019a 3A       		.uleb128 0x3a
 2247 019b 0B       		.uleb128 0xb
 2248 019c 3B       		.uleb128 0x3b
 2249 019d 0B       		.uleb128 0xb
 2250 019e 49       		.uleb128 0x49
 2251 019f 13       		.uleb128 0x13
 2252 01a0 02       		.uleb128 0x2
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 74


 2253 01a1 17       		.uleb128 0x17
 2254 01a2 00       		.byte	0
 2255 01a3 00       		.byte	0
 2256 01a4 21       		.uleb128 0x21
 2257 01a5 1D       		.uleb128 0x1d
 2258 01a6 01       		.byte	0x1
 2259 01a7 31       		.uleb128 0x31
 2260 01a8 13       		.uleb128 0x13
 2261 01a9 11       		.uleb128 0x11
 2262 01aa 01       		.uleb128 0x1
 2263 01ab 12       		.uleb128 0x12
 2264 01ac 06       		.uleb128 0x6
 2265 01ad 58       		.uleb128 0x58
 2266 01ae 0B       		.uleb128 0xb
 2267 01af 59       		.uleb128 0x59
 2268 01b0 0B       		.uleb128 0xb
 2269 01b1 01       		.uleb128 0x1
 2270 01b2 13       		.uleb128 0x13
 2271 01b3 00       		.byte	0
 2272 01b4 00       		.byte	0
 2273 01b5 22       		.uleb128 0x22
 2274 01b6 05       		.uleb128 0x5
 2275 01b7 00       		.byte	0
 2276 01b8 31       		.uleb128 0x31
 2277 01b9 13       		.uleb128 0x13
 2278 01ba 02       		.uleb128 0x2
 2279 01bb 17       		.uleb128 0x17
 2280 01bc 00       		.byte	0
 2281 01bd 00       		.byte	0
 2282 01be 23       		.uleb128 0x23
 2283 01bf 0B       		.uleb128 0xb
 2284 01c0 01       		.byte	0x1
 2285 01c1 11       		.uleb128 0x11
 2286 01c2 01       		.uleb128 0x1
 2287 01c3 12       		.uleb128 0x12
 2288 01c4 06       		.uleb128 0x6
 2289 01c5 00       		.byte	0
 2290 01c6 00       		.byte	0
 2291 01c7 24       		.uleb128 0x24
 2292 01c8 34       		.uleb128 0x34
 2293 01c9 00       		.byte	0
 2294 01ca 31       		.uleb128 0x31
 2295 01cb 13       		.uleb128 0x13
 2296 01cc 02       		.uleb128 0x2
 2297 01cd 17       		.uleb128 0x17
 2298 01ce 00       		.byte	0
 2299 01cf 00       		.byte	0
 2300 01d0 25       		.uleb128 0x25
 2301 01d1 0B       		.uleb128 0xb
 2302 01d2 01       		.byte	0x1
 2303 01d3 11       		.uleb128 0x11
 2304 01d4 01       		.uleb128 0x1
 2305 01d5 12       		.uleb128 0x12
 2306 01d6 06       		.uleb128 0x6
 2307 01d7 01       		.uleb128 0x1
 2308 01d8 13       		.uleb128 0x13
 2309 01d9 00       		.byte	0
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 75


 2310 01da 00       		.byte	0
 2311 01db 26       		.uleb128 0x26
 2312 01dc 34       		.uleb128 0x34
 2313 01dd 00       		.byte	0
 2314 01de 03       		.uleb128 0x3
 2315 01df 0E       		.uleb128 0xe
 2316 01e0 3A       		.uleb128 0x3a
 2317 01e1 0B       		.uleb128 0xb
 2318 01e2 3B       		.uleb128 0x3b
 2319 01e3 0B       		.uleb128 0xb
 2320 01e4 49       		.uleb128 0x49
 2321 01e5 13       		.uleb128 0x13
 2322 01e6 02       		.uleb128 0x2
 2323 01e7 17       		.uleb128 0x17
 2324 01e8 00       		.byte	0
 2325 01e9 00       		.byte	0
 2326 01ea 27       		.uleb128 0x27
 2327 01eb 898201   		.uleb128 0x4109
 2328 01ee 00       		.byte	0
 2329 01ef 11       		.uleb128 0x11
 2330 01f0 01       		.uleb128 0x1
 2331 01f1 31       		.uleb128 0x31
 2332 01f2 13       		.uleb128 0x13
 2333 01f3 00       		.byte	0
 2334 01f4 00       		.byte	0
 2335 01f5 28       		.uleb128 0x28
 2336 01f6 898201   		.uleb128 0x4109
 2337 01f9 01       		.byte	0x1
 2338 01fa 11       		.uleb128 0x11
 2339 01fb 01       		.uleb128 0x1
 2340 01fc 31       		.uleb128 0x31
 2341 01fd 13       		.uleb128 0x13
 2342 01fe 01       		.uleb128 0x1
 2343 01ff 13       		.uleb128 0x13
 2344 0200 00       		.byte	0
 2345 0201 00       		.byte	0
 2346 0202 29       		.uleb128 0x29
 2347 0203 8A8201   		.uleb128 0x410a
 2348 0206 00       		.byte	0
 2349 0207 02       		.uleb128 0x2
 2350 0208 18       		.uleb128 0x18
 2351 0209 9142     		.uleb128 0x2111
 2352 020b 18       		.uleb128 0x18
 2353 020c 00       		.byte	0
 2354 020d 00       		.byte	0
 2355 020e 2A       		.uleb128 0x2a
 2356 020f 898201   		.uleb128 0x4109
 2357 0212 01       		.byte	0x1
 2358 0213 11       		.uleb128 0x11
 2359 0214 01       		.uleb128 0x1
 2360 0215 31       		.uleb128 0x31
 2361 0216 13       		.uleb128 0x13
 2362 0217 00       		.byte	0
 2363 0218 00       		.byte	0
 2364 0219 2B       		.uleb128 0x2b
 2365 021a 05       		.uleb128 0x5
 2366 021b 00       		.byte	0
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 76


 2367 021c 03       		.uleb128 0x3
 2368 021d 08       		.uleb128 0x8
 2369 021e 3A       		.uleb128 0x3a
 2370 021f 0B       		.uleb128 0xb
 2371 0220 3B       		.uleb128 0x3b
 2372 0221 0B       		.uleb128 0xb
 2373 0222 49       		.uleb128 0x49
 2374 0223 13       		.uleb128 0x13
 2375 0224 02       		.uleb128 0x2
 2376 0225 18       		.uleb128 0x18
 2377 0226 00       		.byte	0
 2378 0227 00       		.byte	0
 2379 0228 2C       		.uleb128 0x2c
 2380 0229 2E       		.uleb128 0x2e
 2381 022a 01       		.byte	0x1
 2382 022b 3F       		.uleb128 0x3f
 2383 022c 19       		.uleb128 0x19
 2384 022d 03       		.uleb128 0x3
 2385 022e 0E       		.uleb128 0xe
 2386 022f 3A       		.uleb128 0x3a
 2387 0230 0B       		.uleb128 0xb
 2388 0231 3B       		.uleb128 0x3b
 2389 0232 0B       		.uleb128 0xb
 2390 0233 27       		.uleb128 0x27
 2391 0234 19       		.uleb128 0x19
 2392 0235 49       		.uleb128 0x49
 2393 0236 13       		.uleb128 0x13
 2394 0237 11       		.uleb128 0x11
 2395 0238 01       		.uleb128 0x1
 2396 0239 12       		.uleb128 0x12
 2397 023a 06       		.uleb128 0x6
 2398 023b 40       		.uleb128 0x40
 2399 023c 18       		.uleb128 0x18
 2400 023d 9742     		.uleb128 0x2117
 2401 023f 19       		.uleb128 0x19
 2402 0240 01       		.uleb128 0x1
 2403 0241 13       		.uleb128 0x13
 2404 0242 00       		.byte	0
 2405 0243 00       		.byte	0
 2406 0244 2D       		.uleb128 0x2d
 2407 0245 2E       		.uleb128 0x2e
 2408 0246 01       		.byte	0x1
 2409 0247 3F       		.uleb128 0x3f
 2410 0248 19       		.uleb128 0x19
 2411 0249 03       		.uleb128 0x3
 2412 024a 0E       		.uleb128 0xe
 2413 024b 3A       		.uleb128 0x3a
 2414 024c 0B       		.uleb128 0xb
 2415 024d 3B       		.uleb128 0x3b
 2416 024e 0B       		.uleb128 0xb
 2417 024f 27       		.uleb128 0x27
 2418 0250 19       		.uleb128 0x19
 2419 0251 49       		.uleb128 0x49
 2420 0252 13       		.uleb128 0x13
 2421 0253 11       		.uleb128 0x11
 2422 0254 01       		.uleb128 0x1
 2423 0255 12       		.uleb128 0x12
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 77


 2424 0256 06       		.uleb128 0x6
 2425 0257 40       		.uleb128 0x40
 2426 0258 18       		.uleb128 0x18
 2427 0259 9642     		.uleb128 0x2116
 2428 025b 19       		.uleb128 0x19
 2429 025c 01       		.uleb128 0x1
 2430 025d 13       		.uleb128 0x13
 2431 025e 00       		.byte	0
 2432 025f 00       		.byte	0
 2433 0260 2E       		.uleb128 0x2e
 2434 0261 2E       		.uleb128 0x2e
 2435 0262 01       		.byte	0x1
 2436 0263 3F       		.uleb128 0x3f
 2437 0264 19       		.uleb128 0x19
 2438 0265 03       		.uleb128 0x3
 2439 0266 0E       		.uleb128 0xe
 2440 0267 3A       		.uleb128 0x3a
 2441 0268 0B       		.uleb128 0xb
 2442 0269 3B       		.uleb128 0x3b
 2443 026a 0B       		.uleb128 0xb
 2444 026b 27       		.uleb128 0x27
 2445 026c 19       		.uleb128 0x19
 2446 026d 11       		.uleb128 0x11
 2447 026e 01       		.uleb128 0x1
 2448 026f 12       		.uleb128 0x12
 2449 0270 06       		.uleb128 0x6
 2450 0271 40       		.uleb128 0x40
 2451 0272 18       		.uleb128 0x18
 2452 0273 9642     		.uleb128 0x2116
 2453 0275 19       		.uleb128 0x19
 2454 0276 01       		.uleb128 0x1
 2455 0277 13       		.uleb128 0x13
 2456 0278 00       		.byte	0
 2457 0279 00       		.byte	0
 2458 027a 2F       		.uleb128 0x2f
 2459 027b 34       		.uleb128 0x34
 2460 027c 00       		.byte	0
 2461 027d 03       		.uleb128 0x3
 2462 027e 0E       		.uleb128 0xe
 2463 027f 3A       		.uleb128 0x3a
 2464 0280 0B       		.uleb128 0xb
 2465 0281 3B       		.uleb128 0x3b
 2466 0282 0B       		.uleb128 0xb
 2467 0283 49       		.uleb128 0x49
 2468 0284 13       		.uleb128 0x13
 2469 0285 02       		.uleb128 0x2
 2470 0286 18       		.uleb128 0x18
 2471 0287 00       		.byte	0
 2472 0288 00       		.byte	0
 2473 0289 30       		.uleb128 0x30
 2474 028a 34       		.uleb128 0x34
 2475 028b 00       		.byte	0
 2476 028c 03       		.uleb128 0x3
 2477 028d 0E       		.uleb128 0xe
 2478 028e 3A       		.uleb128 0x3a
 2479 028f 0B       		.uleb128 0xb
 2480 0290 3B       		.uleb128 0x3b
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 78


 2481 0291 05       		.uleb128 0x5
 2482 0292 49       		.uleb128 0x49
 2483 0293 13       		.uleb128 0x13
 2484 0294 3F       		.uleb128 0x3f
 2485 0295 19       		.uleb128 0x19
 2486 0296 3C       		.uleb128 0x3c
 2487 0297 19       		.uleb128 0x19
 2488 0298 00       		.byte	0
 2489 0299 00       		.byte	0
 2490 029a 31       		.uleb128 0x31
 2491 029b 34       		.uleb128 0x34
 2492 029c 00       		.byte	0
 2493 029d 03       		.uleb128 0x3
 2494 029e 0E       		.uleb128 0xe
 2495 029f 3A       		.uleb128 0x3a
 2496 02a0 0B       		.uleb128 0xb
 2497 02a1 3B       		.uleb128 0x3b
 2498 02a2 0B       		.uleb128 0xb
 2499 02a3 49       		.uleb128 0x49
 2500 02a4 13       		.uleb128 0x13
 2501 02a5 3F       		.uleb128 0x3f
 2502 02a6 19       		.uleb128 0x19
 2503 02a7 02       		.uleb128 0x2
 2504 02a8 18       		.uleb128 0x18
 2505 02a9 00       		.byte	0
 2506 02aa 00       		.byte	0
 2507 02ab 32       		.uleb128 0x32
 2508 02ac 2E       		.uleb128 0x2e
 2509 02ad 00       		.byte	0
 2510 02ae 3F       		.uleb128 0x3f
 2511 02af 19       		.uleb128 0x19
 2512 02b0 3C       		.uleb128 0x3c
 2513 02b1 19       		.uleb128 0x19
 2514 02b2 6E       		.uleb128 0x6e
 2515 02b3 0E       		.uleb128 0xe
 2516 02b4 03       		.uleb128 0x3
 2517 02b5 0E       		.uleb128 0xe
 2518 02b6 3A       		.uleb128 0x3a
 2519 02b7 0B       		.uleb128 0xb
 2520 02b8 3B       		.uleb128 0x3b
 2521 02b9 0B       		.uleb128 0xb
 2522 02ba 00       		.byte	0
 2523 02bb 00       		.byte	0
 2524 02bc 00       		.byte	0
 2525              		.section	.debug_loc,"",%progbits
 2526              	.Ldebug_loc0:
 2527              	.LLST0:
 2528 0000 00000000 		.4byte	.LVL0
 2529 0004 0B000000 		.4byte	.LVL1-1
 2530 0008 0100     		.2byte	0x1
 2531 000a 50       		.byte	0x50
 2532 000b 0B000000 		.4byte	.LVL1-1
 2533 000f 48000000 		.4byte	.LVL4
 2534 0013 0100     		.2byte	0x1
 2535 0015 54       		.byte	0x54
 2536 0016 48000000 		.4byte	.LVL4
 2537 001a 72000000 		.4byte	.LVL10
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 79


 2538 001e 0400     		.2byte	0x4
 2539 0020 F3       		.byte	0xf3
 2540 0021 01       		.uleb128 0x1
 2541 0022 50       		.byte	0x50
 2542 0023 9F       		.byte	0x9f
 2543 0024 72000000 		.4byte	.LVL10
 2544 0028 84000000 		.4byte	.LVL11
 2545 002c 0100     		.2byte	0x1
 2546 002e 54       		.byte	0x54
 2547 002f 84000000 		.4byte	.LVL11
 2548 0033 B6000000 		.4byte	.LVL14
 2549 0037 0400     		.2byte	0x4
 2550 0039 F3       		.byte	0xf3
 2551 003a 01       		.uleb128 0x1
 2552 003b 50       		.byte	0x50
 2553 003c 9F       		.byte	0x9f
 2554 003d B6000000 		.4byte	.LVL14
 2555 0041 C8000000 		.4byte	.LVL15
 2556 0045 0100     		.2byte	0x1
 2557 0047 54       		.byte	0x54
 2558 0048 C8000000 		.4byte	.LVL15
 2559 004c DA000000 		.4byte	.LVL16
 2560 0050 0400     		.2byte	0x4
 2561 0052 F3       		.byte	0xf3
 2562 0053 01       		.uleb128 0x1
 2563 0054 50       		.byte	0x50
 2564 0055 9F       		.byte	0x9f
 2565 0056 DA000000 		.4byte	.LVL16
 2566 005a E2000000 		.4byte	.LVL18
 2567 005e 0100     		.2byte	0x1
 2568 0060 54       		.byte	0x54
 2569 0061 E2000000 		.4byte	.LVL18
 2570 0065 10010000 		.4byte	.LFE65
 2571 0069 0400     		.2byte	0x4
 2572 006b F3       		.byte	0xf3
 2573 006c 01       		.uleb128 0x1
 2574 006d 50       		.byte	0x50
 2575 006e 9F       		.byte	0x9f
 2576 006f 00000000 		.4byte	0
 2577 0073 00000000 		.4byte	0
 2578              	.LLST1:
 2579 0077 00000000 		.4byte	.LVL0
 2580 007b 0B000000 		.4byte	.LVL1-1
 2581 007f 0100     		.2byte	0x1
 2582 0081 51       		.byte	0x51
 2583 0082 0B000000 		.4byte	.LVL1-1
 2584 0086 10010000 		.4byte	.LFE65
 2585 008a 0400     		.2byte	0x4
 2586 008c F3       		.byte	0xf3
 2587 008d 01       		.uleb128 0x1
 2588 008e 51       		.byte	0x51
 2589 008f 9F       		.byte	0x9f
 2590 0090 00000000 		.4byte	0
 2591 0094 00000000 		.4byte	0
 2592              	.LLST2:
 2593 0098 00000000 		.4byte	.LVL0
 2594 009c 0B000000 		.4byte	.LVL1-1
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 80


 2595 00a0 0100     		.2byte	0x1
 2596 00a2 52       		.byte	0x52
 2597 00a3 0B000000 		.4byte	.LVL1-1
 2598 00a7 E2000000 		.4byte	.LVL18
 2599 00ab 0100     		.2byte	0x1
 2600 00ad 56       		.byte	0x56
 2601 00ae E2000000 		.4byte	.LVL18
 2602 00b2 10010000 		.4byte	.LFE65
 2603 00b6 0400     		.2byte	0x4
 2604 00b8 F3       		.byte	0xf3
 2605 00b9 01       		.uleb128 0x1
 2606 00ba 52       		.byte	0x52
 2607 00bb 9F       		.byte	0x9f
 2608 00bc 00000000 		.4byte	0
 2609 00c0 00000000 		.4byte	0
 2610              	.LLST3:
 2611 00c4 4C000000 		.4byte	.LVL5
 2612 00c8 56000000 		.4byte	.LVL6
 2613 00cc 0200     		.2byte	0x2
 2614 00ce 37       		.byte	0x37
 2615 00cf 9F       		.byte	0x9f
 2616 00d0 00000000 		.4byte	0
 2617 00d4 00000000 		.4byte	0
 2618              	.LLST4:
 2619 00d8 4C000000 		.4byte	.LVL5
 2620 00dc 56000000 		.4byte	.LVL6
 2621 00e0 0300     		.2byte	0x3
 2622 00e2 09       		.byte	0x9
 2623 00e3 FF       		.byte	0xff
 2624 00e4 9F       		.byte	0x9f
 2625 00e5 00000000 		.4byte	0
 2626 00e9 00000000 		.4byte	0
 2627              	.LLST5:
 2628 00ed 58000000 		.4byte	.LVL7
 2629 00f1 5C000000 		.4byte	.LVL9
 2630 00f5 0100     		.2byte	0x1
 2631 00f7 50       		.byte	0x50
 2632 00f8 00000000 		.4byte	0
 2633 00fc 00000000 		.4byte	0
 2634              	.LLST6:
 2635 0100 58000000 		.4byte	.LVL7
 2636 0104 5C000000 		.4byte	.LVL9
 2637 0108 0300     		.2byte	0x3
 2638 010a 09       		.byte	0x9
 2639 010b FF       		.byte	0xff
 2640 010c 9F       		.byte	0x9f
 2641 010d 00000000 		.4byte	0
 2642 0111 00000000 		.4byte	0
 2643              	.LLST7:
 2644 0115 5A000000 		.4byte	.LVL8
 2645 0119 5C000000 		.4byte	.LVL9
 2646 011d 0100     		.2byte	0x1
 2647 011f 51       		.byte	0x51
 2648 0120 00000000 		.4byte	0
 2649 0124 00000000 		.4byte	0
 2650              	.LLST8:
 2651 0128 9C000000 		.4byte	.LVL12
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 81


 2652 012c B6000000 		.4byte	.LVL14
 2653 0130 0600     		.2byte	0x6
 2654 0132 9E       		.byte	0x9e
 2655 0133 04       		.uleb128 0x4
 2656 0134 001000E0 		.4byte	0xe0001000
 2657 0138 00000000 		.4byte	0
 2658 013c 00000000 		.4byte	0
 2659              	.LLST9:
 2660 0140 A6000000 		.4byte	.LVL13
 2661 0144 B6000000 		.4byte	.LVL14
 2662 0148 0600     		.2byte	0x6
 2663 014a 9E       		.byte	0x9e
 2664 014b 04       		.uleb128 0x4
 2665 014c FCED00E0 		.4byte	0xe000edfc
 2666 0150 00000000 		.4byte	0
 2667 0154 00000000 		.4byte	0
 2668              	.LLST10:
 2669 0158 00000000 		.4byte	.LVL20
 2670 015c 02000000 		.4byte	.LVL21
 2671 0160 0100     		.2byte	0x1
 2672 0162 50       		.byte	0x50
 2673 0163 02000000 		.4byte	.LVL21
 2674 0167 04000000 		.4byte	.LFE67
 2675 016b 0400     		.2byte	0x4
 2676 016d F3       		.byte	0xf3
 2677 016e 01       		.uleb128 0x1
 2678 016f 50       		.byte	0x50
 2679 0170 9F       		.byte	0x9f
 2680 0171 00000000 		.4byte	0
 2681 0175 00000000 		.4byte	0
 2682              	.LLST11:
 2683 0179 00000000 		.4byte	.LVL22
 2684 017d 0A000000 		.4byte	.LVL23
 2685 0181 0100     		.2byte	0x1
 2686 0183 50       		.byte	0x50
 2687 0184 0A000000 		.4byte	.LVL23
 2688 0188 10000000 		.4byte	.LVL25
 2689 018c 0400     		.2byte	0x4
 2690 018e F3       		.byte	0xf3
 2691 018f 01       		.uleb128 0x1
 2692 0190 50       		.byte	0x50
 2693 0191 9F       		.byte	0x9f
 2694 0192 10000000 		.4byte	.LVL25
 2695 0196 18000000 		.4byte	.LVL27
 2696 019a 0100     		.2byte	0x1
 2697 019c 50       		.byte	0x50
 2698 019d 18000000 		.4byte	.LVL27
 2699 01a1 30000000 		.4byte	.LVL32
 2700 01a5 0400     		.2byte	0x4
 2701 01a7 F3       		.byte	0xf3
 2702 01a8 01       		.uleb128 0x1
 2703 01a9 50       		.byte	0x50
 2704 01aa 9F       		.byte	0x9f
 2705 01ab 30000000 		.4byte	.LVL32
 2706 01af 32000000 		.4byte	.LVL33
 2707 01b3 0100     		.2byte	0x1
 2708 01b5 50       		.byte	0x50
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 82


 2709 01b6 32000000 		.4byte	.LVL33
 2710 01ba 54000000 		.4byte	.LFE68
 2711 01be 0400     		.2byte	0x4
 2712 01c0 F3       		.byte	0xf3
 2713 01c1 01       		.uleb128 0x1
 2714 01c2 50       		.byte	0x50
 2715 01c3 9F       		.byte	0x9f
 2716 01c4 00000000 		.4byte	0
 2717 01c8 00000000 		.4byte	0
 2718              	.LLST12:
 2719 01cc 14000000 		.4byte	.LVL26
 2720 01d0 30000000 		.4byte	.LVL32
 2721 01d4 0600     		.2byte	0x6
 2722 01d6 9E       		.byte	0x9e
 2723 01d7 04       		.uleb128 0x4
 2724 01d8 041000E0 		.4byte	0xe0001004
 2725 01dc 00000000 		.4byte	0
 2726 01e0 00000000 		.4byte	0
 2727              	.LLST13:
 2728 01e4 1E000000 		.4byte	.LVL36
 2729 01e8 32000000 		.4byte	.LVL37
 2730 01ec 0600     		.2byte	0x6
 2731 01ee 9E       		.byte	0x9e
 2732 01ef 04       		.uleb128 0x4
 2733 01f0 001000E0 		.4byte	0xe0001000
 2734 01f4 00000000 		.4byte	0
 2735 01f8 00000000 		.4byte	0
 2736              	.LLST14:
 2737 01fc 1A000000 		.4byte	.LVL39
 2738 0200 2A000000 		.4byte	.LVL40
 2739 0204 0600     		.2byte	0x6
 2740 0206 9E       		.byte	0x9e
 2741 0207 04       		.uleb128 0x4
 2742 0208 001000E0 		.4byte	0xe0001000
 2743 020c 00000000 		.4byte	0
 2744 0210 00000000 		.4byte	0
 2745              	.LLST15:
 2746 0214 1A000000 		.4byte	.LVL39
 2747 0218 2A000000 		.4byte	.LVL40
 2748 021c 0600     		.2byte	0x6
 2749 021e 9E       		.byte	0x9e
 2750 021f 04       		.uleb128 0x4
 2751 0220 041000E0 		.4byte	0xe0001004
 2752 0224 00000000 		.4byte	0
 2753 0228 00000000 		.4byte	0
 2754              	.LLST16:
 2755 022c 10000000 		.4byte	.LVL42
 2756 0230 22000000 		.4byte	.LVL43
 2757 0234 0600     		.2byte	0x6
 2758 0236 9E       		.byte	0x9e
 2759 0237 04       		.uleb128 0x4
 2760 0238 001000E0 		.4byte	0xe0001000
 2761 023c 00000000 		.4byte	0
 2762 0240 00000000 		.4byte	0
 2763              	.LLST17:
 2764 0244 10000000 		.4byte	.LVL42
 2765 0248 22000000 		.4byte	.LVL43
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 83


 2766 024c 0600     		.2byte	0x6
 2767 024e 9E       		.byte	0x9e
 2768 024f 04       		.uleb128 0x4
 2769 0250 041000E0 		.4byte	0xe0001004
 2770 0254 00000000 		.4byte	0
 2771 0258 00000000 		.4byte	0
 2772              	.LLST18:
 2773 025c 00000000 		.4byte	.LVL44
 2774 0260 16000000 		.4byte	.LVL45
 2775 0264 0100     		.2byte	0x1
 2776 0266 50       		.byte	0x50
 2777 0267 16000000 		.4byte	.LVL45
 2778 026b 1C000000 		.4byte	.LVL47
 2779 026f 0100     		.2byte	0x1
 2780 0271 54       		.byte	0x54
 2781 0272 1C000000 		.4byte	.LVL47
 2782 0276 24000000 		.4byte	.LVL49
 2783 027a 0100     		.2byte	0x1
 2784 027c 50       		.byte	0x50
 2785 027d 24000000 		.4byte	.LVL49
 2786 0281 3C000000 		.4byte	.LVL54
 2787 0285 0100     		.2byte	0x1
 2788 0287 54       		.byte	0x54
 2789 0288 3C000000 		.4byte	.LVL54
 2790 028c 54000000 		.4byte	.LVL57
 2791 0290 0400     		.2byte	0x4
 2792 0292 F3       		.byte	0xf3
 2793 0293 01       		.uleb128 0x1
 2794 0294 50       		.byte	0x50
 2795 0295 9F       		.byte	0x9f
 2796 0296 54000000 		.4byte	.LVL57
 2797 029a 5E000000 		.4byte	.LVL58
 2798 029e 0100     		.2byte	0x1
 2799 02a0 50       		.byte	0x50
 2800 02a1 5E000000 		.4byte	.LVL58
 2801 02a5 62000000 		.4byte	.LVL59
 2802 02a9 0100     		.2byte	0x1
 2803 02ab 54       		.byte	0x54
 2804 02ac 62000000 		.4byte	.LVL59
 2805 02b0 88000000 		.4byte	.LFE72
 2806 02b4 0400     		.2byte	0x4
 2807 02b6 F3       		.byte	0xf3
 2808 02b7 01       		.uleb128 0x1
 2809 02b8 50       		.byte	0x50
 2810 02b9 9F       		.byte	0x9f
 2811 02ba 00000000 		.4byte	0
 2812 02be 00000000 		.4byte	0
 2813              	.LLST19:
 2814 02c2 20000000 		.4byte	.LVL48
 2815 02c6 54000000 		.4byte	.LVL57
 2816 02ca 0600     		.2byte	0x6
 2817 02cc 9E       		.byte	0x9e
 2818 02cd 04       		.uleb128 0x4
 2819 02ce 041000E0 		.4byte	0xe0001004
 2820 02d2 00000000 		.4byte	0
 2821 02d6 00000000 		.4byte	0
 2822              	.LLST20:
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 84


 2823 02da 3A000000 		.4byte	.LVL53
 2824 02de 3F000000 		.4byte	.LVL55-1
 2825 02e2 0100     		.2byte	0x1
 2826 02e4 50       		.byte	0x50
 2827 02e5 00000000 		.4byte	0
 2828 02e9 00000000 		.4byte	0
 2829              		.section	.debug_aranges,"",%progbits
 2830 0000 5C000000 		.4byte	0x5c
 2831 0004 0200     		.2byte	0x2
 2832 0006 00000000 		.4byte	.Ldebug_info0
 2833 000a 04       		.byte	0x4
 2834 000b 00       		.byte	0
 2835 000c 0000     		.2byte	0
 2836 000e 0000     		.2byte	0
 2837 0010 00000000 		.4byte	.LFB64
 2838 0014 10000000 		.4byte	.LFE64-.LFB64
 2839 0018 00000000 		.4byte	.LFB65
 2840 001c 10010000 		.4byte	.LFE65-.LFB65
 2841 0020 00000000 		.4byte	.LFB66
 2842 0024 02000000 		.4byte	.LFE66-.LFB66
 2843 0028 00000000 		.4byte	.LFB67
 2844 002c 04000000 		.4byte	.LFE67-.LFB67
 2845 0030 00000000 		.4byte	.LFB68
 2846 0034 54000000 		.4byte	.LFE68-.LFB68
 2847 0038 00000000 		.4byte	.LFB69
 2848 003c 48000000 		.4byte	.LFE69-.LFB69
 2849 0040 00000000 		.4byte	.LFB70
 2850 0044 3C000000 		.4byte	.LFE70-.LFB70
 2851 0048 00000000 		.4byte	.LFB71
 2852 004c 30000000 		.4byte	.LFE71-.LFB71
 2853 0050 00000000 		.4byte	.LFB72
 2854 0054 88000000 		.4byte	.LFE72-.LFB72
 2855 0058 00000000 		.4byte	0
 2856 005c 00000000 		.4byte	0
 2857              		.section	.debug_ranges,"",%progbits
 2858              	.Ldebug_ranges0:
 2859 0000 00000000 		.4byte	.LFB64
 2860 0004 10000000 		.4byte	.LFE64
 2861 0008 00000000 		.4byte	.LFB65
 2862 000c 10010000 		.4byte	.LFE65
 2863 0010 00000000 		.4byte	.LFB66
 2864 0014 02000000 		.4byte	.LFE66
 2865 0018 00000000 		.4byte	.LFB67
 2866 001c 04000000 		.4byte	.LFE67
 2867 0020 00000000 		.4byte	.LFB68
 2868 0024 54000000 		.4byte	.LFE68
 2869 0028 00000000 		.4byte	.LFB69
 2870 002c 48000000 		.4byte	.LFE69
 2871 0030 00000000 		.4byte	.LFB70
 2872 0034 3C000000 		.4byte	.LFE70
 2873 0038 00000000 		.4byte	.LFB71
 2874 003c 30000000 		.4byte	.LFE71
 2875 0040 00000000 		.4byte	.LFB72
 2876 0044 88000000 		.4byte	.LFE72
 2877 0048 00000000 		.4byte	0
 2878 004c 00000000 		.4byte	0
 2879              		.section	.debug_line,"",%progbits
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 85


 2880              	.Ldebug_line0:
 2881 0000 1F030000 		.section	.debug_str,"MS",%progbits,1
 2881      02001702 
 2881      00000201 
 2881      FB0E0D00 
 2881      01010101 
 2882              	.LASF74:
 2883 0000 5343425F 		.ascii	"SCB_Type\000"
 2883      54797065 
 2883      00
 2884              	.LASF91:
 2885 0009 6D795469 		.ascii	"myTimerResume\000"
 2885      6D657252 
 2885      6573756D 
 2885      6500
 2886              	.LASF55:
 2887 0017 49414252 		.ascii	"IABR\000"
 2887      00
 2888              	.LASF104:
 2889 001c 55415254 		.ascii	"UART_LOG_Start\000"
 2889      5F4C4F47 
 2889      5F537461 
 2889      727400
 2890              	.LASF45:
 2891 002b 53797354 		.ascii	"SysTick_IRQn\000"
 2891      69636B5F 
 2891      4952516E 
 2891      00
 2892              	.LASF9:
 2893 0038 646F7562 		.ascii	"double\000"
 2893      6C6500
 2894              	.LASF25:
 2895 003f 53595354 		.ascii	"SYSTICK\000"
 2895      49434B00 
 2896              	.LASF86:
 2897 0047 6D795469 		.ascii	"myTimer_getCurrentValue\000"
 2897      6D65725F 
 2897      67657443 
 2897      75727265 
 2897      6E745661 
 2898              	.LASF83:
 2899 005f 64656D63 		.ascii	"demcrREG\000"
 2899      72524547 
 2899      00
 2900              	.LASF30:
 2901 0068 63757272 		.ascii	"current_time\000"
 2901      656E745F 
 2901      74696D65 
 2901      00
 2902              	.LASF2:
 2903 0075 73686F72 		.ascii	"short int\000"
 2903      7420696E 
 2903      7400
 2904              	.LASF106:
 2905 007f 6D616C6C 		.ascii	"malloc\000"
 2905      6F6300
 2906              	.LASF17:
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 86


 2907 0086 73697A65 		.ascii	"sizetype\000"
 2907      74797065 
 2907      00
 2908              	.LASF28:
 2909 008f 6D5F6D6F 		.ascii	"m_mode\000"
 2909      646500
 2910              	.LASF51:
 2911 0096 49535052 		.ascii	"ISPR\000"
 2911      00
 2912              	.LASF32:
 2913 009b 6D795472 		.ascii	"myTracer_t\000"
 2913      61636572 
 2913      5F7400
 2914              	.LASF43:
 2915 00a6 44656275 		.ascii	"DebugMonitor_IRQn\000"
 2915      674D6F6E 
 2915      69746F72 
 2915      5F495251 
 2915      6E00
 2916              	.LASF38:
 2917 00b8 48617264 		.ascii	"HardFault_IRQn\000"
 2917      4661756C 
 2917      745F4952 
 2917      516E00
 2918              	.LASF103:
 2919 00c7 676C6F62 		.ascii	"globalPINActive\000"
 2919      616C5049 
 2919      4E416374 
 2919      69766500 
 2920              	.LASF75:
 2921 00d7 4952516E 		.ascii	"IRQn\000"
 2921      00
 2922              	.LASF112:
 2923 00dc 76656374 		.ascii	"vectors\000"
 2923      6F727300 
 2924              	.LASF80:
 2925 00e4 6D6F6465 		.ascii	"mode\000"
 2925      00
 2926              	.LASF60:
 2927 00e9 43505549 		.ascii	"CPUID\000"
 2927      4400
 2928              	.LASF48:
 2929 00ef 52455345 		.ascii	"RESERVED0\000"
 2929      52564544 
 2929      3000
 2930              	.LASF54:
 2931 00f9 52455345 		.ascii	"RESERVED3\000"
 2931      52564544 
 2931      3300
 2932              	.LASF5:
 2933 0103 75696E74 		.ascii	"uint8_t\000"
 2933      385F7400 
 2934              	.LASF57:
 2935 010b 52455345 		.ascii	"RESERVED5\000"
 2935      52564544 
 2935      3500
 2936              	.LASF26:
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 87


 2937 0115 4D794461 		.ascii	"MyDataWatchPoint\000"
 2937      74615761 
 2937      74636850 
 2937      6F696E74 
 2937      00
 2938              	.LASF76:
 2939 0126 76656374 		.ascii	"vector\000"
 2939      6F7200
 2940              	.LASF27:
 2941 012d 74726163 		.ascii	"tracerMode_t\000"
 2941      65724D6F 
 2941      64655F74 
 2941      00
 2942              	.LASF58:
 2943 013a 53544952 		.ascii	"STIR\000"
 2943      00
 2944              	.LASF41:
 2945 013f 55736167 		.ascii	"UsageFault_IRQn\000"
 2945      65466175 
 2945      6C745F49 
 2945      52516E00 
 2946              	.LASF85:
 2947 014f 6D795469 		.ascii	"myTimer_start\000"
 2947      6D65725F 
 2947      73746172 
 2947      7400
 2948              	.LASF0:
 2949 015d 7369676E 		.ascii	"signed char\000"
 2949      65642063 
 2949      68617200 
 2950              	.LASF8:
 2951 0169 666C6F61 		.ascii	"float\000"
 2951      7400
 2952              	.LASF61:
 2953 016f 49435352 		.ascii	"ICSR\000"
 2953      00
 2954              	.LASF50:
 2955 0174 52534552 		.ascii	"RSERVED1\000"
 2955      56454431 
 2955      00
 2956              	.LASF33:
 2957 017d 75696E74 		.ascii	"uint8\000"
 2957      3800
 2958              	.LASF10:
 2959 0183 6C6F6E67 		.ascii	"long long int\000"
 2959      206C6F6E 
 2959      6720696E 
 2959      7400
 2960              	.LASF62:
 2961 0191 56544F52 		.ascii	"VTOR\000"
 2961      00
 2962              	.LASF69:
 2963 0196 42464152 		.ascii	"BFAR\000"
 2963      00
 2964              	.LASF44:
 2965 019b 50656E64 		.ascii	"PendSV_IRQn\000"
 2965      53565F49 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 88


 2965      52516E00 
 2966              	.LASF93:
 2967 01a7 6D795469 		.ascii	"myTimerReset\000"
 2967      6D657252 
 2967      65736574 
 2967      00
 2968              	.LASF4:
 2969 01b4 6C6F6E67 		.ascii	"long int\000"
 2969      20696E74 
 2969      00
 2970              	.LASF96:
 2971 01bd 434E545F 		.ascii	"CNT_Value\000"
 2971      56616C75 
 2971      6500
 2972              	.LASF77:
 2973 01c7 4E564943 		.ascii	"NVIC_SetVector\000"
 2973      5F536574 
 2973      56656374 
 2973      6F7200
 2974              	.LASF1:
 2975 01d6 756E7369 		.ascii	"unsigned char\000"
 2975      676E6564 
 2975      20636861 
 2975      7200
 2976              	.LASF65:
 2977 01e4 43465352 		.ascii	"CFSR\000"
 2977      00
 2978              	.LASF12:
 2979 01e9 626F6F6C 		.ascii	"boolean_t\000"
 2979      65616E5F 
 2979      7400
 2980              	.LASF99:
 2981 01f3 73797374 		.ascii	"systickHandlerPtr\000"
 2981      69636B48 
 2981      616E646C 
 2981      65725074 
 2981      7200
 2982              	.LASF82:
 2983 0205 6D795265 		.ascii	"myRegPtr\000"
 2983      67507472 
 2983      00
 2984              	.LASF108:
 2985 020e 736E7072 		.ascii	"snprintf\000"
 2985      696E7466 
 2985      00
 2986              	.LASF81:
 2987 0217 6E616D65 		.ascii	"name\000"
 2987      00
 2988              	.LASF107:
 2989 021c 55415254 		.ascii	"UART_LOG_PutString\000"
 2989      5F4C4F47 
 2989      5F507574 
 2989      53747269 
 2989      6E6700
 2990              	.LASF16:
 2991 022f 6C6F6E67 		.ascii	"long double\000"
 2991      20646F75 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 89


 2991      626C6500 
 2992              	.LASF63:
 2993 023b 41495243 		.ascii	"AIRCR\000"
 2993      5200
 2994              	.LASF100:
 2995 0241 73797374 		.ascii	"systickCount\000"
 2995      69636B43 
 2995      6F756E74 
 2995      00
 2996              	.LASF46:
 2997 024e 4952516E 		.ascii	"IRQn_Type\000"
 2997      5F547970 
 2997      6500
 2998              	.LASF59:
 2999 0258 4E564943 		.ascii	"NVIC_Type\000"
 2999      5F547970 
 2999      6500
 3000              	.LASF53:
 3001 0262 49435052 		.ascii	"ICPR\000"
 3001      00
 3002              	.LASF21:
 3003 0267 50415553 		.ascii	"PAUSED\000"
 3003      454400
 3004              	.LASF18:
 3005 026e 696E7433 		.ascii	"int32_t\000"
 3005      325F7400 
 3006              	.LASF11:
 3007 0276 6C6F6E67 		.ascii	"long long unsigned int\000"
 3007      206C6F6E 
 3007      6720756E 
 3007      7369676E 
 3007      65642069 
 3008              	.LASF6:
 3009 028d 75696E74 		.ascii	"uint32_t\000"
 3009      33325F74 
 3009      00
 3010              	.LASF92:
 3011 0296 6477745F 		.ascii	"dwt_cnt_ptr\000"
 3011      636E745F 
 3011      70747200 
 3012              	.LASF15:
 3013 02a2 756E7369 		.ascii	"unsigned int\000"
 3013      676E6564 
 3013      20696E74 
 3013      00
 3014              	.LASF64:
 3015 02af 53484353 		.ascii	"SHCSR\000"
 3015      5200
 3016              	.LASF40:
 3017 02b5 42757346 		.ascii	"BusFault_IRQn\000"
 3017      61756C74 
 3017      5F495251 
 3017      6E00
 3018              	.LASF94:
 3019 02c3 6D795469 		.ascii	"myTimer_print\000"
 3019      6D65725F 
 3019      7072696E 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 90


 3019      7400
 3020              	.LASF68:
 3021 02d1 4D4D4641 		.ascii	"MMFAR\000"
 3021      5200
 3022              	.LASF42:
 3023 02d7 53564361 		.ascii	"SVCall_IRQn\000"
 3023      6C6C5F49 
 3023      52516E00 
 3024              	.LASF36:
 3025 02e3 72656733 		.ascii	"reg32\000"
 3025      3200
 3026              	.LASF84:
 3027 02e9 6D795469 		.ascii	"myTimer_init\000"
 3027      6D65725F 
 3027      696E6974 
 3027      00
 3028              	.LASF3:
 3029 02f6 73686F72 		.ascii	"short unsigned int\000"
 3029      7420756E 
 3029      7369676E 
 3029      65642069 
 3029      6E7400
 3030              	.LASF19:
 3031 0309 52554E4E 		.ascii	"RUNNING\000"
 3031      494E4700 
 3032              	.LASF13:
 3033 0311 63686172 		.ascii	"char\000"
 3033      00
 3034              	.LASF78:
 3035 0316 4E564943 		.ascii	"NVIC_SetPriority\000"
 3035      5F536574 
 3035      5072696F 
 3035      72697479 
 3035      00
 3036              	.LASF105:
 3037 0327 7374726C 		.ascii	"strlen\000"
 3037      656E00
 3038              	.LASF22:
 3039 032e 52455345 		.ascii	"RESETTED\000"
 3039      54544544 
 3039      00
 3040              	.LASF72:
 3041 0337 49534152 		.ascii	"ISAR\000"
 3041      00
 3042              	.LASF29:
 3043 033c 6D5F6E61 		.ascii	"m_name\000"
 3043      6D6500
 3044              	.LASF67:
 3045 0343 44465352 		.ascii	"DFSR\000"
 3045      00
 3046              	.LASF113:
 3047 0348 53797354 		.ascii	"SysTick_Handler\000"
 3047      69636B5F 
 3047      48616E64 
 3047      6C657200 
 3048              	.LASF66:
 3049 0358 48465352 		.ascii	"HFSR\000"
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 91


 3049      00
 3050              	.LASF49:
 3051 035d 49434552 		.ascii	"ICER\000"
 3051      00
 3052              	.LASF95:
 3053 0362 62756666 		.ascii	"buffer\000"
 3053      657200
 3054              	.LASF47:
 3055 0369 49534552 		.ascii	"ISER\000"
 3055      00
 3056              	.LASF52:
 3057 036e 52455345 		.ascii	"RESERVED2\000"
 3057      52564544 
 3057      3200
 3058              	.LASF34:
 3059 0378 75696E74 		.ascii	"uint32\000"
 3059      333200
 3060              	.LASF56:
 3061 037f 52455345 		.ascii	"RESERVED4\000"
 3061      52564544 
 3061      3400
 3062              	.LASF35:
 3063 0389 72656738 		.ascii	"reg8\000"
 3063      00
 3064              	.LASF7:
 3065 038e 6C6F6E67 		.ascii	"long unsigned int\000"
 3065      20756E73 
 3065      69676E65 
 3065      6420696E 
 3065      7400
 3066              	.LASF39:
 3067 03a0 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 3067      72794D61 
 3067      6E616765 
 3067      6D656E74 
 3067      5F495251 
 3068              	.LASF110:
 3069 03b6 6D795472 		.ascii	"myTracer.c\000"
 3069      61636572 
 3069      2E6300
 3070              	.LASF98:
 3071 03c1 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3071      52784275 
 3071      66666572 
 3071      00
 3072              	.LASF102:
 3073 03ce 676C6F62 		.ascii	"globalDWTActive\000"
 3073      616C4457 
 3073      54416374 
 3073      69766500 
 3074              	.LASF37:
 3075 03de 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3075      61736B61 
 3075      626C6549 
 3075      6E745F49 
 3075      52516E00 
 3076              	.LASF88:
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 92


 3077 03f2 66657463 		.ascii	"fetchCountValue\000"
 3077      68436F75 
 3077      6E745661 
 3077      6C756500 
 3078              	.LASF97:
 3079 0402 64777443 		.ascii	"dwtCNT\000"
 3079      4E5400
 3080              	.LASF14:
 3081 0409 5F5F696E 		.ascii	"__int32_t\000"
 3081      7433325F 
 3081      7400
 3082              	.LASF101:
 3083 0413 676C6F62 		.ascii	"globalSYSTICKActive\000"
 3083      616C5359 
 3083      53544943 
 3083      4B416374 
 3083      69766500 
 3084              	.LASF24:
 3085 0427 74726163 		.ascii	"tracerStatus_t\000"
 3085      65725374 
 3085      61747573 
 3085      5F7400
 3086              	.LASF90:
 3087 0436 6477745F 		.ascii	"dwt_ctrl_ptr\000"
 3087      6374726C 
 3087      5F707472 
 3087      00
 3088              	.LASF71:
 3089 0443 4D4D4652 		.ascii	"MMFR\000"
 3089      00
 3090              	.LASF79:
 3091 0448 7072696F 		.ascii	"priority\000"
 3091      72697479 
 3091      00
 3092              	.LASF70:
 3093 0451 41465352 		.ascii	"AFSR\000"
 3093      00
 3094              	.LASF87:
 3095 0456 6D795469 		.ascii	"myTimer_CalculateElapsedTimeInMS\000"
 3095      6D65725F 
 3095      43616C63 
 3095      756C6174 
 3095      65456C61 
 3096              	.LASF89:
 3097 0477 6D795469 		.ascii	"myTimerStop\000"
 3097      6D657253 
 3097      746F7000 
 3098              	.LASF20:
 3099 0483 494E4954 		.ascii	"INITIALIZED\000"
 3099      49414C49 
 3099      5A454400 
 3100              	.LASF109:
 3101 048f 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3101      43313120 
 3101      352E342E 
 3101      31203230 
 3101      31363036 
ARM GAS  C:\Users\schmi\AppData\Local\Temp\ccsCco5k.s 			page 93


 3102 04c2 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 3102      20726576 
 3102      6973696F 
 3102      6E203233 
 3102      37373135 
 3103 04f5 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 3103      66756E63 
 3103      74696F6E 
 3103      2D736563 
 3103      74696F6E 
 3104              	.LASF111:
 3105 051d 433A5C55 		.ascii	"C:\\Users\\schmi\\OneDrive\\Dokumente\\PSoC Creator"
 3105      73657273 
 3105      5C736368 
 3105      6D695C4F 
 3105      6E654472 
 3106 054b 5C4C4142 		.ascii	"\\LAB1_AMA\\Design01.cydsn\000"
 3106      315F414D 
 3106      415C4465 
 3106      7369676E 
 3106      30312E63 
 3107              	.LASF23:
 3108 0564 4445494E 		.ascii	"DEINITIALIZED\000"
 3108      49544941 
 3108      4C495A45 
 3108      4400
 3109              	.LASF73:
 3110 0572 43504143 		.ascii	"CPACR\000"
 3110      5200
 3111              	.LASF31:
 3112 0578 6D5F7374 		.ascii	"m_status\000"
 3112      61747573 
 3112      00
 3113              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
