

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_L3'
================================================================
* Date:           Wed Jul 10 00:10:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      195|      195|  1.950 us|  1.950 us|  195|  195|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L3      |      193|      193|        15|          1|          1|   180|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1"   --->   Operation 18 'alloca' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_stream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mul_ln17_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mul_ln17"   --->   Operation 20 'read' 'mul_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul_ln17_1_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mul_ln17_1"   --->   Operation 21 'read' 'mul_ln17_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %k_1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k = load i8 %k_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:16]   --->   Operation 24 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln16 = icmp_eq  i8 %k, i8 180" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:16]   --->   Operation 26 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 180, i64 180, i64 180"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.90ns)   --->   "%add_ln16 = add i8 %k, i8 1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:16]   --->   Operation 28 'add' 'add_ln16' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.i.i.split, void %for.inc19.i.i.preheader.exitStub" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:16]   --->   Operation 29 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i8 %k" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 30 'zext' 'zext_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.05ns)   --->   "%add_ln17 = add i19 %mul_ln17_1_read, i19 %zext_ln17" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 31 'add' 'add_ln17' <Predicate = (!icmp_ln16)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i19 %add_ln17" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 32 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i16 %image_r, i64 0, i64 %zext_ln17_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 33 'getelementptr' 'image_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.05ns)   --->   "%add_ln17_1 = add i19 %mul_ln17_read, i19 %zext_ln17" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 34 'add' 'add_ln17_1' <Predicate = (!icmp_ln16)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i19 %add_ln17_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 35 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%image_addr_2 = getelementptr i16 %image_r, i64 0, i64 %zext_ln17_2" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 36 'getelementptr' 'image_addr_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.35ns)   --->   "%image_load = load i19 %image_addr" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 37 'load' 'image_load' <Predicate = (!icmp_ln16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 368640> <RAM>
ST_1 : Operation 38 [2/2] (1.35ns)   --->   "%image_load_1 = load i19 %image_addr_2" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 38 'load' 'image_load_1' <Predicate = (!icmp_ln16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 368640> <RAM>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln16 = store i8 %add_ln16, i8 %k_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:16]   --->   Operation 39 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 40 [1/2] (1.35ns)   --->   "%image_load = load i19 %image_addr" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 40 'load' 'image_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 368640> <RAM>
ST_2 : Operation 41 [1/2] (1.35ns)   --->   "%image_load_1 = load i19 %image_addr_2" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 41 'load' 'image_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 368640> <RAM>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i16 %image_load" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 42 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [4/4] (6.67ns)   --->   "%conv_i_i = uitofp i32 %zext_ln17_3" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 43 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i16 %image_load_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 44 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [4/4] (6.67ns)   --->   "%conv13_i_i = uitofp i32 %zext_ln17_4" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 45 'uitofp' 'conv13_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 46 [3/4] (6.67ns)   --->   "%conv_i_i = uitofp i32 %zext_ln17_3" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 46 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 47 [3/4] (6.67ns)   --->   "%conv13_i_i = uitofp i32 %zext_ln17_4" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 47 'uitofp' 'conv13_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 48 [2/4] (6.67ns)   --->   "%conv_i_i = uitofp i32 %zext_ln17_3" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 48 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 49 [2/4] (6.67ns)   --->   "%conv13_i_i = uitofp i32 %zext_ln17_4" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 49 'uitofp' 'conv13_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 50 [1/4] (6.67ns)   --->   "%conv_i_i = uitofp i32 %zext_ln17_3" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 50 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 51 [1/4] (6.67ns)   --->   "%conv13_i_i = uitofp i32 %zext_ln17_4" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 51 'uitofp' 'conv13_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.01>
ST_7 : Operation 52 [5/5] (6.01ns)   --->   "%diff = fsub i32 %conv_i_i, i32 %conv13_i_i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 52 'fsub' 'diff' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.01>
ST_8 : Operation 53 [4/5] (6.01ns)   --->   "%diff = fsub i32 %conv_i_i, i32 %conv13_i_i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 53 'fsub' 'diff' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 54 [3/5] (6.01ns)   --->   "%diff = fsub i32 %conv_i_i, i32 %conv13_i_i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 54 'fsub' 'diff' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.01>
ST_10 : Operation 55 [2/5] (6.01ns)   --->   "%diff = fsub i32 %conv_i_i, i32 %conv13_i_i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 55 'fsub' 'diff' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.01>
ST_11 : Operation 56 [1/5] (6.01ns)   --->   "%diff = fsub i32 %conv_i_i, i32 %conv13_i_i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 56 'fsub' 'diff' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.67>
ST_12 : Operation 57 [4/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %diff, i32 %diff" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:18]   --->   Operation 57 'fmul' 'mul_i_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.67>
ST_13 : Operation 58 [3/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %diff, i32 %diff" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:18]   --->   Operation 58 'fmul' 'mul_i_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.67>
ST_14 : Operation 59 [2/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %diff, i32 %diff" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:18]   --->   Operation 59 'fmul' 'mul_i_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.83>
ST_15 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:16]   --->   Operation 60 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 61 [1/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %diff, i32 %diff" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:18]   --->   Operation 61 'fmul' 'mul_i_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %mul_i_i" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 63 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_stream, i32 %bitcast_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'write' 'write_ln174' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc.i.i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:16]   --->   Operation 64 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln17_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ mul_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_1               (alloca           ) [ 0100000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000]
mul_ln17_read     (read             ) [ 0000000000000000]
mul_ln17_1_read   (read             ) [ 0000000000000000]
store_ln0         (store            ) [ 0000000000000000]
br_ln0            (br               ) [ 0000000000000000]
k                 (load             ) [ 0000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000]
icmp_ln16         (icmp             ) [ 0111111111111110]
empty             (speclooptripcount) [ 0000000000000000]
add_ln16          (add              ) [ 0000000000000000]
br_ln16           (br               ) [ 0000000000000000]
zext_ln17         (zext             ) [ 0000000000000000]
add_ln17          (add              ) [ 0000000000000000]
zext_ln17_1       (zext             ) [ 0000000000000000]
image_addr        (getelementptr    ) [ 0110000000000000]
add_ln17_1        (add              ) [ 0000000000000000]
zext_ln17_2       (zext             ) [ 0000000000000000]
image_addr_2      (getelementptr    ) [ 0110000000000000]
store_ln16        (store            ) [ 0000000000000000]
image_load        (load             ) [ 0101000000000000]
image_load_1      (load             ) [ 0101000000000000]
zext_ln17_3       (zext             ) [ 0100111000000000]
zext_ln17_4       (zext             ) [ 0100111000000000]
conv_i_i          (uitofp           ) [ 0100000111110000]
conv13_i_i        (uitofp           ) [ 0100000111110000]
diff              (fsub             ) [ 0100000000001111]
specloopname_ln16 (specloopname     ) [ 0000000000000000]
mul_i_i           (fmul             ) [ 0000000000000000]
bitcast_ln174     (bitcast          ) [ 0000000000000000]
write_ln174       (write            ) [ 0000000000000000]
br_ln16           (br               ) [ 0000000000000000]
ret_ln0           (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln17_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln17_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln17">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="k_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="mul_ln17_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="19" slack="0"/>
<pin id="50" dir="0" index="1" bw="19" slack="0"/>
<pin id="51" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln17_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="mul_ln17_1_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="19" slack="0"/>
<pin id="56" dir="0" index="1" bw="19" slack="0"/>
<pin id="57" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln17_1_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln174_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/15 "/>
</bind>
</comp>

<comp id="67" class="1004" name="image_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="19" slack="0"/>
<pin id="71" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_addr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="image_addr_2_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="19" slack="0"/>
<pin id="78" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_addr_2/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="19" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="0"/>
<pin id="86" dir="0" index="4" bw="19" slack="2147483647"/>
<pin id="87" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="88" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="1"/>
<pin id="89" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_load/1 image_load_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="0" index="1" bw="32" slack="1"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="diff/7 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="0" index="1" bw="32" slack="1"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i_i/12 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv_i_i/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv13_i_i/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="k_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln16_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln16_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln17_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln17_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="19" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln17_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="19" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln17_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="19" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln17_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="19" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln16_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln17_3_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln17_4_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_4/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="bitcast_ln174_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/15 "/>
</bind>
</comp>

<comp id="170" class="1005" name="k_1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="177" class="1005" name="icmp_ln16_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="13"/>
<pin id="179" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="181" class="1005" name="image_addr_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="19" slack="1"/>
<pin id="183" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="image_addr "/>
</bind>
</comp>

<comp id="186" class="1005" name="image_addr_2_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="19" slack="1"/>
<pin id="188" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="image_addr_2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="image_load_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="1"/>
<pin id="193" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="image_load "/>
</bind>
</comp>

<comp id="196" class="1005" name="image_load_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="1"/>
<pin id="198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="image_load_1 "/>
</bind>
</comp>

<comp id="201" class="1005" name="zext_ln17_3_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_3 "/>
</bind>
</comp>

<comp id="206" class="1005" name="zext_ln17_4_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_4 "/>
</bind>
</comp>

<comp id="211" class="1005" name="conv_i_i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i "/>
</bind>
</comp>

<comp id="216" class="1005" name="conv13_i_i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv13_i_i "/>
</bind>
</comp>

<comp id="221" class="1005" name="diff_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="diff "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="42" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="90"><net_src comp="67" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="91"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="111" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="54" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="126" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="145"><net_src comp="48" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="126" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="156"><net_src comp="120" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="168"><net_src comp="96" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="173"><net_src comp="44" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="180"><net_src comp="114" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="67" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="189"><net_src comp="74" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="194"><net_src comp="81" pin="7"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="199"><net_src comp="81" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="204"><net_src comp="157" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="209"><net_src comp="161" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="214"><net_src comp="100" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="219"><net_src comp="103" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="224"><net_src comp="92" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="96" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_stream | {15 }
 - Input state : 
	Port: hyperspectral_hw_wrapped_Pipeline_L3 : mul_ln17_1 | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_L3 : image_r | {1 2 }
	Port: hyperspectral_hw_wrapped_Pipeline_L3 : mul_ln17 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		k : 1
		icmp_ln16 : 2
		add_ln16 : 2
		br_ln16 : 3
		zext_ln17 : 2
		add_ln17 : 3
		zext_ln17_1 : 4
		image_addr : 5
		add_ln17_1 : 3
		zext_ln17_2 : 4
		image_addr_2 : 5
		image_load : 6
		image_load_1 : 6
		store_ln16 : 3
	State 2
	State 3
		conv_i_i : 1
		conv13_i_i : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		bitcast_ln174 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_92         |    2    |   205   |   206   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_96         |    3    |   143   |   140   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln16_fu_120      |    0    |    0    |    15   |
|    add   |       add_ln17_fu_130      |    0    |    0    |    26   |
|          |      add_ln17_1_fu_141     |    0    |    0    |    26   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln16_fu_114      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|   read   |  mul_ln17_read_read_fu_48  |    0    |    0    |    0    |
|          | mul_ln17_1_read_read_fu_54 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |   write_ln174_write_fu_60  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  uitofp  |         grp_fu_100         |    0    |    0    |    0    |
|          |         grp_fu_103         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln17_fu_126      |    0    |    0    |    0    |
|          |     zext_ln17_1_fu_136     |    0    |    0    |    0    |
|   zext   |     zext_ln17_2_fu_147     |    0    |    0    |    0    |
|          |     zext_ln17_3_fu_157     |    0    |    0    |    0    |
|          |     zext_ln17_4_fu_161     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   348   |   424   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| conv13_i_i_reg_216 |   32   |
|  conv_i_i_reg_211  |   32   |
|    diff_reg_221    |   32   |
|  icmp_ln16_reg_177 |    1   |
|image_addr_2_reg_186|   19   |
| image_addr_reg_181 |   19   |
|image_load_1_reg_196|   16   |
| image_load_reg_191 |   16   |
|     k_1_reg_170    |    8   |
| zext_ln17_3_reg_201|   32   |
| zext_ln17_4_reg_206|   32   |
+--------------------+--------+
|        Total       |   239  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_81 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_100    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_103    |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   102  ||  1.956  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   424  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   239  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   587  |   460  |
+-----------+--------+--------+--------+--------+
