v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 46600 46500 1 0 0 connector10-1.sym
{
T 48500 49500 5 10 0 0 0 0 1
device=CONNECTOR_10
T 46700 49700 5 10 1 1 0 0 1
refdes=CONN8
T 46600 46500 5 10 0 0 0 0 1
x-appdesc=PC (high) connector
}
N 48300 47900 48700 47900 4
N 48700 47600 48300 47600 4
N 48300 47300 48700 47300 4
C 41800 46500 1 0 0 connector10-1.sym
{
T 43700 49500 5 10 0 0 0 0 1
device=CONNECTOR_10
T 41900 49700 5 10 1 1 0 0 1
refdes=CONN7
T 41800 46500 5 10 0 0 0 0 1
x-appdesc=PC (low) connector
}
N 43500 49100 43900 49100 4
N 43900 48800 43500 48800 4
N 43500 48500 43900 48500 4
N 43900 48200 43500 48200 4
N 43500 47900 43900 47900 4
N 43900 47600 43500 47600 4
N 43500 47300 43900 47300 4
N 43900 47000 43500 47000 4
C 41800 42200 1 0 0 connector10-1.sym
{
T 43700 45200 5 10 0 0 0 0 1
device=CONNECTOR_10
T 41900 45400 5 10 1 1 0 0 1
refdes=CONN10
T 41800 42200 5 10 0 0 0 0 1
x-appdesc=IO data bus connector
}
N 43500 44800 43900 44800 4
N 43900 44500 43500 44500 4
N 43500 44200 43900 44200 4
N 43900 43900 43500 43900 4
N 43500 43600 43900 43600 4
N 43900 43300 43500 43300 4
N 43500 43000 43900 43000 4
N 43900 42700 43500 42700 4
C 46600 42200 1 0 0 connector10-1.sym
{
T 48500 45200 5 10 0 0 0 0 1
device=CONNECTOR_10
T 46700 45400 5 10 1 1 0 0 1
refdes=CONN11
T 46600 42200 5 10 0 0 0 0 1
x-appdesc=Memory board control connector
}
N 48300 44800 48700 44800 4
N 48700 44500 48300 44500 4
N 48300 44200 48700 44200 4
N 48700 43900 48300 43900 4
N 48300 43600 48700 43600 4
C 51400 46500 1 0 0 connector10-1.sym
{
T 53300 49500 5 10 0 0 0 0 1
device=CONNECTOR_10
T 51500 49700 5 10 1 1 0 0 1
refdes=CONN9
T 51400 46500 5 10 0 0 0 0 1
x-appdesc=DMEM data bus connector
}
N 48300 49100 48700 49100 4
N 48700 48800 48300 48800 4
N 48300 48500 48700 48500 4
N 48700 48200 48300 48200 4
N 53100 49100 53500 49100 4
N 53500 48800 53100 48800 4
N 53100 48500 53500 48500 4
N 53500 48200 53100 48200 4
N 53100 47900 53500 47900 4
N 53500 47600 53100 47600 4
N 53100 47300 53500 47300 4
N 53500 47000 53100 47000 4
T 50000 40700 9 10 1 0 0 0 1
Memory board connectors (2)
T 49900 40400 9 10 1 0 0 0 1
conns2.sch
T 53800 40400 9 10 1 0 0 0 1
REVISION
C 43900 49000 1 0 0 output-2.sym
{
T 44800 49200 5 10 0 0 0 0 1
net=PC0:1
T 44100 49700 5 10 0 0 0 0 1
device=none
T 44800 49100 5 10 1 1 0 1 1
value=PC0
}
C 43900 48700 1 0 0 output-2.sym
{
T 44800 48900 5 10 0 0 0 0 1
net=PC1:1
T 44100 49400 5 10 0 0 0 0 1
device=none
T 44800 48800 5 10 1 1 0 1 1
value=PC1
}
C 43900 48400 1 0 0 output-2.sym
{
T 44800 48600 5 10 0 0 0 0 1
net=PC2:1
T 44100 49100 5 10 0 0 0 0 1
device=none
T 44800 48500 5 10 1 1 0 1 1
value=PC2
}
C 43900 48100 1 0 0 output-2.sym
{
T 44800 48300 5 10 0 0 0 0 1
net=PC3:1
T 44100 48800 5 10 0 0 0 0 1
device=none
T 44800 48200 5 10 1 1 0 1 1
value=PC3
}
C 43900 47800 1 0 0 output-2.sym
{
T 44800 48000 5 10 0 0 0 0 1
net=PC4:1
T 44100 48500 5 10 0 0 0 0 1
device=none
T 44800 47900 5 10 1 1 0 1 1
value=PC4
}
C 43900 47500 1 0 0 output-2.sym
{
T 44800 47700 5 10 0 0 0 0 1
net=PC5:1
T 44100 48200 5 10 0 0 0 0 1
device=none
T 44800 47600 5 10 1 1 0 1 1
value=PC5
}
C 43900 47200 1 0 0 output-2.sym
{
T 44800 47400 5 10 0 0 0 0 1
net=PC6:1
T 44100 47900 5 10 0 0 0 0 1
device=none
T 44800 47300 5 10 1 1 0 1 1
value=PC6
}
C 43900 46900 1 0 0 output-2.sym
{
T 44800 47100 5 10 0 0 0 0 1
net=PC7:1
T 44100 47600 5 10 0 0 0 0 1
device=none
T 44800 47000 5 10 1 1 0 1 1
value=PC7
}
C 48700 49000 1 0 0 output-2.sym
{
T 49600 49200 5 10 0 0 0 0 1
net=PC8:1
T 48900 49700 5 10 0 0 0 0 1
device=none
T 49600 49100 5 10 1 1 0 1 1
value=PC8
}
C 48700 48700 1 0 0 output-2.sym
{
T 49600 48900 5 10 0 0 0 0 1
net=PC9:1
T 48900 49400 5 10 0 0 0 0 1
device=none
T 49600 48800 5 10 1 1 0 1 1
value=PC9
}
C 48700 48400 1 0 0 output-2.sym
{
T 49600 48600 5 10 0 0 0 0 1
net=PC10:1
T 48900 49100 5 10 0 0 0 0 1
device=none
T 49600 48500 5 10 1 1 0 1 1
value=PC10
}
C 48700 48100 1 0 0 output-2.sym
{
T 49600 48300 5 10 0 0 0 0 1
net=PC11:1
T 48900 48800 5 10 0 0 0 0 1
device=none
T 49600 48200 5 10 1 1 0 1 1
value=PC11
}
C 48700 47800 1 0 0 output-2.sym
{
T 49600 48000 5 10 0 0 0 0 1
net=PC12:1
T 48900 48500 5 10 0 0 0 0 1
device=none
T 49600 47900 5 10 1 1 0 1 1
value=PC12
}
C 48700 47500 1 0 0 output-2.sym
{
T 49600 47700 5 10 0 0 0 0 1
net=PC13:1
T 48900 48200 5 10 0 0 0 0 1
device=none
T 49600 47600 5 10 1 1 0 1 1
value=PC13
}
C 48700 47200 1 0 0 output-2.sym
{
T 49600 47400 5 10 0 0 0 0 1
net=PC14:1
T 48900 47900 5 10 0 0 0 0 1
device=none
T 49600 47300 5 10 1 1 0 1 1
value=PC14
}
C 53500 49000 1 0 0 io-1.sym
{
T 54400 49200 5 10 0 0 0 0 1
net=MEMDATA0:1
T 53700 49600 5 10 0 0 0 0 1
device=none
T 54400 49100 5 10 1 1 0 1 1
value=MEMDATA0
}
C 53500 48700 1 0 0 io-1.sym
{
T 54400 48900 5 10 0 0 0 0 1
net=MEMDATA1:1
T 53700 49300 5 10 0 0 0 0 1
device=none
T 54400 48800 5 10 1 1 0 1 1
value=MEMDATA1
}
C 53500 48400 1 0 0 io-1.sym
{
T 54400 48600 5 10 0 0 0 0 1
net=MEMDATA2:1
T 53700 49000 5 10 0 0 0 0 1
device=none
T 54400 48500 5 10 1 1 0 1 1
value=MEMDATA2
}
C 53500 48100 1 0 0 io-1.sym
{
T 54400 48300 5 10 0 0 0 0 1
net=MEMDATA3:1
T 53700 48700 5 10 0 0 0 0 1
device=none
T 54400 48200 5 10 1 1 0 1 1
value=MEMDATA3
}
C 53500 47800 1 0 0 io-1.sym
{
T 54400 48000 5 10 0 0 0 0 1
net=MEMDATA4:1
T 53700 48400 5 10 0 0 0 0 1
device=none
T 54400 47900 5 10 1 1 0 1 1
value=MEMDATA4
}
C 53500 47500 1 0 0 io-1.sym
{
T 54400 47700 5 10 0 0 0 0 1
net=MEMDATA5:1
T 53700 48100 5 10 0 0 0 0 1
device=none
T 54400 47600 5 10 1 1 0 1 1
value=MEMDATA5
}
C 53500 47200 1 0 0 io-1.sym
{
T 54400 47400 5 10 0 0 0 0 1
net=MEMDATA6:1
T 53700 47800 5 10 0 0 0 0 1
device=none
T 54400 47300 5 10 1 1 0 1 1
value=MEMDATA6
}
C 53500 46900 1 0 0 io-1.sym
{
T 54400 47100 5 10 0 0 0 0 1
net=MEMDATA7:1
T 53700 47500 5 10 0 0 0 0 1
device=none
T 54400 47000 5 10 1 1 0 1 1
value=MEMDATA7
}
C 43900 44700 1 0 0 io-1.sym
{
T 44800 44900 5 10 0 0 0 0 1
net=IODATA0:1
T 44100 45300 5 10 0 0 0 0 1
device=none
T 44800 44800 5 10 1 1 0 1 1
value=IODATA0
}
C 43900 44400 1 0 0 io-1.sym
{
T 44800 44600 5 10 0 0 0 0 1
net=IODATA1:1
T 44100 45000 5 10 0 0 0 0 1
device=none
T 44800 44500 5 10 1 1 0 1 1
value=IODATA1
}
C 43900 44100 1 0 0 io-1.sym
{
T 44800 44300 5 10 0 0 0 0 1
net=IODATA2:1
T 44100 44700 5 10 0 0 0 0 1
device=none
T 44800 44200 5 10 1 1 0 1 1
value=IODATA2
}
C 43900 43800 1 0 0 io-1.sym
{
T 44800 44000 5 10 0 0 0 0 1
net=IODATA3:1
T 44100 44400 5 10 0 0 0 0 1
device=none
T 44800 43900 5 10 1 1 0 1 1
value=IODATA3
}
C 43900 43500 1 0 0 io-1.sym
{
T 44800 43700 5 10 0 0 0 0 1
net=IODATA4:1
T 44100 44100 5 10 0 0 0 0 1
device=none
T 44800 43600 5 10 1 1 0 1 1
value=IODATA4
}
C 43900 43200 1 0 0 io-1.sym
{
T 44800 43400 5 10 0 0 0 0 1
net=IODATA5:1
T 44100 43800 5 10 0 0 0 0 1
device=none
T 44800 43300 5 10 1 1 0 1 1
value=IODATA5
}
C 43900 42900 1 0 0 io-1.sym
{
T 44800 43100 5 10 0 0 0 0 1
net=IODATA6:1
T 44100 43500 5 10 0 0 0 0 1
device=none
T 44800 43000 5 10 1 1 0 1 1
value=IODATA6
}
C 43900 42600 1 0 0 io-1.sym
{
T 44800 42800 5 10 0 0 0 0 1
net=IODATA7:1
T 44100 43200 5 10 0 0 0 0 1
device=none
T 44800 42700 5 10 1 1 0 1 1
value=IODATA7
}
C 48700 44700 1 0 0 output-2.sym
{
T 49600 44900 5 10 0 0 0 0 1
net=-DO_LD:1
T 48900 45400 5 10 0 0 0 0 1
device=none
T 49600 44800 5 10 1 1 0 1 1
value=\_DO_LD\_
}
C 48700 44400 1 0 0 output-2.sym
{
T 49600 44600 5 10 0 0 0 0 1
net=-DO_ST:1
T 48900 45100 5 10 0 0 0 0 1
device=none
T 49600 44500 5 10 1 1 0 1 1
value=\_DO_ST\_
}
C 48700 44100 1 0 0 output-2.sym
{
T 49600 44300 5 10 0 0 0 0 1
net=-DO_WRIO:1
T 48900 44800 5 10 0 0 0 0 1
device=none
T 49600 44200 5 10 1 1 0 1 1
value=\_DO_WRIO\_
}
C 48700 43800 1 0 0 output-2.sym
{
T 49600 44000 5 10 0 0 0 0 1
net=-RUN:1
T 48900 44500 5 10 0 0 0 0 1
device=none
T 49600 43900 5 10 1 1 0 1 1
value=\_RUN\_
}
C 48700 43500 1 0 0 output-2.sym
{
T 49600 43700 5 10 0 0 0 0 1
net=RUN:1
T 48900 44200 5 10 0 0 0 0 1
device=none
T 49600 43600 5 10 1 1 0 1 1
value=RUN
}
