
*** Running vivado
    with args -log design_1_sha256_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sha256_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_sha256_0_0.tcl -notrace
Command: synth_design -top design_1_sha256_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16873 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1261.234 ; gain = 79.996 ; free physical = 840 ; free virtual = 20894
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_sha256_0_0' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_0_0/synth/design_1_sha256_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'sha256_v1_0' declared at '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0.vhd:5' bound to instance 'U0' of component 'sha256_v1_0' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_0_0/synth/design_1_sha256_0_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'sha256_v1_0' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'sha256_v1_0_S00_AXI' declared at '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:5' bound to instance 'sha256_v1_0_S00_AXI_inst' of component 'sha256_v1_0_S00_AXI' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'sha256_v1_0_S00_AXI' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:87]
	Parameter N_SHA_COMPONENTS bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sha_hw' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'sha_hw' (1#1) [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:20]
WARNING: [Synth 8-614] signal 'S_done_interrupt' is read in the process but is not in the sensitivity list [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:739]
WARNING: [Synth 8-614] signal 's_data_out' is read in the process but is not in the sensitivity list [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:739]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'sha256_v1_0_S00_AXI' (2#1) [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'sha256_v1_0' (3#1) [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_sha256_0_0' (4#1) [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_0_0/synth/design_1_sha256_0_0.vhd:84]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1319.766 ; gain = 138.527 ; free physical = 831 ; free virtual = 20887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1319.766 ; gain = 138.527 ; free physical = 837 ; free virtual = 20893
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1713.762 ; gain = 8.000 ; free physical = 543 ; free virtual = 20604
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1713.762 ; gain = 532.523 ; free physical = 639 ; free virtual = 20704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1713.762 ; gain = 532.523 ; free physical = 639 ; free virtual = 20704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1713.762 ; gain = 532.523 ; free physical = 641 ; free virtual = 20706
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'sha_hw'
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element h_0_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element h_1_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element h_2_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element h_3_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element h_4_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element h_5_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element h_6_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element h_7_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:124]
INFO: [Synth 8-5544] ROM "interrupt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              011 |                              010
                 iSTATE3 |                              100 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'sha_hw'
WARNING: [Synth 8-327] inferring latch for variable 'slv_reg19_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
WARNING: [Synth 8-327] inferring latch for variable 'slv_reg20_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
WARNING: [Synth 8-327] inferring latch for variable 'slv_reg21_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:747]
WARNING: [Synth 8-327] inferring latch for variable 'slv_reg22_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:748]
WARNING: [Synth 8-327] inferring latch for variable 'slv_reg23_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:749]
WARNING: [Synth 8-327] inferring latch for variable 'slv_reg24_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:750]
WARNING: [Synth 8-327] inferring latch for variable 'slv_reg25_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:751]
WARNING: [Synth 8-327] inferring latch for variable 'slv_reg26_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:752]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1713.762 ; gain = 532.523 ; free physical = 630 ; free virtual = 20695
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/sha256_v1_0_S00_AXI_inst/gen[0].sha' (sha_hw) to 'U0/sha256_v1_0_S00_AXI_inst/gen[1].sha'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 92    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    480 Bit        Muxes := 1     
	   2 Input    448 Bit        Muxes := 1     
	   2 Input    416 Bit        Muxes := 1     
	   2 Input    384 Bit        Muxes := 1     
	   2 Input    352 Bit        Muxes := 1     
	   2 Input    320 Bit        Muxes := 1     
	   2 Input    288 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    224 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	  28 Input     32 Bit        Muxes := 27    
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
	   5 Input      1 Bit        Muxes := 50    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sha_hw 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 72    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    480 Bit        Muxes := 1     
	   2 Input    448 Bit        Muxes := 1     
	   2 Input    416 Bit        Muxes := 1     
	   2 Input    384 Bit        Muxes := 1     
	   2 Input    352 Bit        Muxes := 1     
	   2 Input    320 Bit        Muxes := 1     
	   2 Input    288 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    224 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 58    
	   5 Input      1 Bit        Muxes := 50    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module sha256_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 20    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 35    
	  28 Input     32 Bit        Muxes := 27    
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "w_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[63]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element h_7_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element h_6_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element h_5_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element h_4_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element h_3_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element h_2_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element h_1_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element h_0_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/src/sha_hw.vhd:117]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][320] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][352] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][257] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][289] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][321] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][353] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][385] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][322] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][354] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][386] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][323] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][355] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][387] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][260] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][292] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][324] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][388] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][261] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][293] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][325] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][357] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][389] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][262] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][294] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][326] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][358] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][390] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst /\gen[0].sha /\s_data_in_reg[1][263] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/sha256_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/sha256_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/sha256_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][415]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][414]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][413]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][412]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][411]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][410]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][409]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][408]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][407]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][406]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][405]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][404]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][403]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][402]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][401]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][400]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][399]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][398]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][397]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][396]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][395]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][394]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][393]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][392]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][391]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][390]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][389]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][388]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][387]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][386]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][385]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][384]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][383]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][382]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][381]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][380]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][379]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][378]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][377]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][376]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][375]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][374]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][373]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][372]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][371]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][370]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][369]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][368]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][367]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][366]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][365]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][364]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][363]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][362]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][361]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][360]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][359]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][358]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][357]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][356]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][355]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][354]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][353]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][352]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][351]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][350]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][349]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][348]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][347]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][346]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][345]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][344]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][343]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][342]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][341]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][340]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][339]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][338]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][337]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][336]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][335]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][334]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][333]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][332]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][331]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][330]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][329]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][328]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][327]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][326]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][325]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][324]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][323]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][322]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][321]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][320]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][319]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][318]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][317]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][316]) is unused and will be removed from module sha_hw.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg26_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg26_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg25_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg25_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg24_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg24_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg23_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg23_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg22_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg22_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg21_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg21_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg20_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg20_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg19_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg19_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg26_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg26_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg25_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg25_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg24_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg24_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg23_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg23_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg22_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg22_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg21_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg21_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg20_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg20_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg19_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg19_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg26_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg26_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg25_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg25_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg24_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg24_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg23_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg23_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg22_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg22_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg21_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg21_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg20_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg20_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg19_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg19_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg26_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg26_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg25_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg25_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg24_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg24_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg23_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg23_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg22_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg22_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg21_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg21_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg20_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg20_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg19_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg19_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg26_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg26_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg25_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg25_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg24_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg24_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg23_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg23_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg22_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg22_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg21_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg21_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg20_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg20_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg19_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg19_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg26_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg26_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg25_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg25_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg24_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg24_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg23_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg23_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg22_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg22_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg21_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg21_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg20_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg20_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg19_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg19_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg26_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg26_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg25_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst /\slv_reg25_reg[6]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 1713.762 ; gain = 532.523 ; free physical = 465 ; free virtual = 20606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sha_hw      | k[0]       | 64x32         | LUT            | 
|sha_hw      | k[0]       | 64x32         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:00 . Memory (MB): peak = 1713.762 ; gain = 532.523 ; free physical = 372 ; free virtual = 20473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1713.762 ; gain = 532.523 ; free physical = 369 ; free virtual = 20471
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1745.535 ; gain = 564.297 ; free physical = 359 ; free virtual = 20465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:05 . Memory (MB): peak = 1745.535 ; gain = 564.297 ; free physical = 359 ; free virtual = 20463
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[31] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[31]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[31] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[31]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[30] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[30]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[30] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[30]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[29] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[29]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[29] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[29]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[28] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[28]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[28] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[28]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[27] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[27]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[27] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[27]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[26] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[26]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[26] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[26]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[25] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[25]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[25] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[25]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[24] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[24]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[24] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[24]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[23] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[23]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[23] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[23]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[22] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[22]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[22] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[22]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[21] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[21]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[21] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[21]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[20] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[20]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[20] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[20]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[19] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[19]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[19] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[19]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[18] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[18]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[18] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[18]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[17] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[17]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[17] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[17]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[16] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[16]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[16] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[16]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[15] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[15]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[15] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[15]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[14] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[14]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[14] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[14]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[13] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[13]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[13] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[13]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[12] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[12]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[12] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[12]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[11] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[11]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[11] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[11]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[10] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[10]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[10] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[10]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[9] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[9]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[9] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[9]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[8] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[8]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[8] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[8]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[7] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[7]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[7] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[7]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[6] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[6]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[6] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[6]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[5] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[5]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[5] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[5]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[4] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[4]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[4] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[4]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[3] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[3]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[3] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[3]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[2] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[2]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[2] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[2]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[1] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[1]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[1] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[1]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[0] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[0]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:266]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg19[0] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg19_reg[0]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:745]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[31] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[31]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[31] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[31]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[30] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[30]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[30] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[30]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[29] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[29]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[29] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[29]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[28] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[28]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[28] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[28]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[27] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[27]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[27] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[27]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[26] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[26]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[26] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[26]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[25] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[25]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[25] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[25]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[24] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[24]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[24] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[24]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[23] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[23]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[23] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[23]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[22] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[22]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[22] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[22]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[21] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[21]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[21] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[21]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[20] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[20]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[20] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[20]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[19] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[19]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[19] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[19]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[18] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[18]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[18] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[18]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[17] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[17]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[17] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[17]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[16] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[16]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[16] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[16]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[15] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[15]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[15] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[15]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[14] with 1st driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[14]__0/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:267]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/sha256_v1_0_S00_AXI_inst/slv_reg20[14] with 2nd driver pin 'U0/sha256_v1_0_S00_AXI_inst/slv_reg20_reg[14]/Q' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/5e92/hdl/sha256_v1_0_S00_AXI.vhd:746]
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|      256|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:05 . Memory (MB): peak = 1745.535 ; gain = 564.297 ; free physical = 358 ; free virtual = 20463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1745.535 ; gain = 564.297 ; free physical = 356 ; free virtual = 20461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1745.535 ; gain = 564.297 ; free physical = 356 ; free virtual = 20461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1745.535 ; gain = 564.297 ; free physical = 356 ; free virtual = 20461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1745.535 ; gain = 564.297 ; free physical = 356 ; free virtual = 20461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   104|
|2     |LUT1   |    15|
|3     |LUT2   |   852|
|4     |LUT3   |   548|
|5     |LUT4   |    56|
|6     |LUT5   |   120|
|7     |LUT6   |  2215|
|8     |MUXF7  |   928|
|9     |MUXF8  |   256|
|10    |FDRE   |  4361|
|11    |FDSE   |    28|
|12    |LD     |   256|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |  9739|
|2     |  U0                         |sha256_v1_0         |  9739|
|3     |    sha256_v1_0_S00_AXI_inst |sha256_v1_0_S00_AXI |  9737|
|4     |      \gen[0].sha            |sha_hw              |  8075|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1745.535 ; gain = 564.297 ; free physical = 356 ; free virtual = 20461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 512 critical warnings and 4040 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1745.535 ; gain = 170.301 ; free physical = 411 ; free virtual = 20516
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1745.543 ; gain = 564.297 ; free physical = 411 ; free virtual = 20516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1544 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_sha256_0_0' is not ideal for floorplanning, since the cellview 'sha_hw' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  LD => LDCE: 256 instances

INFO: [Common 17-83] Releasing license: Synthesis
232 Infos, 242 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 1777.551 ; gain = 609.688 ; free physical = 445 ; free virtual = 20550
INFO: [Common 17-1381] The checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/design_1_sha256_0_0_synth_1/design_1_sha256_0_0.dcp' has been generated.
