#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 16:37:30 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue Mar  3 17:57:18 2015
# Process ID: 23062
# Log file: /root/Cameralink/Vivado/Cameralink.runs/impl_1/design_wrapper.vdi
# Journal file: /root/Cameralink/Vivado/Cameralink.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/design_processing_system7_1_0.xdc] for cell 'design_i/processing_system7_1/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.143520 which will be rounded to 0.144 to ensure it is an integer multiple of 1 picosecond [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/design_processing_system7_1_0.xdc:21]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.598080 which will be rounded to 0.598 to ensure it is an integer multiple of 1 picosecond [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/design_processing_system7_1_0.xdc:24]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.310980 which will be rounded to 0.311 to ensure it is an integer multiple of 1 picosecond [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/design_processing_system7_1_0.xdc:27]
Finished Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/design_processing_system7_1_0.xdc] for cell 'design_i/processing_system7_1/inst'
Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_proc_sys_reset_0/design_proc_sys_reset_0_board.xdc] for cell 'design_i/proc_sys_reset'
Finished Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_proc_sys_reset_0/design_proc_sys_reset_0_board.xdc] for cell 'design_i/proc_sys_reset'
Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_proc_sys_reset_0/design_proc_sys_reset_0.xdc] for cell 'design_i/proc_sys_reset'
Finished Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_proc_sys_reset_0/design_proc_sys_reset_0.xdc] for cell 'design_i/proc_sys_reset'
Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_axi_dma_2_1/design_axi_dma_2_1.xdc] for cell 'design_i/axi_dma_2/U0'
Finished Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_axi_dma_2_1/design_axi_dma_2_1.xdc] for cell 'design_i/axi_dma_2/U0'
Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_axis_data_fifo_1_1/design_axis_data_fifo_1_1/design_axis_data_fifo_1_1.xdc] for cell 'design_i/axis_data_fifo_1/inst'
Finished Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_axis_data_fifo_1_1/design_axis_data_fifo_1_1/design_axis_data_fifo_1_1.xdc] for cell 'design_i/axis_data_fifo_1/inst'
Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1/design_proc_sys_reset_1_board.xdc] for cell 'design_i/proc_sys_reset1'
Finished Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1/design_proc_sys_reset_1_board.xdc] for cell 'design_i/proc_sys_reset1'
Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1/design_proc_sys_reset_1.xdc] for cell 'design_i/proc_sys_reset1'
Finished Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1/design_proc_sys_reset_1.xdc] for cell 'design_i/proc_sys_reset1'
Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/constrs_1/new/Pins.xdc]
Finished Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/constrs_1/new/Pins.xdc]
Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_axi_dma_2_1/design_axi_dma_2_1_clocks.xdc] for cell 'design_i/axi_dma_2/U0'
Finished Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_axi_dma_2_1/design_axi_dma_2_1_clocks.xdc] for cell 'design_i/axi_dma_2/U0'
Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_axis_data_fifo_1_1/design_axis_data_fifo_1_1/design_axis_data_fifo_1_1_clocks.xdc] for cell 'design_i/axis_data_fifo_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_axis_data_fifo_1_1/design_axis_data_fifo_1_1/design_axis_data_fifo_1_1_clocks.xdc:53]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1076.910 ; gain = 324.574 ; free physical = 210 ; free virtual = 0
Finished Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_axis_data_fifo_1_1/design_axis_data_fifo_1_1/design_axis_data_fifo_1_1_clocks.xdc] for cell 'design_i/axis_data_fifo_1/inst'
Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_auto_us_0/design_auto_us_0_clocks.xdc] for cell 'design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/root/Cameralink/Vivado/Cameralink.srcs/sources_1/bd/design/ip/design_auto_us_0/design_auto_us_0_clocks.xdc] for cell 'design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances

link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 1076.910 ; gain = 497.109 ; free physical = 220 ; free virtual = 0
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1076.910 ; gain = 0.000 ; free physical = 220 ; free virtual = 0

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f0e3b645

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1076.910 ; gain = 0.000 ; free physical = 220 ; free virtual = 0

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 7 load pin(s).
INFO: [Opt 31-10] Eliminated 196 cells.
Phase 2 Constant Propagation | Checksum: 1b9fd5d30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1076.910 ; gain = 0.000 ; free physical = 220 ; free virtual = 0

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 849 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 466 unconnected cells.
Phase 3 Sweep | Checksum: 2c7d8e739

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1076.910 ; gain = 0.000 ; free physical = 220 ; free virtual = 0
Ending Logic Optimization Task | Checksum: 2c7d8e739

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1076.910 ; gain = 0.000 ; free physical = 220 ; free virtual = 0
Implement Debug Cores | Checksum: 1acecec0f
Logic Optimization | Checksum: 1acecec0f

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1bfd27abe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1077.914 ; gain = 0.000 ; free physical = 209 ; free virtual = 0
Ending Power Optimization Task | Checksum: 1bfd27abe

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:01 . Memory (MB): peak = 1077.914 ; gain = 1.004 ; free physical = 209 ; free virtual = 0
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 197 ; free virtual = 0
INFO: [Coretcl 2-168] The results of DRC are in file /root/Cameralink/Vivado/Cameralink.runs/impl_1/design_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1940d13a9

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 205 ; free virtual = 0

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 205 ; free virtual = 0
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 205 ; free virtual = 0

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: e21dc44d

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 205 ; free virtual = 0
WARNING: [Constraints 18-1079] Register design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: e21dc44d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 203 ; free virtual = 0

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: e21dc44d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 203 ; free virtual = 0

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 9cf49a57

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 203 ; free virtual = 0
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 102fe7ff6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 203 ; free virtual = 0

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1e5472829

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 201 ; free virtual = 0
Phase 2.1.2.1 Place Init Design | Checksum: 1515eabd9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 200 ; free virtual = 0
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1515eabd9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 200 ; free virtual = 0

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1515eabd9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 200 ; free virtual = 0
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1515eabd9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 200 ; free virtual = 0
Phase 2.1 Placer Initialization Core | Checksum: 1515eabd9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 200 ; free virtual = 0
Phase 2 Placer Initialization | Checksum: 1515eabd9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 200 ; free virtual = 0

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 158fb70f9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 192 ; free virtual = 0

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 158fb70f9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 192 ; free virtual = 0

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 16f8b0b4e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 189 ; free virtual = 0

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 129a912fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 189 ; free virtual = 0

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 129a912fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 189 ; free virtual = 0

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 19c815839

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 188 ; free virtual = 0

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 11b09c95a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 188 ; free virtual = 0

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 17c599003

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 187 ; free virtual = 0
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 17c599003

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 187 ; free virtual = 0

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 17c599003

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 187 ; free virtual = 0

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 17c599003

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 187 ; free virtual = 0
Phase 4.6 Small Shape Detail Placement | Checksum: 17c599003

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 187 ; free virtual = 0

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 17c599003

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 187 ; free virtual = 0
Phase 4 Detail Placement | Checksum: 17c599003

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 187 ; free virtual = 0

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 99d16070

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 187 ; free virtual = 0

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 99d16070

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 187 ; free virtual = 0

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 10f51fd3c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 186 ; free virtual = 0
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.077. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 10f51fd3c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 186 ; free virtual = 0
Phase 5.2.2 Post Placement Optimization | Checksum: 10f51fd3c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 186 ; free virtual = 0
Phase 5.2 Post Commit Optimization | Checksum: 10f51fd3c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 186 ; free virtual = 0

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 10f51fd3c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 186 ; free virtual = 0

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 10f51fd3c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 186 ; free virtual = 0

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 10f51fd3c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 186 ; free virtual = 0
Phase 5.5 Placer Reporting | Checksum: 10f51fd3c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 186 ; free virtual = 0

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: def24577

Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 186 ; free virtual = 0
Phase 5 Post Placement Optimization and Clean-Up | Checksum: def24577

Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 186 ; free virtual = 0
Ending Placer Task | Checksum: abe2ae3f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 186 ; free virtual = 0
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 186 ; free virtual = 0
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 168 ; free virtual = 0
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 182 ; free virtual = 0
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 182 ; free virtual = 0
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1077.918 ; gain = 0.000 ; free physical = 182 ; free virtual = 0
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 145ad05ad

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1153.914 ; gain = 75.996 ; free physical = 117 ; free virtual = 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 145ad05ad

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1157.914 ; gain = 79.996 ; free physical = 116 ; free virtual = 0

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 145ad05ad

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1160.914 ; gain = 82.996 ; free physical = 113 ; free virtual = 0
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: d33f87ae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1189.914 ; gain = 111.996 ; free physical = 117 ; free virtual = 0
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.53  | TNS=-1.21e+03| WHS=-1.05  | THS=-189   |

Phase 2 Router Initialization | Checksum: 1991d24eb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1189.914 ; gain = 111.996 ; free physical = 117 ; free virtual = 0

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11104c896

Time (s): cpu = 00:02:22 ; elapsed = 00:02:41 . Memory (MB): peak = 1192.914 ; gain = 114.996 ; free physical = 113 ; free virtual = 0

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 645
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16e64be5d

Time (s): cpu = 00:09:14 ; elapsed = 00:10:13 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.6   | TNS=-1.55e+03| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14c030119

Time (s): cpu = 00:09:16 ; elapsed = 00:10:14 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1c0abed25

Time (s): cpu = 00:09:17 ; elapsed = 00:10:15 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.6   | TNS=-1.55e+03| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bea410a2

Time (s): cpu = 00:09:18 ; elapsed = 00:10:17 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 262a34e10

Time (s): cpu = 00:09:19 ; elapsed = 00:10:18 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.5   | TNS=-1.39e+03| WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 1947836a3

Time (s): cpu = 00:09:20 ; elapsed = 00:10:19 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 1a869f07c

Time (s): cpu = 00:09:20 ; elapsed = 00:10:19 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0
Phase 4.3.2 GlobIterForTiming | Checksum: 1468f588a

Time (s): cpu = 00:09:20 ; elapsed = 00:10:19 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0
Phase 4.3 Global Iteration 2 | Checksum: 1468f588a

Time (s): cpu = 00:09:20 ; elapsed = 00:10:19 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 282
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 1188e33e2

Time (s): cpu = 00:09:25 ; elapsed = 00:10:24 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.58  | TNS=-1.31e+03| WHS=N/A    | THS=N/A    |


Phase 4.4.2 GlobIterForTiming

Phase 4.4.2.1 Update Timing
Phase 4.4.2.1 Update Timing | Checksum: 7ad4d52f

Time (s): cpu = 00:09:25 ; elapsed = 00:10:25 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0

Phase 4.4.2.2 Fast Budgeting
Phase 4.4.2.2 Fast Budgeting | Checksum: 158ceea79

Time (s): cpu = 00:09:25 ; elapsed = 00:10:25 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0
Phase 4.4.2 GlobIterForTiming | Checksum: 14fd8b158

Time (s): cpu = 00:09:25 ; elapsed = 00:10:25 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0
Phase 4.4 Global Iteration 3 | Checksum: 14fd8b158

Time (s): cpu = 00:09:25 ; elapsed = 00:10:25 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: a4c7298d

Time (s): cpu = 00:09:31 ; elapsed = 00:10:31 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.57  | TNS=-1.31e+03| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: a4c7298d

Time (s): cpu = 00:09:31 ; elapsed = 00:10:31 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0
Phase 4 Rip-up And Reroute | Checksum: a4c7298d

Time (s): cpu = 00:09:31 ; elapsed = 00:10:31 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 936cb1e3

Time (s): cpu = 00:09:31 ; elapsed = 00:10:32 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.57  | TNS=-1.31e+03| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 112fce2f0

Time (s): cpu = 00:09:32 ; elapsed = 00:10:32 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 112fce2f0

Time (s): cpu = 00:09:32 ; elapsed = 00:10:32 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 130ea44c8

Time (s): cpu = 00:09:33 ; elapsed = 00:10:33 . Memory (MB): peak = 1195.914 ; gain = 117.996 ; free physical = 137 ; free virtual = 0
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.57  | TNS=-1.31e+03| WHS=-2.27  | THS=-89.6  |

