module srfftest;
reg clk,s,r;
wire q,qb;
srff s1(s,r,clk,q,qb);
initial clk=1'b0;
always #5 clk=~clk;
initial
begin
#10 s=1'b0; r=1'b1;
#10 s=1'b1; r=1'b0;
#15 s=1'b0; r=1'b0;
#20 s=1'b1; r=1'b1;
#20;
end 
endmodule
