Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat May  6 21:37:32 2023
| Host         : 9S716V512033ZM6000009 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digilent_arty_timing_summary_routed.rpt -pb digilent_arty_timing_summary_routed.pb -rpx digilent_arty_timing_summary_routed.rpx -warn_on_violation
| Design       : digilent_arty
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           1           
SYNTH-10   Warning           Wide multiplier                                                                                        10          
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-16  Warning           Large setup violation                                                                                  32          
TIMING-18  Warning           Missing input or output delay                                                                          1           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           
XDCB-3     Warning           Same clock mentioned in multiple groups in the same set_clock_groups command                           1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                                                                      16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.597     -359.194                     32                35355        0.052        0.000                      0                35355        0.264        0.000                       0                  7679  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 16.667}       33.333          30.000          
  soc_crg_clkout1             {0.000 20.000}       40.000          25.000          
  soc_crg_clkout2             {0.000 4.167}        8.333           120.000         
  soc_crg_clkout3             {2.083 6.250}        8.333           120.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.324        0.000                      0                    7        0.194        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                 -11.597     -359.194                     32                35334        0.052        0.000                      0                35334       15.417        0.000                       0                  7574  
  soc_crg_clkout1                                                                                                                                                              37.845        0.000                       0                     2  
  soc_crg_clkout2                                                                                                                                                               6.178        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               6.178        0.000                       0                     4  
  soc_crg_clkout4                   1.246        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           soc_crg_clkout0  clk100           
(none)                            soc_crg_clkout0  
(none)           soc_crg_clkout0  soc_crg_clkout0  
(none)                            soc_crg_clkout4  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                      soc_builder_basesoc_pll_fb                              
(none)                      soc_crg_clkout0                                         
(none)                      soc_crg_clkout1                                         
(none)                      soc_crg_clkout2                                         
(none)                      soc_crg_clkout3                                         
(none)                      soc_crg_clkout4                                         
(none)                                                  clk100                      
(none)                                                  soc_crg_clkout0             
(none)                                                  soc_crg_clkout2             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.324ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.456ns (38.150%)  route 0.739ns (61.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 17.060 - 10.000 ) 
    Source Clock Delay      (SCD):    7.953ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           2.147     7.953    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.456     8.409 r  FDCE_6/Q
                         net (fo=1, routed)           0.739     9.148    soc_builder_basesoc_reset6
    SLICE_X63Y90         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    15.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    15.394 r  clk100_inst/O
                         net (fo=9, routed)           1.665    17.060    soc_crg_clkin
    SLICE_X63Y90         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.550    17.610    
                         clock uncertainty           -0.035    17.574    
    SLICE_X63Y90         FDCE (Setup_fdce_C_D)       -0.103    17.471    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.471    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  8.324    

Slack (MET) :             8.521ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.872%)  route 0.608ns (57.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.149ns = ( 17.149 - 10.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           2.232     8.038    soc_crg_clkin
    SLICE_X68Y96         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDCE (Prop_fdce_C_Q)         0.456     8.494 r  FDCE/Q
                         net (fo=1, routed)           0.608     9.102    soc_builder_basesoc_reset0
    SLICE_X67Y93         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    15.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    15.394 r  clk100_inst/O
                         net (fo=9, routed)           1.754    17.149    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.604    17.753    
                         clock uncertainty           -0.035    17.717    
    SLICE_X67Y93         FDCE (Setup_fdce_C_D)       -0.095    17.622    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.622    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  8.521    

Slack (MET) :             8.740ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.056%)  route 0.491ns (53.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.210ns = ( 17.210 - 10.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           2.080     7.886    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.419     8.305 r  FDCE_5/Q
                         net (fo=1, routed)           0.491     8.795    soc_builder_basesoc_reset5
    SLICE_X65Y92         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    15.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    15.394 r  clk100_inst/O
                         net (fo=9, routed)           1.816    17.210    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.602    17.813    
                         clock uncertainty           -0.035    17.777    
    SLICE_X65Y92         FDCE (Setup_fdce_C_D)       -0.242    17.535    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.535    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  8.740    

Slack (MET) :             8.829ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.300%)  route 0.622ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.149ns = ( 17.149 - 10.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           2.080     7.886    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.456     8.342 r  FDCE_3/Q
                         net (fo=1, routed)           0.622     8.964    soc_builder_basesoc_reset3
    SLICE_X67Y93         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    15.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    15.394 r  clk100_inst/O
                         net (fo=9, routed)           1.754    17.149    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.737    17.886    
                         clock uncertainty           -0.035    17.850    
    SLICE_X67Y93         FDCE (Setup_fdce_C_D)       -0.058    17.792    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.792    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  8.829    

Slack (MET) :             8.830ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.274%)  route 0.598ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.149ns = ( 17.149 - 10.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           2.080     7.886    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.456     8.342 r  FDCE_1/Q
                         net (fo=1, routed)           0.598     8.939    soc_builder_basesoc_reset1
    SLICE_X67Y93         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    15.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    15.394 r  clk100_inst/O
                         net (fo=9, routed)           1.754    17.149    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.737    17.886    
                         clock uncertainty           -0.035    17.850    
    SLICE_X67Y93         FDCE (Setup_fdce_C_D)       -0.081    17.769    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.769    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  8.830    

Slack (MET) :             8.879ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.149ns = ( 17.149 - 10.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           2.080     7.886    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.456     8.342 r  FDCE_2/Q
                         net (fo=1, routed)           0.568     8.910    soc_builder_basesoc_reset2
    SLICE_X67Y93         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    15.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    15.394 r  clk100_inst/O
                         net (fo=9, routed)           1.754    17.149    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.737    17.886    
                         clock uncertainty           -0.035    17.850    
    SLICE_X67Y93         FDCE (Setup_fdce_C_D)       -0.061    17.789    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.789    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  8.879    

Slack (MET) :             8.991ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.456ns (49.184%)  route 0.471ns (50.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.149ns = ( 17.149 - 10.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           2.080     7.886    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.456     8.342 r  FDCE_4/Q
                         net (fo=1, routed)           0.471     8.813    soc_builder_basesoc_reset4
    SLICE_X67Y93         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    15.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    15.394 r  clk100_inst/O
                         net (fo=9, routed)           1.754    17.149    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.737    17.886    
                         clock uncertainty           -0.035    17.850    
    SLICE_X67Y93         FDCE (Setup_fdce_C_D)       -0.047    17.803    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.803    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  8.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.480%)  route 0.160ns (55.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.842     2.524    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.128     2.652 r  FDCE_5/Q
                         net (fo=1, routed)           0.160     2.812    soc_builder_basesoc_reset5
    SLICE_X65Y92         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           1.005     3.243    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.640     2.602    
    SLICE_X65Y92         FDCE (Hold_fdce_C_D)         0.016     2.618    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.842     2.524    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141     2.665 r  FDCE_4/Q
                         net (fo=1, routed)           0.145     2.810    soc_builder_basesoc_reset4
    SLICE_X67Y93         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.989     3.227    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.702     2.524    
    SLICE_X67Y93         FDCE (Hold_fdce_C_D)         0.075     2.599    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.842     2.524    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141     2.665 r  FDCE_2/Q
                         net (fo=1, routed)           0.176     2.842    soc_builder_basesoc_reset2
    SLICE_X67Y93         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.989     3.227    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.702     2.524    
    SLICE_X67Y93         FDCE (Hold_fdce_C_D)         0.070     2.594    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.868%)  route 0.204ns (59.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.842     2.524    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141     2.665 r  FDCE_3/Q
                         net (fo=1, routed)           0.204     2.869    soc_builder_basesoc_reset3
    SLICE_X67Y93         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.989     3.227    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.702     2.524    
    SLICE_X67Y93         FDCE (Hold_fdce_C_D)         0.072     2.596    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.842     2.524    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141     2.665 r  FDCE_1/Q
                         net (fo=1, routed)           0.199     2.864    soc_builder_basesoc_reset1
    SLICE_X67Y93         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.989     3.227    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.702     2.524    
    SLICE_X67Y93         FDCE (Hold_fdce_C_D)         0.066     2.590    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.037%)  route 0.250ns (63.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.860     2.542    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.141     2.683 r  FDCE_6/Q
                         net (fo=1, routed)           0.250     2.933    soc_builder_basesoc_reset6
    SLICE_X63Y90         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.966     3.204    soc_crg_clkin
    SLICE_X63Y90         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.617     2.586    
    SLICE_X63Y90         FDCE (Hold_fdce_C_D)         0.059     2.645    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.352%)  route 0.227ns (61.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.890     2.572    soc_crg_clkin
    SLICE_X68Y96         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDCE (Prop_fdce_C_Q)         0.141     2.713 r  FDCE/Q
                         net (fo=1, routed)           0.227     2.940    soc_builder_basesoc_reset0
    SLICE_X67Y93         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.989     3.227    soc_crg_clkin
    SLICE_X67Y93         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.642     2.584    
    SLICE_X67Y93         FDCE (Hold_fdce_C_D)         0.046     2.630    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X68Y96    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X67Y93    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X67Y93    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X67Y93    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X67Y93    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X67Y93    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X65Y92    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X63Y90    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X68Y96    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X68Y96    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y93    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y93    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y93    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y93    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y93    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y93    FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X68Y96    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X68Y96    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y93    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y93    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y93    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y93    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y93    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y93    FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :           32  Failing Endpoints,  Worst Slack      -11.597ns,  Total Violation     -359.194ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.597ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.880ns  (logic 28.467ns (63.429%)  route 16.413ns (36.571%))
  Logic Levels:           86  (CARRY4=66 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.476ns = ( 43.809 - 33.333 ) 
    Source Clock Delay      (SCD):    11.350ns
    Clock Pessimism Removal (CPR):    0.823ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.619    11.350    Cfu/CONV_1D/out
    SLICE_X63Y100        FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456    11.806 f  Cfu/CONV_1D/output_shift_reg[0]_replica/Q
                         net (fo=2, routed)           0.594    12.400    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[0]_repN_alias
    SLICE_X62Y102        LUT2 (Prop_lut2_I0_O)        0.124    12.524 r  Cfu/CONV_1D/QUANT/RDBP/a_i_82/O
                         net (fo=1, routed)           0.000    12.524    Cfu/CONV_1D/QUANT/RDBP/a_i_82_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.037    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.154 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.154    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.271 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    13.271    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.388 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=173, routed)         1.411    14.799    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y104        LUT6 (Prop_lut6_I2_O)        0.124    14.923 r  Cfu/CONV_1D/QUANT/a_i_40_comp_4/O
                         net (fo=16, routed)          0.908    15.831    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.124    15.955 r  Cfu/CONV_1D/QUANT/a_i_11/O
                         net (fo=2, routed)           0.711    16.666    Cfu/CONV_1D/QUANT/a0[10]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.517 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.519    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.037 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758    22.794    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000    22.918    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.468 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.468    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.582 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.582    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.696 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.696    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620    24.629    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    28.662 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    28.664    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.182 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    31.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    31.347 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    31.347    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    31.727    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.844    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.961    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.078 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.078    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.195 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    32.195    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    32.312    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.531 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    33.544    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    33.839 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    33.839    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.371 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    35.595    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    35.719 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    35.719    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.251 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    36.251    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.365 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.365    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.479 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.479    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.593 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.593    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.707 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.707    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.821 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.821    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.935 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.935    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.049 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    37.050    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.164    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.278    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    37.392    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.506 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    37.506    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.620 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    37.620    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.734 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    37.734    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.848 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    37.848    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.161 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    39.429    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    39.735 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    39.735    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    40.267    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.381 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.381    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.495 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.495    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.609 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.609    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.723 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.723    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.837 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.837    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.951    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.065 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    41.066    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    41.180    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    41.294    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    41.408    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.721 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    42.467    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    42.773 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    42.773    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.305 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.305    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.419 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.419    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.533 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.533    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.846 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    45.387    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    45.693 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    45.693    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.206 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.206    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.323 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.323    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.440 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.440    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.557 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.557    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.791 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.791    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.908 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.908    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.127 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    47.723    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    48.018 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    48.018    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.550 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    49.740    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    49.864 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    49.864    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.396 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.396    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.730 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    51.350    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    51.653 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    51.653    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.186 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.186    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.420 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.420    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.537 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.537    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.654 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.654    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    52.977 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    53.802    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    54.108 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    54.108    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.640 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.046    55.687    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I4_O)        0.124    55.811 r  Cfu/CONV_1D/ret[10]_i_2/O
                         net (fo=1, routed)           0.295    56.106    VexRiscv/ret_reg[10][1]
    SLICE_X54Y107        LUT6 (Prop_lut6_I0_O)        0.124    56.230 r  VexRiscv/ret[10]_i_1/O
                         net (fo=1, routed)           0.000    56.230    Cfu/CONV_1D/ret_reg[10]_0
    SLICE_X54Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    38.628    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    38.728 r  clk100_inst/O
                         net (fo=9, routed)           1.500    40.227    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.310 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.229    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.320 r  BUFG/O
                         net (fo=7579, routed)        1.490    43.809    Cfu/CONV_1D/out
    SLICE_X54Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[10]/C
                         clock pessimism              0.823    44.632    
                         clock uncertainty           -0.080    44.552    
    SLICE_X54Y107        FDRE (Setup_fdre_C_D)        0.081    44.633    Cfu/CONV_1D/ret_reg[10]
  -------------------------------------------------------------------
                         required time                         44.633    
                         arrival time                         -56.230    
  -------------------------------------------------------------------
                         slack                                -11.597    

Slack (VIOLATED) :        -11.507ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.741ns  (logic 28.467ns (63.627%)  route 16.274ns (36.373%))
  Logic Levels:           86  (CARRY4=66 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.476ns = ( 43.809 - 33.333 ) 
    Source Clock Delay      (SCD):    11.350ns
    Clock Pessimism Removal (CPR):    0.823ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.619    11.350    Cfu/CONV_1D/out
    SLICE_X63Y100        FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456    11.806 f  Cfu/CONV_1D/output_shift_reg[0]_replica/Q
                         net (fo=2, routed)           0.594    12.400    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[0]_repN_alias
    SLICE_X62Y102        LUT2 (Prop_lut2_I0_O)        0.124    12.524 r  Cfu/CONV_1D/QUANT/RDBP/a_i_82/O
                         net (fo=1, routed)           0.000    12.524    Cfu/CONV_1D/QUANT/RDBP/a_i_82_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.037    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.154 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.154    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.271 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    13.271    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.388 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=173, routed)         1.411    14.799    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y104        LUT6 (Prop_lut6_I2_O)        0.124    14.923 r  Cfu/CONV_1D/QUANT/a_i_40_comp_4/O
                         net (fo=16, routed)          0.908    15.831    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.124    15.955 r  Cfu/CONV_1D/QUANT/a_i_11/O
                         net (fo=2, routed)           0.711    16.666    Cfu/CONV_1D/QUANT/a0[10]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.517 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.519    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.037 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758    22.794    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000    22.918    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.468 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.468    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.582 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.582    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.696 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.696    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620    24.629    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    28.662 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    28.664    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.182 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    31.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    31.347 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    31.347    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    31.727    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.844    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.961    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.078 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.078    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.195 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    32.195    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    32.312    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.531 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    33.544    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    33.839 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    33.839    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.371 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    35.595    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    35.719 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    35.719    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.251 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    36.251    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.365 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.365    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.479 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.479    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.593 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.593    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.707 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.707    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.821 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.821    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.935 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.935    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.049 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    37.050    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.164    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.278    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    37.392    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.506 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    37.506    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.620 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    37.620    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.734 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    37.734    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.848 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    37.848    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.161 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    39.429    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    39.735 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    39.735    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    40.267    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.381 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.381    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.495 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.495    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.609 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.609    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.723 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.723    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.837 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.837    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.951    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.065 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    41.066    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    41.180    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    41.294    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    41.408    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.721 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    42.467    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    42.773 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    42.773    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.305 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.305    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.419 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.419    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.533 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.533    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.846 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    45.387    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    45.693 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    45.693    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.206 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.206    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.323 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.323    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.440 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.440    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.557 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.557    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.791 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.791    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.908 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.908    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.127 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    47.723    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    48.018 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    48.018    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.550 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    49.740    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    49.864 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    49.864    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.396 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.396    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.730 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    51.350    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    51.653 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    51.653    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.186 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.186    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.420 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.420    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.537 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.537    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.654 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.654    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    52.977 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    53.802    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    54.108 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    54.108    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.640 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.043    55.683    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I4_O)        0.124    55.807 r  Cfu/CONV_1D/ret[0]_i_4/O
                         net (fo=1, routed)           0.159    55.966    VexRiscv/ret_reg[10][0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I2_O)        0.124    56.090 r  VexRiscv/ret[0]_i_1/O
                         net (fo=1, routed)           0.000    56.090    Cfu/CONV_1D/ret_reg[0]_0
    SLICE_X52Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    38.628    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    38.728 r  clk100_inst/O
                         net (fo=9, routed)           1.500    40.227    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.310 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.229    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.320 r  BUFG/O
                         net (fo=7579, routed)        1.490    43.809    Cfu/CONV_1D/out
    SLICE_X52Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/C
                         clock pessimism              0.823    44.632    
                         clock uncertainty           -0.080    44.552    
    SLICE_X52Y107        FDRE (Setup_fdre_C_D)        0.031    44.583    Cfu/CONV_1D/ret_reg[0]
  -------------------------------------------------------------------
                         required time                         44.583    
                         arrival time                         -56.090    
  -------------------------------------------------------------------
                         slack                                -11.507    

Slack (VIOLATED) :        -11.399ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.570ns  (logic 28.343ns (63.592%)  route 16.227ns (36.408%))
  Logic Levels:           85  (CARRY4=66 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.484ns = ( 43.817 - 33.333 ) 
    Source Clock Delay      (SCD):    11.350ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.619    11.350    Cfu/CONV_1D/out
    SLICE_X63Y100        FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456    11.806 f  Cfu/CONV_1D/output_shift_reg[0]_replica/Q
                         net (fo=2, routed)           0.594    12.400    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[0]_repN_alias
    SLICE_X62Y102        LUT2 (Prop_lut2_I0_O)        0.124    12.524 r  Cfu/CONV_1D/QUANT/RDBP/a_i_82/O
                         net (fo=1, routed)           0.000    12.524    Cfu/CONV_1D/QUANT/RDBP/a_i_82_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.037    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.154 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.154    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.271 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    13.271    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.388 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=173, routed)         1.411    14.799    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y104        LUT6 (Prop_lut6_I2_O)        0.124    14.923 r  Cfu/CONV_1D/QUANT/a_i_40_comp_4/O
                         net (fo=16, routed)          0.908    15.831    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.124    15.955 r  Cfu/CONV_1D/QUANT/a_i_11/O
                         net (fo=2, routed)           0.711    16.666    Cfu/CONV_1D/QUANT/a0[10]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.517 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.519    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.037 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758    22.794    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000    22.918    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.468 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.468    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.582 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.582    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.696 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.696    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620    24.629    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    28.662 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    28.664    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.182 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    31.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    31.347 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    31.347    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    31.727    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.844    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.961    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.078 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.078    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.195 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    32.195    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    32.312    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.531 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    33.544    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    33.839 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    33.839    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.371 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    35.595    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    35.719 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    35.719    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.251 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    36.251    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.365 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.365    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.479 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.479    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.593 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.593    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.707 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.707    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.821 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.821    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.935 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.935    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.049 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    37.050    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.164    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.278    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    37.392    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.506 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    37.506    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.620 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    37.620    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.734 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    37.734    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.848 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    37.848    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.161 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    39.429    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    39.735 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    39.735    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    40.267    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.381 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.381    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.495 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.495    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.609 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.609    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.723 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.723    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.837 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.837    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.951    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.065 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    41.066    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    41.180    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    41.294    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    41.408    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.721 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    42.467    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    42.773 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    42.773    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.305 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.305    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.419 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.419    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.533 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.533    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.846 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    45.387    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    45.693 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    45.693    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.206 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.206    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.323 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.323    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.440 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.440    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.557 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.557    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.791 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.791    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.908 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.908    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.127 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    47.723    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    48.018 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    48.018    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.550 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    49.740    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    49.864 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    49.864    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.396 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.396    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.730 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    51.350    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    51.653 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    51.653    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.186 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.186    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.420 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.420    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.537 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.537    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.654 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.654    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    52.977 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    53.802    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    54.108 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    54.108    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.640 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.156    55.796    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    55.920 r  Cfu/CONV_1D/ret[6]_i_1/O
                         net (fo=1, routed)           0.000    55.920    Cfu/CONV_1D/quanted_acc[6]
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    38.628    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    38.728 r  clk100_inst/O
                         net (fo=9, routed)           1.500    40.227    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.310 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.229    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.320 r  BUFG/O
                         net (fo=7579, routed)        1.498    43.817    Cfu/CONV_1D/out
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/C
                         clock pessimism              0.751    44.569    
                         clock uncertainty           -0.080    44.489    
    SLICE_X48Y109        FDRE (Setup_fdre_C_D)        0.032    44.521    Cfu/CONV_1D/ret_reg[6]
  -------------------------------------------------------------------
                         required time                         44.521    
                         arrival time                         -55.920    
  -------------------------------------------------------------------
                         slack                                -11.399    

Slack (VIOLATED) :        -11.314ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.484ns  (logic 28.343ns (63.715%)  route 16.141ns (36.285%))
  Logic Levels:           85  (CARRY4=66 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.484ns = ( 43.817 - 33.333 ) 
    Source Clock Delay      (SCD):    11.350ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.619    11.350    Cfu/CONV_1D/out
    SLICE_X63Y100        FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456    11.806 f  Cfu/CONV_1D/output_shift_reg[0]_replica/Q
                         net (fo=2, routed)           0.594    12.400    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[0]_repN_alias
    SLICE_X62Y102        LUT2 (Prop_lut2_I0_O)        0.124    12.524 r  Cfu/CONV_1D/QUANT/RDBP/a_i_82/O
                         net (fo=1, routed)           0.000    12.524    Cfu/CONV_1D/QUANT/RDBP/a_i_82_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.037    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.154 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.154    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.271 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    13.271    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.388 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=173, routed)         1.411    14.799    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y104        LUT6 (Prop_lut6_I2_O)        0.124    14.923 r  Cfu/CONV_1D/QUANT/a_i_40_comp_4/O
                         net (fo=16, routed)          0.908    15.831    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.124    15.955 r  Cfu/CONV_1D/QUANT/a_i_11/O
                         net (fo=2, routed)           0.711    16.666    Cfu/CONV_1D/QUANT/a0[10]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.517 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.519    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.037 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758    22.794    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000    22.918    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.468 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.468    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.582 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.582    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.696 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.696    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620    24.629    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    28.662 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    28.664    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.182 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    31.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    31.347 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    31.347    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    31.727    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.844    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.961    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.078 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.078    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.195 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    32.195    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    32.312    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.531 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    33.544    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    33.839 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    33.839    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.371 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    35.595    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    35.719 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    35.719    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.251 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    36.251    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.365 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.365    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.479 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.479    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.593 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.593    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.707 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.707    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.821 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.821    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.935 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.935    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.049 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    37.050    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.164    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.278    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    37.392    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.506 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    37.506    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.620 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    37.620    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.734 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    37.734    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.848 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    37.848    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.161 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    39.429    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    39.735 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    39.735    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    40.267    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.381 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.381    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.495 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.495    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.609 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.609    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.723 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.723    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.837 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.837    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.951    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.065 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    41.066    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    41.180    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    41.294    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    41.408    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.721 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    42.467    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    42.773 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    42.773    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.305 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.305    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.419 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.419    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.533 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.533    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.846 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    45.387    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    45.693 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    45.693    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.206 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.206    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.323 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.323    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.440 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.440    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.557 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.557    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.791 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.791    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.908 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.908    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.127 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    47.723    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    48.018 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    48.018    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.550 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    49.740    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    49.864 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    49.864    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.396 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.396    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.730 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    51.350    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    51.653 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    51.653    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.186 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.186    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.420 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.420    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.537 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.537    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.654 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.654    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    52.977 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    53.802    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    54.108 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    54.108    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.640 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.069    55.710    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    55.834 r  Cfu/CONV_1D/ret[21]_i_1/O
                         net (fo=1, routed)           0.000    55.834    Cfu/CONV_1D/quanted_acc[21]
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    38.628    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    38.728 r  clk100_inst/O
                         net (fo=9, routed)           1.500    40.227    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.310 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.229    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.320 r  BUFG/O
                         net (fo=7579, routed)        1.498    43.817    Cfu/CONV_1D/out
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[21]/C
                         clock pessimism              0.751    44.569    
                         clock uncertainty           -0.080    44.489    
    SLICE_X48Y109        FDRE (Setup_fdre_C_D)        0.031    44.520    Cfu/CONV_1D/ret_reg[21]
  -------------------------------------------------------------------
                         required time                         44.520    
                         arrival time                         -55.834    
  -------------------------------------------------------------------
                         slack                                -11.314    

Slack (VIOLATED) :        -11.284ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.453ns  (logic 28.343ns (63.759%)  route 16.110ns (36.241%))
  Logic Levels:           85  (CARRY4=66 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.485ns = ( 43.818 - 33.333 ) 
    Source Clock Delay      (SCD):    11.350ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.619    11.350    Cfu/CONV_1D/out
    SLICE_X63Y100        FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456    11.806 f  Cfu/CONV_1D/output_shift_reg[0]_replica/Q
                         net (fo=2, routed)           0.594    12.400    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[0]_repN_alias
    SLICE_X62Y102        LUT2 (Prop_lut2_I0_O)        0.124    12.524 r  Cfu/CONV_1D/QUANT/RDBP/a_i_82/O
                         net (fo=1, routed)           0.000    12.524    Cfu/CONV_1D/QUANT/RDBP/a_i_82_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.037    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.154 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.154    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.271 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    13.271    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.388 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=173, routed)         1.411    14.799    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y104        LUT6 (Prop_lut6_I2_O)        0.124    14.923 r  Cfu/CONV_1D/QUANT/a_i_40_comp_4/O
                         net (fo=16, routed)          0.908    15.831    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.124    15.955 r  Cfu/CONV_1D/QUANT/a_i_11/O
                         net (fo=2, routed)           0.711    16.666    Cfu/CONV_1D/QUANT/a0[10]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.517 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.519    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.037 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758    22.794    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000    22.918    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.468 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.468    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.582 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.582    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.696 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.696    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620    24.629    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    28.662 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    28.664    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.182 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    31.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    31.347 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    31.347    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    31.727    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.844    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.961    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.078 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.078    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.195 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    32.195    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    32.312    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.531 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    33.544    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    33.839 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    33.839    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.371 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    35.595    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    35.719 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    35.719    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.251 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    36.251    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.365 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.365    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.479 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.479    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.593 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.593    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.707 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.707    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.821 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.821    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.935 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.935    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.049 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    37.050    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.164    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.278    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    37.392    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.506 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    37.506    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.620 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    37.620    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.734 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    37.734    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.848 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    37.848    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.161 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    39.429    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    39.735 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    39.735    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    40.267    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.381 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.381    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.495 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.495    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.609 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.609    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.723 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.723    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.837 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.837    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.951    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.065 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    41.066    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    41.180    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    41.294    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    41.408    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.721 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    42.467    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    42.773 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    42.773    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.305 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.305    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.419 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.419    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.533 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.533    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.846 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    45.387    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    45.693 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    45.693    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.206 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.206    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.323 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.323    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.440 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.440    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.557 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.557    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.791 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.791    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.908 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.908    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.127 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    47.723    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    48.018 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    48.018    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.550 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    49.740    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    49.864 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    49.864    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.396 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.396    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.730 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    51.350    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    51.653 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    51.653    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.186 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.186    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.420 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.420    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.537 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.537    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.654 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.654    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    52.977 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    53.802    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    54.108 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    54.108    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.640 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.039    55.679    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X47Y108        LUT6 (Prop_lut6_I4_O)        0.124    55.803 r  Cfu/CONV_1D/ret[12]_i_1/O
                         net (fo=1, routed)           0.000    55.803    Cfu/CONV_1D/quanted_acc[12]
    SLICE_X47Y108        FDRE                                         r  Cfu/CONV_1D/ret_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    38.628    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    38.728 r  clk100_inst/O
                         net (fo=9, routed)           1.500    40.227    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.310 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.229    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.320 r  BUFG/O
                         net (fo=7579, routed)        1.499    43.818    Cfu/CONV_1D/out
    SLICE_X47Y108        FDRE                                         r  Cfu/CONV_1D/ret_reg[12]/C
                         clock pessimism              0.751    44.570    
                         clock uncertainty           -0.080    44.490    
    SLICE_X47Y108        FDRE (Setup_fdre_C_D)        0.029    44.519    Cfu/CONV_1D/ret_reg[12]
  -------------------------------------------------------------------
                         required time                         44.519    
                         arrival time                         -55.803    
  -------------------------------------------------------------------
                         slack                                -11.284    

Slack (VIOLATED) :        -11.280ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.451ns  (logic 28.343ns (63.762%)  route 16.108ns (36.238%))
  Logic Levels:           85  (CARRY4=66 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.485ns = ( 43.818 - 33.333 ) 
    Source Clock Delay      (SCD):    11.350ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.619    11.350    Cfu/CONV_1D/out
    SLICE_X63Y100        FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456    11.806 f  Cfu/CONV_1D/output_shift_reg[0]_replica/Q
                         net (fo=2, routed)           0.594    12.400    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[0]_repN_alias
    SLICE_X62Y102        LUT2 (Prop_lut2_I0_O)        0.124    12.524 r  Cfu/CONV_1D/QUANT/RDBP/a_i_82/O
                         net (fo=1, routed)           0.000    12.524    Cfu/CONV_1D/QUANT/RDBP/a_i_82_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.037    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.154 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.154    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.271 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    13.271    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.388 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=173, routed)         1.411    14.799    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y104        LUT6 (Prop_lut6_I2_O)        0.124    14.923 r  Cfu/CONV_1D/QUANT/a_i_40_comp_4/O
                         net (fo=16, routed)          0.908    15.831    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.124    15.955 r  Cfu/CONV_1D/QUANT/a_i_11/O
                         net (fo=2, routed)           0.711    16.666    Cfu/CONV_1D/QUANT/a0[10]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.517 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.519    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.037 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758    22.794    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000    22.918    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.468 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.468    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.582 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.582    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.696 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.696    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620    24.629    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    28.662 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    28.664    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.182 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    31.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    31.347 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    31.347    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    31.727    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.844    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.961    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.078 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.078    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.195 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    32.195    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    32.312    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.531 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    33.544    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    33.839 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    33.839    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.371 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    35.595    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    35.719 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    35.719    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.251 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    36.251    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.365 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.365    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.479 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.479    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.593 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.593    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.707 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.707    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.821 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.821    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.935 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.935    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.049 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    37.050    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.164    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.278    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    37.392    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.506 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    37.506    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.620 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    37.620    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.734 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    37.734    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.848 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    37.848    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.161 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    39.429    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    39.735 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    39.735    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    40.267    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.381 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.381    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.495 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.495    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.609 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.609    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.723 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.723    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.837 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.837    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.951    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.065 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    41.066    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    41.180    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    41.294    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    41.408    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.721 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    42.467    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    42.773 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    42.773    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.305 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.305    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.419 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.419    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.533 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.533    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.846 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    45.387    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    45.693 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    45.693    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.206 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.206    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.323 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.323    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.440 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.440    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.557 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.557    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.791 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.791    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.908 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.908    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.127 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    47.723    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    48.018 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    48.018    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.550 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    49.740    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    49.864 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    49.864    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.396 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.396    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.730 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    51.350    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    51.653 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    51.653    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.186 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.186    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.420 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.420    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.537 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.537    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.654 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.654    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    52.977 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    53.802    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    54.108 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    54.108    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.640 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.037    55.677    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X47Y108        LUT6 (Prop_lut6_I4_O)        0.124    55.801 r  Cfu/CONV_1D/ret[13]_i_1/O
                         net (fo=1, routed)           0.000    55.801    Cfu/CONV_1D/quanted_acc[13]
    SLICE_X47Y108        FDRE                                         r  Cfu/CONV_1D/ret_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    38.628    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    38.728 r  clk100_inst/O
                         net (fo=9, routed)           1.500    40.227    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.310 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.229    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.320 r  BUFG/O
                         net (fo=7579, routed)        1.499    43.818    Cfu/CONV_1D/out
    SLICE_X47Y108        FDRE                                         r  Cfu/CONV_1D/ret_reg[13]/C
                         clock pessimism              0.751    44.570    
                         clock uncertainty           -0.080    44.490    
    SLICE_X47Y108        FDRE (Setup_fdre_C_D)        0.031    44.521    Cfu/CONV_1D/ret_reg[13]
  -------------------------------------------------------------------
                         required time                         44.521    
                         arrival time                         -55.801    
  -------------------------------------------------------------------
                         slack                                -11.280    

Slack (VIOLATED) :        -11.262ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.481ns  (logic 28.343ns (63.719%)  route 16.138ns (36.281%))
  Logic Levels:           85  (CARRY4=66 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.485ns = ( 43.818 - 33.333 ) 
    Source Clock Delay      (SCD):    11.350ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.619    11.350    Cfu/CONV_1D/out
    SLICE_X63Y100        FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456    11.806 f  Cfu/CONV_1D/output_shift_reg[0]_replica/Q
                         net (fo=2, routed)           0.594    12.400    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[0]_repN_alias
    SLICE_X62Y102        LUT2 (Prop_lut2_I0_O)        0.124    12.524 r  Cfu/CONV_1D/QUANT/RDBP/a_i_82/O
                         net (fo=1, routed)           0.000    12.524    Cfu/CONV_1D/QUANT/RDBP/a_i_82_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.037    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.154 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.154    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.271 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    13.271    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.388 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=173, routed)         1.411    14.799    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y104        LUT6 (Prop_lut6_I2_O)        0.124    14.923 r  Cfu/CONV_1D/QUANT/a_i_40_comp_4/O
                         net (fo=16, routed)          0.908    15.831    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.124    15.955 r  Cfu/CONV_1D/QUANT/a_i_11/O
                         net (fo=2, routed)           0.711    16.666    Cfu/CONV_1D/QUANT/a0[10]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.517 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.519    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.037 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758    22.794    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000    22.918    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.468 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.468    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.582 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.582    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.696 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.696    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620    24.629    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    28.662 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    28.664    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.182 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    31.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    31.347 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    31.347    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    31.727    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.844    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.961    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.078 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.078    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.195 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    32.195    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    32.312    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.531 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    33.544    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    33.839 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    33.839    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.371 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    35.595    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    35.719 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    35.719    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.251 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    36.251    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.365 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.365    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.479 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.479    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.593 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.593    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.707 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.707    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.821 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.821    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.935 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.935    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.049 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    37.050    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.164    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.278    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    37.392    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.506 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    37.506    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.620 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    37.620    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.734 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    37.734    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.848 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    37.848    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.161 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    39.429    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    39.735 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    39.735    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    40.267    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.381 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.381    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.495 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.495    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.609 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.609    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.723 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.723    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.837 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.837    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.951    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.065 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    41.066    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    41.180    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    41.294    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    41.408    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.721 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    42.467    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    42.773 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    42.773    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.305 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.305    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.419 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.419    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.533 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.533    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.846 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    45.387    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    45.693 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    45.693    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.206 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.206    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.323 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.323    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.440 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.440    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.557 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.557    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.791 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.791    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.908 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.908    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.127 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    47.723    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    48.018 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    48.018    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.550 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    49.740    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    49.864 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    49.864    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.396 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.396    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.730 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    51.350    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    51.653 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    51.653    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.186 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.186    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.420 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.420    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.537 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.537    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.654 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.654    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    52.977 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    53.802    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    54.108 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    54.108    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.640 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.067    55.707    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X46Y107        LUT6 (Prop_lut6_I4_O)        0.124    55.831 r  Cfu/CONV_1D/ret[8]_i_1/O
                         net (fo=1, routed)           0.000    55.831    Cfu/CONV_1D/quanted_acc[8]
    SLICE_X46Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    38.628    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    38.728 r  clk100_inst/O
                         net (fo=9, routed)           1.500    40.227    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.310 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.229    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.320 r  BUFG/O
                         net (fo=7579, routed)        1.499    43.818    Cfu/CONV_1D/out
    SLICE_X46Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/C
                         clock pessimism              0.751    44.570    
                         clock uncertainty           -0.080    44.490    
    SLICE_X46Y107        FDRE (Setup_fdre_C_D)        0.079    44.569    Cfu/CONV_1D/ret_reg[8]
  -------------------------------------------------------------------
                         required time                         44.569    
                         arrival time                         -55.831    
  -------------------------------------------------------------------
                         slack                                -11.262    

Slack (VIOLATED) :        -11.253ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.423ns  (logic 28.343ns (63.802%)  route 16.080ns (36.198%))
  Logic Levels:           85  (CARRY4=66 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.484ns = ( 43.817 - 33.333 ) 
    Source Clock Delay      (SCD):    11.350ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.619    11.350    Cfu/CONV_1D/out
    SLICE_X63Y100        FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456    11.806 f  Cfu/CONV_1D/output_shift_reg[0]_replica/Q
                         net (fo=2, routed)           0.594    12.400    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[0]_repN_alias
    SLICE_X62Y102        LUT2 (Prop_lut2_I0_O)        0.124    12.524 r  Cfu/CONV_1D/QUANT/RDBP/a_i_82/O
                         net (fo=1, routed)           0.000    12.524    Cfu/CONV_1D/QUANT/RDBP/a_i_82_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.037    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.154 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.154    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.271 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    13.271    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.388 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=173, routed)         1.411    14.799    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y104        LUT6 (Prop_lut6_I2_O)        0.124    14.923 r  Cfu/CONV_1D/QUANT/a_i_40_comp_4/O
                         net (fo=16, routed)          0.908    15.831    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.124    15.955 r  Cfu/CONV_1D/QUANT/a_i_11/O
                         net (fo=2, routed)           0.711    16.666    Cfu/CONV_1D/QUANT/a0[10]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.517 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.519    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.037 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758    22.794    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000    22.918    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.468 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.468    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.582 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.582    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.696 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.696    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620    24.629    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    28.662 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    28.664    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.182 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    31.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    31.347 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    31.347    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    31.727    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.844    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.961    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.078 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.078    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.195 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    32.195    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    32.312    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.531 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    33.544    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    33.839 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    33.839    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.371 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    35.595    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    35.719 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    35.719    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.251 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    36.251    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.365 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.365    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.479 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.479    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.593 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.593    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.707 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.707    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.821 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.821    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.935 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.935    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.049 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    37.050    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.164    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.278    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    37.392    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.506 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    37.506    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.620 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    37.620    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.734 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    37.734    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.848 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    37.848    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.161 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    39.429    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    39.735 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    39.735    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    40.267    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.381 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.381    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.495 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.495    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.609 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.609    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.723 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.723    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.837 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.837    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.951    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.065 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    41.066    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    41.180    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    41.294    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    41.408    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.721 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    42.467    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    42.773 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    42.773    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.305 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.305    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.419 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.419    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.533 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.533    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.846 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    45.387    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    45.693 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    45.693    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.206 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.206    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.323 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.323    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.440 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.440    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.557 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.557    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.791 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.791    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.908 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.908    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.127 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    47.723    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    48.018 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    48.018    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.550 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    49.740    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    49.864 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    49.864    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.396 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.396    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.730 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    51.350    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    51.653 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    51.653    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.186 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.186    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.420 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.420    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.537 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.537    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.654 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.654    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    52.977 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    53.802    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    54.108 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    54.108    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.640 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.009    55.649    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    55.773 r  Cfu/CONV_1D/ret[20]_i_1/O
                         net (fo=1, routed)           0.000    55.773    Cfu/CONV_1D/quanted_acc[20]
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    38.628    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    38.728 r  clk100_inst/O
                         net (fo=9, routed)           1.500    40.227    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.310 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.229    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.320 r  BUFG/O
                         net (fo=7579, routed)        1.498    43.817    Cfu/CONV_1D/out
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[20]/C
                         clock pessimism              0.751    44.569    
                         clock uncertainty           -0.080    44.489    
    SLICE_X48Y109        FDRE (Setup_fdre_C_D)        0.031    44.520    Cfu/CONV_1D/ret_reg[20]
  -------------------------------------------------------------------
                         required time                         44.520    
                         arrival time                         -55.773    
  -------------------------------------------------------------------
                         slack                                -11.253    

Slack (VIOLATED) :        -11.253ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.425ns  (logic 28.343ns (63.799%)  route 16.082ns (36.201%))
  Logic Levels:           85  (CARRY4=66 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.485ns = ( 43.818 - 33.333 ) 
    Source Clock Delay      (SCD):    11.350ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.619    11.350    Cfu/CONV_1D/out
    SLICE_X63Y100        FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456    11.806 f  Cfu/CONV_1D/output_shift_reg[0]_replica/Q
                         net (fo=2, routed)           0.594    12.400    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[0]_repN_alias
    SLICE_X62Y102        LUT2 (Prop_lut2_I0_O)        0.124    12.524 r  Cfu/CONV_1D/QUANT/RDBP/a_i_82/O
                         net (fo=1, routed)           0.000    12.524    Cfu/CONV_1D/QUANT/RDBP/a_i_82_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.037    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.154 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.154    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.271 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    13.271    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.388 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=173, routed)         1.411    14.799    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y104        LUT6 (Prop_lut6_I2_O)        0.124    14.923 r  Cfu/CONV_1D/QUANT/a_i_40_comp_4/O
                         net (fo=16, routed)          0.908    15.831    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.124    15.955 r  Cfu/CONV_1D/QUANT/a_i_11/O
                         net (fo=2, routed)           0.711    16.666    Cfu/CONV_1D/QUANT/a0[10]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.517 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.519    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.037 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758    22.794    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000    22.918    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.468 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.468    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.582 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.582    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.696 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.696    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620    24.629    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    28.662 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    28.664    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.182 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    31.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    31.347 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    31.347    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    31.727    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.844    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.961    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.078 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.078    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.195 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    32.195    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    32.312    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.531 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    33.544    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    33.839 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    33.839    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.371 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    35.595    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    35.719 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    35.719    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.251 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    36.251    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.365 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.365    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.479 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.479    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.593 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.593    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.707 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.707    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.821 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.821    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.935 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.935    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.049 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    37.050    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.164    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.278    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    37.392    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.506 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    37.506    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.620 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    37.620    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.734 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    37.734    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.848 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    37.848    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.161 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    39.429    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    39.735 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    39.735    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    40.267    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.381 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.381    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.495 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.495    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.609 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.609    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.723 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.723    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.837 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.837    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.951    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.065 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    41.066    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    41.180    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    41.294    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    41.408    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.721 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    42.467    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    42.773 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    42.773    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.305 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.305    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.419 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.419    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.533 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.533    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.846 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    45.387    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    45.693 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    45.693    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.206 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.206    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.323 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.323    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.440 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.440    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.557 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.557    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.791 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.791    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.908 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.908    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.127 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    47.723    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    48.018 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    48.018    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.550 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    49.740    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    49.864 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    49.864    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.396 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.396    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.730 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    51.350    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    51.653 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    51.653    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.186 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.186    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.420 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.420    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.537 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.537    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.654 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.654    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    52.977 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    53.802    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    54.108 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    54.108    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.640 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.011    55.651    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I4_O)        0.124    55.775 r  Cfu/CONV_1D/ret[7]_i_1/O
                         net (fo=1, routed)           0.000    55.775    Cfu/CONV_1D/quanted_acc[7]
    SLICE_X49Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    38.628    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    38.728 r  clk100_inst/O
                         net (fo=9, routed)           1.500    40.227    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.310 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.229    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.320 r  BUFG/O
                         net (fo=7579, routed)        1.499    43.818    Cfu/CONV_1D/out
    SLICE_X49Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[7]/C
                         clock pessimism              0.751    44.570    
                         clock uncertainty           -0.080    44.490    
    SLICE_X49Y107        FDRE (Setup_fdre_C_D)        0.032    44.522    Cfu/CONV_1D/ret_reg[7]
  -------------------------------------------------------------------
                         required time                         44.522    
                         arrival time                         -55.775    
  -------------------------------------------------------------------
                         slack                                -11.253    

Slack (VIOLATED) :        -11.252ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.422ns  (logic 28.343ns (63.804%)  route 16.079ns (36.196%))
  Logic Levels:           85  (CARRY4=66 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.486ns = ( 43.819 - 33.333 ) 
    Source Clock Delay      (SCD):    11.350ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.619    11.350    Cfu/CONV_1D/out
    SLICE_X63Y100        FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456    11.806 f  Cfu/CONV_1D/output_shift_reg[0]_replica/Q
                         net (fo=2, routed)           0.594    12.400    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[0]_repN_alias
    SLICE_X62Y102        LUT2 (Prop_lut2_I0_O)        0.124    12.524 r  Cfu/CONV_1D/QUANT/RDBP/a_i_82/O
                         net (fo=1, routed)           0.000    12.524    Cfu/CONV_1D/QUANT/RDBP/a_i_82_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.037    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.154 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.154    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.271 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    13.271    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.388 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=173, routed)         1.411    14.799    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y104        LUT6 (Prop_lut6_I2_O)        0.124    14.923 r  Cfu/CONV_1D/QUANT/a_i_40_comp_4/O
                         net (fo=16, routed)          0.908    15.831    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.124    15.955 r  Cfu/CONV_1D/QUANT/a_i_11/O
                         net (fo=2, routed)           0.711    16.666    Cfu/CONV_1D/QUANT/a0[10]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.517 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.519    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.037 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758    22.794    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000    22.918    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.468 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.468    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.582 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.582    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.696 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.696    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620    24.629    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    28.662 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    28.664    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.182 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    31.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    31.347 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    31.347    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    31.727    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.844    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.961    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.078 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.078    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.195 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    32.195    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    32.312    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.531 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    33.544    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    33.839 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    33.839    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.371 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    35.595    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    35.719 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    35.719    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.251 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    36.251    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.365 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.365    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.479 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.479    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.593 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.593    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.707 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.707    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.821 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.821    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.935 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.935    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.049 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    37.050    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.164 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.164    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.278 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.278    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    37.392    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.506 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    37.506    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.620 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    37.620    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.734 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    37.734    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.848 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    37.848    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.161 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    39.429    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    39.735 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    39.735    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    40.267    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.381 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.381    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.495 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.495    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.609 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.609    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.723 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.723    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.837 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.837    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.951    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.065 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    41.066    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    41.180    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    41.294    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    41.408    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.721 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    42.467    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    42.773 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    42.773    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.305 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.305    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.419 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.419    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.533 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.533    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.846 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    45.387    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    45.693 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    45.693    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.206 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.206    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.323 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.323    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.440 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.440    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.557 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.557    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.791 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.791    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.908 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.908    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.127 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    47.723    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    48.018 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    48.018    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.550 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    49.740    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    49.864 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    49.864    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.396 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.396    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.730 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    51.350    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    51.653 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    51.653    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.186 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.186    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.420 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.420    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.537 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.537    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.654 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.654    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    52.977 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    53.802    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    54.108 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    54.108    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.640 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.007    55.648    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    55.772 r  Cfu/CONV_1D/ret[25]_i_1/O
                         net (fo=1, routed)           0.000    55.772    Cfu/CONV_1D/quanted_acc[25]
    SLICE_X49Y106        FDRE                                         r  Cfu/CONV_1D/ret_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    38.628    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    38.728 r  clk100_inst/O
                         net (fo=9, routed)           1.500    40.227    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.310 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.229    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.320 r  BUFG/O
                         net (fo=7579, routed)        1.500    43.819    Cfu/CONV_1D/out
    SLICE_X49Y106        FDRE                                         r  Cfu/CONV_1D/ret_reg[25]/C
                         clock pessimism              0.751    44.571    
                         clock uncertainty           -0.080    44.491    
    SLICE_X49Y106        FDRE (Setup_fdre_C_D)        0.029    44.520    Cfu/CONV_1D/ret_reg[25]
  -------------------------------------------------------------------
                         required time                         44.520    
                         arrival time                         -55.772    
  -------------------------------------------------------------------
                         slack                                -11.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_io_mem_cmd_rData_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.713%)  route 0.238ns (53.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.721ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.594     3.860    VexRiscv/out
    SLICE_X76Y100        FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_rData_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.164     4.024 r  VexRiscv/dataCache_1_io_mem_cmd_rData_data_reg[16]/Q
                         net (fo=1, routed)           0.238     4.263    VexRiscv/dataCache_1_io_mem_cmd_rData_data[16]
    SLICE_X76Y99         LUT3 (Prop_lut3_I0_O)        0.045     4.308 r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data[16]_i_1/O
                         net (fo=1, routed)           0.000     4.308    VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_payload_data[16]
    SLICE_X76Y99         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.869     4.856    VexRiscv/out
    SLICE_X76Y99         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data_reg[16]/C
                         clock pessimism             -0.721     4.135    
    SLICE_X76Y99         FDRE (Hold_fdre_C_D)         0.121     4.256    VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.256    
                         arrival time                           4.308    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_io_mem_cmd_rData_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.210ns (44.916%)  route 0.258ns (55.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.721ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.594     3.860    VexRiscv/out
    SLICE_X76Y100        FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_rData_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.164     4.024 r  VexRiscv/dataCache_1_io_mem_cmd_rData_data_reg[11]/Q
                         net (fo=1, routed)           0.258     4.282    VexRiscv/dataCache_1_io_mem_cmd_rData_data[11]
    SLICE_X76Y99         LUT3 (Prop_lut3_I0_O)        0.046     4.328 r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data[11]_i_1/O
                         net (fo=1, routed)           0.000     4.328    VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_payload_data[11]
    SLICE_X76Y99         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.869     4.856    VexRiscv/out
    SLICE_X76Y99         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data_reg[11]/C
                         clock pessimism             -0.721     4.135    
    SLICE_X76Y99         FDRE (Hold_fdre_C_D)         0.131     4.266    VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.266    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_4_reg_0_7_18_21/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.053%)  route 0.273ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.592     3.858    sys_clk
    SLICE_X79Y113        FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     3.999 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     4.272    storage_4_reg_0_7_18_21/ADDRD1
    SLICE_X80Y113        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.864     4.852    storage_4_reg_0_7_18_21/WCLK
    SLICE_X80Y113        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.955     3.897    
    SLICE_X80Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.206    storage_4_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -4.206    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_4_reg_0_7_18_21/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.053%)  route 0.273ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.592     3.858    sys_clk
    SLICE_X79Y113        FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     3.999 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     4.272    storage_4_reg_0_7_18_21/ADDRD1
    SLICE_X80Y113        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.864     4.852    storage_4_reg_0_7_18_21/WCLK
    SLICE_X80Y113        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA_D1/CLK
                         clock pessimism             -0.955     3.897    
    SLICE_X80Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.206    storage_4_reg_0_7_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.206    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_4_reg_0_7_18_21/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.053%)  route 0.273ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.592     3.858    sys_clk
    SLICE_X79Y113        FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     3.999 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     4.272    storage_4_reg_0_7_18_21/ADDRD1
    SLICE_X80Y113        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.864     4.852    storage_4_reg_0_7_18_21/WCLK
    SLICE_X80Y113        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMB/CLK
                         clock pessimism             -0.955     3.897    
    SLICE_X80Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.206    storage_4_reg_0_7_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -4.206    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_4_reg_0_7_18_21/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.053%)  route 0.273ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.592     3.858    sys_clk
    SLICE_X79Y113        FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     3.999 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     4.272    storage_4_reg_0_7_18_21/ADDRD1
    SLICE_X80Y113        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.864     4.852    storage_4_reg_0_7_18_21/WCLK
    SLICE_X80Y113        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMB_D1/CLK
                         clock pessimism             -0.955     3.897    
    SLICE_X80Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.206    storage_4_reg_0_7_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.206    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_4_reg_0_7_18_21/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.053%)  route 0.273ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.592     3.858    sys_clk
    SLICE_X79Y113        FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     3.999 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     4.272    storage_4_reg_0_7_18_21/ADDRD1
    SLICE_X80Y113        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.864     4.852    storage_4_reg_0_7_18_21/WCLK
    SLICE_X80Y113        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMC/CLK
                         clock pessimism             -0.955     3.897    
    SLICE_X80Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.206    storage_4_reg_0_7_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -4.206    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_4_reg_0_7_18_21/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.053%)  route 0.273ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.592     3.858    sys_clk
    SLICE_X79Y113        FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     3.999 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     4.272    storage_4_reg_0_7_18_21/ADDRD1
    SLICE_X80Y113        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.864     4.852    storage_4_reg_0_7_18_21/WCLK
    SLICE_X80Y113        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMC_D1/CLK
                         clock pessimism             -0.955     3.897    
    SLICE_X80Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.206    storage_4_reg_0_7_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.206    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_4_reg_0_7_18_21/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.053%)  route 0.273ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.592     3.858    sys_clk
    SLICE_X79Y113        FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     3.999 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     4.272    storage_4_reg_0_7_18_21/ADDRD1
    SLICE_X80Y113        RAMS32                                       r  storage_4_reg_0_7_18_21/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.864     4.852    storage_4_reg_0_7_18_21/WCLK
    SLICE_X80Y113        RAMS32                                       r  storage_4_reg_0_7_18_21/RAMD/CLK
                         clock pessimism             -0.955     3.897    
    SLICE_X80Y113        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     4.206    storage_4_reg_0_7_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -4.206    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_4_reg_0_7_18_21/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.053%)  route 0.273ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.592     3.858    sys_clk
    SLICE_X79Y113        FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     3.999 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     4.272    storage_4_reg_0_7_18_21/ADDRD1
    SLICE_X80Y113        RAMS32                                       r  storage_4_reg_0_7_18_21/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.864     4.852    storage_4_reg_0_7_18_21/WCLK
    SLICE_X80Y113        RAMS32                                       r  storage_4_reg_0_7_18_21/RAMD_D1/CLK
                         clock pessimism             -0.955     3.897    
    SLICE_X80Y113        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     4.206    storage_4_reg_0_7_18_21/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.206    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y40    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y40    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y38    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y38    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB36_X1Y19    VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y44    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y44    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X2Y40    VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y40    VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X2Y41    VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       33.333      126.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y76    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y76    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X60Y87    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y76    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y76    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y85    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 2.083 6.250 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y94    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y82    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.588ns
    Source Clock Delay      (SCD):    11.452ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_4/O
                         net (fo=8, routed)           1.721    11.452    idelay_clk
    SLICE_X89Y67         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDPE (Prop_fdpe_C_Q)         0.456    11.908 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    12.098    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X89Y67         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     7.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     7.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     8.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     8.977 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    10.895    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.986 r  BUFG_4/O
                         net (fo=8, routed)           1.601    12.588    idelay_clk
    SLICE_X89Y67         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.864    13.452    
                         clock uncertainty           -0.061    13.391    
    SLICE_X89Y67         FDPE (Setup_fdpe_C_D)       -0.047    13.344    FDPE_9
  -------------------------------------------------------------------
                         required time                         13.344    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             2.878ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.580ns (31.258%)  route 1.276ns (68.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.586ns = ( 15.586 - 5.000 ) 
    Source Clock Delay      (SCD):    11.450ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_4/O
                         net (fo=8, routed)           1.719    11.450    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDSE (Prop_fdse_C_Q)         0.456    11.906 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.660    12.566    soc_crg_reset_counter[2]
    SLICE_X89Y68         LUT4 (Prop_lut4_I2_O)        0.124    12.690 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.615    13.306    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    10.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    10.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500    11.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.977 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.895    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.986 r  BUFG_4/O
                         net (fo=8, routed)           1.599    15.586    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.864    16.450    
                         clock uncertainty           -0.061    16.389    
    SLICE_X89Y68         FDSE (Setup_fdse_C_CE)      -0.205    16.184    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.184    
                         arrival time                         -13.306    
  -------------------------------------------------------------------
                         slack                                  2.878    

Slack (MET) :             2.878ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.580ns (31.258%)  route 1.276ns (68.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.586ns = ( 15.586 - 5.000 ) 
    Source Clock Delay      (SCD):    11.450ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_4/O
                         net (fo=8, routed)           1.719    11.450    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDSE (Prop_fdse_C_Q)         0.456    11.906 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.660    12.566    soc_crg_reset_counter[2]
    SLICE_X89Y68         LUT4 (Prop_lut4_I2_O)        0.124    12.690 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.615    13.306    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    10.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    10.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500    11.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.977 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.895    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.986 r  BUFG_4/O
                         net (fo=8, routed)           1.599    15.586    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.864    16.450    
                         clock uncertainty           -0.061    16.389    
    SLICE_X89Y68         FDSE (Setup_fdse_C_CE)      -0.205    16.184    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.184    
                         arrival time                         -13.306    
  -------------------------------------------------------------------
                         slack                                  2.878    

Slack (MET) :             2.878ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.580ns (31.258%)  route 1.276ns (68.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.586ns = ( 15.586 - 5.000 ) 
    Source Clock Delay      (SCD):    11.450ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_4/O
                         net (fo=8, routed)           1.719    11.450    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDSE (Prop_fdse_C_Q)         0.456    11.906 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.660    12.566    soc_crg_reset_counter[2]
    SLICE_X89Y68         LUT4 (Prop_lut4_I2_O)        0.124    12.690 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.615    13.306    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    10.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    10.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500    11.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.977 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.895    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.986 r  BUFG_4/O
                         net (fo=8, routed)           1.599    15.586    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.864    16.450    
                         clock uncertainty           -0.061    16.389    
    SLICE_X89Y68         FDSE (Setup_fdse_C_CE)      -0.205    16.184    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.184    
                         arrival time                         -13.306    
  -------------------------------------------------------------------
                         slack                                  2.878    

Slack (MET) :             2.878ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.580ns (31.258%)  route 1.276ns (68.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.586ns = ( 15.586 - 5.000 ) 
    Source Clock Delay      (SCD):    11.450ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_4/O
                         net (fo=8, routed)           1.719    11.450    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDSE (Prop_fdse_C_Q)         0.456    11.906 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.660    12.566    soc_crg_reset_counter[2]
    SLICE_X89Y68         LUT4 (Prop_lut4_I2_O)        0.124    12.690 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.615    13.306    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    10.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    10.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500    11.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.977 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.895    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.986 r  BUFG_4/O
                         net (fo=8, routed)           1.599    15.586    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.864    16.450    
                         clock uncertainty           -0.061    16.389    
    SLICE_X89Y68         FDSE (Setup_fdse_C_CE)      -0.205    16.184    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.184    
                         arrival time                         -13.306    
  -------------------------------------------------------------------
                         slack                                  2.878    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.746ns (45.592%)  route 0.890ns (54.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.586ns = ( 15.586 - 5.000 ) 
    Source Clock Delay      (SCD):    11.450ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_4/O
                         net (fo=8, routed)           1.719    11.450    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDSE (Prop_fdse_C_Q)         0.419    11.869 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.890    12.759    soc_crg_reset_counter[1]
    SLICE_X89Y68         LUT2 (Prop_lut2_I1_O)        0.327    13.086 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.086    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    10.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    10.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500    11.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.977 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.895    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.986 r  BUFG_4/O
                         net (fo=8, routed)           1.599    15.586    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.864    16.450    
                         clock uncertainty           -0.061    16.389    
    SLICE_X89Y68         FDSE (Setup_fdse_C_D)        0.075    16.464    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.464    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.715ns (46.278%)  route 0.830ns (53.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.585ns = ( 15.585 - 5.000 ) 
    Source Clock Delay      (SCD):    11.450ns
    Clock Pessimism Removal (CPR):    0.840ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_4/O
                         net (fo=8, routed)           1.719    11.450    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDSE (Prop_fdse_C_Q)         0.419    11.869 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.830    12.699    soc_crg_reset_counter[3]
    SLICE_X89Y69         LUT6 (Prop_lut6_I4_O)        0.296    12.995 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    12.995    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y69         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    10.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    10.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500    11.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.977 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.895    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.986 r  BUFG_4/O
                         net (fo=8, routed)           1.598    15.585    idelay_clk
    SLICE_X89Y69         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.840    16.425    
                         clock uncertainty           -0.061    16.364    
    SLICE_X89Y69         FDRE (Setup_fdre_C_D)        0.029    16.393    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         16.393    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.419ns (54.272%)  route 0.353ns (45.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.586ns = ( 15.586 - 5.000 ) 
    Source Clock Delay      (SCD):    11.452ns
    Clock Pessimism Removal (CPR):    0.840ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_4/O
                         net (fo=8, routed)           1.721    11.452    idelay_clk
    SLICE_X89Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDPE (Prop_fdpe_C_Q)         0.419    11.871 r  FDPE_9/Q
                         net (fo=5, routed)           0.353    12.224    idelay_rst
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    10.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    10.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500    11.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.977 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.895    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.986 r  BUFG_4/O
                         net (fo=8, routed)           1.599    15.586    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.840    16.426    
                         clock uncertainty           -0.061    16.365    
    SLICE_X89Y68         FDSE (Setup_fdse_C_S)       -0.604    15.761    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.761    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.419ns (54.272%)  route 0.353ns (45.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.586ns = ( 15.586 - 5.000 ) 
    Source Clock Delay      (SCD):    11.452ns
    Clock Pessimism Removal (CPR):    0.840ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_4/O
                         net (fo=8, routed)           1.721    11.452    idelay_clk
    SLICE_X89Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDPE (Prop_fdpe_C_Q)         0.419    11.871 r  FDPE_9/Q
                         net (fo=5, routed)           0.353    12.224    idelay_rst
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    10.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    10.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500    11.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.977 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.895    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.986 r  BUFG_4/O
                         net (fo=8, routed)           1.599    15.586    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.840    16.426    
                         clock uncertainty           -0.061    16.365    
    SLICE_X89Y68         FDSE (Setup_fdse_C_S)       -0.604    15.761    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.761    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.419ns (54.272%)  route 0.353ns (45.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.586ns = ( 15.586 - 5.000 ) 
    Source Clock Delay      (SCD):    11.452ns
    Clock Pessimism Removal (CPR):    0.840ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_4/O
                         net (fo=8, routed)           1.721    11.452    idelay_clk
    SLICE_X89Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDPE (Prop_fdpe_C_Q)         0.419    11.871 r  FDPE_9/Q
                         net (fo=5, routed)           0.353    12.224    idelay_rst
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872    10.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100    10.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500    11.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.977 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.895    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.986 r  BUFG_4/O
                         net (fo=8, routed)           1.599    15.586    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.840    16.426    
                         clock uncertainty           -0.061    16.365    
    SLICE_X89Y68         FDSE (Setup_fdse_C_S)       -0.604    15.761    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.761    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                  3.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    3.865ns
    Clock Pessimism Removal (CPR):    0.991ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_4/O
                         net (fo=8, routed)           0.599     3.865    idelay_clk
    SLICE_X89Y67         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDPE (Prop_fdpe_C_Q)         0.141     4.006 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     4.062    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X89Y67         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.856    idelay_clk
    SLICE_X89Y67         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.991     3.865    
    SLICE_X89Y67         FDPE (Hold_fdpe_C_D)         0.075     3.940    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.940    
                         arrival time                           4.062    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.060%)  route 0.171ns (47.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.977ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_4/O
                         net (fo=8, routed)           0.598     3.864    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDSE (Prop_fdse_C_Q)         0.141     4.005 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.171     4.176    soc_crg_reset_counter[0]
    SLICE_X89Y69         LUT6 (Prop_lut6_I2_O)        0.045     4.221 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     4.221    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y69         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG_4/O
                         net (fo=8, routed)           0.867     4.854    idelay_clk
    SLICE_X89Y69         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.977     3.877    
    SLICE_X89Y69         FDRE (Hold_fdre_C_D)         0.091     3.968    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.968    
                         arrival time                           4.221    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.991ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_4/O
                         net (fo=8, routed)           0.598     3.864    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDSE (Prop_fdse_C_Q)         0.141     4.005 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     4.195    soc_crg_reset_counter[0]
    SLICE_X89Y68         LUT2 (Prop_lut2_I0_O)        0.042     4.237 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.237    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG_4/O
                         net (fo=8, routed)           0.868     4.855    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.991     3.864    
    SLICE_X89Y68         FDSE (Hold_fdse_C_D)         0.107     3.971    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.971    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.991ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_4/O
                         net (fo=8, routed)           0.598     3.864    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDSE (Prop_fdse_C_Q)         0.141     4.005 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.192     4.197    soc_crg_reset_counter[0]
    SLICE_X89Y68         LUT4 (Prop_lut4_I1_O)        0.043     4.240 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.240    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG_4/O
                         net (fo=8, routed)           0.868     4.855    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.991     3.864    
    SLICE_X89Y68         FDSE (Hold_fdse_C_D)         0.107     3.971    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.971    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.991ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_4/O
                         net (fo=8, routed)           0.598     3.864    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDSE (Prop_fdse_C_Q)         0.141     4.005 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     4.195    soc_crg_reset_counter[0]
    SLICE_X89Y68         LUT1 (Prop_lut1_I0_O)        0.045     4.240 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.240    soc_crg_reset_counter0[0]
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG_4/O
                         net (fo=8, routed)           0.868     4.855    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.991     3.864    
    SLICE_X89Y68         FDSE (Hold_fdse_C_D)         0.091     3.955    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.991ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_4/O
                         net (fo=8, routed)           0.598     3.864    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDSE (Prop_fdse_C_Q)         0.141     4.005 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.192     4.197    soc_crg_reset_counter[0]
    SLICE_X89Y68         LUT3 (Prop_lut3_I1_O)        0.045     4.242 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.242    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG_4/O
                         net (fo=8, routed)           0.868     4.855    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.991     3.864    
    SLICE_X89Y68         FDSE (Hold_fdse_C_D)         0.092     3.956    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.956    
                         arrival time                           4.242    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.799%)  route 0.129ns (50.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    3.865ns
    Clock Pessimism Removal (CPR):    0.977ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_4/O
                         net (fo=8, routed)           0.599     3.865    idelay_clk
    SLICE_X89Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDPE (Prop_fdpe_C_Q)         0.128     3.993 r  FDPE_9/Q
                         net (fo=5, routed)           0.129     4.122    idelay_rst
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG_4/O
                         net (fo=8, routed)           0.868     4.855    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.977     3.878    
    SLICE_X89Y68         FDSE (Hold_fdse_C_S)        -0.072     3.806    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           4.122    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.799%)  route 0.129ns (50.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    3.865ns
    Clock Pessimism Removal (CPR):    0.977ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_4/O
                         net (fo=8, routed)           0.599     3.865    idelay_clk
    SLICE_X89Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDPE (Prop_fdpe_C_Q)         0.128     3.993 r  FDPE_9/Q
                         net (fo=5, routed)           0.129     4.122    idelay_rst
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG_4/O
                         net (fo=8, routed)           0.868     4.855    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.977     3.878    
    SLICE_X89Y68         FDSE (Hold_fdse_C_S)        -0.072     3.806    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           4.122    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.799%)  route 0.129ns (50.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    3.865ns
    Clock Pessimism Removal (CPR):    0.977ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_4/O
                         net (fo=8, routed)           0.599     3.865    idelay_clk
    SLICE_X89Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDPE (Prop_fdpe_C_Q)         0.128     3.993 r  FDPE_9/Q
                         net (fo=5, routed)           0.129     4.122    idelay_rst
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG_4/O
                         net (fo=8, routed)           0.868     4.855    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.977     3.878    
    SLICE_X89Y68         FDSE (Hold_fdse_C_S)        -0.072     3.806    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           4.122    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.799%)  route 0.129ns (50.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    3.865ns
    Clock Pessimism Removal (CPR):    0.977ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_4/O
                         net (fo=8, routed)           0.599     3.865    idelay_clk
    SLICE_X89Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDPE (Prop_fdpe_C_Q)         0.128     3.993 r  FDPE_9/Q
                         net (fo=5, routed)           0.129     4.122    idelay_rst
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG_4/O
                         net (fo=8, routed)           0.868     4.855    idelay_clk
    SLICE_X89Y68         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.977     3.878    
    SLICE_X89Y68         FDSE (Hold_fdse_C_S)        -0.072     3.806    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           4.122    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y67     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y67     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y69     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y68     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y68     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y68     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y68     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y67     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y67     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y67     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y67     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y69     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y69     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y68     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y68     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y68     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y68     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y67     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y67     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y67     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y67     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y69     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y69     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y68     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y68     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y68     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y68     soc_crg_reset_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.012ns  (logic 0.642ns (31.912%)  route 1.370ns (68.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.277ns
    Source Clock Delay      (SCD):    11.451ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.720    11.451    sys_clk
    SLICE_X78Y97         FDRE                                         r  soc_basesoc_reset_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         FDRE (Prop_fdre_C_Q)         0.518    11.969 r  soc_basesoc_reset_storage_reg[0]/Q
                         net (fo=4, routed)           1.370    13.339    soc_basesoc_reset_storage_reg_n_0_[0]
    SLICE_X68Y96         LUT3 (Prop_lut3_I1_O)        0.124    13.463 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000    13.463    soc_crg_reset
    SLICE_X68Y96         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.882     7.277    soc_crg_clkin
    SLICE_X68Y96         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.209ns (28.500%)  route 0.524ns (71.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    3.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.599     3.865    sys_clk
    SLICE_X78Y97         FDRE                                         r  soc_basesoc_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         FDRE (Prop_fdre_C_Q)         0.164     4.029 r  soc_basesoc_reset_re_reg/Q
                         net (fo=2, routed)           0.524     4.554    soc_basesoc_reset_re
    SLICE_X68Y96         LUT3 (Prop_lut3_I0_O)        0.045     4.599 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.599    soc_crg_reset
    SLICE_X68Y96         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           1.046     3.284    soc_crg_clkin
    SLICE_X68Y96         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.248ns  (logic 0.124ns (2.919%)  route 4.124ns (97.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.425     3.425    PLLE2_ADV_n_8
    SLICE_X88Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.549 f  FDPE_i_1/O
                         net (fo=4, routed)           0.700     4.248    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y67         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     6.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.977 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.895    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.986 r  BUFG/O
                         net (fo=7579, routed)        1.601    10.588    sys_clk
    SLICE_X88Y67         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.248ns  (logic 0.124ns (2.919%)  route 4.124ns (97.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.425     3.425    PLLE2_ADV_n_8
    SLICE_X88Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.549 f  FDPE_i_1/O
                         net (fo=4, routed)           0.700     4.248    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y67         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     6.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.977 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.895    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.986 r  BUFG/O
                         net (fo=7579, routed)        1.601    10.588    sys_clk
    SLICE_X88Y67         FDPE                                         r  FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.807ns  (logic 0.045ns (2.490%)  route 1.762ns (97.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.505     1.505    PLLE2_ADV_n_8
    SLICE_X88Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.550 f  FDPE_i_1/O
                         net (fo=4, routed)           0.258     1.807    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y67         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.869     4.856    sys_clk
    SLICE_X88Y67         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.807ns  (logic 0.045ns (2.490%)  route 1.762ns (97.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.505     1.505    PLLE2_ADV_n_8
    SLICE_X88Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.550 f  FDPE_i_1/O
                         net (fo=4, routed)           0.258     1.807    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y67         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.869     4.856    sys_clk
    SLICE_X88Y67         FDPE                                         r  FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.485ns
    Source Clock Delay      (SCD):    11.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.619    11.350    sys_clk
    SLICE_X70Y104        FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y104        FDRE (Prop_fdre_C_Q)         0.518    11.868 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.190    12.057    soc_builder_regs0
    SLICE_X70Y104        FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     6.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.977 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.895    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.986 r  BUFG/O
                         net (fo=7579, routed)        1.499    10.485    sys_clk
    SLICE_X70Y104        FDRE                                         r  soc_builder_regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.564     3.830    sys_clk
    SLICE_X70Y104        FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y104        FDRE (Prop_fdre_C_Q)         0.164     3.994 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.056     4.050    soc_builder_regs0
    SLICE_X70Y104        FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.836     4.823    sys_clk
    SLICE_X70Y104        FDRE                                         r  soc_builder_regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout4

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.248ns  (logic 0.124ns (2.919%)  route 4.124ns (97.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.425     3.425    PLLE2_ADV_n_8
    SLICE_X88Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.549 f  FDPE_i_1/O
                         net (fo=4, routed)           0.700     4.248    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X89Y67         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     6.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     6.977 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.895    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.986 r  BUFG_4/O
                         net (fo=8, routed)           1.601    10.588    idelay_clk
    SLICE_X89Y67         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.248ns  (logic 0.124ns (2.919%)  route 4.124ns (97.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.425     3.425    PLLE2_ADV_n_8
    SLICE_X88Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.549 f  FDPE_i_1/O
                         net (fo=4, routed)           0.700     4.248    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X89Y67         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     6.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     6.977 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.895    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.986 r  BUFG_4/O
                         net (fo=8, routed)           1.601    10.588    idelay_clk
    SLICE_X89Y67         FDPE                                         r  FDPE_9/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.807ns  (logic 0.045ns (2.490%)  route 1.762ns (97.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.505     1.505    PLLE2_ADV_n_8
    SLICE_X88Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.550 f  FDPE_i_1/O
                         net (fo=4, routed)           0.258     1.807    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X89Y67         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.856    idelay_clk
    SLICE_X89Y67         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.807ns  (logic 0.045ns (2.490%)  route 1.762ns (97.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.505     1.505    PLLE2_ADV_n_8
    SLICE_X88Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.550 f  FDPE_i_1/O
                         net (fo=4, routed)           0.258     1.807    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X89Y67         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.856    idelay_clk
    SLICE_X89Y67         FDPE                                         r  FDPE_9/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079    10.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124    10.806 f  clk100_inst/O
                         net (fo=9, routed)           1.729    12.534    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    12.622 f  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014    12.636    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.578 r  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     2.583    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.319ns  (logic 4.446ns (43.089%)  route 5.873ns (56.911%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.632    11.363    sys_clk
    SLICE_X70Y97         FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y97         FDRE (Prop_fdre_C_Q)         0.518    11.881 r  soc_mode_reg/Q
                         net (fo=5, routed)           1.158    13.039    soc_mode
    SLICE_X69Y95         LUT3 (Prop_lut3_I2_O)        0.152    13.191 r  user_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.715    17.906    user_led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.776    21.682 r  user_led2_OBUF_inst/O
                         net (fo=0)                   0.000    21.682    user_led2
    T9                                                                r  user_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.985ns  (logic 4.219ns (42.253%)  route 5.766ns (57.747%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.632    11.363    sys_clk
    SLICE_X70Y97         FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y97         FDRE (Prop_fdre_C_Q)         0.518    11.881 r  soc_mode_reg/Q
                         net (fo=5, routed)           0.958    12.839    soc_mode
    SLICE_X69Y95         LUT3 (Prop_lut3_I2_O)        0.124    12.963 r  user_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.808    17.771    user_led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    21.348 r  user_led3_OBUF_inst/O
                         net (fo=0)                   0.000    21.348    user_led3
    T10                                                               r  user_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            serial_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.533ns  (logic 4.041ns (42.386%)  route 5.492ns (57.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.632    11.363    sys_clk
    SLICE_X70Y98         FDSE                                         r  serial_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y98         FDSE (Prop_fdse_C_Q)         0.518    11.881 r  serial_tx_reg/Q
                         net (fo=1, routed)           5.492    17.373    serial_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    20.896 r  serial_tx_OBUF_inst/O
                         net (fo=0)                   0.000    20.896    serial_tx
    D10                                                               r  serial_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.880ns  (logic 4.153ns (52.699%)  route 3.727ns (47.301%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.632    11.363    sys_clk
    SLICE_X70Y97         FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y97         FDRE (Prop_fdre_C_Q)         0.518    11.881 r  soc_mode_reg/Q
                         net (fo=5, routed)           1.158    13.039    soc_mode
    SLICE_X69Y95         LUT3 (Prop_lut3_I2_O)        0.124    13.163 r  user_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.569    15.732    user_led1_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    19.243 r  user_led1_OBUF_inst/O
                         net (fo=0)                   0.000    19.243    user_led1
    J5                                                                r  user_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.669ns  (logic 4.340ns (56.585%)  route 3.330ns (43.415%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.631    11.362    sys_clk
    SLICE_X69Y95         FDRE                                         r  soc_chaser_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    11.818 r  soc_chaser_reg[0]/Q
                         net (fo=2, routed)           0.892    12.710    soc_chaser[0]
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.150    12.860 r  user_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.438    15.298    user_led0_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.734    19.031 r  user_led0_OBUF_inst/O
                         net (fo=0)                   0.000    19.031    user_led0
    H5                                                                r  user_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.439ns  (logic 3.921ns (60.894%)  route 2.518ns (39.106%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.729    11.460    sys_clk
    SLICE_X85Y98         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.456    11.916 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.517    14.433    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.535 r  OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001    15.536    IOBUF_9/T
    T5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.899 r  IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000    17.899    ddram_dq[9]
    T5                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.298ns  (logic 3.921ns (62.258%)  route 2.377ns (37.742%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.729    11.460    sys_clk
    SLICE_X85Y98         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.456    11.916 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.376    14.292    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.394 r  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001    15.395    IOBUF_15/T
    R3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.758 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000    17.758    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.158ns  (logic 3.921ns (63.673%)  route 2.237ns (36.327%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.729    11.460    sys_clk
    SLICE_X85Y98         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.456    11.916 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.236    14.152    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.254 r  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001    15.255    IOBUF_13/T
    T3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.618 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000    17.618    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.138ns  (logic 3.921ns (63.885%)  route 2.217ns (36.115%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.729    11.460    sys_clk
    SLICE_X85Y98         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.456    11.916 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.216    14.132    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.234 r  OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001    15.235    IOBUF_11/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.598 r  IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000    17.598    ddram_dq[11]
    V5                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.998ns  (logic 3.921ns (65.376%)  route 2.077ns (34.624%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG/O
                         net (fo=7579, routed)        1.729    11.460    sys_clk
    SLICE_X85Y98         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.456    11.916 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.076    13.992    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.094 r  OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001    15.095    IOBUF_8/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.458 r  IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000    17.458    ddram_dq[8]
    V4                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.937ns  (logic 0.697ns (74.332%)  route 0.241ns (25.667%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.605     3.871    sys_clk
    SLICE_X85Y98         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     4.012 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.240     4.252    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.602 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     4.603    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     4.809 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.809    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.034ns  (logic 0.687ns (66.426%)  route 0.347ns (33.574%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.605     3.871    sys_clk
    SLICE_X85Y98         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     4.012 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.346     4.358    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.708 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     4.709    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.905 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.905    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.042ns  (logic 0.696ns (66.762%)  route 0.346ns (33.238%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.605     3.871    sys_clk
    SLICE_X85Y98         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     4.012 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.345     4.358    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.708 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.709    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     4.913 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.913    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.054ns  (logic 0.708ns (67.138%)  route 0.346ns (32.862%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.605     3.871    sys_clk
    SLICE_X85Y98         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     4.012 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.345     4.358    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.708 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.709    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     4.925 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.925    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 0.688ns (63.850%)  route 0.389ns (36.150%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.605     3.871    sys_clk
    SLICE_X85Y98         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     4.012 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.388     4.400    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.750 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     4.751    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.948 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.948    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.181ns  (logic 0.696ns (58.957%)  route 0.485ns (41.043%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.605     3.871    sys_clk
    SLICE_X85Y98         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     4.012 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.484     4.496    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.846 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     4.847    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     5.052 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     5.052    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.231ns  (logic 0.692ns (56.169%)  route 0.540ns (43.831%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.605     3.871    sys_clk
    SLICE_X85Y98         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     4.012 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.539     4.551    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.901 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     4.902    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     5.103 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     5.103    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.248ns  (logic 0.731ns (58.523%)  route 0.518ns (41.477%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.605     3.871    sys_clk
    SLICE_X85Y98         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     4.012 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.517     4.529    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.879 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.880    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.119 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.119    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.249ns  (logic 0.731ns (58.533%)  route 0.518ns (41.467%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.605     3.871    sys_clk
    SLICE_X85Y98         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     4.012 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.517     4.529    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.879 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.880    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.120 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.120    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.252ns  (logic 0.689ns (55.015%)  route 0.563ns (44.985%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG/O
                         net (fo=7579, routed)        0.605     3.871    sys_clk
    SLICE_X85Y98         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     4.012 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.562     4.574    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.924 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     4.925    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     5.123 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     5.123    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 3.640ns (41.994%)  route 5.027ns (58.006%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079    25.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.806 f  clk100_inst/O
                         net (fo=9, routed)           1.729    27.534    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    27.622 f  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    29.635    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    29.731 f  BUFG_1/O
                         net (fo=1, routed)           3.015    32.745    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544    36.289 f  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000    36.289    eth_ref_clk
    G18                                                               f  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.270ns (47.265%)  route 1.417ns (52.735%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_1/O
                         net (fo=1, routed)           0.754     4.021    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.244     5.265 r  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.265    eth_ref_clk
    G18                                                               r  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout2
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_2/O
                         net (fo=75, routed)          1.736    11.466    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.018 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    12.019    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.382 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    14.382    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.465    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.017 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    12.018    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.381 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    14.381    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.465    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.017 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    12.018    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.381 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    14.381    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.464    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.016 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    12.017    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.380 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    14.380    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.464    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.016 r  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001    12.017    IOBUF_7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.380 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    14.380    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.463    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.015 r  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    12.016    IOBUF/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.379 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    14.379    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.463    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.015 r  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001    12.016    IOBUF_3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.379 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    14.379    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.463    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.015 r  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001    12.016    IOBUF_6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.379 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    14.379    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_2/O
                         net (fo=75, routed)          1.730    11.460    sys4x_clk
    OLOGIC_X1Y85         OSERDESE2                                    r  OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.012 r  OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001    12.013    IOBUF_12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.376 r  IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000    14.376    ddram_dq[12]
    V1                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     5.682    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.806 r  clk100_inst/O
                         net (fo=9, routed)           1.729     7.534    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.622 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.635    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.731 r  BUFG_2/O
                         net (fo=75, routed)          1.729    11.459    sys4x_clk
    OLOGIC_X1Y84         OSERDESE2                                    r  OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.011 r  OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001    12.012    IOBUF_10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.375 r  IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000    14.375    ddram_dq[10]
    U4                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.377ns (99.736%)  route 0.001ns (0.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.862    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.054 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     4.055    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     4.241 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.241    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.862    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.054 f  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     4.055    IOBUF_3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.252 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.252    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.388ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.863    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.055 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     4.056    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.252 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.252    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.863    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.055 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     4.056    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.253 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.253    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.390ns (99.744%)  route 0.001ns (0.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.862    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.054 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     4.055    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     4.253 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.253    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.393ns (99.746%)  route 0.001ns (0.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.862    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.054 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     4.055    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     4.256 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.256    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.862    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.054 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     4.055    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     4.260 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.260    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.398ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_2/O
                         net (fo=75, routed)          0.598     3.864    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.056 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     4.057    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     4.263 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.263    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_44/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.416ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.856    sys4x_clk
    OLOGIC_X1Y78         OSERDESE2                                    r  OSERDESE2_44/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.048 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     4.049    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     4.273 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     4.273    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.856    sys4x_clk
    OLOGIC_X1Y77         OSERDESE2                                    r  OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.048 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     4.049    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.274 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.274    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     7.765    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.889 r  clk100_inst/O
                         net (fo=9, routed)           1.729     9.618    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.706 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.718    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.814 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.548    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.100 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    14.101    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.464 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.464    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     7.765    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.889 r  clk100_inst/O
                         net (fo=9, routed)           1.729     9.618    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.706 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.718    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.814 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.548    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.100 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    14.101    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.463 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.463    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     7.765    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.889 r  clk100_inst/O
                         net (fo=9, routed)           1.729     9.618    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.706 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.718    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.814 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.541    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.093 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    14.094    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.457 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.457    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     7.765    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.889 r  clk100_inst/O
                         net (fo=9, routed)           1.729     9.618    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.706 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.718    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.814 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.541    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.093 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    14.094    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.456 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.456    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.748%)  route 0.001ns (0.252%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     3.721    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     3.766 r  clk100_inst/O
                         net (fo=9, routed)           0.846     4.611    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.661 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.324    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.350 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.946    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.138 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.139    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     6.343 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.343    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     3.721    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     3.766 r  clk100_inst/O
                         net (fo=9, routed)           0.846     4.611    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.661 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.324    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.350 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.946    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.138 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.139    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     6.355 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.355    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     3.721    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     3.766 r  clk100_inst/O
                         net (fo=9, routed)           0.846     4.611    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.661 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.324    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.350 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.943    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.135 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.136    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.375 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.375    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     3.721    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     3.766 r  clk100_inst/O
                         net (fo=9, routed)           0.846     4.611    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.661 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.324    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.350 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.943    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.135 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.136    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.375 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.375    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout4
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 0.096ns (2.730%)  route 3.421ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100 (IN)
                         net (fo=0)                   0.000     2.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.079     8.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.306 f  clk100_inst/O
                         net (fo=9, routed)           1.729    10.034    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088    10.122 f  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    12.135    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    12.231 f  BUFG_4/O
                         net (fo=8, routed)           1.408    13.639    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.026ns (2.179%)  route 1.167ns (97.821%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.717     1.637    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  clk100_inst/O
                         net (fo=9, routed)           0.846     2.528    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.578 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.241    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.267 r  BUFG_4/O
                         net (fo=8, routed)           0.505     3.771    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.124ns  (logic 1.631ns (39.555%)  route 2.493ns (60.445%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           2.493     4.000    cpu_reset_IBUF
    SLICE_X68Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.124 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.124    soc_crg_reset
    SLICE_X68Y96         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.882     7.277    soc_crg_clkin
    SLICE_X68Y96         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.320ns (23.250%)  route 1.056ns (76.750%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           1.056     1.330    cpu_reset_IBUF
    SLICE_X68Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.375 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     1.375    soc_crg_reset
    SLICE_X68Y96         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           1.046     3.284    soc_crg_clkin
    SLICE_X68Y96         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.834ns  (logic 25.045ns (66.197%)  route 12.789ns (33.803%))
  Logic Levels:           78  (CARRY4=62 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758     4.399    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.523 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000     4.523    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.073 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.073    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.187 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.187    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.301 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.301    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.614 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620     6.234    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    10.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    10.269    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.787 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    12.827    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    12.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.951    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    13.332    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.449    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.566    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.683    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.800    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.917    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.136 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    15.148    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    15.443 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    15.443    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.975 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    17.200    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    17.324 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    17.324    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.856 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    17.856    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.970    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.084 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.084    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.198 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.198    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.312    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.426 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.426    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.540 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.540    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.654 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    18.654    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.768 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.768    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.882 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.882    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.996 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.996    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.110 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.110    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.224    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.338 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    19.338    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    19.452    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.765 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    21.033    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    21.339 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.339    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.871 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    21.871    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.985 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.985    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.099 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.099    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.213 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.213    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.327 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.327    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.441 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.441    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.555    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    22.670    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.784    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    22.898    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.012    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.325 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    24.071    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    24.377 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    24.377    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.909 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.909    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.023 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.023    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.137    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.450 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    26.992    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    27.298 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    27.298    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.811 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.811    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.928 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.928    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.045 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.045    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.162 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.162    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.279 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.279    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.396 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.396    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.513    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.732 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    29.327    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    29.622 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    29.622    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.154 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    31.344    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    31.468 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    31.468    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.000 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.000    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.334 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    32.955    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    33.258 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    33.258    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.791 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.791    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.908 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.908    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.025 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.025    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.142 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.142    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.259 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.259    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.582 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    35.407    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    35.713 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    35.713    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.245 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.046    37.291    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I4_O)        0.124    37.415 r  Cfu/CONV_1D/ret[10]_i_2/O
                         net (fo=1, routed)           0.295    37.710    VexRiscv/ret_reg[10][1]
    SLICE_X54Y107        LUT6 (Prop_lut6_I0_O)        0.124    37.834 r  VexRiscv/ret[10]_i_1/O
                         net (fo=1, routed)           0.000    37.834    Cfu/CONV_1D/ret_reg[10]_0
    SLICE_X54Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     6.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.977 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.895    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.986 r  BUFG/O
                         net (fo=7579, routed)        1.490    10.476    Cfu/CONV_1D/out
    SLICE_X54Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[10]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.695ns  (logic 25.045ns (66.442%)  route 12.650ns (33.558%))
  Logic Levels:           78  (CARRY4=62 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758     4.399    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.523 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000     4.523    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.073 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.073    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.187 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.187    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.301 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.301    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.614 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620     6.234    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    10.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    10.269    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.787 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    12.827    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    12.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.951    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    13.332    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.449    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.566    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.683    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.800    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.917    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.136 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    15.148    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    15.443 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    15.443    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.975 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    17.200    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    17.324 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    17.324    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.856 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    17.856    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.970    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.084 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.084    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.198 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.198    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.312    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.426 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.426    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.540 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.540    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.654 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    18.654    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.768 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.768    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.882 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.882    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.996 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.996    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.110 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.110    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.224    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.338 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    19.338    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    19.452    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.765 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    21.033    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    21.339 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.339    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.871 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    21.871    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.985 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.985    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.099 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.099    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.213 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.213    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.327 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.327    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.441 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.441    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.555    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    22.670    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.784    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    22.898    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.012    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.325 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    24.071    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    24.377 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    24.377    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.909 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.909    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.023 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.023    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.137    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.450 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    26.992    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    27.298 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    27.298    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.811 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.811    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.928 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.928    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.045 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.045    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.162 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.162    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.279 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.279    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.396 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.396    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.513    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.732 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    29.327    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    29.622 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    29.622    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.154 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    31.344    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    31.468 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    31.468    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.000 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.000    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.334 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    32.955    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    33.258 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    33.258    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.791 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.791    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.908 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.908    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.025 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.025    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.142 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.142    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.259 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.259    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.582 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    35.407    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    35.713 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    35.713    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.245 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.043    37.288    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I4_O)        0.124    37.412 r  Cfu/CONV_1D/ret[0]_i_4/O
                         net (fo=1, routed)           0.159    37.571    VexRiscv/ret_reg[10][0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I2_O)        0.124    37.695 r  VexRiscv/ret[0]_i_1/O
                         net (fo=1, routed)           0.000    37.695    Cfu/CONV_1D/ret_reg[0]_0
    SLICE_X52Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     6.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.977 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.895    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.986 r  BUFG/O
                         net (fo=7579, routed)        1.490    10.476    Cfu/CONV_1D/out
    SLICE_X52Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.524ns  (logic 24.921ns (66.413%)  route 12.603ns (33.587%))
  Logic Levels:           77  (CARRY4=62 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758     4.399    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.523 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000     4.523    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.073 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.073    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.187 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.187    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.301 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.301    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.614 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620     6.234    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    10.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    10.269    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.787 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    12.827    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    12.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.951    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    13.332    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.449    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.566    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.683    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.800    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.917    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.136 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    15.148    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    15.443 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    15.443    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.975 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    17.200    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    17.324 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    17.324    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.856 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    17.856    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.970    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.084 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.084    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.198 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.198    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.312    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.426 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.426    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.540 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.540    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.654 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    18.654    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.768 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.768    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.882 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.882    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.996 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.996    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.110 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.110    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.224    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.338 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    19.338    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    19.452    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.765 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    21.033    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    21.339 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.339    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.871 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    21.871    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.985 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.985    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.099 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.099    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.213 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.213    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.327 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.327    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.441 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.441    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.555    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    22.670    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.784    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    22.898    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.012    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.325 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    24.071    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    24.377 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    24.377    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.909 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.909    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.023 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.023    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.137    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.450 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    26.992    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    27.298 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    27.298    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.811 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.811    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.928 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.928    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.045 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.045    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.162 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.162    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.279 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.279    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.396 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.396    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.513    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.732 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    29.327    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    29.622 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    29.622    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.154 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    31.344    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    31.468 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    31.468    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.000 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.000    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.334 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    32.955    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    33.258 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    33.258    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.791 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.791    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.908 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.908    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.025 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.025    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.142 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.142    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.259 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.259    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.582 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    35.407    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    35.713 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    35.713    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.245 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.156    37.400    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    37.524 r  Cfu/CONV_1D/ret[6]_i_1/O
                         net (fo=1, routed)           0.000    37.524    Cfu/CONV_1D/quanted_acc[6]
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     6.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.977 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.895    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.986 r  BUFG/O
                         net (fo=7579, routed)        1.498    10.484    Cfu/CONV_1D/out
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.438ns  (logic 24.921ns (66.566%)  route 12.517ns (33.434%))
  Logic Levels:           77  (CARRY4=62 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758     4.399    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.523 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000     4.523    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.073 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.073    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.187 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.187    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.301 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.301    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.614 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620     6.234    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    10.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    10.269    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.787 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    12.827    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    12.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.951    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    13.332    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.449    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.566    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.683    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.800    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.917    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.136 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    15.148    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    15.443 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    15.443    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.975 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    17.200    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    17.324 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    17.324    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.856 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    17.856    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.970    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.084 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.084    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.198 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.198    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.312    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.426 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.426    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.540 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.540    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.654 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    18.654    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.768 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.768    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.882 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.882    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.996 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.996    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.110 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.110    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.224    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.338 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    19.338    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    19.452    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.765 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    21.033    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    21.339 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.339    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.871 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    21.871    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.985 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.985    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.099 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.099    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.213 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.213    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.327 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.327    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.441 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.441    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.555    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    22.670    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.784    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    22.898    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.012    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.325 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    24.071    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    24.377 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    24.377    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.909 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.909    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.023 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.023    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.137    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.450 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    26.992    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    27.298 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    27.298    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.811 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.811    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.928 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.928    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.045 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.045    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.162 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.162    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.279 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.279    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.396 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.396    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.513    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.732 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    29.327    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    29.622 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    29.622    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.154 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    31.344    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    31.468 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    31.468    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.000 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.000    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.334 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    32.955    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    33.258 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    33.258    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.791 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.791    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.908 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.908    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.025 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.025    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.142 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.142    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.259 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.259    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.582 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    35.407    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    35.713 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    35.713    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.245 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.069    37.314    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    37.438 r  Cfu/CONV_1D/ret[21]_i_1/O
                         net (fo=1, routed)           0.000    37.438    Cfu/CONV_1D/quanted_acc[21]
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     6.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.977 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.895    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.986 r  BUFG/O
                         net (fo=7579, routed)        1.498    10.484    Cfu/CONV_1D/out
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[21]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.435ns  (logic 24.921ns (66.571%)  route 12.514ns (33.429%))
  Logic Levels:           77  (CARRY4=62 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758     4.399    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.523 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000     4.523    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.073 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.073    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.187 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.187    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.301 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.301    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.614 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620     6.234    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    10.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    10.269    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.787 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    12.827    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    12.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.951    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    13.332    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.449    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.566    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.683    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.800    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.917    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.136 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    15.148    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    15.443 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    15.443    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.975 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    17.200    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    17.324 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    17.324    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.856 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    17.856    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.970    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.084 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.084    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.198 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.198    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.312    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.426 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.426    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.540 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.540    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.654 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    18.654    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.768 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.768    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.882 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.882    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.996 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.996    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.110 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.110    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.224    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.338 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    19.338    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    19.452    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.765 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    21.033    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    21.339 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.339    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.871 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    21.871    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.985 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.985    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.099 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.099    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.213 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.213    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.327 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.327    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.441 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.441    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.555    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    22.670    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.784    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    22.898    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.012    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.325 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    24.071    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    24.377 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    24.377    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.909 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.909    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.023 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.023    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.137    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.450 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    26.992    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    27.298 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    27.298    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.811 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.811    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.928 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.928    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.045 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.045    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.162 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.162    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.279 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.279    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.396 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.396    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.513    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.732 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    29.327    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    29.622 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    29.622    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.154 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    31.344    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    31.468 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    31.468    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.000 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.000    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.334 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    32.955    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    33.258 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    33.258    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.791 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.791    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.908 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.908    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.025 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.025    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.142 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.142    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.259 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.259    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.582 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    35.407    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    35.713 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    35.713    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.245 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.067    37.311    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X46Y107        LUT6 (Prop_lut6_I4_O)        0.124    37.435 r  Cfu/CONV_1D/ret[8]_i_1/O
                         net (fo=1, routed)           0.000    37.435    Cfu/CONV_1D/quanted_acc[8]
    SLICE_X46Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     6.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.977 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.895    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.986 r  BUFG/O
                         net (fo=7579, routed)        1.499    10.485    Cfu/CONV_1D/out
    SLICE_X46Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.407ns  (logic 24.921ns (66.621%)  route 12.486ns (33.379%))
  Logic Levels:           77  (CARRY4=62 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758     4.399    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.523 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000     4.523    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.073 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.073    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.187 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.187    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.301 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.301    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.614 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620     6.234    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    10.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    10.269    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.787 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    12.827    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    12.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.951    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    13.332    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.449    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.566    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.683    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.800    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.917    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.136 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    15.148    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    15.443 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    15.443    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.975 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    17.200    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    17.324 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    17.324    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.856 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    17.856    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.970    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.084 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.084    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.198 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.198    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.312    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.426 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.426    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.540 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.540    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.654 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    18.654    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.768 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.768    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.882 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.882    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.996 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.996    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.110 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.110    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.224    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.338 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    19.338    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    19.452    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.765 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    21.033    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    21.339 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.339    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.871 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    21.871    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.985 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.985    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.099 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.099    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.213 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.213    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.327 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.327    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.441 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.441    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.555    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    22.670    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.784    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    22.898    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.012    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.325 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    24.071    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    24.377 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    24.377    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.909 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.909    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.023 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.023    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.137    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.450 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    26.992    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    27.298 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    27.298    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.811 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.811    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.928 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.928    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.045 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.045    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.162 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.162    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.279 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.279    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.396 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.396    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.513    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.732 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    29.327    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    29.622 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    29.622    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.154 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    31.344    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    31.468 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    31.468    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.000 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.000    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.334 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    32.955    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    33.258 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    33.258    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.791 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.791    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.908 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.908    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.025 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.025    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.142 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.142    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.259 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.259    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.582 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    35.407    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    35.713 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    35.713    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.245 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.039    37.283    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X47Y108        LUT6 (Prop_lut6_I4_O)        0.124    37.407 r  Cfu/CONV_1D/ret[12]_i_1/O
                         net (fo=1, routed)           0.000    37.407    Cfu/CONV_1D/quanted_acc[12]
    SLICE_X47Y108        FDRE                                         r  Cfu/CONV_1D/ret_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     6.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.977 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.895    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.986 r  BUFG/O
                         net (fo=7579, routed)        1.499    10.485    Cfu/CONV_1D/out
    SLICE_X47Y108        FDRE                                         r  Cfu/CONV_1D/ret_reg[12]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.405ns  (logic 24.921ns (66.624%)  route 12.484ns (33.376%))
  Logic Levels:           77  (CARRY4=62 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758     4.399    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.523 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000     4.523    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.073 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.073    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.187 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.187    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.301 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.301    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.614 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620     6.234    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    10.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    10.269    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.787 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    12.827    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    12.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.951    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    13.332    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.449    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.566    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.683    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.800    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.917    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.136 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    15.148    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    15.443 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    15.443    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.975 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    17.200    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    17.324 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    17.324    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.856 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    17.856    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.970    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.084 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.084    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.198 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.198    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.312    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.426 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.426    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.540 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.540    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.654 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    18.654    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.768 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.768    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.882 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.882    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.996 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.996    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.110 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.110    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.224    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.338 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    19.338    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    19.452    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.765 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    21.033    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    21.339 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.339    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.871 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    21.871    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.985 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.985    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.099 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.099    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.213 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.213    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.327 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.327    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.441 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.441    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.555    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    22.670    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.784    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    22.898    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.012    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.325 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    24.071    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    24.377 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    24.377    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.909 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.909    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.023 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.023    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.137    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.450 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    26.992    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    27.298 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    27.298    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.811 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.811    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.928 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.928    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.045 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.045    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.162 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.162    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.279 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.279    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.396 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.396    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.513    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.732 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    29.327    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    29.622 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    29.622    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.154 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    31.344    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    31.468 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    31.468    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.000 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.000    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.334 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    32.955    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    33.258 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    33.258    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.791 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.791    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.908 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.908    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.025 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.025    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.142 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.142    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.259 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.259    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.582 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    35.407    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    35.713 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    35.713    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.245 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.037    37.281    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X47Y108        LUT6 (Prop_lut6_I4_O)        0.124    37.405 r  Cfu/CONV_1D/ret[13]_i_1/O
                         net (fo=1, routed)           0.000    37.405    Cfu/CONV_1D/quanted_acc[13]
    SLICE_X47Y108        FDRE                                         r  Cfu/CONV_1D/ret_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     6.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.977 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.895    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.986 r  BUFG/O
                         net (fo=7579, routed)        1.499    10.485    Cfu/CONV_1D/out
    SLICE_X47Y108        FDRE                                         r  Cfu/CONV_1D/ret_reg[13]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.393ns  (logic 24.921ns (66.647%)  route 12.472ns (33.353%))
  Logic Levels:           77  (CARRY4=62 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758     4.399    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.523 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000     4.523    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.073 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.073    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.187 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.187    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.301 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.301    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.614 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620     6.234    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    10.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    10.269    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.787 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    12.827    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    12.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.951    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    13.332    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.449    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.566    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.683    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.800    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.917    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.136 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    15.148    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    15.443 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    15.443    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.975 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    17.200    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    17.324 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    17.324    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.856 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    17.856    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.970    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.084 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.084    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.198 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.198    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.312    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.426 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.426    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.540 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.540    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.654 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    18.654    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.768 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.768    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.882 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.882    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.996 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.996    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.110 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.110    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.224    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.338 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    19.338    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    19.452    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.765 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    21.033    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    21.339 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.339    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.871 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    21.871    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.985 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.985    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.099 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.099    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.213 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.213    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.327 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.327    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.441 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.441    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.555    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    22.670    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.784    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    22.898    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.012    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.325 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    24.071    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    24.377 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    24.377    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.909 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.909    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.023 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.023    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.137    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.450 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    26.992    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    27.298 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    27.298    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.811 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.811    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.928 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.928    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.045 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.045    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.162 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.162    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.279 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.279    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.396 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.396    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.513    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.732 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    29.327    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    29.622 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    29.622    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.154 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    31.344    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    31.468 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    31.468    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.000 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.000    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.334 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    32.955    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    33.258 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    33.258    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.791 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.791    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.908 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.908    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.025 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.025    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.142 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.142    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.259 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.259    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.582 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    35.407    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    35.713 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    35.713    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.245 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.024    37.269    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X46Y106        LUT6 (Prop_lut6_I4_O)        0.124    37.393 r  Cfu/CONV_1D/ret[31]_i_3/O
                         net (fo=1, routed)           0.000    37.393    Cfu/CONV_1D/quanted_acc[31]
    SLICE_X46Y106        FDRE                                         r  Cfu/CONV_1D/ret_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     6.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.977 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.895    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.986 r  BUFG/O
                         net (fo=7579, routed)        1.500    10.486    Cfu/CONV_1D/out
    SLICE_X46Y106        FDRE                                         r  Cfu/CONV_1D/ret_reg[31]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.379ns  (logic 24.921ns (66.671%)  route 12.458ns (33.329%))
  Logic Levels:           77  (CARRY4=62 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758     4.399    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.523 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000     4.523    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.073 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.073    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.187 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.187    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.301 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.301    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.614 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620     6.234    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    10.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    10.269    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.787 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    12.827    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    12.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.951    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    13.332    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.449    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.566    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.683    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.800    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.917    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.136 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    15.148    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    15.443 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    15.443    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.975 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    17.200    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    17.324 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    17.324    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.856 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    17.856    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.970    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.084 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.084    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.198 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.198    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.312    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.426 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.426    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.540 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.540    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.654 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    18.654    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.768 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.768    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.882 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.882    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.996 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.996    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.110 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.110    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.224    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.338 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    19.338    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    19.452    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.765 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    21.033    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    21.339 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.339    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.871 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    21.871    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.985 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.985    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.099 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.099    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.213 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.213    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.327 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.327    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.441 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.441    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.555    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    22.670    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.784    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    22.898    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.012    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.325 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    24.071    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    24.377 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    24.377    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.909 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.909    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.023 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.023    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.137    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.450 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    26.992    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    27.298 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    27.298    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.811 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.811    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.928 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.928    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.045 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.045    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.162 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.162    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.279 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.279    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.396 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.396    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.513    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.732 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    29.327    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    29.622 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    29.622    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.154 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    31.344    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    31.468 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    31.468    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.000 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.000    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.334 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    32.955    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    33.258 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    33.258    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.791 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.791    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.908 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.908    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.025 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.025    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.142 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.142    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.259 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.259    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.582 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    35.407    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    35.713 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    35.713    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.245 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.011    37.255    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I4_O)        0.124    37.379 r  Cfu/CONV_1D/ret[7]_i_1/O
                         net (fo=1, routed)           0.000    37.379    Cfu/CONV_1D/quanted_acc[7]
    SLICE_X49Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     6.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.977 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.895    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.986 r  BUFG/O
                         net (fo=7579, routed)        1.499    10.485    Cfu/CONV_1D/out
    SLICE_X49Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[7]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.377ns  (logic 24.921ns (66.674%)  route 12.456ns (33.326%))
  Logic Levels:           77  (CARRY4=62 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           0.758     4.399    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.523 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22/O
                         net (fo=1, routed)           0.000     4.523    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_22_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.073 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.073    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.187 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.187    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.301 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.301    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.614 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.620     6.234    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.033    10.267 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    10.269    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.787 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[0]
                         net (fo=1, routed)           1.040    12.827    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_105
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    12.951 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.951    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3/CO[3]
                         net (fo=1, routed)           0.001    13.332    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.449    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.566    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.683    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.800    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.917    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.136 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[0]
                         net (fo=5, routed)           1.013    15.148    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[56]
    SLICE_X53Y102        LUT2 (Prop_lut2_I0_O)        0.295    15.443 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8/O
                         net (fo=1, routed)           0.000    15.443    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_8_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.975 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.224    17.200    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124    17.324 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    17.324    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.856 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    17.856    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.970    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.084 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.084    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.198 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.198    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.312 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.312    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.426 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.426    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.540 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.540    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.654 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.001    18.654    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.768 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.768    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.882 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.882    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.996 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.996    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.110 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.110    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.224    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.338 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    19.338    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    19.452    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.765 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           1.268    21.033    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.306    21.339 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.339    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.871 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    21.871    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.985 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.985    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.099 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.099    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.213 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.213    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.327 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.327    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.441 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.441    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.555    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/CO[3]
                         net (fo=1, routed)           0.001    22.670    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.784    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8/CO[3]
                         net (fo=1, routed)           0.000    22.898    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__8_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.012    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__9_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.325 f  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__10/O[3]
                         net (fo=1, routed)           0.746    24.071    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[47]
    SLICE_X55Y104        LUT4 (Prop_lut4_I3_O)        0.306    24.377 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10/O
                         net (fo=1, routed)           0.000    24.377    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_10_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.909 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.909    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.023 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.023    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.137    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.450 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          1.541    26.992    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.306    27.298 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    27.298    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.811 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.811    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.928 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.928    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.045 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.045    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.162 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.162    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.279 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.279    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.396 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.396    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.513    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.732 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_1/O[0]
                         net (fo=2, routed)           0.596    29.327    Cfu/CONV_1D/QUANT/RDBP/threshold[28]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.295    29.622 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5/O
                         net (fo=1, routed)           0.000    29.622    Cfu/CONV_1D/QUANT/RDBP/_carry__6_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.154 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           1.190    31.344    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.124    31.468 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    31.468    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.000 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.000    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.334 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.620    32.955    Cfu/CONV_1D/RDBP_ret[5]
    SLICE_X50Y103        LUT2 (Prop_lut2_I0_O)        0.303    33.258 r  Cfu/CONV_1D/ret[7]_i_6/O
                         net (fo=1, routed)           0.000    33.258    Cfu/CONV_1D/ret[7]_i_6_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.791 r  Cfu/CONV_1D/ret_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.791    Cfu/CONV_1D/ret_reg[7]_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.908 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.908    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.025 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.025    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.142 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.142    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.259 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.259    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.582 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.825    35.407    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X47Y107        LUT4 (Prop_lut4_I2_O)        0.306    35.713 r  Cfu/CONV_1D/ret[31]_i_35/O
                         net (fo=1, routed)           0.000    35.713    Cfu/CONV_1D/ret[31]_i_35_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.245 r  Cfu/CONV_1D/ret_reg[31]_i_7/CO[3]
                         net (fo=32, routed)          1.009    37.253    Cfu/CONV_1D/ret_reg[31]_i_7_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    37.377 r  Cfu/CONV_1D/ret[20]_i_1/O
                         net (fo=1, routed)           0.000    37.377    Cfu/CONV_1D/quanted_acc[20]
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     5.294    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     5.394 r  clk100_inst/O
                         net (fo=9, routed)           1.500     6.894    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.977 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.895    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.986 r  BUFG/O
                         net (fo=7579, routed)        1.498    10.484    Cfu/CONV_1D/out
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.323ns  (logic 0.294ns (12.645%)  route 2.030ns (87.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           2.030     2.323    serial_rx_IBUF
    SLICE_X70Y104        FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.836     4.823    sys_clk
    SLICE_X70Y104        FDRE                                         r  soc_builder_regs0_reg/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.715ns  (logic 1.404ns (51.708%)  route 1.311ns (48.292%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.169     0.692    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X57Y106        LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13/O
                         net (fo=1, routed)           0.000     0.737    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.803 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[2]
                         net (fo=4, routed)           0.196     0.999    Cfu/CONV_1D/QUANT/RDBP/a__2[10]
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.108     1.107 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.294     1.401    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X55Y107        LUT4 (Prop_lut4_I2_O)        0.045     1.446 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     1.446    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.509 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.392     1.901    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X51Y107        LUT6 (Prop_lut6_I5_O)        0.110     2.011 r  Cfu/CONV_1D/QUANT/SRDHM/ret[23]_i_9/O
                         net (fo=1, routed)           0.000     2.011    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[22]
    SLICE_X51Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.077 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[23]_i_3/O[2]
                         net (fo=2, routed)           0.113     2.191    Cfu/CONV_1D/RDBP_ret[22]
    SLICE_X50Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.182     2.373 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.373    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.413 r  Cfu/CONV_1D/ret_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.413    Cfu/CONV_1D/ret_reg[27]_i_2_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.466 r  Cfu/CONV_1D/ret_reg[31]_i_8/O[0]
                         net (fo=5, routed)           0.145     2.610    Cfu/CONV_1D/RDBP_ret_offseted[28]
    SLICE_X47Y109        LUT6 (Prop_lut6_I5_O)        0.105     2.715 r  Cfu/CONV_1D/ret[28]_i_1/O
                         net (fo=1, routed)           0.000     2.715    Cfu/CONV_1D/quanted_acc[28]
    SLICE_X47Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.831     4.819    Cfu/CONV_1D/out
    SLICE_X47Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[28]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.746ns  (logic 1.327ns (48.327%)  route 1.419ns (51.673%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.169     0.692    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X57Y106        LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13/O
                         net (fo=1, routed)           0.000     0.737    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.803 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[2]
                         net (fo=4, routed)           0.196     0.999    Cfu/CONV_1D/QUANT/RDBP/a__2[10]
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.108     1.107 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.294     1.401    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X55Y107        LUT4 (Prop_lut4_I2_O)        0.045     1.446 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     1.446    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.509 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.363     1.872    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X51Y106        LUT6 (Prop_lut6_I5_O)        0.110     1.982 r  Cfu/CONV_1D/QUANT/SRDHM/ret[19]_i_9/O
                         net (fo=1, routed)           0.000     1.982    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[18]
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.048 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[19]_i_3/O[2]
                         net (fo=2, routed)           0.113     2.161    Cfu/CONV_1D/RDBP_ret[18]
    SLICE_X50Y106        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.192     2.353 r  Cfu/CONV_1D/ret_reg[19]_i_2/O[3]
                         net (fo=5, routed)           0.281     2.635    Cfu/CONV_1D/RDBP_ret_offseted[19]
    SLICE_X49Y107        LUT6 (Prop_lut6_I5_O)        0.111     2.746 r  Cfu/CONV_1D/ret[19]_i_1/O
                         net (fo=1, routed)           0.000     2.746    Cfu/CONV_1D/quanted_acc[19]
    SLICE_X49Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.831     4.819    Cfu/CONV_1D/out
    SLICE_X49Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[19]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.762ns  (logic 1.364ns (49.387%)  route 1.398ns (50.613%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.169     0.692    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X57Y106        LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13/O
                         net (fo=1, routed)           0.000     0.737    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.803 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[2]
                         net (fo=4, routed)           0.196     0.999    Cfu/CONV_1D/QUANT/RDBP/a__2[10]
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.108     1.107 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.294     1.401    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X55Y107        LUT4 (Prop_lut4_I2_O)        0.045     1.446 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     1.446    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.509 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.392     1.901    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X51Y107        LUT6 (Prop_lut6_I5_O)        0.110     2.011 r  Cfu/CONV_1D/QUANT/SRDHM/ret[23]_i_9/O
                         net (fo=1, routed)           0.000     2.011    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[22]
    SLICE_X51Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.077 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[23]_i_3/O[2]
                         net (fo=2, routed)           0.113     2.191    Cfu/CONV_1D/RDBP_ret[22]
    SLICE_X50Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.182     2.373 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.373    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.426 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[0]
                         net (fo=5, routed)           0.231     2.657    Cfu/CONV_1D/RDBP_ret_offseted[24]
    SLICE_X46Y108        LUT6 (Prop_lut6_I5_O)        0.105     2.762 r  Cfu/CONV_1D/ret[24]_i_1/O
                         net (fo=1, routed)           0.000     2.762    Cfu/CONV_1D/quanted_acc[24]
    SLICE_X46Y108        FDRE                                         r  Cfu/CONV_1D/ret_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.831     4.819    Cfu/CONV_1D/out
    SLICE_X46Y108        FDRE                                         r  Cfu/CONV_1D/ret_reg[24]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.770ns  (logic 1.327ns (47.905%)  route 1.443ns (52.095%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.169     0.692    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X57Y106        LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13/O
                         net (fo=1, routed)           0.000     0.737    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.803 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[2]
                         net (fo=4, routed)           0.196     0.999    Cfu/CONV_1D/QUANT/RDBP/a__2[10]
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.108     1.107 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.294     1.401    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X55Y107        LUT4 (Prop_lut4_I2_O)        0.045     1.446 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     1.446    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.509 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.392     1.901    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X51Y107        LUT6 (Prop_lut6_I5_O)        0.110     2.011 r  Cfu/CONV_1D/QUANT/SRDHM/ret[23]_i_9/O
                         net (fo=1, routed)           0.000     2.011    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[22]
    SLICE_X51Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.077 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[23]_i_3/O[2]
                         net (fo=2, routed)           0.113     2.191    Cfu/CONV_1D/RDBP_ret[22]
    SLICE_X50Y107        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.192     2.383 r  Cfu/CONV_1D/ret_reg[23]_i_2/O[3]
                         net (fo=5, routed)           0.277     2.659    Cfu/CONV_1D/RDBP_ret_offseted[23]
    SLICE_X46Y108        LUT6 (Prop_lut6_I5_O)        0.111     2.770 r  Cfu/CONV_1D/ret[23]_i_1/O
                         net (fo=1, routed)           0.000     2.770    Cfu/CONV_1D/quanted_acc[23]
    SLICE_X46Y108        FDRE                                         r  Cfu/CONV_1D/ret_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.831     4.819    Cfu/CONV_1D/out
    SLICE_X46Y108        FDRE                                         r  Cfu/CONV_1D/ret_reg[23]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.772ns  (logic 1.305ns (47.072%)  route 1.467ns (52.928%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=2 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.169     0.692    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X57Y106        LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13/O
                         net (fo=1, routed)           0.000     0.737    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.803 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[2]
                         net (fo=4, routed)           0.196     0.999    Cfu/CONV_1D/QUANT/RDBP/a__2[10]
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.108     1.107 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.294     1.401    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X55Y107        LUT4 (Prop_lut4_I2_O)        0.045     1.446 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     1.446    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.509 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.363     1.872    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X51Y106        LUT6 (Prop_lut6_I5_O)        0.110     1.982 r  Cfu/CONV_1D/QUANT/SRDHM/ret[19]_i_9/O
                         net (fo=1, routed)           0.000     1.982    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[18]
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.048 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[19]_i_3/O[2]
                         net (fo=2, routed)           0.207     2.255    Cfu/CONV_1D/RDBP_ret[18]
    SLICE_X50Y106        LUT2 (Prop_lut2_I0_O)        0.108     2.363 r  Cfu/CONV_1D/ret[19]_i_5/O
                         net (fo=1, routed)           0.000     2.363    Cfu/CONV_1D/ret[19]_i_5_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.428 r  Cfu/CONV_1D/ret_reg[19]_i_2/O[2]
                         net (fo=5, routed)           0.236     2.664    Cfu/CONV_1D/RDBP_ret_offseted[18]
    SLICE_X49Y107        LUT6 (Prop_lut6_I5_O)        0.108     2.772 r  Cfu/CONV_1D/ret[18]_i_1/O
                         net (fo=1, routed)           0.000     2.772    Cfu/CONV_1D/quanted_acc[18]
    SLICE_X49Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.831     4.819    Cfu/CONV_1D/out
    SLICE_X49Y107        FDRE                                         r  Cfu/CONV_1D/ret_reg[18]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.774ns  (logic 1.380ns (49.751%)  route 1.394ns (50.249%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.169     0.692    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X57Y106        LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13/O
                         net (fo=1, routed)           0.000     0.737    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.803 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[2]
                         net (fo=4, routed)           0.196     0.999    Cfu/CONV_1D/QUANT/RDBP/a__2[10]
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.108     1.107 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.294     1.401    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X55Y107        LUT4 (Prop_lut4_I2_O)        0.045     1.446 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     1.446    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.509 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.392     1.901    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X51Y107        LUT6 (Prop_lut6_I5_O)        0.110     2.011 r  Cfu/CONV_1D/QUANT/SRDHM/ret[23]_i_9/O
                         net (fo=1, routed)           0.000     2.011    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[22]
    SLICE_X51Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.077 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[23]_i_3/O[2]
                         net (fo=2, routed)           0.113     2.191    Cfu/CONV_1D/RDBP_ret[22]
    SLICE_X50Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.182     2.373 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.373    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.439 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[2]
                         net (fo=5, routed)           0.227     2.666    Cfu/CONV_1D/RDBP_ret_offseted[26]
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.108     2.774 r  Cfu/CONV_1D/ret[26]_i_1/O
                         net (fo=1, routed)           0.000     2.774    Cfu/CONV_1D/quanted_acc[26]
    SLICE_X49Y106        FDRE                                         r  Cfu/CONV_1D/ret_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.832     4.820    Cfu/CONV_1D/out
    SLICE_X49Y106        FDRE                                         r  Cfu/CONV_1D/ret_reg[26]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.777ns  (logic 1.364ns (49.124%)  route 1.413ns (50.876%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.169     0.692    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X57Y106        LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13/O
                         net (fo=1, routed)           0.000     0.737    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.803 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[2]
                         net (fo=4, routed)           0.196     0.999    Cfu/CONV_1D/QUANT/RDBP/a__2[10]
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.108     1.107 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.294     1.401    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X55Y107        LUT4 (Prop_lut4_I2_O)        0.045     1.446 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     1.446    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.509 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.363     1.872    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X51Y106        LUT6 (Prop_lut6_I5_O)        0.110     1.982 r  Cfu/CONV_1D/QUANT/SRDHM/ret[19]_i_9/O
                         net (fo=1, routed)           0.000     1.982    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[18]
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.048 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[19]_i_3/O[2]
                         net (fo=2, routed)           0.113     2.161    Cfu/CONV_1D/RDBP_ret[18]
    SLICE_X50Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.182     2.343 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.343    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.396 r  Cfu/CONV_1D/ret_reg[23]_i_2/O[0]
                         net (fo=5, routed)           0.275     2.672    Cfu/CONV_1D/RDBP_ret_offseted[20]
    SLICE_X48Y109        LUT6 (Prop_lut6_I5_O)        0.105     2.777 r  Cfu/CONV_1D/ret[20]_i_1/O
                         net (fo=1, routed)           0.000     2.777    Cfu/CONV_1D/quanted_acc[20]
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.831     4.819    Cfu/CONV_1D/out
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[20]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.787ns  (logic 1.342ns (48.145%)  route 1.445ns (51.855%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.169     0.692    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X57Y106        LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13/O
                         net (fo=1, routed)           0.000     0.737    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.803 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[2]
                         net (fo=4, routed)           0.196     0.999    Cfu/CONV_1D/QUANT/RDBP/a__2[10]
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.108     1.107 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.294     1.401    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X55Y107        LUT4 (Prop_lut4_I2_O)        0.045     1.446 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     1.446    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.509 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.417     1.926    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X51Y109        LUT6 (Prop_lut6_I5_O)        0.110     2.036 r  Cfu/CONV_1D/QUANT/SRDHM/ret[31]_i_69/O
                         net (fo=1, routed)           0.000     2.036    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[29]
    SLICE_X51Y109        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.101 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[31]_i_36/O[1]
                         net (fo=2, routed)           0.125     2.225    Cfu/CONV_1D/RDBP_ret[29]
    SLICE_X50Y109        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.211     2.436 r  Cfu/CONV_1D/ret_reg[31]_i_8/O[2]
                         net (fo=5, routed)           0.243     2.679    Cfu/CONV_1D/RDBP_ret_offseted[30]
    SLICE_X46Y106        LUT6 (Prop_lut6_I5_O)        0.108     2.787 r  Cfu/CONV_1D/ret[30]_i_1/O
                         net (fo=1, routed)           0.000     2.787    Cfu/CONV_1D/quanted_acc[30]
    SLICE_X46Y106        FDRE                                         r  Cfu/CONV_1D/ret_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.832     4.820    Cfu/CONV_1D/out
    SLICE_X46Y106        FDRE                                         r  Cfu/CONV_1D/ret_reg[30]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.788ns  (logic 1.404ns (50.357%)  route 1.384ns (49.643%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.169     0.692    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X57Y106        LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13/O
                         net (fo=1, routed)           0.000     0.737    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_13_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.803 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[2]
                         net (fo=4, routed)           0.196     0.999    Cfu/CONV_1D/QUANT/RDBP/a__2[10]
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.108     1.107 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.294     1.401    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X55Y107        LUT4 (Prop_lut4_I2_O)        0.045     1.446 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     1.446    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.509 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.363     1.872    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X51Y106        LUT6 (Prop_lut6_I5_O)        0.110     1.982 r  Cfu/CONV_1D/QUANT/SRDHM/ret[19]_i_9/O
                         net (fo=1, routed)           0.000     1.982    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[18]
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.048 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[19]_i_3/O[2]
                         net (fo=2, routed)           0.113     2.161    Cfu/CONV_1D/RDBP_ret[18]
    SLICE_X50Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.182     2.343 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.343    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.433 r  Cfu/CONV_1D/ret_reg[23]_i_2/O[1]
                         net (fo=5, routed)           0.247     2.680    Cfu/CONV_1D/RDBP_ret_offseted[21]
    SLICE_X48Y109        LUT6 (Prop_lut6_I5_O)        0.108     2.788 r  Cfu/CONV_1D/ret[21]_i_1/O
                         net (fo=1, routed)           0.000     2.788    Cfu/CONV_1D/quanted_acc[21]
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     2.182    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     2.238 r  clk100_inst/O
                         net (fo=9, routed)           0.952     3.189    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.242 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.959    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.988 r  BUFG/O
                         net (fo=7579, routed)        0.831     4.819    Cfu/CONV_1D/out
    SLICE_X48Y109        FDRE                                         r  Cfu/CONV_1D/ret_reg[21]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.563ns = ( 14.730 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    soc_a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     1.744    soc_a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     9.461    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     9.561 f  clk100_inst/O
                         net (fo=9, routed)           1.500    11.061    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.144 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.062    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.153 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.730    sys4x_clk
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.569ns = ( 14.736 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    soc_a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.743    soc_a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     9.461    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     9.561 f  clk100_inst/O
                         net (fo=9, routed)           1.500    11.061    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.144 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.062    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.153 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.736    sys4x_clk
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.569ns = ( 14.736 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    soc_a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.738    soc_a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     9.461    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     9.561 f  clk100_inst/O
                         net (fo=9, routed)           1.500    11.061    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.144 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.062    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.153 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.736    sys4x_clk
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.570ns = ( 14.737 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    soc_a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.736    soc_a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     9.461    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     9.561 f  clk100_inst/O
                         net (fo=9, routed)           1.500    11.061    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.144 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.062    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.153 f  BUFG_2/O
                         net (fo=75, routed)          1.584    14.737    sys4x_clk
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.563ns = ( 14.730 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    soc_a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.733    soc_a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     9.461    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     9.561 f  clk100_inst/O
                         net (fo=9, routed)           1.500    11.061    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.144 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.062    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.153 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.730    sys4x_clk
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.560ns = ( 14.727 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    soc_a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.724 r  IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.724    soc_a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     9.461    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     9.561 f  clk100_inst/O
                         net (fo=9, routed)           1.500    11.061    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.144 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.062    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.153 f  BUFG_2/O
                         net (fo=75, routed)          1.574    14.727    sys4x_clk
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 1.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.562ns = ( 14.729 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.719 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     1.719    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     9.461    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     9.561 f  clk100_inst/O
                         net (fo=9, routed)           1.500    11.061    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.144 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.062    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.153 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.729    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 1.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.562ns = ( 14.729 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.718 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     1.718    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     9.461    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     9.561 f  clk100_inst/O
                         net (fo=9, routed)           1.500    11.061    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.144 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.062    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.153 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.729    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.575ns = ( 14.742 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     9.461    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     9.561 f  clk100_inst/O
                         net (fo=9, routed)           1.500    11.061    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.144 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.062    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.153 f  BUFG_2/O
                         net (fo=75, routed)          1.589    14.742    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.573ns = ( 14.740 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.872     9.461    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.100     9.561 f  clk100_inst/O
                         net (fo=9, routed)           1.500    11.061    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.144 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.062    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.153 f  BUFG_2/O
                         net (fo=75, routed)          1.587    14.740    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.572ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 9.025 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.329    soc_a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.572 r  IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.572    soc_a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     6.348    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     6.404 f  clk100_inst/O
                         net (fo=9, routed)           0.952     7.356    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.409 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.125    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.154 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.025    sys4x_clk
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.582ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.026 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    soc_a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.582 r  IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.582    soc_a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     6.348    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     6.404 f  clk100_inst/O
                         net (fo=9, routed)           0.952     7.356    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.409 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.125    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.154 f  BUFG_2/O
                         net (fo=75, routed)          0.872     9.026    sys4x_clk
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.026 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     6.348    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     6.404 f  clk100_inst/O
                         net (fo=9, routed)           0.952     7.356    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.409 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.125    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.154 f  BUFG_2/O
                         net (fo=75, routed)          0.872     9.026    sys4x_clk
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 9.025 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     6.348    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     6.404 f  clk100_inst/O
                         net (fo=9, routed)           0.952     7.356    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.409 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.125    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.154 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.025    sys4x_clk
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.584ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 9.025 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    soc_a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.584 r  IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.584    soc_a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     6.348    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     6.404 f  clk100_inst/O
                         net (fo=9, routed)           0.952     7.356    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.409 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.125    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.154 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.025    sys4x_clk
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 9.025 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    soc_a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.587 r  IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     0.587    soc_a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     6.348    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     6.404 f  clk100_inst/O
                         net (fo=9, routed)           0.952     7.356    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.409 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.125    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.154 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.025    sys4x_clk
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 9.025 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     6.348    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     6.404 f  clk100_inst/O
                         net (fo=9, routed)           0.952     7.356    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.409 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.125    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.154 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.025    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.027 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     6.348    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     6.404 f  clk100_inst/O
                         net (fo=9, routed)           0.952     7.356    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.409 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.125    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.154 f  BUFG_2/O
                         net (fo=75, routed)          0.873     9.027    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.017 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.611    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     6.348    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     6.404 f  clk100_inst/O
                         net (fo=9, routed)           0.952     7.356    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.409 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.125    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.154 f  BUFG_2/O
                         net (fo=75, routed)          0.863     9.017    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.017 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.612    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.016     6.348    clk100_IBUF_BUFG
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.056     6.404 f  clk100_inst/O
                         net (fo=9, routed)           0.952     7.356    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.409 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.125    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.154 f  BUFG_2/O
                         net (fo=75, routed)          0.863     9.017    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)





