// Seed: 1373936218
module module_0 (
    id_1,
    id_2
);
  inout supply0 id_2;
  output wire id_1;
  assign id_2 = -1 - 1;
  assign id_2 = ~id_2;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output uwire id_2,
    input wor id_3,
    input wire id_4,
    output supply0 id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri0 id_8
    , id_12,
    output wire id_9,
    output wire id_10
);
  logic id_13;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  assign modCall_1.id_2 = 0;
endmodule
