ARM GAS  /tmp/ccmCdE0b.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	NMI_Handler:
  24              	.LFB37:
  25              		.file 1 "Src/stm32f0xx_it.c"
   1:Src/stm32f0xx_it.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f0xx_it.c **** /**
   3:Src/stm32f0xx_it.c ****   ******************************************************************************
   4:Src/stm32f0xx_it.c ****   * @file    stm32f0xx_it.c
   5:Src/stm32f0xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Src/stm32f0xx_it.c ****   ******************************************************************************
   7:Src/stm32f0xx_it.c ****   *
   8:Src/stm32f0xx_it.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
   9:Src/stm32f0xx_it.c ****   *
  10:Src/stm32f0xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  11:Src/stm32f0xx_it.c ****   * are permitted provided that the following conditions are met:
  12:Src/stm32f0xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  13:Src/stm32f0xx_it.c ****   *      this list of conditions and the following disclaimer.
  14:Src/stm32f0xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  15:Src/stm32f0xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  16:Src/stm32f0xx_it.c ****   *      and/or other materials provided with the distribution.
  17:Src/stm32f0xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  18:Src/stm32f0xx_it.c ****   *      may be used to endorse or promote products derived from this software
  19:Src/stm32f0xx_it.c ****   *      without specific prior written permission.
  20:Src/stm32f0xx_it.c ****   *
  21:Src/stm32f0xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Src/stm32f0xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Src/stm32f0xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  24:Src/stm32f0xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  25:Src/stm32f0xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  26:Src/stm32f0xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  27:Src/stm32f0xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  28:Src/stm32f0xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  29:Src/stm32f0xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  30:Src/stm32f0xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31:Src/stm32f0xx_it.c ****   *
  32:Src/stm32f0xx_it.c ****   ******************************************************************************
  33:Src/stm32f0xx_it.c ****   */
ARM GAS  /tmp/ccmCdE0b.s 			page 2


  34:Src/stm32f0xx_it.c **** /* USER CODE END Header */
  35:Src/stm32f0xx_it.c **** 
  36:Src/stm32f0xx_it.c **** /* Includes ------------------------------------------------------------------*/
  37:Src/stm32f0xx_it.c **** #include "main.h"
  38:Src/stm32f0xx_it.c **** #include "stm32f0xx_it.h"
  39:Src/stm32f0xx_it.c **** /* Private includes ----------------------------------------------------------*/
  40:Src/stm32f0xx_it.c **** /* USER CODE BEGIN Includes */
  41:Src/stm32f0xx_it.c **** /* USER CODE END Includes */
  42:Src/stm32f0xx_it.c **** 
  43:Src/stm32f0xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  44:Src/stm32f0xx_it.c **** /* USER CODE BEGIN TD */
  45:Src/stm32f0xx_it.c **** 
  46:Src/stm32f0xx_it.c **** /* USER CODE END TD */
  47:Src/stm32f0xx_it.c **** 
  48:Src/stm32f0xx_it.c **** /* Private define ------------------------------------------------------------*/
  49:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PD */
  50:Src/stm32f0xx_it.c ****  
  51:Src/stm32f0xx_it.c **** /* USER CODE END PD */
  52:Src/stm32f0xx_it.c **** 
  53:Src/stm32f0xx_it.c **** /* Private macro -------------------------------------------------------------*/
  54:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PM */
  55:Src/stm32f0xx_it.c **** 
  56:Src/stm32f0xx_it.c **** /* USER CODE END PM */
  57:Src/stm32f0xx_it.c **** 
  58:Src/stm32f0xx_it.c **** /* Private variables ---------------------------------------------------------*/
  59:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PV */
  60:Src/stm32f0xx_it.c **** 
  61:Src/stm32f0xx_it.c **** /* USER CODE END PV */
  62:Src/stm32f0xx_it.c **** 
  63:Src/stm32f0xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  64:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PFP */
  65:Src/stm32f0xx_it.c **** 
  66:Src/stm32f0xx_it.c **** /* USER CODE END PFP */
  67:Src/stm32f0xx_it.c **** 
  68:Src/stm32f0xx_it.c **** /* Private user code ---------------------------------------------------------*/
  69:Src/stm32f0xx_it.c **** /* USER CODE BEGIN 0 */
  70:Src/stm32f0xx_it.c **** 
  71:Src/stm32f0xx_it.c **** /* USER CODE END 0 */
  72:Src/stm32f0xx_it.c **** 
  73:Src/stm32f0xx_it.c **** /* External variables --------------------------------------------------------*/
  74:Src/stm32f0xx_it.c **** extern PCD_HandleTypeDef hpcd_USB_FS;
  75:Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_tim2_ch1;
  76:Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_tim2_ch4;
  77:Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_tim2_ch3;
  78:Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_usart3_rx;
  79:Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_usart3_tx;
  80:Src/stm32f0xx_it.c **** /* USER CODE BEGIN EV */
  81:Src/stm32f0xx_it.c **** 
  82:Src/stm32f0xx_it.c **** /* USER CODE END EV */
  83:Src/stm32f0xx_it.c **** 
  84:Src/stm32f0xx_it.c **** /******************************************************************************/
  85:Src/stm32f0xx_it.c **** /*           Cortex-M0 Processor Interruption and Exception Handlers          */ 
  86:Src/stm32f0xx_it.c **** /******************************************************************************/
  87:Src/stm32f0xx_it.c **** /**
  88:Src/stm32f0xx_it.c ****   * @brief This function handles Non maskable interrupt.
  89:Src/stm32f0xx_it.c ****   */
  90:Src/stm32f0xx_it.c **** void NMI_Handler(void)
ARM GAS  /tmp/ccmCdE0b.s 			page 3


  91:Src/stm32f0xx_it.c **** {
  26              		.loc 1 91 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  92:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  93:Src/stm32f0xx_it.c **** 
  94:Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  95:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  96:Src/stm32f0xx_it.c **** 
  97:Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  98:Src/stm32f0xx_it.c **** }
  31              		.loc 1 98 0
  32              		@ sp needed
  33 0000 7047     		bx	lr
  34              		.cfi_endproc
  35              	.LFE37:
  37              		.section	.text.HardFault_Handler,"ax",%progbits
  38              		.align	1
  39              		.global	HardFault_Handler
  40              		.syntax unified
  41              		.code	16
  42              		.thumb_func
  43              		.fpu softvfp
  45              	HardFault_Handler:
  46              	.LFB38:
  99:Src/stm32f0xx_it.c **** 
 100:Src/stm32f0xx_it.c **** /**
 101:Src/stm32f0xx_it.c ****   * @brief This function handles Hard fault interrupt.
 102:Src/stm32f0xx_it.c ****   */
 103:Src/stm32f0xx_it.c **** void HardFault_Handler(void)
 104:Src/stm32f0xx_it.c **** {
  47              		.loc 1 104 0
  48              		.cfi_startproc
  49              		@ Volatile: function does not return.
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52              		@ link register save eliminated.
  53              	.L3:
  54 0000 FEE7     		b	.L3
  55              		.cfi_endproc
  56              	.LFE38:
  58              		.section	.text.SVC_Handler,"ax",%progbits
  59              		.align	1
  60              		.global	SVC_Handler
  61              		.syntax unified
  62              		.code	16
  63              		.thumb_func
  64              		.fpu softvfp
  66              	SVC_Handler:
  67              	.LFB39:
 105:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
 106:Src/stm32f0xx_it.c **** 
 107:Src/stm32f0xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
 108:Src/stm32f0xx_it.c ****   while (1)
 109:Src/stm32f0xx_it.c ****   {
ARM GAS  /tmp/ccmCdE0b.s 			page 4


 110:Src/stm32f0xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 111:Src/stm32f0xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 112:Src/stm32f0xx_it.c ****   }
 113:Src/stm32f0xx_it.c **** }
 114:Src/stm32f0xx_it.c **** 
 115:Src/stm32f0xx_it.c **** /**
 116:Src/stm32f0xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 117:Src/stm32f0xx_it.c ****   */
 118:Src/stm32f0xx_it.c **** void SVC_Handler(void)
 119:Src/stm32f0xx_it.c **** {
  68              		.loc 1 119 0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 0
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72              		@ link register save eliminated.
 120:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 0 */
 121:Src/stm32f0xx_it.c **** 
 122:Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 0 */
 123:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 1 */
 124:Src/stm32f0xx_it.c **** 
 125:Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 1 */
 126:Src/stm32f0xx_it.c **** }
  73              		.loc 1 126 0
  74              		@ sp needed
  75 0000 7047     		bx	lr
  76              		.cfi_endproc
  77              	.LFE39:
  79              		.section	.text.PendSV_Handler,"ax",%progbits
  80              		.align	1
  81              		.global	PendSV_Handler
  82              		.syntax unified
  83              		.code	16
  84              		.thumb_func
  85              		.fpu softvfp
  87              	PendSV_Handler:
  88              	.LFB40:
 127:Src/stm32f0xx_it.c **** 
 128:Src/stm32f0xx_it.c **** /**
 129:Src/stm32f0xx_it.c ****   * @brief This function handles Pendable request for system service.
 130:Src/stm32f0xx_it.c ****   */
 131:Src/stm32f0xx_it.c **** void PendSV_Handler(void)
 132:Src/stm32f0xx_it.c **** {
  89              		.loc 1 132 0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
 133:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 134:Src/stm32f0xx_it.c **** 
 135:Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 136:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 137:Src/stm32f0xx_it.c **** 
 138:Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 139:Src/stm32f0xx_it.c **** }
  94              		.loc 1 139 0
  95              		@ sp needed
  96 0000 7047     		bx	lr
ARM GAS  /tmp/ccmCdE0b.s 			page 5


  97              		.cfi_endproc
  98              	.LFE40:
 100              		.section	.text.SysTick_Handler,"ax",%progbits
 101              		.align	1
 102              		.global	SysTick_Handler
 103              		.syntax unified
 104              		.code	16
 105              		.thumb_func
 106              		.fpu softvfp
 108              	SysTick_Handler:
 109              	.LFB41:
 140:Src/stm32f0xx_it.c **** 
 141:Src/stm32f0xx_it.c **** /**
 142:Src/stm32f0xx_it.c ****   * @brief This function handles System tick timer.
 143:Src/stm32f0xx_it.c ****   */
 144:Src/stm32f0xx_it.c **** void SysTick_Handler(void)
 145:Src/stm32f0xx_it.c **** {
 110              		.loc 1 145 0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114 0000 10B5     		push	{r4, lr}
 115              	.LCFI0:
 116              		.cfi_def_cfa_offset 8
 117              		.cfi_offset 4, -8
 118              		.cfi_offset 14, -4
 146:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 147:Src/stm32f0xx_it.c **** 
 148:Src/stm32f0xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 149:Src/stm32f0xx_it.c ****   HAL_IncTick();
 119              		.loc 1 149 0
 120 0002 FFF7FEFF 		bl	HAL_IncTick
 121              	.LVL0:
 150:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 151:Src/stm32f0xx_it.c **** 
 152:Src/stm32f0xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 153:Src/stm32f0xx_it.c **** }
 122              		.loc 1 153 0
 123              		@ sp needed
 124 0006 10BD     		pop	{r4, pc}
 125              		.cfi_endproc
 126              	.LFE41:
 128              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 129              		.align	1
 130              		.global	DMA1_Channel1_IRQHandler
 131              		.syntax unified
 132              		.code	16
 133              		.thumb_func
 134              		.fpu softvfp
 136              	DMA1_Channel1_IRQHandler:
 137              	.LFB42:
 154:Src/stm32f0xx_it.c **** 
 155:Src/stm32f0xx_it.c **** /******************************************************************************/
 156:Src/stm32f0xx_it.c **** /* STM32F0xx Peripheral Interrupt Handlers                                    */
 157:Src/stm32f0xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 158:Src/stm32f0xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 159:Src/stm32f0xx_it.c **** /* please refer to the startup file (startup_stm32f0xx.s).                    */
ARM GAS  /tmp/ccmCdE0b.s 			page 6


 160:Src/stm32f0xx_it.c **** /******************************************************************************/
 161:Src/stm32f0xx_it.c **** 
 162:Src/stm32f0xx_it.c **** /**
 163:Src/stm32f0xx_it.c ****   * @brief This function handles DMA1 channel 2 and 3 interrupts.
 164:Src/stm32f0xx_it.c ****   */
 165:Src/stm32f0xx_it.c **** void DMA1_Channel1_IRQHandler(void)
 166:Src/stm32f0xx_it.c **** {
 138              		.loc 1 166 0
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 0
 141              		@ frame_needed = 0, uses_anonymous_args = 0
 142 0000 10B5     		push	{r4, lr}
 143              	.LCFI1:
 144              		.cfi_def_cfa_offset 8
 145              		.cfi_offset 4, -8
 146              		.cfi_offset 14, -4
 167:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */
 168:Src/stm32f0xx_it.c **** 
 169:Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel2_3_IRQn 0 */
 170:Src/stm32f0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 147              		.loc 1 170 0
 148 0002 0248     		ldr	r0, .L8
 149 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 150              	.LVL1:
 171:Src/stm32f0xx_it.c **** 
 172:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */
 173:Src/stm32f0xx_it.c **** 
 174:Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel2_3_IRQn 1 */
 175:Src/stm32f0xx_it.c **** }
 151              		.loc 1 175 0
 152              		@ sp needed
 153 0008 10BD     		pop	{r4, pc}
 154              	.L9:
 155 000a C046     		.align	2
 156              	.L8:
 157 000c 00000000 		.word	hdma_tim2_ch3
 158              		.cfi_endproc
 159              	.LFE42:
 161              		.section	.text.DMA1_Channel2_3_IRQHandler,"ax",%progbits
 162              		.align	1
 163              		.global	DMA1_Channel2_3_IRQHandler
 164              		.syntax unified
 165              		.code	16
 166              		.thumb_func
 167              		.fpu softvfp
 169              	DMA1_Channel2_3_IRQHandler:
 170              	.LFB43:
 176:Src/stm32f0xx_it.c **** 
 177:Src/stm32f0xx_it.c **** /**
 178:Src/stm32f0xx_it.c ****   * @brief This function handles DMA1 channel 2 and 3 interrupts.
 179:Src/stm32f0xx_it.c ****   */
 180:Src/stm32f0xx_it.c **** void DMA1_Channel2_3_IRQHandler(void)
 181:Src/stm32f0xx_it.c **** {
 171              		.loc 1 181 0
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 0
 174              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccmCdE0b.s 			page 7


 175              		@ link register save eliminated.
 182:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */
 183:Src/stm32f0xx_it.c **** 
 184:Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel2_3_IRQn 0 */
 185:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */
 186:Src/stm32f0xx_it.c **** 
 187:Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel2_3_IRQn 1 */
 188:Src/stm32f0xx_it.c **** }
 176              		.loc 1 188 0
 177              		@ sp needed
 178 0000 7047     		bx	lr
 179              		.cfi_endproc
 180              	.LFE43:
 182              		.section	.text.DMA1_Channel4_5_6_7_IRQHandler,"ax",%progbits
 183              		.align	1
 184              		.global	DMA1_Channel4_5_6_7_IRQHandler
 185              		.syntax unified
 186              		.code	16
 187              		.thumb_func
 188              		.fpu softvfp
 190              	DMA1_Channel4_5_6_7_IRQHandler:
 191              	.LFB44:
 189:Src/stm32f0xx_it.c **** 
 190:Src/stm32f0xx_it.c **** /**
 191:Src/stm32f0xx_it.c ****   * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
 192:Src/stm32f0xx_it.c ****   */
 193:Src/stm32f0xx_it.c **** void DMA1_Channel4_5_6_7_IRQHandler(void)
 194:Src/stm32f0xx_it.c **** {
 192              		.loc 1 194 0
 193              		.cfi_startproc
 194              		@ args = 0, pretend = 0, frame = 0
 195              		@ frame_needed = 0, uses_anonymous_args = 0
 196 0000 10B5     		push	{r4, lr}
 197              	.LCFI2:
 198              		.cfi_def_cfa_offset 8
 199              		.cfi_offset 4, -8
 200              		.cfi_offset 14, -4
 195:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */
 196:Src/stm32f0xx_it.c **** 
 197:Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
 198:Src/stm32f0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_tim2_ch4);
 201              		.loc 1 198 0
 202 0002 0648     		ldr	r0, .L12
 203 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 204              	.LVL2:
 199:Src/stm32f0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 205              		.loc 1 199 0
 206 0008 0548     		ldr	r0, .L12+4
 207 000a FFF7FEFF 		bl	HAL_DMA_IRQHandler
 208              	.LVL3:
 200:Src/stm32f0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart3_rx);
 209              		.loc 1 200 0
 210 000e 0548     		ldr	r0, .L12+8
 211 0010 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 212              	.LVL4:
 201:Src/stm32f0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart3_tx);
 213              		.loc 1 201 0
ARM GAS  /tmp/ccmCdE0b.s 			page 8


 214 0014 0448     		ldr	r0, .L12+12
 215 0016 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 216              	.LVL5:
 202:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */
 203:Src/stm32f0xx_it.c **** 
 204:Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
 205:Src/stm32f0xx_it.c **** }
 217              		.loc 1 205 0
 218              		@ sp needed
 219 001a 10BD     		pop	{r4, pc}
 220              	.L13:
 221              		.align	2
 222              	.L12:
 223 001c 00000000 		.word	hdma_tim2_ch4
 224 0020 00000000 		.word	hdma_tim2_ch1
 225 0024 00000000 		.word	hdma_usart3_rx
 226 0028 00000000 		.word	hdma_usart3_tx
 227              		.cfi_endproc
 228              	.LFE44:
 230              		.section	.text.USB_IRQHandler,"ax",%progbits
 231              		.align	1
 232              		.global	USB_IRQHandler
 233              		.syntax unified
 234              		.code	16
 235              		.thumb_func
 236              		.fpu softvfp
 238              	USB_IRQHandler:
 239              	.LFB45:
 206:Src/stm32f0xx_it.c **** 
 207:Src/stm32f0xx_it.c **** /**
 208:Src/stm32f0xx_it.c ****   * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
 209:Src/stm32f0xx_it.c ****   */
 210:Src/stm32f0xx_it.c **** void USB_IRQHandler(void)
 211:Src/stm32f0xx_it.c **** {
 240              		.loc 1 211 0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 0
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244 0000 10B5     		push	{r4, lr}
 245              	.LCFI3:
 246              		.cfi_def_cfa_offset 8
 247              		.cfi_offset 4, -8
 248              		.cfi_offset 14, -4
 212:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN USB_IRQn 0 */
 213:Src/stm32f0xx_it.c **** 
 214:Src/stm32f0xx_it.c ****   /* USER CODE END USB_IRQn 0 */
 215:Src/stm32f0xx_it.c ****   HAL_PCD_IRQHandler(&hpcd_USB_FS);
 249              		.loc 1 215 0
 250 0002 0248     		ldr	r0, .L15
 251 0004 FFF7FEFF 		bl	HAL_PCD_IRQHandler
 252              	.LVL6:
 216:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN USB_IRQn 1 */
 217:Src/stm32f0xx_it.c **** 
 218:Src/stm32f0xx_it.c ****   /* USER CODE END USB_IRQn 1 */
 219:Src/stm32f0xx_it.c **** }
 253              		.loc 1 219 0
 254              		@ sp needed
ARM GAS  /tmp/ccmCdE0b.s 			page 9


 255 0008 10BD     		pop	{r4, pc}
 256              	.L16:
 257 000a C046     		.align	2
 258              	.L15:
 259 000c 00000000 		.word	hpcd_USB_FS
 260              		.cfi_endproc
 261              	.LFE45:
 263              		.text
 264              	.Letext0:
 265              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 266              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 267              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 268              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 269              		.file 6 "/usr/arm-none-eabi/include/sys/lock.h"
 270              		.file 7 "/usr/arm-none-eabi/include/sys/_types.h"
 271              		.file 8 "/usr/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 272              		.file 9 "/usr/arm-none-eabi/include/sys/reent.h"
 273              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 274              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 275              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_pcd.h"
 276              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
ARM GAS  /tmp/ccmCdE0b.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_it.c
     /tmp/ccmCdE0b.s:16     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccmCdE0b.s:23     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccmCdE0b.s:38     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccmCdE0b.s:45     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccmCdE0b.s:59     .text.SVC_Handler:0000000000000000 $t
     /tmp/ccmCdE0b.s:66     .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/ccmCdE0b.s:80     .text.PendSV_Handler:0000000000000000 $t
     /tmp/ccmCdE0b.s:87     .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/ccmCdE0b.s:101    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccmCdE0b.s:108    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccmCdE0b.s:129    .text.DMA1_Channel1_IRQHandler:0000000000000000 $t
     /tmp/ccmCdE0b.s:136    .text.DMA1_Channel1_IRQHandler:0000000000000000 DMA1_Channel1_IRQHandler
     /tmp/ccmCdE0b.s:157    .text.DMA1_Channel1_IRQHandler:000000000000000c $d
     /tmp/ccmCdE0b.s:162    .text.DMA1_Channel2_3_IRQHandler:0000000000000000 $t
     /tmp/ccmCdE0b.s:169    .text.DMA1_Channel2_3_IRQHandler:0000000000000000 DMA1_Channel2_3_IRQHandler
     /tmp/ccmCdE0b.s:183    .text.DMA1_Channel4_5_6_7_IRQHandler:0000000000000000 $t
     /tmp/ccmCdE0b.s:190    .text.DMA1_Channel4_5_6_7_IRQHandler:0000000000000000 DMA1_Channel4_5_6_7_IRQHandler
     /tmp/ccmCdE0b.s:223    .text.DMA1_Channel4_5_6_7_IRQHandler:000000000000001c $d
     /tmp/ccmCdE0b.s:231    .text.USB_IRQHandler:0000000000000000 $t
     /tmp/ccmCdE0b.s:238    .text.USB_IRQHandler:0000000000000000 USB_IRQHandler
     /tmp/ccmCdE0b.s:259    .text.USB_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_DMA_IRQHandler
hdma_tim2_ch3
hdma_tim2_ch4
hdma_tim2_ch1
hdma_usart3_rx
hdma_usart3_tx
HAL_PCD_IRQHandler
hpcd_USB_FS
