#-----------------------------------------------------------
# Vivado v2018.3_AR72075 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Sep 12 11:47:52 2020
# Process ID: 17122
# Current directory: /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back
# Command line: vivado zcu12_cdma.xpr
# Log file: /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/vivado.log
# Journal file: /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/vivado.jou
#-----------------------------------------------------------
start_gui
open_project zcu12_cdma.xpr
INFO: [Project 1-313] Project file moved from 'E:/Work_Project/suzhou_keda/zcu102_cdma' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alvin/vivado/2018.3/vivado/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 6524.984 ; gain = 166.676 ; free physical = 232 ; free virtual = 70074
open_bd_design {/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/sys_bd.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_1
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <sys_bd> from BD file </home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/sys_bd.bd>
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets axi_cdma_0_cdma_introut]
delete_bd_objs [get_bd_nets xlconcat_0_dout]
delete_bd_objs [get_bd_cells xlconcat_0]
save_bd_design
Wrote  : </home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/sys_bd.bd> 
Wrote  : </home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ui/bd_a6ed87b4.ui> 
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/sys_bd.bd]
set_property synth_checkpoint_mode None [get_files  /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/sys_bd.bd]
generate_target all [get_files  /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/sys_bd.bd]
WARNING: [SMARTCONNECT-2] Port M01_AXI of /axi_smc is connected to an infrastructure IP (/axi_mem_intercon/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /axi_mem_intercon/xbar.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_mem_intercon_1/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_mem_intercon_1/s00_couplers/auto_us/M_AXI(0)
Wrote  : </home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/sys_bd.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/sim/sys_bd.v
VHDL Output written to : /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/hdl/sys_bd_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] sys_bd_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/lmb_bram .
Exporting to file /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/hw_handoff/sys_bd_axi_smc_1.hwh
Generated Block Design Tcl file /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/hw_handoff/sys_bd_axi_smc_1_bd.tcl
Generated Hardware Definition File /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/synth/sys_bd_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_auto_ds_0/sys_bd_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_auto_pc_0/sys_bd_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_auto_pc_1/sys_bd_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_auto_pc_2/sys_bd_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_auto_us_0/sys_bd_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_us .
Exporting to file /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/hw_handoff/sys_bd.hwh
Generated Block Design Tcl file /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/hw_handoff/sys_bd_bd.tcl
Generated Hardware Definition File /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.hwdef
generate_target: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 7909.270 ; gain = 440.473 ; free physical = 468 ; free virtual = 69170
export_ip_user_files -of_objects [get_files /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/sys_bd.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/sys_bd.bd] -directory /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.ip_user_files/sim_scripts -ip_user_files_dir /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.ip_user_files -ipstatic_source_dir /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.cache/compile_simlib/modelsim} {questa=/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.cache/compile_simlib/questa} {ies=/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.cache/compile_simlib/ies} {xcelium=/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.cache/compile_simlib/xcelium} {vcs=/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.cache/compile_simlib/vcs} {riviera=/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Sep 12 11:50:18 2020] Launched synth_1...
Run output will be captured here: /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/runme.log
[Sat Sep 12 11:50:18 2020] Launched impl_1...
Run output will be captured here: /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/impl_1/runme.log
file copy -force /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/impl_1/sys_bd_wrapper.sysdef /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.sdk/sys_bd_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 12 12:19:52 2020...
