{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572668661755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572668661761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 01:24:21 2019 " "Processing started: Sat Nov 02 01:24:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572668661761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668661761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Instrucao_I -c Instrucao_I " "Command: quartus_map --read_settings_files=on --write_settings_files=off Instrucao_I -c Instrucao_I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668661761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572668662462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572668662462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/ula_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/ula_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_MIPS-comportamento " "Found design unit 1: ULA_MIPS-comportamento" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674844 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_MIPS " "Found entity 1: ULA_MIPS" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "../Componentes/somadorGenerico.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674849 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "../Componentes/somadorGenerico.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/rom_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/rom_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_MIPS-assincrona " "Found design unit 1: ROM_MIPS-assincrona" {  } { { "../Componentes/ROM_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ROM_MIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674851 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_MIPS " "Found entity 1: ROM_MIPS" {  } { { "../Componentes/ROM_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ROM_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "../Componentes/registrador.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/registrador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674859 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "../Componentes/registrador.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/pc_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/pc_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_MIPS-assincrona " "Found design unit 1: PC_MIPS-assincrona" {  } { { "../Componentes/PC_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/PC_MIPS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674864 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_MIPS " "Found entity 1: PC_MIPS" {  } { { "../Componentes/PC_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/PC_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/bancoregistradores_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/bancoregistradores_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores_MIPS-comportamento " "Found design unit 1: bancoRegistradores_MIPS-comportamento" {  } { { "../Componentes/bancoRegistradores_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674869 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores_MIPS " "Found entity 1: bancoRegistradores_MIPS" {  } { { "../Componentes/bancoRegistradores_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-Arch " "Found design unit 1: MUX2_1-Arch" {  } { { "../Componentes/MUX.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/MUX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674874 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "../Componentes/MUX.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/top_level_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/top_level_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_LEVEL_I-assincrona " "Found design unit 1: TOP_LEVEL_I-assincrona" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674880 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL_I " "Found entity 1: TOP_LEVEL_I" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/extensor_de_sinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/extensor_de_sinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_de_sinal-comportamento " "Found design unit 1: extensor_de_sinal-comportamento" {  } { { "../Componentes/extensor_de_sinal.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/extensor_de_sinal.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674883 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_sinal " "Found entity 1: extensor_de_sinal" {  } { { "../Componentes/extensor_de_sinal.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/extensor_de_sinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/ram_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/ram_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_MIPS-rtl " "Found design unit 1: RAM_MIPS-rtl" {  } { { "../Componentes/RAM_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/RAM_MIPS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674889 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_MIPS " "Found entity 1: RAM_MIPS" {  } { { "../Componentes/RAM_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/RAM_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/left_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/left_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shifter-comportamento " "Found design unit 1: left_shifter-comportamento" {  } { { "../Componentes/left_shifter.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/left_shifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674898 ""} { "Info" "ISGN_ENTITY_NAME" "1 left_shifter " "Found entity 1: left_shifter" {  } { { "../Componentes/left_shifter.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/left_shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_LEVEL_I " "Elaborating entity \"TOP_LEVEL_I\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572668674998 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outMUX_ULARAM TOP_LEVEL_I.vhd(53) " "Verilog HDL or VHDL warning at TOP_LEVEL_I.vhd(53): object \"outMUX_ULARAM\" assigned a value but never read" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572668675007 "|TOP_LEVEL_I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MIPS PC_MIPS:PC " "Elaborating entity \"PC_MIPS\" for hierarchy \"PC_MIPS:PC\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "PC" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico PC_MIPS:PC\|somadorGenerico:Somador " "Elaborating entity \"somadorGenerico\" for hierarchy \"PC_MIPS:PC\|somadorGenerico:Somador\"" {  } { { "../Componentes/PC_MIPS.vhd" "Somador" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/PC_MIPS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador PC_MIPS:PC\|registrador:PC " "Elaborating entity \"registrador\" for hierarchy \"PC_MIPS:PC\|registrador:PC\"" {  } { { "../Componentes/PC_MIPS.vhd" "PC" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/PC_MIPS.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675066 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset registrador.vhd(36) " "VHDL Process Statement warning at registrador.vhd(36): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/registrador.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/registrador.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572668675073 "|TOP_LEVEL_I|PC_MIPS:PC|registrador:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_MIPS ROM_MIPS:ROM " "Elaborating entity \"ROM_MIPS\" for hierarchy \"ROM_MIPS:ROM\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "ROM" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675087 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROM_MIPS.vhd(18) " "VHDL Signal Declaration warning at ROM_MIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Componentes/ROM_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ROM_MIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572668675089 "|TOP_LEVEL_I|ROM_MIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 MUX2_1:MUX_END3 " "Elaborating entity \"MUX2_1\" for hierarchy \"MUX2_1:MUX_END3\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "MUX_END3" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores_MIPS bancoRegistradores_MIPS:BANCO " "Elaborating entity \"bancoRegistradores_MIPS\" for hierarchy \"bancoRegistradores_MIPS:BANCO\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "BANCO" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_de_sinal extensor_de_sinal:Extensor " "Elaborating entity \"extensor_de_sinal\" for hierarchy \"extensor_de_sinal:Extensor\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "Extensor" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shifter left_shifter:LShift " "Elaborating entity \"left_shifter\" for hierarchy \"left_shifter:LShift\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "LShift" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 MUX2_1:MUX_PCIM " "Elaborating entity \"MUX2_1\" for hierarchy \"MUX2_1:MUX_PCIM\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "MUX_PCIM" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_MIPS ULA_MIPS:ULA " "Elaborating entity \"ULA_MIPS\" for hierarchy \"ULA_MIPS:ULA\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "ULA" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675128 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultado ULA_MIPS.vhd(51) " "VHDL Process Statement warning at ULA_MIPS.vhd(51): inferring latch(es) for signal or variable \"resultado\", which holds its previous value in one or more paths through the process" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572668675133 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ULA_MIPS.vhd(51) " "VHDL Process Statement warning at ULA_MIPS.vhd(51): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572668675133 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero\[0\] ULA_MIPS.vhd(51) " "Inferred latch for \"zero\[0\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675133 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[0\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675133 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[1\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675133 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[2\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675133 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[3\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675133 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[4\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[5\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[6\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[7\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[8\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[9\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[10\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[11\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[12\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[13\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[14\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[15\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[16\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[16\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[17\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[17\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[18\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[18\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[19\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[19\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[20\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[20\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[21\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[21\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[22\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[22\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[23\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[23\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[24\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[24\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[25\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[25\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[26\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[26\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675135 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[27\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[27\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675135 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[28\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[28\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675135 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[29\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[29\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675135 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[30\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[30\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675135 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[31\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[31\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675135 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_MIPS RAM_MIPS:RAM " "Elaborating entity \"RAM_MIPS\" for hierarchy \"RAM_MIPS:RAM\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "RAM" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675137 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores_MIPS:BANCO\|registrador " "RAM logic \"bancoRegistradores_MIPS:BANCO\|registrador\" is uninferred due to asynchronous read logic" {  } { { "../Componentes/bancoRegistradores_MIPS.vhd" "registrador" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1572668675647 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM_MIPS:RAM\|ram_s " "RAM logic \"RAM_MIPS:RAM\|ram_s\" is uninferred due to asynchronous read logic" {  } { { "../Componentes/RAM_MIPS.vhd" "ram_s" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/RAM_MIPS.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1572668675647 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1572668675647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[0\] " "Latch ULA_MIPS:ULA\|resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[5\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[5\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676728 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[1\] " "Latch ULA_MIPS:ULA\|resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676728 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[2\] " "Latch ULA_MIPS:ULA\|resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676728 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[3\] " "Latch ULA_MIPS:ULA\|resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676728 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[4\] " "Latch ULA_MIPS:ULA\|resultado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[5\] " "Latch ULA_MIPS:ULA\|resultado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[6\] " "Latch ULA_MIPS:ULA\|resultado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[7\] " "Latch ULA_MIPS:ULA\|resultado\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[8\] " "Latch ULA_MIPS:ULA\|resultado\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[9\] " "Latch ULA_MIPS:ULA\|resultado\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[10\] " "Latch ULA_MIPS:ULA\|resultado\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[11\] " "Latch ULA_MIPS:ULA\|resultado\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[12\] " "Latch ULA_MIPS:ULA\|resultado\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[13\] " "Latch ULA_MIPS:ULA\|resultado\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[14\] " "Latch ULA_MIPS:ULA\|resultado\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[15\] " "Latch ULA_MIPS:ULA\|resultado\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[16\] " "Latch ULA_MIPS:ULA\|resultado\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[17\] " "Latch ULA_MIPS:ULA\|resultado\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[18\] " "Latch ULA_MIPS:ULA\|resultado\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[19\] " "Latch ULA_MIPS:ULA\|resultado\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[20\] " "Latch ULA_MIPS:ULA\|resultado\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[21\] " "Latch ULA_MIPS:ULA\|resultado\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676731 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[22\] " "Latch ULA_MIPS:ULA\|resultado\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676731 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[23\] " "Latch ULA_MIPS:ULA\|resultado\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676731 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[24\] " "Latch ULA_MIPS:ULA\|resultado\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676731 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[25\] " "Latch ULA_MIPS:ULA\|resultado\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676731 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[26\] " "Latch ULA_MIPS:ULA\|resultado\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676731 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[27\] " "Latch ULA_MIPS:ULA\|resultado\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676732 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[28\] " "Latch ULA_MIPS:ULA\|resultado\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676732 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[29\] " "Latch ULA_MIPS:ULA\|resultado\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676732 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[30\] " "Latch ULA_MIPS:ULA\|resultado\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676732 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[31\] " "Latch ULA_MIPS:ULA\|resultado\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[0\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[0\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676732 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676732 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[0\] GND " "Pin \"SaidaROM\[0\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[1\] GND " "Pin \"SaidaROM\[1\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[2\] GND " "Pin \"SaidaROM\[2\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[3\] GND " "Pin \"SaidaROM\[3\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[4\] GND " "Pin \"SaidaROM\[4\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[5\] GND " "Pin \"SaidaROM\[5\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[6\] GND " "Pin \"SaidaROM\[6\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[7\] GND " "Pin \"SaidaROM\[7\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[8\] GND " "Pin \"SaidaROM\[8\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[9\] GND " "Pin \"SaidaROM\[9\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[10\] GND " "Pin \"SaidaROM\[10\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[11\] GND " "Pin \"SaidaROM\[11\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[12\] GND " "Pin \"SaidaROM\[12\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[13\] GND " "Pin \"SaidaROM\[13\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[14\] GND " "Pin \"SaidaROM\[14\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[15\] GND " "Pin \"SaidaROM\[15\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[18\] GND " "Pin \"SaidaROM\[18\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[19\] GND " "Pin \"SaidaROM\[19\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[20\] GND " "Pin \"SaidaROM\[20\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[23\] GND " "Pin \"SaidaROM\[23\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[24\] GND " "Pin \"SaidaROM\[24\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[25\] GND " "Pin \"SaidaROM\[25\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[28\] GND " "Pin \"SaidaROM\[28\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[30\] GND " "Pin \"SaidaROM\[30\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572668677258 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572668677438 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "920 " "920 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572668678803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572668679451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668679451 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "muxULA_RAM " "No output dependent on input pin \"muxULA_RAM\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572668679836 "|TOP_LEVEL_I|muxULA_RAM"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beq " "No output dependent on input pin \"beq\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572668679836 "|TOP_LEVEL_I|beq"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572668679836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4164 " "Implemented 4164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572668679837 ""} { "Info" "ICUT_CUT_TM_OPINS" "192 " "Implemented 192 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572668679837 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3957 " "Implemented 3957 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572668679837 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572668679837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572668679959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 01:24:39 2019 " "Processing ended: Sat Nov 02 01:24:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572668679959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572668679959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572668679959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668679959 ""}
