Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 34c26a9c8e3144058561a4c342634ad1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vsevenseg_tb_behav xil_defaultlib.vsevenseg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vsevenseg
Compiling module xil_defaultlib.OBUF
Compiling module xil_defaultlib.MUXF7
Compiling module xil_defaultlib.LUT6(INIT=64'b011011000000000000...
Compiling module xil_defaultlib.LUT6(INIT=64'b010000000000000000...
Compiling module xil_defaultlib.LUT6(INIT=64'b010001000000000000...
Compiling module xil_defaultlib.LUT6(INIT=64'b010000000100000001...
Compiling module xil_defaultlib.LUT6(INIT=64'b010000000000000000...
Compiling module xil_defaultlib.LUT6(INIT=64'b010000000000010000...
Compiling module xil_defaultlib.LUT6(INIT=64'b010001010100000000...
Compiling module xil_defaultlib.LUT6(INIT=64'b010000000000000000...
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.seg2digit
Compiling module xil_defaultlib.vsevenseg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vsevenseg_tb_behav
