	component first_nios2_system is
		port (
			clk_clk                      : in  std_logic                    := 'X'; -- clk
			led_gpioz_export             : out std_logic_vector(7 downto 0);        -- export
			reset_reset_n                : in  std_logic                    := 'X'; -- reset_n
			sw_input_export              : in  std_logic                    := 'X'; -- export
			uart_external_connection_rxd : in  std_logic                    := 'X'; -- rxd
			uart_external_connection_txd : out std_logic                            -- txd
		);
	end component first_nios2_system;

