{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713804859403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713804859407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 18:54:19 2024 " "Processing started: Mon Apr 22 18:54:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713804859407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804859407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accum_N_bits_decoders -c accum_N_bits_decoders " "Command: quartus_map --read_settings_files=on --write_settings_files=off accum_N_bits_decoders -c accum_N_bits_decoders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804859407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713804859808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713804859808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter_8_bits " "Found entity 1: bcd_converter_8_bits" {  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 4/zadanie 1/decoder_hex_10/decoder_hex_10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 4/zadanie 1/decoder_hex_10/decoder_hex_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_hex_10 " "Found entity 1: decoder_hex_10" {  } { { "../../../LAB 4/Zadanie 1/decoder_hex_10/decoder_hex_10.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 4/Zadanie 1/decoder_hex_10/decoder_hex_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 5/zadanie 5/reg_n_bits_with_areset/reg_n_bits_with_areset.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 5/zadanie 5/reg_n_bits_with_areset/reg_n_bits_with_areset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_N_bits_with_areset " "Found entity 1: reg_N_bits_with_areset" {  } { { "../../../LAB 5/Zadanie 5/reg_N_bits_with_areset/reg_N_bits_with_areset.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/reg_N_bits_with_areset/reg_N_bits_with_areset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/ripple_carry_adder/ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/ripple_carry_adder/ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "../ripple_carry_adder/ripple_carry_adder.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/ripple_carry_adder/ripple_carry_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/logic_circuit/logic_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/logic_circuit/logic_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_circuit " "Found entity 1: logic_circuit" {  } { { "../logic_circuit/logic_circuit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/logic_circuit/logic_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/full_adder/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/full_adder/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../full_adder/full_adder.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/full_adder/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/accum_n_bits/accum_n_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/accum_n_bits/accum_n_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum_N_bits " "Found entity 1: accum_N_bits" {  } { { "../accum_N_bits/accum_N_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits/accum_N_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accum_n_bits_decoders.v 1 1 " "Found 1 design units, including 1 entities, in source file accum_n_bits_decoders.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum_N_bits_decoders " "Found entity 1: accum_N_bits_decoders" {  } { { "accum_N_bits_decoders.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits_decoders/accum_N_bits_decoders.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accum_N_bits_decoders " "Elaborating entity \"accum_N_bits_decoders\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713804866136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum_N_bits accum_N_bits:accumulator " "Elaborating entity \"accum_N_bits\" for hierarchy \"accum_N_bits:accumulator\"" {  } { { "accum_N_bits_decoders.v" "accumulator" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits_decoders/accum_N_bits_decoders.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713804866142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N_bits_with_areset accum_N_bits:accumulator\|reg_N_bits_with_areset:reg_A " "Elaborating entity \"reg_N_bits_with_areset\" for hierarchy \"accum_N_bits:accumulator\|reg_N_bits_with_areset:reg_A\"" {  } { { "../accum_N_bits/accum_N_bits.v" "reg_A" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits/accum_N_bits.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713804866144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder accum_N_bits:accumulator\|ripple_carry_adder:RCA " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"accum_N_bits:accumulator\|ripple_carry_adder:RCA\"" {  } { { "../accum_N_bits/accum_N_bits.v" "RCA" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits/accum_N_bits.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713804866146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder accum_N_bits:accumulator\|ripple_carry_adder:RCA\|full_adder:add\[0\].FA " "Elaborating entity \"full_adder\" for hierarchy \"accum_N_bits:accumulator\|ripple_carry_adder:RCA\|full_adder:add\[0\].FA\"" {  } { { "../ripple_carry_adder/ripple_carry_adder.v" "add\[0\].FA" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/ripple_carry_adder/ripple_carry_adder.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713804866148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_circuit accum_N_bits:accumulator\|logic_circuit:check_overflow " "Elaborating entity \"logic_circuit\" for hierarchy \"accum_N_bits:accumulator\|logic_circuit:check_overflow\"" {  } { { "../accum_N_bits/accum_N_bits.v" "check_overflow" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits/accum_N_bits.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713804866157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter_8_bits bcd_converter_8_bits:conv_A " "Elaborating entity \"bcd_converter_8_bits\" for hierarchy \"bcd_converter_8_bits:conv_A\"" {  } { { "accum_N_bits_decoders.v" "conv_A" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits_decoders/accum_N_bits_decoders.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713804866159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter_8_bits.v(8) " "Verilog HDL assignment warning at bcd_converter_8_bits.v(8): truncated value with size 32 to match size of target (4)" {  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713804866159 "|accum_N_bits_decoders|bcd_converter_8_bits:conv_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter_8_bits.v(12) " "Verilog HDL assignment warning at bcd_converter_8_bits.v(12): truncated value with size 32 to match size of target (4)" {  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713804866159 "|accum_N_bits_decoders|bcd_converter_8_bits:conv_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter_8_bits.v(16) " "Verilog HDL assignment warning at bcd_converter_8_bits.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713804866159 "|accum_N_bits_decoders|bcd_converter_8_bits:conv_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_hex_10 decoder_hex_10:dec_A_0 " "Elaborating entity \"decoder_hex_10\" for hierarchy \"decoder_hex_10:dec_A_0\"" {  } { { "accum_N_bits_decoders.v" "dec_A_0" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits_decoders/accum_N_bits_decoders.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713804866164 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_converter_8_bits:conv_S\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_converter_8_bits:conv_S\|Mod1\"" {  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "Mod1" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713804866384 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_converter_8_bits:conv_S\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_converter_8_bits:conv_S\|Mod0\"" {  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "Mod0" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713804866384 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_converter_8_bits:conv_S\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_converter_8_bits:conv_S\|Div1\"" {  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "Div1" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713804866384 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_converter_8_bits:conv_A\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_converter_8_bits:conv_A\|Mod1\"" {  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "Mod1" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713804866384 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_converter_8_bits:conv_A\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_converter_8_bits:conv_A\|Mod0\"" {  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "Mod0" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713804866384 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_converter_8_bits:conv_A\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_converter_8_bits:conv_A\|Div1\"" {  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "Div1" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713804866384 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713804866384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_converter_8_bits:conv_S\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"bcd_converter_8_bits:conv_S\|lpm_divide:Mod1\"" {  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713804866439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd_converter_8_bits:conv_S\|lpm_divide:Mod1 " "Instantiated megafunction \"bcd_converter_8_bits:conv_S\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713804866439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713804866439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713804866439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713804866439 ""}  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713804866439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits_decoders/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits_decoders/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits_decoders/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_converter_8_bits:conv_S\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd_converter_8_bits:conv_S\|lpm_divide:Mod0\"" {  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713804866528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd_converter_8_bits:conv_S\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd_converter_8_bits:conv_S\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713804866529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713804866529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713804866529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713804866529 ""}  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713804866529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b2m " "Found entity 1: lpm_divide_b2m" {  } { { "db/lpm_divide_b2m.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits_decoders/db/lpm_divide_b2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits_decoders/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2te " "Found entity 1: alt_u_div_2te" {  } { { "db/alt_u_div_2te.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits_decoders/db/alt_u_div_2te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_converter_8_bits:conv_S\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bcd_converter_8_bits:conv_S\|lpm_divide:Div1\"" {  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713804866615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd_converter_8_bits:conv_S\|lpm_divide:Div1 " "Instantiated megafunction \"bcd_converter_8_bits:conv_S\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713804866615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713804866615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713804866615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713804866615 ""}  } { { "../bcd_converter_8_bits/bcd_converter_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713804866615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits_decoders/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits_decoders/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/accum_N_bits_decoders/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713804866677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804866677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713804866909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713804867145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713804867145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "347 " "Implemented 347 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713804867182 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713804867182 ""} { "Info" "ICUT_CUT_TM_LCELLS" "307 " "Implemented 307 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713804867182 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713804867182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713804867192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 18:54:27 2024 " "Processing ended: Mon Apr 22 18:54:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713804867192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713804867192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713804867192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713804867192 ""}
