/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [3:0] _03_;
  reg [9:0] _04_;
  reg [4:0] _05_;
  wire [4:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  reg [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [16:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_33z;
  wire [16:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire [3:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_66z;
  wire celloutsig_0_69z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire [3:0] celloutsig_0_78z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire [8:0] celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~(celloutsig_0_7z[4] & celloutsig_0_10z);
  assign celloutsig_0_60z = ~(celloutsig_0_41z[1] & celloutsig_0_0z);
  assign celloutsig_0_55z = !(celloutsig_0_2z ? celloutsig_0_24z[8] : _01_);
  assign celloutsig_1_10z = !(celloutsig_1_1z ? celloutsig_1_7z[1] : celloutsig_1_3z[1]);
  assign celloutsig_1_14z = !(celloutsig_1_4z[7] ? celloutsig_1_13z : celloutsig_1_9z);
  assign celloutsig_0_28z = !(celloutsig_0_14z ? celloutsig_0_22z : celloutsig_0_23z);
  assign celloutsig_0_10z = ~((celloutsig_0_7z[4] | celloutsig_0_0z) & celloutsig_0_7z[8]);
  assign celloutsig_1_9z = ~((celloutsig_1_3z[4] | celloutsig_1_5z) & celloutsig_1_4z[15]);
  assign celloutsig_0_5z = celloutsig_0_2z | celloutsig_0_0z;
  assign celloutsig_1_5z = in_data[187] | celloutsig_1_0z[3];
  assign celloutsig_1_13z = celloutsig_1_6z[9] | celloutsig_1_11z;
  assign celloutsig_1_12z = { celloutsig_1_0z[2], celloutsig_1_10z, celloutsig_1_10z } + celloutsig_1_6z[13:11];
  assign celloutsig_0_26z = { celloutsig_0_11z[1:0], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } + { celloutsig_0_11z[1:0], celloutsig_0_11z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 10'h000;
    else _04_ <= { celloutsig_0_4z[3], celloutsig_0_27z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 5'h00;
    else _05_ <= celloutsig_1_3z[4:0];
  reg [4:0] _22_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 5'h00;
    else _22_ <= celloutsig_0_16z[4:0];
  assign { _06_[4:2], _01_, _00_ } = _22_;
  reg [4:0] _23_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 5'h00;
    else _23_ <= { celloutsig_0_0z, celloutsig_0_13z };
  assign { _03_[3:2], _02_ } = _23_;
  assign celloutsig_1_7z = { in_data[186:185], celloutsig_1_1z } & { celloutsig_1_0z[0], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_3z[9:7], celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_10z } & { _05_[2:0], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_13z };
  assign celloutsig_0_17z = { in_data[16:11], celloutsig_0_15z } & { celloutsig_0_11z[2:1], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_19z = { _00_, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_14z } & { _06_[4:2], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_69z = { celloutsig_0_59z[0], celloutsig_0_60z, celloutsig_0_52z } == { celloutsig_0_33z[1:0], celloutsig_0_66z };
  assign celloutsig_0_20z = celloutsig_0_7z[10:4] == { celloutsig_0_7z[12], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_51z = _04_ <= { celloutsig_0_6z[1:0], _03_[3:2], _02_, celloutsig_0_40z, celloutsig_0_25z, celloutsig_0_9z };
  assign celloutsig_0_74z = { celloutsig_0_52z, celloutsig_0_49z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_23z } <= { celloutsig_0_23z, celloutsig_0_39z, celloutsig_0_51z };
  assign celloutsig_1_11z = celloutsig_1_4z[6:2] <= { in_data[124], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_15z[6], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z } <= { celloutsig_1_3z[11:4], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_14z = { celloutsig_0_12z[1:0], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_2z } <= { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_73z = celloutsig_0_17z[5:1] && { celloutsig_0_33z[3:1], celloutsig_0_44z, celloutsig_0_22z };
  assign celloutsig_0_44z = { _06_[4:2], _01_, celloutsig_0_37z, celloutsig_0_20z } || { celloutsig_0_7z[13:6], celloutsig_0_5z, celloutsig_0_25z };
  assign celloutsig_1_17z = { celloutsig_1_6z[10:6], celloutsig_1_8z } || { celloutsig_1_4z[9], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_29z = celloutsig_0_7z[8:6] || celloutsig_0_26z[4:2];
  assign celloutsig_0_25z = { in_data[11], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_20z } < { celloutsig_0_16z[1:0], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_22z };
  assign celloutsig_0_41z = { celloutsig_0_27z[7], celloutsig_0_8z, celloutsig_0_23z } * { celloutsig_0_11z[3:2], celloutsig_0_20z };
  assign celloutsig_0_24z = { celloutsig_0_21z[5], celloutsig_0_7z, celloutsig_0_23z } * { celloutsig_0_21z[2:0], celloutsig_0_2z, celloutsig_0_17z, _06_[4:2], _01_, _00_, celloutsig_0_0z };
  assign celloutsig_0_35z = ~ { celloutsig_0_7z[13:12], celloutsig_0_22z, _03_[3:2], _02_, celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_1_15z = ~ in_data[105:97];
  assign celloutsig_0_27z = ~ { celloutsig_0_13z[0], celloutsig_0_25z, celloutsig_0_9z, _06_[4:2], _01_, _00_, celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_7z[3:0], celloutsig_0_8z, celloutsig_0_2z } | { celloutsig_0_12z[7], celloutsig_0_4z };
  assign celloutsig_0_52z = & { celloutsig_0_39z[3:2], in_data[90:83] };
  assign celloutsig_0_9z = & in_data[90:83];
  assign celloutsig_1_2z = & { celloutsig_1_0z, in_data[188] };
  assign celloutsig_0_23z = & { celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_86z = celloutsig_0_55z & celloutsig_0_69z;
  assign celloutsig_0_0z = | in_data[28:18];
  assign celloutsig_0_53z = | celloutsig_0_35z[5:2];
  assign celloutsig_0_66z = | { celloutsig_0_44z, celloutsig_0_11z, in_data[28:18] };
  assign celloutsig_0_8z = | { celloutsig_0_5z, in_data[11:10] };
  assign celloutsig_1_8z = | { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z[1:0] };
  assign celloutsig_0_22z = | { celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_13z };
  assign celloutsig_0_2z = | { in_data[64:58], in_data[28:18] };
  assign celloutsig_0_15z = ^ { in_data[81:76], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_78z = { celloutsig_0_4z[3:1], celloutsig_0_14z } >> celloutsig_0_45z;
  assign celloutsig_1_6z = { celloutsig_1_0z[3], celloutsig_1_2z, celloutsig_1_3z } >> { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_36z = celloutsig_0_7z[10:2] << in_data[54:46];
  assign celloutsig_0_37z = { celloutsig_0_7z[14:11], celloutsig_0_25z } << { celloutsig_0_11z, celloutsig_0_23z };
  assign celloutsig_0_45z = { celloutsig_0_36z[8:7], celloutsig_0_9z, celloutsig_0_29z } << { celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_28z };
  assign celloutsig_0_59z = { _04_[4:2], celloutsig_0_15z } << { celloutsig_0_36z[4], celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_25z };
  assign celloutsig_0_11z = { celloutsig_0_6z[2], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z } << { celloutsig_0_7z[3:1], celloutsig_0_8z };
  assign celloutsig_0_12z = { in_data[23:14], celloutsig_0_9z, celloutsig_0_5z } << { in_data[93:83], celloutsig_0_2z };
  assign celloutsig_0_4z = { in_data[47:44], celloutsig_0_2z } << { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_8z, celloutsig_0_6z } << celloutsig_0_17z[3:0];
  assign celloutsig_0_39z = celloutsig_0_21z[6:0] <<< { celloutsig_0_27z[0], celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_7z = { in_data[14:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< { celloutsig_0_4z[1:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_3z = in_data[144:133] <<< { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_3z[0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } <<< { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_4z[4:2] ~^ { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_87z = { celloutsig_0_17z[1], celloutsig_0_51z, celloutsig_0_6z, celloutsig_0_78z } ~^ { celloutsig_0_39z[4:0], celloutsig_0_53z, celloutsig_0_25z, celloutsig_0_73z, celloutsig_0_74z };
  assign celloutsig_1_0z = in_data[178:175] ~^ in_data[159:156];
  assign celloutsig_0_13z = celloutsig_0_4z[3:0] ~^ { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_49z = ~((celloutsig_0_2z & celloutsig_0_22z) | _04_[9]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[2] & celloutsig_1_0z[1]) | celloutsig_1_0z[0]);
  always_latch
    if (clkin_data[32]) celloutsig_0_21z = 8'h00;
    else if (!clkin_data[96]) celloutsig_0_21z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_13z };
  assign _03_[1:0] = { celloutsig_0_29z, celloutsig_0_8z };
  assign _06_[1:0] = { _01_, _00_ };
  assign { out_data[144:128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
