INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:18:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 buffer123/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            buffer114/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 0.818ns (15.310%)  route 4.525ns (84.690%))
  Logic Levels:           12  (LUT3=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2291, unset)         0.508     0.508    buffer123/clk
                         FDRE                                         r  buffer123/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer123/outs_reg[4]/Q
                         net (fo=6, unplaced)         0.420     1.154    buffer207/fifo/D[3]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.273 f  buffer207/fifo/Head[1]_i_9/O
                         net (fo=2, unplaced)         0.716     1.989    buffer207/fifo/buffer207_outs[4]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.032 r  buffer207/fifo/Head[1]_i_4/O
                         net (fo=5, unplaced)         0.272     2.304    buffer125/control/buffer168_outs
                         LUT6 (Prop_lut6_I3_O)        0.043     2.347 f  buffer125/control/transmitValue_i_5__20/O
                         net (fo=6, unplaced)         0.254     2.601    init28/control/transmitValue_i_2__104_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.644 r  init28/control/fullReg_i_4__21/O
                         net (fo=1, unplaced)         0.244     2.888    init28/control/fullReg_i_4__21_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.931 f  init28/control/fullReg_i_3__10/O
                         net (fo=2, unplaced)         0.255     3.186    init35/control/i__i_7__0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.229 r  init35/control/i__i_11/O
                         net (fo=2, unplaced)         0.255     3.484    buffer153/fifo/fullReg_reg_2
                         LUT3 (Prop_lut3_I2_O)        0.043     3.527 f  buffer153/fifo/i__i_7__0/O
                         net (fo=4, unplaced)         0.268     3.795    buffer176/fifo/fullReg_reg_7
                         LUT6 (Prop_lut6_I2_O)        0.043     3.838 r  buffer176/fifo/i__i_4__0/O
                         net (fo=9, unplaced)         0.285     4.123    buffer176/fifo/fullReg_reg
                         LUT6 (Prop_lut6_I4_O)        0.043     4.166 f  buffer176/fifo/join_inputs/Head[0]_i_2__2/O
                         net (fo=5, unplaced)         0.272     4.438    fork83/control/generateBlocks[2].regblock/buffer197_outs_ready
                         LUT3 (Prop_lut3_I1_O)        0.043     4.481 r  fork83/control/generateBlocks[2].regblock/transmitValue_i_2__18/O
                         net (fo=2, unplaced)         0.716     5.197    fork83/control/generateBlocks[3].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     5.240 r  fork83/control/generateBlocks[3].regblock/transmitValue_i_3__5/O
                         net (fo=13, unplaced)        0.294     5.534    fork82/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I4_O)        0.043     5.577 r  fork82/control/generateBlocks[0].regblock/dataReg[4]_i_1__5/O
                         net (fo=5, unplaced)         0.274     5.851    buffer114/E[0]
                         FDRE                                         r  buffer114/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=2291, unset)         0.483    11.683    buffer114/clk
                         FDRE                                         r  buffer114/dataReg_reg[0]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    11.455    buffer114/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                  5.604    




