// Seed: 2373731967
module module_0;
  wire id_1, id_2;
  parameter id_3 = 1;
  logic id_4;
  ;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    output supply0 id_5,
    input tri0 id_6
);
  genvar id_8;
  assign id_5 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_3 = 32'd60
) (
    output supply0 id_0,
    input tri0 id_1
);
  wire [1 'b0 : -1  &  1] _id_3;
  module_0 modCall_1 ();
  wire [{  -1  {  id_3  }  } : id_3] id_4;
endmodule
