#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 21 19:46:09 2022
# Process ID: 9776
# Current directory: D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/preg_test2_01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13836 D:\FACULTATE\semestrul 4\CID\ANTRENAMENT\preg_test2_01\preg_test2_01.xpr
# Log file: D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/preg_test2_01/vivado.log
# Journal file: D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/preg_test2_01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/preg_test2_01/preg_test2_01.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/preg_test2_01/preg_test2_01.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/preg_test2_01/preg_test2_01.sim/sim_1/behav/xsim/simulate.log"
create_project pregTest {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest} -part xc7k70tfbv676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
file mkdir D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new
file mkdir D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new
file mkdir D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new
file mkdir D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new
file mkdir D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new
file mkdir {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new}
close [ open {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v} w ]
add_files -fileset sim_1 {{D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v}}
current_project preg_test2_01
file mkdir D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new
file mkdir D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new
file mkdir D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new
file mkdir D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new
file mkdir D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new
file mkdir D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new
current_project pregTest
file mkdir {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new}
close [ open {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v} w ]
add_files {{D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v}}
update_compile_order -fileset sources_1
current_project preg_test2_01
current_project pregTest
close [ open {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v} w ]
add_files {{D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v}}
update_compile_order -fileset sources_1
current_project preg_test2_01
current_project pregTest
close [ open {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v} w ]
add_files {{D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project preg_test2_01
close_project
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xelab -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'k' [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.espresor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/FACULTATE/semestrul -notrace
couldn't read file "D:/FACULTATE/semestrul": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat May 21 19:52:08 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 166 ns : File "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1205.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xelab -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'k' [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.espresor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 166 ns : File "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xelab -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'k' [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v:18]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'k' [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.espresor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 166 ns : File "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xelab -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'k' [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v:18]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'k' [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.espresor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 166 ns : File "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$stop called at time : 166 ns : File "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" Line 46
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xelab -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'k' [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v:18]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'k' [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.espresor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 166 ns : File "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$stop called at time : 166 ns : File "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" Line 46
save_wave_config {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}}
set_property xsim.view {{D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xelab -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'k' [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v:18]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'k' [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.espresor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 166 ns : File "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xelab -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'k' [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v:18]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'k' [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.espresor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 166 ns : File "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
ERROR: [VRFC 10-2989] 'counter' is not declared [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v:24]
ERROR: [VRFC 10-2865] module 'state' ignored due to previous errors [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
ERROR: [VRFC 10-2989] 'counter' is not declared [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v:24]
ERROR: [VRFC 10-2865] module 'state' ignored due to previous errors [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xelab -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.espresor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 166 ns : File "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xelab -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.espresor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 166 ns : File "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xelab -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.espresor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 166 ns : File "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$stop called at time : 166 ns : File "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" Line 46
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xelab -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'cnt1' on this module [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xelab -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'cnt1' on this module [D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xelab -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.espresor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 166 ns : File "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/espresor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module espresor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
"xelab -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8477116616184268ab45295a3b664a40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.espresor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 248 ns : File "D:/FACULTATE/semestrul 4/CID/ANTRENAMENT/pregTest/pregTest.srcs/sim_1/new/tb.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 21 21:04:13 2022...
