# 01-gates
### Link na GitHub
https://github.com/Libericatagua/Digital-electronics-1
### De Morganove z√°kony
```vhld
architecture dataflow of gates is
begin
    f_o      <= ((not b_i) and a_i) or ((not c_i) and (not b_i));
    fnand_o  <= not(not (not b_i and a_i) and not(not b_i and not c_i));
    fnor_o   <= (not (b_i or not a_i)) or (not (c_i or b_i));

end architecture dataflow;
```
