
module tb_Hazard_detection
();

reg clk, reset;
wire [63:0] index1,index2,index3;
wire [1:0] fwd_A_out, fwd_B_out;
RISC_V Processor
(
    clk,
    reset,
    index1,
    index2,
    index3, 
    fwd_A_out, fwd_B_out  
);

initial 
 
 begin 
  
  clk = 1'b0; 
   
  reset = 1'b1; 
   
  #10 reset = 1'b0; 
 end 
  
  
always  
 
 #5 clk = ~clk; 

endmodule // tb_RISC_V
