VHDL_FILES = $(TOP_MODULE_FILE) \
../../../../rtl_emard/lattice/ulx3s/clocks/$(CLK0_NAME)_vhdl.vhd \
../../../../rtl_emard/lattice/ulx3s/clocks/$(CLK1_NAME)_vhdl.vhd \
../../../../rtl_emard/lattice/ulx3s/clocks/$(CLK2_NAME)_vhdl.vhd \
../../../../source_tingox/Fampiga.vhd \
../../../../source_emard/cfide.vhd \
../../../../Minimig_ECS/impl1/source/Debounce.vhd \
../../../../source_tingox/TG68K.vhd \
../../../../rtl_tg68k/TG68K_ALU.vhd \
../../../../rtl_tg68k/TG68K_Pack.vhd \
../../../../rtl_tg68k/TG68KdotC_Kernel.vhd \
../../../../Minimig_ECS/impl1/source/HDMI/aux_ecc1.vhd \
../../../../Minimig_ECS/impl1/source/HDMI/aux_ecc2.vhd \
../../../../Minimig_ECS/impl1/source/HDMI/aux_encoder.vhd \
../../../../source_emard/HDMI/dvid.vhd \
../../../../Minimig_ECS/impl1/source/HDMI/dvienc_defs.vhd \
../../../../Minimig_ECS/impl1/source/HDMI/edvi_ucode.vhd \
../../../../Minimig_ECS/impl1/source/HDMI/infoframe_rom_800x600_60hz_40M_48k.vhd \
../../../../Minimig_ECS/impl1/source/HDMI/TMDS_encoder.vhd \
../../../../source_emard/poweronreset.vhd \
../../../../osd_bootstrap.vhd \
../../../../jbboot.vhd \
../../../../rtl_emard/generic/bram_true2p_1clk.vhd \
../../../../rtl_emard/vga/vga.vhd \
../../../../rtl_emard/vga/hdmi/vga2dvid.vhd \
../../../../rtl_emard/vga/hdmi/tmds_encoder.vhd \
../../../../rtl_emard/vga/lattice/ecp5u/ddr_out_emard.vhd \
../../../../rtl_emard/usb/usbhid/usbhid_report_decoder_saitek_joystick.vhd \
../../../../rtl_emard/usb/usbhid/report_decoded_pack_generic.vhd \
../../../../rtl_emard/usb/usbhost/usbh_setup_pack.vhd \
../../../../rtl_emard/usb/usbhost/usbh_host_hid.vhd \
../../../../rtl_emard/usb/usbhost/usbh_sie_vhdl.vhd \
../../../../rtl_emard/usb/usb11_phy_vhdl/usb_phy.vhd \
../../../../rtl_emard/usb/usb11_phy_vhdl/usb_rx_phy_48MHz.vhd \
../../../../rtl_emard/usb/usb11_phy_vhdl/usb_rx_phy_emard.vhd \
../../../../rtl_emard/usb/usb11_phy_vhdl/usb_tx_phy.vhd \
../../../../rtl_emard/spdif/spdif_tx.vhd \
../../../../rtl_emard/osd/char_rom.vhd \
../../../../rtl_emard/generic/bram_true2p_1clk.vhd \
../../../../Minimig_ECS/RTL/sdram_cache.vhd \

# sdram controllers
# ../../../../rtl_emard/sdram/sdram.vhd \
# ../../../../Minimig_ECS/RTL/sdram_cache.vhd \

VERILOG_FILES = \
../../../../rtl_emard/lattice/ulx3s/clocks/$(CLK0_NAME).v \
../../../../rtl_emard/lattice/ulx3s/clocks/$(CLK1_NAME).v \
../../../../rtl_emard/lattice/ulx3s/clocks/$(CLK2_NAME).v \
../../../../Minimig_ECS/impl1/source/Agnus.v \
../../../../Minimig_ECS/impl1/source/Amber.v \
../../../../Minimig_ECS/impl1/source/Audio.v \
../../../../Minimig_ECS/impl1/source/Beamcounter.v \
../../../../Minimig_ECS/impl1/source/Bitplanes.v \
../../../../Minimig_ECS/impl1/source/Blitter.v \
../../../../Minimig_ECS/impl1/source/CIA8520.v \
../../../../Minimig_ECS/impl1/source/Clock.v \
../../../../Minimig_ECS/impl1/source/Copper.v \
../../../../Minimig_ECS/impl1/source/Denise.v \
../../../../Minimig_ECS/impl1/source/Floppy.v \
../../../../Minimig_ECS/impl1/source/Gary.v \
../../../../Minimig_ECS/impl1/source/Gayle.v \
../../../../source_emard/Minimig1.v \
../../../../Minimig_ECS/impl1/source/Paula.v \
../../../../source_emard/PS2Keyboard.v \
../../../../source_emard/twowaycache.v \
../../../../Minimig_ECS/impl1/source/Sprites.v \
../../../../source_emard/Userio.v \
../../../../rtl_emard/usb/usbhost/usbh_sie.v \
../../../../rtl_emard/usb/usbhost/usbh_crc5.v \
../../../../rtl_emard/usb/usbhost/usbh_crc16.v \
