<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-1914</identifier><datestamp>2011-12-15T09:11:12Z</datestamp><dc:title>Channel engineering for sub-micron CMOS technologies</dc:title><dc:creator>DIXIT, A</dc:creator><dc:creator>PAL, DK</dc:creator><dc:creator>ROY, JN</dc:creator><dc:creator>RAO, VR</dc:creator><dc:subject>mosfet</dc:subject><dc:description>In this work, we have applied channel-engineering strategies for the Semiconductor Complex Limited (SCL) 0.8 mum CMOS process and studied the performance advantages using extensive 2-D device simulations. Our results clearly indicate that, with minimum adjustments to the process flow, one can achieve improved performance by appropriate choice of channel engineering techniques.</dc:description><dc:publisher>SPIE-INT SOC OPTICAL ENGINEERING</dc:publisher><dc:date>2011-10-23T22:12:33Z</dc:date><dc:date>2011-12-15T09:11:12Z</dc:date><dc:date>2011-10-23T22:12:33Z</dc:date><dc:date>2011-12-15T09:11:12Z</dc:date><dc:date>2002</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOL 1 &amp; 2,4746,637-640</dc:identifier><dc:identifier>0-8194-4500-2</dc:identifier><dc:identifier>0277-786X</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15251</dc:identifier><dc:identifier>http://hdl.handle.net/100/1914</dc:identifier><dc:source>11th International Workshop on the Physics of Semiconductor Devices,New Delhi, INDIA,DEC 11-15, 2001</dc:source><dc:language>English</dc:language></oai_dc:dc>