$date
	Sun Oct 23 08:19:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#610897
b10101 !
1"
#610898
b10101 &
b10101 %
1$
#610899
0"
#610902
b1000000 &
b1000000 %
#610906
b100000 &
b100000 %
#610910
b10000 &
b10000 %
#610914
b1000 &
b1000 %
#610918
b100 &
b100 %
#610922
b10 &
b10 %
#610926
b1 &
1#
b1 %
#610930
b0 &
b0 %
0#
0$
#1607670
b1 &
b1 %
1$
b1 !
1"
#1607671
0"
#1607674
1#
#1607678
b0 &
0#
b0 %
0$
#2680044
b1110 !
1"
#2680046
b1110 &
b1110 %
1$
#2680047
0"
#2680050
b111 &
b111 %
#2680054
b10110 &
b10110 %
#2680058
b1011 &
b1011 %
#2680062
b100010 &
b100010 %
#2680066
b10001 &
b10001 %
#2680070
b110100 &
b110100 %
#2680074
b11010 &
b11010 %
#2680078
b1101 &
b1101 %
#2680082
b101000 &
b101000 %
#2680086
b10100 &
b10100 %
#2680090
b1010 &
b1010 %
#2680094
b101 &
b101 %
#2680098
b10000 &
b10000 %
#2680102
b1000 &
b1000 %
#2680106
b100 &
b100 %
#2680110
b10 &
b10 %
#2680114
b1 &
b1 %
1#
#2680118
b0 &
0#
b0 %
0$
#4500012
