# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../axi4_lite.gen/sources_1/bd/myip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../axi4_lite.srcs/sim_1/imports/myip_v1_0_bfm_1" --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../axi4_lite.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/df43/hdl/myip_v1_0_S00_AXI.v" \
"../../../../axi4_lite.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/df43/hdl/myip_v1_0.v" \
"../../../../axi4_lite.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_myip_0_0/sim/myip_v1_0_bfm_1_myip_0_0.v" \

sv xil_defaultlib  --include "../../../../axi4_lite.gen/sources_1/bd/myip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../axi4_lite.srcs/sim_1/imports/myip_v1_0_bfm_1" --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../axi4_lite.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_master_0_0/sim/myip_v1_0_bfm_1_master_0_0_pkg.sv" \
"../../../../axi4_lite.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_master_0_0/sim/myip_v1_0_bfm_1_master_0_0.sv" \

verilog xil_defaultlib  --include "../../../../axi4_lite.gen/sources_1/bd/myip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../axi4_lite.srcs/sim_1/imports/myip_v1_0_bfm_1" --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../axi4_lite.ip_user_files/bd/myip_v1_0_bfm_1/sim/myip_v1_0_bfm_1.v" \
"../../../../axi4_lite.srcs/sources_1/imports/hdl/myip_v1_0_bfm_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../axi4_lite.gen/sources_1/bd/myip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../axi4_lite.srcs/sim_1/imports/myip_v1_0_bfm_1" --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../axi4_lite.srcs/sim_1/imports/bfm_design/myip_v1_0_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
