# ğŸ–¥ï¸ Welcome to My VSD-HDP Journey!  

### ğŸš€ About This Repository
This repository captures my **week-by-week progress** in the **VSD-HDP program**, documenting tasks, experiments, and milestones achieved throughout the journey.  

> *In this program, participants learn to design a complete System-on-Chip (SoC) from RTL to GDSII using open-source tools. It is part of Indiaâ€™s largest collaborative RISC-V tapeout initiative, empowering thousands of participants to design and fabricate silicon while advancing the nationâ€™s semiconductor ecosystem.*

---

### ğŸ”¹ Design Flow Overview
**ğŸ“ RTL Development â†’ ğŸ”„ Logic Synthesis â†’ ğŸ—ï¸ Physical Design â†’ ğŸ¯ Tapeout-Ready Silicon**

---

### ğŸ”½ Week-wise Progress Logs

| Week    | Topics Covered       | Status   |
|---------|--------------------|---------|
| [Week 0: Tools Installation](#week0) | Tool Installation | âœ… Done |


---

