module up_counter(clk, reset, enable, count);

  input clk, reset, enable;
  output reg [3:0] count;

  always @(posedge clk) begin
    if (reset) begin
      count <= 4'b0;
    end
    else if (enable) begin
      count <= count + 1;
    end
  end

endmodule