{
    "DESIGN_NAME": "mul",
    "VERILOG_FILES": "rtl/mul.sv",
    "CLOCK_PERIOD": 10,
    "CLOCK_PORT": "CLK",
    "FP_PDN_VOFFSET": 7,
    "FP_PDN_HOFFSET": 7,
    "FP_PDN_SKIPTRIM": true,
    "RUN_POST_GRT_RESIZER_TIMING": true,
    "RUN_POST_GRT_DESIGN_REPAIR": true,
    "SYNTH_AUTONAME": true
}