Classic Timing Analyzer report for id
Mon Mar 30 11:54:47 2009
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'mclk'
  6. tco
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+----------------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From           ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------+-----------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 11.703 ns                        ; led_7s[8]~reg0 ; led_7s[3] ; mclk       ; --       ; 0            ;
; Clock Setup: 'mclk'          ; N/A   ; None          ; 325.10 MHz ( period = 3.076 ns ) ; i[0]           ; clk       ; mclk       ; mclk     ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------+-----------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F484C8       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                              ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                              ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; mclk            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'mclk'                                                                                                                                                                            ;
+-------+------------------------------------------------+----------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 325.10 MHz ( period = 3.076 ns )               ; i[0]     ; clk            ; mclk       ; mclk     ; None                        ; None                      ; 2.320 ns                ;
; N/A   ; 331.24 MHz ( period = 3.019 ns )               ; i[1]     ; clk            ; mclk       ; mclk     ; None                        ; None                      ; 2.263 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[2]     ; clk            ; mclk       ; mclk     ; None                        ; None                      ; 2.129 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[3]     ; clk            ; mclk       ; mclk     ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[4]     ; clk            ; mclk       ; mclk     ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[5]     ; clk            ; mclk       ; mclk     ; None                        ; None                      ; 1.817 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[6]     ; clk            ; mclk       ; mclk     ; None                        ; None                      ; 1.786 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[0]     ; i[7]           ; mclk       ; mclk     ; None                        ; None                      ; 2.234 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[1]     ; i[7]           ; mclk       ; mclk     ; None                        ; None                      ; 2.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[0]     ; i[6]           ; mclk       ; mclk     ; None                        ; None                      ; 2.148 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[7]     ; clk            ; mclk       ; mclk     ; None                        ; None                      ; 1.645 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[1]     ; i[6]           ; mclk       ; mclk     ; None                        ; None                      ; 2.091 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[0]     ; i[5]           ; mclk       ; mclk     ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[2]     ; i[7]           ; mclk       ; mclk     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[1]     ; i[5]           ; mclk       ; mclk     ; None                        ; None                      ; 2.005 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[0]     ; i[4]           ; mclk       ; mclk     ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[2]     ; i[6]           ; mclk       ; mclk     ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[1]     ; i[4]           ; mclk       ; mclk     ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[3]     ; i[7]           ; mclk       ; mclk     ; None                        ; None                      ; 1.903 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[0]     ; i[3]           ; mclk       ; mclk     ; None                        ; None                      ; 1.890 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[4]     ; i[7]           ; mclk       ; mclk     ; None                        ; None                      ; 1.871 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[2]     ; i[5]           ; mclk       ; mclk     ; None                        ; None                      ; 1.871 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[1]     ; i[3]           ; mclk       ; mclk     ; None                        ; None                      ; 1.833 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[3]     ; i[6]           ; mclk       ; mclk     ; None                        ; None                      ; 1.817 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[0]     ; i[2]           ; mclk       ; mclk     ; None                        ; None                      ; 1.804 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[4]     ; i[6]           ; mclk       ; mclk     ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[2]     ; i[4]           ; mclk       ; mclk     ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[1]     ; i[2]           ; mclk       ; mclk     ; None                        ; None                      ; 1.747 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[5]     ; i[7]           ; mclk       ; mclk     ; None                        ; None                      ; 1.731 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[3]     ; i[5]           ; mclk       ; mclk     ; None                        ; None                      ; 1.731 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[6]     ; i[7]           ; mclk       ; mclk     ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[4]     ; i[5]           ; mclk       ; mclk     ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[2]     ; i[3]           ; mclk       ; mclk     ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[5]     ; i[6]           ; mclk       ; mclk     ; None                        ; None                      ; 1.645 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[3]     ; i[4]           ; mclk       ; mclk     ; None                        ; None                      ; 1.645 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state[0] ; led_7s[5]~reg0 ; mclk       ; mclk     ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state[0] ; led_7s[8]~reg0 ; mclk       ; mclk     ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[6]     ; i[6]           ; mclk       ; mclk     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[4]     ; i[4]           ; mclk       ; mclk     ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[2]     ; i[2]           ; mclk       ; mclk     ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[0]     ; i[1]           ; mclk       ; mclk     ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[7]     ; i[7]           ; mclk       ; mclk     ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[5]     ; i[5]           ; mclk       ; mclk     ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[3]     ; i[3]           ; mclk       ; mclk     ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[1]     ; i[1]           ; mclk       ; mclk     ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state[0] ; led_7s[0]~reg0 ; mclk       ; mclk     ; None                        ; None                      ; 1.136 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state[0] ; led_7s[2]~reg0 ; mclk       ; mclk     ; None                        ; None                      ; 1.098 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state[1] ; led_7s[8]~reg0 ; mclk       ; mclk     ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state[1] ; led_7s[9]~reg0 ; mclk       ; mclk     ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state[1] ; led_7s[5]~reg0 ; mclk       ; mclk     ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state[1] ; led_7s[2]~reg0 ; mclk       ; mclk     ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state[0] ; state[1]       ; mclk       ; mclk     ; None                        ; None                      ; 0.772 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state[1] ; led_7s[0]~reg0 ; mclk       ; mclk     ; None                        ; None                      ; 0.770 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; clk      ; clk            ; mclk       ; mclk     ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state[0] ; state[0]       ; mclk       ; mclk     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state[1] ; state[1]       ; mclk       ; mclk     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; i[0]     ; i[0]           ; mclk       ; mclk     ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------+
; tco                                                                          ;
+-------+--------------+------------+----------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To         ; From Clock ;
+-------+--------------+------------+----------------+------------+------------+
; N/A   ; None         ; 11.703 ns  ; led_7s[8]~reg0 ; led_7s[6]  ; mclk       ;
; N/A   ; None         ; 11.703 ns  ; led_7s[8]~reg0 ; led_7s[3]  ; mclk       ;
; N/A   ; None         ; 11.343 ns  ; led_7s[8]~reg0 ; led_7s[8]  ; mclk       ;
; N/A   ; None         ; 10.967 ns  ; led_7s[2]~reg0 ; led_7s[2]  ; mclk       ;
; N/A   ; None         ; 10.641 ns  ; led_7s[0]~reg0 ; led_7s[0]  ; mclk       ;
; N/A   ; None         ; 10.614 ns  ; led_7s[8]~reg0 ; led_7s[11] ; mclk       ;
; N/A   ; None         ; 10.614 ns  ; led_7s[8]~reg0 ; led_7s[7]  ; mclk       ;
; N/A   ; None         ; 10.321 ns  ; led_7s[5]~reg0 ; led_7s[5]  ; mclk       ;
; N/A   ; None         ; 10.321 ns  ; led_7s[5]~reg0 ; led_7s[1]  ; mclk       ;
; N/A   ; None         ; 10.281 ns  ; led_7s[9]~reg0 ; led_7s[9]  ; mclk       ;
; N/A   ; None         ; 10.271 ns  ; led_7s[9]~reg0 ; led_7s[10] ; mclk       ;
+-------+--------------+------------+----------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Mon Mar 30 11:54:46 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off id -c id --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "mclk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk" as buffer
Info: Clock "mclk" has Internal fmax of 325.1 MHz between source register "i[0]" and destination register "clk" (period= 3.076 ns)
    Info: + Longest register to register delay is 2.320 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y1_N7; Fanout = 3; REG Node = 'i[0]'
        Info: 2: + IC(0.455 ns) + CELL(0.735 ns) = 1.190 ns; Loc. = LCCOMB_X34_Y1_N14; Fanout = 2; COMB Node = 'i[1]~45'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.276 ns; Loc. = LCCOMB_X34_Y1_N16; Fanout = 2; COMB Node = 'i[2]~47'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.362 ns; Loc. = LCCOMB_X34_Y1_N18; Fanout = 2; COMB Node = 'i[3]~49'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.448 ns; Loc. = LCCOMB_X34_Y1_N20; Fanout = 2; COMB Node = 'i[4]~51'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.534 ns; Loc. = LCCOMB_X34_Y1_N22; Fanout = 2; COMB Node = 'i[5]~53'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.620 ns; Loc. = LCCOMB_X34_Y1_N24; Fanout = 2; COMB Node = 'i[6]~55'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.706 ns; Loc. = LCCOMB_X34_Y1_N26; Fanout = 1; COMB Node = 'i[7]~57'
        Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 2.212 ns; Loc. = LCCOMB_X34_Y1_N28; Fanout = 1; COMB Node = 'clk~6'
        Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 2.320 ns; Loc. = LCFF_X34_Y1_N29; Fanout = 2; REG Node = 'clk'
        Info: Total cell delay = 1.865 ns ( 80.39 % )
        Info: Total interconnect delay = 0.455 ns ( 19.61 % )
    Info: - Smallest clock skew is -0.492 ns
        Info: + Shortest clock path from clock "mclk" to destination register is 2.667 ns
            Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'
            Info: 2: + IC(0.921 ns) + CELL(0.666 ns) = 2.667 ns; Loc. = LCFF_X34_Y1_N29; Fanout = 2; REG Node = 'clk'
            Info: Total cell delay = 1.746 ns ( 65.47 % )
            Info: Total interconnect delay = 0.921 ns ( 34.53 % )
        Info: - Longest clock path from clock "mclk" to source register is 3.159 ns
            Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'
            Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.312 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'mclk~clkctrl'
            Info: 3: + IC(1.181 ns) + CELL(0.666 ns) = 3.159 ns; Loc. = LCFF_X34_Y1_N7; Fanout = 3; REG Node = 'i[0]'
            Info: Total cell delay = 1.746 ns ( 55.27 % )
            Info: Total interconnect delay = 1.413 ns ( 44.73 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "mclk" to destination pin "led_7s[6]" through register "led_7s[8]~reg0" is 11.703 ns
    Info: + Longest clock path from clock "mclk" to source register is 5.835 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'
        Info: 2: + IC(0.921 ns) + CELL(0.970 ns) = 2.971 ns; Loc. = LCFF_X34_Y1_N29; Fanout = 2; REG Node = 'clk'
        Info: 3: + IC(1.008 ns) + CELL(0.000 ns) = 3.979 ns; Loc. = CLKCTRL_G15; Fanout = 7; COMB Node = 'clk~clkctrl'
        Info: 4: + IC(1.190 ns) + CELL(0.666 ns) = 5.835 ns; Loc. = LCFF_X16_Y1_N3; Fanout = 5; REG Node = 'led_7s[8]~reg0'
        Info: Total cell delay = 2.716 ns ( 46.55 % )
        Info: Total interconnect delay = 3.119 ns ( 53.45 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y1_N3; Fanout = 5; REG Node = 'led_7s[8]~reg0'
        Info: 2: + IC(2.348 ns) + CELL(3.216 ns) = 5.564 ns; Loc. = PIN_AA9; Fanout = 0; PIN Node = 'led_7s[6]'
        Info: Total cell delay = 3.216 ns ( 57.80 % )
        Info: Total interconnect delay = 2.348 ns ( 42.20 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Allocated 119 megabytes of memory during processing
    Info: Processing ended: Mon Mar 30 11:54:47 2009
    Info: Elapsed time: 00:00:01


