Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep 11 16:34:25 2018
| Host         : LAPTOP-IJ2NHTNA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Logic_Show_Top_control_sets_placed.rpt
| Design       : Logic_Show_Top
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     14 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             242 |           63 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |            8 |
| Yes          | No                    | No                     |             138 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              86 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |              Enable Signal             |                                       Set/Reset Signal                                      | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------+------------------+----------------+
|  nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1 |                                        | nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0 |                2 |              8 |
|  nolabel_line93/sds/ASCII2_reg[7]_i_2_n_0                 |                                        |                                                                                             |                3 |             14 |
|  sys_clk_IBUF_BUFG                                        | lt/k1/prob_counter_reg[0][0]           | lt/k1/prob_counter_reg[7]                                                                   |                2 |             16 |
|  sys_clk_IBUF_BUFG                                        | lt/c60/clock_counter                   | lt/k1/SS[0]                                                                                 |                4 |             18 |
|  sys_clk_IBUF_BUFG                                        | lt/k1/score2_reg[10][0]                |                                                                                             |                6 |             22 |
|  sys_clk_IBUF_BUFG                                        | lt/k1/E[0]                             |                                                                                             |                4 |             22 |
|  sys_clk_IBUF_BUFG                                        | lt/k1/score1_reg[10][0]                |                                                                                             |                4 |             22 |
|  nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1 | nolabel_line93/sds/v_cnt               |                                                                                             |                2 |             24 |
|  nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1 | nolabel_line93/sds/active_y0           |                                                                                             |                4 |             24 |
|  nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1 | nolabel_line93/sds/active_x[8]_i_1_n_0 |                                                                                             |                5 |             24 |
|  sys_clk_IBUF_BUFG                                        |                                        |                                                                                             |               11 |             30 |
|  nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1 |                                        | nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/SR[0]                  |                6 |             38 |
|  sys_clk_IBUF_BUFG                                        | lt/c60/clock_counter[0]_i_2_n_0        | lt/c60/clock_counter[0]_i_1_n_0                                                             |                7 |             52 |
|  nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1 |                                        |                                                                                             |               51 |            204 |
+-----------------------------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------+------------------+----------------+


