/*
 * Copyright (c) 2015-2016, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
#include "mdm9607.dtsi"

/ {
	aliases {
		serial0 = &blsp1_uart2_ls; /* SWI:UART1 low speed */
		serial1 = &blsp1_uart1_ls; /* SWI:UART2 low speed */
		uart0 = &blsp1_uart2_hs;   /* SWI:UART1 high speed */
		uart1 = &blsp1_uart1_hs;   /* SWI:UART2 high speed */
	};

        reserved-memory {
                #address-cells = <1>;
                #size-cells = <1>;
                ranges;

                sierra_ssmem_region: sierra_region@0x8ff00000 {
                        compatible = "removed-dma-pool";
                        no-map;
                        reg = <0x8ff00000 0x100000>;
                };
        };
};

&soc {
        #address-cells = <1>;
        #size-cells = <1>;
        ranges;

	sierra_ssmem@0x8ff00000 { /* Sierra SSMEM */
		compatible = "sierra,ssmem";
		memory-region = <&sierra_ssmem_region>;
	};

        blsp1_uart1_ls: serial@78af000 { /* BLSP1 UART1, SWI:UART2, low speed*/
                compatible = "qcom,msm-uartdm-v1.4","qcom,msm-uartdm";
                reg = <0x78af000 0x200>;
                interrupts = <0 107 0>;

                clocks = <&clock_gcc clk_gcc_blsp1_uart1_apps_clk>,
                         <&clock_gcc clk_gcc_blsp1_ahb_clk>;
                clock-names = "core", "iface";
                status = "disabled";
        };

	blsp1_uart1_hs: uart@78af000 { /* BLSP1 UART1, SWI:UART2, high speed */
		compatible = "qcom,msm-hsuart-v14";
		reg = <0x78af000 0x200>,
			<0x7884000 0x2b000>;
		reg-names = "core_mem", "bam_mem";
		interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
		#address-cells = <0>;
		interrupt-parent = <&blsp1_uart1_hs>;
		interrupts = <0 1 2>;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0xffffffff>;
		interrupt-map = <0 &intc 0 107 0
				1 &intc 0 238 0
				2 &tlmm_pinmux 13 0>;

		qcom,bam-tx-ep-pipe-index = <0>;
		qcom,bam-rx-ep-pipe-index = <1>;
		qcom,master-id = <86>;
		clock-names = "core_clk", "iface_clk";
		clocks = <&clock_gcc clk_gcc_blsp1_uart1_apps_clk>,
			<&clock_gcc clk_gcc_blsp1_ahb_clk>;
		pinctrl-names = "sleep", "default";
		pinctrl-0 = <&blsp1_uart1_sleep>;
		pinctrl-1 = <&blsp1_uart1_active>;
		qcom,msm-bus,name = "blsp1_uart1_hs";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
					<86 512 0 0>,
					<86 512 500 800>;
		status = "disabled";
	};

	blsp1_uart2_ls: serial@78b0000 { /* BLSP1 UART2, SWI:UART1, low speed */
		compatible = "qcom,msm-uartdm-v1.4","qcom,msm-uartdm";
		reg = <0x78b0000 0x200>;
		interrupts = <0 108 0>;

		clocks = <&clock_gcc clk_gcc_blsp1_uart2_apps_clk>,
			 <&clock_gcc clk_gcc_blsp1_ahb_clk>;
		clock-names = "core", "iface";
		status = "disabled";
	};

	blsp1_uart2_hs: uart@78b0000 { /* BLSP1 UART2, SWI:UART1, high speed*/
		compatible = "qcom,msm-hsuart-v14";
		reg = <0x78b0000 0x200>,
			<0x7884000 0x2b000>;
		reg-names = "core_mem", "bam_mem";
		interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
		#address-cells = <0>;
		interrupt-parent = <&blsp1_uart2_hs>;
		interrupts = <0 1 2>;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0xffffffff>;
		interrupt-map = <0 &intc 0 108 0
				1 &intc 0 238 0
				2 &tlmm_pinmux 5 0>;

		qcom,bam-tx-ep-pipe-index = <2>;
		qcom,bam-rx-ep-pipe-index = <3>;
		qcom,master-id = <86>;
		clock-names = "core_clk", "iface_clk";
		clocks = <&clock_gcc clk_gcc_blsp1_uart2_apps_clk>,
			<&clock_gcc clk_gcc_blsp1_ahb_clk>;
		pinctrl-names = "sleep", "default";
		pinctrl-0 = <&blsp1_uart2_sleep>;
		pinctrl-1 = <&blsp1_uart2_active>;
		qcom,msm-bus,name = "blsp1_uart2_hs";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
					<86 512 0 0>,
					<86 512 500 800>;
		status = "disabled";
	};
};

&spi_1 { /* BLSP1 QUP2 */
	reg = <0x78b7000 0x600>,
		  <0x7884000 0x2b000>;
	interrupts = <0 97 0>, <0 238 0>;
	spi-max-frequency = <50000000>;
	clocks = <&clock_gcc clk_gcc_blsp1_ahb_clk>,
		 <&clock_gcc clk_gcc_blsp1_qup3_spi_apps_clk>;
	qcom,bam-consumer-pipe-index = <16>;
	qcom,bam-producer-pipe-index = <17>;
	sierra,deassert-time = <20>;
};

&usb_otg {
	qcom,hsusb-otg-phy-init-seq =
		<0x44 0x80 0x30 0x81 0x24 0x82 0x13 0x83 0xffffffff>;
	/delete-property/ vbus_otg-supply;
	/delete-property/ qcom,usbid-gpio;
	/delete-property/ pinctrl-names;
	/delete-property/ pinctrl-0;
};

&hsic_host {
	status = "ok";
};

&spmi_bus {
	status = "ok";
};

&i2c_4 {
	/* reduce bus frequency as a workaround for MCU ROM boot loader */
	qcom,clk-freq-out = <100000>;

	/* Increase clock high width from 3.4ns to 4.6ns to meet I2C spec */
	qcom,fs-clk-div = <100>;
	qcom,high-time-clk-div = <86>;
	status = "ok";
};

