

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Fri Dec 22 04:15:34 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3115585|  3115585|  37.499 ms|  37.499 ms|  3115585|  3115585|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3   |  3115584|  3115584|      1202|          -|          -|  2592|        no|
        | + VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6  |     1175|     1175|        28|          4|          1|   288|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    692|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     553|    350|    -|
|Memory           |       19|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    421|    -|
|Register         |        -|    -|     787|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       19|    1|    1340|   1591|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance            |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |urem_12ns_12ns_12_16_1_U55      |urem_12ns_12ns_12_16_1      |        0|   0|  399|  281|    0|
    |urem_12ns_12ns_12_16_seq_1_U54  |urem_12ns_12ns_12_16_seq_1  |        0|   0|  154|   69|    0|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                           |                            |        0|   0|  553|  350|    0|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_4ns_5ns_4ns_7_4_1_U56  |mac_muladd_4ns_5ns_4ns_7_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    +-------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer_4_bias_U     |conv2d_layer_4_bias     |        1|  0|   0|    0|    32|   32|     1|         1024|
    |layer_4_weights_U  |conv2d_layer_4_weights  |       18|  0|   0|    0|  9216|   32|     1|       294912|
    +-------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                        |       19|  0|   0|    0|  9248|   64|     2|       295936|
    +-------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln71_2_fu_352_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln71_fu_398_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln74_2_fu_931_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln74_fu_476_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln77_fu_926_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln83_3_fu_771_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln83_fu_765_p2                |         +|   0|  0|  16|           9|           1|
    |add_ln86_3_fu_759_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln86_fu_722_p2                |         +|   0|  0|  12|           4|           4|
    |add_ln91_fu_795_p2                |         +|   0|  0|  14|           7|           7|
    |add_ln95_3_fu_610_p2              |         +|   0|  0|   7|           4|           1|
    |add_ln95_4_fu_731_p2              |         +|   0|  0|   7|           4|           1|
    |add_ln95_5_fu_753_p2              |         +|   0|  0|  12|           4|           4|
    |add_ln95_fu_808_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln98_2_fu_845_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln98_fu_813_p2                |         +|   0|  0|  19|          12|          12|
    |empty_36_fu_392_p2                |         +|   0|  0|  14|           7|           7|
    |empty_fu_358_p2                   |         +|   0|  0|  12|           4|           2|
    |indvars_iv_next34_dup_fu_662_p2   |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next34_fu_582_p2       |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next34_mid1_fu_682_p2  |         +|   0|  0|  10|           3|           2|
    |p_mid146_fu_508_p2                |         +|   0|  0|  14|           7|           7|
    |sum19_fu_542_p2                   |         +|   0|  0|  19|          12|          12|
    |tmp5_fu_382_p2                    |         +|   0|  0|  12|           4|           2|
    |tmp_fu_376_p2                     |         +|   0|  0|  14|           7|           7|
    |tmp_mid1_fu_436_p2                |         +|   0|  0|  14|           7|           7|
    |sub_ln94_2_fu_704_p2              |         -|   0|  0|   7|           4|           4|
    |sub_ln94_fu_604_p2                |         -|   0|  0|   7|           4|           4|
    |and_ln49_fu_911_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln71_fu_462_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln83_fu_656_p2                |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_2_fu_899_p2             |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln49_fu_893_p2               |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln71_fu_404_p2               |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln74_fu_410_p2               |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln77_fu_456_p2               |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln83_fu_616_p2               |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln86_fu_622_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln89_fu_650_p2               |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln98_1_fu_825_p2             |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln98_fu_554_p2               |      icmp|   0|  0|  12|          12|          11|
    |empty_41_fu_486_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln49_fu_905_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln86_fu_668_p2                 |        or|   0|  0|   2|           1|           1|
    |empty_42_fu_522_p3                |    select|   0|  0|   7|           1|           7|
    |ii_cast_mid2_fu_500_p3            |    select|   0|  0|   4|           1|           4|
    |iii_mid2_fu_492_p3                |    select|   0|  0|   6|           1|           1|
    |select_ln49_fu_917_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln71_4_fu_442_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln71_5_fu_468_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln71_6_fu_514_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln71_fu_416_p3             |    select|   0|  0|   4|           1|           1|
    |select_ln74_fu_937_p3             |    select|   0|  0|   9|           1|           1|
    |select_ln83_4_fu_777_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln83_5_fu_636_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln83_fu_628_p3             |    select|   0|  0|   3|           1|           2|
    |select_ln86_5_fu_710_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln86_6_fu_737_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln86_7_fu_831_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln86_fu_674_p3             |    select|   0|  0|   3|           1|           2|
    |select_ln98_1_fu_869_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln98_2_fu_861_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln98_fu_575_p3             |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln71_fu_450_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln83_fu_644_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 692|         299|         367|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |add4320_reg_306                            |    9|          2|   32|         64|
    |ap_NS_fsm                                  |  148|         32|    1|         32|
    |ap_enable_reg_pp0_iter5                    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                    |    9|          2|    1|          2|
    |ap_phi_mux_add4320_phi_fu_311_p4           |    9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten36_phi_fu_254_p4  |    9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_266_p4    |    9|          2|    4|          8|
    |ap_phi_mux_iv_phi_fu_299_p4                |    9|          2|    6|         12|
    |ap_phi_mux_v_phi_fu_277_p4                 |    9|          2|    3|          6|
    |ap_phi_mux_vi_phi_fu_288_p4                |    9|          2|    3|          6|
    |grp_fu_338_p0                              |   14|          3|   32|         96|
    |grp_fu_338_p1                              |   14|          3|   32|         96|
    |i_reg_205                                  |    9|          2|    4|          8|
    |ii_reg_228                                 |    9|          2|    4|          8|
    |iii_reg_239                                |    9|          2|    6|         12|
    |indvar_flatten36_reg_250                   |    9|          2|    9|         18|
    |indvar_flatten50_reg_216                   |    9|          2|   10|         20|
    |indvar_flatten80_reg_194                   |    9|          2|   12|         24|
    |indvar_flatten_reg_262                     |    9|          2|    4|          8|
    |iv_reg_295                                 |    9|          2|    6|         12|
    |output_0_address0                          |   14|          3|   11|         33|
    |output_0_d0                                |   14|          3|   32|         96|
    |output_0_load_2_reg_328                    |    9|          2|   32|         64|
    |output_1_address0                          |   14|          3|   11|         33|
    |output_1_d0                                |   14|          3|   32|         96|
    |output_1_load_2_reg_318                    |    9|          2|   32|         64|
    |v_reg_273                                  |    9|          2|    3|          6|
    |vi_reg_284                                 |    9|          2|    3|          6|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  421|         92|  367|        914|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add4320_reg_306                |  32|   0|   32|          0|
    |add_ln71_2_reg_952             |  12|   0|   12|          0|
    |add_ln83_reg_1075              |   9|   0|    9|          0|
    |add_ln86_3_reg_1070            |   4|   0|    4|          0|
    |add_ln95_5_reg_1065            |   4|   0|    4|          0|
    |add_ln95_reg_1090              |   3|   0|    3|          0|
    |add_reg_1160                   |  32|   0|   32|          0|
    |ap_CS_fsm                      |  31|   0|   31|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |i_reg_205                      |   4|   0|    4|          0|
    |icmp_ln74_reg_960              |   1|   0|    1|          0|
    |icmp_ln83_reg_1035             |   1|   0|    1|          0|
    |icmp_ln86_reg_1039             |   1|   0|    1|          0|
    |icmp_ln98_1_reg_1100           |   1|   0|    1|          0|
    |icmp_ln98_reg_989              |   1|   0|    1|          0|
    |ii_cast_mid2_cast_reg_1005     |   4|   0|    7|          3|
    |ii_cast_mid2_reg_978           |   4|   0|    4|          0|
    |ii_reg_228                     |   4|   0|    4|          0|
    |iii_mid2_reg_971               |   6|   0|    6|          0|
    |iii_reg_239                    |   6|   0|    6|          0|
    |indvar_flatten36_reg_250       |   9|   0|    9|          0|
    |indvar_flatten50_reg_216       |  10|   0|   10|          0|
    |indvar_flatten80_reg_194       |  12|   0|   12|          0|
    |indvar_flatten_reg_262         |   4|   0|    4|          0|
    |iv_reg_295                     |   6|   0|    6|          0|
    |layer_4_bias_load_reg_1150     |  32|   0|   32|          0|
    |layer_4_weights_load_reg_1115  |  32|   0|   32|          0|
    |mul_reg_1135                   |  32|   0|   32|          0|
    |output_0_addr_reg_995          |  11|   0|   11|          0|
    |output_0_load_2_reg_328        |  32|   0|   32|          0|
    |output_0_load_reg_1020         |  32|   0|   32|          0|
    |output_1_addr_reg_1000         |  11|   0|   11|          0|
    |output_1_load_2_reg_318        |  32|   0|   32|          0|
    |output_1_load_reg_1025         |  32|   0|   32|          0|
    |select_ln71_5_reg_965          |   4|   0|    4|          0|
    |select_ln83_4_reg_1080         |   6|   0|    6|          0|
    |select_ln86_5_reg_1050         |   3|   0|    3|          0|
    |select_ln86_7_reg_1105         |   4|   0|    4|          0|
    |select_ln86_reg_1045           |   3|   0|    3|          0|
    |select_ln98_1_reg_1155         |  32|   0|   32|          0|
    |trunc_ln83_reg_1085            |   5|   0|    5|          0|
    |trunc_ln91_reg_1060            |   2|   0|    2|          0|
    |v_reg_273                      |   3|   0|    3|          0|
    |vi_reg_284                     |   3|   0|    3|          0|
    |zext_ln77_3_reg_1015           |   6|   0|   14|          8|
    |zext_ln77_reg_1010             |   6|   0|   64|         58|
    |add_ln95_5_reg_1065            |  64|  32|    4|          0|
    |icmp_ln83_reg_1035             |  64|  32|    1|          0|
    |icmp_ln98_1_reg_1100           |  64|  32|    1|          0|
    |trunc_ln83_reg_1085            |  64|  32|    5|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 787| 128|  611|         69|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3097_p_din0    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3097_p_din1    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3097_p_opcode  |  out|    2|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3097_p_dout0   |   in|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3097_p_ce      |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3101_p_din0    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3101_p_din1    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3101_p_dout0   |   in|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3101_p_ce      |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_866_p_din0     |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_866_p_din1     |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_866_p_opcode   |  out|    5|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_866_p_dout0    |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_866_p_ce       |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|input_0_address0      |  out|   11|   ap_memory|       input_0|         array|
|input_0_ce0           |  out|    1|   ap_memory|       input_0|         array|
|input_0_q0            |   in|   32|   ap_memory|       input_0|         array|
|input_1_address0      |  out|   11|   ap_memory|       input_1|         array|
|input_1_ce0           |  out|    1|   ap_memory|       input_1|         array|
|input_1_q0            |   in|   32|   ap_memory|       input_1|         array|
|output_0_address0     |  out|   11|   ap_memory|      output_0|         array|
|output_0_ce0          |  out|    1|   ap_memory|      output_0|         array|
|output_0_we0          |  out|    1|   ap_memory|      output_0|         array|
|output_0_d0           |  out|   32|   ap_memory|      output_0|         array|
|output_0_q0           |   in|   32|   ap_memory|      output_0|         array|
|output_1_address0     |  out|   11|   ap_memory|      output_1|         array|
|output_1_ce0          |  out|    1|   ap_memory|      output_1|         array|
|output_1_we0          |  out|    1|   ap_memory|      output_1|         array|
|output_1_d0           |  out|   32|   ap_memory|      output_1|         array|
|output_1_q0           |   in|   32|   ap_memory|      output_1|         array|
+----------------------+-----+-----+------------+--------------+--------------+

