<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\impl\gwsynthesis\lvds_video.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_video.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Oct 12 18:35:49 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4828</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3081</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>eclko</td>
<td>Base</td>
<td>3.422</td>
<td>292.227
<td>0.000</td>
<td>1.711</td>
<td></td>
<td></td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/eclko </td>
</tr>
<tr>
<td>2</td>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>3</td>
<td>I_clkin_p</td>
<td>Base</td>
<td>11.976</td>
<td>83.500
<td>0.000</td>
<td>5.988</td>
<td></td>
<td></td>
<td>I_clkin_p </td>
</tr>
<tr>
<td>4</td>
<td>rx_sclk</td>
<td>Base</td>
<td>11.976</td>
<td>83.500
<td>0.000</td>
<td>5.988</td>
<td></td>
<td></td>
<td>rx_sclk </td>
</tr>
<tr>
<td>5</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>6</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>3.422</td>
<td>292.251
<td>0.000</td>
<td>1.711</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>6.843</td>
<td>146.126
<td>0.000</td>
<td>3.422</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>8</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>10.265</td>
<td>97.417
<td>0.000</td>
<td>5.133</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>9</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>10</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>11</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>1040.000</td>
<td>0.962
<td>0.000</td>
<td>520.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>12</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>13</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>3.422</td>
<td>292.251
<td>0.000</td>
<td>1.711</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>14</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>3.422</td>
<td>292.251
<td>0.000</td>
<td>1.711</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>15</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>6.843</td>
<td>146.126
<td>0.000</td>
<td>3.422</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>16</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>10.265</td>
<td>97.417
<td>0.000</td>
<td>5.133</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>50.000(MHz)</td>
<td>193.771(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_clkin_p</td>
<td>83.500(MHz)</td>
<td>471.218(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>rx_sclk</td>
<td>83.500(MHz)</td>
<td>167.320(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>148.752(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>107.525(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>0.962(MHz)</td>
<td>206.873(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of eclko!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>eclko</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>eclko</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx_sclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx_sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.999</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_1_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.942</td>
</tr>
<tr>
<td>2</td>
<td>5.999</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_4_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.942</td>
</tr>
<tr>
<td>3</td>
<td>5.999</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_18_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.942</td>
</tr>
<tr>
<td>4</td>
<td>5.999</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_19_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.942</td>
</tr>
<tr>
<td>5</td>
<td>6.007</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_17_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.934</td>
</tr>
<tr>
<td>6</td>
<td>6.183</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_5_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.758</td>
</tr>
<tr>
<td>7</td>
<td>6.183</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_6_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.758</td>
</tr>
<tr>
<td>8</td>
<td>6.183</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_13_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.758</td>
</tr>
<tr>
<td>9</td>
<td>6.355</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q4</td>
<td>LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.586</td>
</tr>
<tr>
<td>10</td>
<td>6.367</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_2_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.574</td>
</tr>
<tr>
<td>11</td>
<td>6.367</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_3_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.574</td>
</tr>
<tr>
<td>12</td>
<td>6.367</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_20_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.574</td>
</tr>
<tr>
<td>13</td>
<td>6.367</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_21_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.574</td>
</tr>
<tr>
<td>14</td>
<td>6.370</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_11_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.571</td>
</tr>
<tr>
<td>15</td>
<td>6.499</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_28_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.442</td>
</tr>
<tr>
<td>16</td>
<td>6.499</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.442</td>
</tr>
<tr>
<td>17</td>
<td>6.687</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.254</td>
</tr>
<tr>
<td>18</td>
<td>6.722</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0/Q</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_14_s0/D</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.219</td>
</tr>
<tr>
<td>19</td>
<td>6.722</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0/Q</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_15_s0/D</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.219</td>
</tr>
<tr>
<td>20</td>
<td>6.728</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0/Q</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_6_s0/D</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.213</td>
</tr>
<tr>
<td>21</td>
<td>6.728</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0/Q</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_7_s0/D</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.213</td>
</tr>
<tr>
<td>22</td>
<td>6.733</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_0_s1/Q</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/phase_flag_2_s0/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.208</td>
</tr>
<tr>
<td>23</td>
<td>6.741</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_7_s1/CE</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>11.976</td>
<td>0.000</td>
<td>5.200</td>
</tr>
<tr>
<td>24</td>
<td>5.413</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0/D</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>-2.271</td>
<td>2.811</td>
</tr>
<tr>
<td>25</td>
<td>5.413</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/D</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>-2.271</td>
<td>2.811</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.076</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>2</td>
<td>0.192</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_wren_s1/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CEA</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>3</td>
<td>0.192</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CEA</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>4</td>
<td>0.192</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/CEA</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>5</td>
<td>0.192</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CEA</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>6</td>
<td>0.192</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CEA</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>7</td>
<td>0.192</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CEA</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>8</td>
<td>0.198</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/DI[1]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>9</td>
<td>0.231</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/ADA[11]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.349</td>
</tr>
<tr>
<td>10</td>
<td>0.235</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/DI[14]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.484</td>
</tr>
<tr>
<td>11</td>
<td>0.235</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/DI[12]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.484</td>
</tr>
<tr>
<td>12</td>
<td>0.235</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/DI[10]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.484</td>
</tr>
<tr>
<td>13</td>
<td>0.238</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/DI[15]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.487</td>
</tr>
<tr>
<td>14</td>
<td>0.238</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/DI[13]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.487</td>
</tr>
<tr>
<td>15</td>
<td>0.238</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/DI[11]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.487</td>
</tr>
<tr>
<td>16</td>
<td>0.238</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/DI[9]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.487</td>
</tr>
<tr>
<td>17</td>
<td>0.338</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/ADA[13]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>18</td>
<td>0.338</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/ADA[4]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>19</td>
<td>0.340</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/ADA[2]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>20</td>
<td>0.340</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/ADA[1]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>21</td>
<td>0.341</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/ADA[9]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.459</td>
</tr>
<tr>
<td>22</td>
<td>0.350</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/ADA[12]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>23</td>
<td>0.351</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/DI[0]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>24</td>
<td>0.351</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[1]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>25</td>
<td>0.352</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/ADA[1]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>2</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>3</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>4</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>5</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>6</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>7</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>8</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>9</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>10</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>11</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>12</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>13</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>14</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>15</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>16</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>17</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>18</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>19</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>20</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>21</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>22</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>23</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>24</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
<tr>
<td>25</td>
<td>4.557</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>5.988</td>
<td>0.003</td>
<td>1.393</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>2</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>3</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>4</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>5</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>6</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>7</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>8</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>9</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>10</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>11</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>12</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>13</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>14</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>15</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>16</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>17</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>18</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>19</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>20</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>21</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>22</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>23</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>24</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
<tr>
<td>25</td>
<td>6.900</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>rx_sclk:[F]</td>
<td>rx_sclk:[R]</td>
<td>-5.988</td>
<td>0.002</td>
<td>0.921</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_16_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_15_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_13_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_12_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/release_reset_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_0_s2</td>
</tr>
<tr>
<td>10</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>8.213</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][B]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_1_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C41[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 34.385%; route: 3.359, 56.527%; tC2Q: 0.540, 9.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>8.213</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[2][B]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_4_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C41[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 34.385%; route: 3.359, 56.527%; tC2Q: 0.540, 9.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>8.213</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[2][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_18_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_18_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C41[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 34.385%; route: 3.359, 56.527%; tC2Q: 0.540, 9.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>8.213</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_19_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_19_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C41[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 34.385%; route: 3.359, 56.527%; tC2Q: 0.540, 9.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>8.206</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[0][B]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_17_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[0][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_17_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C41[0][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 34.427%; route: 3.351, 56.473%; tC2Q: 0.540, 9.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>8.029</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[2][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_5_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C39[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 35.482%; route: 3.175, 55.140%; tC2Q: 0.540, 9.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>8.029</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[0][B]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[0][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_6_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C39[0][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 35.482%; route: 3.175, 55.140%; tC2Q: 0.540, 9.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>8.029</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[0][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_13_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C39[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 35.482%; route: 3.175, 55.140%; tC2Q: 0.540, 9.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.906</td>
<td>0.635</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q4</td>
</tr>
<tr>
<td>4.690</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[3][B]</td>
<td>LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6/I0</td>
</tr>
<tr>
<td>5.152</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[3][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6/F</td>
</tr>
<tr>
<td>5.154</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[3][A]</td>
<td>LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s4/I3</td>
</tr>
<tr>
<td>5.671</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C47[3][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s4/F</td>
</tr>
<tr>
<td>6.296</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C41[3][A]</td>
<td>LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n33_s2/I1</td>
</tr>
<tr>
<td>6.667</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C41[3][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n33_s2/F</td>
</tr>
<tr>
<td>6.671</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C41[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s3/I0</td>
</tr>
<tr>
<td>7.133</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C41[1][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s3/F</td>
</tr>
<tr>
<td>7.857</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[1][B]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C41[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.812, 32.440%; route: 3.139, 56.191%; tC2Q: 0.635, 11.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>7.846</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C41[1][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C41[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_2_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C41[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 36.651%; route: 2.991, 53.662%; tC2Q: 0.540, 9.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>7.846</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C41[1][B]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C41[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_3_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C41[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 36.651%; route: 2.991, 53.662%; tC2Q: 0.540, 9.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>7.846</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C41[0][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_20_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C41[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_20_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C41[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 36.651%; route: 2.991, 53.662%; tC2Q: 0.540, 9.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>7.846</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C41[2][B]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_21_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C41[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_21_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C41[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 36.651%; route: 2.991, 53.662%; tC2Q: 0.540, 9.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>7.842</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C39[2][B]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C39[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_11_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C39[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 36.675%; route: 2.988, 53.631%; tC2Q: 0.540, 9.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>7.713</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[0][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_28_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_28_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C38[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 37.541%; route: 2.859, 52.536%; tC2Q: 0.540, 9.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>7.713</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[1][B]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C38[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 37.541%; route: 2.859, 52.536%; tC2Q: 0.540, 9.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R44C41[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
</tr>
<tr>
<td>3.612</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n292_s13/I0</td>
</tr>
<tr>
<td>4.182</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C38[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n292_s13/F</td>
</tr>
<tr>
<td>4.184</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n292_s11/I2</td>
</tr>
<tr>
<td>4.739</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C38[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n292_s11/F</td>
</tr>
<tr>
<td>5.136</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C40[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n292_s7/I3</td>
</tr>
<tr>
<td>5.598</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C40[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n292_s7/F</td>
</tr>
<tr>
<td>5.599</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n292_s4/I2</td>
</tr>
<tr>
<td>6.154</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R44C40[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n292_s4/F</td>
</tr>
<tr>
<td>6.832</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C37[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I0</td>
</tr>
<tr>
<td>7.381</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C37[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>7.525</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C37[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.691, 51.220%; route: 2.331, 44.364%; tC2Q: 0.232, 4.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R35C34[2][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.701</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n221_s3/I0</td>
</tr>
<tr>
<td>3.256</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C35[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n221_s3/F</td>
</tr>
<tr>
<td>3.832</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C34[3][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n217_s3/I2</td>
</tr>
<tr>
<td>4.285</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R37C34[3][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n217_s3/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C37[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1120_s2/I2</td>
</tr>
<tr>
<td>5.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R37C37[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1120_s2/F</td>
</tr>
<tr>
<td>5.705</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n225_s4/I0</td>
</tr>
<tr>
<td>6.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n225_s4/F</td>
</tr>
<tr>
<td>6.941</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n211_s2/I3</td>
</tr>
<tr>
<td>7.490</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n211_s2/F</td>
</tr>
<tr>
<td>7.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 50.373%; route: 2.358, 45.182%; tC2Q: 0.232, 4.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R35C34[2][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.701</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n221_s3/I0</td>
</tr>
<tr>
<td>3.256</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C35[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n221_s3/F</td>
</tr>
<tr>
<td>3.832</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C34[3][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n217_s3/I2</td>
</tr>
<tr>
<td>4.285</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R37C34[3][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n217_s3/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C37[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1120_s2/I2</td>
</tr>
<tr>
<td>5.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R37C37[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1120_s2/F</td>
</tr>
<tr>
<td>5.705</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n225_s4/I0</td>
</tr>
<tr>
<td>6.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n225_s4/F</td>
</tr>
<tr>
<td>6.941</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C37[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n210_s2/I2</td>
</tr>
<tr>
<td>7.490</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C37[1][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n210_s2/F</td>
</tr>
<tr>
<td>7.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[1][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C37[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 50.373%; route: 2.358, 45.182%; tC2Q: 0.232, 4.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R35C34[2][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.701</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n221_s3/I0</td>
</tr>
<tr>
<td>3.256</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C35[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n221_s3/F</td>
</tr>
<tr>
<td>3.832</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C34[3][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n217_s3/I2</td>
</tr>
<tr>
<td>4.285</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R37C34[3][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n217_s3/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C37[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1120_s2/I2</td>
</tr>
<tr>
<td>5.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R37C37[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1120_s2/F</td>
</tr>
<tr>
<td>5.705</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n225_s4/I0</td>
</tr>
<tr>
<td>6.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n225_s4/F</td>
</tr>
<tr>
<td>6.936</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n219_s2/I2</td>
</tr>
<tr>
<td>7.485</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C35[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n219_s2/F</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[0][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C35[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 50.428%; route: 2.352, 45.122%; tC2Q: 0.232, 4.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R35C34[2][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.701</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n221_s3/I0</td>
</tr>
<tr>
<td>3.256</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C35[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n221_s3/F</td>
</tr>
<tr>
<td>3.832</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C34[3][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n217_s3/I2</td>
</tr>
<tr>
<td>4.285</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R37C34[3][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n217_s3/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C37[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1120_s2/I2</td>
</tr>
<tr>
<td>5.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R37C37[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1120_s2/F</td>
</tr>
<tr>
<td>5.705</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n225_s4/I0</td>
</tr>
<tr>
<td>6.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n225_s4/F</td>
</tr>
<tr>
<td>6.936</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n218_s2/I3</td>
</tr>
<tr>
<td>7.485</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n218_s2/F</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C34[0][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 50.428%; route: 2.352, 45.122%; tC2Q: 0.232, 4.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/phase_flag_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C47[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R38C47[1][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_0_s1/Q</td>
</tr>
<tr>
<td>3.210</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C41[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1382_s18/I3</td>
</tr>
<tr>
<td>3.663</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C41[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1382_s18/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C37[3][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1382_s7/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C37[3][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1382_s7/F</td>
</tr>
<tr>
<td>5.083</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1382_s3/I3</td>
</tr>
<tr>
<td>5.454</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1382_s3/F</td>
</tr>
<tr>
<td>6.207</td>
<td>0.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C44[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1387_s1/I3</td>
</tr>
<tr>
<td>6.756</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C44[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1387_s1/F</td>
</tr>
<tr>
<td>7.479</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C44[2][B]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/phase_flag_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C44[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/phase_flag_2_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C44[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/phase_flag_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.890, 36.290%; route: 3.086, 59.255%; tC2Q: 0.232, 4.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>2.811</td>
<td>0.540</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/Q3</td>
</tr>
<tr>
<td>4.589</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/I2</td>
</tr>
<tr>
<td>5.765</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9/F</td>
</tr>
<tr>
<td>5.938</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/I1</td>
</tr>
<tr>
<td>6.487</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18/F</td>
</tr>
<tr>
<td>6.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3/F</td>
</tr>
<tr>
<td>7.471</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[1][B]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_7_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C40[1][B]</td>
<td>LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 39.292%; route: 2.617, 50.323%; tC2Q: 0.540, 10.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.799</td>
<td>2.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.271</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.811, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.799</td>
<td>2.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.271</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.811, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[10]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[10]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[10]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_wren_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C56[2][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_wren_s1/CLK</td>
</tr>
<tr>
<td>6.067</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C56[2][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins_wren_s1/Q</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>5.875</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C37[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R41C37[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>1.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C37[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R41C37[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>1.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[12]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[12]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[12]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C37[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R41C37[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>1.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[11]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[11]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[11]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C37[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R41C37[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>1.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[11]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[11]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[11]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C37[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R41C37[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>1.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[10]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[10]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[10]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C40[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R43C40[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0/Q</td>
</tr>
<tr>
<td>1.958</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[12]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[12]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[12]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 54.832%; tC2Q: 0.202, 45.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C41[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.147, 42.093%; tC2Q: 0.202, 57.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C58[1][B]</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0/CLK</td>
</tr>
<tr>
<td>6.067</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R38C58[1][B]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u1/wtdina_15_s0/Q</td>
</tr>
<tr>
<td>6.349</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>6.114</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.282, 58.260%; tC2Q: 0.202, 41.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C58[1][B]</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0/CLK</td>
</tr>
<tr>
<td>6.067</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R38C58[1][B]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u1/wtdina_15_s0/Q</td>
</tr>
<tr>
<td>6.349</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>6.114</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.282, 58.260%; tC2Q: 0.202, 41.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C58[1][B]</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0/CLK</td>
</tr>
<tr>
<td>6.067</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R38C58[1][B]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u1/wtdina_15_s0/Q</td>
</tr>
<tr>
<td>6.349</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>6.114</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.282, 58.260%; tC2Q: 0.202, 41.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C58[1][B]</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0/CLK</td>
</tr>
<tr>
<td>6.067</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R38C58[1][B]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u1/wtdina_15_s0/Q</td>
</tr>
<tr>
<td>6.352</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>6.114</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 58.518%; tC2Q: 0.202, 41.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C58[1][B]</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0/CLK</td>
</tr>
<tr>
<td>6.067</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R38C58[1][B]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u1/wtdina_15_s0/Q</td>
</tr>
<tr>
<td>6.352</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>6.114</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 58.518%; tC2Q: 0.202, 41.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C58[1][B]</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0/CLK</td>
</tr>
<tr>
<td>6.067</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R38C58[1][B]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u1/wtdina_15_s0/Q</td>
</tr>
<tr>
<td>6.352</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>6.114</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 58.518%; tC2Q: 0.202, 41.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C58[1][B]</td>
<td>MiniLED_driver_inst/u1/wtdina_15_s0/CLK</td>
</tr>
<tr>
<td>6.067</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R38C58[1][B]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u1/wtdina_15_s0/Q</td>
</tr>
<tr>
<td>6.352</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>6.114</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 58.518%; tC2Q: 0.202, 41.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R43C42[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.710%; tC2Q: 0.202, 44.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R42C42[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.734%; tC2Q: 0.202, 44.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R42C42[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.256, 55.852%; tC2Q: 0.202, 44.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R43C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[12]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/ADA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[12]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[12]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.256, 55.852%; tC2Q: 0.202, 44.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R44C41[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
</tr>
<tr>
<td>1.970</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 55.946%; tC2Q: 0.202, 44.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R43C41[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/Q</td>
</tr>
<tr>
<td>1.980</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.879%; tC2Q: 0.202, 43.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R41C40[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0/Q</td>
</tr>
<tr>
<td>2.112</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[12]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[12]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[12]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.358%; tC2Q: 0.202, 33.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C40[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0/Q</td>
</tr>
<tr>
<td>2.112</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[11]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[11]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[11]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.358%; tC2Q: 0.202, 33.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R43C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/Q</td>
</tr>
<tr>
<td>1.981</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[11]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/ADA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[11]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[11]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.996%; tC2Q: 0.202, 43.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C46[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C45[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C45[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C45[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C45[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C45[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C45[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C46[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C46[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C45[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C45[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C45[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C46[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C37[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C39[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C39[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C37[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C37[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C42[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C42[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C42[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C42[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>8.262</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.494</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C42[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>11.976</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.247</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>14.212</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C42[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 83.350%; tC2Q: 0.232, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C45[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C45[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C45[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C45[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C45[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C45[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C46[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C46[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C45[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C45[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R46C45[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R46C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R46C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C37[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C39[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C37[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C42[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C42[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>5.988</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>7.502</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.704</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>78</td>
<td>R43C43[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.422</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C42[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 78.057%; tC2Q: 0.202, 21.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_16_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_15_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_14_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_13_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_12_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/release_reset_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/release_reset_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/release_reset_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_0_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>355</td>
<td>clk25M</td>
<td>31.875</td>
<td>2.274</td>
</tr>
<tr>
<td>296</td>
<td>control0[0]</td>
<td>43.277</td>
<td>2.925</td>
</tr>
<tr>
<td>247</td>
<td>rx_sclk</td>
<td>5.413</td>
<td>2.811</td>
</tr>
<tr>
<td>224</td>
<td>clk1M</td>
<td>37.350</td>
<td>2.274</td>
</tr>
<tr>
<td>192</td>
<td>data96_reg_95_8</td>
<td>16.268</td>
<td>1.357</td>
</tr>
<tr>
<td>104</td>
<td>sram_top_ins_cntlatch_6_8</td>
<td>1035.166</td>
<td>1.866</td>
</tr>
<tr>
<td>104</td>
<td>state_cnt[7]</td>
<td>33.393</td>
<td>1.078</td>
</tr>
<tr>
<td>103</td>
<td>sdbpflag_Z</td>
<td>37.540</td>
<td>1.572</td>
</tr>
<tr>
<td>103</td>
<td>n2054_14</td>
<td>16.408</td>
<td>1.263</td>
</tr>
<tr>
<td>101</td>
<td>data96_reg_95_15</td>
<td>34.544</td>
<td>1.017</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R37C38</td>
<td>93.06%</td>
</tr>
<tr>
<td>R48C42</td>
<td>93.06%</td>
</tr>
<tr>
<td>R46C39</td>
<td>91.67%</td>
</tr>
<tr>
<td>R46C38</td>
<td>90.28%</td>
</tr>
<tr>
<td>R48C39</td>
<td>88.89%</td>
</tr>
<tr>
<td>R46C36</td>
<td>88.89%</td>
</tr>
<tr>
<td>R46C41</td>
<td>88.89%</td>
</tr>
<tr>
<td>R47C39</td>
<td>87.50%</td>
</tr>
<tr>
<td>R48C41</td>
<td>87.50%</td>
</tr>
<tr>
<td>R46C42</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name eclko -period 3.422 -waveform {0 1.711} [get_nets {LVDS_7to1_RX_Top_inst/lvds_71_rx/eclko}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 20 -waveform {0 10} [get_ports {I_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clkin_p -period 11.976 -waveform {0 5.988} [get_ports {I_clkin_p}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name rx_sclk -period 11.976 -waveform {0 5.988} [get_nets {rx_sclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {I_clkin_p}] -group [get_clocks {rx_sclk}] -group [get_clocks {eclko}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
