[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FS|FS>io_ready_in",
    "sources":[
      "~FS|FS>io_ready_out",
      "~FS|FS>io_fork_mask"
    ]
  }
]