<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › amd › ariadne.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ariadne.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Amiga Linux/m68k Ariadne Ethernet Driver</span>
<span class="cm"> *</span>
<span class="cm"> *  © Copyright 1995-2003 by Geert Uytterhoeven (geert@linux-m68k.org)</span>
<span class="cm"> *			     Peter De Schrijver (p2@mind.be)</span>
<span class="cm"> *</span>
<span class="cm"> *  ---------------------------------------------------------------------------</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is based on</span>
<span class="cm"> *</span>
<span class="cm"> *	lance.c:	An AMD LANCE ethernet driver for linux.</span>
<span class="cm"> *			Written 1993-94 by Donald Becker.</span>
<span class="cm"> *</span>
<span class="cm"> *	Am79C960:	PCnet(tm)-ISA Single-Chip Ethernet Controller</span>
<span class="cm"> *			Advanced Micro Devices</span>
<span class="cm"> *			Publication #16907, Rev. B, Amendment/0, May 1994</span>
<span class="cm"> *</span>
<span class="cm"> *	MC68230:	Parallel Interface/Timer (PI/T)</span>
<span class="cm"> *			Motorola Semiconductors, December, 1983</span>
<span class="cm"> *</span>
<span class="cm"> *  ---------------------------------------------------------------------------</span>
<span class="cm"> *</span>
<span class="cm"> *  This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> *  License.  See the file COPYING in the main directory of the Linux</span>
<span class="cm"> *  distribution for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  ---------------------------------------------------------------------------</span>
<span class="cm"> *</span>
<span class="cm"> *  The Ariadne is a Zorro-II board made by Village Tronic. It contains:</span>
<span class="cm"> *</span>
<span class="cm"> *	- an Am79C960 PCnet-ISA Single-Chip Ethernet Controller with both</span>
<span class="cm"> *	  10BASE-2 (thin coax) and 10BASE-T (UTP) connectors</span>
<span class="cm"> *</span>
<span class="cm"> *	- an MC68230 Parallel Interface/Timer configured as 2 parallel ports</span>
<span class="cm"> */</span>

<span class="cp">#define pr_fmt(fmt) KBUILD_MODNAME &quot;: &quot; fmt</span>
<span class="cm">/*#define DEBUG*/</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/stddef.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/netdevice.h&gt;</span>
<span class="cp">#include &lt;linux/etherdevice.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/skbuff.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/zorro.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>

<span class="cp">#include &lt;asm/amigaints.h&gt;</span>
<span class="cp">#include &lt;asm/amigahw.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>

<span class="cp">#include &quot;ariadne.h&quot;</span>

<span class="cp">#ifdef ARIADNE_DEBUG</span>
<span class="kt">int</span> <span class="n">ariadne_debug</span> <span class="o">=</span> <span class="n">ARIADNE_DEBUG</span><span class="p">;</span>
<span class="cp">#else</span>
<span class="kt">int</span> <span class="n">ariadne_debug</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="cp">#endif</span>

<span class="cm">/* Macros to Fix Endianness problems */</span>

<span class="cm">/* Swap the Bytes in a WORD */</span>
<span class="cp">#define swapw(x)	(((x &gt;&gt; 8) &amp; 0x00ff) | ((x &lt;&lt; 8) &amp; 0xff00))</span>
<span class="cm">/* Get the Low BYTE in a WORD */</span>
<span class="cp">#define lowb(x)		(x &amp; 0xff)</span>
<span class="cm">/* Get the Swapped High WORD in a LONG */</span>
<span class="cp">#define swhighw(x)	((((x) &gt;&gt; 8) &amp; 0xff00) | (((x) &gt;&gt; 24) &amp; 0x00ff))</span>
<span class="cm">/* Get the Swapped Low WORD in a LONG */</span>
<span class="cp">#define swloww(x)	((((x) &lt;&lt; 8) &amp; 0xff00) | (((x) &gt;&gt; 8) &amp; 0x00ff))</span>

<span class="cm">/* Transmit/Receive Ring Definitions */</span>

<span class="cp">#define TX_RING_SIZE	5</span>
<span class="cp">#define RX_RING_SIZE	16</span>

<span class="cp">#define PKT_BUF_SIZE	1520</span>

<span class="cm">/* Private Device Data */</span>

<span class="k">struct</span> <span class="n">ariadne_private</span> <span class="p">{</span>
	<span class="k">volatile</span> <span class="k">struct</span> <span class="n">TDRE</span> <span class="o">*</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">TX_RING_SIZE</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="k">struct</span> <span class="n">RDRE</span> <span class="o">*</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">RX_RING_SIZE</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u_short</span> <span class="o">*</span><span class="n">tx_buff</span><span class="p">[</span><span class="n">TX_RING_SIZE</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u_short</span> <span class="o">*</span><span class="n">rx_buff</span><span class="p">[</span><span class="n">RX_RING_SIZE</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">cur_tx</span><span class="p">,</span> <span class="n">cur_rx</span><span class="p">;</span>		<span class="cm">/* The next free ring entry */</span>
	<span class="kt">int</span> <span class="n">dirty_tx</span><span class="p">;</span>			<span class="cm">/* The ring entries to be free()ed */</span>
	<span class="kt">char</span> <span class="n">tx_full</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Structure Created in the Ariadne&#39;s RAM Buffer */</span>

<span class="k">struct</span> <span class="n">lancedata</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">TDRE</span> <span class="n">tx_ring</span><span class="p">[</span><span class="n">TX_RING_SIZE</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">RDRE</span> <span class="n">rx_ring</span><span class="p">[</span><span class="n">RX_RING_SIZE</span><span class="p">];</span>
	<span class="n">u_short</span> <span class="n">tx_buff</span><span class="p">[</span><span class="n">TX_RING_SIZE</span><span class="p">][</span><span class="n">PKT_BUF_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u_short</span><span class="p">)];</span>
	<span class="n">u_short</span> <span class="n">rx_buff</span><span class="p">[</span><span class="n">RX_RING_SIZE</span><span class="p">][</span><span class="n">PKT_BUF_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u_short</span><span class="p">)];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">memcpyw</span><span class="p">(</span><span class="k">volatile</span> <span class="n">u_short</span> <span class="o">*</span><span class="n">dest</span><span class="p">,</span> <span class="n">u_short</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="p">(</span><span class="n">dest</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">src</span><span class="o">++</span><span class="p">);</span>
		<span class="n">len</span> <span class="o">-=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="o">*</span><span class="n">dest</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">u_char</span> <span class="o">*</span><span class="p">)</span><span class="n">src</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ariadne_init_ring</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ariadne_private</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">volatile</span> <span class="k">struct</span> <span class="n">lancedata</span> <span class="o">*</span><span class="n">lancedata</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">lancedata</span> <span class="o">*</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mem_start</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_rx</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_tx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dirty_tx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Set up TX Ring */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">TX_RING_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">volatile</span> <span class="k">struct</span> <span class="n">TDRE</span> <span class="o">*</span><span class="n">t</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lancedata</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">TMD0</span> <span class="o">=</span> <span class="n">swloww</span><span class="p">(</span><span class="n">ARIADNE_RAM</span> <span class="o">+</span>
				 <span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">lancedata</span><span class="p">,</span> <span class="n">tx_buff</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">TMD1</span> <span class="o">=</span> <span class="n">swhighw</span><span class="p">(</span><span class="n">ARIADNE_RAM</span> <span class="o">+</span>
				  <span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">lancedata</span><span class="p">,</span> <span class="n">tx_buff</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span> <span class="o">|</span>
			<span class="n">TF_STP</span> <span class="o">|</span> <span class="n">TF_ENP</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">TMD2</span> <span class="o">=</span> <span class="n">swapw</span><span class="p">((</span><span class="n">u_short</span><span class="p">)</span><span class="o">-</span><span class="n">PKT_BUF_SIZE</span><span class="p">);</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">TMD3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lancedata</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">lancedata</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;TX Entry %2d at %p, Buf at %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lancedata</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">lancedata</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="cm">/* Set up RX Ring */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">RX_RING_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">volatile</span> <span class="k">struct</span> <span class="n">RDRE</span> <span class="o">*</span><span class="n">r</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lancedata</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">r</span><span class="o">-&gt;</span><span class="n">RMD0</span> <span class="o">=</span> <span class="n">swloww</span><span class="p">(</span><span class="n">ARIADNE_RAM</span> <span class="o">+</span>
				 <span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">lancedata</span><span class="p">,</span> <span class="n">rx_buff</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>
		<span class="n">r</span><span class="o">-&gt;</span><span class="n">RMD1</span> <span class="o">=</span> <span class="n">swhighw</span><span class="p">(</span><span class="n">ARIADNE_RAM</span> <span class="o">+</span>
				  <span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">lancedata</span><span class="p">,</span> <span class="n">rx_buff</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span> <span class="o">|</span>
			<span class="n">RF_OWN</span><span class="p">;</span>
		<span class="n">r</span><span class="o">-&gt;</span><span class="n">RMD2</span> <span class="o">=</span> <span class="n">swapw</span><span class="p">((</span><span class="n">u_short</span><span class="p">)</span><span class="o">-</span><span class="n">PKT_BUF_SIZE</span><span class="p">);</span>
		<span class="n">r</span><span class="o">-&gt;</span><span class="n">RMD3</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lancedata</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_buff</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">lancedata</span><span class="o">-&gt;</span><span class="n">rx_buff</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;RX Entry %2d at %p, Buf at %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lancedata</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">lancedata</span><span class="o">-&gt;</span><span class="n">rx_buff</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ariadne_rx</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ariadne_private</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">entry</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_rx</span> <span class="o">%</span> <span class="n">RX_RING_SIZE</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* If we own the next entry, it&#39;s a new packet. Send it up */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">lowb</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">RMD1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RF_OWN</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="n">lowb</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">RMD1</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="p">(</span><span class="n">RF_STP</span> <span class="o">|</span> <span class="n">RF_ENP</span><span class="p">))</span> <span class="p">{</span>	<span class="cm">/* There was an error */</span>
			<span class="cm">/* There is a tricky error noted by</span>
<span class="cm">			 * John Murphy &lt;murf@perftech.com&gt; to Russ Nelson:</span>
<span class="cm">			 * Even with full-sized buffers it&#39;s possible for a</span>
<span class="cm">			 * jabber packet to use two buffers, with only the</span>
<span class="cm">			 * last correctly noting the error</span>
<span class="cm">			 */</span>
			<span class="cm">/* Only count a general error at the end of a packet */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RF_ENP</span><span class="p">)</span>
				<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_errors</span><span class="o">++</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RF_FRAM</span><span class="p">)</span>
				<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_frame_errors</span><span class="o">++</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RF_OFLO</span><span class="p">)</span>
				<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_over_errors</span><span class="o">++</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RF_CRC</span><span class="p">)</span>
				<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_crc_errors</span><span class="o">++</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RF_BUFF</span><span class="p">)</span>
				<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_fifo_errors</span><span class="o">++</span><span class="p">;</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">RMD1</span> <span class="o">&amp;=</span> <span class="mh">0xff00</span> <span class="o">|</span> <span class="n">RF_STP</span> <span class="o">|</span> <span class="n">RF_ENP</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* Malloc up new buffer, compatible with net-3 */</span>
			<span class="kt">short</span> <span class="n">pkt_len</span> <span class="o">=</span> <span class="n">swapw</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">RMD3</span><span class="p">);</span>
			<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>

			<span class="n">skb</span> <span class="o">=</span> <span class="n">netdev_alloc_skb</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pkt_len</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">skb</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">netdev_warn</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Memory squeeze, deferring packet</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">RX_RING_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">lowb</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[(</span><span class="n">entry</span> <span class="o">+</span> <span class="n">i</span><span class="p">)</span> <span class="o">%</span> <span class="n">RX_RING_SIZE</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">RMD1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RF_OWN</span><span class="p">)</span>
						<span class="k">break</span><span class="p">;</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;</span> <span class="n">RX_RING_SIZE</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_dropped</span><span class="o">++</span><span class="p">;</span>
					<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">RMD1</span> <span class="o">|=</span> <span class="n">RF_OWN</span><span class="p">;</span>
					<span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_rx</span><span class="o">++</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>


			<span class="n">skb_reserve</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>	<span class="cm">/* 16 byte align */</span>
			<span class="n">skb_put</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">pkt_len</span><span class="p">);</span>	<span class="cm">/* Make room */</span>
			<span class="n">skb_copy_to_linear_data</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span>
						<span class="p">(</span><span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_buff</span><span class="p">[</span><span class="n">entry</span><span class="p">],</span>
						<span class="n">pkt_len</span><span class="p">);</span>
			<span class="n">skb</span><span class="o">-&gt;</span><span class="n">protocol</span> <span class="o">=</span> <span class="n">eth_type_trans</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
			<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;RX pkt type 0x%04x from %pM to %pM data %p len %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				   <span class="p">((</span><span class="n">u_short</span> <span class="o">*</span><span class="p">)</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">)[</span><span class="mi">6</span><span class="p">],</span>
				   <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">+</span> <span class="mi">6</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span>
				   <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>

			<span class="n">netif_rx</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_packets</span><span class="o">++</span><span class="p">;</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_bytes</span> <span class="o">+=</span> <span class="n">pkt_len</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">RMD1</span> <span class="o">|=</span> <span class="n">RF_OWN</span><span class="p">;</span>
		<span class="n">entry</span> <span class="o">=</span> <span class="p">(</span><span class="o">++</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_rx</span><span class="p">)</span> <span class="o">%</span> <span class="n">RX_RING_SIZE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_rx</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_rx</span> <span class="o">%</span> <span class="n">RX_RING_SIZE</span><span class="p">;</span>

	<span class="cm">/* We should check that at least two ring entries are free.</span>
<span class="cm">	 * If not, we should free one and mark stats-&gt;rx_dropped++</span>
<span class="cm">	 */</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">ariadne_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="n">lance</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ariadne_private</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">csr0</span><span class="p">,</span> <span class="n">boguscnt</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR0</span><span class="p">;</span>		<span class="cm">/* PCnet-ISA Controller Status */</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">&amp;</span> <span class="n">INTR</span><span class="p">))</span>	<span class="cm">/* Check if any interrupt has been */</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>	<span class="cm">/* generated by the board */</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">boguscnt</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">csr0</span> <span class="o">=</span> <span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">ERR</span> <span class="o">|</span> <span class="n">RINT</span> <span class="o">|</span> <span class="n">TINT</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">--</span><span class="n">boguscnt</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Acknowledge all of the current interrupt sources ASAP */</span>
		<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">csr0</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">INEA</span> <span class="o">|</span> <span class="n">TDMD</span> <span class="o">|</span> <span class="n">STOP</span> <span class="o">|</span> <span class="n">STRT</span> <span class="o">|</span> <span class="n">INIT</span><span class="p">);</span>

<span class="cp">#ifdef DEBUG</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ariadne_debug</span> <span class="o">&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;interrupt  csr0=%#02x new csr=%#02x [&quot;</span><span class="p">,</span>
				   <span class="n">csr0</span><span class="p">,</span> <span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">INTR</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; INTR&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">INEA</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; INEA&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">RXON</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; RXON&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">TXON</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; TXON&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">TDMD</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; TDMD&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">STOP</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; STOP&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">STRT</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; STRT&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">INIT</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; INIT&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">ERR</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; ERR&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">BABL</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; BABL&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">CERR</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; CERR&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">MISS</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; MISS&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">MERR</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; MERR&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">RINT</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; RINT&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">TINT</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; TINT&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">IDON</span><span class="p">)</span>
				<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; IDON&quot;</span><span class="p">);</span>
			<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; ]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
<span class="cp">#endif</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">RINT</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* Rx interrupt */</span>
			<span class="n">handled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">ariadne_rx</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">TINT</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* Tx-done interrupt */</span>
			<span class="kt">int</span> <span class="n">dirty_tx</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dirty_tx</span><span class="p">;</span>

			<span class="n">handled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">dirty_tx</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_tx</span><span class="p">)</span> <span class="p">{</span>
				<span class="kt">int</span> <span class="n">entry</span> <span class="o">=</span> <span class="n">dirty_tx</span> <span class="o">%</span> <span class="n">TX_RING_SIZE</span><span class="p">;</span>
				<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="n">lowb</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">TMD1</span><span class="p">);</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">TF_OWN</span><span class="p">)</span>
					<span class="k">break</span><span class="p">;</span>	<span class="cm">/* It still hasn&#39;t been Txed */</span>

				<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">TMD1</span> <span class="o">&amp;=</span> <span class="mh">0xff00</span><span class="p">;</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">TF_ERR</span><span class="p">)</span> <span class="p">{</span>
					<span class="cm">/* There was an major error, log it */</span>
					<span class="kt">int</span> <span class="n">err_status</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">TMD3</span><span class="p">;</span>
					<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_errors</span><span class="o">++</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">err_status</span> <span class="o">&amp;</span> <span class="n">EF_RTRY</span><span class="p">)</span>
						<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_aborted_errors</span><span class="o">++</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">err_status</span> <span class="o">&amp;</span> <span class="n">EF_LCAR</span><span class="p">)</span>
						<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_carrier_errors</span><span class="o">++</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">err_status</span> <span class="o">&amp;</span> <span class="n">EF_LCOL</span><span class="p">)</span>
						<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_window_errors</span><span class="o">++</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">err_status</span> <span class="o">&amp;</span> <span class="n">EF_UFLO</span><span class="p">)</span> <span class="p">{</span>
						<span class="cm">/* Ackk!  On FIFO errors the Tx unit is turned off! */</span>
						<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_fifo_errors</span><span class="o">++</span><span class="p">;</span>
						<span class="cm">/* Remove this verbosity later! */</span>
						<span class="n">netdev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Tx FIFO error! Status %04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
							   <span class="n">csr0</span><span class="p">);</span>
						<span class="cm">/* Restart the chip */</span>
						<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">STRT</span><span class="p">;</span>
					<span class="p">}</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">TF_MORE</span> <span class="o">|</span> <span class="n">TF_ONE</span><span class="p">))</span>
						<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">collisions</span><span class="o">++</span><span class="p">;</span>
					<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_packets</span><span class="o">++</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="n">dirty_tx</span><span class="o">++</span><span class="p">;</span>
			<span class="p">}</span>

<span class="cp">#ifndef final_version</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_tx</span> <span class="o">-</span> <span class="n">dirty_tx</span> <span class="o">&gt;=</span> <span class="n">TX_RING_SIZE</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">netdev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;out-of-sync dirty pointer, %d vs. %d, full=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					   <span class="n">dirty_tx</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_tx</span><span class="p">,</span>
					   <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_full</span><span class="p">);</span>
				<span class="n">dirty_tx</span> <span class="o">+=</span> <span class="n">TX_RING_SIZE</span><span class="p">;</span>
			<span class="p">}</span>
<span class="cp">#endif</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_full</span> <span class="o">&amp;&amp;</span> <span class="n">netif_queue_stopped</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			    <span class="n">dirty_tx</span> <span class="o">&gt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_tx</span> <span class="o">-</span> <span class="n">TX_RING_SIZE</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* The ring is no longer full */</span>
				<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">netif_wake_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dirty_tx</span> <span class="o">=</span> <span class="n">dirty_tx</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Log misc errors */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">BABL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">handled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_errors</span><span class="o">++</span><span class="p">;</span>	<span class="cm">/* Tx babble */</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">MISS</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">handled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_errors</span><span class="o">++</span><span class="p">;</span>	<span class="cm">/* Missed a Rx frame */</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">csr0</span> <span class="o">&amp;</span> <span class="n">MERR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">handled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">netdev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Bus master arbitration failure, status %04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				   <span class="n">csr0</span><span class="p">);</span>
			<span class="cm">/* Restart the chip */</span>
			<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">STRT</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Clear any other interrupt, and set interrupt enable */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR0</span><span class="p">;</span>		<span class="cm">/* PCnet-ISA Controller Status */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">INEA</span> <span class="o">|</span> <span class="n">BABL</span> <span class="o">|</span> <span class="n">CERR</span> <span class="o">|</span> <span class="n">MISS</span> <span class="o">|</span> <span class="n">MERR</span> <span class="o">|</span> <span class="n">IDON</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ariadne_debug</span> <span class="o">&gt;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;exiting interrupt, csr%d=%#04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span><span class="p">,</span> <span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_RETVAL</span><span class="p">(</span><span class="n">handled</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ariadne_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="n">lance</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_addr</span><span class="p">;</span>
	<span class="n">u_short</span> <span class="n">in</span><span class="p">;</span>
	<span class="n">u_long</span> <span class="n">version</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Reset the LANCE */</span>
	<span class="n">in</span> <span class="o">=</span> <span class="n">lance</span><span class="o">-&gt;</span><span class="n">Reset</span><span class="p">;</span>

	<span class="cm">/* Stop the LANCE */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR0</span><span class="p">;</span>		<span class="cm">/* PCnet-ISA Controller Status */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">STOP</span><span class="p">;</span>

	<span class="cm">/* Check the LANCE version */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR88</span><span class="p">;</span>		<span class="cm">/* Chip ID */</span>
	<span class="n">version</span> <span class="o">=</span> <span class="n">swapw</span><span class="p">(</span><span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span><span class="p">);</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR89</span><span class="p">;</span>		<span class="cm">/* Chip ID */</span>
	<span class="n">version</span> <span class="o">|=</span> <span class="n">swapw</span><span class="p">(</span><span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">version</span> <span class="o">&amp;</span> <span class="mh">0x00000fff</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x00000003</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;Couldn&#39;t find AMD Ethernet Chip</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">version</span> <span class="o">&amp;</span> <span class="mh">0x0ffff000</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x00003000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;Couldn&#39;t find Am79C960 (Wrong part number = %ld)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="p">(</span><span class="n">version</span> <span class="o">&amp;</span> <span class="mh">0x0ffff000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Am79C960 (PCnet-ISA) Revision %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="p">(</span><span class="n">version</span> <span class="o">&amp;</span> <span class="mh">0xf0000000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">);</span>

	<span class="n">ariadne_init_ring</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* Miscellaneous Stuff */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR3</span><span class="p">;</span>		<span class="cm">/* Interrupt Masks and Deferral Control */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">;</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR4</span><span class="p">;</span>		<span class="cm">/* Test and Features Control */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">DPOLL</span> <span class="o">|</span> <span class="n">APAD_XMT</span> <span class="o">|</span> <span class="n">MFCOM</span> <span class="o">|</span> <span class="n">RCVCCOM</span> <span class="o">|</span> <span class="n">TXSTRTM</span> <span class="o">|</span> <span class="n">JABM</span><span class="p">;</span>

	<span class="cm">/* Set the Multicast Table */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR8</span><span class="p">;</span>		<span class="cm">/* Logical Address Filter, LADRF[15:0] */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">;</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR9</span><span class="p">;</span>		<span class="cm">/* Logical Address Filter, LADRF[31:16] */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">;</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR10</span><span class="p">;</span>		<span class="cm">/* Logical Address Filter, LADRF[47:32] */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">;</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR11</span><span class="p">;</span>		<span class="cm">/* Logical Address Filter, LADRF[63:48] */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">;</span>

	<span class="cm">/* Set the Ethernet Hardware Address */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR12</span><span class="p">;</span>		<span class="cm">/* Physical Address Register, PADR[15:0] */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="p">((</span><span class="n">u_short</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">0</span><span class="p">])[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR13</span><span class="p">;</span>		<span class="cm">/* Physical Address Register, PADR[31:16] */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="p">((</span><span class="n">u_short</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">0</span><span class="p">])[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR14</span><span class="p">;</span>		<span class="cm">/* Physical Address Register, PADR[47:32] */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="p">((</span><span class="n">u_short</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">0</span><span class="p">])[</span><span class="mi">2</span><span class="p">];</span>

	<span class="cm">/* Set the Init Block Mode */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR15</span><span class="p">;</span>		<span class="cm">/* Mode Register */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">;</span>

	<span class="cm">/* Set the Transmit Descriptor Ring Pointer */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR30</span><span class="p">;</span>		<span class="cm">/* Base Address of Transmit Ring */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">swloww</span><span class="p">(</span><span class="n">ARIADNE_RAM</span> <span class="o">+</span> <span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">lancedata</span><span class="p">,</span> <span class="n">tx_ring</span><span class="p">));</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR31</span><span class="p">;</span>		<span class="cm">/* Base Address of transmit Ring */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">swhighw</span><span class="p">(</span><span class="n">ARIADNE_RAM</span> <span class="o">+</span> <span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">lancedata</span><span class="p">,</span> <span class="n">tx_ring</span><span class="p">));</span>

	<span class="cm">/* Set the Receive Descriptor Ring Pointer */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR24</span><span class="p">;</span>		<span class="cm">/* Base Address of Receive Ring */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">swloww</span><span class="p">(</span><span class="n">ARIADNE_RAM</span> <span class="o">+</span> <span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">lancedata</span><span class="p">,</span> <span class="n">rx_ring</span><span class="p">));</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR25</span><span class="p">;</span>		<span class="cm">/* Base Address of Receive Ring */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">swhighw</span><span class="p">(</span><span class="n">ARIADNE_RAM</span> <span class="o">+</span> <span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">lancedata</span><span class="p">,</span> <span class="n">rx_ring</span><span class="p">));</span>

	<span class="cm">/* Set the Number of RX and TX Ring Entries */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR76</span><span class="p">;</span>		<span class="cm">/* Receive Ring Length */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">swapw</span><span class="p">(((</span><span class="n">u_short</span><span class="p">)</span><span class="o">-</span><span class="n">RX_RING_SIZE</span><span class="p">));</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR78</span><span class="p">;</span>		<span class="cm">/* Transmit Ring Length */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">swapw</span><span class="p">(((</span><span class="n">u_short</span><span class="p">)</span><span class="o">-</span><span class="n">TX_RING_SIZE</span><span class="p">));</span>

	<span class="cm">/* Enable Media Interface Port Auto Select (10BASE-2/10BASE-T) */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">ISACSR2</span><span class="p">;</span>		<span class="cm">/* Miscellaneous Configuration */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">IDP</span> <span class="o">=</span> <span class="n">ASEL</span><span class="p">;</span>

	<span class="cm">/* LED Control */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">ISACSR5</span><span class="p">;</span>		<span class="cm">/* LED1 Status */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">IDP</span> <span class="o">=</span> <span class="n">PSE</span><span class="o">|</span><span class="n">XMTE</span><span class="p">;</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">ISACSR6</span><span class="p">;</span>	<span class="cm">/* LED2 Status */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">IDP</span> <span class="o">=</span> <span class="n">PSE</span><span class="o">|</span><span class="n">COLE</span><span class="p">;</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">ISACSR7</span><span class="p">;</span>	<span class="cm">/* LED3 Status */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">IDP</span> <span class="o">=</span> <span class="n">PSE</span><span class="o">|</span><span class="n">RCVE</span><span class="p">;</span>

	<span class="n">netif_start_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">i</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">IRQ_AMIGA_PORTS</span><span class="p">,</span> <span class="n">ariadne_interrupt</span><span class="p">,</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR0</span><span class="p">;</span>		<span class="cm">/* PCnet-ISA Controller Status */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">INEA</span> <span class="o">|</span> <span class="n">STRT</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ariadne_close</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="n">lance</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_addr</span><span class="p">;</span>

	<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR112</span><span class="p">;</span>		<span class="cm">/* Missed Frame Count */</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_missed_errors</span> <span class="o">=</span> <span class="n">swapw</span><span class="p">(</span><span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span><span class="p">);</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR0</span><span class="p">;</span>		<span class="cm">/* PCnet-ISA Controller Status */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ariadne_debug</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Shutting down ethercard, status was %02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span><span class="p">);</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%lu packets missed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_missed_errors</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* We stop the LANCE here -- it occasionally polls memory if we don&#39;t */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">STOP</span><span class="p">;</span>

	<span class="n">free_irq</span><span class="p">(</span><span class="n">IRQ_AMIGA_PORTS</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ariadne_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="n">lance</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_addr</span><span class="p">;</span>

	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR0</span><span class="p">;</span>	<span class="cm">/* PCnet-ISA Controller Status */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">STOP</span><span class="p">;</span>
	<span class="n">ariadne_init_ring</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">INEA</span> <span class="o">|</span> <span class="n">STRT</span><span class="p">;</span>
	<span class="n">netif_start_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ariadne_tx_timeout</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="n">lance</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_addr</span><span class="p">;</span>

	<span class="n">netdev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;transmit timed out, status %04x, resetting</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span><span class="p">);</span>
	<span class="n">ariadne_reset</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">netif_wake_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">netdev_tx_t</span> <span class="nf">ariadne_start_xmit</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ariadne_private</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">volatile</span> <span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="n">lance</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_addr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">entry</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">len</span> <span class="o">=</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	if (ariadne_debug &gt; 3) {</span>
<span class="c">		lance-&gt;RAP = CSR0;	/* PCnet-ISA Controller Status */</span>
<span class="c">		netdev_dbg(dev, &quot;%s: csr0 %04x\n&quot;, __func__, lance-&gt;RDP);</span>
<span class="c">		lance-&gt;RDP = 0x0000;</span>
<span class="c">	}</span>
<span class="cp">#endif</span>

	<span class="cm">/* FIXME: is the 79C960 new enough to do its own padding right ? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&lt;</span> <span class="n">ETH_ZLEN</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">skb_padto</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">ETH_ZLEN</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">NETDEV_TX_OK</span><span class="p">;</span>
		<span class="n">len</span> <span class="o">=</span> <span class="n">ETH_ZLEN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Fill in a Tx ring entry */</span>

	<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;TX pkt type 0x%04x from %pM to %pM data %p len %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="p">((</span><span class="n">u_short</span> <span class="o">*</span><span class="p">)</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">)[</span><span class="mi">6</span><span class="p">],</span>
		   <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">+</span> <span class="mi">6</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span>
		   <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="n">entry</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_tx</span> <span class="o">%</span> <span class="n">TX_RING_SIZE</span><span class="p">;</span>

	<span class="cm">/* Caution: the write order is important here, set the base address with</span>
<span class="cm">	   the &quot;ownership&quot; bits last */</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">TMD2</span> <span class="o">=</span> <span class="n">swapw</span><span class="p">((</span><span class="n">u_short</span><span class="p">)</span><span class="o">-</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">TMD3</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">;</span>
	<span class="n">memcpyw</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">[</span><span class="n">entry</span><span class="p">],</span> <span class="p">(</span><span class="n">u_short</span> <span class="o">*</span><span class="p">)</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>

<span class="cp">#ifdef DEBUG</span>
	<span class="n">print_hex_dump</span><span class="p">(</span><span class="n">KERN_DEBUG</span><span class="p">,</span> <span class="s">&quot;tx_buff: &quot;</span><span class="p">,</span> <span class="n">DUMP_PREFIX_OFFSET</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
		       <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_buff</span><span class="p">[</span><span class="n">entry</span><span class="p">],</span>
		       <span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&gt;</span> <span class="mi">64</span> <span class="o">?</span> <span class="mi">64</span> <span class="o">:</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">TMD1</span> <span class="o">=</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">TMD1</span> <span class="o">&amp;</span> <span class="mh">0xff00</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">TF_OWN</span> <span class="o">|</span> <span class="n">TF_STP</span> <span class="o">|</span> <span class="n">TF_ENP</span><span class="p">;</span>

	<span class="n">dev_kfree_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_tx</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_tx</span> <span class="o">&gt;=</span> <span class="n">TX_RING_SIZE</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dirty_tx</span> <span class="o">&gt;=</span> <span class="n">TX_RING_SIZE</span><span class="p">))</span> <span class="p">{</span>

		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;*** Subtracting TX_RING_SIZE from cur_tx (%d) and dirty_tx (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_tx</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dirty_tx</span><span class="p">);</span>

		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">cur_tx</span> <span class="o">-=</span> <span class="n">TX_RING_SIZE</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dirty_tx</span> <span class="o">-=</span> <span class="n">TX_RING_SIZE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_bytes</span> <span class="o">+=</span> <span class="n">len</span><span class="p">;</span>

	<span class="cm">/* Trigger an immediate send poll */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR0</span><span class="p">;</span>		<span class="cm">/* PCnet-ISA Controller Status */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">INEA</span> <span class="o">|</span> <span class="n">TDMD</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lowb</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[(</span><span class="n">entry</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">%</span> <span class="n">TX_RING_SIZE</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">TMD1</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_full</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">NETDEV_TX_OK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">net_device_stats</span> <span class="o">*</span><span class="nf">ariadne_get_stats</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="n">lance</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_addr</span><span class="p">;</span>
	<span class="kt">short</span> <span class="n">saved_addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">saved_addr</span> <span class="o">=</span> <span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span><span class="p">;</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR112</span><span class="p">;</span>		<span class="cm">/* Missed Frame Count */</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_missed_errors</span> <span class="o">=</span> <span class="n">swapw</span><span class="p">(</span><span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span><span class="p">);</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">saved_addr</span><span class="p">;</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Set or clear the multicast filter for this adaptor.</span>
<span class="cm"> * num_addrs == -1	Promiscuous mode, receive all packets</span>
<span class="cm"> * num_addrs == 0	Normal mode, clear multicast list</span>
<span class="cm"> * num_addrs &gt; 0	Multicast mode, receive normal and MC packets,</span>
<span class="cm"> * 			and do best-effort filtering.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_multicast_list</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="n">lance</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">Am79C960</span> <span class="o">*</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_addr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">netif_running</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* We take the simple way out and always enable promiscuous mode */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR0</span><span class="p">;</span>		<span class="cm">/* PCnet-ISA Controller Status */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">STOP</span><span class="p">;</span>		<span class="cm">/* Temporarily stop the lance */</span>
	<span class="n">ariadne_init_ring</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IFF_PROMISC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR15</span><span class="p">;</span>	<span class="cm">/* Mode Register */</span>
		<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">PROM</span><span class="p">;</span>	<span class="cm">/* Set promiscuous mode */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">short</span> <span class="n">multicast_table</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
		<span class="kt">int</span> <span class="n">num_addrs</span> <span class="o">=</span> <span class="n">netdev_mc_count</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
		<span class="cm">/* We don&#39;t use the multicast table,</span>
<span class="cm">		 * but rely on upper-layer filtering</span>
<span class="cm">		 */</span>
		<span class="n">memset</span><span class="p">(</span><span class="n">multicast_table</span><span class="p">,</span> <span class="p">(</span><span class="n">num_addrs</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">multicast_table</span><span class="p">));</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR8</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
					<span class="cm">/* Logical Address Filter */</span>
			<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">swapw</span><span class="p">(</span><span class="n">multicast_table</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>
		<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR15</span><span class="p">;</span>	<span class="cm">/* Mode Register */</span>
		<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">;</span>	<span class="cm">/* Unset promiscuous mode */</span>
	<span class="p">}</span>

	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RAP</span> <span class="o">=</span> <span class="n">CSR0</span><span class="p">;</span>		<span class="cm">/* PCnet-ISA Controller Status */</span>
	<span class="n">lance</span><span class="o">-&gt;</span><span class="n">RDP</span> <span class="o">=</span> <span class="n">INEA</span> <span class="o">|</span> <span class="n">STRT</span> <span class="o">|</span> <span class="n">IDON</span><span class="p">;</span><span class="cm">/* Resume normal operation */</span>

	<span class="n">netif_wake_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">ariadne_remove_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">zorro_dev</span> <span class="o">*</span><span class="n">z</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">zorro_get_drvdata</span><span class="p">(</span><span class="n">z</span><span class="p">);</span>

	<span class="n">unregister_netdev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">ZTWO_PADDR</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_addr</span><span class="p">),</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">Am79C960</span><span class="p">));</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">ZTWO_PADDR</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mem_start</span><span class="p">),</span> <span class="n">ARIADNE_RAM_SIZE</span><span class="p">);</span>
	<span class="n">free_netdev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">zorro_device_id</span> <span class="n">ariadne_zorro_tbl</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">ZORRO_PROD_VILLAGE_TRONIC_ARIADNE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">zorro</span><span class="p">,</span> <span class="n">ariadne_zorro_tbl</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">net_device_ops</span> <span class="n">ariadne_netdev_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ndo_open</span>		<span class="o">=</span> <span class="n">ariadne_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_stop</span>		<span class="o">=</span> <span class="n">ariadne_close</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_start_xmit</span>		<span class="o">=</span> <span class="n">ariadne_start_xmit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_tx_timeout</span>		<span class="o">=</span> <span class="n">ariadne_tx_timeout</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_get_stats</span>		<span class="o">=</span> <span class="n">ariadne_get_stats</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_set_rx_mode</span>	<span class="o">=</span> <span class="n">set_multicast_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_validate_addr</span>	<span class="o">=</span> <span class="n">eth_validate_addr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_change_mtu</span>		<span class="o">=</span> <span class="n">eth_change_mtu</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_set_mac_address</span>	<span class="o">=</span> <span class="n">eth_mac_addr</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ariadne_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">zorro_dev</span> <span class="o">*</span><span class="n">z</span><span class="p">,</span>
				      <span class="k">const</span> <span class="k">struct</span> <span class="n">zorro_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">board</span> <span class="o">=</span> <span class="n">z</span><span class="o">-&gt;</span><span class="n">resource</span><span class="p">.</span><span class="n">start</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base_addr</span> <span class="o">=</span> <span class="n">board</span> <span class="o">+</span> <span class="n">ARIADNE_LANCE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mem_start</span> <span class="o">=</span> <span class="n">board</span> <span class="o">+</span> <span class="n">ARIADNE_RAM</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">r1</span><span class="p">,</span> <span class="o">*</span><span class="n">r2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ariadne_private</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">r1</span> <span class="o">=</span> <span class="n">request_mem_region</span><span class="p">(</span><span class="n">base_addr</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">Am79C960</span><span class="p">),</span> <span class="s">&quot;Am79C960&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">r1</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="n">r2</span> <span class="o">=</span> <span class="n">request_mem_region</span><span class="p">(</span><span class="n">mem_start</span><span class="p">,</span> <span class="n">ARIADNE_RAM_SIZE</span><span class="p">,</span> <span class="s">&quot;RAM&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">r2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">base_addr</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">Am79C960</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev</span> <span class="o">=</span> <span class="n">alloc_etherdev</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ariadne_private</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">base_addr</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">Am79C960</span><span class="p">));</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">mem_start</span><span class="p">,</span> <span class="n">ARIADNE_RAM_SIZE</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">r1</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">;</span>
	<span class="n">r2</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">;</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x60</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">z</span><span class="o">-&gt;</span><span class="n">rom</span><span class="p">.</span><span class="n">er_SerialNumber</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">z</span><span class="o">-&gt;</span><span class="n">rom</span><span class="p">.</span><span class="n">er_SerialNumber</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="n">z</span><span class="o">-&gt;</span><span class="n">rom</span><span class="p">.</span><span class="n">er_SerialNumber</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_addr</span> <span class="o">=</span> <span class="n">ZTWO_VADDR</span><span class="p">(</span><span class="n">base_addr</span><span class="p">);</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">mem_start</span> <span class="o">=</span> <span class="n">ZTWO_VADDR</span><span class="p">(</span><span class="n">mem_start</span><span class="p">);</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">mem_end</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">mem_start</span> <span class="o">+</span> <span class="n">ARIADNE_RAM_SIZE</span><span class="p">;</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">netdev_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ariadne_netdev_ops</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">watchdog_timeo</span> <span class="o">=</span> <span class="mi">5</span> <span class="o">*</span> <span class="n">HZ</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">register_netdev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">base_addr</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">Am79C960</span><span class="p">));</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">mem_start</span><span class="p">,</span> <span class="n">ARIADNE_RAM_SIZE</span><span class="p">);</span>
		<span class="n">free_netdev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">zorro_set_drvdata</span><span class="p">(</span><span class="n">z</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>

	<span class="n">netdev_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Ariadne at 0x%08lx, Ethernet Address %pM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		    <span class="n">board</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">zorro_driver</span> <span class="n">ariadne_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ariadne&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">ariadne_zorro_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">ariadne_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">ariadne_remove_one</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">ariadne_init_module</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">zorro_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ariadne_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">ariadne_cleanup_module</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">zorro_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ariadne_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">ariadne_init_module</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">ariadne_cleanup_module</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
