// Seed: 232308482
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd95,
    parameter id_3 = 32'd98,
    parameter id_8 = 32'd60
) (
    input supply1 id_0,
    input tri1 _id_1
);
  logic [-1 : -1] _id_3 = 1;
  assign id_3 = id_0;
  logic [1 : -1 'b0] id_4[1 : id_1];
  ;
  wire id_5;
  logic [7:0] id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_4,
      id_5
  );
  wire [id_3 : -1] id_7;
  assign id_4 = 1'b0 ? id_1 : 1'd0;
  wire _id_8;
  assign id_6[id_8] = -1'h0;
endmodule
