{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701582597865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701582597865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 11:19:57 2023 " "Processing started: Sun Dec 03 11:19:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701582597865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701582597865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NP_Processor -c NP_Processor " "Command: quartus_sta NP_Processor -c NP_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701582597865 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701582597943 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LC3_Processor 24 " "Ignored 24 assignments for entity \"LC3_Processor\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LC3_Processor -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701582598483 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701582598483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701582598588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701582598588 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701582598637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701582598637 ""}
{ "Info" "ISTA_SDC_FOUND" "NP_Processor.sdc " "Reading SDC File: 'NP_Processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701582600195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NP_Processor.sdc 69 sw\[0\] port " "Ignored filter at NP_Processor.sdc(69): sw\[0\] could not be matched with a port" {  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701582600254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NP_Processor.sdc 69 Argument <targets> is an empty collection " "Ignored set_input_delay at NP_Processor.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk2\}\]  3.000 \[get_ports \{sw\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk2\}\]  3.000 \[get_ports \{sw\[0\]\}\]" {  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701582600254 ""}  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701582600254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NP_Processor.sdc 70 Argument <targets> is an empty collection " "Ignored set_input_delay at NP_Processor.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk2\}\]  2.000 \[get_ports \{sw\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk2\}\]  2.000 \[get_ports \{sw\[0\]\}\]" {  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701582600254 ""}  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701582600254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NP_Processor.sdc 71 sw\[1\] port " "Ignored filter at NP_Processor.sdc(71): sw\[1\] could not be matched with a port" {  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701582600254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NP_Processor.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at NP_Processor.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk2\}\]  3.000 \[get_ports \{sw\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk2\}\]  3.000 \[get_ports \{sw\[1\]\}\]" {  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701582600254 ""}  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701582600254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NP_Processor.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at NP_Processor.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk2\}\]  2.000 \[get_ports \{sw\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk2\}\]  2.000 \[get_ports \{sw\[1\]\}\]" {  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701582600254 ""}  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701582600254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NP_Processor.sdc 73 sw\[2\] port " "Ignored filter at NP_Processor.sdc(73): sw\[2\] could not be matched with a port" {  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701582600254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NP_Processor.sdc 73 Argument <targets> is an empty collection " "Ignored set_input_delay at NP_Processor.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk2\}\]  3.000 \[get_ports \{sw\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk2\}\]  3.000 \[get_ports \{sw\[2\]\}\]" {  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701582600254 ""}  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701582600254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NP_Processor.sdc 74 Argument <targets> is an empty collection " "Ignored set_input_delay at NP_Processor.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk2\}\]  2.000 \[get_ports \{sw\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk2\}\]  2.000 \[get_ports \{sw\[2\]\}\]" {  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701582600254 ""}  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701582600254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NP_Processor.sdc 75 sw\[3\] port " "Ignored filter at NP_Processor.sdc(75): sw\[3\] could not be matched with a port" {  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701582600254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NP_Processor.sdc 75 Argument <targets> is an empty collection " "Ignored set_input_delay at NP_Processor.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk2\}\]  3.000 \[get_ports \{sw\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk2\}\]  3.000 \[get_ports \{sw\[3\]\}\]" {  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701582600254 ""}  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701582600254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NP_Processor.sdc 76 Argument <targets> is an empty collection " "Ignored set_input_delay at NP_Processor.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk2\}\]  2.000 \[get_ports \{sw\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk2\}\]  2.000 \[get_ports \{sw\[3\]\}\]" {  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701582600254 ""}  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701582600254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NP_Processor.sdc 77 sw\[4\] port " "Ignored filter at NP_Processor.sdc(77): sw\[4\] could not be matched with a port" {  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701582600254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NP_Processor.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at NP_Processor.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk2\}\]  3.000 \[get_ports \{sw\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk2\}\]  3.000 \[get_ports \{sw\[4\]\}\]" {  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701582600254 ""}  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701582600254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NP_Processor.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at NP_Processor.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk2\}\]  2.000 \[get_ports \{sw\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk2\}\]  2.000 \[get_ports \{sw\[4\]\}\]" {  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701582600254 ""}  } { { "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/NP_Processor.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701582600254 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_divider:cd\|clock_out " "Node: Clock_divider:cd\|clock_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Datapath:dp\|pc:pcreg\|pc_out\[5\] Clock_divider:cd\|clock_out " "Register Datapath:dp\|pc:pcreg\|pc_out\[5\] is being clocked by Clock_divider:cd\|clock_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701582600350 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701582600350 "|try|Clock_divider:cd|clock_out"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk2 (Rise) clk2 (Rise) setup and hold " "From clk2 (Rise) to clk2 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701582600474 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1701582600474 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701582600474 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701582600517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.128 " "Worst-case setup slack is 5.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582600550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582600550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.128               0.000 clk2  " "    5.128               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582600550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701582600550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.640 " "Worst-case hold slack is 0.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582600550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582600550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 clk2  " "    0.640               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582600550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701582600550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701582600557 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701582600557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.622 " "Worst-case minimum pulse width slack is 4.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582600557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582600557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.622               0.000 clk2  " "    4.622               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582600557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701582600557 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701582600624 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701582600667 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701582603518 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_divider:cd\|clock_out " "Node: Clock_divider:cd\|clock_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Datapath:dp\|pc:pcreg\|pc_out\[5\] Clock_divider:cd\|clock_out " "Register Datapath:dp\|pc:pcreg\|pc_out\[5\] is being clocked by Clock_divider:cd\|clock_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701582604602 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701582604602 "|try|Clock_divider:cd|clock_out"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk2 (Rise) clk2 (Rise) setup and hold " "From clk2 (Rise) to clk2 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701582604622 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1701582604622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.528 " "Worst-case setup slack is 5.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582604631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582604631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.528               0.000 clk2  " "    5.528               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582604631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701582604631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.586 " "Worst-case hold slack is 0.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582604640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582604640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 clk2  " "    0.586               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582604640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701582604640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701582604640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701582604640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.610 " "Worst-case minimum pulse width slack is 4.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582604640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582604640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.610               0.000 clk2  " "    4.610               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582604640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701582604640 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701582604692 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_divider:cd\|clock_out " "Node: Clock_divider:cd\|clock_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Datapath:dp\|pc:pcreg\|pc_out\[5\] Clock_divider:cd\|clock_out " "Register Datapath:dp\|pc:pcreg\|pc_out\[5\] is being clocked by Clock_divider:cd\|clock_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701582605291 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701582605291 "|try|Clock_divider:cd|clock_out"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk2 (Rise) clk2 (Rise) setup and hold " "From clk2 (Rise) to clk2 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701582605312 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1701582605312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.690 " "Worst-case setup slack is 7.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582605322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582605322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.690               0.000 clk2  " "    7.690               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582605322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701582605322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582605332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582605332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 clk2  " "    0.292               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582605332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701582605332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701582605337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701582605340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.271 " "Worst-case minimum pulse width slack is 4.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582605340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582605340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.271               0.000 clk2  " "    4.271               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701582605340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701582605340 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701582608008 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701582610642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 50 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5135 " "Peak virtual memory: 5135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701582611138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 11:20:11 2023 " "Processing ended: Sun Dec 03 11:20:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701582611138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701582611138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701582611138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701582611138 ""}
