TO_Talk:
# SMT trace
## should not influence the property

# make program that can make verilog assertions
## parse the smt function back
## translate smt function to verilog assertions
## translate a state into verilog assertions

# Run.py

TODO:


# mutate the verilog circut and check the assertion is violate ????

# automatic variables poicker for sygus
## constrainst the varibales
## huristic


# one-botton to run all

# Make more test file (?)
## use the open-source benchmark

To_do_Late: 

## there is possible way to adjust to K-induction prove

