$date
	Wed Jun 17 21:05:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module cpu_tb $end
$var wire 8 ! WRITEDATA [7:0] $end
$var wire 1 " WRITE $end
$var wire 8 # READDATA [7:0] $end
$var wire 1 $ READ $end
$var wire 32 % PC [31:0] $end
$var wire 32 & MEM_WRITEDATA [31:0] $end
$var wire 1 ' MEM_WRITE $end
$var wire 32 ( MEM_READDATA [31:0] $end
$var wire 1 ) MEM_READ $end
$var wire 1 * MEM_BUSYWAIT $end
$var wire 6 + MEM_ADDRESS [5:0] $end
$var wire 32 , INSTRUCTION [31:0] $end
$var wire 1 - BUSYWAIT $end
$var wire 8 . ADDRESS [7:0] $end
$var reg 1 / CLK $end
$var reg 1 0 RESET $end
$scope module mycpu $end
$var wire 1 / CLK $end
$var wire 32 1 INSTRUCTION [31:0] $end
$var wire 1 2 PCMUX_SEL $end
$var wire 1 0 RESET $end
$var wire 32 3 new_PC [31:0] $end
$var wire 8 4 mux_writeOUT [7:0] $end
$var wire 8 5 mux_twosOUT [7:0] $end
$var wire 8 6 mux_immedOUT [7:0] $end
$var wire 8 7 inv_REGOUT2 [7:0] $end
$var wire 1 8 ZERO $end
$var wire 3 9 WRITEREG [2:0] $end
$var wire 1 : WRITEMUX_SEL $end
$var wire 1 ; WRITEENABLE $end
$var wire 1 " WRITE $end
$var wire 1 < TWOSCOMPMUX_SEL $end
$var wire 8 = REGOUT2 [7:0] $end
$var wire 8 > REGOUT1 [7:0] $end
$var wire 3 ? READREG2 [2:0] $end
$var wire 3 @ READREG1 [2:0] $end
$var wire 8 A READDATA [7:0] $end
$var wire 1 $ READ $end
$var wire 8 B OPCODE [7:0] $end
$var wire 1 C JUMPENABLE $end
$var wire 1 D IMMEDMUX_SEL $end
$var wire 8 E IMMEDIATE_VAL [7:0] $end
$var wire 32 F EXTENDED_VAL [31:0] $end
$var wire 8 G DESTINATION [7:0] $end
$var wire 1 - BUSYWAIT $end
$var wire 1 H BRANCHENABLE $end
$var wire 8 I ALURESULT [7:0] $end
$var wire 3 J ALUOP [2:0] $end
$var reg 32 K PC [31:0] $end
$scope module myalu $end
$var wire 8 L AND_DATA [7:0] $end
$var wire 8 M FORWARD_DATA [7:0] $end
$var wire 8 N JUMP_DATA [7:0] $end
$var wire 8 O OR_DATA [7:0] $end
$var wire 1 8 ZERO $end
$var wire 3 P SELECT [2:0] $end
$var wire 8 Q DATA2 [7:0] $end
$var wire 8 R DATA1 [7:0] $end
$var wire 8 S ADD_DATA [7:0] $end
$var reg 8 T RESULT [7:0] $end
$upscope $end
$scope module mycontrol $end
$var wire 32 U INSTRUCTION [31:0] $end
$var wire 8 V OPCODE [7:0] $end
$var reg 3 W ALUOP [2:0] $end
$var reg 1 H BRANCHENABLE $end
$var reg 1 D IMMEDMUX_SEL $end
$var reg 1 C JUMPENABLE $end
$var reg 1 $ READ $end
$var reg 1 < TWOSCOMPMUX_SEL $end
$var reg 1 " WRITE $end
$var reg 1 ; WRITEENABLE $end
$var reg 1 : WRITEMUX_SEL $end
$upscope $end
$scope module mymuximmediate $end
$var wire 8 X IMMEDIATE_VAL [7:0] $end
$var wire 1 D IMMEDMUX_SEL $end
$var wire 8 Y REGOUT [7:0] $end
$var reg 8 Z mux_immeOUT [7:0] $end
$upscope $end
$scope module mymuxtwos $end
$var wire 1 < TWOSCOMPMUX_SEL $end
$var wire 8 [ inv_REGOUT2 [7:0] $end
$var wire 8 \ REGOUT2 [7:0] $end
$var reg 8 ] mux_twosOUT [7:0] $end
$upscope $end
$scope module mymuxwrite $end
$var wire 8 ^ ALURESULT [7:0] $end
$var wire 1 : WRITEMUX_SEL $end
$var wire 8 _ READDATA [7:0] $end
$var reg 8 ` mux_writeOUT [7:0] $end
$upscope $end
$scope module mypc $end
$var wire 32 a PC [31:0] $end
$var wire 32 b new_PC [31:0] $end
$var wire 32 c EXTENDED_VAL [31:0] $end
$upscope $end
$scope module myregfile $end
$var wire 1 / CLK $end
$var wire 8 d IN [7:0] $end
$var wire 3 e INADDRESS [2:0] $end
$var wire 8 f OUT1 [7:0] $end
$var wire 3 g OUT1ADDRESS [2:0] $end
$var wire 8 h OUT2 [7:0] $end
$var wire 3 i OUT2ADDRESS [2:0] $end
$var wire 1 0 RESET $end
$var wire 1 ; WRITE $end
$var wire 1 - BUSYWAIT $end
$var integer 32 j i [31:0] $end
$upscope $end
$scope module mysignextend $end
$var wire 3 k ALUOP [2:0] $end
$var wire 8 l IMMEDI_OFFSET [7:0] $end
$var reg 32 m EXTENDED_VAL [31:0] $end
$upscope $end
$upscope $end
$scope module mydatamem $end
$var wire 1 / clock $end
$var wire 1 0 reset $end
$var wire 32 n writedata [31:0] $end
$var wire 1 ' write $end
$var wire 1 ) read $end
$var wire 6 o address [5:0] $end
$var reg 1 * busywait $end
$var reg 1 p readaccess $end
$var reg 32 q readdata [31:0] $end
$var reg 1 r writeaccess $end
$var integer 32 s i [31:0] $end
$upscope $end
$scope module mydcache $end
$var wire 8 t address [7:0] $end
$var wire 1 / clock $end
$var wire 1 u hit $end
$var wire 1 * mem_busywait $end
$var wire 32 v mem_readdata [31:0] $end
$var wire 1 $ read $end
$var wire 1 0 reset $end
$var wire 3 w tag [2:0] $end
$var wire 1 " write $end
$var wire 8 x writedata [7:0] $end
$var wire 1 y valid $end
$var wire 1 z tagMatch $end
$var wire 8 { readdata [7:0] $end
$var wire 3 | index [2:0] $end
$var wire 1 } dirty $end
$var reg 1 - busywait $end
$var reg 32 ~ data [31:0] $end
$var reg 8 !" dirty_array [7:0] $end
$var reg 6 "" mem_address [5:0] $end
$var reg 1 ) mem_read $end
$var reg 1 ' mem_write $end
$var reg 32 #" mem_writedata [31:0] $end
$var reg 3 $" next_state [2:0] $end
$var reg 3 %" state [2:0] $end
$var reg 8 &" valid_array [7:0] $end
$var integer 32 '" i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
x}
bx |
bx {
xz
xy
bx x
bx w
bx v
xu
bx t
bx s
xr
bx q
xp
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
xH
bx G
bx F
bx E
xD
xC
bx B
bx A
bx @
bx ?
bx >
bx =
x<
x;
x:
bx 9
x8
bx 7
bx 6
bx 5
bx 4
bx 3
x2
bx 1
00
1/
bx .
x-
bx ,
bx +
x*
x)
bx (
x'
bx &
bx %
x$
bx #
x"
bx !
$end
#10
b0 N
#20
0-
b0xxxxx +
b0xxxxx o
b0xxxxx ""
0'
0)
b0 $"
0r
0p
0*
b100000000 s
b0 !"
b0 &"
b1000 '"
b0 %"
10
#30
b11111111111111111111111111111100 %
b11111111111111111111111111111100 K
b11111111111111111111111111111100 a
#40
b1000 j
0/
#60
00
#80
1/
#90
b0 %
b0 K
b0 a
#110
b1001 B
b0 G
b0 l
b1 E
b1 X
b0 9
b0 e
b0 @
b0 g
b1 ?
b1 i
1;
0D
0$
0"
b1001 V
b1001000000000000000000000001 ,
b1001000000000000000000000001 1
b1001000000000000000000000001 U
#120
b1 6
b1 Q
b1 Z
1-
b0 F
b0 c
b0 m
02
1D
1$
b0 J
b0 P
b0 W
b0 k
1:
0C
0H
0<
0/
#130
b0 |
08
b1 .
b1 I
b1 T
b1 ^
b1 t
b0 5
b0 Y
b0 ]
bx1 O
b0x L
b1 M
b100 3
b100 b
b0 !
b0 >
b0 R
b0 f
b0 x
b0 =
b0 \
b0 h
#140
b1 $"
0u
0y
0}
b1 O
b0 L
b0 7
b0 [
#150
b1 S
#160
1p
1*
b0 +
b0 o
b0 ""
1)
b1 $"
b1 %"
1/
#200
0/
#240
1/
#280
0/
#320
1/
#360
0/
#400
1/
#440
0/
#480
1/
#520
0/
#560
1/
#600
0/
#640
1/
bx00000000 (
bx00000000 q
bx00000000 v
#680
0/
#720
1/
#760
0/
#800
1/
#840
0/
#880
1/
#920
0/
#960
1/
#1000
0/
#1040
1/
bx0000000000000000 (
bx0000000000000000 q
bx0000000000000000 v
#1080
0/
#1120
1/
#1160
0/
#1200
1/
#1240
0/
#1280
1/
#1320
0/
#1360
1/
#1400
0/
#1440
1/
bx000000000000000000000000 (
bx000000000000000000000000 q
bx000000000000000000000000 v
#1480
0/
#1520
1/
#1560
0/
#1600
1/
#1640
0/
#1680
1/
#1720
0/
#1760
1/
#1800
0/
#1840
b0xxxxx +
b0xxxxx o
b0xxxxx ""
0)
b11 %"
b0 $"
1/
0p
0*
b0 (
b0 q
b0 v
#1850
b1 &"
#1860
xu
b0 ~
1y
b0 w
#1869
1u
1z
#1870
b0 4
b0 `
b0 d
b0 #
b0 A
b0 _
b0 {
#1880
0/
#1920
0-
b0 %"
1/
#1930
b100 %
b100 K
b100 a
#1940
b1000 3
b1000 b
#1950
b0 6
b0 Q
b0 Z
b0 B
b1100 E
b1100 X
b100 ?
b100 i
0D
0$
b0 V
b1100 ,
b1100 1
b1100 U
#1960
18
b0 .
b0 I
b0 T
b0 ^
b0 t
b1100 6
b1100 Q
b1100 Z
b0 4
b0 `
b0 d
b0 O
b0 M
1D
0:
0/
#1970
b1100 4
b1100 `
b1100 d
b11 |
08
b1100 .
b1100 I
b1100 T
b1100 ^
b1100 t
b1100 O
b1100 M
#1980
0u
bx ~
bx w
0y
b1100 S
#1989
xz
#1990
bx #
bx A
bx _
bx {
#2000
1/
#2010
b1000 %
b1000 K
b1000 a
#2020
b1100 3
b1100 b
#2030
b0 6
b0 Q
b0 Z
b1 G
b1 l
b1010 E
b1010 X
b1 9
b1 e
b10 ?
b10 i
0D
b10000000000001010 ,
b10000000000001010 1
b10000000000001010 U
b1100 !
b1100 >
b1100 R
b1100 f
b1100 x
#2040
b0 4
b0 `
b0 d
b0 |
18
b0 .
b0 I
b0 T
b0 ^
b0 t
b1010 6
b1010 Q
b1010 Z
b0 M
1D
0/
#2050
b1010 4
b1010 `
b1010 d
b10 |
xu
08
b1010 .
b1010 I
b1010 T
b1010 ^
b1010 t
b0 ~
b0 w
1y
b1110 O
b1000 L
b1010 M
#2059
1u
1z
#2060
0u
b0 #
b0 A
b0 _
b0 {
bx ~
bx w
0y
b10110 S
#2069
xz
#2070
bx #
bx A
bx _
bx {
#2080
1/
#2090
b1100 %
b1100 K
b1100 a
#2100
b10000 3
b10000 b
#2110
b0 6
b0 Q
b0 Z
b10 B
b10 G
b10 l
b0 E
b0 X
b10 9
b10 e
b1 @
b1 g
b0 ?
b0 i
0D
b10 V
b10000000100000000100000000 ,
b10000000100000000100000000 1
b10000000100000000100000000 U
#2120
b10110 4
b10110 `
b10110 d
b101 |
b10110 .
b10110 I
b10110 T
b10110 ^
b10110 t
b1000 F
b1000 c
b1000 m
b1100 O
b0 L
b0 M
b1 J
b1 P
b1 W
b1 k
0/
#2130
b1100 4
b1100 `
b1100 d
b11 |
b1100 6
b1100 Q
b1100 Z
b1100 .
b1100 I
b1100 T
b1100 ^
b1100 t
b1100 5
b1100 Y
b1100 ]
b11000 3
b11000 b
b1100 S
b1010 !
b1010 >
b1010 R
b1010 f
b1010 x
b1100 =
b1100 \
b1100 h
#2140
b1000 L
b1100 M
b1110 O
b11110100 7
b11110100 [
#2150
b10110 4
b10110 `
b10110 d
b101 |
b10110 .
b10110 I
b10110 T
b10110 ^
b10110 t
b10110 S
#2160
1/
#2170
b10000 %
b10000 K
b10000 a
#2180
b11100 3
b11100 b
#2190
b1010 B
b0 G
b0 l
b0 9
b0 e
b1010 V
b1010000000000000000100000000 ,
b1010000000000000000100000000 1
b1010000000000000000100000000 U
#2200
b1100 4
b1100 `
b1100 d
b11 |
b1 $"
1-
b1100 .
b1100 I
b1100 T
b1100 ^
b1100 t
b0 F
b0 c
b0 m
1"
0;
b0 J
b0 P
b0 W
b0 k
0/
#2210
b10100 3
b10100 b
#2240
1p
1*
b11 +
b11 o
b11 ""
1)
b1 $"
b1 %"
1/
#2280
0/
#2320
1/
#2360
0/
#2400
1/
#2440
0/
#2480
1/
#2520
0/
#2560
1/
#2600
0/
#2640
1/
#2680
0/
#2720
1/
#2760
0/
#2800
1/
#2840
0/
#2880
1/
#2920
0/
#2960
1/
#3000
0/
#3040
1/
#3080
0/
#3120
1/
#3160
0/
#3200
1/
#3240
0/
#3280
1/
#3320
0/
#3360
1/
#3400
0/
#3440
1/
#3480
0/
#3520
1/
#3560
0/
#3600
1/
#3640
0/
#3680
1/
#3720
0/
#3760
1/
#3800
0/
#3840
1/
#3880
0/
#3920
b0xxxxx +
b0xxxxx o
b0xxxxx ""
0)
b11 %"
b0 $"
1/
0p
0*
#3930
b1001 &"
#3940
xu
b0 ~
1y
b0 w
#3949
1u
1z
#3950
b0 #
b0 A
b0 _
b0 {
#3960
0/
#4000
0-
b0 %"
1/
#4010
b1000 !"
b10100 %
b10100 K
b10100 a
#4020
b1010 ~
1}
b11000 3
b11000 b
#4030
b0 B
b11 G
b11 l
b11110111 E
b11110111 X
b11 9
b11 e
b0 @
b0 g
b111 ?
b111 i
1;
0"
b0 V
b110000000011110111 ,
b110000000011110111 1
b110000000011110111 U
#4040
b11110111 6
b11110111 Q
b11110111 Z
1D
0/
#4050
b11110111 4
b11110111 `
b11110111 d
b101 |
b11110111 .
b11110111 I
b11110111 T
b11110111 ^
b11110111 t
b0 5
b0 Y
b0 ]
b11111111 O
b10 L
b11110111 M
b1100 !
b1100 >
b1100 R
b1100 f
b1100 x
b0 =
b0 \
b0 h
#4059
0u
0z
#4060
bx ~
bx w
0y
0}
b100 L
b0 7
b0 [
#4069
xz
#4070
bx #
bx A
bx _
bx {
b11 S
#4080
1/
#4090
b11000 %
b11000 K
b11000 a
#4100
b11100 3
b11100 b
#4110
b0 6
b0 Q
b0 Z
b1011 B
b0 G
b0 l
b11001 E
b11001 X
b0 9
b0 e
b10 @
b10 g
b1 ?
b1 i
0D
b1011 V
b1011000000000000001000011001 ,
b1011000000000000001000011001 1
b1011000000000000001000011001 U
#4120
b0 4
b0 `
b0 d
b0 |
18
b0 .
b0 I
b0 T
b0 ^
b0 t
b11001 6
b11001 Q
b11001 Z
b1 $"
1-
b1100 O
b0 L
b0 M
1D
1"
0;
0/
#4130
b0 $"
b11001 4
b11001 `
b11001 d
b110 |
xu
08
b11001 .
b11001 I
b11001 T
b11001 ^
b11001 t
b1010 5
b1010 Y
b1010 ]
b0 ~
b0 w
1y
b11101 O
b1000 L
b11001 M
b10110 !
b10110 >
b10110 R
b10110 f
b10110 x
b1010 =
b1010 \
b1010 h
#4139
1u
1z
#4140
b1 $"
0u
b0 #
b0 A
b0 _
b0 {
bx ~
bx w
0y
b11111 O
b10000 L
b11110110 7
b11110110 [
#4149
xz
#4150
bx #
bx A
bx _
bx {
b101111 S
#4160
1p
1*
b110 +
b110 o
b110 ""
1)
b1 $"
b1 %"
1/
#4200
0/
#4240
1/
#4280
0/
#4320
1/
#4360
0/
#4400
1/
#4440
0/
#4480
1/
#4520
0/
#4560
1/
#4600
0/
#4640
1/
#4680
0/
#4720
1/
#4760
0/
#4800
1/
#4840
0/
#4880
1/
#4920
0/
#4960
1/
#5000
0/
#5040
1/
#5080
0/
#5120
1/
#5160
0/
#5200
1/
#5240
0/
#5280
1/
#5320
0/
#5360
1/
#5400
0/
#5440
1/
#5480
0/
#5520
1/
#5560
0/
#5600
1/
#5640
0/
#5680
1/
#5720
0/
#5760
1/
#5800
0/
#5840
b0xxxxx +
b0xxxxx o
b0xxxxx ""
0)
b11 %"
b0 $"
1/
0p
0*
#5850
b1001001 &"
#5860
xu
b0 ~
1y
b0 w
#5869
1u
1z
#5870
b0 #
b0 A
b0 _
b0 {
#5880
0/
#5920
0-
b0 %"
1/
#5930
b1001000 !"
b11100 %
b11100 K
b11100 a
#5940
b1011000000000 ~
1}
b100000 3
b100000 b
#5950
b1010 6
b1010 Q
b1010 Z
b11 B
b100 G
b100 l
b10 E
b10 X
b100 9
b100 e
b1 @
b1 g
b10 ?
b10 i
1;
0D
0"
b11 V
b11000001000000000100000010 ,
b11000001000000000100000010 1
b11000001000000000100000010 U
#5960
b11110110 6
b11110110 Q
b11110110 Z
b101111 4
b101111 `
b101111 d
b11 |
b11110110 5
b11110110 Y
b11110110 ]
b101111 .
b101111 I
b101111 T
b101111 ^
b101111 t
b10000 F
b10000 c
b10000 m
b11110 O
b10 L
b1010 M
1<
b1 J
b1 P
b1 W
b1 k
0/
#5969
0u
0z
#5970
b11110110 O
b10110 L
b11110110 M
b1010 ~
b110000 3
b110000 b
b1010 !
b1010 >
b1010 R
b1010 f
b1010 x
b10110 =
b10110 \
b10110 h
#5980
b11101010 6
b11101010 Q
b11101010 Z
b11101010 5
b11101010 Y
b11101010 ]
b11111110 O
b10 L
b11101010 7
b11101010 [
#5990
b11101010 O
b1010 L
b11101010 M
#6000
b11110100 4
b11110100 `
b11110100 d
b101 |
b11110100 .
b11110100 I
b11110100 T
b11110100 ^
b11110100 t
b11110100 S
1/
#6010
bx ~
bx w
0y
0}
b100000 %
b100000 K
b100000 a
#6019
xz
#6020
bx #
bx A
bx _
bx {
b110100 3
b110100 b
#6030
b1000 B
b101 G
b101 l
b0 E
b0 X
b101 9
b101 e
b0 @
b0 g
b0 ?
b0 i
b1000 V
b1000000001010000000000000000 ,
b1000000001010000000000000000 1
b1000000001010000000000000000 U
#6040
b10 |
b10110 6
b10110 Q
b10110 Z
b1 $"
1-
bx 4
bx `
bx d
b11101010 .
b11101010 I
b11101010 T
b11101010 ^
b11101010 t
b10100 F
b10100 c
b10100 m
b10110 5
b10110 Y
b10110 ]
1$
1:
b0 J
b0 P
b0 W
b0 k
0<
0/
#6050
b101 |
b1100 6
b1100 Q
b1100 Z
b10110 .
b10110 I
b10110 T
b10110 ^
b10110 t
b1100 5
b1100 Y
b1100 ]
b11110 O
b10 L
b10110 M
b111000 3
b111000 b
b1100 !
b1100 >
b1100 R
b1100 f
b1100 x
b1100 =
b1100 \
b1100 h
#6060
b11 |
b1100 .
b1100 I
b1100 T
b1100 ^
b1100 t
b1100 O
b1100 M
b1100 L
b11110100 7
b11110100 [
#6070
xu
b0 $"
b1010 ~
b0 w
1y
1}
b11000 S
#6079
1u
1z
#6080
b1010 4
b1010 `
b1010 d
0-
b1010 #
b1010 A
b1010 _
b1010 {
1/
#6090
b100100 %
b100100 K
b100100 a
#6100
b111100 3
b111100 b
#6110
b110 G
b110 l
b1 E
b1 X
b110 9
b110 e
b1 ?
b1 i
0$
b1000000001100000000000000001 ,
b1000000001100000000000000001 1
b1000000001100000000000000001 U
#6120
1-
b0 4
b0 `
b0 d
b0 #
b0 A
b0 _
b0 {
1$
1:
0/
#6130
b1010 6
b1010 Q
b1010 Z
b1010 4
b1010 `
b1010 d
b1010 5
b1010 Y
b1010 ]
b1010 #
b1010 A
b1010 _
b1010 {
b1010 =
b1010 \
b1010 h
#6140
b10 |
b1010 .
b1010 I
b1010 T
b1010 ^
b1010 t
b1110 O
b1000 L
b1010 M
b11110110 7
b11110110 [
#6150
b1 $"
b0 4
b0 `
b0 d
0u
b0 #
b0 A
b0 _
b0 {
bx ~
bx w
0y
0}
b10110 S
#6159
xz
#6160
1p
1*
b10 +
b10 o
b10 ""
1)
b1 $"
bx 4
bx `
bx d
b1 %"
bx #
bx A
bx _
bx {
1/
#6200
0/
#6240
1/
#6280
0/
#6320
1/
#6360
0/
#6400
1/
#6440
0/
#6480
1/
#6520
0/
#6560
1/
#6600
0/
#6640
1/
#6680
0/
#6720
1/
#6760
0/
#6800
1/
#6840
0/
#6880
1/
#6920
0/
#6960
1/
#7000
0/
#7040
1/
#7080
0/
#7120
1/
#7160
0/
#7200
1/
#7240
0/
#7280
1/
#7320
0/
#7360
1/
#7400
0/
#7440
1/
#7480
0/
#7520
1/
#7560
0/
#7600
1/
#7640
0/
#7680
1/
#7720
0/
#7760
1/
#7800
0/
#7840
b0xxxxx +
b0xxxxx o
b0xxxxx ""
0)
b11 %"
b0 $"
1/
0p
0*
#7850
b1001101 &"
#7860
xu
b0 ~
1y
b0 w
#7869
1u
1z
#7870
b0 4
b0 `
b0 d
b0 #
b0 A
b0 _
b0 {
#7880
0/
#7920
0-
b0 %"
1/
#7930
b101000 %
b101000 K
b101000 a
#7940
b1000000 3
b1000000 b
#7950
b1011 B
b0 G
b0 l
b111000 E
b111000 X
b0 9
b0 e
b100 @
b100 g
b0 ?
b0 i
0$
b1011 V
b1011000000000000010000111000 ,
b1011000000000000010000111000 1
b1011000000000000010000111000 U
#7960
b111000 6
b111000 Q
b111000 Z
1-
b1010 4
b1010 `
b1010 d
1D
1"
0;
0:
0/
#7970
b111000 4
b111000 `
b111000 d
b110 |
b111000 .
b111000 I
b111000 T
b111000 ^
b111000 t
b1100 5
b1100 Y
b1100 ]
b111100 O
b111000 M
b11110100 !
b11110100 >
b11110100 R
b11110100 f
b11110100 x
b1100 =
b1100 \
b1100 h
#7979
b1 $"
0u
0z
#7980
b10 $"
b1011000000000 ~
1}
b11111100 O
b110000 L
b11110100 7
b11110100 [
#7990
b101100 S
#8000
1r
1*
b1011000000000 &
b1011000000000 n
b1011000000000 #"
b110 +
b110 o
b110 ""
1'
b10 $"
b10 %"
1/
#8040
0/
#8080
1/
#8120
0/
#8160
1/
#8200
0/
#8240
1/
#8280
0/
#8320
1/
#8360
0/
#8400
1/
#8440
0/
#8480
1/
#8520
0/
#8560
1/
#8600
0/
#8640
1/
#8680
0/
#8720
1/
#8760
0/
#8800
1/
#8840
0/
#8880
1/
#8920
0/
#8960
1/
#9000
0/
#9040
1/
#9080
0/
#9120
1/
#9160
0/
#9200
1/
#9240
0/
#9280
1/
#9320
0/
#9360
1/
#9400
0/
#9440
1/
#9480
0/
#9520
1/
#9560
0/
#9600
1/
#9640
0/
#9680
1p
bx &
bx n
bx #"
b1110 +
b1110 o
b1110 ""
0'
1)
b1 %"
b1 $"
1/
0r
1*
#9720
0/
#9760
1/
#9800
0/
#9840
1/
#9880
0/
#9920
1/
#9960
0/
#10000
1/
#10040
0/
#10080
1/
#10120
0/
#10160
1/
#10200
0/
#10240
1/
#10280
0/
#10320
1/
#10360
0/
#10400
1/
#10440
0/
#10480
1/
#10520
0/
#10560
1/
#10600
0/
#10640
1/
#10680
0/
#10720
1/
#10760
0/
#10800
1/
#10840
0/
#10880
1/
#10920
0/
#10960
1/
#11000
0/
#11040
1/
#11080
0/
#11120
1/
#11160
0/
#11200
1/
#11240
0/
#11280
1/
#11320
0/
#11360
b0xxxxx +
b0xxxxx o
b0xxxxx ""
0)
b11 %"
b0 $"
1/
0p
0*
#11370
b1000 !"
#11380
b0 ~
0}
b1 w
#11389
1u
1z
#11400
0/
#11440
0-
b0 %"
1/
#11450
b1001000 !"
b101100 %
b101100 K
b101100 a
#11460
b11110100 ~
1}
b1000100 3
b1000100 b
#11470
b1100 6
b1100 Q
b1100 Z
bx B
bx G
bx l
bx E
bx X
bx 9
bx e
bx @
bx g
bx ?
bx i
1;
0D
0"
bx V
bx ,
bx 1
bx U
#11480
bx 4
bx `
bx d
bx |
x8
bx .
bx I
bx T
bx ^
bx t
bx00 F
bx00 c
bx00 m
b100 L
b1100 M
bx J
bx P
bx W
bx k
0/
#11489
xu
xz
#11490
bx 6
bx Q
bx Z
bx 5
bx Y
bx ]
bx ~
bx w
xy
x}
bx 3
bx b
b0 S
bx !
bx >
bx R
bx f
bx x
bx =
bx \
bx h
#11500
bx #
bx A
bx _
bx {
bx M
bx O
bx L
bx 7
bx [
#11510
bx S
#11520
1/
#11530
b110000 %
b110000 K
b110000 a
#11560
0/
#11600
1/
#11610
b110100 %
b110100 K
b110100 a
#11640
0/
#11680
1/
#11690
b111000 %
b111000 K
b111000 a
#11720
0/
#11760
1/
#11770
b111100 %
b111100 K
b111100 a
#11800
0/
#11840
1/
#11850
b1000000 %
b1000000 K
b1000000 a
#11880
0/
#11920
1/
#11930
b1000100 %
b1000100 K
b1000100 a
#11960
0/
#12000
1/
#12010
b1001000 %
b1001000 K
b1001000 a
#12040
0/
#12080
1/
#12090
b1001100 %
b1001100 K
b1001100 a
#12120
0/
#12160
1/
#12170
b1010000 %
b1010000 K
b1010000 a
#12200
0/
#12240
1/
#12250
b1010100 %
b1010100 K
b1010100 a
#12280
0/
#12320
1/
#12330
b1011000 %
b1011000 K
b1011000 a
#12360
0/
#12400
1/
#12410
b1011100 %
b1011100 K
b1011100 a
#12440
0/
#12480
1/
#12490
b1100000 %
b1100000 K
b1100000 a
#12520
0/
#12560
1/
#12570
b1100100 %
b1100100 K
b1100100 a
#12600
0/
#12640
1/
#12650
b1101000 %
b1101000 K
b1101000 a
#12680
0/
#12720
1/
#12730
b1101100 %
b1101100 K
b1101100 a
#12760
0/
#12800
1/
#12810
b1110000 %
b1110000 K
b1110000 a
#12840
0/
#12880
1/
#12890
b1110100 %
b1110100 K
b1110100 a
#12920
0/
#12960
1/
#12970
b1111000 %
b1111000 K
b1111000 a
#13000
0/
#13040
1/
#13050
b1111100 %
b1111100 K
b1111100 a
#13080
0/
#13120
1/
#13130
b10000000 %
b10000000 K
b10000000 a
#13160
0/
#13200
1/
#13210
b10000100 %
b10000100 K
b10000100 a
#13240
0/
#13280
1/
#13290
b10001000 %
b10001000 K
b10001000 a
#13320
0/
#13360
1/
#13370
b10001100 %
b10001100 K
b10001100 a
#13400
0/
#13440
1/
#13450
b10010000 %
b10010000 K
b10010000 a
#13480
0/
#13520
1/
#13530
b10010100 %
b10010100 K
b10010100 a
#13560
0/
#13600
1/
#13610
b10011000 %
b10011000 K
b10011000 a
#13640
0/
#13680
1/
#13690
b10011100 %
b10011100 K
b10011100 a
#13720
0/
#13760
1/
#13770
b10100000 %
b10100000 K
b10100000 a
#13800
0/
#13840
1/
#13850
b10100100 %
b10100100 K
b10100100 a
#13880
0/
#13920
1/
#13930
b10101000 %
b10101000 K
b10101000 a
#13960
0/
#14000
1/
#14010
b10101100 %
b10101100 K
b10101100 a
#14040
0/
#14080
1/
#14090
b10110000 %
b10110000 K
b10110000 a
#14120
0/
#14160
1/
#14170
b10110100 %
b10110100 K
b10110100 a
#14200
0/
#14240
1/
#14250
b10111000 %
b10111000 K
b10111000 a
#14280
0/
#14320
1/
#14330
b10111100 %
b10111100 K
b10111100 a
#14360
0/
#14400
1/
#14410
b11000000 %
b11000000 K
b11000000 a
#14440
0/
#14480
1/
#14490
b11000100 %
b11000100 K
b11000100 a
#14520
0/
#14560
1/
#14570
b11001000 %
b11001000 K
b11001000 a
#14600
0/
#14640
1/
#14650
b11001100 %
b11001100 K
b11001100 a
#14680
0/
#14720
1/
#14730
b11010000 %
b11010000 K
b11010000 a
#14760
0/
#14800
1/
#14810
b11010100 %
b11010100 K
b11010100 a
#14840
0/
#14880
1/
#14890
b11011000 %
b11011000 K
b11011000 a
#14920
0/
#14960
1/
#14970
b11011100 %
b11011100 K
b11011100 a
#15000
0/
#15040
1/
#15050
b11100000 %
b11100000 K
b11100000 a
#15060
