<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: C:\lscc\diamond\3.11_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-VE269NP

# Mon Dec  7 11:00:54 2020

#Implementation: impl1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1
Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1
Synopsys VHDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
@N:"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\top_RAM.vhd":5:7:5:9|Top entity is set to top.
File C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\dec_3_8.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\E_Rebotes.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\mux_2_1.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\oscilador.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\clk_deb.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\top_RAM.vhd changed - recompiling
VHDL syntax check successful!
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\E_Rebotes.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\top_RAM.vhd changed - recompiling
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\top_RAM.vhd":5:7:5:9|Synthesizing work.top.tram.
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\mux_2_1.vhd":6:8:6:18|Synthesizing work.multiplexor.mux.
Post processing for work.multiplexor.mux
Running optimization stage 1 on multiplexor .......
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\E_Rebotes.vhd":4:7:4:9|Synthesizing work.deb.noreb.
Post processing for work.deb.noreb
Running optimization stage 1 on deb .......
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":5:7:5:11|Synthesizing work.m_ram.mem_ram.
@W: CG296 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":28:10:28:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":33:25:33:25|Referenced variable a is not in sensitivity list.
@W: CG290 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:6:30:7|Referenced variable cs is not in sensitivity list.
Post processing for work.m_ram.mem_ram
Running optimization stage 1 on m_ram .......
@N: CL134 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":16:8:16:11|Found RAM dato, depth=8, width=8
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(0). Make sure that there are no unused intermediate registers.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(0); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(1); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(2); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(3); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(4); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(5); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(6); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(7); possible missing assignment in an if or case statement.
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\dec_3_8.vhd":7:7:7:10|Synthesizing work.deco.de.
Post processing for work.deco.de
Running optimization stage 1 on deco .......
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\clk_deb.vhd":7:7:7:13|Synthesizing work.clk_deb.divisor.
Post processing for work.clk_deb.divisor
Running optimization stage 1 on clk_deb .......
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\clk_div.vhd":7:7:7:13|Synthesizing work.clk_div.divisor.
Post processing for work.clk_div.divisor
Running optimization stage 1 on clk_div .......
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\oscilador.vhd":8:7:8:11|Synthesizing work.osc00.osc0.
@W: CD276 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Running optimization stage 1 on OSCH .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Post processing for work.top.tram
Running optimization stage 1 on top .......
Running optimization stage 2 on OSCH .......
Running optimization stage 2 on osc00 .......
Running optimization stage 2 on clk_div .......
Running optimization stage 2 on clk_deb .......
Running optimization stage 2 on deco .......
Running optimization stage 2 on m_ram .......
Running optimization stage 2 on deb .......
Running optimization stage 2 on multiplexor .......
Running optimization stage 2 on top .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec  7 11:00:54 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec  7 11:00:55 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\synwork\Memoria_RAM_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec  7 11:00:55 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Database state : D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\synwork\|impl1
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\synwork\Memoria_RAM_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec  7 11:00:56 2020

###########################################################]
Premap Report

# Mon Dec  7 11:00:56 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\Memoria_RAM_impl1_scck.rpt 
Printing clock  summary report in "D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\Memoria_RAM_impl1_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.
syn_allowed_resources : blockrams=26  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)



Clock Summary
******************

          Start                                Requested     Requested     Clock                                       Clock                   Clock
Level     Clock                                Frequency     Period        Type                                        Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                               100.0 MHz     10.000        system                                      system_clkgroup         9    
                                                                                                                                                    
0 -       osc00|osc_inferred_clock             2.1 MHz       480.769       inferred                                    Inferred_clkgroup_0     18   
1 .         clk_deb|Qaux_derived_clock[14]     2.1 MHz       480.769       derived (from osc00|osc_inferred_clock)     Inferred_clkgroup_0     3    
                                                                                                                                                    
0 -       m_ram|clk_w_1_inferred_clock         100.0 MHz     10.000        inferred                                    Inferred_clkgroup_1     8    
====================================================================================================================================================



Clock Load Summary
***********************

                                   Clock     Source                         Clock Pin              Non-clock Pin     Non-clock Pin        
Clock                              Load      Pin                            Seq Example            Seq Example       Comb Example         
------------------------------------------------------------------------------------------------------------------------------------------
System                             9         -                              cto5.O_1[0].C          -                 -                    
                                                                                                                                          
osc00|osc_inferred_clock           18        cto1.OSCInst0.OSC(OSCH)        cto3.Qaux[14:0].C      -                 cto7.ex_mux.B[0](mux)
clk_deb|Qaux_derived_clock[14]     3         cto3.Qaux[14:0].Q[14](dff)     cto6.Q1.C              -                 -                    
                                                                                                                                          
m_ram|clk_w_1_inferred_clock       8         cto5.clk_w_1.OUT(and)          cto5.dato[7:0].CLK     -                 -                    
==========================================================================================================================================

@W: MT531 :"d:\semestre 2-2020\dsd\practicas\top memoria ram\ram_8x8.vhd":30:3:30:4|Found signal identified as System clock which controls 9 sequential elements including cto5.O_tri_enable.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"d:\semestre 2-2020\dsd\practicas\top memoria ram\clk_div.vhd":19:4:19:5|Found inferred clock osc00|osc_inferred_clock which controls 18 sequential elements including cto2.Qaux[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\semestre 2-2020\dsd\practicas\top memoria ram\ram_8x8.vhd":16:8:16:11|Found inferred clock m_ram|clk_w_1_inferred_clock which controls 8 sequential elements including cto5.dato[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
5 gated/generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
0 instances converted, 31 sequential instances remain driven by gated/generated clocks

================================================================= Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element           Drive Element Type     Unconverted Fanout     Sample Instance       Explanation                               
----------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       cto5.clk_r.OUT            and                    9                      cto5.O_tri_enable     Clock source is invalid for GCC           
@KP:ckid0_1       cto5.clk_w_1.OUT          and                    1                      cto5.dato[7:0]        Clock source is invalid for GCC           
@KP:ckid0_3       cto3.Qaux[14:0].Q[14]     dff                    3                      cto6.Q3               Derived clock on input (not legal for GCC)
@KP:ckid0_5       cto1.OSCInst0.OSC         OSCH                   15                     cto3.Qaux[14:0]       Black box on clock path                   
@KP:ckid0_6       cto7.ex_mux.OUT[0]        mux                    3                      cto2.Qaux[2:0]        Clock source is invalid for GCC           
==========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec  7 11:00:58 2020

###########################################################]
Map & Optimize Report

# Mon Dec  7 11:00:58 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: MO231 :"d:\semestre 2-2020\dsd\practicas\top memoria ram\clk_deb.vhd":19:4:19:5|Found counter in view:work.top(tram) instance cto3.Qaux[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     9.03ns		  17 /        21

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"d:\semestre 2-2020\dsd\practicas\top memoria ram\ram_8x8.vhd":16:8:16:11|Generating RAM cto5.dato[7:0]

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\synwork\Memoria_RAM_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\Memoria_RAM_impl1.edi
N-2018.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 146MB)

@W: MT420 |Found inferred clock osc00|osc_inferred_clock with period 480.77ns. Please declare a user-defined clock on net cto1.imx_aux[1].
@N: MT615 |Found clock clk_deb|Qaux_derived_clock[14] with period 480.77ns 
@W: MT420 |Found inferred clock m_ram|clk_w_1_inferred_clock with period 10.00ns. Please declare a user-defined clock on net cto5.clk_w_1.


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec  7 11:01:01 2020
#


Top view:               top
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.923

                                   Requested     Estimated      Requested     Estimated                 Clock                                       Clock              
Starting Clock                     Frequency     Frequency      Period        Period        Slack       Type                                        Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_deb|Qaux_derived_clock[14]     2.1 MHz       1740.0 MHz     480.769       0.575         960.389     derived (from osc00|osc_inferred_clock)     Inferred_clkgroup_0
m_ram|clk_w_1_inferred_clock       100.0 MHz     928.2 MHz      10.000        1.077         8.923       inferred                                    Inferred_clkgroup_1
osc00|osc_inferred_clock           2.1 MHz       198.9 MHz      480.769       5.028         475.741     inferred                                    Inferred_clkgroup_0
System                             100.0 MHz     NA             10.000        NA            NA          system                                      system_clkgroup    
=======================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_inferred_clock        osc00|osc_inferred_clock        |  480.769     475.742  |  No paths    -      |  No paths    -      |  No paths    -    
osc00|osc_inferred_clock        m_ram|clk_w_1_inferred_clock    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
clk_deb|Qaux_derived_clock[14]  clk_deb|Qaux_derived_clock[14]  |  480.769     960.389  |  No paths    -      |  No paths    -      |  No paths    -    
m_ram|clk_w_1_inferred_clock    System                          |  10.000      8.923    |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk_deb|Qaux_derived_clock[14]
====================================



Starting Points with Worst Slack
********************************

             Starting                                                       Arrival            
Instance     Reference                          Type        Pin     Net     Time        Slack  
             Clock                                                                             
-----------------------------------------------------------------------------------------------
cto6.Q1      clk_deb|Qaux_derived_clock[14]     FD1S3DX     Q       Q1      1.044       960.389
cto6.Q2      clk_deb|Qaux_derived_clock[14]     FD1S3DX     Q       Q2      1.044       960.389
===============================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                       Required            
Instance     Reference                          Type        Pin     Net     Time         Slack  
             Clock                                                                              
------------------------------------------------------------------------------------------------
cto6.Q2      clk_deb|Qaux_derived_clock[14]     FD1S3DX     D       Q1      961.433      960.389
cto6.Q3      clk_deb|Qaux_derived_clock[14]     FD1S3DX     D       Q2      961.433      960.389
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      961.538
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         961.433

    - Propagation time:                      1.044
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 960.389

    Number of logic level(s):                0
    Starting point:                          cto6.Q1 / Q
    Ending point:                            cto6.Q2 / D
    The start point is clocked by            clk_deb|Qaux_derived_clock[14] [rising] on pin CK
    The end   point is clocked by            clk_deb|Qaux_derived_clock[14] [rising] on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clk_deb|Qaux_derived_clock[14] to c:clk_deb|Qaux_derived_clock[14])

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
cto6.Q1            FD1S3DX     Q        Out     1.044     1.044       -         
Q1                 Net         -        -       -         -           2         
cto6.Q2            FD1S3DX     D        In      0.000     1.044       -         
================================================================================




====================================
Detailed Report for Clock: m_ram|clk_w_1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                          Arrival          
Instance            Reference                        Type         Pin     Net         Time        Slack
                    Clock                                                                              
-------------------------------------------------------------------------------------------------------
cto5.dato_ram       m_ram|clk_w_1_inferred_clock     SPR16X4C     DO3     dato[3]     0.972       8.923
cto5.dato_ram_0     m_ram|clk_w_1_inferred_clock     SPR16X4C     DO3     dato[7]     0.972       8.923
=======================================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                        Required          
Instance        Reference                        Type       Pin     Net         Time         Slack
                Clock                                                                             
--------------------------------------------------------------------------------------------------
cto5.O_1[3]     m_ram|clk_w_1_inferred_clock     FD1S1D     D       dato[3]     9.894        8.923
cto5.O_1[7]     m_ram|clk_w_1_inferred_clock     FD1S1D     D       dato[7]     9.894        8.923
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.894

    - Propagation time:                      0.972
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.923

    Number of logic level(s):                0
    Starting point:                          cto5.dato_ram / DO3
    Ending point:                            cto5.O_1[3] / D
    The start point is clocked by            m_ram|clk_w_1_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
cto5.dato_ram      SPR16X4C     DO3      Out     0.972     0.972       -         
dato[3]            Net          -        -       -         -           1         
cto5.O_1[3]        FD1S1D       D        In      0.000     0.972       -         
=================================================================================




====================================
Detailed Report for Clock: osc00|osc_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                     Arrival            
Instance         Reference                    Type        Pin     Net         Time        Slack  
                 Clock                                                                           
-------------------------------------------------------------------------------------------------
cto3.Qaux[0]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[0]     0.972       475.741
cto3.Qaux[1]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[1]     0.972       475.884
cto3.Qaux[2]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[2]     0.972       475.884
cto3.Qaux[3]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[3]     0.972       476.027
cto3.Qaux[4]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[4]     0.972       476.027
cto3.Qaux[5]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[5]     0.972       476.170
cto3.Qaux[6]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[6]     0.972       476.170
cto3.Qaux[7]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[7]     0.972       476.313
cto3.Qaux[8]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[8]     0.972       476.313
cto3.Qaux[9]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[9]     0.972       476.455
=================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                        Required            
Instance          Reference                    Type        Pin     Net            Time         Slack  
                  Clock                                                                               
------------------------------------------------------------------------------------------------------
cto3.Qaux[13]     osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[13]     480.664      475.741
cto3.Qaux[14]     osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[14]     480.664      475.741
cto3.Qaux[11]     osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[11]     480.664      475.884
cto3.Qaux[12]     osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[12]     480.664      475.884
cto3.Qaux[9]      osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[9]      480.664      476.027
cto3.Qaux[10]     osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[10]     480.664      476.027
cto3.Qaux[7]      osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[7]      480.664      476.170
cto3.Qaux[8]      osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[8]      480.664      476.170
cto3.Qaux[5]      osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[5]      480.664      476.313
cto3.Qaux[6]      osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[6]      480.664      476.313
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      4.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 475.741

    Number of logic level(s):                8
    Starting point:                          cto3.Qaux[0] / Q
    Ending point:                            cto3.Qaux[14] / D
    The start point is clocked by            osc00|osc_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_inferred_clock [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
cto3.Qaux[0]            FD1S3AX     Q        Out     0.972     0.972       -         
Qaux[0]                 Net         -        -       -         -           1         
cto3.Qaux_cry_0[0]      CCU2D       A1       In      0.000     0.972       -         
cto3.Qaux_cry_0[0]      CCU2D       COUT     Out     1.544     2.516       -         
Qaux_cry[0]             Net         -        -       -         -           1         
cto3.Qaux_cry_0[1]      CCU2D       CIN      In      0.000     2.516       -         
cto3.Qaux_cry_0[1]      CCU2D       COUT     Out     0.143     2.659       -         
Qaux_cry[2]             Net         -        -       -         -           1         
cto3.Qaux_cry_0[3]      CCU2D       CIN      In      0.000     2.659       -         
cto3.Qaux_cry_0[3]      CCU2D       COUT     Out     0.143     2.802       -         
Qaux_cry[4]             Net         -        -       -         -           1         
cto3.Qaux_cry_0[5]      CCU2D       CIN      In      0.000     2.802       -         
cto3.Qaux_cry_0[5]      CCU2D       COUT     Out     0.143     2.945       -         
Qaux_cry[6]             Net         -        -       -         -           1         
cto3.Qaux_cry_0[7]      CCU2D       CIN      In      0.000     2.945       -         
cto3.Qaux_cry_0[7]      CCU2D       COUT     Out     0.143     3.087       -         
Qaux_cry[8]             Net         -        -       -         -           1         
cto3.Qaux_cry_0[9]      CCU2D       CIN      In      0.000     3.087       -         
cto3.Qaux_cry_0[9]      CCU2D       COUT     Out     0.143     3.230       -         
Qaux_cry[10]            Net         -        -       -         -           1         
cto3.Qaux_cry_0[11]     CCU2D       CIN      In      0.000     3.230       -         
cto3.Qaux_cry_0[11]     CCU2D       COUT     Out     0.143     3.373       -         
Qaux_cry[12]            Net         -        -       -         -           1         
cto3.Qaux_cry_0[13]     CCU2D       CIN      In      0.000     3.373       -         
cto3.Qaux_cry_0[13]     CCU2D       S1       Out     1.549     4.922       -         
Qaux_s[14]              Net         -        -       -         -           1         
cto3.Qaux[14]           FD1S3AX     D        In      0.000     4.922       -         
=====================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 146MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-4

Register bits: 21 of 6864 (0%)
Latch bits:      9
PIC Latch:       0
I/O cells:       27


Details:
CCU2D:          8
FD1S1D:         9
FD1S3AX:        15
FD1S3DX:        6
GSR:            1
IB:             11
INV:            3
OB:             8
OBZ:            8
ORCALUT4:       14
OSCH:           1
PUR:            1
SPR16X4C:       2
VHI:            5
VLO:            7
false:          1
true:           3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 31MB peak: 146MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Mon Dec  7 11:01:01 2020

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
