dt_clk	,	V_9
__iomem	,	T_2
num	,	V_5
osc_idx	,	V_12
tegra_fixed_clk_init	,	F_7
osc_freq	,	V_6
OSC_CTRL_OSC_FREQ_SHIFT	,	V_14
"clk_m"	,	L_1
u32	,	T_3
OSC_CTRL	,	V_13
clk_register_fixed_factor	,	F_6
tegra_clks	,	V_3
val	,	V_10
"clk_32k"	,	L_3
tegra_clk_clk_m	,	V_16
clk	,	V_8
tegra_clk_clk_32k	,	V_20
WARN_ON	,	F_3
OSC_CTRL_PLL_REF_DIV_SHIFT	,	V_18
"clk_m_div4"	,	L_5
tegra_lookup_dt_id	,	F_4
tegra_clk	,	V_2
EINVAL	,	V_15
tegra_clk_pll_ref	,	V_19
input_freqs	,	V_4
tegra_osc_clk_init	,	F_1
readl_relaxed	,	F_2
pll_ref_div	,	V_11
CLK_IS_ROOT	,	V_17
CLK_SET_RATE_PARENT	,	V_22
tegra_clk_clk_m_div4	,	V_23
"clk_m_div2"	,	L_4
"pll_ref"	,	L_2
__init	,	T_1
clk_base	,	V_1
pll_ref_freq	,	V_7
tegra_clk_clk_m_div2	,	V_21
clk_register_fixed_rate	,	F_5
