INFO: [VRFC 10-163] Analyzing VHDL file "D:/Arqui/aluV1.0/aluV1.0.srcs/sim_1/new/alu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_tb'
