<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/Davinci/Sitara/Integra_Nand_Boot_FAQ by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:42:23 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>Davinci/Sitara/Integra Nand Boot FAQ - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Davinci/Sitara/Integra_Nand_Boot_FAQ","wgTitle":"Davinci/Sitara/Integra Nand Boot FAQ","wgCurRevisionId":124890,"wgRevisionId":124890,"wgArticleId":7442,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["AM437x","AM335x","AM35x","AM37x","AM1x","AM18x","FAQ","Boot","C6000 Single","C64x","DM335","DM355","DM357","DM35x","DM365","DM36x","DM3xx","DM6437","DM644x","DM6467","DM648","DM64x","OMAP35x","C674x","OMAPL1","Flash","Memory","DaVinci Training","DaVinci FAQs"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Davinci/Sitara/Integra_Nand_Boot_FAQ","wgRelevantArticleId":7442,"wgRequestId":"9fd41d001d87b10d6d666dbc","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-Davinci_Sitara_Integra_Nand_Boot_FAQ rootpage-Davinci skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">Davinci/Sitara/Integra Nand Boot FAQ</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p><br />
</p>
<div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#What_is_covered_in_this_FAQ.3F"><span class="tocnumber">1</span> <span class="toctext">What is covered in this FAQ?</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#What_are_the_steps_to_boot_from_NAND.3F"><span class="tocnumber">2</span> <span class="toctext">What are the steps to boot from NAND?</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#I_am_interested_in_using_a_particular_NAND_with_a_TI_device._Will_this_NAND_work.3F"><span class="tocnumber">3</span> <span class="toctext">I am interested in using a particular NAND with a TI device. Will this NAND work?</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#What_is_ECC.3F_Why_is_ECC_required_for_NANDs.3F"><span class="tocnumber">4</span> <span class="toctext">What is ECC? Why is ECC required for NANDs?</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#What_is_the_ECC_support_on_DM.2FOMAPL13x.2FC678x.3F"><span class="tocnumber">5</span> <span class="toctext">What is the ECC support on DM/OMAPL13x/C678x?</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Which_part_of_the_NAND_boot_can_I_control.3F"><span class="tocnumber">6</span> <span class="toctext">Which part of the NAND boot can I control?</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#Why_doesn.E2.80.99t_TI_certify_specific_NANDs_that_work_with_their_RBLs.3F"><span class="tocnumber">7</span> <span class="toctext">Why doesn’t TI certify specific NANDs that work with their RBLs?</span></a></li>
<li class="toclevel-1 tocsection-8"><a href="#What_information_about_the_raw_NANDs_is_used_by_RBL.3F"><span class="tocnumber">8</span> <span class="toctext">What information about the raw NANDs is used by RBL?</span></a></li>
<li class="toclevel-1 tocsection-9"><a href="#What_algorithms.2Fmethods_are_used_by_RBL_to_determine_NAND_geometry.3F"><span class="tocnumber">9</span> <span class="toctext">What algorithms/methods are used by RBL to determine NAND geometry?</span></a></li>
<li class="toclevel-1 tocsection-10"><a href="#Does_my_TI_device_RBL_supports_ONFI_NANDs.3F_Does_it_support_reading_NAND_parameters_from_SPI_EEPROM.3F"><span class="tocnumber">10</span> <span class="toctext">Does my TI device RBL supports ONFI NANDs? Does it support reading NAND parameters from SPI EEPROM?</span></a></li>
<li class="toclevel-1 tocsection-11"><a href="#What_is_4th_Byte_ID.3F"><span class="tocnumber">11</span> <span class="toctext">What is 4th Byte ID?</span></a></li>
<li class="toclevel-1 tocsection-12"><a href="#My_NAND_doesn.27t_work_with_a_particular_RBL._Does_this_mean_that_I_can.27t_use_this_NAND_at_all.3F"><span class="tocnumber">12</span> <span class="toctext">My NAND doesn't work with a particular RBL. Does this mean that I can't use this NAND at all?</span></a></li>
<li class="toclevel-1 tocsection-13"><a href="#What_are_my_options_if_I_am_not_able_to_find_a_raw_NAND_that_suits_my_needs.3F"><span class="tocnumber">13</span> <span class="toctext">What are my options if I am not able to find a raw NAND that suits my needs?</span></a></li>
<li class="toclevel-1 tocsection-14"><a href="#Can_I_use_managed_NAND_with_this_device.3F"><span class="tocnumber">14</span> <span class="toctext">Can I use managed NAND with this device?</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="#Can_I_use_a_raw_NAND_with_higher_ECC_requirements.3F"><span class="tocnumber">15</span> <span class="toctext">Can I use a raw NAND with higher ECC requirements?</span></a></li>
<li class="toclevel-1 tocsection-16"><a href="#The_NAND_block_size_is_a_multiple_of_what_the_RBL_interprets._Can_I_still_boot_through_this_NAND.3F"><span class="tocnumber">16</span> <span class="toctext">The NAND block size is a multiple of what the RBL interprets. Can I still boot through this NAND?</span></a></li>
<li class="toclevel-1 tocsection-17"><a href="#Why_do_I_need_to_have_multiple_copies_of_the_UBL_and_UBL_descriptor.3F"><span class="tocnumber">17</span> <span class="toctext">Why do I need to have multiple copies of the UBL and UBL descriptor?</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#My_TI_device_specifies_Chip_Enable.28CE.29_as_.22Don.27t_care.22_for_interfacing_with_NAND._Does_that_mean_that_I_can_not_use_.22this.22_NAND.3F"><span class="tocnumber">18</span> <span class="toctext">My TI device specifies Chip Enable(CE) as "Don't care" for interfacing with NAND. Does that mean that I can not use "this" NAND?</span></a></li>
<li class="toclevel-1 tocsection-19"><a href="#What_interfaces_are_available_to_flash_the_UBL.3F"><span class="tocnumber">19</span> <span class="toctext">What interfaces are available to flash the UBL?</span></a></li>
</ul>
</div>

<h2><span id="What_is_covered_in_this_FAQ?"></span><span class="mw-headline" id="What_is_covered_in_this_FAQ.3F">What is covered in this FAQ?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=1" title="Edit section: What is covered in this FAQ?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>This FAQ focus on various aspects of NAND bootmode in ROM bootloader (RBL) for Davinci/Sitara/Integra products. Some supporting wikis are: 
</p>
<ol><li><a href="http://www.ti.com/lit/an/sprab41f/sprab41f.pdf" title="Determining compatibility between ROM Bootloader (RBL) and Raw NAND devices">Determining compatibility between a version of RBL and a specific NAND.</a></li>
<li><a href="../../Raw_NAND_ECC.html" title="Raw NAND ECC">ECC support during boot.</a></li>
<li><a href="../../Managed_NAND.html" title="Managed NAND">Managed NAND as an alternative for raw NAND.</a></li>
<li><a href="../../List_of_NANDs_devices_supported_by_TI_RBLs.html" title="List of NANDs devices supported by TI RBLs">List of raw NAND devices supported by RBLs.</a></li></ol>
<p>This FAQ does not cover boot related topics for UBL (User Boot Loader)/uBoot/Linux. <br /> <br /> 
</p>
<h2><span id="What_are_the_steps_to_boot_from_NAND?"></span><span class="mw-headline" id="What_are_the_steps_to_boot_from_NAND.3F">What are the steps to boot from NAND?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=2" title="Edit section: What are the steps to boot from NAND?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The NAND boot (or any other boot) is a multiple step process. Usually, a ROM Boot Loader (RBL) will load the user application which could be a User BootLoader (UBL) or any other user application. For applications using Linux, the following steps are usually followed: 
</p>
<ol><li>The ROM Bootloader (RBL) copies the User BootLoader (UBL) from the NAND flash to Internal RAM (IRAM).</li>
<li>The UBL starts running and configures the DDR. It then copies u-boot from the flash to the DDR.</li>
<li>u-boot starts running and copies the kernel from the flash to DDR. The kernel then starts running.</li></ol>
<p><br /> Users can choose to modify the above steps to suit their needs. <br /> <br /> 
</p>
<h2><span id="I_am_interested_in_using_a_particular_NAND_with_a_TI_device._Will_this_NAND_work?"></span><span class="mw-headline" id="I_am_interested_in_using_a_particular_NAND_with_a_TI_device._Will_this_NAND_work.3F">I am interested in using a particular NAND with a TI device. Will this NAND work?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=3" title="Edit section: I am interested in using a particular NAND with a TI device. Will this NAND work?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>There are two factors that determine compatibility of a NAND with TI device RBL: 
</p>
<ol><li>RBL ability to determine the NAND geometry/parameters. Please see <a href="http://www.ti.com/lit/an/sprab41f/sprab41f.pdf" title="Determining compatibility between ROM Bootloader (RBL) and Raw NAND devices">Determining compatibility between ROM Bootloader (RBL) and Raw NAND devices</a> for details.</li>
<li>The Hardware ECC requirement of the NAND. If the NAND requires more ECC than the RBL provides, its advisable not to use this NAND. For example, DM335 RBL supports 4 bit ECC in hardware.</li></ol>
<p><br /> <br /> 
</p>
<h2><span id="What_is_ECC?_Why_is_ECC_required_for_NANDs?"></span><span class="mw-headline" id="What_is_ECC.3F_Why_is_ECC_required_for_NANDs.3F">What is ECC? Why is ECC required for NANDs?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=4" title="Edit section: What is ECC? Why is ECC required for NANDs?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Please see <a href="../../Raw_NAND_ECC.html" title="Raw NAND ECC">Nand ECC</a>. <br /> <br /> 
</p>
<h2><span id="What_is_the_ECC_support_on_DM/OMAPL13x/C678x?"></span><span class="mw-headline" id="What_is_the_ECC_support_on_DM.2FOMAPL13x.2FC678x.3F">What is the ECC support on DM/OMAPL13x/C678x?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=5" title="Edit section: What is the ECC support on DM/OMAPL13x/C678x?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>DM/OMAPL13x/C674x device's EMIF hardware supports detection and correction for most of the devices. There is no software ECC generation in ROM Bootloader (RBL) in these devices as it is generated using the EMIF hardware. The following table outlines both the hardware detection and error correction capabilities available in the DM/OMAPL13x/C674x devices. 
</p><p><br /> 
</p>
<table border="1">

<tbody><tr>
<td style="background: #f0f0f0" align="center"><b>Devices</b>
</td>
<td style="background: #f0f0f0" align="center"><b>Max ECC Detection (bits)</b>
</td>
<td style="background: #f0f0f0" align="center"><b>Max ECC correction(bits)</b>
</td>
<td style="background: #f0f0f0" align="center"><b>Algorithm</b>
</td></tr>
<tr>
<td>
</td></tr>
<tr>
<td>DM 355
</td>
<td>4
</td>
<td>4
</td>
<td>Hamming/RS
</td></tr>
<tr>
<td>DM 6446
</td>
<td>1
</td>
<td>
</td>
<td>Hamming
</td></tr>
<tr>
<td>DM 365
</td>
<td>4
</td>
<td>4
</td>
<td>Hamming/RS
</td></tr>
<tr>
<td>DM 6467
</td>
<td>1
</td>
<td>
</td>
<td>Hamming
</td></tr>
<tr>
<td>DM 6437
</td>
<td>1
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>OMAPL137/C6747/C6745/C6743/AM17xx
</td>
<td>4
</td>
<td>4
</td>
<td>Hamming/RS
</td></tr>
<tr>
<td>OMAPL138/C6748/C6746/C6742/AM18xx
</td>
<td>4
</td>
<td>4
</td>
<td>Hamming/RS
</td></tr>
<tr>
<td>
</td></tr></tbody></table>
<p><br /> <br /> 
</p><p><br /> <br />
</p>
<h2><span id="Which_part_of_the_NAND_boot_can_I_control?"></span><span class="mw-headline" id="Which_part_of_the_NAND_boot_can_I_control.3F">Which part of the NAND boot can I control?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=6" title="Edit section: Which part of the NAND boot can I control?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The flashing utilities, UBL, u-boot and kernel can all be modified by the user. Only RBL can't be changed. <br /> <br /> 
</p>
<h2><span id="Why_doesn’t_TI_certify_specific_NANDs_that_work_with_their_RBLs?"></span><span class="mw-headline" id="Why_doesn.E2.80.99t_TI_certify_specific_NANDs_that_work_with_their_RBLs.3F">Why doesn’t TI certify specific NANDs that work with their RBLs?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=7" title="Edit section: Why doesn’t TI certify specific NANDs that work with their RBLs?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Due to the dynamic nature of the raw NAND market and the short life cycle of these raw NANDs (~2 years), it is not possible to certify the large variety of NANDs with each device RBL. However, we provide all of the details/help to enable the user to see if a particular NAND will work with a specific RBL. <br /> <br /> 
</p>
<h2><span id="What_information_about_the_raw_NANDs_is_used_by_RBL?"></span><span class="mw-headline" id="What_information_about_the_raw_NANDs_is_used_by_RBL.3F">What information about the raw NANDs is used by RBL?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=8" title="Edit section: What information about the raw NANDs is used by RBL?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>RBL's need to know the NAND geometry to be able to read data from the NAND. Please see <a href="http://www.ti.com/lit/an/sprab41f/sprab41f.pdf#Background" title="Determining compatibility between ROM Bootloader (RBL) and Raw NAND devices">Background</a> for details. <br /> <br /> 
</p>
<h2><span id="What_algorithms/methods_are_used_by_RBL_to_determine_NAND_geometry?"></span><span class="mw-headline" id="What_algorithms.2Fmethods_are_used_by_RBL_to_determine_NAND_geometry.3F">What algorithms/methods are used by RBL to determine NAND geometry?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=9" title="Edit section: What algorithms/methods are used by RBL to determine NAND geometry?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Please see <a href="http://www.ti.com/lit/an/sprab41f/sprab41f.pdf#Various_Approaches_used_in_RBLs_to_determine_NAND_geometry" title="Determining compatibility between ROM Bootloader (RBL) and Raw NAND devices">Various Approaches used in RBLs to determine NAND geometry</a> for details. <br /> <br /> 
</p>
<h2><span id="Does_my_TI_device_RBL_supports_ONFI_NANDs?_Does_it_support_reading_NAND_parameters_from_SPI_EEPROM?"></span><span class="mw-headline" id="Does_my_TI_device_RBL_supports_ONFI_NANDs.3F_Does_it_support_reading_NAND_parameters_from_SPI_EEPROM.3F">Does my TI device RBL supports ONFI NANDs? Does it support reading NAND parameters from SPI EEPROM?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=10" title="Edit section: Does my TI device RBL supports ONFI NANDs? Does it support reading NAND parameters from SPI EEPROM?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Please see <a href="http://www.ti.com/lit/an/sprab41f/sprab41f.pdf#RBL_NAND_support_in_TI_devices" title="Determining compatibility between ROM Bootloader (RBL) and Raw NAND devices">RBL NAND support in TI devices</a>. <br /> <br /> 
</p>
<h2><span id="What_is_4th_Byte_ID?"></span><span class="mw-headline" id="What_is_4th_Byte_ID.3F">What is 4th Byte ID?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=11" title="Edit section: What is 4th Byte ID?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Please see <a href="http://www.ti.com/lit/an/sprab41f/sprab41f.pdf#Methods_used_by_NAND_manufacturers" title="Determining compatibility between ROM Bootloader (RBL) and Raw NAND devices">Methods used by NAND manufacturers</a>. <br /> <br /> 
</p>
<h2><span id="My_NAND_doesn't_work_with_a_particular_RBL._Does_this_mean_that_I_can't_use_this_NAND_at_all?"></span><span class="mw-headline" id="My_NAND_doesn.27t_work_with_a_particular_RBL._Does_this_mean_that_I_can.27t_use_this_NAND_at_all.3F">My NAND doesn't work with a particular RBL. Does this mean that I can't use this NAND at all?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=12" title="Edit section: My NAND doesn&#039;t work with a particular RBL. Does this mean that I can&#039;t use this NAND at all?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>If a NAND doesn't work with a specific RBL, that doesn't necessarily mean that the TI device doesn't support the NAND. If the RBL features is the limiting factor, the user can choose to boot from another interface/memory (e.g. SPI EEPROM), download its UBL and still use the NAND. <br /> <br /> 
</p>
<h2><span id="What_are_my_options_if_I_am_not_able_to_find_a_raw_NAND_that_suits_my_needs?"></span><span class="mw-headline" id="What_are_my_options_if_I_am_not_able_to_find_a_raw_NAND_that_suits_my_needs.3F">What are my options if I am not able to find a raw NAND that suits my needs?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=13" title="Edit section: What are my options if I am not able to find a raw NAND that suits my needs?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>If you are not able to find compatible NAND to work with the RBL, you can do any of the following: 
</p>
<ol><li>Switch from NAND to NOR Flash</li>
<li>Secondary Boot From I2C or SPI EPROM
<ul><li>By having this "secondary boot loader" available, customers can use the datasheets for their particular NAND device, review the parameters/geometry needed to correctly interface to the NAND such as block size and page size, and pre-program those parameters into the EPROM as a means of initializing the parameters needed in our current ROM bootloader code to "talk" to the NAND appropriately.</li></ul></li>
<li>Secondary Boot from external Microcontroller
<ul><li>Using a slave boot mode (like I2C or SPI slave boot or UART boot modes), customers could boot the SoC, by "pushing" the "secondary boot loader" code into the SoC. This is pretty much similar to the above Secondary Boot from a EEPROM, but in this case, the secondary boot loader is loaded to the device through a microcontroller.</li></ul></li>
<li>Switch to Managed NAND
<ul><li>Move from a raw NAND support strategy to one that involves the use of "managed NAND" which includes a NAND controller that can perform the required ECC.</li></ul></li>
<li>Use NAND requiring higher ECC than is supported in Hardware (although this is not recommended)</li></ol>
<p><br /> <br /> <span style="color: #ff0000"><b>NOTE:</b> If you are already using a NAND, it is advisable to secure a lifetime buy for this NAND. </span> <br /> <br /> 
</p>
<h2><span id="Can_I_use_managed_NAND_with_this_device?"></span><span class="mw-headline" id="Can_I_use_managed_NAND_with_this_device.3F">Can I use managed NAND with this device?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=14" title="Edit section: Can I use managed NAND with this device?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Managed NAND is a raw NAND with a memory controller and usually has an MMC/SD interface. The managed NANDs are popularly known as eMMC/eSD/moviNAND/iNAND. The ECC for managed NAND is handled in the memory controller (inside the managed NAND). Any device (microcontroller/microprocessor/DSP) which has a MMC/SD interface should be able to talk to managed NAND. <br /> Many TI devices have MMC/SD support. Many of these even have an MMC/SD boot mode. These TI devices should support at least the basic read write operations with the managed NAND using the MMC/SD interface. For more details about the support, please refer to the TI device datasheets. <br /> <br /> 
</p>
<h2><span id="Can_I_use_a_raw_NAND_with_higher_ECC_requirements?"></span><span class="mw-headline" id="Can_I_use_a_raw_NAND_with_higher_ECC_requirements.3F">Can I use a raw NAND with higher ECC requirements?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=15" title="Edit section: Can I use a raw NAND with higher ECC requirements?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>There is risk of boot failure when a NAND with a higher ECC requirement than what is supported in the hardware/RBL of TI devices is used. Because the ECC errors might not be corrected, the NAND memory/pages that contain the UBL/user application can not be read by RBL and in this scenario the boot will fail. <br /> Please check with the NAND manufacturer if this configuration can work with a particular NAND without risks of failure. <br /> <br /> 
</p>
<h2><span id="The_NAND_block_size_is_a_multiple_of_what_the_RBL_interprets._Can_I_still_boot_through_this_NAND?"></span><span class="mw-headline" id="The_NAND_block_size_is_a_multiple_of_what_the_RBL_interprets._Can_I_still_boot_through_this_NAND.3F">The NAND block size is a multiple of what the RBL interprets. Can I still boot through this NAND?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=16" title="Edit section: The NAND block size is a multiple of what the RBL interprets. Can I still boot through this NAND?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>It's possible, provided the multiple is within the number of copies the RBL will read. For example, in the figure below, the block size is 64 KBytes. If the RBL interpretes the block size as 32 KBytes, it will find the UBL descriptor in Block 1, when it is trying to read the block assuming it is block 2 (for most RBLs, the RBL starts reading the NAND from block 1 (not block 0)). The red line indicates the block from where the UBL descriptor will be read. <br /> <a href="../../File_Nand_multiple_copies.html" class="image"><img alt="Nand multiple copies.JPG" src="https://processors.wiki.ti.com/images/d/d0/Nand_multiple_copies.JPG" width="833" height="718" /></a> <br /> In this example, if the block size is 64 KBytes and if the RBL interpretes the block size as 16 KBytes, it will find the UBL descriptor in Block 1, when it is trying to read the block assuming it is 4th block. The boot will be successful if the RBL makes at least 4 attempts (4*16KB = 64KB) to read the UBL descriptor in consecutive blocks. <br /> In a real scenario, for MT29F8G08ABABA NAND and DM365, as in <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/f/100/t/48003.aspx">forum post</a>: <br /> <i>Based on the 4th byte, the DM365 RBL will configure itself for 4K pages &amp; 256K Blocks (i.e. 64 pages / block) but from the datasheet, the actual NAND configuration is 4K pages &amp; 512K blocks. It's not identical but it is a multiple so DM365 is successfully reading it</i>. 
</p><p>Please nore that the number of copies of UBL descriptor that RBL looks for varies from device to device. Please see the device documentation for details. <br /> <br /> 
</p>
<h2><span id="Why_do_I_need_to_have_multiple_copies_of_the_UBL_and_UBL_descriptor?"></span><span class="mw-headline" id="Why_do_I_need_to_have_multiple_copies_of_the_UBL_and_UBL_descriptor.3F">Why do I need to have multiple copies of the UBL and UBL descriptor?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=17" title="Edit section: Why do I need to have multiple copies of the UBL and UBL descriptor?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Many RBL's suggest flashing multiple copies of the UBL descriptor and UBL. This is not a functional requirement. However, it is strongly recommended. <br /> Multiple copies will ensure that the boot happens successfully even if some of the pages in the NAND have gone BAD or if some pages in the NAND have more ECC errors than expected/specified; e.g., if DM365 supports 4-bit hardware ECC and greater than 4 bits of error are being detected. <br /> <br /> 
</p>
<h2><span id="My_TI_device_specifies_Chip_Enable(CE)_as_&quot;Don't_care&quot;_for_interfacing_with_NAND._Does_that_mean_that_I_can_not_use_&quot;this&quot;_NAND?"></span><span class="mw-headline" id="My_TI_device_specifies_Chip_Enable.28CE.29_as_.22Don.27t_care.22_for_interfacing_with_NAND._Does_that_mean_that_I_can_not_use_.22this.22_NAND.3F">My TI device specifies Chip Enable(CE) as "Don't care" for interfacing with NAND. Does that mean that I can not use "this" NAND?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=18" title="Edit section: My TI device specifies Chip Enable(CE) as &quot;Don&#039;t care&quot; for interfacing with NAND. Does that mean that I can not use &quot;this&quot; NAND?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Not necessarily. Some TI devices do not support NAND Flash devices which require the chip select signal to remain low (during the tR time for a read). As an example and possible workaround for DM365, please see Section 2.5.6.8 in <a rel="nofollow" class="external text" href="http://focus.ti.com/lit/ug/sprufi1c/sprufi1c.pdf">TMS320DM36x DMSoC Asynchronous External Memory Interface User's Guide (Rev. C)</a>. <br /> <br /> 
</p>
<h2><span id="What_interfaces_are_available_to_flash_the_UBL?"></span><span class="mw-headline" id="What_interfaces_are_available_to_flash_the_UBL.3F">What interfaces are available to flash the UBL?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;section=19" title="Edit section: What interfaces are available to flash the UBL?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>TI usually provides a sample application to flash NAND through serial and/or JTAG interfaces. However, it is possible to flash NAND from any other interface (e.g. MMC/SD, Ethernet etc). For example <a rel="nofollow" class="external text" href="https://www.ti.com/product/TMS320DM365">SD card boot and flashing tool for DM355 and DM365</a> can be used to flash the NAND through an SD card.
</p>
<!-- 
NewPP limit report
Cached time: 20201130192943
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.058 seconds
Real time usage: 0.060 seconds
Preprocessor visited node count: 79/1000000
Preprocessor generated node count: 92/1000000
Post‐expand include size: 116/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    1.322      1 Template:Sitara_Devices
100.00%    1.322      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:7442-0!canonical and timestamp 20201130192943 and revision id 124890
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="../../File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Davinci/Sitara/Integra Nand Boot FAQ</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Davinci/Sitara/Integra Nand Boot FAQ</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>Davinci/Sitara/Integra Nand Boot FAQ</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>Davinci/Sitara/Integra Nand Boot FAQ</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>Davinci/Sitara/Integra Nand Boot FAQ</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Davinci/Sitara/Integra Nand Boot FAQ</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Davinci/Sitara/Integra Nand Boot FAQ</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>Davinci/Sitara/Integra Nand Boot FAQ</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>Davinci/Sitara/Integra Nand Boot FAQ</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="../../File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;oldid=124890">https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;oldid=124890</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="../../Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="../../Category_AM437x.html" title="Category:AM437x">AM437x</a></li><li><a href="../../Category_AM335x.html" title="Category:AM335x">AM335x</a></li><li><a href="../../Category_AM35x.html" title="Category:AM35x">AM35x</a></li><li><a href="../../Category_AM37x.html" title="Category:AM37x">AM37x</a></li><li><a href="../../Category_AM1x.html" title="Category:AM1x">AM1x</a></li><li><a href="../../Category_AM18x.html" title="Category:AM18x">AM18x</a></li><li><a href="../../Category_FAQ.html" title="Category:FAQ">FAQ</a></li><li><a href="../../Category_Boot.html" title="Category:Boot">Boot</a></li><li><a href="https://processors.wiki.ti.com/index.php?title=Category:C6000_Single&amp;action=edit&amp;redlink=1" class="new" title="Category:C6000 Single (page does not exist)">C6000 Single</a></li><li><a href="../../Category_C64x.html" title="Category:C64x">C64x</a></li><li><a href="../../Category_DM335.html" title="Category:DM335">DM335</a></li><li><a href="../../Category_DM355.html" title="Category:DM355">DM355</a></li><li><a href="../../Category_DM357.html" title="Category:DM357">DM357</a></li><li><a href="../../Category_DM35x.html" title="Category:DM35x">DM35x</a></li><li><a href="../../Category_DM365.html" title="Category:DM365">DM365</a></li><li><a href="../../Category_DM36x.html" title="Category:DM36x">DM36x</a></li><li><a href="../../Category_DM3xx.html" title="Category:DM3xx">DM3xx</a></li><li><a href="../../Category_DM6437.html" title="Category:DM6437">DM6437</a></li><li><a href="../../Category_DM644x.html" title="Category:DM644x">DM644x</a></li><li><a href="../../Category_DM6467.html" title="Category:DM6467">DM6467</a></li><li><a href="../../Category_DM648.html" title="Category:DM648">DM648</a></li><li><a href="../../Category_DM64x.html" title="Category:DM64x">DM64x</a></li><li><a href="../../Category_OMAP35x.html" title="Category:OMAP35x">OMAP35x</a></li><li><a href="../../Category_C674x.html" title="Category:C674x">C674x</a></li><li><a href="../../Category_OMAPL1.html" title="Category:OMAPL1">OMAPL1</a></li><li><a href="../../Category_Flash.html" title="Category:Flash">Flash</a></li><li><a href="../../Category_Memory.html" title="Category:Memory">Memory</a></li><li><a href="../../Category_DaVinci_Training.html" title="Category:DaVinci Training">DaVinci Training</a></li><li><a href="../../Category_DaVinci_FAQs.html" title="Category:DaVinci FAQs">DaVinci FAQs</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=Davinci%2FSitara%2FIntegra+Nand+Boot+FAQ" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="../../Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="Integra_Nand_Boot_FAQ.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="Integra_Nand_Boot_FAQ.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="../../Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="../../Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="../../Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="../../Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="../../Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="../../Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="../../Special_WhatLinksHere/Davinci/Sitara/Integra_Nand_Boot_FAQ.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="../../Special_RecentChangesLinked/Davinci/Sitara/Integra_Nand_Boot_FAQ.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="../../Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;oldid=124890" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=Davinci/Sitara/Integra_Nand_Boot_FAQ&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 25 October 2012, at 14:42.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="../../Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="../../Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="../../Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="../../Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.058","walltime":"0.060","ppvisitednodes":{"value":79,"limit":1000000},"ppgeneratednodes":{"value":92,"limit":1000000},"postexpandincludesize":{"value":116,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    1.322      1 Template:Sitara_Devices","100.00%    1.322      1 -total"]},"cachereport":{"timestamp":"20201130192943","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":229});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/Davinci/Sitara/Integra_Nand_Boot_FAQ by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:42:37 GMT -->
</html>
