<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 256 bits by 64 inputs.</message_text>
		<phase>sched</phase>
		<order>10</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper dut_RAM_8X32_1</message_text>
		<source_path>dut.cc</source_path>
		<source_line>65</source_line>
		<phase>sched</phase>
		<order>11</order>
	</message>
	<resource>
		<res_id>46</res_id>
		<opcode>58</opcode>
		<opcode>59</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>dut_RAM_8X32_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>33</res_id>
		<opcode>45</opcode>
		<latency>0</latency>
		<delay>0.3057</delay>
		<module_name>dut_LessThan_32Ux32U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>189.1260</unit_area>
		<comb_area>189.1260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>34</res_id>
		<opcode>46</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>dut_N_Mux_3_2_18_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>9.9180</unit_area>
		<comb_area>9.9180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>35</res_id>
		<opcode>47</opcode>
		<latency>0</latency>
		<delay>0.0567</delay>
		<module_name>dut_N_Mux_3_2_19_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>9.2340</unit_area>
		<comb_area>9.2340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>36</res_id>
		<opcode>48</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>dut_N_Mux_3_2_20_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>9.9180</unit_area>
		<comb_area>9.9180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>37</res_id>
		<opcode>49</opcode>
		<latency>0</latency>
		<delay>0.0567</delay>
		<module_name>dut_N_Mux_3_2_21_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>9.2340</unit_area>
		<comb_area>9.2340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>38</res_id>
		<opcode>50</opcode>
		<latency>0</latency>
		<delay>0.0567</delay>
		<module_name>dut_N_Mux_3_2_22_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>9.2340</unit_area>
		<comb_area>9.2340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>39</res_id>
		<opcode>51</opcode>
		<latency>0</latency>
		<delay>0.0496</delay>
		<module_name>dut_N_Mux_3_2_23_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>25.8552</unit_area>
		<comb_area>25.8552</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>40</res_id>
		<opcode>52</opcode>
		<latency>0</latency>
		<delay>0.3163</delay>
		<module_name>dut_GreaterThanEQ_32Ux32U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&gt;=</label>
		<unit_area>168.9480</unit_area>
		<comb_area>168.9480</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>31</res_id>
		<opcode>43</opcode>
		<latency>0</latency>
		<delay>0.0199</delay>
		<module_name>dut_Muxn4i3u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>30</res_id>
		<opcode>42</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>dut_Muxn2n3u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>thread1</thread>
		<op>
			<id>6570</id>
			<opcode>59</opcode>
			<source_loc>15248</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6571</id>
			<opcode>59</opcode>
			<source_loc>15251</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6572</id>
			<opcode>59</opcode>
			<source_loc>15254</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6573</id>
			<opcode>59</opcode>
			<source_loc>15257</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6574</id>
			<opcode>59</opcode>
			<source_loc>15260</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6575</id>
			<opcode>59</opcode>
			<source_loc>15263</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6576</id>
			<opcode>59</opcode>
			<source_loc>15266</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6577</id>
			<opcode>59</opcode>
			<source_loc>15269</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6578</id>
			<opcode>58</opcode>
			<source_loc>16942,16656</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6579</id>
			<opcode>58</opcode>
			<source_loc>16945</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6381</id>
			<opcode>45</opcode>
			<source_loc>16941</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6580</id>
			<opcode>58</opcode>
			<source_loc>16692</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6581</id>
			<opcode>58</opcode>
			<source_loc>16695</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6384</id>
			<opcode>45</opcode>
			<source_loc>16691</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5794</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16932,16606,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6385</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17935,5794</sub_loc>
		</source_loc>
		<op>
			<id>6386</id>
			<opcode>46</opcode>
			<source_loc>17935,5794</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6582</id>
			<opcode>58</opcode>
			<source_loc>16728</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6583</id>
			<opcode>58</opcode>
			<source_loc>16731</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6389</id>
			<opcode>45</opcode>
			<source_loc>16727</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5729</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16680,16606,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6390</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17936,5729</sub_loc>
		</source_loc>
		<op>
			<id>6391</id>
			<opcode>47</opcode>
			<source_loc>17936,5729</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6584</id>
			<opcode>58</opcode>
			<source_loc>16764</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6585</id>
			<opcode>58</opcode>
			<source_loc>16767</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6394</id>
			<opcode>45</opcode>
			<source_loc>16763</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5740</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16716,16606,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6395</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17937,5740</sub_loc>
		</source_loc>
		<op>
			<id>6396</id>
			<opcode>48</opcode>
			<source_loc>17937,5740</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6586</id>
			<opcode>58</opcode>
			<source_loc>16800</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6587</id>
			<opcode>58</opcode>
			<source_loc>16803</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6399</id>
			<opcode>45</opcode>
			<source_loc>16799</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5751</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16752,16606,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6400</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17938,5751</sub_loc>
		</source_loc>
		<op>
			<id>6401</id>
			<opcode>49</opcode>
			<source_loc>17938,5751</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6588</id>
			<opcode>58</opcode>
			<source_loc>16836</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6589</id>
			<opcode>58</opcode>
			<source_loc>16839</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6404</id>
			<opcode>45</opcode>
			<source_loc>16835</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5762</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16788,16606,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6405</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17939,5762</sub_loc>
		</source_loc>
		<op>
			<id>6406</id>
			<opcode>50</opcode>
			<source_loc>17939,5762</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6590</id>
			<opcode>58</opcode>
			<source_loc>16872</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6591</id>
			<opcode>58</opcode>
			<source_loc>16875</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6409</id>
			<opcode>45</opcode>
			<source_loc>16871</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5774</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16824,16606,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6410</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17940,5774</sub_loc>
		</source_loc>
		<op>
			<id>6411</id>
			<opcode>51</opcode>
			<source_loc>17940,5774</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6592</id>
			<opcode>58</opcode>
			<source_loc>16663</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6593</id>
			<opcode>59</opcode>
			<source_loc>16660</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6594</id>
			<opcode>59</opcode>
			<source_loc>16667</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6595</id>
			<opcode>58</opcode>
			<source_loc>17186,16126</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6596</id>
			<opcode>58</opcode>
			<source_loc>17189</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6597</id>
			<opcode>58</opcode>
			<source_loc>17189</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6416</id>
			<opcode>52</opcode>
			<source_loc>17185</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6417</id>
			<opcode>45</opcode>
			<source_loc>17185</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6598</id>
			<opcode>58</opcode>
			<source_loc>16978</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6599</id>
			<opcode>58</opcode>
			<source_loc>16981</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6420</id>
			<opcode>45</opcode>
			<source_loc>16977</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5852</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16932,16074,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6421</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17942,5852</sub_loc>
		</source_loc>
		<op>
			<id>6422</id>
			<opcode>47</opcode>
			<source_loc>17942,5852</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6600</id>
			<opcode>58</opcode>
			<source_loc>17013</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6601</id>
			<opcode>58</opcode>
			<source_loc>17016</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6425</id>
			<opcode>45</opcode>
			<source_loc>17012</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5804</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16680,16074,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6426</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17943,5804</sub_loc>
		</source_loc>
		<op>
			<id>6427</id>
			<opcode>48</opcode>
			<source_loc>17943,5804</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6602</id>
			<opcode>58</opcode>
			<source_loc>17048</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6603</id>
			<opcode>58</opcode>
			<source_loc>17051</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6430</id>
			<opcode>45</opcode>
			<source_loc>17047</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5814</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16716,16074,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6431</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17944,5814</sub_loc>
		</source_loc>
		<op>
			<id>6432</id>
			<opcode>49</opcode>
			<source_loc>17944,5814</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6604</id>
			<opcode>58</opcode>
			<source_loc>17083</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6605</id>
			<opcode>58</opcode>
			<source_loc>17086</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6435</id>
			<opcode>45</opcode>
			<source_loc>17082</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5824</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16752,16074,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6436</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17945,5824</sub_loc>
		</source_loc>
		<op>
			<id>6437</id>
			<opcode>50</opcode>
			<source_loc>17945,5824</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6606</id>
			<opcode>58</opcode>
			<source_loc>17118</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6607</id>
			<opcode>58</opcode>
			<source_loc>17121</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6440</id>
			<opcode>45</opcode>
			<source_loc>17117</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5834</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16788,16074,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6441</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17946,5834</sub_loc>
		</source_loc>
		<op>
			<id>6442</id>
			<opcode>51</opcode>
			<source_loc>17946,5834</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6608</id>
			<opcode>58</opcode>
			<source_loc>16133</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6609</id>
			<opcode>59</opcode>
			<source_loc>16130</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6610</id>
			<opcode>59</opcode>
			<source_loc>16137</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6611</id>
			<opcode>58</opcode>
			<source_loc>17395,16202</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6612</id>
			<opcode>58</opcode>
			<source_loc>17398</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6446</id>
			<opcode>45</opcode>
			<source_loc>17394</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6613</id>
			<opcode>58</opcode>
			<source_loc>17222</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6614</id>
			<opcode>58</opcode>
			<source_loc>17225</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6449</id>
			<opcode>45</opcode>
			<source_loc>17221</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5900</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16932,16150,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6450</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17948,5900</sub_loc>
		</source_loc>
		<op>
			<id>6451</id>
			<opcode>48</opcode>
			<source_loc>17948,5900</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6615</id>
			<opcode>58</opcode>
			<source_loc>17257</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6616</id>
			<opcode>58</opcode>
			<source_loc>17260</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6454</id>
			<opcode>45</opcode>
			<source_loc>17256</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5862</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16680,16150,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6455</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17949,5862</sub_loc>
		</source_loc>
		<op>
			<id>6456</id>
			<opcode>49</opcode>
			<source_loc>17949,5862</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6617</id>
			<opcode>58</opcode>
			<source_loc>17292</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6618</id>
			<opcode>58</opcode>
			<source_loc>17295</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6459</id>
			<opcode>45</opcode>
			<source_loc>17291</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5872</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16716,16150,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6460</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17950,5872</sub_loc>
		</source_loc>
		<op>
			<id>6461</id>
			<opcode>50</opcode>
			<source_loc>17950,5872</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6619</id>
			<opcode>58</opcode>
			<source_loc>17327</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6620</id>
			<opcode>58</opcode>
			<source_loc>17330</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6464</id>
			<opcode>45</opcode>
			<source_loc>17326</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5882</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16752,16150,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6465</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17951,5882</sub_loc>
		</source_loc>
		<op>
			<id>6466</id>
			<opcode>51</opcode>
			<source_loc>17951,5882</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6621</id>
			<opcode>58</opcode>
			<source_loc>16209</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6622</id>
			<opcode>59</opcode>
			<source_loc>16206</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6623</id>
			<opcode>59</opcode>
			<source_loc>16213</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6624</id>
			<opcode>58</opcode>
			<source_loc>17569,16278</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6625</id>
			<opcode>58</opcode>
			<source_loc>17572</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6470</id>
			<opcode>45</opcode>
			<source_loc>17568</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5621</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16226,2653</sub_loc>
		</source_loc>
		<source_loc>
			<id>5612</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16150,2685</sub_loc>
		</source_loc>
		<source_loc>
			<id>6471</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17952,5621,5612</sub_loc>
		</source_loc>
		<op>
			<id>6472</id>
			<opcode>43</opcode>
			<source_loc>17952,5621,5612</source_loc>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6626</id>
			<opcode>58</opcode>
			<source_loc>17431</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6627</id>
			<opcode>58</opcode>
			<source_loc>17434</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6475</id>
			<opcode>45</opcode>
			<source_loc>17430</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5938</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16932,16226,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6476</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17953,5938</sub_loc>
		</source_loc>
		<op>
			<id>6477</id>
			<opcode>49</opcode>
			<source_loc>17953,5938</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6628</id>
			<opcode>58</opcode>
			<source_loc>17466</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6629</id>
			<opcode>58</opcode>
			<source_loc>17469</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6480</id>
			<opcode>45</opcode>
			<source_loc>17465</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5910</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16680,16226,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6481</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17954,5910</sub_loc>
		</source_loc>
		<op>
			<id>6482</id>
			<opcode>50</opcode>
			<source_loc>17954,5910</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6630</id>
			<opcode>58</opcode>
			<source_loc>17501</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6631</id>
			<opcode>58</opcode>
			<source_loc>17504</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6485</id>
			<opcode>45</opcode>
			<source_loc>17500</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5920</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16716,16226,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6486</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17955,5920</sub_loc>
		</source_loc>
		<op>
			<id>6487</id>
			<opcode>51</opcode>
			<source_loc>17955,5920</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6632</id>
			<opcode>58</opcode>
			<source_loc>16285</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6633</id>
			<opcode>59</opcode>
			<source_loc>16282</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6634</id>
			<opcode>59</opcode>
			<source_loc>16289</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6635</id>
			<opcode>58</opcode>
			<source_loc>17708,16354</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6636</id>
			<opcode>58</opcode>
			<source_loc>17711</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6491</id>
			<opcode>45</opcode>
			<source_loc>17707</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6637</id>
			<opcode>58</opcode>
			<source_loc>17605</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6638</id>
			<opcode>58</opcode>
			<source_loc>17608</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6494</id>
			<opcode>45</opcode>
			<source_loc>17604</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5966</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16932,16302,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6495</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17957,5966</sub_loc>
		</source_loc>
		<op>
			<id>6496</id>
			<opcode>50</opcode>
			<source_loc>17957,5966</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6639</id>
			<opcode>58</opcode>
			<source_loc>17640</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6640</id>
			<opcode>58</opcode>
			<source_loc>17643</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6499</id>
			<opcode>45</opcode>
			<source_loc>17639</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5948</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16680,16302,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6500</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17958,5948</sub_loc>
		</source_loc>
		<op>
			<id>6501</id>
			<opcode>51</opcode>
			<source_loc>17958,5948</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6641</id>
			<opcode>58</opcode>
			<source_loc>16361</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6642</id>
			<opcode>59</opcode>
			<source_loc>16358</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6643</id>
			<opcode>59</opcode>
			<source_loc>16365</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6644</id>
			<opcode>58</opcode>
			<source_loc>17812,16430</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6645</id>
			<opcode>58</opcode>
			<source_loc>17815</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6505</id>
			<opcode>45</opcode>
			<source_loc>17811</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5664</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16378,2653</sub_loc>
		</source_loc>
		<source_loc>
			<id>5655</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16302,2685</sub_loc>
		</source_loc>
		<source_loc>
			<id>6506</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17959,5664,5655</sub_loc>
		</source_loc>
		<op>
			<id>6507</id>
			<opcode>42</opcode>
			<source_loc>17959,5664,5655</source_loc>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6646</id>
			<opcode>58</opcode>
			<source_loc>17744</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6647</id>
			<opcode>58</opcode>
			<source_loc>17747</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6510</id>
			<opcode>45</opcode>
			<source_loc>17743</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5984</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>16932,16378,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>6511</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17960,5984</sub_loc>
		</source_loc>
		<op>
			<id>6512</id>
			<opcode>51</opcode>
			<source_loc>17960,5984</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>6648</id>
			<opcode>58</opcode>
			<source_loc>16437</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6649</id>
			<opcode>59</opcode>
			<source_loc>16434</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6650</id>
			<opcode>59</opcode>
			<source_loc>16441</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6651</id>
			<opcode>58</opcode>
			<source_loc>17881,16506</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6652</id>
			<opcode>58</opcode>
			<source_loc>17884</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6516</id>
			<opcode>45</opcode>
			<source_loc>17880</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6653</id>
			<opcode>58</opcode>
			<source_loc>16513</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6654</id>
			<opcode>59</opcode>
			<source_loc>16510</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6655</id>
			<opcode>59</opcode>
			<source_loc>16517</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6656</id>
			<opcode>58</opcode>
			<source_loc>15306</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6657</id>
			<opcode>58</opcode>
			<source_loc>15309</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6658</id>
			<opcode>58</opcode>
			<source_loc>15312</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6659</id>
			<opcode>58</opcode>
			<source_loc>15315</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6660</id>
			<opcode>58</opcode>
			<source_loc>15318</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6661</id>
			<opcode>58</opcode>
			<source_loc>15321</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6662</id>
			<opcode>58</opcode>
			<source_loc>15324</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6663</id>
			<opcode>58</opcode>
			<source_loc>15327</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>41</res_id>
		<opcode>53</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>dut_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
		<op>
			<id>6676</id>
			<opcode>53</opcode>
			<source_loc>10923,10922,10921,10920,17962,10952,10953,10954,10956,10955,6136,10950,10983,10986,10985,10984,10982,10995,10996,10998,10997</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>32</res_id>
		<opcode>44</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>dut_N_Muxb_1_2_7_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>6677</id>
			<opcode>44</opcode>
			<source_loc>17964</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>42</res_id>
		<opcode>54</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>dut_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>6678</id>
			<opcode>54</opcode>
			<source_loc>9872</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>6679</id>
			<opcode>44</opcode>
			<source_loc>17965</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>43</res_id>
		<opcode>55</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>dut_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
		<op>
			<id>6680</id>
			<opcode>55</opcode>
			<source_loc>8721</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>6681</id>
			<opcode>54</opcode>
			<source_loc>8225</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>44</res_id>
		<opcode>56</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>dut_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active</thread>
		<op>
			<id>6682</id>
			<opcode>56</opcode>
			<source_loc>8074</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<resource>
		<res_id>45</res_id>
		<opcode>57</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>dut_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
		<op>
			<id>6683</id>
			<opcode>57</opcode>
			<source_loc>7426</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>dut.cc</source_path>
		<source_line>28</source_line>
		<phase>sched</phase>
		<order>15</order>
	</message>
	<sched_order>
		<thread>gen_unvalidated_req</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_active</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>thread1</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full</thread>
		<value>11</value>
	</sched_order>
	<source_loc>
		<id>6686</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10876,10876</sub_loc>
	</source_loc>
	<source_loc>
		<id>6687</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13100</opcode>
		<sub_loc>10876,10876</sub_loc>
	</source_loc>
	<source_loc>
		<id>6689</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15828</sub_loc>
	</source_loc>
	<source_loc>
		<id>6688</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15828</sub_loc>
	</source_loc>
	<source_loc>
		<id>6691</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10876</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>11</res_id>
		<opcode>19</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Muxb_1_2_7_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>6701</id>
			<opcode>19</opcode>
			<source_loc>17964</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req</thread>
		<io_op>
			<id>6694</id>
			<source_loc>10848</source_loc>
			<order>1</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>din.m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6695</id>
			<source_loc>15828</source_loc>
			<order>2</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6696</id>
			<source_loc>6691</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_din_m_unvalidated_req_next</sig_name>
			<label>din.m_unvalidated_req:gen_unvalidated_req_din_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_din_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6697</id>
			<source_loc>10862</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>din.m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6698</id>
			<source_loc>10873</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>din.vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6699</id>
			<source_loc>6677</source_loc>
			<order>6</order>
			<instance_name>dut_N_Muxb_1_2_7_4_1</instance_name>
			<opcode>19</opcode>
			<label>MUX(2)</label>
			<op>
				<id>5</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6700</id>
			<source_loc>6687</source_loc>
			<order>7</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.9000</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>6698</source_loc>
			</path_node>
			<delay>9.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>6697</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10876</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>6700</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>6690</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>6694</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
		<reg_op>
			<id>6708</id>
			<source_loc>6694</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6709</id>
			<source_loc>6700</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6104</source_loc>
		<loop>
			<id>29</id>
			<thread>gen_unvalidated_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>15608</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>29</id>
			<thread>gen_unvalidated_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6137</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6711</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8061</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg</thread>
		<io_op>
			<id>6712</id>
			<source_loc>8058</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>dout.m_req.m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>10</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6713</id>
			<source_loc>8062</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>dout.m_req.m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>11</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6714</id>
			<source_loc>6711</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>6714</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>6713</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>6712</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg</thread>
		<reg_op>
			<id>6718</id>
			<source_loc>6712</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>10</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6719</id>
			<source_loc>6714</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>12</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6104</source_loc>
		<loop>
			<id>57</id>
			<thread>gen_prev_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>15619</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>57</id>
			<thread>gen_prev_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6149</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6723</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10996</sub_loc>
	</source_loc>
	<source_loc>
		<id>6724</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10996</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_busy</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy</thread>
		<io_op>
			<id>6725</id>
			<source_loc>17962</source_loc>
			<order>1</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>13</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6726</id>
			<source_loc>10953</source_loc>
			<order>2</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>14</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6727</id>
			<source_loc>10954</source_loc>
			<order>3</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>15</id>
				<op_kind>input</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6728</id>
			<source_loc>6676</source_loc>
			<order>4</order>
			<instance_name>dut_gen_busy_r_1_2</instance_name>
			<opcode>53</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>16</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>6729</id>
			<source_loc>10952</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>din.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>17</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6730</id>
			<source_loc>10983</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>din.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>18</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6731</id>
			<source_loc>6723</source_loc>
			<order>7</order>
			<sig_name>gen_busy_din_m_data_is_invalid_next</sig_name>
			<label>din.m_data_is_invalid:gen_busy_din_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>19</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_din_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>6732</id>
			<source_loc>10970</source_loc>
			<order>8</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>din.m_busy_internal:din_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6733</id>
			<source_loc>10973</source_loc>
			<order>9</order>
			<sig_name>din_busy</sig_name>
			<label>din.busy:din_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>21</id>
				<op_kind>output</op_kind>
				<object>din_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6734</id>
			<source_loc>10993</source_loc>
			<order>10</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>din.m_data_is_valid:din_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>22</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6735</id>
			<source_loc>6724</source_loc>
			<order>11</order>
			<sig_name>din_m_data_is_invalid</sig_name>
			<label>din.m_data_is_invalid:din_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>23</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>6726</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>6735</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>6727</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>6735</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>6726</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>6734</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>6727</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>6734</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>6726</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>7</state>
				<source_loc>6733</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>6727</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>7</state>
				<source_loc>6733</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>6726</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>6732</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>6727</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>6732</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>6</state>
				<source_loc>6725</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>6732</source_loc>
			</path_node>
			<delay>0.2671</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>6</state>
				<source_loc>6725</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>7</state>
				<source_loc>6733</source_loc>
			</path_node>
			<delay>0.2671</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6104</source_loc>
		<loop>
			<id>26</id>
			<thread>gen_busy</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>15607</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>26</id>
			<thread>gen_busy</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6136</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6741</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9205,9205</sub_loc>
	</source_loc>
	<source_loc>
		<id>6742</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13099</opcode>
		<sub_loc>9205,9205</sub_loc>
	</source_loc>
	<source_loc>
		<id>6744</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15970</sub_loc>
	</source_loc>
	<source_loc>
		<id>6743</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15970</sub_loc>
	</source_loc>
	<source_loc>
		<id>6746</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9205</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>6757</id>
			<opcode>19</opcode>
			<source_loc>17965</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld</thread>
		<io_op>
			<id>6750</id>
			<source_loc>9195</source_loc>
			<order>1</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>din.m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>27</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6751</id>
			<source_loc>15970</source_loc>
			<order>2</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>28</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6752</id>
			<source_loc>6746</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_din_m_vld_reg_next</sig_name>
			<label>din.m_vld_reg:gen_do_reg_vld_din_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>29</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_din_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6753</id>
			<source_loc>9202</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>m_busy_internal:din_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>30</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6754</id>
			<source_loc>9206</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>31</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6755</id>
			<source_loc>6679</source_loc>
			<order>6</order>
			<instance_name>dut_N_Muxb_1_2_7_4_3</instance_name>
			<opcode>19</opcode>
			<label>MUX(2)</label>
			<op>
				<id>32</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3056000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6756</id>
			<source_loc>6742</source_loc>
			<order>7</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>33</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7844</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>6753</source_loc>
			</path_node>
			<delay>9.7844</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1671</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>6754</source_loc>
			</path_node>
			<delay>0.1671</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>9205</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>6756</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>6745</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>6750</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
		<reg_op>
			<id>6762</id>
			<source_loc>6750</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>27</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6763</id>
			<source_loc>6756</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>33</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6104</source_loc>
		<loop>
			<id>43</id>
			<thread>gen_do_reg_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>15613</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>43</id>
			<thread>gen_do_reg_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6142</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6765</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8066,8066</sub_loc>
	</source_loc>
	<source_loc>
		<id>6766</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13126</opcode>
		<sub_loc>8066,8066</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active</thread>
		<io_op>
			<id>6769</id>
			<source_loc>8072</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>37</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6770</id>
			<source_loc>8073</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>38</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6771</id>
			<source_loc>6682</source_loc>
			<order>3</order>
			<instance_name>dut_Xor_1Ux1U_1U_1_4</instance_name>
			<opcode>56</opcode>
			<label>^</label>
			<op>
				<id>39</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6772</id>
			<source_loc>6766</source_loc>
			<order>4</order>
			<sig_name>dout_m_req_active_s</sig_name>
			<label>dout.m_req_active:dout_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>40</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>6770</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>6772</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>6769</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>6772</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>6770</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>6769</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6104</source_loc>
		<loop>
			<id>54</id>
			<thread>gen_active</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>15618</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>54</id>
			<thread>gen_active</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6148</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6775</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8718,8718</sub_loc>
	</source_loc>
	<source_loc>
		<id>6776</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12990</opcode>
		<sub_loc>8718,8718</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>27</res_id>
		<opcode>39</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>dut_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld</thread>
		<io_op>
			<id>6779</id>
			<source_loc>8719</source_loc>
			<order>1</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>dout.m_unacked_req:dout_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>43</id>
				<op_kind>input</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6780</id>
			<source_loc>8720</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_active_s</sig_name>
			<label>m_req_active:dout_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>44</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6781</id>
			<source_loc>6680</source_loc>
			<order>3</order>
			<instance_name>dut_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>55</opcode>
			<label>|</label>
			<op>
				<id>45</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6782</id>
			<source_loc>6776</source_loc>
			<order>4</order>
			<sig_name>dout_vld</sig_name>
			<label>dout.vld:dout_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>46</id>
				<op_kind>output</op_kind>
				<object>dout_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>6780</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>6780</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>6782</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>6779</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>6782</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>6779</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6104</source_loc>
		<loop>
			<id>45</id>
			<thread>gen_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>15614</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>45</id>
			<thread>gen_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6143</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6790</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8224</sub_loc>
	</source_loc>
	<source_loc>
		<id>6788</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8222,8222</sub_loc>
	</source_loc>
	<source_loc>
		<id>6789</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13085</opcode>
		<sub_loc>8222,8222</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling</thread>
		<io_op>
			<id>6792</id>
			<source_loc>6790</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_dout_vld_prev</sig_name>
			<label>dout.vld:gen_stalling_dout_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>49</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_dout_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6793</id>
			<source_loc>8223</source_loc>
			<order>2</order>
			<sig_name>dout_busy</sig_name>
			<label>dout.busy:dout_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>50</id>
				<op_kind>input</op_kind>
				<object>dout_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6794</id>
			<source_loc>6681</source_loc>
			<order>3</order>
			<instance_name>dut_And_1Ux1U_1U_1_6</instance_name>
			<opcode>54</opcode>
			<label>&amp;</label>
			<op>
				<id>51</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1456000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6795</id>
			<source_loc>6789</source_loc>
			<order>4</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>dout.m_stalling:dout_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2111000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.9000</delay>
				<port_name>dout_busy</port_name>
				<state>5</state>
				<source_loc>6793</source_loc>
			</path_node>
			<delay>9.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>8224</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>8224</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>6795</source_loc>
			</path_node>
			<delay>0.3655</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>dout_busy</port_name>
				<state>5</state>
				<source_loc>6793</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>6795</source_loc>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6104</source_loc>
		<loop>
			<id>50</id>
			<thread>gen_stalling</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>15616</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>50</id>
			<thread>gen_stalling</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6145</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6800</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8706</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req</thread>
		<io_op>
			<id>6801</id>
			<source_loc>8699</source_loc>
			<order>1</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>55</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6802</id>
			<source_loc>8707</source_loc>
			<order>2</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>56</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6803</id>
			<source_loc>6800</source_loc>
			<order>3</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7000</delay>
				<port_name>dout_m_stalling</port_name>
				<state>11</state>
				<source_loc>6802</source_loc>
			</path_node>
			<delay>9.7000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>6803</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>6801</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req</thread>
		<reg_op>
			<id>6805</id>
			<source_loc>6801</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>55</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6807</id>
			<source_loc>6803</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6104</source_loc>
		<loop>
			<id>48</id>
			<thread>gen_unacked_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>15615</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>48</id>
			<thread>gen_unacked_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6144</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6808</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7424,7424</sub_loc>
	</source_loc>
	<source_loc>
		<id>6809</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13097</opcode>
		<sub_loc>7424,7424</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg</thread>
		<io_op>
			<id>6816</id>
			<source_loc>7425</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>58</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6817</id>
			<source_loc>6683</source_loc>
			<order>2</order>
			<instance_name>dut_Not_1U_1U_1_7</instance_name>
			<opcode>57</opcode>
			<label>!</label>
			<op>
				<id>59</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6818</id>
			<source_loc>6809</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>dout.m_req.m_next_trig_req:dout_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>60</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>6816</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>6818</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>6816</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6104</source_loc>
		<loop>
			<id>62</id>
			<thread>gen_next_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>15621</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>62</id>
			<thread>gen_next_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6151</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6085</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15446,12126</sub_loc>
	</source_loc>
	<source_loc>
		<id>6086</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15450,12137</sub_loc>
	</source_loc>
	<source_loc>
		<id>6088</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15451,12171</sub_loc>
	</source_loc>
	<source_loc>
		<id>6827</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2569,2682</sub_loc>
	</source_loc>
	<source_loc>
		<id>6829</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6827</sub_loc>
	</source_loc>
	<source_loc>
		<id>6828</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6827</sub_loc>
	</source_loc>
	<source_loc>
		<id>6093</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15446,12246</sub_loc>
	</source_loc>
	<source_loc>
		<id>6821</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4592,15655</sub_loc>
	</source_loc>
	<source_loc>
		<id>6822</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>977,6821</sub_loc>
	</source_loc>
	<source_loc>
		<id>6095</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2753,15655</sub_loc>
	</source_loc>
	<source_loc>
		<id>6098</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15446,12335</sub_loc>
	</source_loc>
	<source_loc>
		<id>6072</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15418,12557</sub_loc>
	</source_loc>
	<source_loc>
		<id>6073</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15417,12560</sub_loc>
	</source_loc>
	<source_loc>
		<id>6074</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15416,12563</sub_loc>
	</source_loc>
	<source_loc>
		<id>6075</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15415,12566</sub_loc>
	</source_loc>
	<source_loc>
		<id>6076</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15414,12569</sub_loc>
	</source_loc>
	<source_loc>
		<id>6077</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15413,12572</sub_loc>
	</source_loc>
	<source_loc>
		<id>6078</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15412,12575</sub_loc>
	</source_loc>
	<source_loc>
		<id>6079</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15411,12578</sub_loc>
	</source_loc>
	<source_loc>
		<id>5844</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>16932,16074,2665</sub_loc>
	</source_loc>
	<source_loc>
		<id>5845</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>325</opcode>
		<sub_loc>5844</sub_loc>
	</source_loc>
	<source_loc>
		<id>5851</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>16932,16074,2663</sub_loc>
	</source_loc>
	<source_loc>
		<id>6028</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>5845,5851</sub_loc>
	</source_loc>
	<source_loc>
		<id>6153</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2570,6028</sub_loc>
	</source_loc>
	<source_loc>
		<id>5892</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>16932,16150,2665</sub_loc>
	</source_loc>
	<source_loc>
		<id>5893</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>325</opcode>
		<sub_loc>5892</sub_loc>
	</source_loc>
	<source_loc>
		<id>5899</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>16932,16150,2663</sub_loc>
	</source_loc>
	<source_loc>
		<id>6034</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>5893,5899</sub_loc>
	</source_loc>
	<source_loc>
		<id>6164</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2570,6034</sub_loc>
	</source_loc>
	<source_loc>
		<id>5958</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>16932,16302,2665</sub_loc>
	</source_loc>
	<source_loc>
		<id>5959</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>325</opcode>
		<sub_loc>5958</sub_loc>
	</source_loc>
	<source_loc>
		<id>5965</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>16932,16302,2663</sub_loc>
	</source_loc>
	<source_loc>
		<id>6043</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>5959,5965</sub_loc>
	</source_loc>
	<source_loc>
		<id>6180</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2570,6043</sub_loc>
	</source_loc>
	<source_loc>
		<id>5985</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>16932,16454,2665</sub_loc>
	</source_loc>
	<source_loc>
		<id>5986</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>325</opcode>
		<sub_loc>5985</sub_loc>
	</source_loc>
	<source_loc>
		<id>5992</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>16932,16454,2663</sub_loc>
	</source_loc>
	<source_loc>
		<id>6048</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>5986,5992</sub_loc>
	</source_loc>
	<source_loc>
		<id>6188</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2570,6048</sub_loc>
	</source_loc>
	<source_loc>
		<id>6089</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>984,12845</sub_loc>
	</source_loc>
	<source_loc>
		<id>6823</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3917,12864</sub_loc>
	</source_loc>
	<source_loc>
		<id>6824</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>978,6823</sub_loc>
	</source_loc>
	<source_loc>
		<id>6190</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15451,12865</sub_loc>
	</source_loc>
	<source_loc>
		<id>6825</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5375,15758</sub_loc>
	</source_loc>
	<source_loc>
		<id>6826</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>978,6825</sub_loc>
	</source_loc>
	<source_loc>
		<id>6192</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2753,15758</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>thread1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>thread1</thread>
		<value>172</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>thread1</thread>
		<value>26</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>thread1</thread>
		<value>293</value>
	</intrinsic_muxing>
	<message>
		<code_num>1254</code_num>
		<severity>NOTE</severity>
		<message_text>Adjusting part timing and restarting schedule.</message_text>
		<phase>sched</phase>
		<order>16</order>
	</message>
	<message>
		<code_num>1252</code_num>
		<severity>NOTE</severity>
		<message_text>Recharacterizing library to try to meet constraints</message_text>
		<phase>sched</phase>
		<order>17</order>
	</message>
	<message>
		<code_num>1254</code_num>
		<severity>NOTE</severity>
		<message_text>Adjusting part timing and restarting schedule.</message_text>
		<phase>sched</phase>
		<order>18</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 3</message_text>
		<phase>sched</phase>
		<order>19</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 4</message_text>
		<phase>sched</phase>
		<order>20</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 5</message_text>
		<phase>sched</phase>
		<order>21</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 6</message_text>
		<phase>sched</phase>
		<order>22</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 7</message_text>
		<phase>sched</phase>
		<order>23</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 8</message_text>
		<phase>sched</phase>
		<order>24</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 9</message_text>
		<phase>sched</phase>
		<order>25</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 10</message_text>
		<phase>sched</phase>
		<order>26</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 11</message_text>
		<phase>sched</phase>
		<order>27</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 12</message_text>
		<phase>sched</phase>
		<order>28</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 13</message_text>
		<phase>sched</phase>
		<order>29</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 14</message_text>
		<phase>sched</phase>
		<order>30</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 15</message_text>
		<phase>sched</phase>
		<order>31</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 16</message_text>
		<phase>sched</phase>
		<order>32</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 17</message_text>
		<phase>sched</phase>
		<order>33</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 18</message_text>
		<phase>sched</phase>
		<order>34</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 19</message_text>
		<phase>sched</phase>
		<order>35</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 20</message_text>
		<phase>sched</phase>
		<order>36</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 21</message_text>
		<phase>sched</phase>
		<order>37</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 22</message_text>
		<phase>sched</phase>
		<order>38</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 23</message_text>
		<phase>sched</phase>
		<order>39</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 24</message_text>
		<phase>sched</phase>
		<order>40</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 25</message_text>
		<phase>sched</phase>
		<order>41</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 26</message_text>
		<phase>sched</phase>
		<order>42</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 27</message_text>
		<phase>sched</phase>
		<order>43</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 28</message_text>
		<phase>sched</phase>
		<order>44</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 29</message_text>
		<phase>sched</phase>
		<order>45</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 30</message_text>
		<phase>sched</phase>
		<order>46</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 31</message_text>
		<phase>sched</phase>
		<order>47</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 32</message_text>
		<phase>sched</phase>
		<order>48</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 33</message_text>
		<phase>sched</phase>
		<order>49</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 34</message_text>
		<phase>sched</phase>
		<order>50</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 35</message_text>
		<phase>sched</phase>
		<order>51</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 36</message_text>
		<phase>sched</phase>
		<order>52</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 37</message_text>
		<phase>sched</phase>
		<order>53</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 38</message_text>
		<phase>sched</phase>
		<order>54</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 39</message_text>
		<phase>sched</phase>
		<order>55</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 40</message_text>
		<phase>sched</phase>
		<order>56</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 41</message_text>
		<phase>sched</phase>
		<order>57</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 42</message_text>
		<phase>sched</phase>
		<order>58</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 43</message_text>
		<phase>sched</phase>
		<order>59</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 44</message_text>
		<phase>sched</phase>
		<order>60</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 45</message_text>
		<phase>sched</phase>
		<order>61</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 46</message_text>
		<phase>sched</phase>
		<order>62</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 47</message_text>
		<phase>sched</phase>
		<order>63</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 48</message_text>
		<phase>sched</phase>
		<order>64</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 49</message_text>
		<phase>sched</phase>
		<order>65</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 50</message_text>
		<phase>sched</phase>
		<order>66</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 51</message_text>
		<phase>sched</phase>
		<order>67</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 52</message_text>
		<phase>sched</phase>
		<order>68</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 53</message_text>
		<phase>sched</phase>
		<order>69</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 54</message_text>
		<phase>sched</phase>
		<order>70</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 55</message_text>
		<phase>sched</phase>
		<order>71</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 56</message_text>
		<phase>sched</phase>
		<order>72</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 57</message_text>
		<phase>sched</phase>
		<order>73</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 58</message_text>
		<phase>sched</phase>
		<order>74</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 59</message_text>
		<phase>sched</phase>
		<order>75</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 60</message_text>
		<phase>sched</phase>
		<order>76</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 61</message_text>
		<phase>sched</phase>
		<order>77</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 62</message_text>
		<phase>sched</phase>
		<order>78</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 63</message_text>
		<phase>sched</phase>
		<order>79</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 64</message_text>
		<phase>sched</phase>
		<order>80</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 65</message_text>
		<phase>sched</phase>
		<order>81</order>
	</message>
	<message>
		<code_num>1258</code_num>
		<severity>NOTE</severity>
		<message_text>Incrementing latency constraint &quot;my_latency&quot; to 66</message_text>
		<phase>sched</phase>
		<order>82</order>
	</message>
	<message>
		<code_num>9</code_num>
		<severity>NOTE</severity>
		<message_text>Failed to find a valid schedule, entering failure analysis phase.</message_text>
		<phase>sched</phase>
		<order>83</order>
	</message>
	<message>
		<code_num>1484</code_num>
		<severity>ERROR</severity>
		<message_text>Unable to produce a valid schedule, found 1 Violation(s).</message_text>
		<phase>sched</phase>
		<order>1</order>
	</message>
	<resource>
		<res_id>49</res_id>
		<opcode>62</opcode>
		<latency>0</latency>
		<delay>0.2793</delay>
		<module_name>dut_LessThan_32Ux32U_1U_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>305.5257</unit_area>
		<comb_area>305.5257</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>2</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>50</res_id>
		<opcode>63</opcode>
		<latency>0</latency>
		<delay>0.0485</delay>
		<module_name>dut_N_Mux_3_2_18_0</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>14.7744</unit_area>
		<comb_area>14.7744</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>2</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>51</res_id>
		<opcode>64</opcode>
		<latency>0</latency>
		<delay>0.0485</delay>
		<module_name>dut_N_Mux_3_2_19_0</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>18.2628</unit_area>
		<comb_area>18.2628</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>2</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>52</res_id>
		<opcode>65</opcode>
		<latency>0</latency>
		<delay>0.0485</delay>
		<module_name>dut_N_Mux_3_2_20_0</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>14.7744</unit_area>
		<comb_area>14.7744</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>2</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>53</res_id>
		<opcode>66</opcode>
		<latency>0</latency>
		<delay>0.0485</delay>
		<module_name>dut_N_Mux_3_2_21_0</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>18.2628</unit_area>
		<comb_area>18.2628</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>2</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>54</res_id>
		<opcode>67</opcode>
		<latency>0</latency>
		<delay>0.0485</delay>
		<module_name>dut_N_Mux_3_2_22_0</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>18.2628</unit_area>
		<comb_area>18.2628</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>2</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>55</res_id>
		<opcode>68</opcode>
		<latency>0</latency>
		<delay>0.0485</delay>
		<module_name>dut_N_Mux_3_2_23_0</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>22.7772</unit_area>
		<comb_area>22.7772</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>2</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>56</res_id>
		<opcode>69</opcode>
		<latency>0</latency>
		<delay>0.2675</delay>
		<module_name>dut_GreaterThanEQ_32Ux32U_1U_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&gt;=</label>
		<unit_area>441.2484</unit_area>
		<comb_area>441.2484</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>2</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>48</res_id>
		<opcode>61</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>dut_Muxn4i3u1_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>8.2080</unit_area>
		<comb_area>8.2080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>2</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>thread1</thread>
		<op>
			<id>7282</id>
			<opcode>62</opcode>
			<source_loc>16941</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7284</id>
			<opcode>62</opcode>
			<source_loc>16691</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7286</id>
			<opcode>63</opcode>
			<source_loc>17935,5794</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7288</id>
			<opcode>62</opcode>
			<source_loc>16727</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7290</id>
			<opcode>64</opcode>
			<source_loc>17936,5729</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7292</id>
			<opcode>62</opcode>
			<source_loc>16763</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7294</id>
			<opcode>65</opcode>
			<source_loc>17937,5740</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7296</id>
			<opcode>62</opcode>
			<source_loc>16799</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7298</id>
			<opcode>66</opcode>
			<source_loc>17938,5751</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7300</id>
			<opcode>62</opcode>
			<source_loc>16835</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7302</id>
			<opcode>67</opcode>
			<source_loc>17939,5762</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7304</id>
			<opcode>62</opcode>
			<source_loc>16871</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7306</id>
			<opcode>68</opcode>
			<source_loc>17940,5774</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7308</id>
			<opcode>69</opcode>
			<source_loc>17185</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7310</id>
			<opcode>62</opcode>
			<source_loc>17185</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7312</id>
			<opcode>62</opcode>
			<source_loc>16977</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7314</id>
			<opcode>64</opcode>
			<source_loc>17942,5852</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7316</id>
			<opcode>62</opcode>
			<source_loc>17012</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7318</id>
			<opcode>65</opcode>
			<source_loc>17943,5804</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7320</id>
			<opcode>62</opcode>
			<source_loc>17047</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7322</id>
			<opcode>66</opcode>
			<source_loc>17944,5814</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7324</id>
			<opcode>62</opcode>
			<source_loc>17082</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7328</id>
			<opcode>67</opcode>
			<source_loc>17945,5824</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7330</id>
			<opcode>62</opcode>
			<source_loc>17117</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7333</id>
			<opcode>68</opcode>
			<source_loc>17946,5834</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7335</id>
			<opcode>62</opcode>
			<source_loc>17394</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7337</id>
			<opcode>62</opcode>
			<source_loc>17221</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7339</id>
			<opcode>65</opcode>
			<source_loc>17948,5900</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7341</id>
			<opcode>62</opcode>
			<source_loc>17256</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7343</id>
			<opcode>66</opcode>
			<source_loc>17949,5862</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7345</id>
			<opcode>62</opcode>
			<source_loc>17291</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7347</id>
			<opcode>67</opcode>
			<source_loc>17950,5872</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7349</id>
			<opcode>62</opcode>
			<source_loc>17326</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7351</id>
			<opcode>68</opcode>
			<source_loc>17951,5882</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7353</id>
			<opcode>62</opcode>
			<source_loc>17568</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7355</id>
			<opcode>61</opcode>
			<source_loc>17952,5621,5612</source_loc>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7357</id>
			<opcode>62</opcode>
			<source_loc>17430</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7359</id>
			<opcode>66</opcode>
			<source_loc>17953,5938</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7361</id>
			<opcode>62</opcode>
			<source_loc>17465</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7363</id>
			<opcode>67</opcode>
			<source_loc>17954,5910</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7365</id>
			<opcode>62</opcode>
			<source_loc>17500</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7367</id>
			<opcode>68</opcode>
			<source_loc>17955,5920</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7370</id>
			<opcode>62</opcode>
			<source_loc>17707</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7372</id>
			<opcode>62</opcode>
			<source_loc>17604</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7374</id>
			<opcode>67</opcode>
			<source_loc>17957,5966</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7376</id>
			<opcode>62</opcode>
			<source_loc>17639</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7379</id>
			<opcode>68</opcode>
			<source_loc>17958,5948</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7381</id>
			<opcode>62</opcode>
			<source_loc>17811</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7383</id>
			<opcode>62</opcode>
			<source_loc>17743</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7387</id>
			<opcode>68</opcode>
			<source_loc>17960,5984</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>7389</id>
			<opcode>62</opcode>
			<source_loc>17880</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>thread1</thread>
		<io_op>
			<id>6834</id>
			<source_loc>6085</source_loc>
			<order>1</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>62</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>325</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6835</id>
			<source_loc>6086</source_loc>
			<order>2</order>
			<sig_name>din_m_stalling</sig_name>
			<label>din.m_stalling:din_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>325</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6836</id>
			<source_loc>6088</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>64</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>325</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>6837</id>
			<source_loc>6827</source_loc>
			<order>4</order>
			<sig_name>arr</sig_name>
			<label>arr:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="32">sc_uint</datatype>
			</datatype>
			<op>
				<id>65</id>
				<op_kind>wire</op_kind>
				<object>arr</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>6838</id>
			<source_loc>6093</source_loc>
			<order>5</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>66</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6839</id>
			<source_loc>6822</source_loc>
			<order>6</order>
			<sig_name>din_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:din_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>67</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6840</id>
			<source_loc>6095</source_loc>
			<order>7</order>
			<sig_name>stall0</sig_name>
			<label>thread1:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>68</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6841</id>
			<source_loc>6098</source_loc>
			<order>8</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>69</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6842</id>
			<source_loc>6072</source_loc>
			<order>9</order>
			<sig_name>din_data_a</sig_name>
			<label>din.data.a:din_data_a:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>70</id>
				<op_kind>input</op_kind>
				<object>din_data_a</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6843</id>
			<source_loc>6073</source_loc>
			<order>10</order>
			<sig_name>din_data_b</sig_name>
			<label>din.data.b:din_data_b:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>71</id>
				<op_kind>input</op_kind>
				<object>din_data_b</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6844</id>
			<source_loc>6074</source_loc>
			<order>11</order>
			<sig_name>din_data_c</sig_name>
			<label>din.data.c:din_data_c:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>72</id>
				<op_kind>input</op_kind>
				<object>din_data_c</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6845</id>
			<source_loc>6075</source_loc>
			<order>12</order>
			<sig_name>din_data_d</sig_name>
			<label>din.data.d:din_data_d:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>73</id>
				<op_kind>input</op_kind>
				<object>din_data_d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6846</id>
			<source_loc>6076</source_loc>
			<order>13</order>
			<sig_name>din_data_e</sig_name>
			<label>din.data.e:din_data_e:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>74</id>
				<op_kind>input</op_kind>
				<object>din_data_e</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6847</id>
			<source_loc>6077</source_loc>
			<order>14</order>
			<sig_name>din_data_f</sig_name>
			<label>din.data.f:din_data_f:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>75</id>
				<op_kind>input</op_kind>
				<object>din_data_f</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6848</id>
			<source_loc>6078</source_loc>
			<order>15</order>
			<sig_name>din_data_g</sig_name>
			<label>din.data.g:din_data_g:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>76</id>
				<op_kind>input</op_kind>
				<object>din_data_g</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6851</id>
			<source_loc>6079</source_loc>
			<order>16</order>
			<sig_name>din_data_h</sig_name>
			<label>din.data.h:din_data_h:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>77</id>
				<op_kind>input</op_kind>
				<object>din_data_h</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6852</id>
			<source_loc>6570</source_loc>
			<order>17</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>78</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6854</id>
			<source_loc>6571</source_loc>
			<order>18</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>79</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>334</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6855</id>
			<source_loc>6572</source_loc>
			<order>19</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>80</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>335</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6858</id>
			<source_loc>6573</source_loc>
			<order>20</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>81</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>336</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6859</id>
			<source_loc>6574</source_loc>
			<order>21</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>82</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>337</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6861</id>
			<source_loc>6575</source_loc>
			<order>22</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>83</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>338</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6862</id>
			<source_loc>6576</source_loc>
			<order>23</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>84</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>339</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6863</id>
			<source_loc>6577</source_loc>
			<order>24</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>85</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>340</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6864</id>
			<source_loc>6578</source_loc>
			<order>25</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>86</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>343</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6865</id>
			<source_loc>6579</source_loc>
			<order>26</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>87</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>344</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6866</id>
			<source_loc>6381</source_loc>
			<order>27</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>88</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>344</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6867</id>
			<source_loc>6580</source_loc>
			<order>28</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>89</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>2 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>345</cycle_id>
			<chain_time>0.4588000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6868</id>
			<source_loc>6581</source_loc>
			<order>29</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>90</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>346</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6869</id>
			<source_loc>6384</source_loc>
			<order>30</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>91</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>346</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6870</id>
			<source_loc>6386</source_loc>
			<order>31</order>
			<opcode>63</opcode>
			<label>MUX(2)</label>
			<op>
				<id>92</id>
				<op_kind>mux</op_kind>
				<in_widths>2 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>346</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6871</id>
			<source_loc>6582</source_loc>
			<order>32</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>93</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>347</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6876</id>
			<source_loc>6583</source_loc>
			<order>33</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>94</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>348</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6877</id>
			<source_loc>6389</source_loc>
			<order>34</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>95</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>348</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6879</id>
			<source_loc>6391</source_loc>
			<order>35</order>
			<opcode>64</opcode>
			<label>MUX(2)</label>
			<op>
				<id>96</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>348</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6880</id>
			<source_loc>6584</source_loc>
			<order>36</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>97</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>349</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6881</id>
			<source_loc>6585</source_loc>
			<order>37</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>98</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>350</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6882</id>
			<source_loc>6394</source_loc>
			<order>38</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>99</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>350</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6883</id>
			<source_loc>6396</source_loc>
			<order>39</order>
			<opcode>65</opcode>
			<label>MUX(2)</label>
			<op>
				<id>100</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>350</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6886</id>
			<source_loc>6586</source_loc>
			<order>40</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>101</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>351</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6887</id>
			<source_loc>6587</source_loc>
			<order>41</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>102</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>352</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6888</id>
			<source_loc>6399</source_loc>
			<order>42</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>103</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>352</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6889</id>
			<source_loc>6401</source_loc>
			<order>43</order>
			<opcode>66</opcode>
			<label>MUX(2)</label>
			<op>
				<id>104</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>352</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6890</id>
			<source_loc>6588</source_loc>
			<order>44</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>105</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>353</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6893</id>
			<source_loc>6589</source_loc>
			<order>45</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>106</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>354</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6894</id>
			<source_loc>6404</source_loc>
			<order>46</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>107</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>354</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6895</id>
			<source_loc>6406</source_loc>
			<order>47</order>
			<opcode>67</opcode>
			<label>MUX(2)</label>
			<op>
				<id>108</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>354</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6896</id>
			<source_loc>6590</source_loc>
			<order>48</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>109</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>355</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6897</id>
			<source_loc>6591</source_loc>
			<order>49</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>110</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>356</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6900</id>
			<source_loc>6409</source_loc>
			<order>50</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>111</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>356</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6901</id>
			<source_loc>6411</source_loc>
			<order>51</order>
			<opcode>68</opcode>
			<label>MUX(2)</label>
			<op>
				<id>112</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>356</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6902</id>
			<source_loc>6592</source_loc>
			<order>52</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>113</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>135</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6903</id>
			<source_loc>6593</source_loc>
			<order>53</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>114</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>32 1                </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>135</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6904</id>
			<source_loc>6594</source_loc>
			<order>54</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>115</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>3 32 1                </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>138</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6907</id>
			<source_loc>6595</source_loc>
			<order>55</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>116</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>144</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6908</id>
			<source_loc>6596</source_loc>
			<order>56</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>117</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>147</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6910</id>
			<source_loc>6416</source_loc>
			<order>57</order>
			<opcode>69</opcode>
			<label>&gt;=</label>
			<op>
				<id>119</id>
				<op_kind>ge</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>147</cycle_id>
			<chain_time>0.3815000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6909</id>
			<source_loc>6597</source_loc>
			<order>58</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>118</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>150</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6911</id>
			<source_loc>6417</source_loc>
			<order>59</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>120</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>150</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>6914</id>
			<source_loc>6153</source_loc>
			<order>60</order>
			<sig_name>min_idx_u0</sig_name>
			<label>min_idx:min_idx_u0:wire</label>
			<datatype W="3">sc_int</datatype>
			<op>
				<id>121</id>
				<op_kind>wire</op_kind>
				<object>min_idx_u0</object>
			</op>
			<cycle_id>150</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>6915</id>
			<source_loc>6598</source_loc>
			<order>61</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>122</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>153</cycle_id>
			<chain_time>0.4588000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6916</id>
			<source_loc>6599</source_loc>
			<order>62</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>123</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>156</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6917</id>
			<source_loc>6420</source_loc>
			<order>63</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>124</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>156</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6918</id>
			<source_loc>6422</source_loc>
			<order>64</order>
			<opcode>64</opcode>
			<label>MUX(2)</label>
			<op>
				<id>125</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>156</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6919</id>
			<source_loc>6600</source_loc>
			<order>65</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>126</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>159</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6920</id>
			<source_loc>6601</source_loc>
			<order>66</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>127</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>162</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6923</id>
			<source_loc>6425</source_loc>
			<order>67</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>128</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>162</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6924</id>
			<source_loc>6427</source_loc>
			<order>68</order>
			<opcode>65</opcode>
			<label>MUX(2)</label>
			<op>
				<id>129</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>162</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6929</id>
			<source_loc>6602</source_loc>
			<order>69</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>130</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>165</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6930</id>
			<source_loc>6603</source_loc>
			<order>70</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>131</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>168</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6931</id>
			<source_loc>6430</source_loc>
			<order>71</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>132</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>168</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6932</id>
			<source_loc>6432</source_loc>
			<order>72</order>
			<opcode>66</opcode>
			<label>MUX(2)</label>
			<op>
				<id>133</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>168</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6933</id>
			<source_loc>6604</source_loc>
			<order>73</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>134</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>171</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6934</id>
			<source_loc>6605</source_loc>
			<order>74</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>135</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>174</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6935</id>
			<source_loc>6435</source_loc>
			<order>75</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>136</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>174</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6936</id>
			<source_loc>6437</source_loc>
			<order>76</order>
			<opcode>67</opcode>
			<label>MUX(2)</label>
			<op>
				<id>137</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>174</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6937</id>
			<source_loc>6606</source_loc>
			<order>77</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>138</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>177</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6938</id>
			<source_loc>6607</source_loc>
			<order>78</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>139</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>180</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6939</id>
			<source_loc>6440</source_loc>
			<order>79</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>140</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>180</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6940</id>
			<source_loc>6442</source_loc>
			<order>80</order>
			<opcode>68</opcode>
			<label>MUX(2)</label>
			<op>
				<id>141</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>180</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6941</id>
			<source_loc>6608</source_loc>
			<order>81</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>142</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>183</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6942</id>
			<source_loc>6609</source_loc>
			<order>82</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>143</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>32 1                              </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>183</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6943</id>
			<source_loc>6610</source_loc>
			<order>83</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>144</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>3 32 1                              </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>186</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6944</id>
			<source_loc>6611</source_loc>
			<order>84</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>145</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>192</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6945</id>
			<source_loc>6612</source_loc>
			<order>85</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>146</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>195</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6946</id>
			<source_loc>6446</source_loc>
			<order>86</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>147</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>195</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>6948</id>
			<source_loc>6164</source_loc>
			<order>87</order>
			<sig_name>min_idx_u1</sig_name>
			<label>min_idx:min_idx_u1:wire</label>
			<datatype W="3">sc_int</datatype>
			<op>
				<id>148</id>
				<op_kind>wire</op_kind>
				<object>min_idx_u1</object>
			</op>
			<cycle_id>195</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>6950</id>
			<source_loc>6613</source_loc>
			<order>88</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>149</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>198</cycle_id>
			<chain_time>0.4588000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6951</id>
			<source_loc>6614</source_loc>
			<order>89</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>150</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>201</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6953</id>
			<source_loc>6449</source_loc>
			<order>90</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>151</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>201</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6954</id>
			<source_loc>6451</source_loc>
			<order>91</order>
			<opcode>65</opcode>
			<label>MUX(2)</label>
			<op>
				<id>152</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>201</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6956</id>
			<source_loc>6615</source_loc>
			<order>92</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>153</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>204</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6958</id>
			<source_loc>6616</source_loc>
			<order>93</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>154</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>207</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6959</id>
			<source_loc>6454</source_loc>
			<order>94</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>155</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>207</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6961</id>
			<source_loc>6456</source_loc>
			<order>95</order>
			<opcode>66</opcode>
			<label>MUX(2)</label>
			<op>
				<id>156</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>207</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6962</id>
			<source_loc>6617</source_loc>
			<order>96</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>157</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>210</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6966</id>
			<source_loc>6618</source_loc>
			<order>97</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>158</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>213</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6967</id>
			<source_loc>6459</source_loc>
			<order>98</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>159</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>213</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6968</id>
			<source_loc>6461</source_loc>
			<order>99</order>
			<opcode>67</opcode>
			<label>MUX(2)</label>
			<op>
				<id>160</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>213</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6969</id>
			<source_loc>6619</source_loc>
			<order>100</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>161</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>216</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6970</id>
			<source_loc>6620</source_loc>
			<order>101</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>162</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>219</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6971</id>
			<source_loc>6464</source_loc>
			<order>102</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>163</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>219</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6972</id>
			<source_loc>6466</source_loc>
			<order>103</order>
			<opcode>68</opcode>
			<label>MUX(2)</label>
			<op>
				<id>164</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>219</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6973</id>
			<source_loc>6621</source_loc>
			<order>104</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>165</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>222</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6974</id>
			<source_loc>6622</source_loc>
			<order>105</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>166</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>32 1                                         </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>222</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6975</id>
			<source_loc>6623</source_loc>
			<order>106</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>167</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>3 32 1                                         </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>225</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6976</id>
			<source_loc>6624</source_loc>
			<order>107</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>168</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>231</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6977</id>
			<source_loc>6625</source_loc>
			<order>108</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>169</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>234</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6978</id>
			<source_loc>6470</source_loc>
			<order>109</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>170</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>234</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6979</id>
			<source_loc>6472</source_loc>
			<order>110</order>
			<opcode>61</opcode>
			<label>MUX(2)</label>
			<op>
				<id>171</id>
				<op_kind>mux</op_kind>
				<in_widths>1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>234</cycle_id>
			<chain_time>0.4127000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6980</id>
			<source_loc>6626</source_loc>
			<order>111</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>172</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>237</cycle_id>
			<chain_time>0.4782000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6981</id>
			<source_loc>6627</source_loc>
			<order>112</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>173</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>240</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6982</id>
			<source_loc>6475</source_loc>
			<order>113</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>174</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>240</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6983</id>
			<source_loc>6477</source_loc>
			<order>114</order>
			<opcode>66</opcode>
			<label>MUX(2)</label>
			<op>
				<id>175</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>240</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6984</id>
			<source_loc>6628</source_loc>
			<order>115</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>176</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>243</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6985</id>
			<source_loc>6629</source_loc>
			<order>116</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>177</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>246</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6986</id>
			<source_loc>6480</source_loc>
			<order>117</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>178</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>246</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6987</id>
			<source_loc>6482</source_loc>
			<order>118</order>
			<opcode>67</opcode>
			<label>MUX(2)</label>
			<op>
				<id>179</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>246</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6988</id>
			<source_loc>6630</source_loc>
			<order>119</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>180</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>249</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6989</id>
			<source_loc>6631</source_loc>
			<order>120</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>181</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>252</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6990</id>
			<source_loc>6485</source_loc>
			<order>121</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>182</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>252</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6991</id>
			<source_loc>6487</source_loc>
			<order>122</order>
			<opcode>68</opcode>
			<label>MUX(2)</label>
			<op>
				<id>183</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>252</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6992</id>
			<source_loc>6632</source_loc>
			<order>123</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>184</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>255</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6993</id>
			<source_loc>6633</source_loc>
			<order>124</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>185</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>32 1                                                  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>255</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6994</id>
			<source_loc>6634</source_loc>
			<order>125</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>186</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>3 32 1                                                  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>258</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6995</id>
			<source_loc>6635</source_loc>
			<order>126</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>187</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>264</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6996</id>
			<source_loc>6636</source_loc>
			<order>127</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>188</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>267</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6997</id>
			<source_loc>6491</source_loc>
			<order>128</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>189</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>267</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>6998</id>
			<source_loc>6180</source_loc>
			<order>129</order>
			<sig_name>min_idx_u3</sig_name>
			<label>min_idx:min_idx_u3:wire</label>
			<datatype W="3">sc_int</datatype>
			<op>
				<id>190</id>
				<op_kind>wire</op_kind>
				<object>min_idx_u3</object>
			</op>
			<cycle_id>267</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>6999</id>
			<source_loc>6637</source_loc>
			<order>130</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>191</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>270</cycle_id>
			<chain_time>0.4588000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7000</id>
			<source_loc>6638</source_loc>
			<order>131</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>192</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>273</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7001</id>
			<source_loc>6494</source_loc>
			<order>132</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>193</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>273</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7002</id>
			<source_loc>6496</source_loc>
			<order>133</order>
			<opcode>67</opcode>
			<label>MUX(2)</label>
			<op>
				<id>194</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>273</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7003</id>
			<source_loc>6639</source_loc>
			<order>134</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>195</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>276</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7004</id>
			<source_loc>6640</source_loc>
			<order>135</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>196</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>279</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7005</id>
			<source_loc>6499</source_loc>
			<order>136</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>197</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>279</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7006</id>
			<source_loc>6501</source_loc>
			<order>137</order>
			<opcode>68</opcode>
			<label>MUX(2)</label>
			<op>
				<id>198</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>279</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7007</id>
			<source_loc>6641</source_loc>
			<order>138</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>199</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>282</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7008</id>
			<source_loc>6642</source_loc>
			<order>139</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>200</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>32 1                                                         </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>282</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7009</id>
			<source_loc>6643</source_loc>
			<order>140</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>201</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>3 32 1                                                         </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>285</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7010</id>
			<source_loc>6644</source_loc>
			<order>141</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>202</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>291</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7011</id>
			<source_loc>6645</source_loc>
			<order>142</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>203</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>294</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7012</id>
			<source_loc>6505</source_loc>
			<order>143</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>204</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>294</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7013</id>
			<source_loc>6507</source_loc>
			<order>144</order>
			<opcode>42</opcode>
			<label>MUX(2)</label>
			<op>
				<id>205</id>
				<op_kind>mux</op_kind>
				<in_widths>1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>294</cycle_id>
			<chain_time>0.4127000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7014</id>
			<source_loc>6646</source_loc>
			<order>145</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>206</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>297</cycle_id>
			<chain_time>0.4782000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7015</id>
			<source_loc>6647</source_loc>
			<order>146</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>207</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>300</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7016</id>
			<source_loc>6510</source_loc>
			<order>147</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>208</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>300</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7017</id>
			<source_loc>6512</source_loc>
			<order>148</order>
			<opcode>68</opcode>
			<label>MUX(2)</label>
			<op>
				<id>209</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>300</cycle_id>
			<chain_time>0.4418000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7018</id>
			<source_loc>6648</source_loc>
			<order>149</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>210</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>3 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>303</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7019</id>
			<source_loc>6649</source_loc>
			<order>150</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>211</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>32 1                                                              </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>303</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7020</id>
			<source_loc>6650</source_loc>
			<order>151</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>212</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>3 32 1                                                              </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>306</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7021</id>
			<source_loc>6651</source_loc>
			<order>152</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>213</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>312</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7022</id>
			<source_loc>6652</source_loc>
			<order>153</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>214</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>315</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7023</id>
			<source_loc>6516</source_loc>
			<order>154</order>
			<opcode>62</opcode>
			<label>&lt;</label>
			<op>
				<id>215</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>315</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>7024</id>
			<source_loc>6188</source_loc>
			<order>155</order>
			<sig_name>min_idx_u5</sig_name>
			<label>min_idx:min_idx_u5:wire</label>
			<datatype W="2">sc_int</datatype>
			<op>
				<id>216</id>
				<op_kind>wire</op_kind>
				<object>min_idx_u5</object>
			</op>
			<cycle_id>315</cycle_id>
			<chain_time>0.3933000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>7025</id>
			<source_loc>6653</source_loc>
			<order>156</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>217</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>2 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>318</cycle_id>
			<chain_time>0.4588000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7026</id>
			<source_loc>6654</source_loc>
			<order>157</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>218</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>32 1                                                                 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>318</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7027</id>
			<source_loc>6655</source_loc>
			<order>158</order>
			<opcode>59</opcode>
			<label>arr:write</label>
			<op>
				<id>219</id>
				<op_kind>array_write</op_kind>
				<object>arr</object>
				<in_widths>2 32 1                                                                 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>321</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7028</id>
			<source_loc>6656</source_loc>
			<order>159</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>220</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>358</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7029</id>
			<source_loc>6657</source_loc>
			<order>160</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>221</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>359</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7030</id>
			<source_loc>6658</source_loc>
			<order>161</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>222</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>360</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7031</id>
			<source_loc>6659</source_loc>
			<order>162</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>223</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>361</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7032</id>
			<source_loc>6660</source_loc>
			<order>163</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>224</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>362</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7033</id>
			<source_loc>6661</source_loc>
			<order>164</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>225</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>363</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7034</id>
			<source_loc>6662</source_loc>
			<order>165</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>226</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>364</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7035</id>
			<source_loc>6663</source_loc>
			<order>166</order>
			<opcode>58</opcode>
			<label>arr:read</label>
			<op>
				<id>227</id>
				<op_kind>array_read</op_kind>
				<object>arr</object>
				<in_widths>1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>365</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>7036</id>
			<source_loc>15326</source_loc>
			<order>167</order>
			<sig_name>output_res</sig_name>
			<label>output:output_res:wire</label>
			<datatype W="256">sc_biguint</datatype>
			<op>
				<id>228</id>
				<op_kind>wire</op_kind>
				<object>output_res</object>
			</op>
			<cycle_id>365</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>7037</id>
			<source_loc>6089</source_loc>
			<order>168</order>
			<sig_name>dout_data</sig_name>
			<label>dout.data:dout_data:write</label>
			<datatype W="256">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>229</id>
				<op_kind>output</op_kind>
				<object>dout_data</object>
			</op>
			<cycle_id>365</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7038</id>
			<source_loc>6824</source_loc>
			<order>169</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:dout_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>230</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>365</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7039</id>
			<source_loc>6190</source_loc>
			<order>170</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>231</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>365</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7040</id>
			<source_loc>6826</source_loc>
			<order>171</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>232</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7041</id>
			<source_loc>6192</source_loc>
			<order>172</order>
			<sig_name>stall0</sig_name>
			<label>thread1::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>233</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>thread1</thread>
	</cdfg>
	<loop>
		<id>1</id>
		<thread>thread1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6104</source_loc>
		<loop>
			<id>24</id>
			<thread>thread1</thread>
			<source_path>dut.cc</source_path>
			<source_line>38</source_line>
			<source_loc>2724</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>96</max_path>
			<latency>96</latency>
		</loop>
	</loop>
	<latency>
		<name>my_latency</name>
		<constr_id>48</constr_id>
		<min>0</min>
		<max>2</max>
		<value>2</value>
		<source_loc>16607</source_loc>
		<source_path>dut.cc</source_path>
		<source_line>58</source_line>
		<thread>thread1</thread>
	</latency>
	<latency>
		<name>my_latency</name>
		<constr_id>271</constr_id>
		<min>0</min>
		<max>2</max>
		<value>2</value>
		<source_loc>16077</source_loc>
		<source_path>dut.cc</source_path>
		<source_line>58</source_line>
		<thread>thread1</thread>
	</latency>
	<latency>
		<name>my_latency</name>
		<constr_id>272</constr_id>
		<min>0</min>
		<max>2</max>
		<value>2</value>
		<source_loc>16153</source_loc>
		<source_path>dut.cc</source_path>
		<source_line>58</source_line>
		<thread>thread1</thread>
	</latency>
	<latency>
		<name>my_latency</name>
		<constr_id>273</constr_id>
		<min>0</min>
		<max>2</max>
		<value>2</value>
		<source_loc>16229</source_loc>
		<source_path>dut.cc</source_path>
		<source_line>58</source_line>
		<thread>thread1</thread>
	</latency>
	<latency>
		<name>my_latency</name>
		<constr_id>274</constr_id>
		<min>0</min>
		<max>2</max>
		<value>2</value>
		<source_loc>16305</source_loc>
		<source_path>dut.cc</source_path>
		<source_line>58</source_line>
		<thread>thread1</thread>
	</latency>
	<latency>
		<name>my_latency</name>
		<constr_id>275</constr_id>
		<min>0</min>
		<max>2</max>
		<value>2</value>
		<source_loc>16381</source_loc>
		<source_path>dut.cc</source_path>
		<source_line>58</source_line>
		<thread>thread1</thread>
	</latency>
	<latency>
		<name>my_latency</name>
		<constr_id>276</constr_id>
		<min>0</min>
		<max>66</max>
		<value>66</value>
		<source_loc>16457</source_loc>
		<source_path>dut.cc</source_path>
		<source_line>58</source_line>
		<thread>thread1</thread>
	</latency>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>thread1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2583</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>24</id>
			<thread>thread1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>2</cycle_id>
				<cyn_protocol/>
				<source_loc>12305</source_loc>
				<start_cycle>0</start_cycle>
				<latency>2</latency>
			</cycle>
			<cycle>
				<cycle_id>334</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>1</start_cycle>
				<latency>3</latency>
			</cycle>
			<cycle>
				<cycle_id>335</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>2</start_cycle>
				<latency>4</latency>
			</cycle>
			<cycle>
				<cycle_id>336</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>3</start_cycle>
				<latency>5</latency>
			</cycle>
			<cycle>
				<cycle_id>337</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>4</start_cycle>
				<latency>6</latency>
			</cycle>
			<cycle>
				<cycle_id>338</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>5</start_cycle>
				<latency>7</latency>
			</cycle>
			<cycle>
				<cycle_id>339</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>6</start_cycle>
				<latency>8</latency>
			</cycle>
			<cycle>
				<cycle_id>340</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>7</start_cycle>
				<latency>9</latency>
			</cycle>
			<cycle>
				<cycle_id>341</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>8</start_cycle>
				<latency>10</latency>
			</cycle>
			<cycle>
				<cycle_id>343</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>9</start_cycle>
				<latency>11</latency>
			</cycle>
			<cycle>
				<cycle_id>344</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>10</start_cycle>
				<latency>12</latency>
			</cycle>
			<cycle>
				<cycle_id>345</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>11</start_cycle>
				<latency>13</latency>
			</cycle>
			<cycle>
				<cycle_id>346</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>12</start_cycle>
				<latency>14</latency>
			</cycle>
			<cycle>
				<cycle_id>347</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>13</start_cycle>
				<latency>15</latency>
			</cycle>
			<cycle>
				<cycle_id>348</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>14</start_cycle>
				<latency>16</latency>
			</cycle>
			<cycle>
				<cycle_id>349</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>15</start_cycle>
				<latency>17</latency>
			</cycle>
			<cycle>
				<cycle_id>350</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>16</start_cycle>
				<latency>18</latency>
			</cycle>
			<cycle>
				<cycle_id>351</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>17</start_cycle>
				<latency>19</latency>
			</cycle>
			<cycle>
				<cycle_id>352</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>18</start_cycle>
				<latency>20</latency>
			</cycle>
			<cycle>
				<cycle_id>353</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>19</start_cycle>
				<latency>21</latency>
			</cycle>
			<cycle>
				<cycle_id>354</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>20</start_cycle>
				<latency>22</latency>
			</cycle>
			<cycle>
				<cycle_id>355</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>21</start_cycle>
				<latency>23</latency>
			</cycle>
			<cycle>
				<cycle_id>356</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>22</start_cycle>
				<latency>24</latency>
			</cycle>
			<cycle>
				<cycle_id>135</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>23</start_cycle>
				<latency>25</latency>
			</cycle>
			<cycle>
				<cycle_id>138</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>24</start_cycle>
				<latency>26</latency>
			</cycle>
			<cycle>
				<cycle_id>141</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>25</start_cycle>
				<latency>27</latency>
			</cycle>
			<cycle>
				<cycle_id>144</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>26</start_cycle>
				<latency>28</latency>
			</cycle>
			<cycle>
				<cycle_id>147</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>27</start_cycle>
				<latency>29</latency>
			</cycle>
			<cycle>
				<cycle_id>150</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>28</start_cycle>
				<latency>30</latency>
			</cycle>
			<cycle>
				<cycle_id>153</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>29</start_cycle>
				<latency>31</latency>
			</cycle>
			<cycle>
				<cycle_id>156</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>30</start_cycle>
				<latency>32</latency>
			</cycle>
			<cycle>
				<cycle_id>159</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>31</start_cycle>
				<latency>33</latency>
			</cycle>
			<cycle>
				<cycle_id>162</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>32</start_cycle>
				<latency>34</latency>
			</cycle>
			<cycle>
				<cycle_id>165</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>33</start_cycle>
				<latency>35</latency>
			</cycle>
			<cycle>
				<cycle_id>168</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>34</start_cycle>
				<latency>36</latency>
			</cycle>
			<cycle>
				<cycle_id>171</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>35</start_cycle>
				<latency>37</latency>
			</cycle>
			<cycle>
				<cycle_id>174</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>36</start_cycle>
				<latency>38</latency>
			</cycle>
			<cycle>
				<cycle_id>177</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>37</start_cycle>
				<latency>39</latency>
			</cycle>
			<cycle>
				<cycle_id>180</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>38</start_cycle>
				<latency>40</latency>
			</cycle>
			<cycle>
				<cycle_id>183</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>39</start_cycle>
				<latency>41</latency>
			</cycle>
			<cycle>
				<cycle_id>186</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>40</start_cycle>
				<latency>42</latency>
			</cycle>
			<cycle>
				<cycle_id>189</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>41</start_cycle>
				<latency>43</latency>
			</cycle>
			<cycle>
				<cycle_id>192</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>42</start_cycle>
				<latency>44</latency>
			</cycle>
			<cycle>
				<cycle_id>195</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>43</start_cycle>
				<latency>45</latency>
			</cycle>
			<cycle>
				<cycle_id>198</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>44</start_cycle>
				<latency>46</latency>
			</cycle>
			<cycle>
				<cycle_id>201</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>45</start_cycle>
				<latency>47</latency>
			</cycle>
			<cycle>
				<cycle_id>204</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>46</start_cycle>
				<latency>48</latency>
			</cycle>
			<cycle>
				<cycle_id>207</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>47</start_cycle>
				<latency>49</latency>
			</cycle>
			<cycle>
				<cycle_id>210</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>48</start_cycle>
				<latency>50</latency>
			</cycle>
			<cycle>
				<cycle_id>213</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>49</start_cycle>
				<latency>51</latency>
			</cycle>
			<cycle>
				<cycle_id>216</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>50</start_cycle>
				<latency>52</latency>
			</cycle>
			<cycle>
				<cycle_id>219</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>51</start_cycle>
				<latency>53</latency>
			</cycle>
			<cycle>
				<cycle_id>222</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>52</start_cycle>
				<latency>54</latency>
			</cycle>
			<cycle>
				<cycle_id>225</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>53</start_cycle>
				<latency>55</latency>
			</cycle>
			<cycle>
				<cycle_id>228</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>54</start_cycle>
				<latency>56</latency>
			</cycle>
			<cycle>
				<cycle_id>231</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>55</start_cycle>
				<latency>57</latency>
			</cycle>
			<cycle>
				<cycle_id>234</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>56</start_cycle>
				<latency>58</latency>
			</cycle>
			<cycle>
				<cycle_id>237</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>57</start_cycle>
				<latency>59</latency>
			</cycle>
			<cycle>
				<cycle_id>240</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>58</start_cycle>
				<latency>60</latency>
			</cycle>
			<cycle>
				<cycle_id>243</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>59</start_cycle>
				<latency>61</latency>
			</cycle>
			<cycle>
				<cycle_id>246</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>60</start_cycle>
				<latency>62</latency>
			</cycle>
			<cycle>
				<cycle_id>249</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>61</start_cycle>
				<latency>63</latency>
			</cycle>
			<cycle>
				<cycle_id>252</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>62</start_cycle>
				<latency>64</latency>
			</cycle>
			<cycle>
				<cycle_id>255</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>63</start_cycle>
				<latency>65</latency>
			</cycle>
			<cycle>
				<cycle_id>258</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>64</start_cycle>
				<latency>66</latency>
			</cycle>
			<cycle>
				<cycle_id>261</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>65</start_cycle>
				<latency>67</latency>
			</cycle>
			<cycle>
				<cycle_id>264</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>66</start_cycle>
				<latency>68</latency>
			</cycle>
			<cycle>
				<cycle_id>267</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>67</start_cycle>
				<latency>69</latency>
			</cycle>
			<cycle>
				<cycle_id>270</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>68</start_cycle>
				<latency>70</latency>
			</cycle>
			<cycle>
				<cycle_id>273</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>69</start_cycle>
				<latency>71</latency>
			</cycle>
			<cycle>
				<cycle_id>276</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>70</start_cycle>
				<latency>72</latency>
			</cycle>
			<cycle>
				<cycle_id>279</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>71</start_cycle>
				<latency>73</latency>
			</cycle>
			<cycle>
				<cycle_id>282</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>72</start_cycle>
				<latency>74</latency>
			</cycle>
			<cycle>
				<cycle_id>285</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>73</start_cycle>
				<latency>75</latency>
			</cycle>
			<cycle>
				<cycle_id>288</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>74</start_cycle>
				<latency>76</latency>
			</cycle>
			<cycle>
				<cycle_id>291</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>75</start_cycle>
				<latency>77</latency>
			</cycle>
			<cycle>
				<cycle_id>294</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>76</start_cycle>
				<latency>78</latency>
			</cycle>
			<cycle>
				<cycle_id>297</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>77</start_cycle>
				<latency>79</latency>
			</cycle>
			<cycle>
				<cycle_id>300</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>78</start_cycle>
				<latency>80</latency>
			</cycle>
			<cycle>
				<cycle_id>303</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>79</start_cycle>
				<latency>81</latency>
			</cycle>
			<cycle>
				<cycle_id>306</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>80</start_cycle>
				<latency>82</latency>
			</cycle>
			<cycle>
				<cycle_id>309</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>81</start_cycle>
				<latency>83</latency>
			</cycle>
			<cycle>
				<cycle_id>312</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>82</start_cycle>
				<latency>84</latency>
			</cycle>
			<cycle>
				<cycle_id>315</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>83</start_cycle>
				<latency>85</latency>
			</cycle>
			<cycle>
				<cycle_id>318</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>84</start_cycle>
				<latency>86</latency>
			</cycle>
			<cycle>
				<cycle_id>321</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>85</start_cycle>
				<latency>87</latency>
			</cycle>
			<cycle>
				<cycle_id>324</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>86</start_cycle>
				<latency>88</latency>
			</cycle>
			<cycle>
				<cycle_id>358</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>87</start_cycle>
				<latency>89</latency>
			</cycle>
			<cycle>
				<cycle_id>359</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>88</start_cycle>
				<latency>90</latency>
			</cycle>
			<cycle>
				<cycle_id>360</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>89</start_cycle>
				<latency>91</latency>
			</cycle>
			<cycle>
				<cycle_id>361</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>90</start_cycle>
				<latency>92</latency>
			</cycle>
			<cycle>
				<cycle_id>362</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>91</start_cycle>
				<latency>93</latency>
			</cycle>
			<cycle>
				<cycle_id>363</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>92</start_cycle>
				<latency>94</latency>
			</cycle>
			<cycle>
				<cycle_id>364</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>93</start_cycle>
				<latency>95</latency>
			</cycle>
			<cycle>
				<cycle_id>365</cycle_id>
				<cyn_protocol/>
				<source_loc>0</source_loc>
				<start_cycle>94</start_cycle>
				<latency>96</latency>
			</cycle>
			<cycle>
				<cycle_id>3</cycle_id>
				<cyn_protocol/>
				<source_loc>12896</source_loc>
				<start_cycle>95</start_cycle>
				<latency>97</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>7392</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9869,9869</sub_loc>
	</source_loc>
	<source_loc>
		<id>7393</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13057</opcode>
		<sub_loc>9869,9869</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>26</res_id>
		<opcode>38</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>dut_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>7402</id>
			<opcode>38</opcode>
			<source_loc>9872</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full</thread>
		<io_op>
			<id>7396</id>
			<source_loc>9862</source_loc>
			<order>1</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>din.m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>234</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7398</id>
			<source_loc>9870</source_loc>
			<order>2</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>m_data_is_valid:din_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>235</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7399</id>
			<source_loc>9871</source_loc>
			<order>3</order>
			<sig_name>din_m_stalling</sig_name>
			<label>din.m_stalling.reset:din_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>236</id>
				<op_kind>input</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>7400</id>
			<source_loc>6678</source_loc>
			<order>4</order>
			<instance_name>dut_And_1Ux1U_1U_4_8</instance_name>
			<opcode>38</opcode>
			<label>&amp;</label>
			<op>
				<id>237</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2870000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>7401</id>
			<source_loc>7393</source_loc>
			<order>5</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>238</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7844</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>7398</source_loc>
			</path_node>
			<delay>9.7844</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_stalling</port_name>
				<state>11</state>
				<source_loc>7399</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>7401</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>7396</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
		<reg_op>
			<id>7408</id>
			<source_loc>7396</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>234</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7409</id>
			<source_loc>7401</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>238</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6104</source_loc>
		<loop>
			<id>37</id>
			<thread>gen_do_stall_reg_full</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>15611</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>37</id>
			<thread>gen_do_stall_reg_full</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6140</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1196</code_num>
		<severity>ERROR</severity>
		<message_text>Stratus has failed to schedule one or more threads. All threads scheduled after the failure may or may not be dependent on the failed thread. </message_text>
		<phase>sched</phase>
		<order>2</order>
	</message>
	<message_counts>
		<message_count>
			<code_num>1196</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1484</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>634</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>9</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1252</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1254</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1258</code_num>
			<count>64</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>333</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>197</code_num>
			<count>331</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>288</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>42</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>1</count>
		</message_count>
	</message_counts>
	<end_time>Mon Apr 18 08:26:21 2022</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>2</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>2</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>11</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>14</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>-1</real_time>
			<cpu_time>-1</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>-1</real_time>
			<cpu_time>-1</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>-1</real_time>
			<cpu_time>-1</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>1</real_time>
			<cpu_time>11</cpu_time>
		</phase>
	</timers>
	<footprint>479620</footprint>
	<subprocess_footprint>745272</subprocess_footprint>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Synthesis complete: 2 errors, 9 warnings</summary>
	</phase_summary>
	<exit_status>2</exit_status>
</tool_log>
