//Note: initial mapping (logical qubit at each location): 4, 3, 2, 1, -1, -1, 0, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 
//Note: initial mapping (location of each logical qubit): 6, 3, 2, 1, 0, 
OPENQASM 2.0;
include "qelib1.inc";
qreg q[20];
creg c[20];
cx q[1],q[0]; //cycle: 0 //cx q[3],q[4]
cx q[3],q[2]; //cycle: 0 //cx q[1],q[2]
u3(3.141593, 0.000000, 3.141593) q[1]; //cycle: 2 //u3(3.141593, 0.000000, 3.141593) q[3]
u3(0.000000, 0.000000, 0.785398) q[0]; //cycle: 2 //u3(0.000000, 0.000000, 0.785398) q[4]
u3(0.000000, 0.000000, 0.785398) q[2]; //cycle: 2 //u3(0.000000, 0.000000, 0.785398) q[2]
u3(1.570796, 0.000000, 3.141593) q[3]; //cycle: 2 //u3(1.570796, 0.000000, 3.141593) q[1]
u3(0.000000, 0.000000, 0.785398) q[1]; //cycle: 3 //u3(0.000000, 0.000000, 0.785398) q[3]
u3(0.000000, 0.000000, 0.785398) q[3]; //cycle: 3 //u3(0.000000, 0.000000, 0.785398) q[1]
cx q[2],q[1]; //cycle: 4 //cx q[2],q[3]
cx q[3],q[2]; //cycle: 6 //cx q[1],q[2]
u3(0.000000, 0.000000, -0.785398) q[2]; //cycle: 8 //u3(0.000000, 0.000000, -0.785398) q[2]
swp q[1],q[2]; //cycle: 9
cx q[2],q[3]; //cycle: 15 //cx q[3],q[1]
cx q[2],q[1]; //cycle: 17 //cx q[3],q[2]
u3(0.000000, 0.000000, 0.785398) q[3]; //cycle: 17 //u3(0.000000, 0.000000, 0.785398) q[1]
u3(0.000000, 0.000000, -0.785398) q[2]; //cycle: 19 //u3(0.000000, 0.000000, -0.785398) q[3]
u3(0.000000, 0.000000, -0.785398) q[1]; //cycle: 19 //u3(0.000000, 0.000000, -0.785398) q[2]
swp q[2],q[3]; //cycle: 20
cx q[2],q[1]; //cycle: 26 //cx q[1],q[2]
cx q[3],q[2]; //cycle: 28 //cx q[3],q[1]
u3(1.570796, 0.000000, 3.141593) q[2]; //cycle: 30 //u3(1.570796, 0.000000, 3.141593) q[1]
cx q[2],q[6]; //cycle: 31 //cx q[1],q[0]
swp q[0],q[1]; //cycle: 32
u3(3.141593, 0.000000, 3.141593) q[2]; //cycle: 33 //u3(3.141593, 0.000000, 3.141593) q[1]
u3(0.000000, 0.000000, 0.785398) q[6]; //cycle: 33 //u3(0.000000, 0.000000, 0.785398) q[0]
u3(1.570796, 0.000000, 3.141593) q[2]; //cycle: 34 //u3(1.570796, 0.000000, 3.141593) q[1]
u3(0.000000, 0.000000, 0.785398) q[2]; //cycle: 35 //u3(0.000000, 0.000000, 0.785398) q[1]
cx q[6],q[1]; //cycle: 38 //cx q[0],q[4]
cx q[2],q[6]; //cycle: 40 //cx q[1],q[0]
cx q[1],q[2]; //cycle: 42 //cx q[4],q[1]
u3(0.000000, 0.000000, -0.785398) q[6]; //cycle: 42 //u3(0.000000, 0.000000, -0.785398) q[0]
cx q[1],q[6]; //cycle: 44 //cx q[4],q[0]
u3(0.000000, 0.000000, 0.785398) q[2]; //cycle: 44 //u3(0.000000, 0.000000, 0.785398) q[1]
u3(0.000000, 0.000000, -0.785398) q[1]; //cycle: 46 //u3(0.000000, 0.000000, -0.785398) q[4]
u3(0.000000, 0.000000, -0.785398) q[6]; //cycle: 46 //u3(0.000000, 0.000000, -0.785398) q[0]
cx q[2],q[6]; //cycle: 47 //cx q[1],q[0]
cx q[1],q[2]; //cycle: 49 //cx q[4],q[1]
cx q[6],q[1]; //cycle: 51 //cx q[0],q[4]
u3(1.570796, 0.000000, 3.141593) q[2]; //cycle: 51 //u3(1.570796, 0.000000, 3.141593) q[1]
swp q[2],q[3]; //cycle: 52
swp q[0],q[1]; //cycle: 53
cx q[1],q[2]; //cycle: 59 //cx q[2],q[3]
//37 original gates
//42 gates in generated circuit
//36 original depth (cycles)
//61 depth of generated circuit
//3406 nodes popped from queue for processing.
//1089 nodes remain in queue.
