library IEEE;
use IEEE.std_logic_1164.all;

package EE232_Group_4 is
	component AND_2 is
		port( I0 , I1 : in std_logic;
				O0 : out std_logic);
	end component;
	
	component OR_2 is
		port(I0 , I1 : in std_logic;
				O0 : out std_logic);
	end component ;

	
	component XOR_2 is
		port( I0,I1 : in std_logic;
				O0 : out std_logic);
	end component;
	
	component NOT_1 is
		port(I0 : in std_logic;
			  O0 : out std_logic);
	end component;
	
	component HALF_ADDER is
		port( I0, I1 : in std_logic;
				S, C : out std_logic);
	end component;
	component FULL_ADDER is
		port(I0,I1,CIN : in std_logic;
			  SUM,COUT : out std_logic);
	end component;
end package;
