$date
	Wed Oct 05 14:05:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ANdecoder_tb $end
$var wire 24 ! out [23:0] $end
$var reg 30 " numX [29:0] $end
$scope module D0 $end
$var wire 30 # numX [29:0] $end
$var wire 24 $ out [23:0] $end
$var wire 6 % not_mod_tri [5:0] $end
$var wire 6 & mod_tri [5:0] $end
$var wire 30 ' error_bit [29:0] $end
$var wire 60 ( and_out [59:0] $end
$var wire 30 ) AN [29:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b111111 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b10000000000000000 '
b1000000000000000000000 (
b101001 %
b11011010 !
b11011010 $
b11001111110010 )
b10110 &
b10011001111110010 "
b10011001111110010 #
#20
b10000000000000000000000000 '
b1000000000000000000000000000000000000000 (
b10111 %
b11011010 !
b11011010 $
b11001111110010 )
b101000 &
b10000000000011001111110010 "
b10000000000011001111110010 #
#30
b100000000 '
b1000000000000000000000000000000000000000000000000 (
b1110 %
b11011010 !
b11011010 $
b11001111110010 )
b110001 &
b11001011110010 "
b11001011110010 #
#40
b10 '
b10000000000000000000000000000000000000000000000000000000000 (
b100 %
b11011010 !
b11011010 $
b11001111110010 )
b111011 &
b11001111110000 "
b11001111110000 #
#50
b100000000000000000000000000000 '
b100000000000000000000000000000 (
b100001 %
b11011010 !
b11011010 $
b11001111110010 )
b11110 &
b100000000000000011001111110010 "
b100000000000000011001111110010 #
#60
