

================================================================
== Vivado HLS Report for 'Decision'
================================================================
* Date:           Tue Feb 28 21:37:19 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        DecisionChannel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|   13|   10|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2153|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     275|    398|
|Memory           |        0|      -|      36|      7|
|Multiplexer      |        -|      -|       -|    439|
|Register         |        -|      -|    1456|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1767|   2997|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Decision_AXILiteS_s_axi_U  |Decision_AXILiteS_s_axi  |        0|      0|  275|  398|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        0|      0|  275|  398|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+--------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |             Module             | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------+---------+----+----+------+-----+------+-------------+
    |recentVBools_data_U      |Decision_recentVBools_data      |        0|   2|   1|    30|    1|     1|           30|
    |recentABools_data_U      |Decision_recentVBools_data      |        0|   2|   1|    30|    1|     1|           30|
    |recentdatapoints_data_U  |Decision_recentdatapoints_data  |        0|  32|   5|    20|   16|     1|          320|
    +-------------------------+--------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                |        0|  36|   7|    80|   18|     3|          380|
    +-------------------------+--------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |AstimDelay_load_op_fu_491_p2                 |     +    |      0|  0|  32|          32|           1|
    |CircularBuffer_len_read_assign_2_fu_1085_p2  |     +    |      0|  0|  32|          32|           1|
    |CircularBuffer_len_read_assign_fu_772_p2     |     +    |      0|  0|  32|          32|           1|
    |CircularBuffer_len_write_assig_1_fu_924_p2   |     +    |      0|  0|  32|          32|           3|
    |CircularBuffer_len_write_assig_2_fu_1142_p2  |     +    |      0|  0|  32|          32|           2|
    |CircularBuffer_len_write_assig_3_fu_1249_p2  |     +    |      0|  0|  32|          32|           3|
    |CircularBuffer_len_write_assig_fu_817_p2     |     +    |      0|  0|  32|          32|           2|
    |CircularBuffer_sum_read_assign_1_fu_1079_p2  |     +    |      0|  0|  32|          32|          32|
    |CircularBuffer_sum_read_assign_fu_766_p2     |     +    |      0|  0|  32|          32|          32|
    |VstimDelay_load_op_fu_505_p2                 |     +    |      0|  0|  32|          32|           1|
    |i_12_fu_1191_p2                              |     +    |      0|  0|  32|          32|           5|
    |i_1_fu_620_p2                                |     +    |      0|  0|  32|          32|           5|
    |i_3_fu_835_p2                                |     +    |      0|  0|  32|          32|           5|
    |i_6_fu_866_p2                                |     +    |      0|  0|  32|          32|           5|
    |i_9_fu_1160_p2                               |     +    |      0|  0|  32|          32|           5|
    |i_fu_607_p2                                  |     +    |      0|  0|  32|          32|           2|
    |recentdatapoints_len_load_op_fu_556_p2       |     +    |      0|  0|  32|          32|           1|
    |tmp_33_i1_fu_1099_p2                         |     +    |      0|  0|  32|          32|           1|
    |tmp_33_i_fu_786_p2                           |     +    |      0|  0|  32|          32|           1|
    |tmp_37_i_fu_551_p2                           |     +    |      0|  0|  32|          32|          32|
    |tmp_39_i_fu_576_p2                           |     +    |      0|  0|  32|          32|           1|
    |tmp_3_fu_706_p2                              |     +    |      0|  0|  32|          32|           1|
    |tmp_4_fu_716_p2                              |     +    |      0|  0|  32|          32|           1|
    |tmp_5_fu_726_p2                              |     +    |      0|  0|  32|          32|           1|
    |CircularBuffer_sum_write_assig_1_fu_917_p2   |     -    |      0|  0|  16|          32|          32|
    |CircularBuffer_sum_write_assig_2_fu_1234_p2  |     -    |      0|  0|  16|          32|          32|
    |CircularBuffer_sum_write_assig_3_fu_1242_p2  |     -    |      0|  0|  16|          32|          32|
    |CircularBuffer_sum_write_assig_fu_909_p2     |     -    |      0|  0|  16|          32|          32|
    |datapointA_1_fu_1017_p2                      |     -    |      0|  0|  17|           1|          17|
    |datapointV_1_fu_674_p2                       |     -    |      0|  0|  17|           1|          17|
    |i_11_fu_1179_p2                              |     -    |      0|  0|  32|          32|          32|
    |i_2_fu_823_p2                                |     -    |      0|  0|  32|          32|          32|
    |i_5_fu_854_p2                                |     -    |      0|  0|  32|          32|          32|
    |i_8_fu_1148_p2                               |     -    |      0|  0|  32|          32|          32|
    |tmp_29_i1_fu_1065_p2                         |     -    |      0|  0|  32|          32|          32|
    |tmp_29_i_fu_752_p2                           |     -    |      0|  0|  32|          32|          32|
    |tmp_35_i_fu_537_p2                           |     -    |      0|  0|  32|          32|          32|
    |ap_sig_151                                   |    and   |      0|  0|   1|           1|           1|
    |ap_sig_365                                   |    and   |      0|  0|   1|           1|           1|
    |ap_sig_367                                   |    and   |      0|  0|   1|           1|           1|
    |ap_sig_404                                   |    and   |      0|  0|   1|           1|           1|
    |or_cond1_fu_1409_p2                          |    and   |      0|  0|   1|           1|           1|
    |or_cond3_fu_1458_p2                          |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_1303_p2                           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp2_fu_1389_p2                          |    and   |      0|  0|   1|           1|           1|
    |sel_tmp_fu_1369_p2                           |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_1453_p2                              |    and   |      0|  0|   1|           1|           1|
    |toReturn_5_fu_895_p2                         |    and   |      0|  0|   1|           1|           1|
    |toReturn_6_fu_901_p2                         |    and   |      0|  0|   1|           1|           1|
    |toReturn_7_fu_1220_p2                        |    and   |      0|  0|   1|           1|           1|
    |toReturn_8_fu_1226_p2                        |    and   |      0|  0|   1|           1|           1|
    |not_tmp_i_i1_fu_1215_p2                      |   icmp   |      0|  0|  11|          32|           1|
    |not_tmp_i_i2_fu_1210_p2                      |   icmp   |      0|  0|  11|          32|           1|
    |not_tmp_i_i4_fu_885_p2                       |   icmp   |      0|  0|  11|          32|           1|
    |not_tmp_i_i_fu_890_p2                        |   icmp   |      0|  0|  11|          32|           1|
    |tmp_10_fu_944_p2                             |   icmp   |      0|  0|  11|          32|          32|
    |tmp_11_fu_1011_p2                            |   icmp   |      0|  0|   3|           8|           2|
    |tmp_12_fu_1039_p2                            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_13_fu_1124_p2                            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_16_fu_1269_p2                            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_17_fu_1291_p2                            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_18_fu_1297_p2                            |   icmp   |      0|  0|  11|          32|           8|
    |tmp_20_fu_1355_p2                            |   icmp   |      0|  0|  11|          32|           1|
    |tmp_21_fu_1403_p2                            |   icmp   |      0|  0|  11|          32|          10|
    |tmp_21_not_fu_1337_p2                        |   icmp   |      0|  0|  11|          32|           1|
    |tmp_22_fu_1321_p2                            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_23_fu_1435_p2                            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_24_fu_1441_p2                            |   icmp   |      0|  0|  11|          32|          10|
    |tmp_25_fu_1326_p2                            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_34_i1_fu_1104_p2                         |   icmp   |      0|  0|  11|          32|           5|
    |tmp_34_i_fu_791_p2                           |   icmp   |      0|  0|  11|          32|           5|
    |tmp_40_i_fu_581_p2                           |   icmp   |      0|  0|  11|          32|           5|
    |tmp_8_fu_811_p2                              |   icmp   |      0|  0|  11|          32|          32|
    |tmp_9_fu_668_p2                              |   icmp   |      0|  0|   3|           8|           2|
    |tmp_i1_fu_647_p2                             |   icmp   |      0|  0|  11|          32|           1|
    |tmp_i2_fu_743_p2                             |   icmp   |      0|  0|  11|          32|           5|
    |tmp_i3_fu_978_p2                             |   icmp   |      0|  0|  11|          32|           5|
    |tmp_i4_fu_1056_p2                            |   icmp   |      0|  0|  11|          32|           5|
    |tmp_i_fu_523_p2                              |   icmp   |      0|  0|  11|          32|           5|
    |tmp_s_fu_696_p2                              |   icmp   |      0|  0|  11|          32|          32|
    |ap_sig_408                                   |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_1349_p2                           |    or    |      0|  0|   1|           1|           1|
    |toReturn_4_fu_1464_p2                        |    or    |      0|  0|  16|          13|           4|
    |toReturn_fu_1414_p2                          |    or    |      0|  0|  16|          13|          12|
    |AstimDelay_new_fu_1420_p3                    |  select  |      0|  0|  32|           1|           1|
    |CircularBuffer_head_i_read_ass_1_fu_1110_p3  |  select  |      0|  0|  32|           1|           1|
    |CircularBuffer_head_i_read_ass_fu_797_p3     |  select  |      0|  0|  32|           1|           1|
    |CircularBuffer_int_30_sum_i1_fu_1071_p3      |  select  |      0|  0|  32|           1|          32|
    |CircularBuffer_int_30_sum_i_fu_758_p3        |  select  |      0|  0|  32|           1|          32|
    |CircularBuffer_len_read_assign_1_fu_778_p3   |  select  |      0|  0|  32|           1|           5|
    |CircularBuffer_len_read_assign_3_fu_1091_p3  |  select  |      0|  0|  32|           1|           5|
    |VstimDelay_new_fu_1470_p3                    |  select  |      0|  0|  32|           1|           1|
    |datapointA_fu_996_p3                         |  select  |      0|  0|  16|           1|          16|
    |datapointV_fu_652_p3                         |  select  |      0|  0|  16|           1|           1|
    |i_10_fu_1166_p3                              |  select  |      0|  0|  32|           1|          32|
    |i_13_fu_1197_p3                              |  select  |      0|  0|  32|           1|          32|
    |i_4_fu_841_p3                                |  select  |      0|  0|  32|           1|          32|
    |i_7_fu_872_p3                                |  select  |      0|  0|  32|           1|          32|
    |p_1_fu_1023_p3                               |  select  |      0|  0|  17|           1|          17|
    |p_2_fu_1361_p3                               |  select  |      0|  0|  14|           1|          14|
    |p_i_fu_625_p3                                |  select  |      0|  0|  32|           1|          32|
    |p_s_fu_680_p3                                |  select  |      0|  0|  17|           1|          17|
    |p_tmp_i_fu_587_p3                            |  select  |      0|  0|  32|           1|           1|
    |recentdatapoints_sum_loc_i_fu_543_p3         |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_1375_p3                          |  select  |      0|  0|  13|           1|          13|
    |tmp_38_i_fu_562_p3                           |  select  |      0|  0|  32|           1|           5|
    |tmp_6_fu_497_p3                              |  select  |      0|  0|  32|           1|           1|
    |tmp_7_fu_511_p3                              |  select  |      0|  0|  32|           1|           1|
    |toReturn_1_fu_1395_p3                        |  select  |      0|  0|  13|           1|           8|
    |toReturn_2_fu_1427_p3                        |  select  |      0|  0|  13|           1|          13|
    |toReturn_3_fu_1477_p3                        |  select  |      0|  0|  13|           1|          13|
    |last_sample_is_V_V_loc_2_not_fu_1343_p2      |    xor   |      0|  0|   2|           1|           2|
    |tmp_21_not_not_fu_1383_p2                    |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                        |          |      0|  0|2153|        2073|        1350|
    +---------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ACaptureThresh_loc_reg_288          |  32|          2|   32|         64|
    |AbeatDelay_new_reg_394              |  32|          2|   32|         64|
    |VCaptureThresh_loc_reg_298          |  32|          2|   32|         64|
    |VbeatDelay_new_1_reg_326            |  32|          2|   32|         64|
    |VbeatFallDelay_new_1_reg_342        |  32|          2|   32|         64|
    |ap_NS_fsm                           |   6|         15|    1|         15|
    |last_sample_is_V_V_loc_2_reg_358    |   1|          3|    1|          3|
    |recentABools_data_address0          |   5|          4|    5|         20|
    |recentABools_len_new_phi_fu_388_p4  |  32|          2|   32|         64|
    |recentABools_len_new_reg_385        |  32|          2|   32|         64|
    |recentVBools_data_address0          |   5|          4|    5|         20|
    |recentVBools_len_new_phi_fu_320_p4  |  32|          2|   32|         64|
    |recentVBools_len_new_reg_317        |  32|          2|   32|         64|
    |recentdatapoints_data_address0      |   5|          5|    5|         25|
    |sum_1_phi_fu_379_p4                 |  32|          2|   32|         64|
    |sum_1_reg_376                       |  32|          2|   32|         64|
    |sum_phi_fu_311_p4                   |  32|          2|   32|         64|
    |sum_reg_308                         |  32|          2|   32|         64|
    |tmp_19_reg_409                      |   1|          3|    1|          3|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 439|         60|  434|        918|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ACaptureThresh                             |  32|   0|   32|          0|
    |ACaptureThresh_loc_reg_288                 |  32|   0|   32|          0|
    |AbeatDelay                                 |  32|   0|   32|          0|
    |AbeatDelay_new_reg_394                     |  32|   0|   32|          0|
    |AstimDelay                                 |  32|   0|   32|          0|
    |CircularBuffer_head_i_read_ass_1_reg_1719  |  32|   0|   32|          0|
    |CircularBuffer_head_i_read_ass_reg_1624    |  32|   0|   32|          0|
    |CircularBuffer_len_read_assign_1_reg_1616  |  32|   0|   32|          0|
    |CircularBuffer_len_read_assign_3_reg_1711  |  32|   0|   32|          0|
    |CircularBuffer_len_write_assig_2_reg_1729  |  32|   0|   32|          0|
    |CircularBuffer_len_write_assig_reg_1634    |  32|   0|   32|          0|
    |CircularBuffer_sum_read_assign_1_reg_1705  |  32|   0|   32|          0|
    |CircularBuffer_sum_read_assign_reg_1610    |  32|   0|   32|          0|
    |VCaptureThresh                             |  32|   0|   32|          0|
    |VCaptureThresh_loc_reg_298                 |  32|   0|   32|          0|
    |VbeatDelay                                 |  32|   0|   32|          0|
    |VbeatDelay_new_1_reg_326                   |  32|   0|   32|          0|
    |VbeatFallDelay                             |  32|   0|   32|          0|
    |VbeatFallDelay_new_1_reg_342               |  32|   0|   32|          0|
    |VstimDelay                                 |  32|   0|   32|          0|
    |a_thresh                                   |  32|   0|   32|          0|
    |aflip                                      |   8|   0|    8|          0|
    |ap_CS_fsm                                  |  14|   0|   14|          0|
    |data_read_reg_1495                         |  16|   0|   16|          0|
    |last_sample_is_A_V                         |   1|   0|    1|          0|
    |last_sample_is_V_V                         |   1|   0|    1|          0|
    |last_sample_is_V_V_loc_2_reg_358           |   1|   0|    1|          0|
    |not_tmp_i_i2_reg_1745                      |   1|   0|    1|          0|
    |not_tmp_i_i4_reg_1650                      |   1|   0|    1|          0|
    |p_tmp_i_reg_1556                           |  32|   0|   32|          0|
    |recentABools_data_addr_reg_1689            |   5|   0|    5|          0|
    |recentABools_data_load_reg_1700            |   1|   0|    1|          0|
    |recentABools_head_i                        |  32|   0|   32|          0|
    |recentABools_len                           |  32|   0|   32|          0|
    |recentABools_len_new_reg_385               |  32|   0|   32|          0|
    |recentABools_sum                           |  32|   0|   32|          0|
    |recentVBools_data_addr_reg_1573            |   5|   0|    5|          0|
    |recentVBools_data_load_reg_1584            |   1|   0|    1|          0|
    |recentVBools_head_i                        |  32|   0|   32|          0|
    |recentVBools_len                           |  32|   0|   32|          0|
    |recentVBools_len_new_reg_317               |  32|   0|   32|          0|
    |recentVBools_sum                           |  32|   0|   32|          0|
    |recentdatapoints_data_addr_reg_1533        |   5|   0|    5|          0|
    |recentdatapoints_head_i                    |  32|   0|   32|          0|
    |recentdatapoints_len                       |  32|   0|   32|          0|
    |recentdatapoints_sum                       |  32|   0|   32|          0|
    |sum_1_reg_376                              |  32|   0|   32|          0|
    |sum_reg_308                                |  32|   0|   32|          0|
    |tmp_12_reg_1694                            |   1|   0|    1|          0|
    |tmp_13_reg_1725                            |   1|   0|    1|          0|
    |tmp_19_reg_409                             |   1|   0|    1|          0|
    |tmp_22_reg_1772                            |   1|   0|    1|          0|
    |tmp_25_reg_1777                            |   1|   0|    1|          0|
    |tmp_38_i_reg_1550                          |  32|   0|   32|          0|
    |tmp_3_reg_1589                             |  32|   0|   32|          0|
    |tmp_4_reg_1596                             |  32|   0|   32|          0|
    |tmp_5_reg_1603                             |  32|   0|   32|          0|
    |tmp_6_reg_1538                             |  32|   0|   32|          0|
    |tmp_7_reg_1544                             |  32|   0|   32|          0|
    |tmp_8_reg_1630                             |   1|   0|    1|          0|
    |tmp_i3_reg_1674                            |   1|   0|    1|          0|
    |tmp_s_reg_1578                             |   1|   0|    1|          0|
    |toReturn_5_reg_1655                        |   1|   0|    1|          0|
    |toReturn_6_reg_1660                        |   1|   0|    1|          0|
    |toReturn_7_reg_1750                        |   1|   0|    1|          0|
    |toReturn_8_reg_1755                        |   1|   0|    1|          0|
    |v_thresh                                   |  32|   0|   32|          0|
    |val_assign_reg_1513                        |  32|   0|   32|          0|
    |vflip                                      |   8|   0|    8|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1456|   0| 1456|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   Decision   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   Decision   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   Decision   | return value |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (tmp_8)
	8  / (!tmp_8)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (tmp_13)
	13  / (!tmp_13)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
* FSM state operations: 

 <State 1>: 3.81ns
ST_1: stg_15 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset_A_V), !map !29

ST_1: stg_16 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset_V_V), !map !35

ST_1: stg_17 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset_params_V), !map !39

ST_1: stg_18 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %athresh), !map !43

ST_1: stg_19 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %vthresh), !map !47

ST_1: stg_20 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %a_flip), !map !51

ST_1: stg_21 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %v_flip), !map !55

ST_1: stg_22 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_length), !map !59

ST_1: stg_23 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v_length), !map !63

ST_1: stg_24 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i16 %data), !map !67

ST_1: stg_25 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !71

ST_1: stg_26 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @Decision_str) nounwind

ST_1: data_read [1/1] 1.00ns
codeRepl:12  %data_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %data)

ST_1: v_length_read [1/1] 1.00ns
codeRepl:13  %v_length_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %v_length)

ST_1: a_length_read [1/1] 1.00ns
codeRepl:14  %a_length_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a_length)

ST_1: v_flip_read [1/1] 1.00ns
codeRepl:15  %v_flip_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %v_flip)

ST_1: a_flip_read [1/1] 1.00ns
codeRepl:16  %a_flip_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %a_flip)

ST_1: vthresh_read [1/1] 1.00ns
codeRepl:17  %vthresh_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %vthresh)

ST_1: athresh_read [1/1] 1.00ns
codeRepl:18  %athresh_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %athresh)

ST_1: reset_params_V_read [1/1] 1.00ns
codeRepl:19  %reset_params_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %reset_params_V)

ST_1: reset_V_V_read [1/1] 1.00ns
codeRepl:20  %reset_V_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %reset_V_V)

ST_1: reset_A_V_read [1/1] 1.00ns
codeRepl:21  %reset_A_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %reset_A_V)

ST_1: stg_37 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i1 %reset_V_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_38 [1/1] 0.00ns
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i1 %reset_A_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_39 [1/1] 0.00ns
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i1 %reset_params_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_40 [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i32 %athresh, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_41 [1/1] 0.00ns
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i32 %vthresh, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_42 [1/1] 0.00ns
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i8 %a_flip, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_43 [1/1] 0.00ns
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i8 %v_flip, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_44 [1/1] 0.00ns
codeRepl:29  call void (...)* @_ssdm_op_SpecInterface(i32 %a_length, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_45 [1/1] 0.00ns
codeRepl:30  call void (...)* @_ssdm_op_SpecInterface(i32 %v_length, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: val_assign [1/1] 0.00ns
codeRepl:31  %val_assign = sext i16 %data_read to i32

ST_1: stg_47 [1/1] 0.00ns
codeRepl:32  call void (...)* @_ssdm_op_SpecInterface(i16 %data, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_48 [1/1] 0.00ns
codeRepl:33  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: AstimDelay_load [1/1] 0.00ns
codeRepl:34  %AstimDelay_load = load i32* @AstimDelay, align 4

ST_1: VstimDelay_load [1/1] 0.00ns
codeRepl:35  %VstimDelay_load = load i32* @VstimDelay, align 4

ST_1: ACaptureThresh_load [1/1] 0.00ns
codeRepl:36  %ACaptureThresh_load = load i32* @ACaptureThresh, align 4

ST_1: VCaptureThresh_load [1/1] 0.00ns
codeRepl:37  %VCaptureThresh_load = load i32* @VCaptureThresh, align 4

ST_1: stg_53 [1/1] 1.57ns
codeRepl:38  br i1 %reset_params_V_read, label %0, label %._crit_edge49_ifconv

ST_1: stg_54 [1/1] 0.00ns
:0  store i32 %vthresh_read, i32* @v_thresh, align 4

ST_1: stg_55 [1/1] 0.00ns
:1  store i32 %athresh_read, i32* @a_thresh, align 4

ST_1: stg_56 [1/1] 0.00ns
:2  store i8 %a_flip_read, i8* @aflip, align 1

ST_1: stg_57 [1/1] 0.00ns
:3  store i8 %v_flip_read, i8* @vflip, align 1

ST_1: stg_58 [1/1] 0.00ns
:4  store i32 %a_length_read, i32* @ACaptureThresh, align 4

ST_1: stg_59 [1/1] 0.00ns
:5  store i32 %v_length_read, i32* @VCaptureThresh, align 4

ST_1: stg_60 [1/1] 1.57ns
:6  br label %._crit_edge49_ifconv

ST_1: recentdatapoints_head_i_load [1/1] 0.00ns
._crit_edge49_ifconv:4  %recentdatapoints_head_i_load = load i32* @recentdatapoints_head_i, align 4

ST_1: tmp_i_7 [1/1] 0.00ns
._crit_edge49_ifconv:6  %tmp_i_7 = sext i32 %recentdatapoints_head_i_load to i64

ST_1: recentdatapoints_data_addr [1/1] 0.00ns
._crit_edge49_ifconv:7  %recentdatapoints_data_addr = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i_7

ST_1: recentdatapoints_data_load [2/2] 2.39ns
._crit_edge49_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

ST_1: AstimDelay_load_op [1/1] 2.44ns
._crit_edge49_ifconv:28  %AstimDelay_load_op = add i32 %AstimDelay_load, 1

ST_1: tmp_6 [1/1] 1.37ns
._crit_edge49_ifconv:29  %tmp_6 = select i1 %reset_A_V_read, i32 1, i32 %AstimDelay_load_op

ST_1: VstimDelay_load_op [1/1] 2.44ns
._crit_edge49_ifconv:30  %VstimDelay_load_op = add i32 %VstimDelay_load, 1

ST_1: tmp_7 [1/1] 1.37ns
._crit_edge49_ifconv:31  %tmp_7 = select i1 %reset_V_V_read, i32 1, i32 %VstimDelay_load_op


 <State 2>: 7.27ns
ST_2: ACaptureThresh_loc [1/1] 0.00ns
._crit_edge49_ifconv:0  %ACaptureThresh_loc = phi i32 [ %a_length_read, %0 ], [ %ACaptureThresh_load, %codeRepl ]

ST_2: VCaptureThresh_loc [1/1] 0.00ns
._crit_edge49_ifconv:1  %VCaptureThresh_loc = phi i32 [ %v_length_read, %0 ], [ %VCaptureThresh_load, %codeRepl ]

ST_2: recentdatapoints_len_load [1/1] 0.00ns
._crit_edge49_ifconv:2  %recentdatapoints_len_load = load i32* @recentdatapoints_len, align 4

ST_2: tmp_i [1/1] 2.52ns
._crit_edge49_ifconv:3  %tmp_i = icmp eq i32 %recentdatapoints_len_load, 20

ST_2: recentdatapoints_sum_load [1/1] 0.00ns
._crit_edge49_ifconv:5  %recentdatapoints_sum_load = load i32* @recentdatapoints_sum, align 4

ST_2: recentdatapoints_data_load [1/2] 2.39ns
._crit_edge49_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

ST_2: extLd [1/1] 0.00ns
._crit_edge49_ifconv:9  %extLd = sext i16 %recentdatapoints_data_load to i32

ST_2: tmp_35_i [1/1] 2.44ns
._crit_edge49_ifconv:10  %tmp_35_i = sub nsw i32 %recentdatapoints_sum_load, %extLd

ST_2: recentdatapoints_sum_loc_i [1/1] 0.00ns (grouped into LUT with out node tmp_37_i)
._crit_edge49_ifconv:11  %recentdatapoints_sum_loc_i = select i1 %tmp_i, i32 %tmp_35_i, i32 %recentdatapoints_sum_load

ST_2: stg_78 [1/1] 2.39ns
._crit_edge49_ifconv:12  store i16 %data_read, i16* %recentdatapoints_data_addr, align 2

ST_2: tmp_37_i [1/1] 2.44ns (out node of the LUT)
._crit_edge49_ifconv:13  %tmp_37_i = add nsw i32 %recentdatapoints_sum_loc_i, %val_assign

ST_2: recentdatapoints_len_load_op [1/1] 2.44ns
._crit_edge49_ifconv:14  %recentdatapoints_len_load_op = add i32 %recentdatapoints_len_load, 1

ST_2: tmp_38_i [1/1] 1.37ns
._crit_edge49_ifconv:15  %tmp_38_i = select i1 %tmp_i, i32 20, i32 %recentdatapoints_len_load_op

ST_2: stg_82 [1/1] 0.00ns
._crit_edge49_ifconv:16  store i32 %tmp_38_i, i32* @recentdatapoints_len, align 4

ST_2: tmp_39_i [1/1] 2.44ns
._crit_edge49_ifconv:17  %tmp_39_i = add nsw i32 %recentdatapoints_head_i_load, 1

ST_2: tmp_40_i [1/1] 2.52ns
._crit_edge49_ifconv:18  %tmp_40_i = icmp eq i32 %tmp_39_i, 20

ST_2: p_tmp_i [1/1] 1.37ns
._crit_edge49_ifconv:19  %p_tmp_i = select i1 %tmp_40_i, i32 0, i32 %tmp_39_i

ST_2: stg_86 [1/1] 0.00ns
._crit_edge49_ifconv:20  store i32 %p_tmp_i, i32* @recentdatapoints_head_i, align 4

ST_2: stg_87 [1/1] 0.00ns
._crit_edge49_ifconv:21  store i32 %tmp_37_i, i32* @recentdatapoints_sum, align 4


 <State 3>: 6.20ns
ST_3: i [1/1] 2.44ns
._crit_edge49_ifconv:33  %i = add nsw i32 %p_tmp_i, -1

ST_3: tmp [1/1] 0.00ns
._crit_edge49_ifconv:34  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i, i32 31)

ST_3: i_1 [1/1] 2.44ns
._crit_edge49_ifconv:35  %i_1 = add nsw i32 %p_tmp_i, 19

ST_3: p_i [1/1] 1.37ns
._crit_edge49_ifconv:36  %p_i = select i1 %tmp, i32 %i_1, i32 %i

ST_3: tmp_41_i [1/1] 0.00ns
._crit_edge49_ifconv:37  %tmp_41_i = sext i32 %p_i to i64

ST_3: recentdatapoints_data_addr_1 [1/1] 0.00ns
._crit_edge49_ifconv:38  %recentdatapoints_data_addr_1 = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_41_i

ST_3: recentdatapoints_data_load_1 [2/2] 2.39ns
._crit_edge49_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2

ST_3: recentVBools_head_i_load [1/1] 0.00ns
._crit_edge49_ifconv:51  %recentVBools_head_i_load = load i32* @recentVBools_head_i, align 4

ST_3: tmp_i2_8 [1/1] 0.00ns
._crit_edge49_ifconv:54  %tmp_i2_8 = sext i32 %recentVBools_head_i_load to i64

ST_3: recentVBools_data_addr [1/1] 0.00ns
._crit_edge49_ifconv:55  %recentVBools_data_addr = getelementptr [30 x i1]* @recentVBools_data, i64 0, i64 %tmp_i2_8

ST_3: recentVBools_data_load [2/2] 2.39ns
._crit_edge49_ifconv:56  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1


 <State 4>: 8.37ns
ST_4: tmp_i1 [1/1] 2.52ns
._crit_edge49_ifconv:32  %tmp_i1 = icmp eq i32 %tmp_38_i, 0

ST_4: recentdatapoints_data_load_1 [1/2] 2.39ns
._crit_edge49_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2

ST_4: datapointV [1/1] 1.37ns
._crit_edge49_ifconv:40  %datapointV = select i1 %tmp_i1, i16 0, i16 %recentdatapoints_data_load_1

ST_4: datapointV_cast [1/1] 0.00ns
._crit_edge49_ifconv:41  %datapointV_cast = sext i16 %datapointV to i17

ST_4: vflip_load [1/1] 0.00ns
._crit_edge49_ifconv:42  %vflip_load = load i8* @vflip, align 1

ST_4: tmp_9 [1/1] 2.00ns
._crit_edge49_ifconv:43  %tmp_9 = icmp eq i8 %vflip_load, -1

ST_4: datapointV_1 [1/1] 1.96ns
._crit_edge49_ifconv:44  %datapointV_1 = sub i17 0, %datapointV_cast

ST_4: p_s [1/1] 0.00ns (grouped into LUT with out node tmp_s)
._crit_edge49_ifconv:45  %p_s = select i1 %tmp_9, i17 %datapointV_1, i17 %datapointV_cast

ST_4: p_cast [1/1] 0.00ns (grouped into LUT with out node tmp_s)
._crit_edge49_ifconv:46  %p_cast = sext i17 %p_s to i32

ST_4: v_thresh_load [1/1] 0.00ns
._crit_edge49_ifconv:47  %v_thresh_load = load i32* @v_thresh, align 4

ST_4: tmp_s [1/1] 2.52ns (out node of the LUT)
._crit_edge49_ifconv:48  %tmp_s = icmp sgt i32 %p_cast, %v_thresh_load

ST_4: recentVBools_data_load [1/2] 2.39ns
._crit_edge49_ifconv:56  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1


 <State 5>: 7.98ns
ST_5: AbeatDelay_load [1/1] 0.00ns
._crit_edge49_ifconv:22  %AbeatDelay_load = load i32* @AbeatDelay, align 4

ST_5: tmp_3 [1/1] 2.44ns
._crit_edge49_ifconv:23  %tmp_3 = add nsw i32 %AbeatDelay_load, 1

ST_5: VbeatDelay_load [1/1] 0.00ns
._crit_edge49_ifconv:24  %VbeatDelay_load = load i32* @VbeatDelay, align 4

ST_5: tmp_4 [1/1] 2.44ns
._crit_edge49_ifconv:25  %tmp_4 = add nsw i32 %VbeatDelay_load, 1

ST_5: VbeatFallDelay_load [1/1] 0.00ns
._crit_edge49_ifconv:26  %VbeatFallDelay_load = load i32* @VbeatFallDelay, align 4

ST_5: tmp_5 [1/1] 2.44ns
._crit_edge49_ifconv:27  %tmp_5 = add nsw i32 %VbeatFallDelay_load, 1

ST_5: val_assign_1 [1/1] 0.00ns (grouped into LUT with out node CircularBuffer_sum_read_assign)
._crit_edge49_ifconv:49  %val_assign_1 = zext i1 %tmp_s to i32

ST_5: recentVBools_sum_load [1/1] 0.00ns
._crit_edge49_ifconv:50  %recentVBools_sum_load = load i32* @recentVBools_sum, align 4

ST_5: recentVBools_len_load [1/1] 0.00ns
._crit_edge49_ifconv:52  %recentVBools_len_load = load i32* @recentVBools_len, align 4

ST_5: tmp_i2 [1/1] 2.52ns
._crit_edge49_ifconv:53  %tmp_i2 = icmp eq i32 %recentVBools_len_load, 30

ST_5: extLd1 [1/1] 0.00ns
._crit_edge49_ifconv:57  %extLd1 = zext i1 %recentVBools_data_load to i32

ST_5: tmp_29_i [1/1] 2.44ns
._crit_edge49_ifconv:58  %tmp_29_i = sub nsw i32 %recentVBools_sum_load, %extLd1

ST_5: CircularBuffer_int_30_sum_i [1/1] 0.00ns (grouped into LUT with out node CircularBuffer_sum_read_assign)
._crit_edge49_ifconv:59  %CircularBuffer_int_30_sum_i = select i1 %tmp_i2, i32 %tmp_29_i, i32 %recentVBools_sum_load

ST_5: stg_124 [1/1] 2.39ns
._crit_edge49_ifconv:60  store i1 %tmp_s, i1* %recentVBools_data_addr, align 1

ST_5: CircularBuffer_sum_read_assign [1/1] 2.44ns (out node of the LUT)
._crit_edge49_ifconv:61  %CircularBuffer_sum_read_assign = add nsw i32 %CircularBuffer_int_30_sum_i, %val_assign_1

ST_5: CircularBuffer_len_read_assign [1/1] 2.44ns
._crit_edge49_ifconv:62  %CircularBuffer_len_read_assign = add i32 %recentVBools_len_load, 1

ST_5: CircularBuffer_len_read_assign_1 [1/1] 1.37ns
._crit_edge49_ifconv:63  %CircularBuffer_len_read_assign_1 = select i1 %tmp_i2, i32 30, i32 %CircularBuffer_len_read_assign

ST_5: tmp_33_i [1/1] 2.44ns
._crit_edge49_ifconv:64  %tmp_33_i = add nsw i32 %recentVBools_head_i_load, 1

ST_5: tmp_34_i [1/1] 2.52ns
._crit_edge49_ifconv:65  %tmp_34_i = icmp eq i32 %tmp_33_i, 30

ST_5: CircularBuffer_head_i_read_ass [1/1] 1.37ns
._crit_edge49_ifconv:66  %CircularBuffer_head_i_read_ass = select i1 %tmp_34_i, i32 0, i32 %tmp_33_i

ST_5: stg_131 [1/1] 0.00ns
._crit_edge49_ifconv:67  store i32 %CircularBuffer_head_i_read_ass, i32* @recentVBools_head_i, align 4

ST_5: tmp_8 [1/1] 2.52ns
._crit_edge49_ifconv:68  %tmp_8 = icmp sgt i32 %CircularBuffer_len_read_assign_1, %VCaptureThresh_loc

ST_5: stg_133 [1/1] 1.57ns
._crit_edge49_ifconv:69  br i1 %tmp_8, label %1, label %._crit_edge50

ST_5: CircularBuffer_len_write_assig [1/1] 2.44ns
:11  %CircularBuffer_len_write_assig = add nsw i32 %CircularBuffer_len_read_assign_1, -1


 <State 6>: 8.64ns
ST_6: i_2 [1/1] 2.44ns
:0  %i_2 = sub nsw i32 %CircularBuffer_head_i_read_ass, %CircularBuffer_len_read_assign_1

ST_6: tmp_26 [1/1] 0.00ns
:1  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_2, i32 31)

ST_6: i_3 [1/1] 2.44ns
:2  %i_3 = add nsw i32 %i_2, 30

ST_6: i_4 [1/1] 1.37ns
:3  %i_4 = select i1 %tmp_26, i32 %i_3, i32 %i_2

ST_6: tmp_28_i_i [1/1] 0.00ns
:4  %tmp_28_i_i = sext i32 %i_4 to i64

ST_6: recentVBools_data_addr_1 [1/1] 0.00ns
:5  %recentVBools_data_addr_1 = getelementptr [30 x i1]* @recentVBools_data, i64 0, i64 %tmp_28_i_i

ST_6: recentVBools_data_load_1 [2/2] 2.39ns
:6  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

ST_6: i_5 [1/1] 2.44ns
:12  %i_5 = sub nsw i32 %CircularBuffer_head_i_read_ass, %CircularBuffer_len_write_assig

ST_6: tmp_27 [1/1] 0.00ns
:13  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_5, i32 31)

ST_6: i_6 [1/1] 2.44ns
:14  %i_6 = add nsw i32 %i_5, 30

ST_6: i_7 [1/1] 1.37ns
:15  %i_7 = select i1 %tmp_27, i32 %i_6, i32 %i_5

ST_6: tmp_28_i_i9 [1/1] 0.00ns
:16  %tmp_28_i_i9 = sext i32 %i_7 to i64

ST_6: recentVBools_data_addr_2 [1/1] 0.00ns
:17  %recentVBools_data_addr_2 = getelementptr [30 x i1]* @recentVBools_data, i64 0, i64 %tmp_28_i_i9

ST_6: recentVBools_data_load_2 [2/2] 2.39ns
:18  %recentVBools_data_load_2 = load i1* %recentVBools_data_addr_2, align 1

ST_6: not_tmp_i_i4 [1/1] 2.52ns
:19  %not_tmp_i_i4 = icmp ne i32 %CircularBuffer_len_write_assig, 0


 <State 7>: 3.89ns
ST_7: recentVBools_data_load_1 [1/2] 2.39ns
:6  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

ST_7: not_tmp_i_i [1/1] 2.52ns
:7  %not_tmp_i_i = icmp ne i32 %CircularBuffer_len_read_assign_1, 0

ST_7: toReturn_5 [1/1] 1.37ns
:8  %toReturn_5 = and i1 %recentVBools_data_load_1, %not_tmp_i_i

ST_7: recentVBools_data_load_2 [1/2] 2.39ns
:18  %recentVBools_data_load_2 = load i1* %recentVBools_data_addr_2, align 1

ST_7: toReturn_6 [1/1] 1.37ns
:20  %toReturn_6 = and i1 %recentVBools_data_load_2, %not_tmp_i_i4


 <State 8>: 8.03ns
ST_8: toReturn_i_cast [1/1] 0.00ns
:9  %toReturn_i_cast = zext i1 %toReturn_5 to i32

ST_8: CircularBuffer_sum_write_assig [1/1] 1.97ns
:10  %CircularBuffer_sum_write_assig = sub nsw i32 %CircularBuffer_sum_read_assign, %toReturn_i_cast

ST_8: toReturn_i12_cast [1/1] 0.00ns
:21  %toReturn_i12_cast = zext i1 %toReturn_6 to i32

ST_8: CircularBuffer_sum_write_assig_1 [1/1] 1.97ns
:22  %CircularBuffer_sum_write_assig_1 = sub nsw i32 %CircularBuffer_sum_write_assig, %toReturn_i12_cast

ST_8: CircularBuffer_len_write_assig_1 [1/1] 2.44ns
:23  %CircularBuffer_len_write_assig_1 = add nsw i32 %CircularBuffer_len_read_assign_1, -2

ST_8: stg_160 [1/1] 1.57ns
:24  br label %._crit_edge50

ST_8: sum [1/1] 0.00ns
._crit_edge50:0  %sum = phi i32 [ %CircularBuffer_sum_write_assig_1, %1 ], [ %CircularBuffer_sum_read_assign, %._crit_edge49_ifconv ]

ST_8: recentVBools_len_new [1/1] 0.00ns
._crit_edge50:1  %recentVBools_len_new = phi i32 [ %CircularBuffer_len_write_assig_1, %1 ], [ %CircularBuffer_len_read_assign_1, %._crit_edge49_ifconv ]

ST_8: tmp_1 [1/1] 0.00ns
._crit_edge50:2  %tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %VCaptureThresh_loc, i32 1, i32 31)

ST_8: tmp_2 [1/1] 0.00ns
._crit_edge50:3  %tmp_2 = sext i31 %tmp_1 to i32

ST_8: tmp_10 [1/1] 2.52ns
._crit_edge50:4  %tmp_10 = icmp sgt i32 %sum, %tmp_2

ST_8: stg_166 [1/1] 0.00ns
._crit_edge50:5  store i32 %recentVBools_len_new, i32* @recentVBools_len, align 4

ST_8: stg_167 [1/1] 0.00ns
._crit_edge50:6  store i32 %sum, i32* @recentVBools_sum, align 4

ST_8: last_sample_is_V_V_load [1/1] 0.00ns
._crit_edge50:7  %last_sample_is_V_V_load = load i1* @last_sample_is_V_V, align 1

ST_8: stg_169 [1/1] 0.00ns
._crit_edge50:8  br i1 %tmp_10, label %2, label %4

ST_8: stg_170 [1/1] 1.57ns
:0  br i1 %last_sample_is_V_V_load, label %5, label %._crit_edge51_ifconv

ST_8: stg_171 [1/1] 1.57ns
:0  store i1 false, i1* @last_sample_is_V_V, align 1

ST_8: stg_172 [1/1] 1.57ns
:1  br label %._crit_edge51_ifconv

ST_8: stg_173 [1/1] 1.57ns
:0  br i1 %last_sample_is_V_V_load, label %._crit_edge51_ifconv, label %3

ST_8: stg_174 [1/1] 1.57ns
:0  store i1 true, i1* @last_sample_is_V_V, align 1

ST_8: stg_175 [1/1] 1.57ns
:1  br label %._crit_edge51_ifconv

ST_8: tmp_i3 [1/1] 2.52ns
._crit_edge51_ifconv:3  %tmp_i3 = icmp eq i32 %tmp_38_i, 20

ST_8: tmp_i3_9 [1/1] 0.00ns
._crit_edge51_ifconv:4  %tmp_i3_9 = sext i32 %p_tmp_i to i64

ST_8: recentdatapoints_data_addr_2 [1/1] 0.00ns
._crit_edge51_ifconv:5  %recentdatapoints_data_addr_2 = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i3_9

ST_8: recentdatapoints_data_load_2 [2/2] 2.39ns
._crit_edge51_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2

ST_8: recentABools_head_i_load [1/1] 0.00ns
._crit_edge51_ifconv:18  %recentABools_head_i_load = load i32* @recentABools_head_i, align 4

ST_8: tmp_i4_10 [1/1] 0.00ns
._crit_edge51_ifconv:21  %tmp_i4_10 = sext i32 %recentABools_head_i_load to i64

ST_8: recentABools_data_addr [1/1] 0.00ns
._crit_edge51_ifconv:22  %recentABools_data_addr = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_i4_10

ST_8: recentABools_data_load [2/2] 2.39ns
._crit_edge51_ifconv:23  %recentABools_data_load = load i1* %recentABools_data_addr, align 1


 <State 9>: 8.24ns
ST_9: recentdatapoints_data_load_2 [1/2] 2.39ns
._crit_edge51_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2

ST_9: datapointA [1/1] 1.37ns
._crit_edge51_ifconv:7  %datapointA = select i1 %tmp_i3, i16 %recentdatapoints_data_load_2, i16 0

ST_9: datapointA_cast [1/1] 0.00ns
._crit_edge51_ifconv:8  %datapointA_cast = sext i16 %datapointA to i17

ST_9: aflip_load [1/1] 0.00ns
._crit_edge51_ifconv:9  %aflip_load = load i8* @aflip, align 1

ST_9: tmp_11 [1/1] 2.00ns
._crit_edge51_ifconv:10  %tmp_11 = icmp eq i8 %aflip_load, -1

ST_9: datapointA_1 [1/1] 1.96ns
._crit_edge51_ifconv:11  %datapointA_1 = sub i17 0, %datapointA_cast

ST_9: p_1 [1/1] 0.00ns (grouped into LUT with out node tmp_12)
._crit_edge51_ifconv:12  %p_1 = select i1 %tmp_11, i17 %datapointA_1, i17 %datapointA_cast

ST_9: p_1_cast [1/1] 0.00ns (grouped into LUT with out node tmp_12)
._crit_edge51_ifconv:13  %p_1_cast = sext i17 %p_1 to i32

ST_9: a_thresh_load [1/1] 0.00ns
._crit_edge51_ifconv:14  %a_thresh_load = load i32* @a_thresh, align 4

ST_9: tmp_12 [1/1] 2.52ns (out node of the LUT)
._crit_edge51_ifconv:15  %tmp_12 = icmp sgt i32 %p_1_cast, %a_thresh_load

ST_9: recentABools_data_load [1/2] 2.39ns
._crit_edge51_ifconv:23  %recentABools_data_load = load i1* %recentABools_data_addr, align 1


 <State 10>: 7.98ns
ST_10: VbeatDelay_new_1 [1/1] 0.00ns
._crit_edge51_ifconv:0  %VbeatDelay_new_1 = phi i32 [ %tmp_4, %2 ], [ 0, %3 ], [ %tmp_4, %5 ], [ %tmp_4, %4 ]

ST_10: VbeatFallDelay_new_1 [1/1] 0.00ns
._crit_edge51_ifconv:1  %VbeatFallDelay_new_1 = phi i32 [ %tmp_5, %2 ], [ %tmp_5, %3 ], [ 0, %5 ], [ %tmp_5, %4 ]

ST_10: last_sample_is_V_V_loc_2 [1/1] 0.00ns
._crit_edge51_ifconv:2  %last_sample_is_V_V_loc_2 = phi i1 [ %last_sample_is_V_V_load, %2 ], [ true, %3 ], [ false, %5 ], [ %last_sample_is_V_V_load, %4 ]

ST_10: val_assign_2 [1/1] 0.00ns (grouped into LUT with out node CircularBuffer_sum_read_assign_1)
._crit_edge51_ifconv:16  %val_assign_2 = zext i1 %tmp_12 to i32

ST_10: recentABools_sum_load [1/1] 0.00ns
._crit_edge51_ifconv:17  %recentABools_sum_load = load i32* @recentABools_sum, align 4

ST_10: recentABools_len_load [1/1] 0.00ns
._crit_edge51_ifconv:19  %recentABools_len_load = load i32* @recentABools_len, align 4

ST_10: tmp_i4 [1/1] 2.52ns
._crit_edge51_ifconv:20  %tmp_i4 = icmp eq i32 %recentABools_len_load, 30

ST_10: extLd2 [1/1] 0.00ns
._crit_edge51_ifconv:24  %extLd2 = zext i1 %recentABools_data_load to i32

ST_10: tmp_29_i1 [1/1] 2.44ns
._crit_edge51_ifconv:25  %tmp_29_i1 = sub nsw i32 %recentABools_sum_load, %extLd2

ST_10: CircularBuffer_int_30_sum_i1 [1/1] 0.00ns (grouped into LUT with out node CircularBuffer_sum_read_assign_1)
._crit_edge51_ifconv:26  %CircularBuffer_int_30_sum_i1 = select i1 %tmp_i4, i32 %tmp_29_i1, i32 %recentABools_sum_load

ST_10: stg_205 [1/1] 2.39ns
._crit_edge51_ifconv:27  store i1 %tmp_12, i1* %recentABools_data_addr, align 1

ST_10: CircularBuffer_sum_read_assign_1 [1/1] 2.44ns (out node of the LUT)
._crit_edge51_ifconv:28  %CircularBuffer_sum_read_assign_1 = add nsw i32 %CircularBuffer_int_30_sum_i1, %val_assign_2

ST_10: CircularBuffer_len_read_assign_2 [1/1] 2.44ns
._crit_edge51_ifconv:29  %CircularBuffer_len_read_assign_2 = add i32 %recentABools_len_load, 1

ST_10: CircularBuffer_len_read_assign_3 [1/1] 1.37ns
._crit_edge51_ifconv:30  %CircularBuffer_len_read_assign_3 = select i1 %tmp_i4, i32 30, i32 %CircularBuffer_len_read_assign_2

ST_10: tmp_33_i1 [1/1] 2.44ns
._crit_edge51_ifconv:31  %tmp_33_i1 = add nsw i32 %recentABools_head_i_load, 1

ST_10: tmp_34_i1 [1/1] 2.52ns
._crit_edge51_ifconv:32  %tmp_34_i1 = icmp eq i32 %tmp_33_i1, 30

ST_10: CircularBuffer_head_i_read_ass_1 [1/1] 1.37ns
._crit_edge51_ifconv:33  %CircularBuffer_head_i_read_ass_1 = select i1 %tmp_34_i1, i32 0, i32 %tmp_33_i1

ST_10: stg_212 [1/1] 0.00ns
._crit_edge51_ifconv:34  store i32 %CircularBuffer_head_i_read_ass_1, i32* @recentABools_head_i, align 4

ST_10: tmp_13 [1/1] 2.52ns
._crit_edge51_ifconv:35  %tmp_13 = icmp sgt i32 %CircularBuffer_len_read_assign_3, %ACaptureThresh_loc

ST_10: stg_214 [1/1] 0.00ns
._crit_edge51_ifconv:36  store i32 %VbeatFallDelay_new_1, i32* @VbeatFallDelay, align 4

ST_10: stg_215 [1/1] 0.00ns
._crit_edge51_ifconv:37  store i32 %VbeatDelay_new_1, i32* @VbeatDelay, align 4

ST_10: stg_216 [1/1] 1.57ns
._crit_edge51_ifconv:38  br i1 %tmp_13, label %6, label %._crit_edge53

ST_10: CircularBuffer_len_write_assig_2 [1/1] 2.44ns
:11  %CircularBuffer_len_write_assig_2 = add nsw i32 %CircularBuffer_len_read_assign_3, -1


 <State 11>: 8.64ns
ST_11: i_8 [1/1] 2.44ns
:0  %i_8 = sub nsw i32 %CircularBuffer_head_i_read_ass_1, %CircularBuffer_len_read_assign_3

ST_11: tmp_28 [1/1] 0.00ns
:1  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_8, i32 31)

ST_11: i_9 [1/1] 2.44ns
:2  %i_9 = add nsw i32 %i_8, 30

ST_11: i_10 [1/1] 1.37ns
:3  %i_10 = select i1 %tmp_28, i32 %i_9, i32 %i_8

ST_11: tmp_28_i_i1 [1/1] 0.00ns
:4  %tmp_28_i_i1 = sext i32 %i_10 to i64

ST_11: recentABools_data_addr_1 [1/1] 0.00ns
:5  %recentABools_data_addr_1 = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_28_i_i1

ST_11: recentABools_data_load_1 [2/2] 2.39ns
:6  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

ST_11: i_11 [1/1] 2.44ns
:12  %i_11 = sub nsw i32 %CircularBuffer_head_i_read_ass_1, %CircularBuffer_len_write_assig_2

ST_11: tmp_29 [1/1] 0.00ns
:13  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_11, i32 31)

ST_11: i_12 [1/1] 2.44ns
:14  %i_12 = add nsw i32 %i_11, 30

ST_11: i_13 [1/1] 1.37ns
:15  %i_13 = select i1 %tmp_29, i32 %i_12, i32 %i_11

ST_11: tmp_28_i_i2 [1/1] 0.00ns
:16  %tmp_28_i_i2 = sext i32 %i_13 to i64

ST_11: recentABools_data_addr_2 [1/1] 0.00ns
:17  %recentABools_data_addr_2 = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_28_i_i2

ST_11: recentABools_data_load_2 [2/2] 2.39ns
:18  %recentABools_data_load_2 = load i1* %recentABools_data_addr_2, align 1

ST_11: not_tmp_i_i2 [1/1] 2.52ns
:19  %not_tmp_i_i2 = icmp ne i32 %CircularBuffer_len_write_assig_2, 0


 <State 12>: 3.89ns
ST_12: recentABools_data_load_1 [1/2] 2.39ns
:6  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

ST_12: not_tmp_i_i1 [1/1] 2.52ns
:7  %not_tmp_i_i1 = icmp ne i32 %CircularBuffer_len_read_assign_3, 0

ST_12: toReturn_7 [1/1] 1.37ns
:8  %toReturn_7 = and i1 %recentABools_data_load_1, %not_tmp_i_i1

ST_12: recentABools_data_load_2 [1/2] 2.39ns
:18  %recentABools_data_load_2 = load i1* %recentABools_data_addr_2, align 1

ST_12: toReturn_8 [1/1] 1.37ns
:20  %toReturn_8 = and i1 %recentABools_data_load_2, %not_tmp_i_i2


 <State 13>: 8.03ns
ST_13: toReturn_i25_cast [1/1] 0.00ns
:9  %toReturn_i25_cast = zext i1 %toReturn_7 to i32

ST_13: CircularBuffer_sum_write_assig_2 [1/1] 1.97ns
:10  %CircularBuffer_sum_write_assig_2 = sub nsw i32 %CircularBuffer_sum_read_assign_1, %toReturn_i25_cast

ST_13: toReturn_i38_cast [1/1] 0.00ns
:21  %toReturn_i38_cast = zext i1 %toReturn_8 to i32

ST_13: CircularBuffer_sum_write_assig_3 [1/1] 1.97ns
:22  %CircularBuffer_sum_write_assig_3 = sub nsw i32 %CircularBuffer_sum_write_assig_2, %toReturn_i38_cast

ST_13: CircularBuffer_len_write_assig_3 [1/1] 2.44ns
:23  %CircularBuffer_len_write_assig_3 = add nsw i32 %CircularBuffer_len_read_assign_3, -2

ST_13: stg_243 [1/1] 1.57ns
:24  br label %._crit_edge53

ST_13: sum_1 [1/1] 0.00ns
._crit_edge53:0  %sum_1 = phi i32 [ %CircularBuffer_sum_write_assig_3, %6 ], [ %CircularBuffer_sum_read_assign_1, %._crit_edge51_ifconv ]

ST_13: recentABools_len_new [1/1] 0.00ns
._crit_edge53:1  %recentABools_len_new = phi i32 [ %CircularBuffer_len_write_assig_3, %6 ], [ %CircularBuffer_len_read_assign_3, %._crit_edge51_ifconv ]

ST_13: tmp_14 [1/1] 0.00ns
._crit_edge53:2  %tmp_14 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %ACaptureThresh_loc, i32 1, i32 31)

ST_13: tmp_15 [1/1] 0.00ns
._crit_edge53:3  %tmp_15 = sext i31 %tmp_14 to i32

ST_13: tmp_16 [1/1] 2.52ns
._crit_edge53:4  %tmp_16 = icmp sgt i32 %sum_1, %tmp_15

ST_13: stg_249 [1/1] 0.00ns
._crit_edge53:5  store i32 %recentABools_len_new, i32* @recentABools_len, align 4

ST_13: stg_250 [1/1] 0.00ns
._crit_edge53:6  store i32 %sum_1, i32* @recentABools_sum, align 4

ST_13: last_sample_is_A_V_load [1/1] 0.00ns
._crit_edge53:7  %last_sample_is_A_V_load = load i1* @last_sample_is_A_V, align 1

ST_13: stg_252 [1/1] 0.00ns
._crit_edge53:8  br i1 %tmp_16, label %7, label %._crit_edge54

ST_13: tmp_17 [1/1] 2.52ns
:0  %tmp_17 = icmp sgt i32 %VbeatDelay_new_1, %VbeatFallDelay_new_1

ST_13: tmp_18 [1/1] 2.52ns
:1  %tmp_18 = icmp sgt i32 %VbeatFallDelay_new_1, 250

ST_13: or_cond [1/1] 1.37ns
:2  %or_cond = and i1 %tmp_17, %tmp_18

ST_13: stg_256 [1/1] 0.00ns
:3  br i1 %or_cond, label %8, label %._crit_edge54

ST_13: stg_257 [1/1] 1.57ns
._crit_edge54:0  br i1 %last_sample_is_A_V_load, label %10, label %._crit_edge56_ifconv

ST_13: stg_258 [1/1] 1.57ns
:0  store i1 false, i1* @last_sample_is_A_V, align 1

ST_13: stg_259 [1/1] 1.57ns
:1  br label %._crit_edge56_ifconv

ST_13: stg_260 [1/1] 1.57ns
:0  br i1 %last_sample_is_A_V_load, label %._crit_edge56_ifconv, label %9

ST_13: stg_261 [1/1] 1.57ns
:0  store i1 true, i1* @last_sample_is_A_V, align 1

ST_13: stg_262 [1/1] 1.57ns
:1  br label %._crit_edge56_ifconv

ST_13: tmp_22 [1/1] 2.52ns
._crit_edge56_ifconv:14  %tmp_22 = icmp sgt i32 %tmp_6, %ACaptureThresh_loc

ST_13: tmp_25 [1/1] 2.52ns
._crit_edge56_ifconv:22  %tmp_25 = icmp sgt i32 %tmp_7, %VCaptureThresh_loc


 <State 14>: 8.00ns
ST_14: AbeatDelay_new [1/1] 0.00ns
._crit_edge56_ifconv:0  %AbeatDelay_new = phi i32 [ %tmp_3, %8 ], [ 0, %9 ], [ %tmp_3, %10 ], [ %tmp_3, %._crit_edge54 ]

ST_14: tmp_19 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
._crit_edge56_ifconv:1  %tmp_19 = phi i1 [ %last_sample_is_A_V_load, %8 ], [ true, %9 ], [ false, %10 ], [ %last_sample_is_A_V_load, %._crit_edge54 ]

ST_14: stg_267 [1/1] 0.00ns
._crit_edge56_ifconv:2  store i32 %AbeatDelay_new, i32* @AbeatDelay, align 4

ST_14: tmp_21_not [1/1] 2.52ns
._crit_edge56_ifconv:3  %tmp_21_not = icmp ne i32 %VbeatDelay_new_1, 0

ST_14: last_sample_is_V_V_loc_2_not [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
._crit_edge56_ifconv:4  %last_sample_is_V_V_loc_2_not = xor i1 %last_sample_is_V_V_loc_2, true

ST_14: brmerge [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
._crit_edge56_ifconv:5  %brmerge = or i1 %tmp_21_not, %last_sample_is_V_V_loc_2_not

ST_14: tmp_20 [1/1] 2.52ns
._crit_edge56_ifconv:6  %tmp_20 = icmp eq i32 %AbeatDelay_new, 0

ST_14: p_2 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
._crit_edge56_ifconv:7  %p_2 = select i1 %tmp_19, i13 -4096, i13 0

ST_14: sel_tmp [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
._crit_edge56_ifconv:8  %sel_tmp = and i1 %brmerge, %tmp_20

ST_14: sel_tmp1 [1/1] 1.37ns (out node of the LUT)
._crit_edge56_ifconv:9  %sel_tmp1 = select i1 %sel_tmp, i13 %p_2, i13 0

ST_14: tmp_21_not_not [1/1] 0.00ns (grouped into LUT with out node toReturn_1)
._crit_edge56_ifconv:10  %tmp_21_not_not = xor i1 %tmp_21_not, true

ST_14: sel_tmp2 [1/1] 0.00ns (grouped into LUT with out node toReturn_1)
._crit_edge56_ifconv:11  %sel_tmp2 = and i1 %last_sample_is_V_V_loc_2, %tmp_21_not_not

ST_14: toReturn_1 [1/1] 1.37ns (out node of the LUT)
._crit_edge56_ifconv:12  %toReturn_1 = select i1 %sel_tmp2, i13 240, i13 %sel_tmp1

ST_14: tmp_21 [1/1] 2.52ns
._crit_edge56_ifconv:13  %tmp_21 = icmp sgt i32 %AbeatDelay_new, 1000

ST_14: or_cond1 [1/1] 1.37ns
._crit_edge56_ifconv:15  %or_cond1 = and i1 %tmp_21, %tmp_22

ST_14: toReturn [1/1] 0.00ns (grouped into LUT with out node toReturn_2)
._crit_edge56_ifconv:16  %toReturn = or i13 %toReturn_1, 3840

ST_14: AstimDelay_new [1/1] 1.37ns
._crit_edge56_ifconv:17  %AstimDelay_new = select i1 %or_cond1, i32 0, i32 %tmp_6

ST_14: toReturn_2 [1/1] 1.37ns (out node of the LUT)
._crit_edge56_ifconv:18  %toReturn_2 = select i1 %or_cond1, i13 %toReturn, i13 %toReturn_1

ST_14: tmp_23 [1/1] 2.52ns
._crit_edge56_ifconv:19  %tmp_23 = icmp sgt i32 %VbeatDelay_new_1, %AbeatDelay_new

ST_14: tmp_24 [1/1] 2.52ns
._crit_edge56_ifconv:20  %tmp_24 = icmp sgt i32 %AbeatDelay_new, 900

ST_14: stg_285 [1/1] 0.00ns
._crit_edge56_ifconv:21  store i32 %AstimDelay_new, i32* @AstimDelay, align 4

ST_14: tmp1 [1/1] 0.00ns (grouped into LUT with out node or_cond3)
._crit_edge56_ifconv:23  %tmp1 = and i1 %tmp_24, %tmp_25

ST_14: or_cond3 [1/1] 1.37ns (out node of the LUT)
._crit_edge56_ifconv:24  %or_cond3 = and i1 %tmp1, %tmp_23

ST_14: toReturn_4 [1/1] 0.00ns (grouped into LUT with out node toReturn_3)
._crit_edge56_ifconv:25  %toReturn_4 = or i13 %toReturn_2, 15

ST_14: VstimDelay_new [1/1] 1.37ns
._crit_edge56_ifconv:26  %VstimDelay_new = select i1 %or_cond3, i32 0, i32 %tmp_7

ST_14: toReturn_3 [1/1] 1.37ns (out node of the LUT)
._crit_edge56_ifconv:27  %toReturn_3 = select i1 %or_cond3, i13 %toReturn_4, i13 %toReturn_2

ST_14: toReturn_3_cast [1/1] 0.00ns
._crit_edge56_ifconv:28  %toReturn_3_cast = sext i13 %toReturn_3 to i16

ST_14: stg_292 [1/1] 0.00ns
._crit_edge56_ifconv:29  store i32 %VstimDelay_new, i32* @VstimDelay, align 4

ST_14: stg_293 [1/1] 0.00ns
._crit_edge56_ifconv:30  ret i16 %toReturn_3_cast



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reset_A_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_params_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ athresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vthresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_flip]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_flip]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ AstimDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ VstimDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ACaptureThresh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ VCaptureThresh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ v_thresh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ a_thresh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ aflip]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ vflip]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_head_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ AbeatDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ VbeatDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ VbeatFallDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_head_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ last_sample_is_V_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_head_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ last_sample_is_A_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_15                           (specbitsmap  ) [ 000000000000000]
stg_16                           (specbitsmap  ) [ 000000000000000]
stg_17                           (specbitsmap  ) [ 000000000000000]
stg_18                           (specbitsmap  ) [ 000000000000000]
stg_19                           (specbitsmap  ) [ 000000000000000]
stg_20                           (specbitsmap  ) [ 000000000000000]
stg_21                           (specbitsmap  ) [ 000000000000000]
stg_22                           (specbitsmap  ) [ 000000000000000]
stg_23                           (specbitsmap  ) [ 000000000000000]
stg_24                           (specbitsmap  ) [ 000000000000000]
stg_25                           (specbitsmap  ) [ 000000000000000]
stg_26                           (spectopmodule) [ 000000000000000]
data_read                        (read         ) [ 001000000000000]
v_length_read                    (read         ) [ 011000000000000]
a_length_read                    (read         ) [ 011000000000000]
v_flip_read                      (read         ) [ 000000000000000]
a_flip_read                      (read         ) [ 000000000000000]
vthresh_read                     (read         ) [ 000000000000000]
athresh_read                     (read         ) [ 000000000000000]
reset_params_V_read              (read         ) [ 010000000000000]
reset_V_V_read                   (read         ) [ 000000000000000]
reset_A_V_read                   (read         ) [ 000000000000000]
stg_37                           (specinterface) [ 000000000000000]
stg_38                           (specinterface) [ 000000000000000]
stg_39                           (specinterface) [ 000000000000000]
stg_40                           (specinterface) [ 000000000000000]
stg_41                           (specinterface) [ 000000000000000]
stg_42                           (specinterface) [ 000000000000000]
stg_43                           (specinterface) [ 000000000000000]
stg_44                           (specinterface) [ 000000000000000]
stg_45                           (specinterface) [ 000000000000000]
val_assign                       (sext         ) [ 001000000000000]
stg_47                           (specinterface) [ 000000000000000]
stg_48                           (specinterface) [ 000000000000000]
AstimDelay_load                  (load         ) [ 000000000000000]
VstimDelay_load                  (load         ) [ 000000000000000]
ACaptureThresh_load              (load         ) [ 011000000000000]
VCaptureThresh_load              (load         ) [ 011000000000000]
stg_53                           (br           ) [ 011000000000000]
stg_54                           (store        ) [ 000000000000000]
stg_55                           (store        ) [ 000000000000000]
stg_56                           (store        ) [ 000000000000000]
stg_57                           (store        ) [ 000000000000000]
stg_58                           (store        ) [ 000000000000000]
stg_59                           (store        ) [ 000000000000000]
stg_60                           (br           ) [ 011000000000000]
recentdatapoints_head_i_load     (load         ) [ 001000000000000]
tmp_i_7                          (sext         ) [ 000000000000000]
recentdatapoints_data_addr       (getelementptr) [ 001000000000000]
AstimDelay_load_op               (add          ) [ 000000000000000]
tmp_6                            (select       ) [ 001111111111111]
VstimDelay_load_op               (add          ) [ 000000000000000]
tmp_7                            (select       ) [ 001111111111111]
ACaptureThresh_loc               (phi          ) [ 001111111111110]
VCaptureThresh_loc               (phi          ) [ 001111111111110]
recentdatapoints_len_load        (load         ) [ 000000000000000]
tmp_i                            (icmp         ) [ 000000000000000]
recentdatapoints_sum_load        (load         ) [ 000000000000000]
recentdatapoints_data_load       (load         ) [ 000000000000000]
extLd                            (sext         ) [ 000000000000000]
tmp_35_i                         (sub          ) [ 000000000000000]
recentdatapoints_sum_loc_i       (select       ) [ 000000000000000]
stg_78                           (store        ) [ 000000000000000]
tmp_37_i                         (add          ) [ 000000000000000]
recentdatapoints_len_load_op     (add          ) [ 000000000000000]
tmp_38_i                         (select       ) [ 000111111000000]
stg_82                           (store        ) [ 000000000000000]
tmp_39_i                         (add          ) [ 000000000000000]
tmp_40_i                         (icmp         ) [ 000000000000000]
p_tmp_i                          (select       ) [ 000111111000000]
stg_86                           (store        ) [ 000000000000000]
stg_87                           (store        ) [ 000000000000000]
i                                (add          ) [ 000000000000000]
tmp                              (bitselect    ) [ 000000000000000]
i_1                              (add          ) [ 000000000000000]
p_i                              (select       ) [ 000000000000000]
tmp_41_i                         (sext         ) [ 000000000000000]
recentdatapoints_data_addr_1     (getelementptr) [ 000010000000000]
recentVBools_head_i_load         (load         ) [ 000011000000000]
tmp_i2_8                         (sext         ) [ 000000000000000]
recentVBools_data_addr           (getelementptr) [ 000011000000000]
tmp_i1                           (icmp         ) [ 000000000000000]
recentdatapoints_data_load_1     (load         ) [ 000000000000000]
datapointV                       (select       ) [ 000000000000000]
datapointV_cast                  (sext         ) [ 000000000000000]
vflip_load                       (load         ) [ 000000000000000]
tmp_9                            (icmp         ) [ 000000000000000]
datapointV_1                     (sub          ) [ 000000000000000]
p_s                              (select       ) [ 000000000000000]
p_cast                           (sext         ) [ 000000000000000]
v_thresh_load                    (load         ) [ 000000000000000]
tmp_s                            (icmp         ) [ 000001000000000]
recentVBools_data_load           (load         ) [ 000001000000000]
AbeatDelay_load                  (load         ) [ 000000000000000]
tmp_3                            (add          ) [ 000000111111111]
VbeatDelay_load                  (load         ) [ 000000000000000]
tmp_4                            (add          ) [ 000000111110000]
VbeatFallDelay_load              (load         ) [ 000000000000000]
tmp_5                            (add          ) [ 000000111110000]
val_assign_1                     (zext         ) [ 000000000000000]
recentVBools_sum_load            (load         ) [ 000000000000000]
recentVBools_len_load            (load         ) [ 000000000000000]
tmp_i2                           (icmp         ) [ 000000000000000]
extLd1                           (zext         ) [ 000000000000000]
tmp_29_i                         (sub          ) [ 000000000000000]
CircularBuffer_int_30_sum_i      (select       ) [ 000000000000000]
stg_124                          (store        ) [ 000000000000000]
CircularBuffer_sum_read_assign   (add          ) [ 000001111000000]
CircularBuffer_len_read_assign   (add          ) [ 000000000000000]
CircularBuffer_len_read_assign_1 (select       ) [ 000001111000000]
tmp_33_i                         (add          ) [ 000000000000000]
tmp_34_i                         (icmp         ) [ 000000000000000]
CircularBuffer_head_i_read_ass   (select       ) [ 000000100000000]
stg_131                          (store        ) [ 000000000000000]
tmp_8                            (icmp         ) [ 000001111000000]
stg_133                          (br           ) [ 000001111000000]
CircularBuffer_len_write_assig   (add          ) [ 000000100000000]
i_2                              (sub          ) [ 000000000000000]
tmp_26                           (bitselect    ) [ 000000000000000]
i_3                              (add          ) [ 000000000000000]
i_4                              (select       ) [ 000000000000000]
tmp_28_i_i                       (sext         ) [ 000000000000000]
recentVBools_data_addr_1         (getelementptr) [ 000000010000000]
i_5                              (sub          ) [ 000000000000000]
tmp_27                           (bitselect    ) [ 000000000000000]
i_6                              (add          ) [ 000000000000000]
i_7                              (select       ) [ 000000000000000]
tmp_28_i_i9                      (sext         ) [ 000000000000000]
recentVBools_data_addr_2         (getelementptr) [ 000000010000000]
not_tmp_i_i4                     (icmp         ) [ 000000010000000]
recentVBools_data_load_1         (load         ) [ 000000000000000]
not_tmp_i_i                      (icmp         ) [ 000000000000000]
toReturn_5                       (and          ) [ 000000001000000]
recentVBools_data_load_2         (load         ) [ 000000000000000]
toReturn_6                       (and          ) [ 000000001000000]
toReturn_i_cast                  (zext         ) [ 000000000000000]
CircularBuffer_sum_write_assig   (sub          ) [ 000000000000000]
toReturn_i12_cast                (zext         ) [ 000000000000000]
CircularBuffer_sum_write_assig_1 (sub          ) [ 000000000000000]
CircularBuffer_len_write_assig_1 (add          ) [ 000000000000000]
stg_160                          (br           ) [ 000000000000000]
sum                              (phi          ) [ 000000001000000]
recentVBools_len_new             (phi          ) [ 000000001000000]
tmp_1                            (partselect   ) [ 000000000000000]
tmp_2                            (sext         ) [ 000000000000000]
tmp_10                           (icmp         ) [ 000000001000000]
stg_166                          (store        ) [ 000000000000000]
stg_167                          (store        ) [ 000000000000000]
last_sample_is_V_V_load          (load         ) [ 000000001110000]
stg_169                          (br           ) [ 000000000000000]
stg_170                          (br           ) [ 000000001110000]
stg_171                          (store        ) [ 000000000000000]
stg_172                          (br           ) [ 000000001110000]
stg_173                          (br           ) [ 000000001110000]
stg_174                          (store        ) [ 000000000000000]
stg_175                          (br           ) [ 000000001110000]
tmp_i3                           (icmp         ) [ 000000000100000]
tmp_i3_9                         (sext         ) [ 000000000000000]
recentdatapoints_data_addr_2     (getelementptr) [ 000000000100000]
recentABools_head_i_load         (load         ) [ 000000000110000]
tmp_i4_10                        (sext         ) [ 000000000000000]
recentABools_data_addr           (getelementptr) [ 000000000110000]
recentdatapoints_data_load_2     (load         ) [ 000000000000000]
datapointA                       (select       ) [ 000000000000000]
datapointA_cast                  (sext         ) [ 000000000000000]
aflip_load                       (load         ) [ 000000000000000]
tmp_11                           (icmp         ) [ 000000000000000]
datapointA_1                     (sub          ) [ 000000000000000]
p_1                              (select       ) [ 000000000000000]
p_1_cast                         (sext         ) [ 000000000000000]
a_thresh_load                    (load         ) [ 000000000000000]
tmp_12                           (icmp         ) [ 000000000010000]
recentABools_data_load           (load         ) [ 000000000010000]
VbeatDelay_new_1                 (phi          ) [ 000000000111111]
VbeatFallDelay_new_1             (phi          ) [ 000000000111110]
last_sample_is_V_V_loc_2         (phi          ) [ 000000000111111]
val_assign_2                     (zext         ) [ 000000000000000]
recentABools_sum_load            (load         ) [ 000000000000000]
recentABools_len_load            (load         ) [ 000000000000000]
tmp_i4                           (icmp         ) [ 000000000000000]
extLd2                           (zext         ) [ 000000000000000]
tmp_29_i1                        (sub          ) [ 000000000000000]
CircularBuffer_int_30_sum_i1     (select       ) [ 000000000000000]
stg_205                          (store        ) [ 000000000000000]
CircularBuffer_sum_read_assign_1 (add          ) [ 000000000011110]
CircularBuffer_len_read_assign_2 (add          ) [ 000000000000000]
CircularBuffer_len_read_assign_3 (select       ) [ 000000000011110]
tmp_33_i1                        (add          ) [ 000000000000000]
tmp_34_i1                        (icmp         ) [ 000000000000000]
CircularBuffer_head_i_read_ass_1 (select       ) [ 000000000001000]
stg_212                          (store        ) [ 000000000000000]
tmp_13                           (icmp         ) [ 000000000011110]
stg_214                          (store        ) [ 000000000000000]
stg_215                          (store        ) [ 000000000000000]
stg_216                          (br           ) [ 000000000011110]
CircularBuffer_len_write_assig_2 (add          ) [ 000000000001000]
i_8                              (sub          ) [ 000000000000000]
tmp_28                           (bitselect    ) [ 000000000000000]
i_9                              (add          ) [ 000000000000000]
i_10                             (select       ) [ 000000000000000]
tmp_28_i_i1                      (sext         ) [ 000000000000000]
recentABools_data_addr_1         (getelementptr) [ 000000000000100]
i_11                             (sub          ) [ 000000000000000]
tmp_29                           (bitselect    ) [ 000000000000000]
i_12                             (add          ) [ 000000000000000]
i_13                             (select       ) [ 000000000000000]
tmp_28_i_i2                      (sext         ) [ 000000000000000]
recentABools_data_addr_2         (getelementptr) [ 000000000000100]
not_tmp_i_i2                     (icmp         ) [ 000000000000100]
recentABools_data_load_1         (load         ) [ 000000000000000]
not_tmp_i_i1                     (icmp         ) [ 000000000000000]
toReturn_7                       (and          ) [ 000000000000010]
recentABools_data_load_2         (load         ) [ 000000000000000]
toReturn_8                       (and          ) [ 000000000000010]
toReturn_i25_cast                (zext         ) [ 000000000000000]
CircularBuffer_sum_write_assig_2 (sub          ) [ 000000000000000]
toReturn_i38_cast                (zext         ) [ 000000000000000]
CircularBuffer_sum_write_assig_3 (sub          ) [ 000000000000000]
CircularBuffer_len_write_assig_3 (add          ) [ 000000000000000]
stg_243                          (br           ) [ 000000000000000]
sum_1                            (phi          ) [ 000000000000010]
recentABools_len_new             (phi          ) [ 000000000000010]
tmp_14                           (partselect   ) [ 000000000000000]
tmp_15                           (sext         ) [ 000000000000000]
tmp_16                           (icmp         ) [ 000000000000010]
stg_249                          (store        ) [ 000000000000000]
stg_250                          (store        ) [ 000000000000000]
last_sample_is_A_V_load          (load         ) [ 000000000000011]
stg_252                          (br           ) [ 000000000000000]
tmp_17                           (icmp         ) [ 000000000000000]
tmp_18                           (icmp         ) [ 000000000000000]
or_cond                          (and          ) [ 000000000000010]
stg_256                          (br           ) [ 000000000000000]
stg_257                          (br           ) [ 000000000000011]
stg_258                          (store        ) [ 000000000000000]
stg_259                          (br           ) [ 000000000000011]
stg_260                          (br           ) [ 000000000000011]
stg_261                          (store        ) [ 000000000000000]
stg_262                          (br           ) [ 000000000000011]
tmp_22                           (icmp         ) [ 000000000000001]
tmp_25                           (icmp         ) [ 000000000000001]
AbeatDelay_new                   (phi          ) [ 000000000000001]
tmp_19                           (phi          ) [ 000000000000001]
stg_267                          (store        ) [ 000000000000000]
tmp_21_not                       (icmp         ) [ 000000000000000]
last_sample_is_V_V_loc_2_not     (xor          ) [ 000000000000000]
brmerge                          (or           ) [ 000000000000000]
tmp_20                           (icmp         ) [ 000000000000000]
p_2                              (select       ) [ 000000000000000]
sel_tmp                          (and          ) [ 000000000000000]
sel_tmp1                         (select       ) [ 000000000000000]
tmp_21_not_not                   (xor          ) [ 000000000000000]
sel_tmp2                         (and          ) [ 000000000000000]
toReturn_1                       (select       ) [ 000000000000000]
tmp_21                           (icmp         ) [ 000000000000000]
or_cond1                         (and          ) [ 000000000000000]
toReturn                         (or           ) [ 000000000000000]
AstimDelay_new                   (select       ) [ 000000000000000]
toReturn_2                       (select       ) [ 000000000000000]
tmp_23                           (icmp         ) [ 000000000000000]
tmp_24                           (icmp         ) [ 000000000000000]
stg_285                          (store        ) [ 000000000000000]
tmp1                             (and          ) [ 000000000000000]
or_cond3                         (and          ) [ 000000000000000]
toReturn_4                       (or           ) [ 000000000000000]
VstimDelay_new                   (select       ) [ 000000000000000]
toReturn_3                       (select       ) [ 000000000000000]
toReturn_3_cast                  (sext         ) [ 000000000000000]
stg_292                          (store        ) [ 000000000000000]
stg_293                          (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reset_A_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_A_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reset_params_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_params_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="athresh">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="athresh"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vthresh">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vthresh"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a_flip">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_flip"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_flip">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_flip"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="a_length">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_length"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v_length">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_length"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="AstimDelay">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AstimDelay"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="VstimDelay">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VstimDelay"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ACaptureThresh">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ACaptureThresh"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="VCaptureThresh">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VCaptureThresh"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v_thresh">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_thresh"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="a_thresh">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_thresh"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="aflip">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aflip"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="vflip">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vflip"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="recentdatapoints_len">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_len"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="recentdatapoints_head_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_head_i"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="recentdatapoints_sum">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_sum"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="recentdatapoints_data">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="AbeatDelay">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AbeatDelay"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="VbeatDelay">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VbeatDelay"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="VbeatFallDelay">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VbeatFallDelay"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="recentVBools_sum">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_sum"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="recentVBools_head_i">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_head_i"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="recentVBools_len">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_len"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="recentVBools_data">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="last_sample_is_V_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_sample_is_V_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="recentABools_sum">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_sum"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="recentABools_head_i">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_head_i"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="recentABools_len">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_len"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="recentABools_data">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="last_sample_is_A_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_sample_is_A_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Decision_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="data_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="v_length_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_length_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="a_length_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_length_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="v_flip_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_flip_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="a_flip_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_flip_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="vthresh_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vthresh_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="athresh_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="athresh_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="reset_params_V_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_params_V_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="reset_V_V_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_V_V_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="reset_A_V_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_A_V_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="recentdatapoints_data_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentdatapoints_data_addr/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="1"/>
<pin id="208" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="recentdatapoints_data_load/1 stg_78/2 recentdatapoints_data_load_1/3 recentdatapoints_data_load_2/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="recentdatapoints_data_addr_1_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentdatapoints_data_addr_1/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="recentVBools_data_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentVBools_data_addr/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="1"/>
<pin id="245" dir="0" index="3" bw="5" slack="0"/>
<pin id="246" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="5" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="recentVBools_data_load/3 stg_124/5 recentVBools_data_load_1/6 recentVBools_data_load_2/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="recentVBools_data_addr_1_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentVBools_data_addr_1/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="recentVBools_data_addr_2_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentVBools_data_addr_2/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="recentdatapoints_data_addr_2_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentdatapoints_data_addr_2/8 "/>
</bind>
</comp>

<comp id="257" class="1004" name="recentABools_data_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="32" slack="0"/>
<pin id="261" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentABools_data_addr/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="5" slack="0"/>
<pin id="285" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="5" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="recentABools_data_load/8 stg_205/10 recentABools_data_load_1/11 recentABools_data_load_2/11 "/>
</bind>
</comp>

<comp id="269" class="1004" name="recentABools_data_addr_1_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentABools_data_addr_1/11 "/>
</bind>
</comp>

<comp id="277" class="1004" name="recentABools_data_addr_2_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentABools_data_addr_2/11 "/>
</bind>
</comp>

<comp id="288" class="1005" name="ACaptureThresh_loc_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="8"/>
<pin id="290" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="ACaptureThresh_loc (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="ACaptureThresh_loc_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="32" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ACaptureThresh_loc/2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="VCaptureThresh_loc_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="3"/>
<pin id="300" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="VCaptureThresh_loc (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="VCaptureThresh_loc_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="32" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="VCaptureThresh_loc/2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="sum_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="310" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="sum_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="32" slack="3"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/8 "/>
</bind>
</comp>

<comp id="317" class="1005" name="recentVBools_len_new_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="319" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="recentVBools_len_new (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="recentVBools_len_new_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="32" slack="3"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="recentVBools_len_new/8 "/>
</bind>
</comp>

<comp id="326" class="1005" name="VbeatDelay_new_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="2"/>
<pin id="328" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="VbeatDelay_new_1 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="VbeatDelay_new_1_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="5"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="2"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="4" bw="32" slack="5"/>
<pin id="336" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="6" bw="32" slack="5"/>
<pin id="338" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="VbeatDelay_new_1/10 "/>
</bind>
</comp>

<comp id="342" class="1005" name="VbeatFallDelay_new_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2"/>
<pin id="344" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="VbeatFallDelay_new_1 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="VbeatFallDelay_new_1_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="5"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="32" slack="5"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="4" bw="1" slack="2"/>
<pin id="352" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="6" bw="32" slack="5"/>
<pin id="354" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="VbeatFallDelay_new_1/10 "/>
</bind>
</comp>

<comp id="358" class="1005" name="last_sample_is_V_V_loc_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="2"/>
<pin id="360" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="last_sample_is_V_V_loc_2 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="last_sample_is_V_V_loc_2_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="2"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="2"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="4" bw="1" slack="2"/>
<pin id="369" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="6" bw="1" slack="2"/>
<pin id="371" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="8" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_sample_is_V_V_loc_2/10 "/>
</bind>
</comp>

<comp id="376" class="1005" name="sum_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="378" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="sum_1_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="32" slack="3"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/13 "/>
</bind>
</comp>

<comp id="385" class="1005" name="recentABools_len_new_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="387" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="recentABools_len_new (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="recentABools_len_new_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="32" slack="3"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="recentABools_len_new/13 "/>
</bind>
</comp>

<comp id="394" class="1005" name="AbeatDelay_new_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AbeatDelay_new (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="AbeatDelay_new_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="9"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="1" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="4" bw="32" slack="9"/>
<pin id="404" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="6" bw="32" slack="9"/>
<pin id="406" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="AbeatDelay_new/14 "/>
</bind>
</comp>

<comp id="409" class="1005" name="tmp_19_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_19_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="1" slack="1"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="4" bw="1" slack="1"/>
<pin id="420" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="6" bw="1" slack="1"/>
<pin id="422" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="426" class="1004" name="val_assign_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="val_assign/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="AstimDelay_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AstimDelay_load/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="VstimDelay_load_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="VstimDelay_load/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="ACaptureThresh_load_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ACaptureThresh_load/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="VCaptureThresh_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="VCaptureThresh_load/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="stg_54_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_54/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="stg_55_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_55/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="stg_56_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_56/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="stg_57_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="stg_58_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_58/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="stg_59_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_59/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="recentdatapoints_head_i_load_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentdatapoints_head_i_load/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_i_7_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_7/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="AstimDelay_load_op_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="AstimDelay_load_op/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="32" slack="0"/>
<pin id="501" dir="1" index="3" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="VstimDelay_load_op_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="VstimDelay_load_op/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_7_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="0" index="2" bw="32" slack="0"/>
<pin id="515" dir="1" index="3" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="recentdatapoints_len_load_load_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentdatapoints_len_load/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_i_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="recentdatapoints_sum_load_load_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentdatapoints_sum_load/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="extLd_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_35_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="0"/>
<pin id="540" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35_i/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="recentdatapoints_sum_loc_i_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="0" index="2" bw="32" slack="0"/>
<pin id="547" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="recentdatapoints_sum_loc_i/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_37_i_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="16" slack="1"/>
<pin id="554" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37_i/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="recentdatapoints_len_load_op_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="recentdatapoints_len_load_op/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_38_i_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="32" slack="0"/>
<pin id="566" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38_i/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="stg_82_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_82/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_39_i_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39_i/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_40_i_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40_i/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_tmp_i_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="0" index="2" bw="32" slack="0"/>
<pin id="591" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_i/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="stg_86_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_86/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="stg_87_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_87/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="i_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="0" index="2" bw="6" slack="0"/>
<pin id="616" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="i_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="0" index="1" bw="6" slack="0"/>
<pin id="623" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="p_i_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="0" index="2" bw="32" slack="0"/>
<pin id="629" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_41_i_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_41_i/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="recentVBools_head_i_load_load_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentVBools_head_i_load/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_i2_8_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i2_8/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_i1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="2"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="datapointV_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="16" slack="0"/>
<pin id="655" dir="0" index="2" bw="16" slack="0"/>
<pin id="656" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datapointV/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="datapointV_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="0"/>
<pin id="662" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="datapointV_cast/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="vflip_load_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vflip_load/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_9_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="0" index="1" bw="8" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="datapointV_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="16" slack="0"/>
<pin id="677" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="datapointV_1/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_s_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="17" slack="0"/>
<pin id="683" dir="0" index="2" bw="17" slack="0"/>
<pin id="684" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="p_cast_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="17" slack="0"/>
<pin id="690" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="v_thresh_load_load_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_thresh_load/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_s_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="AbeatDelay_load_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AbeatDelay_load/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_3_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="VbeatDelay_load_load_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="VbeatDelay_load/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_4_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="VbeatFallDelay_load_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="VbeatFallDelay_load/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_5_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="val_assign_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="recentVBools_sum_load_load_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentVBools_sum_load/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="recentVBools_len_load_load_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentVBools_len_load/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_i2_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="extLd1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd1/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_29_i_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_29_i/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="CircularBuffer_int_30_sum_i_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="0" index="2" bw="32" slack="0"/>
<pin id="762" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_int_30_sum_i/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="CircularBuffer_sum_read_assign_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_sum_read_assign/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="CircularBuffer_len_read_assign_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_read_assign/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="CircularBuffer_len_read_assign_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="0"/>
<pin id="781" dir="0" index="2" bw="32" slack="0"/>
<pin id="782" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_len_read_assign_1/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_33_i_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="2"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_i/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_34_i_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34_i/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="CircularBuffer_head_i_read_ass_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="0" index="2" bw="32" slack="0"/>
<pin id="801" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_head_i_read_ass/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="stg_131_store_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="0" index="1" bw="32" slack="0"/>
<pin id="808" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_131/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_8_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="3"/>
<pin id="814" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="CircularBuffer_len_write_assig_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_write_assig/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="i_2_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="0" index="1" bw="32" slack="1"/>
<pin id="826" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_26_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="0" index="2" bw="6" slack="0"/>
<pin id="831" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/6 "/>
</bind>
</comp>

<comp id="835" class="1004" name="i_3_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="0" index="1" bw="6" slack="0"/>
<pin id="838" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="841" class="1004" name="i_4_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="32" slack="0"/>
<pin id="844" dir="0" index="2" bw="32" slack="0"/>
<pin id="845" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_4/6 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_28_i_i_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_i_i/6 "/>
</bind>
</comp>

<comp id="854" class="1004" name="i_5_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="0" index="1" bw="32" slack="1"/>
<pin id="857" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i_5/6 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_27_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="32" slack="0"/>
<pin id="861" dir="0" index="2" bw="6" slack="0"/>
<pin id="862" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="866" class="1004" name="i_6_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="0"/>
<pin id="868" dir="0" index="1" bw="6" slack="0"/>
<pin id="869" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/6 "/>
</bind>
</comp>

<comp id="872" class="1004" name="i_7_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="0"/>
<pin id="875" dir="0" index="2" bw="32" slack="0"/>
<pin id="876" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_7/6 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_28_i_i9_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="0"/>
<pin id="882" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_i_i9/6 "/>
</bind>
</comp>

<comp id="885" class="1004" name="not_tmp_i_i4_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="0" index="1" bw="32" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_i_i4/6 "/>
</bind>
</comp>

<comp id="890" class="1004" name="not_tmp_i_i_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="2"/>
<pin id="892" dir="0" index="1" bw="32" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_i_i/7 "/>
</bind>
</comp>

<comp id="895" class="1004" name="toReturn_5_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="toReturn_5/7 "/>
</bind>
</comp>

<comp id="901" class="1004" name="toReturn_6_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="1"/>
<pin id="904" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="toReturn_6/7 "/>
</bind>
</comp>

<comp id="906" class="1004" name="toReturn_i_cast_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="1"/>
<pin id="908" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="toReturn_i_cast/8 "/>
</bind>
</comp>

<comp id="909" class="1004" name="CircularBuffer_sum_write_assig_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="3"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="CircularBuffer_sum_write_assig/8 "/>
</bind>
</comp>

<comp id="914" class="1004" name="toReturn_i12_cast_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="toReturn_i12_cast/8 "/>
</bind>
</comp>

<comp id="917" class="1004" name="CircularBuffer_sum_write_assig_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="CircularBuffer_sum_write_assig_1/8 "/>
</bind>
</comp>

<comp id="924" class="1004" name="CircularBuffer_len_write_assig_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="3"/>
<pin id="926" dir="0" index="1" bw="2" slack="0"/>
<pin id="927" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_write_assig_1/8 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_1_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="31" slack="0"/>
<pin id="932" dir="0" index="1" bw="32" slack="6"/>
<pin id="933" dir="0" index="2" bw="1" slack="0"/>
<pin id="934" dir="0" index="3" bw="6" slack="0"/>
<pin id="935" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_2_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="31" slack="0"/>
<pin id="942" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_10_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="0"/>
<pin id="946" dir="0" index="1" bw="32" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="950" class="1004" name="stg_166_store_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="0"/>
<pin id="952" dir="0" index="1" bw="32" slack="0"/>
<pin id="953" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_166/8 "/>
</bind>
</comp>

<comp id="956" class="1004" name="stg_167_store_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_167/8 "/>
</bind>
</comp>

<comp id="962" class="1004" name="last_sample_is_V_V_load_load_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_sample_is_V_V_load/8 "/>
</bind>
</comp>

<comp id="966" class="1004" name="stg_171_store_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_171/8 "/>
</bind>
</comp>

<comp id="972" class="1004" name="stg_174_store_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="1" slack="0"/>
<pin id="975" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_174/8 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_i3_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="6"/>
<pin id="980" dir="0" index="1" bw="32" slack="0"/>
<pin id="981" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i3/8 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_i3_9_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="6"/>
<pin id="985" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i3_9/8 "/>
</bind>
</comp>

<comp id="987" class="1004" name="recentABools_head_i_load_load_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="0"/>
<pin id="989" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentABools_head_i_load/8 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_i4_10_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="0"/>
<pin id="993" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i4_10/8 "/>
</bind>
</comp>

<comp id="996" class="1004" name="datapointA_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="1"/>
<pin id="998" dir="0" index="1" bw="16" slack="0"/>
<pin id="999" dir="0" index="2" bw="16" slack="0"/>
<pin id="1000" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datapointA/9 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="datapointA_cast_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="16" slack="0"/>
<pin id="1005" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="datapointA_cast/9 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="aflip_load_load_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="0"/>
<pin id="1009" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aflip_load/9 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_11_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="0"/>
<pin id="1013" dir="0" index="1" bw="8" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="datapointA_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="16" slack="0"/>
<pin id="1020" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="datapointA_1/9 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="p_1_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="17" slack="0"/>
<pin id="1026" dir="0" index="2" bw="17" slack="0"/>
<pin id="1027" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/9 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="p_1_cast_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="17" slack="0"/>
<pin id="1033" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_1_cast/9 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="a_thresh_load_load_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="0"/>
<pin id="1037" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_thresh_load/9 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_12_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="0"/>
<pin id="1041" dir="0" index="1" bw="32" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="val_assign_2_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="1"/>
<pin id="1047" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_2/10 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="recentABools_sum_load_load_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="0"/>
<pin id="1050" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentABools_sum_load/10 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="recentABools_len_load_load_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="0"/>
<pin id="1054" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentABools_len_load/10 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_i4_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="0"/>
<pin id="1058" dir="0" index="1" bw="32" slack="0"/>
<pin id="1059" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i4/10 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="extLd2_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="1"/>
<pin id="1064" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd2/10 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_29_i1_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="0"/>
<pin id="1067" dir="0" index="1" bw="1" slack="0"/>
<pin id="1068" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_29_i1/10 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="CircularBuffer_int_30_sum_i1_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="32" slack="0"/>
<pin id="1074" dir="0" index="2" bw="32" slack="0"/>
<pin id="1075" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_int_30_sum_i1/10 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="CircularBuffer_sum_read_assign_1_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="32" slack="0"/>
<pin id="1081" dir="0" index="1" bw="1" slack="0"/>
<pin id="1082" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_sum_read_assign_1/10 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="CircularBuffer_len_read_assign_2_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_read_assign_2/10 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="CircularBuffer_len_read_assign_3_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="32" slack="0"/>
<pin id="1094" dir="0" index="2" bw="32" slack="0"/>
<pin id="1095" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_len_read_assign_3/10 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_33_i1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="2"/>
<pin id="1101" dir="0" index="1" bw="1" slack="0"/>
<pin id="1102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_i1/10 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="tmp_34_i1_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="0"/>
<pin id="1106" dir="0" index="1" bw="32" slack="0"/>
<pin id="1107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34_i1/10 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="CircularBuffer_head_i_read_ass_1_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="32" slack="0"/>
<pin id="1113" dir="0" index="2" bw="32" slack="0"/>
<pin id="1114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_head_i_read_ass_1/10 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="stg_212_store_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="0"/>
<pin id="1120" dir="0" index="1" bw="32" slack="0"/>
<pin id="1121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_212/10 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_13_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="0"/>
<pin id="1126" dir="0" index="1" bw="32" slack="8"/>
<pin id="1127" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="stg_214_store_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="0" index="1" bw="32" slack="0"/>
<pin id="1133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_214/10 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="stg_215_store_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="0"/>
<pin id="1138" dir="0" index="1" bw="32" slack="0"/>
<pin id="1139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_215/10 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="CircularBuffer_len_write_assig_2_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="0"/>
<pin id="1144" dir="0" index="1" bw="1" slack="0"/>
<pin id="1145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_write_assig_2/10 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="i_8_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="1"/>
<pin id="1150" dir="0" index="1" bw="32" slack="1"/>
<pin id="1151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i_8/11 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_28_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="32" slack="0"/>
<pin id="1155" dir="0" index="2" bw="6" slack="0"/>
<pin id="1156" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/11 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="i_9_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="0"/>
<pin id="1162" dir="0" index="1" bw="6" slack="0"/>
<pin id="1163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/11 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="i_10_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="0"/>
<pin id="1168" dir="0" index="1" bw="32" slack="0"/>
<pin id="1169" dir="0" index="2" bw="32" slack="0"/>
<pin id="1170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_10/11 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tmp_28_i_i1_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="0"/>
<pin id="1176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_i_i1/11 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="i_11_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="1"/>
<pin id="1181" dir="0" index="1" bw="32" slack="1"/>
<pin id="1182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i_11/11 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="tmp_29_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="0" index="1" bw="32" slack="0"/>
<pin id="1186" dir="0" index="2" bw="6" slack="0"/>
<pin id="1187" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/11 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="i_12_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="0"/>
<pin id="1193" dir="0" index="1" bw="6" slack="0"/>
<pin id="1194" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/11 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="i_13_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1199" dir="0" index="1" bw="32" slack="0"/>
<pin id="1200" dir="0" index="2" bw="32" slack="0"/>
<pin id="1201" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_13/11 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp_28_i_i2_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="0"/>
<pin id="1207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_i_i2/11 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="not_tmp_i_i2_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="1"/>
<pin id="1212" dir="0" index="1" bw="32" slack="0"/>
<pin id="1213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_i_i2/11 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="not_tmp_i_i1_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="2"/>
<pin id="1217" dir="0" index="1" bw="32" slack="0"/>
<pin id="1218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_i_i1/12 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="toReturn_7_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="toReturn_7/12 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="toReturn_8_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="0"/>
<pin id="1228" dir="0" index="1" bw="1" slack="1"/>
<pin id="1229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="toReturn_8/12 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="toReturn_i25_cast_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="1"/>
<pin id="1233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="toReturn_i25_cast/13 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="CircularBuffer_sum_write_assig_2_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="3"/>
<pin id="1236" dir="0" index="1" bw="1" slack="0"/>
<pin id="1237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="CircularBuffer_sum_write_assig_2/13 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="toReturn_i38_cast_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="1"/>
<pin id="1241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="toReturn_i38_cast/13 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="CircularBuffer_sum_write_assig_3_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="0"/>
<pin id="1244" dir="0" index="1" bw="1" slack="0"/>
<pin id="1245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="CircularBuffer_sum_write_assig_3/13 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="CircularBuffer_len_write_assig_3_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="3"/>
<pin id="1251" dir="0" index="1" bw="2" slack="0"/>
<pin id="1252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_write_assig_3/13 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="tmp_14_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="31" slack="0"/>
<pin id="1257" dir="0" index="1" bw="32" slack="11"/>
<pin id="1258" dir="0" index="2" bw="1" slack="0"/>
<pin id="1259" dir="0" index="3" bw="6" slack="0"/>
<pin id="1260" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="tmp_15_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="31" slack="0"/>
<pin id="1267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15/13 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="tmp_16_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="0"/>
<pin id="1271" dir="0" index="1" bw="32" slack="0"/>
<pin id="1272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/13 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="stg_249_store_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="0"/>
<pin id="1277" dir="0" index="1" bw="32" slack="0"/>
<pin id="1278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_249/13 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="stg_250_store_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="0"/>
<pin id="1283" dir="0" index="1" bw="32" slack="0"/>
<pin id="1284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_250/13 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="last_sample_is_A_V_load_load_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="0"/>
<pin id="1289" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_sample_is_A_V_load/13 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="tmp_17_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="3"/>
<pin id="1293" dir="0" index="1" bw="32" slack="3"/>
<pin id="1294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/13 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="tmp_18_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="3"/>
<pin id="1299" dir="0" index="1" bw="32" slack="0"/>
<pin id="1300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/13 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="or_cond_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="0"/>
<pin id="1305" dir="0" index="1" bw="1" slack="0"/>
<pin id="1306" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/13 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="stg_258_store_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="0"/>
<pin id="1311" dir="0" index="1" bw="1" slack="0"/>
<pin id="1312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_258/13 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="stg_261_store_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="0"/>
<pin id="1317" dir="0" index="1" bw="1" slack="0"/>
<pin id="1318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_261/13 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="tmp_22_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="32" slack="12"/>
<pin id="1323" dir="0" index="1" bw="32" slack="11"/>
<pin id="1324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/13 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="tmp_25_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="12"/>
<pin id="1328" dir="0" index="1" bw="32" slack="11"/>
<pin id="1329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/13 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="stg_267_store_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="0"/>
<pin id="1333" dir="0" index="1" bw="32" slack="0"/>
<pin id="1334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_267/14 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="tmp_21_not_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="4"/>
<pin id="1339" dir="0" index="1" bw="32" slack="0"/>
<pin id="1340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21_not/14 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="last_sample_is_V_V_loc_2_not_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="4"/>
<pin id="1345" dir="0" index="1" bw="1" slack="0"/>
<pin id="1346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="last_sample_is_V_V_loc_2_not/14 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="brmerge_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="1" slack="0"/>
<pin id="1351" dir="0" index="1" bw="1" slack="0"/>
<pin id="1352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/14 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="tmp_20_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="32" slack="0"/>
<pin id="1357" dir="0" index="1" bw="32" slack="0"/>
<pin id="1358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="p_2_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="0"/>
<pin id="1363" dir="0" index="1" bw="13" slack="0"/>
<pin id="1364" dir="0" index="2" bw="13" slack="0"/>
<pin id="1365" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/14 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="sel_tmp_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="0"/>
<pin id="1371" dir="0" index="1" bw="1" slack="0"/>
<pin id="1372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/14 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="sel_tmp1_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="0"/>
<pin id="1377" dir="0" index="1" bw="13" slack="0"/>
<pin id="1378" dir="0" index="2" bw="13" slack="0"/>
<pin id="1379" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/14 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="tmp_21_not_not_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="0"/>
<pin id="1385" dir="0" index="1" bw="1" slack="0"/>
<pin id="1386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_21_not_not/14 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="sel_tmp2_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="4"/>
<pin id="1391" dir="0" index="1" bw="1" slack="0"/>
<pin id="1392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/14 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="toReturn_1_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="0"/>
<pin id="1397" dir="0" index="1" bw="13" slack="0"/>
<pin id="1398" dir="0" index="2" bw="13" slack="0"/>
<pin id="1399" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="toReturn_1/14 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="tmp_21_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="32" slack="0"/>
<pin id="1405" dir="0" index="1" bw="32" slack="0"/>
<pin id="1406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/14 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="or_cond1_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="1" slack="0"/>
<pin id="1411" dir="0" index="1" bw="1" slack="1"/>
<pin id="1412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/14 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="toReturn_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="13" slack="0"/>
<pin id="1416" dir="0" index="1" bw="13" slack="0"/>
<pin id="1417" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="toReturn/14 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="AstimDelay_new_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="0"/>
<pin id="1422" dir="0" index="1" bw="32" slack="0"/>
<pin id="1423" dir="0" index="2" bw="32" slack="13"/>
<pin id="1424" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="AstimDelay_new/14 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="toReturn_2_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="1" slack="0"/>
<pin id="1429" dir="0" index="1" bw="13" slack="0"/>
<pin id="1430" dir="0" index="2" bw="13" slack="0"/>
<pin id="1431" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="toReturn_2/14 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="tmp_23_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="32" slack="4"/>
<pin id="1437" dir="0" index="1" bw="32" slack="0"/>
<pin id="1438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/14 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="tmp_24_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="32" slack="0"/>
<pin id="1443" dir="0" index="1" bw="32" slack="0"/>
<pin id="1444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/14 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="stg_285_store_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="32" slack="0"/>
<pin id="1449" dir="0" index="1" bw="32" slack="0"/>
<pin id="1450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_285/14 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="tmp1_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="0"/>
<pin id="1455" dir="0" index="1" bw="1" slack="1"/>
<pin id="1456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/14 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="or_cond3_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="1" slack="0"/>
<pin id="1460" dir="0" index="1" bw="1" slack="0"/>
<pin id="1461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond3/14 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="toReturn_4_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="13" slack="0"/>
<pin id="1466" dir="0" index="1" bw="13" slack="0"/>
<pin id="1467" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="toReturn_4/14 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="VstimDelay_new_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="0"/>
<pin id="1472" dir="0" index="1" bw="32" slack="0"/>
<pin id="1473" dir="0" index="2" bw="32" slack="13"/>
<pin id="1474" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="VstimDelay_new/14 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="toReturn_3_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="1" slack="0"/>
<pin id="1479" dir="0" index="1" bw="13" slack="0"/>
<pin id="1480" dir="0" index="2" bw="13" slack="0"/>
<pin id="1481" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="toReturn_3/14 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="toReturn_3_cast_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="13" slack="0"/>
<pin id="1487" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="toReturn_3_cast/14 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="stg_292_store_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="0"/>
<pin id="1491" dir="0" index="1" bw="32" slack="0"/>
<pin id="1492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_292/14 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="data_read_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="16" slack="1"/>
<pin id="1497" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_read "/>
</bind>
</comp>

<comp id="1500" class="1005" name="v_length_read_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="32" slack="1"/>
<pin id="1502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_length_read "/>
</bind>
</comp>

<comp id="1505" class="1005" name="a_length_read_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="32" slack="1"/>
<pin id="1507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_length_read "/>
</bind>
</comp>

<comp id="1513" class="1005" name="val_assign_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="32" slack="1"/>
<pin id="1515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign "/>
</bind>
</comp>

<comp id="1518" class="1005" name="ACaptureThresh_load_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="32" slack="1"/>
<pin id="1520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ACaptureThresh_load "/>
</bind>
</comp>

<comp id="1523" class="1005" name="VCaptureThresh_load_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="32" slack="1"/>
<pin id="1525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="VCaptureThresh_load "/>
</bind>
</comp>

<comp id="1528" class="1005" name="recentdatapoints_head_i_load_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="32" slack="1"/>
<pin id="1530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_head_i_load "/>
</bind>
</comp>

<comp id="1533" class="1005" name="recentdatapoints_data_addr_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="5" slack="1"/>
<pin id="1535" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_data_addr "/>
</bind>
</comp>

<comp id="1538" class="1005" name="tmp_6_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="32" slack="12"/>
<pin id="1540" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="tmp_7_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="32" slack="12"/>
<pin id="1546" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="tmp_38_i_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="32" slack="2"/>
<pin id="1552" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_38_i "/>
</bind>
</comp>

<comp id="1556" class="1005" name="p_tmp_i_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="1"/>
<pin id="1558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_i "/>
</bind>
</comp>

<comp id="1563" class="1005" name="recentdatapoints_data_addr_1_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="5" slack="1"/>
<pin id="1565" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_data_addr_1 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="recentVBools_head_i_load_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="32" slack="2"/>
<pin id="1570" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="recentVBools_head_i_load "/>
</bind>
</comp>

<comp id="1573" class="1005" name="recentVBools_data_addr_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="5" slack="1"/>
<pin id="1575" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentVBools_data_addr "/>
</bind>
</comp>

<comp id="1578" class="1005" name="tmp_s_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="1" slack="1"/>
<pin id="1580" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1584" class="1005" name="recentVBools_data_load_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="1" slack="1"/>
<pin id="1586" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="recentVBools_data_load "/>
</bind>
</comp>

<comp id="1589" class="1005" name="tmp_3_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="32" slack="9"/>
<pin id="1591" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="tmp_4_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="32" slack="5"/>
<pin id="1598" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="tmp_5_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="32" slack="5"/>
<pin id="1605" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="CircularBuffer_sum_read_assign_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="32" slack="3"/>
<pin id="1612" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="CircularBuffer_sum_read_assign "/>
</bind>
</comp>

<comp id="1616" class="1005" name="CircularBuffer_len_read_assign_1_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="1"/>
<pin id="1618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_len_read_assign_1 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="CircularBuffer_head_i_read_ass_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="32" slack="1"/>
<pin id="1626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_head_i_read_ass "/>
</bind>
</comp>

<comp id="1630" class="1005" name="tmp_8_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="1" slack="3"/>
<pin id="1632" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="CircularBuffer_len_write_assig_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="32" slack="1"/>
<pin id="1636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_len_write_assig "/>
</bind>
</comp>

<comp id="1640" class="1005" name="recentVBools_data_addr_1_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="5" slack="1"/>
<pin id="1642" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentVBools_data_addr_1 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="recentVBools_data_addr_2_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="5" slack="1"/>
<pin id="1647" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentVBools_data_addr_2 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="not_tmp_i_i4_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="1" slack="1"/>
<pin id="1652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_tmp_i_i4 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="toReturn_5_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="1" slack="1"/>
<pin id="1657" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="toReturn_5 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="toReturn_6_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="1" slack="1"/>
<pin id="1662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="toReturn_6 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="last_sample_is_V_V_load_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="1" slack="2"/>
<pin id="1670" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="last_sample_is_V_V_load "/>
</bind>
</comp>

<comp id="1674" class="1005" name="tmp_i3_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="1" slack="1"/>
<pin id="1676" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i3 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="recentdatapoints_data_addr_2_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="5" slack="1"/>
<pin id="1681" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_data_addr_2 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="recentABools_head_i_load_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="32" slack="2"/>
<pin id="1686" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="recentABools_head_i_load "/>
</bind>
</comp>

<comp id="1689" class="1005" name="recentABools_data_addr_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="5" slack="1"/>
<pin id="1691" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentABools_data_addr "/>
</bind>
</comp>

<comp id="1694" class="1005" name="tmp_12_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="1" slack="1"/>
<pin id="1696" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="recentABools_data_load_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="1" slack="1"/>
<pin id="1702" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="recentABools_data_load "/>
</bind>
</comp>

<comp id="1705" class="1005" name="CircularBuffer_sum_read_assign_1_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="32" slack="3"/>
<pin id="1707" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="CircularBuffer_sum_read_assign_1 "/>
</bind>
</comp>

<comp id="1711" class="1005" name="CircularBuffer_len_read_assign_3_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="32" slack="1"/>
<pin id="1713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_len_read_assign_3 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="CircularBuffer_head_i_read_ass_1_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="32" slack="1"/>
<pin id="1721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_head_i_read_ass_1 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="tmp_13_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="1" slack="3"/>
<pin id="1727" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="CircularBuffer_len_write_assig_2_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="32" slack="1"/>
<pin id="1731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_len_write_assig_2 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="recentABools_data_addr_1_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="5" slack="1"/>
<pin id="1737" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentABools_data_addr_1 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="recentABools_data_addr_2_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="5" slack="1"/>
<pin id="1742" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentABools_data_addr_2 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="not_tmp_i_i2_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="1" slack="1"/>
<pin id="1747" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_tmp_i_i2 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="toReturn_7_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="1" slack="1"/>
<pin id="1752" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="toReturn_7 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="toReturn_8_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="1" slack="1"/>
<pin id="1757" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="toReturn_8 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="last_sample_is_A_V_load_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="1" slack="1"/>
<pin id="1765" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_sample_is_A_V_load "/>
</bind>
</comp>

<comp id="1772" class="1005" name="tmp_22_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="1" slack="1"/>
<pin id="1774" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="tmp_25_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="1" slack="1"/>
<pin id="1779" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="142"><net_src comp="78" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="80" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="80" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="82" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="82" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="80" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="80" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="84" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="84" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="84" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="94" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="94" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="94" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="94" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="94" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="3"/><net_sink comp="225" pin=3"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="94" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="94" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="66" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="94" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="282"><net_src comp="66" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="94" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="3"/><net_sink comp="264" pin=3"/></net>

<net id="297"><net_src comp="291" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="307"><net_src comp="301" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="329"><net_src comp="90" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="340"><net_src comp="326" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="8"/><net_sink comp="326" pin=0"/></net>

<net id="345"><net_src comp="90" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="356"><net_src comp="342" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="357"><net_src comp="346" pin="8"/><net_sink comp="342" pin=0"/></net>

<net id="361"><net_src comp="120" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="118" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="373"><net_src comp="358" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="358" pin="1"/><net_sink comp="363" pin=4"/></net>

<net id="375"><net_src comp="363" pin="8"/><net_sink comp="358" pin=0"/></net>

<net id="397"><net_src comp="90" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="408"><net_src comp="394" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="412"><net_src comp="120" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="118" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="424"><net_src comp="409" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="409" pin="1"/><net_sink comp="414" pin=4"/></net>

<net id="429"><net_src comp="138" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="20" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="22" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="24" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="26" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="168" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="28" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="174" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="30" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="162" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="32" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="156" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="34" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="150" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="24" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="144" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="26" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="38" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="495"><net_src comp="430" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="96" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="192" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="96" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="491" pin="2"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="434" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="96" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="186" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="96" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="505" pin="2"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="36" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="519" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="98" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="40" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="205" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="529" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="523" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="529" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="555"><net_src comp="543" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="519" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="96" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="523" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="98" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="556" pin="2"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="36" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="96" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="98" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="592"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="90" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="576" pin="2"/><net_sink comp="587" pin=2"/></net>

<net id="599"><net_src comp="587" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="38" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="551" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="40" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="100" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="102" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="607" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="104" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="624"><net_src comp="106" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="612" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="620" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="607" pin="2"/><net_sink comp="625" pin=2"/></net>

<net id="636"><net_src comp="625" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="641"><net_src comp="52" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="638" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="651"><net_src comp="90" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="647" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="72" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="205" pin="2"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="652" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="34" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="108" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="110" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="660" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="668" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="674" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="660" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="691"><net_src comp="680" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="28" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="688" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="692" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="44" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="702" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="96" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="46" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="712" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="96" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="48" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="96" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="738"><net_src comp="50" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="54" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="112" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="756"><net_src comp="735" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="763"><net_src comp="743" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="735" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="770"><net_src comp="758" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="732" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="739" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="96" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="783"><net_src comp="743" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="112" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="772" pin="2"/><net_sink comp="778" pin=2"/></net>

<net id="790"><net_src comp="96" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="795"><net_src comp="786" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="112" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="802"><net_src comp="791" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="90" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="786" pin="2"/><net_sink comp="797" pin=2"/></net>

<net id="809"><net_src comp="797" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="52" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="778" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="298" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="778" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="100" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="832"><net_src comp="102" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="823" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="104" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="839"><net_src comp="823" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="112" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="846"><net_src comp="827" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="847"><net_src comp="835" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="848"><net_src comp="823" pin="2"/><net_sink comp="841" pin=2"/></net>

<net id="852"><net_src comp="841" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="863"><net_src comp="102" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="854" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="865"><net_src comp="104" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="870"><net_src comp="854" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="112" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="877"><net_src comp="858" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="866" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="854" pin="2"/><net_sink comp="872" pin=2"/></net>

<net id="883"><net_src comp="872" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="889"><net_src comp="90" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="90" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="899"><net_src comp="225" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="890" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="225" pin="5"/><net_sink comp="901" pin=0"/></net>

<net id="913"><net_src comp="906" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="921"><net_src comp="909" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="914" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="923"><net_src comp="917" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="928"><net_src comp="114" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="929"><net_src comp="924" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="936"><net_src comp="116" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="298" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="938"><net_src comp="96" pin="0"/><net_sink comp="930" pin=2"/></net>

<net id="939"><net_src comp="104" pin="0"/><net_sink comp="930" pin=3"/></net>

<net id="943"><net_src comp="930" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="948"><net_src comp="311" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="940" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="320" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="54" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="311" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="50" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="965"><net_src comp="58" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="970"><net_src comp="118" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="58" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="976"><net_src comp="120" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="58" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="98" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="986"><net_src comp="983" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="990"><net_src comp="62" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="987" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1001"><net_src comp="205" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1002"><net_src comp="72" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1006"><net_src comp="996" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1010"><net_src comp="32" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1015"><net_src comp="1007" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="108" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="110" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="1003" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1028"><net_src comp="1011" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1029"><net_src comp="1017" pin="2"/><net_sink comp="1023" pin=1"/></net>

<net id="1030"><net_src comp="1003" pin="1"/><net_sink comp="1023" pin=2"/></net>

<net id="1034"><net_src comp="1023" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1038"><net_src comp="30" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1043"><net_src comp="1031" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="1035" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1051"><net_src comp="60" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="64" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1060"><net_src comp="1052" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="112" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1069"><net_src comp="1048" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1062" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1076"><net_src comp="1056" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1078"><net_src comp="1048" pin="1"/><net_sink comp="1071" pin=2"/></net>

<net id="1083"><net_src comp="1071" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1045" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1089"><net_src comp="1052" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="96" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1096"><net_src comp="1056" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1097"><net_src comp="112" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1098"><net_src comp="1085" pin="2"/><net_sink comp="1091" pin=2"/></net>

<net id="1103"><net_src comp="96" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1108"><net_src comp="1099" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="112" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1115"><net_src comp="1104" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1116"><net_src comp="90" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1117"><net_src comp="1099" pin="2"/><net_sink comp="1110" pin=2"/></net>

<net id="1122"><net_src comp="1110" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="62" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1128"><net_src comp="1091" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="288" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1134"><net_src comp="346" pin="8"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="48" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1140"><net_src comp="330" pin="8"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="46" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1146"><net_src comp="1091" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="100" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1157"><net_src comp="102" pin="0"/><net_sink comp="1152" pin=0"/></net>

<net id="1158"><net_src comp="1148" pin="2"/><net_sink comp="1152" pin=1"/></net>

<net id="1159"><net_src comp="104" pin="0"/><net_sink comp="1152" pin=2"/></net>

<net id="1164"><net_src comp="1148" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="112" pin="0"/><net_sink comp="1160" pin=1"/></net>

<net id="1171"><net_src comp="1152" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1172"><net_src comp="1160" pin="2"/><net_sink comp="1166" pin=1"/></net>

<net id="1173"><net_src comp="1148" pin="2"/><net_sink comp="1166" pin=2"/></net>

<net id="1177"><net_src comp="1166" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1188"><net_src comp="102" pin="0"/><net_sink comp="1183" pin=0"/></net>

<net id="1189"><net_src comp="1179" pin="2"/><net_sink comp="1183" pin=1"/></net>

<net id="1190"><net_src comp="104" pin="0"/><net_sink comp="1183" pin=2"/></net>

<net id="1195"><net_src comp="1179" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="112" pin="0"/><net_sink comp="1191" pin=1"/></net>

<net id="1202"><net_src comp="1183" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1203"><net_src comp="1191" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1204"><net_src comp="1179" pin="2"/><net_sink comp="1197" pin=2"/></net>

<net id="1208"><net_src comp="1197" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1214"><net_src comp="90" pin="0"/><net_sink comp="1210" pin=1"/></net>

<net id="1219"><net_src comp="90" pin="0"/><net_sink comp="1215" pin=1"/></net>

<net id="1224"><net_src comp="264" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="1215" pin="2"/><net_sink comp="1220" pin=1"/></net>

<net id="1230"><net_src comp="264" pin="5"/><net_sink comp="1226" pin=0"/></net>

<net id="1238"><net_src comp="1231" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1246"><net_src comp="1234" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="1239" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="1248"><net_src comp="1242" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="1253"><net_src comp="114" pin="0"/><net_sink comp="1249" pin=1"/></net>

<net id="1254"><net_src comp="1249" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="1261"><net_src comp="116" pin="0"/><net_sink comp="1255" pin=0"/></net>

<net id="1262"><net_src comp="288" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1263"><net_src comp="96" pin="0"/><net_sink comp="1255" pin=2"/></net>

<net id="1264"><net_src comp="104" pin="0"/><net_sink comp="1255" pin=3"/></net>

<net id="1268"><net_src comp="1255" pin="4"/><net_sink comp="1265" pin=0"/></net>

<net id="1273"><net_src comp="379" pin="4"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="1265" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="1279"><net_src comp="388" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="64" pin="0"/><net_sink comp="1275" pin=1"/></net>

<net id="1285"><net_src comp="379" pin="4"/><net_sink comp="1281" pin=0"/></net>

<net id="1286"><net_src comp="60" pin="0"/><net_sink comp="1281" pin=1"/></net>

<net id="1290"><net_src comp="68" pin="0"/><net_sink comp="1287" pin=0"/></net>

<net id="1295"><net_src comp="326" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="342" pin="1"/><net_sink comp="1291" pin=1"/></net>

<net id="1301"><net_src comp="342" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="122" pin="0"/><net_sink comp="1297" pin=1"/></net>

<net id="1307"><net_src comp="1291" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1308"><net_src comp="1297" pin="2"/><net_sink comp="1303" pin=1"/></net>

<net id="1313"><net_src comp="118" pin="0"/><net_sink comp="1309" pin=0"/></net>

<net id="1314"><net_src comp="68" pin="0"/><net_sink comp="1309" pin=1"/></net>

<net id="1319"><net_src comp="120" pin="0"/><net_sink comp="1315" pin=0"/></net>

<net id="1320"><net_src comp="68" pin="0"/><net_sink comp="1315" pin=1"/></net>

<net id="1325"><net_src comp="288" pin="1"/><net_sink comp="1321" pin=1"/></net>

<net id="1330"><net_src comp="298" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1335"><net_src comp="398" pin="8"/><net_sink comp="1331" pin=0"/></net>

<net id="1336"><net_src comp="44" pin="0"/><net_sink comp="1331" pin=1"/></net>

<net id="1341"><net_src comp="326" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="90" pin="0"/><net_sink comp="1337" pin=1"/></net>

<net id="1347"><net_src comp="358" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1348"><net_src comp="120" pin="0"/><net_sink comp="1343" pin=1"/></net>

<net id="1353"><net_src comp="1337" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1354"><net_src comp="1343" pin="2"/><net_sink comp="1349" pin=1"/></net>

<net id="1359"><net_src comp="398" pin="8"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="90" pin="0"/><net_sink comp="1355" pin=1"/></net>

<net id="1366"><net_src comp="414" pin="8"/><net_sink comp="1361" pin=0"/></net>

<net id="1367"><net_src comp="124" pin="0"/><net_sink comp="1361" pin=1"/></net>

<net id="1368"><net_src comp="126" pin="0"/><net_sink comp="1361" pin=2"/></net>

<net id="1373"><net_src comp="1349" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1374"><net_src comp="1355" pin="2"/><net_sink comp="1369" pin=1"/></net>

<net id="1380"><net_src comp="1369" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1381"><net_src comp="1361" pin="3"/><net_sink comp="1375" pin=1"/></net>

<net id="1382"><net_src comp="126" pin="0"/><net_sink comp="1375" pin=2"/></net>

<net id="1387"><net_src comp="1337" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1388"><net_src comp="120" pin="0"/><net_sink comp="1383" pin=1"/></net>

<net id="1393"><net_src comp="358" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="1383" pin="2"/><net_sink comp="1389" pin=1"/></net>

<net id="1400"><net_src comp="1389" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1401"><net_src comp="128" pin="0"/><net_sink comp="1395" pin=1"/></net>

<net id="1402"><net_src comp="1375" pin="3"/><net_sink comp="1395" pin=2"/></net>

<net id="1407"><net_src comp="398" pin="8"/><net_sink comp="1403" pin=0"/></net>

<net id="1408"><net_src comp="130" pin="0"/><net_sink comp="1403" pin=1"/></net>

<net id="1413"><net_src comp="1403" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1418"><net_src comp="1395" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1419"><net_src comp="132" pin="0"/><net_sink comp="1414" pin=1"/></net>

<net id="1425"><net_src comp="1409" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1426"><net_src comp="90" pin="0"/><net_sink comp="1420" pin=1"/></net>

<net id="1432"><net_src comp="1409" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1433"><net_src comp="1414" pin="2"/><net_sink comp="1427" pin=1"/></net>

<net id="1434"><net_src comp="1395" pin="3"/><net_sink comp="1427" pin=2"/></net>

<net id="1439"><net_src comp="326" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1440"><net_src comp="398" pin="8"/><net_sink comp="1435" pin=1"/></net>

<net id="1445"><net_src comp="398" pin="8"/><net_sink comp="1441" pin=0"/></net>

<net id="1446"><net_src comp="134" pin="0"/><net_sink comp="1441" pin=1"/></net>

<net id="1451"><net_src comp="1420" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1452"><net_src comp="20" pin="0"/><net_sink comp="1447" pin=1"/></net>

<net id="1457"><net_src comp="1441" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1462"><net_src comp="1453" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1463"><net_src comp="1435" pin="2"/><net_sink comp="1458" pin=1"/></net>

<net id="1468"><net_src comp="1427" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1469"><net_src comp="136" pin="0"/><net_sink comp="1464" pin=1"/></net>

<net id="1475"><net_src comp="1458" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1476"><net_src comp="90" pin="0"/><net_sink comp="1470" pin=1"/></net>

<net id="1482"><net_src comp="1458" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1483"><net_src comp="1464" pin="2"/><net_sink comp="1477" pin=1"/></net>

<net id="1484"><net_src comp="1427" pin="3"/><net_sink comp="1477" pin=2"/></net>

<net id="1488"><net_src comp="1477" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1493"><net_src comp="1470" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1494"><net_src comp="22" pin="0"/><net_sink comp="1489" pin=1"/></net>

<net id="1498"><net_src comp="138" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="1503"><net_src comp="144" pin="2"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1508"><net_src comp="150" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1516"><net_src comp="426" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="1521"><net_src comp="438" pin="1"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1526"><net_src comp="442" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1531"><net_src comp="482" pin="1"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1536"><net_src comp="198" pin="3"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1541"><net_src comp="497" pin="3"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1543"><net_src comp="1538" pin="1"/><net_sink comp="1420" pin=2"/></net>

<net id="1547"><net_src comp="511" pin="3"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1549"><net_src comp="1544" pin="1"/><net_sink comp="1470" pin=2"/></net>

<net id="1553"><net_src comp="562" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1555"><net_src comp="1550" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1559"><net_src comp="587" pin="3"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1561"><net_src comp="1556" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="1562"><net_src comp="1556" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1566"><net_src comp="210" pin="3"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1571"><net_src comp="638" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1576"><net_src comp="218" pin="3"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1581"><net_src comp="696" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1583"><net_src comp="1578" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="1587"><net_src comp="225" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1592"><net_src comp="706" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1594"><net_src comp="1589" pin="1"/><net_sink comp="398" pin=4"/></net>

<net id="1595"><net_src comp="1589" pin="1"/><net_sink comp="398" pin=6"/></net>

<net id="1599"><net_src comp="716" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1601"><net_src comp="1596" pin="1"/><net_sink comp="330" pin=4"/></net>

<net id="1602"><net_src comp="1596" pin="1"/><net_sink comp="330" pin=6"/></net>

<net id="1606"><net_src comp="726" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1608"><net_src comp="1603" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1609"><net_src comp="1603" pin="1"/><net_sink comp="346" pin=6"/></net>

<net id="1613"><net_src comp="766" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1615"><net_src comp="1610" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1619"><net_src comp="778" pin="3"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1621"><net_src comp="1616" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1622"><net_src comp="1616" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1623"><net_src comp="1616" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1627"><net_src comp="797" pin="3"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1629"><net_src comp="1624" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1633"><net_src comp="811" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1637"><net_src comp="817" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1639"><net_src comp="1634" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1643"><net_src comp="230" pin="3"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1648"><net_src comp="238" pin="3"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="225" pin=3"/></net>

<net id="1653"><net_src comp="885" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1658"><net_src comp="895" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1663"><net_src comp="901" pin="2"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1671"><net_src comp="962" pin="1"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1673"><net_src comp="1668" pin="1"/><net_sink comp="363" pin=6"/></net>

<net id="1677"><net_src comp="978" pin="2"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1682"><net_src comp="249" pin="3"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1687"><net_src comp="987" pin="1"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1692"><net_src comp="257" pin="3"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1697"><net_src comp="1039" pin="2"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1699"><net_src comp="1694" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="1703"><net_src comp="264" pin="2"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1708"><net_src comp="1079" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1710"><net_src comp="1705" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1714"><net_src comp="1091" pin="3"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1716"><net_src comp="1711" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1717"><net_src comp="1711" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1718"><net_src comp="1711" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1722"><net_src comp="1110" pin="3"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1724"><net_src comp="1719" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1728"><net_src comp="1124" pin="2"/><net_sink comp="1725" pin=0"/></net>

<net id="1732"><net_src comp="1142" pin="2"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1734"><net_src comp="1729" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1738"><net_src comp="269" pin="3"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1743"><net_src comp="277" pin="3"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="264" pin=3"/></net>

<net id="1748"><net_src comp="1210" pin="2"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1753"><net_src comp="1220" pin="2"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1758"><net_src comp="1226" pin="2"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1766"><net_src comp="1287" pin="1"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1768"><net_src comp="1763" pin="1"/><net_sink comp="414" pin=6"/></net>

<net id="1775"><net_src comp="1321" pin="2"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1409" pin=1"/></net>

<net id="1780"><net_src comp="1326" pin="2"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="1453" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AstimDelay | {14 }
	Port: VstimDelay | {14 }
	Port: ACaptureThresh | {1 }
	Port: VCaptureThresh | {1 }
	Port: v_thresh | {1 }
	Port: a_thresh | {1 }
	Port: aflip | {1 }
	Port: vflip | {1 }
	Port: recentdatapoints_len | {2 }
	Port: recentdatapoints_head_i | {2 }
	Port: recentdatapoints_sum | {2 }
	Port: recentdatapoints_data | {2 }
	Port: AbeatDelay | {14 }
	Port: VbeatDelay | {10 }
	Port: VbeatFallDelay | {10 }
	Port: recentVBools_sum | {8 }
	Port: recentVBools_head_i | {5 }
	Port: recentVBools_len | {8 }
	Port: recentVBools_data | {5 }
	Port: last_sample_is_V_V | {8 }
	Port: recentABools_sum | {13 }
	Port: recentABools_head_i | {10 }
	Port: recentABools_len | {13 }
	Port: recentABools_data | {10 }
	Port: last_sample_is_A_V | {13 }
 - Input state : 
	Port: Decision : reset_A_V | {1 }
	Port: Decision : reset_V_V | {1 }
	Port: Decision : reset_params_V | {1 }
	Port: Decision : athresh | {1 }
	Port: Decision : vthresh | {1 }
	Port: Decision : a_flip | {1 }
	Port: Decision : v_flip | {1 }
	Port: Decision : a_length | {1 }
	Port: Decision : v_length | {1 }
	Port: Decision : data | {1 }
	Port: Decision : AstimDelay | {1 }
	Port: Decision : VstimDelay | {1 }
	Port: Decision : ACaptureThresh | {1 }
	Port: Decision : VCaptureThresh | {1 }
	Port: Decision : v_thresh | {4 }
	Port: Decision : a_thresh | {9 }
	Port: Decision : aflip | {9 }
	Port: Decision : vflip | {4 }
	Port: Decision : recentdatapoints_len | {2 }
	Port: Decision : recentdatapoints_head_i | {1 }
	Port: Decision : recentdatapoints_sum | {2 }
	Port: Decision : recentdatapoints_data | {1 2 3 4 8 9 }
	Port: Decision : AbeatDelay | {5 }
	Port: Decision : VbeatDelay | {5 }
	Port: Decision : VbeatFallDelay | {5 }
	Port: Decision : recentVBools_sum | {5 }
	Port: Decision : recentVBools_head_i | {3 }
	Port: Decision : recentVBools_len | {5 }
	Port: Decision : recentVBools_data | {3 4 6 7 }
	Port: Decision : last_sample_is_V_V | {8 }
	Port: Decision : recentABools_sum | {10 }
	Port: Decision : recentABools_head_i | {8 }
	Port: Decision : recentABools_len | {10 }
	Port: Decision : recentABools_data | {8 9 11 12 }
	Port: Decision : last_sample_is_A_V | {13 }
  - Chain level:
	State 1
		tmp_i_7 : 1
		recentdatapoints_data_addr : 2
		recentdatapoints_data_load : 3
		AstimDelay_load_op : 1
		tmp_6 : 2
		VstimDelay_load_op : 1
		tmp_7 : 2
	State 2
		tmp_i : 1
		extLd : 1
		tmp_35_i : 2
		recentdatapoints_sum_loc_i : 3
		tmp_37_i : 4
		recentdatapoints_len_load_op : 1
		tmp_38_i : 2
		stg_82 : 3
		tmp_40_i : 1
		p_tmp_i : 2
		stg_86 : 3
		stg_87 : 5
	State 3
		tmp : 1
		p_i : 2
		tmp_41_i : 3
		recentdatapoints_data_addr_1 : 4
		recentdatapoints_data_load_1 : 5
		tmp_i2_8 : 1
		recentVBools_data_addr : 2
		recentVBools_data_load : 3
	State 4
		datapointV : 1
		datapointV_cast : 2
		tmp_9 : 1
		datapointV_1 : 3
		p_s : 4
		p_cast : 5
		tmp_s : 6
	State 5
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_i2 : 1
		tmp_29_i : 1
		CircularBuffer_int_30_sum_i : 2
		CircularBuffer_sum_read_assign : 3
		CircularBuffer_len_read_assign : 1
		CircularBuffer_len_read_assign_1 : 2
		tmp_34_i : 1
		CircularBuffer_head_i_read_ass : 2
		stg_131 : 3
		tmp_8 : 3
		stg_133 : 4
		CircularBuffer_len_write_assig : 3
	State 6
		tmp_26 : 1
		i_3 : 1
		i_4 : 2
		tmp_28_i_i : 3
		recentVBools_data_addr_1 : 4
		recentVBools_data_load_1 : 5
		tmp_27 : 1
		i_6 : 1
		i_7 : 2
		tmp_28_i_i9 : 3
		recentVBools_data_addr_2 : 4
		recentVBools_data_load_2 : 5
	State 7
		toReturn_5 : 1
		toReturn_6 : 1
	State 8
		CircularBuffer_sum_write_assig : 1
		CircularBuffer_sum_write_assig_1 : 2
		sum : 3
		recentVBools_len_new : 1
		tmp_2 : 1
		tmp_10 : 4
		stg_166 : 2
		stg_167 : 4
		stg_169 : 5
		stg_170 : 1
		stg_173 : 1
		recentdatapoints_data_addr_2 : 1
		recentdatapoints_data_load_2 : 2
		tmp_i4_10 : 1
		recentABools_data_addr : 2
		recentABools_data_load : 3
	State 9
		datapointA : 1
		datapointA_cast : 2
		tmp_11 : 1
		datapointA_1 : 3
		p_1 : 4
		p_1_cast : 5
		tmp_12 : 6
	State 10
		tmp_i4 : 1
		tmp_29_i1 : 1
		CircularBuffer_int_30_sum_i1 : 2
		CircularBuffer_sum_read_assign_1 : 3
		CircularBuffer_len_read_assign_2 : 1
		CircularBuffer_len_read_assign_3 : 2
		tmp_34_i1 : 1
		CircularBuffer_head_i_read_ass_1 : 2
		stg_212 : 3
		tmp_13 : 3
		stg_214 : 1
		stg_215 : 1
		stg_216 : 4
		CircularBuffer_len_write_assig_2 : 3
	State 11
		tmp_28 : 1
		i_9 : 1
		i_10 : 2
		tmp_28_i_i1 : 3
		recentABools_data_addr_1 : 4
		recentABools_data_load_1 : 5
		tmp_29 : 1
		i_12 : 1
		i_13 : 2
		tmp_28_i_i2 : 3
		recentABools_data_addr_2 : 4
		recentABools_data_load_2 : 5
	State 12
		toReturn_7 : 1
		toReturn_8 : 1
	State 13
		CircularBuffer_sum_write_assig_2 : 1
		CircularBuffer_sum_write_assig_3 : 2
		sum_1 : 3
		recentABools_len_new : 1
		tmp_15 : 1
		tmp_16 : 4
		stg_249 : 2
		stg_250 : 4
		stg_252 : 5
		or_cond : 1
		stg_256 : 1
		stg_257 : 1
		stg_260 : 1
	State 14
		stg_267 : 1
		tmp_20 : 1
		p_2 : 1
		tmp_21_not_not : 1
		sel_tmp2 : 1
		toReturn_1 : 1
		tmp_21 : 1
		or_cond1 : 2
		toReturn : 2
		AstimDelay_new : 2
		toReturn_2 : 2
		tmp_23 : 1
		tmp_24 : 1
		stg_285 : 3
		tmp1 : 2
		or_cond3 : 2
		toReturn_4 : 3
		VstimDelay_new : 2
		toReturn_3 : 3
		toReturn_3_cast : 4
		stg_292 : 3
		stg_293 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |         AstimDelay_load_op_fu_491        |    0    |    32   |
|          |         VstimDelay_load_op_fu_505        |    0    |    32   |
|          |              tmp_37_i_fu_551             |    0    |    32   |
|          |    recentdatapoints_len_load_op_fu_556   |    0    |    32   |
|          |              tmp_39_i_fu_576             |    0    |    32   |
|          |                 i_fu_607                 |    0    |    32   |
|          |                i_1_fu_620                |    0    |    32   |
|          |               tmp_3_fu_706               |    0    |    32   |
|          |               tmp_4_fu_716               |    0    |    32   |
|          |               tmp_5_fu_726               |    0    |    32   |
|          |   CircularBuffer_sum_read_assign_fu_766  |    0    |    32   |
|    add   |   CircularBuffer_len_read_assign_fu_772  |    0    |    32   |
|          |              tmp_33_i_fu_786             |    0    |    32   |
|          |   CircularBuffer_len_write_assig_fu_817  |    0    |    32   |
|          |                i_3_fu_835                |    0    |    32   |
|          |                i_6_fu_866                |    0    |    32   |
|          |  CircularBuffer_len_write_assig_1_fu_924 |    0    |    32   |
|          | CircularBuffer_sum_read_assign_1_fu_1079 |    0    |    32   |
|          | CircularBuffer_len_read_assign_2_fu_1085 |    0    |    32   |
|          |             tmp_33_i1_fu_1099            |    0    |    32   |
|          | CircularBuffer_len_write_assig_2_fu_1142 |    0    |    32   |
|          |                i_9_fu_1160               |    0    |    32   |
|          |               i_12_fu_1191               |    0    |    32   |
|          | CircularBuffer_len_write_assig_3_fu_1249 |    0    |    32   |
|----------|------------------------------------------|---------|---------|
|          |               tmp_6_fu_497               |    0    |    32   |
|          |               tmp_7_fu_511               |    0    |    32   |
|          |     recentdatapoints_sum_loc_i_fu_543    |    0    |    32   |
|          |              tmp_38_i_fu_562             |    0    |    32   |
|          |              p_tmp_i_fu_587              |    0    |    32   |
|          |                p_i_fu_625                |    0    |    32   |
|          |             datapointV_fu_652            |    0    |    16   |
|          |                p_s_fu_680                |    0    |    17   |
|          |    CircularBuffer_int_30_sum_i_fu_758    |    0    |    32   |
|          |  CircularBuffer_len_read_assign_1_fu_778 |    0    |    32   |
|          |   CircularBuffer_head_i_read_ass_fu_797  |    0    |    32   |
|          |                i_4_fu_841                |    0    |    32   |
|          |                i_7_fu_872                |    0    |    32   |
|  select  |             datapointA_fu_996            |    0    |    16   |
|          |                p_1_fu_1023               |    0    |    17   |
|          |   CircularBuffer_int_30_sum_i1_fu_1071   |    0    |    32   |
|          | CircularBuffer_len_read_assign_3_fu_1091 |    0    |    32   |
|          | CircularBuffer_head_i_read_ass_1_fu_1110 |    0    |    32   |
|          |               i_10_fu_1166               |    0    |    32   |
|          |               i_13_fu_1197               |    0    |    32   |
|          |                p_2_fu_1361               |    0    |    13   |
|          |             sel_tmp1_fu_1375             |    0    |    13   |
|          |            toReturn_1_fu_1395            |    0    |    13   |
|          |          AstimDelay_new_fu_1420          |    0    |    32   |
|          |            toReturn_2_fu_1427            |    0    |    13   |
|          |          VstimDelay_new_fu_1470          |    0    |    32   |
|          |            toReturn_3_fu_1477            |    0    |    13   |
|----------|------------------------------------------|---------|---------|
|          |              tmp_35_i_fu_537             |    0    |    32   |
|          |            datapointV_1_fu_674           |    0    |    16   |
|          |              tmp_29_i_fu_752             |    0    |    32   |
|          |                i_2_fu_823                |    0    |    32   |
|          |                i_5_fu_854                |    0    |    32   |
|          |   CircularBuffer_sum_write_assig_fu_909  |    0    |    16   |
|    sub   |  CircularBuffer_sum_write_assig_1_fu_917 |    0    |    16   |
|          |           datapointA_1_fu_1017           |    0    |    16   |
|          |             tmp_29_i1_fu_1065            |    0    |    32   |
|          |                i_8_fu_1148               |    0    |    32   |
|          |               i_11_fu_1179               |    0    |    32   |
|          | CircularBuffer_sum_write_assig_2_fu_1234 |    0    |    16   |
|          | CircularBuffer_sum_write_assig_3_fu_1242 |    0    |    16   |
|----------|------------------------------------------|---------|---------|
|          |               tmp_i_fu_523               |    0    |    11   |
|          |              tmp_40_i_fu_581             |    0    |    11   |
|          |               tmp_i1_fu_647              |    0    |    11   |
|          |               tmp_9_fu_668               |    0    |    3    |
|          |               tmp_s_fu_696               |    0    |    11   |
|          |               tmp_i2_fu_743              |    0    |    11   |
|          |              tmp_34_i_fu_791             |    0    |    11   |
|          |               tmp_8_fu_811               |    0    |    11   |
|          |            not_tmp_i_i4_fu_885           |    0    |    11   |
|          |            not_tmp_i_i_fu_890            |    0    |    11   |
|          |               tmp_10_fu_944              |    0    |    11   |
|          |               tmp_i3_fu_978              |    0    |    11   |
|          |              tmp_11_fu_1011              |    0    |    3    |
|          |              tmp_12_fu_1039              |    0    |    11   |
|   icmp   |              tmp_i4_fu_1056              |    0    |    11   |
|          |             tmp_34_i1_fu_1104            |    0    |    11   |
|          |              tmp_13_fu_1124              |    0    |    11   |
|          |           not_tmp_i_i2_fu_1210           |    0    |    11   |
|          |           not_tmp_i_i1_fu_1215           |    0    |    11   |
|          |              tmp_16_fu_1269              |    0    |    11   |
|          |              tmp_17_fu_1291              |    0    |    11   |
|          |              tmp_18_fu_1297              |    0    |    11   |
|          |              tmp_22_fu_1321              |    0    |    11   |
|          |              tmp_25_fu_1326              |    0    |    11   |
|          |            tmp_21_not_fu_1337            |    0    |    11   |
|          |              tmp_20_fu_1355              |    0    |    11   |
|          |              tmp_21_fu_1403              |    0    |    11   |
|          |              tmp_23_fu_1435              |    0    |    11   |
|          |              tmp_24_fu_1441              |    0    |    11   |
|----------|------------------------------------------|---------|---------|
|          |             toReturn_5_fu_895            |    0    |    1    |
|          |             toReturn_6_fu_901            |    0    |    1    |
|          |            toReturn_7_fu_1220            |    0    |    1    |
|          |            toReturn_8_fu_1226            |    0    |    1    |
|    and   |              or_cond_fu_1303             |    0    |    1    |
|          |              sel_tmp_fu_1369             |    0    |    1    |
|          |             sel_tmp2_fu_1389             |    0    |    1    |
|          |             or_cond1_fu_1409             |    0    |    1    |
|          |               tmp1_fu_1453               |    0    |    1    |
|          |             or_cond3_fu_1458             |    0    |    1    |
|----------|------------------------------------------|---------|---------|
|    xor   |   last_sample_is_V_V_loc_2_not_fu_1343   |    0    |    1    |
|          |          tmp_21_not_not_fu_1383          |    0    |    1    |
|----------|------------------------------------------|---------|---------|
|          |              brmerge_fu_1349             |    0    |    1    |
|    or    |             toReturn_fu_1414             |    0    |    0    |
|          |            toReturn_4_fu_1464            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |           data_read_read_fu_138          |    0    |    0    |
|          |         v_length_read_read_fu_144        |    0    |    0    |
|          |         a_length_read_read_fu_150        |    0    |    0    |
|          |          v_flip_read_read_fu_156         |    0    |    0    |
|   read   |          a_flip_read_read_fu_162         |    0    |    0    |
|          |         vthresh_read_read_fu_168         |    0    |    0    |
|          |         athresh_read_read_fu_174         |    0    |    0    |
|          |      reset_params_V_read_read_fu_180     |    0    |    0    |
|          |        reset_V_V_read_read_fu_186        |    0    |    0    |
|          |        reset_A_V_read_read_fu_192        |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |             val_assign_fu_426            |    0    |    0    |
|          |              tmp_i_7_fu_486              |    0    |    0    |
|          |               extLd_fu_533               |    0    |    0    |
|          |              tmp_41_i_fu_633             |    0    |    0    |
|          |              tmp_i2_8_fu_642             |    0    |    0    |
|          |          datapointV_cast_fu_660          |    0    |    0    |
|          |               p_cast_fu_688              |    0    |    0    |
|          |             tmp_28_i_i_fu_849            |    0    |    0    |
|   sext   |            tmp_28_i_i9_fu_880            |    0    |    0    |
|          |               tmp_2_fu_940               |    0    |    0    |
|          |              tmp_i3_9_fu_983             |    0    |    0    |
|          |             tmp_i4_10_fu_991             |    0    |    0    |
|          |          datapointA_cast_fu_1003         |    0    |    0    |
|          |             p_1_cast_fu_1031             |    0    |    0    |
|          |            tmp_28_i_i1_fu_1174           |    0    |    0    |
|          |            tmp_28_i_i2_fu_1205           |    0    |    0    |
|          |              tmp_15_fu_1265              |    0    |    0    |
|          |          toReturn_3_cast_fu_1485         |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                tmp_fu_612                |    0    |    0    |
|          |               tmp_26_fu_827              |    0    |    0    |
| bitselect|               tmp_27_fu_858              |    0    |    0    |
|          |              tmp_28_fu_1152              |    0    |    0    |
|          |              tmp_29_fu_1183              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |            val_assign_1_fu_732           |    0    |    0    |
|          |               extLd1_fu_749              |    0    |    0    |
|          |          toReturn_i_cast_fu_906          |    0    |    0    |
|   zext   |         toReturn_i12_cast_fu_914         |    0    |    0    |
|          |           val_assign_2_fu_1045           |    0    |    0    |
|          |              extLd2_fu_1062              |    0    |    0    |
|          |         toReturn_i25_cast_fu_1231        |    0    |    0    |
|          |         toReturn_i38_cast_fu_1239        |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|               tmp_1_fu_930               |    0    |    0    |
|          |              tmp_14_fu_1255              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |   2111  |
|----------|------------------------------------------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|  recentABools_data  |    0   |    2   |    1   |
|  recentVBools_data  |    0   |    2   |    1   |
|recentdatapoints_data|    0   |   32   |    5   |
+---------------------+--------+--------+--------+
|        Total        |    0   |   36   |    7   |
+---------------------+--------+--------+--------+

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|       ACaptureThresh_load_reg_1518      |   32   |
|        ACaptureThresh_loc_reg_288       |   32   |
|          AbeatDelay_new_reg_394         |   32   |
|CircularBuffer_head_i_read_ass_1_reg_1719|   32   |
| CircularBuffer_head_i_read_ass_reg_1624 |   32   |
|CircularBuffer_len_read_assign_1_reg_1616|   32   |
|CircularBuffer_len_read_assign_3_reg_1711|   32   |
|CircularBuffer_len_write_assig_2_reg_1729|   32   |
| CircularBuffer_len_write_assig_reg_1634 |   32   |
|CircularBuffer_sum_read_assign_1_reg_1705|   32   |
| CircularBuffer_sum_read_assign_reg_1610 |   32   |
|       VCaptureThresh_load_reg_1523      |   32   |
|        VCaptureThresh_loc_reg_298       |   32   |
|         VbeatDelay_new_1_reg_326        |   32   |
|       VbeatFallDelay_new_1_reg_342      |   32   |
|          a_length_read_reg_1505         |   32   |
|            data_read_reg_1495           |   16   |
|     last_sample_is_A_V_load_reg_1763    |    1   |
|     last_sample_is_V_V_load_reg_1668    |    1   |
|     last_sample_is_V_V_loc_2_reg_358    |    1   |
|          not_tmp_i_i2_reg_1745          |    1   |
|          not_tmp_i_i4_reg_1650          |    1   |
|             p_tmp_i_reg_1556            |   32   |
|    recentABools_data_addr_1_reg_1735    |    5   |
|    recentABools_data_addr_2_reg_1740    |    5   |
|     recentABools_data_addr_reg_1689     |    5   |
|     recentABools_data_load_reg_1700     |    1   |
|    recentABools_head_i_load_reg_1684    |   32   |
|       recentABools_len_new_reg_385      |   32   |
|    recentVBools_data_addr_1_reg_1640    |    5   |
|    recentVBools_data_addr_2_reg_1645    |    5   |
|     recentVBools_data_addr_reg_1573     |    5   |
|     recentVBools_data_load_reg_1584     |    1   |
|    recentVBools_head_i_load_reg_1568    |   32   |
|       recentVBools_len_new_reg_317      |   32   |
|  recentdatapoints_data_addr_1_reg_1563  |    5   |
|  recentdatapoints_data_addr_2_reg_1679  |    5   |
|   recentdatapoints_data_addr_reg_1533   |    5   |
|  recentdatapoints_head_i_load_reg_1528  |   32   |
|              sum_1_reg_376              |   32   |
|               sum_reg_308               |   32   |
|             tmp_12_reg_1694             |    1   |
|             tmp_13_reg_1725             |    1   |
|              tmp_19_reg_409             |    1   |
|             tmp_22_reg_1772             |    1   |
|             tmp_25_reg_1777             |    1   |
|            tmp_38_i_reg_1550            |   32   |
|              tmp_3_reg_1589             |   32   |
|              tmp_4_reg_1596             |   32   |
|              tmp_5_reg_1603             |   32   |
|              tmp_6_reg_1538             |   32   |
|              tmp_7_reg_1544             |   32   |
|              tmp_8_reg_1630             |    1   |
|             tmp_i3_reg_1674             |    1   |
|              tmp_s_reg_1578             |    1   |
|           toReturn_5_reg_1655           |    1   |
|           toReturn_6_reg_1660           |    1   |
|           toReturn_7_reg_1750           |    1   |
|           toReturn_8_reg_1755           |    1   |
|          v_length_read_reg_1500         |   32   |
|           val_assign_reg_1513           |   32   |
+-----------------------------------------+--------+
|                  Total                  |  1104  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_205        |  p0  |   6  |   5  |   30   ||    5    |
|         grp_access_fu_225        |  p0  |   4  |   5  |   20   ||    5    |
|         grp_access_fu_225        |  p3  |   2  |   5  |   10   ||    5    |
|         grp_access_fu_264        |  p0  |   4  |   5  |   20   ||    5    |
|         grp_access_fu_264        |  p3  |   2  |   5  |   10   ||    5    |
|     VbeatDelay_new_1_reg_326     |  p0  |   2  |  32  |   64   ||    32   |
|   VbeatFallDelay_new_1_reg_342   |  p0  |   2  |  32  |   64   ||    32   |
| last_sample_is_V_V_loc_2_reg_358 |  p0  |   3  |   1  |    3   ||    1    |
|          tmp_19_reg_409          |  p0  |   2  |   1  |    2   |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   223  ||  14.507 ||    90   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  2111  |
|   Memory  |    0   |    -   |   36   |    7   |
|Multiplexer|    -   |   14   |    -   |   90   |
|  Register |    -   |    -   |  1104  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   14   |  1140  |  2208  |
+-----------+--------+--------+--------+--------+
