$date
	Tue Oct 17 21:19:35 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder $end
$var wire 32 ! a [31:0] $end
$var wire 32 " b [31:0] $end
$var wire 32 # out [31:0] $end
$upscope $end
$scope module and1_2 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var reg 1 & out $end
$upscope $end
$scope module ex_test $end
$var wire 5 ' WriteRegE [4:0] $end
$var wire 32 ( WriteDataE [31:0] $end
$var wire 32 ) SignImmE [31:0] $end
$var wire 5 * RtE [4:0] $end
$var wire 5 + RsE [4:0] $end
$var wire 1 , RegWriteE $end
$var wire 1 - RegDstE $end
$var wire 5 . RdE [4:0] $end
$var wire 32 / RD2E [31:0] $end
$var wire 32 0 RD1E [31:0] $end
$var wire 1 1 MemtoRegE $end
$var wire 1 2 MemWriteE $end
$var wire 32 3 ALUOutE [31:0] $end
$var wire 4 4 ALUControlE [3:0] $end
$var reg 4 5 ALUControlD [3:0] $end
$var reg 32 6 ALUOutM [31:0] $end
$var reg 1 7 ALUSrcD $end
$var reg 1 8 FlushE $end
$var reg 2 9 ForwardAE [1:0] $end
$var reg 2 : ForwardBE [1:0] $end
$var reg 1 ; MemWriteD $end
$var reg 1 < MemtoRegD $end
$var reg 32 = RD1D [31:0] $end
$var reg 32 > RD2D [31:0] $end
$var reg 5 ? RdD [4:0] $end
$var reg 1 @ RegDstD $end
$var reg 1 A RegWriteD $end
$var reg 32 B ResultW [31:0] $end
$var reg 5 C RsD [4:0] $end
$var reg 5 D RtD [4:0] $end
$var reg 32 E SignImmD [31:0] $end
$var reg 1 F clk $end
$scope module EX_stage $end
$var wire 4 G ALUControlD [3:0] $end
$var wire 32 H ALUOutM [31:0] $end
$var wire 1 7 ALUSrcD $end
$var wire 1 8 FlushE $end
$var wire 2 I ForwardAE [1:0] $end
$var wire 2 J ForwardBE [1:0] $end
$var wire 1 ; MemWriteD $end
$var wire 1 < MemtoRegD $end
$var wire 32 K RD1D [31:0] $end
$var wire 32 L RD2D [31:0] $end
$var wire 5 M RdD [4:0] $end
$var wire 1 @ RegDstD $end
$var wire 1 A RegWriteD $end
$var wire 32 N ResultW [31:0] $end
$var wire 5 O RsD [4:0] $end
$var wire 5 P RtD [4:0] $end
$var wire 32 Q SignImmD [31:0] $end
$var wire 1 F clk $end
$var wire 5 R WriteRegE [4:0] $end
$var wire 32 S WriteDataE [31:0] $end
$var wire 32 T SrcBE [31:0] $end
$var wire 32 U SrcAE [31:0] $end
$var wire 32 V SignImmE [31:0] $end
$var wire 5 W RtE [4:0] $end
$var wire 5 X RsE [4:0] $end
$var wire 1 , RegWriteE $end
$var wire 1 - RegDstE $end
$var wire 5 Y RdE [4:0] $end
$var wire 32 Z RD2E [31:0] $end
$var wire 32 [ RD1E [31:0] $end
$var wire 1 1 MemtoRegE $end
$var wire 1 2 MemWriteE $end
$var wire 1 \ ALUSrcE $end
$var wire 32 ] ALUOutE [31:0] $end
$var wire 4 ^ ALUControlE [3:0] $end
$scope module EX_pipeline_reg $end
$var wire 4 _ ALUControlD [3:0] $end
$var wire 1 7 ALUSrcD $end
$var wire 1 8 FlushE $end
$var wire 1 ; MemWriteD $end
$var wire 1 < MemtoRegD $end
$var wire 32 ` RD1D [31:0] $end
$var wire 32 a RD2D [31:0] $end
$var wire 5 b RdD [4:0] $end
$var wire 1 @ RegDstD $end
$var wire 1 A RegWriteD $end
$var wire 5 c RsD [4:0] $end
$var wire 5 d RtD [4:0] $end
$var wire 32 e SignImmD [31:0] $end
$var wire 1 F clk $end
$var wire 32 f SignImmE [31:0] $end
$var wire 5 g RtE [4:0] $end
$var wire 5 h RsE [4:0] $end
$var wire 1 , RegWriteE $end
$var wire 1 - RegDstE $end
$var wire 5 i RdE [4:0] $end
$var wire 32 j RD2E [31:0] $end
$var wire 32 k RD1E [31:0] $end
$var wire 1 1 MemtoRegE $end
$var wire 1 2 MemWriteE $end
$var wire 1 \ ALUSrcE $end
$var reg 4 l ALUControlE [3:0] $end
$scope module alu_src $end
$var wire 1 m clear $end
$var wire 1 F clock $end
$var wire 1 7 new_value $end
$var wire 1 \ curr_value $end
$var wire 32 n adj_new_value [31:0] $end
$var wire 32 o adj_curr_value [31:0] $end
$scope module value_reg $end
$var wire 1 m clear $end
$var wire 1 F clock $end
$var wire 32 p new_value [31:0] $end
$var wire 32 q gated_new_value [31:0] $end
$var wire 32 r curr_value [31:0] $end
$scope module r $end
$var wire 1 F clock $end
$var wire 32 s new_value [31:0] $end
$var wire 1 t should_write $end
$var reg 32 u curr_value [31:0] $end
$var reg 1 v is_init $end
$upscope $end
$upscope $end
$upscope $end
$scope module mem_to_reg $end
$var wire 1 w clear $end
$var wire 1 F clock $end
$var wire 1 < new_value $end
$var wire 1 1 curr_value $end
$var wire 32 x adj_new_value [31:0] $end
$var wire 32 y adj_curr_value [31:0] $end
$scope module value_reg $end
$var wire 1 w clear $end
$var wire 1 F clock $end
$var wire 32 z new_value [31:0] $end
$var wire 32 { gated_new_value [31:0] $end
$var wire 32 | curr_value [31:0] $end
$scope module r $end
$var wire 1 F clock $end
$var wire 32 } new_value [31:0] $end
$var wire 1 ~ should_write $end
$var reg 32 !" curr_value [31:0] $end
$var reg 1 "" is_init $end
$upscope $end
$upscope $end
$upscope $end
$scope module mem_write $end
$var wire 1 #" clear $end
$var wire 1 F clock $end
$var wire 1 ; new_value $end
$var wire 1 2 curr_value $end
$var wire 32 $" adj_new_value [31:0] $end
$var wire 32 %" adj_curr_value [31:0] $end
$scope module value_reg $end
$var wire 1 #" clear $end
$var wire 1 F clock $end
$var wire 32 &" new_value [31:0] $end
$var wire 32 '" gated_new_value [31:0] $end
$var wire 32 (" curr_value [31:0] $end
$scope module r $end
$var wire 1 F clock $end
$var wire 32 )" new_value [31:0] $end
$var wire 1 *" should_write $end
$var reg 32 +" curr_value [31:0] $end
$var reg 1 ," is_init $end
$upscope $end
$upscope $end
$upscope $end
$scope module rd $end
$var wire 1 -" clear $end
$var wire 1 F clock $end
$var wire 5 ." new_value [4:0] $end
$var wire 5 /" curr_value [4:0] $end
$var wire 32 0" adj_new_value [31:0] $end
$var wire 32 1" adj_curr_value [31:0] $end
$scope module value_reg $end
$var wire 1 -" clear $end
$var wire 1 F clock $end
$var wire 32 2" new_value [31:0] $end
$var wire 32 3" gated_new_value [31:0] $end
$var wire 32 4" curr_value [31:0] $end
$scope module r $end
$var wire 1 F clock $end
$var wire 32 5" new_value [31:0] $end
$var wire 1 6" should_write $end
$var reg 32 7" curr_value [31:0] $end
$var reg 1 8" is_init $end
$upscope $end
$upscope $end
$upscope $end
$scope module rd1 $end
$var wire 1 9" clear $end
$var wire 1 F clock $end
$var wire 32 :" new_value [31:0] $end
$var wire 32 ;" gated_new_value [31:0] $end
$var wire 32 <" curr_value [31:0] $end
$scope module r $end
$var wire 1 F clock $end
$var wire 32 =" new_value [31:0] $end
$var wire 1 >" should_write $end
$var reg 32 ?" curr_value [31:0] $end
$var reg 1 @" is_init $end
$upscope $end
$upscope $end
$scope module rd2 $end
$var wire 1 A" clear $end
$var wire 1 F clock $end
$var wire 32 B" new_value [31:0] $end
$var wire 32 C" gated_new_value [31:0] $end
$var wire 32 D" curr_value [31:0] $end
$scope module r $end
$var wire 1 F clock $end
$var wire 32 E" new_value [31:0] $end
$var wire 1 F" should_write $end
$var reg 32 G" curr_value [31:0] $end
$var reg 1 H" is_init $end
$upscope $end
$upscope $end
$scope module reg_dst $end
$var wire 1 I" clear $end
$var wire 1 F clock $end
$var wire 1 @ new_value $end
$var wire 1 - curr_value $end
$var wire 32 J" adj_new_value [31:0] $end
$var wire 32 K" adj_curr_value [31:0] $end
$scope module value_reg $end
$var wire 1 I" clear $end
$var wire 1 F clock $end
$var wire 32 L" new_value [31:0] $end
$var wire 32 M" gated_new_value [31:0] $end
$var wire 32 N" curr_value [31:0] $end
$scope module r $end
$var wire 1 F clock $end
$var wire 32 O" new_value [31:0] $end
$var wire 1 P" should_write $end
$var reg 32 Q" curr_value [31:0] $end
$var reg 1 R" is_init $end
$upscope $end
$upscope $end
$upscope $end
$scope module reg_write $end
$var wire 1 S" clear $end
$var wire 1 F clock $end
$var wire 1 A new_value $end
$var wire 1 , curr_value $end
$var wire 32 T" adj_new_value [31:0] $end
$var wire 32 U" adj_curr_value [31:0] $end
$scope module value_reg $end
$var wire 1 S" clear $end
$var wire 1 F clock $end
$var wire 32 V" new_value [31:0] $end
$var wire 32 W" gated_new_value [31:0] $end
$var wire 32 X" curr_value [31:0] $end
$scope module r $end
$var wire 1 F clock $end
$var wire 32 Y" new_value [31:0] $end
$var wire 1 Z" should_write $end
$var reg 32 [" curr_value [31:0] $end
$var reg 1 \" is_init $end
$upscope $end
$upscope $end
$upscope $end
$scope module rs $end
$var wire 1 ]" clear $end
$var wire 1 F clock $end
$var wire 5 ^" new_value [4:0] $end
$var wire 5 _" curr_value [4:0] $end
$var wire 32 `" adj_new_value [31:0] $end
$var wire 32 a" adj_curr_value [31:0] $end
$scope module value_reg $end
$var wire 1 ]" clear $end
$var wire 1 F clock $end
$var wire 32 b" new_value [31:0] $end
$var wire 32 c" gated_new_value [31:0] $end
$var wire 32 d" curr_value [31:0] $end
$scope module r $end
$var wire 1 F clock $end
$var wire 32 e" new_value [31:0] $end
$var wire 1 f" should_write $end
$var reg 32 g" curr_value [31:0] $end
$var reg 1 h" is_init $end
$upscope $end
$upscope $end
$upscope $end
$scope module rt $end
$var wire 1 i" clear $end
$var wire 1 F clock $end
$var wire 5 j" new_value [4:0] $end
$var wire 5 k" curr_value [4:0] $end
$var wire 32 l" adj_new_value [31:0] $end
$var wire 32 m" adj_curr_value [31:0] $end
$scope module value_reg $end
$var wire 1 i" clear $end
$var wire 1 F clock $end
$var wire 32 n" new_value [31:0] $end
$var wire 32 o" gated_new_value [31:0] $end
$var wire 32 p" curr_value [31:0] $end
$scope module r $end
$var wire 1 F clock $end
$var wire 32 q" new_value [31:0] $end
$var wire 1 r" should_write $end
$var reg 32 s" curr_value [31:0] $end
$var reg 1 t" is_init $end
$upscope $end
$upscope $end
$upscope $end
$scope module sign_imm $end
$var wire 1 u" clear $end
$var wire 1 F clock $end
$var wire 32 v" new_value [31:0] $end
$var wire 32 w" gated_new_value [31:0] $end
$var wire 32 x" curr_value [31:0] $end
$scope module r $end
$var wire 1 F clock $end
$var wire 32 y" new_value [31:0] $end
$var wire 1 z" should_write $end
$var reg 32 {" curr_value [31:0] $end
$var reg 1 |" is_init $end
$upscope $end
$upscope $end
$upscope $end
$scope module myALU $end
$var wire 4 }" aluOP [3:0] $end
$var wire 32 ~" rvalue [31:0] $end
$var wire 32 !# lvalue [31:0] $end
$var reg 32 "# result [31:0] $end
$var reg 32 ## truevall [31:0] $end
$var reg 32 $# truevalr [31:0] $end
$upscope $end
$scope module srcA_mux $end
$var wire 32 %# a [31:0] $end
$var wire 32 &# b [31:0] $end
$var wire 32 '# c [31:0] $end
$var wire 2 (# control [1:0] $end
$var wire 32 )# out [31:0] $end
$upscope $end
$scope module srcB_mux $end
$var wire 32 *# a [31:0] $end
$var wire 1 \ high_a $end
$var wire 32 +# out [31:0] $end
$var wire 32 ,# b [31:0] $end
$upscope $end
$scope module write_data_mux $end
$var wire 32 -# a [31:0] $end
$var wire 32 .# b [31:0] $end
$var wire 32 /# c [31:0] $end
$var wire 2 0# control [1:0] $end
$var wire 32 1# out [31:0] $end
$upscope $end
$scope module write_reg_mux $end
$var wire 5 2# a [4:0] $end
$var wire 5 3# b [4:0] $end
$var wire 1 - high_a $end
$var wire 5 4# out [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module inverter $end
$var wire 1 5# control $end
$var wire 1 6# in $end
$var reg 1 7# out $end
$upscope $end
$scope module pipeline_reg_2bit $end
$var wire 1 8# clear $end
$var wire 1 9# clock $end
$var wire 2 :# new_value [1:0] $end
$var wire 2 ;# curr_value [1:0] $end
$var wire 32 <# adj_new_value [31:0] $end
$var wire 32 =# adj_curr_value [31:0] $end
$scope module value_reg $end
$var wire 1 8# clear $end
$var wire 1 9# clock $end
$var wire 32 ># new_value [31:0] $end
$var wire 32 ?# gated_new_value [31:0] $end
$var wire 32 @# curr_value [31:0] $end
$scope module r $end
$var wire 1 9# clock $end
$var wire 32 A# new_value [31:0] $end
$var wire 1 B# should_write $end
$var reg 32 C# curr_value [31:0] $end
$var reg 1 D# is_init $end
$upscope $end
$upscope $end
$upscope $end
$scope module pipeline_reg_3bit $end
$var wire 1 E# clear $end
$var wire 1 F# clock $end
$var wire 3 G# new_value [2:0] $end
$var wire 3 H# curr_value [2:0] $end
$var wire 32 I# adj_new_value [31:0] $end
$var wire 32 J# adj_curr_value [31:0] $end
$scope module value_reg $end
$var wire 1 E# clear $end
$var wire 1 F# clock $end
$var wire 32 K# new_value [31:0] $end
$var wire 32 L# gated_new_value [31:0] $end
$var wire 32 M# curr_value [31:0] $end
$scope module r $end
$var wire 1 F# clock $end
$var wire 32 N# new_value [31:0] $end
$var wire 1 O# should_write $end
$var reg 32 P# curr_value [31:0] $end
$var reg 1 Q# is_init $end
$upscope $end
$upscope $end
$upscope $end
$scope module pipeline_reg_4bit $end
$var wire 1 R# clear $end
$var wire 1 S# clock $end
$var wire 4 T# new_value [3:0] $end
$var wire 4 U# curr_value [3:0] $end
$var wire 32 V# adj_new_value [31:0] $end
$var wire 32 W# adj_curr_value [31:0] $end
$scope module value_reg $end
$var wire 1 R# clear $end
$var wire 1 S# clock $end
$var wire 32 X# new_value [31:0] $end
$var wire 32 Y# gated_new_value [31:0] $end
$var wire 32 Z# curr_value [31:0] $end
$scope module r $end
$var wire 1 S# clock $end
$var wire 32 [# new_value [31:0] $end
$var wire 1 \# should_write $end
$var reg 32 ]# curr_value [31:0] $end
$var reg 1 ^# is_init $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0^#
b0 ]#
1\#
b0xxxx [#
b0 Z#
b0xxxx Y#
b0zzzz X#
b0 W#
b0zzzz V#
b0 U#
bz T#
zS#
zR#
0Q#
b0 P#
1O#
b0xxx N#
b0 M#
b0xxx L#
b0zzz K#
b0 J#
b0zzz I#
b0 H#
bz G#
zF#
zE#
0D#
b0 C#
1B#
b0xx A#
b0 @#
b0xx ?#
b0zz >#
b0 =#
b0zz <#
b0 ;#
bz :#
z9#
z8#
x7#
z6#
z5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b10 /#
b111 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b10 '#
b111 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
0|"
b0 {"
1z"
b0 y"
b0 x"
b0 w"
b0 v"
1u"
0t"
b0 s"
1r"
b0 q"
b0 p"
b0 o"
b101 n"
b0 m"
b101 l"
b0 k"
b101 j"
1i"
0h"
b0 g"
1f"
b0 e"
b0 d"
b0 c"
b100 b"
b0 a"
b100 `"
b0 _"
b100 ^"
1]"
0\"
b0 ["
1Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
1S"
0R"
b0 Q"
1P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
1I"
0H"
b0 G"
1F"
b0 E"
b0 D"
b0 C"
b11 B"
1A"
0@"
b0 ?"
1>"
b0 ="
b0 <"
b0 ;"
b11 :"
19"
08"
b0 7"
16"
b0 5"
b0 4"
b0 3"
b110 2"
b0 1"
b110 0"
b0 /"
b110 ."
1-"
0,"
b0 +"
1*"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
1#"
0""
b0 !"
1~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
1w
0v
b0 u
1t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
1m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b101 d
b100 c
b110 b
b11 a
b11 `
b0 _
b0 ^
b0 ]
0\
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b101 P
b100 O
b111 N
b110 M
b11 L
b11 K
b0 J
b0 I
b10 H
b0 G
0F
b0 E
b101 D
b100 C
b111 B
0A
0@
b110 ?
b11 >
b11 =
0<
0;
b0 :
b0 9
08
07
b10 6
b0 5
b0 4
b0 3
02
01
b0 0
b0 /
b0 .
0-
0,
b0 +
b0 *
b0 )
b0 (
b0 '
x&
z%
z$
bx #
bz "
bz !
$end
#1
1\"
1""
1,"
1v
1R"
1h"
1t"
18"
1@"
1H"
1|"
b10000 0"
b10000 2"
b10000 ?
b10000 M
b10000 b
b10000 ."
b1100 l"
b1100 n"
b1100 D
b1100 P
b1100 d
b1100 j"
1F
#2
0F
#3
b1 J"
b1 L"
1@
1F
#4
0F
#5
b1 M"
b1 O"
b100 c"
b100 e"
b1100 o"
b1100 q"
b10000 3"
b10000 5"
b11 ;"
b11 ="
b11 C"
b11 E"
0S"
0w
0#"
0m
0I"
0]"
0i"
0-"
09"
0A"
0u"
18
1F
#6
0F
#7
b11 3
b11 ]
b11 "#
b11 $#
b11 T
b11 ~"
b11 +#
b11 ##
b10000 '
b10000 R
b10000 4#
b11 (
b11 S
b11 ,#
b11 1#
b11 U
b11 !#
b11 )#
b10000 .
b10000 Y
b10000 i
b10000 /"
b10000 2#
b1100 *
b1100 W
b1100 g
b1100 k"
b1100 3#
b100 +
b100 X
b100 h
b100 _"
1-
b11 /
b11 Z
b11 j
b11 D"
b11 G"
b11 -#
b11 0
b11 [
b11 k
b11 <"
b11 ?"
b11 %#
b10000 1"
b10000 4"
b10000 7"
b1100 m"
b1100 p"
b1100 s"
b100 a"
b100 d"
b100 g"
b1 K"
b1 N"
b1 Q"
b0 M"
b0 O"
b0 c"
b0 e"
b0 o"
b0 q"
b0 3"
b0 5"
b0 C"
b0 E"
b0 ;"
b0 ="
1S"
1w
1#"
1m
1I"
1]"
1i"
1-"
19"
1A"
1u"
08
b10110 6
b10110 H
b10110 '#
b10110 /#
b100000 B
b100000 N
b100000 &#
b100000 .#
b101010 =
b101010 K
b101010 `
b101010 :"
1F
#8
0F
#9
b0 '
b0 R
b0 4#
b0 ##
0-
b0 +
b0 X
b0 h
b0 _"
b0 *
b0 W
b0 g
b0 k"
b0 3#
b0 .
b0 Y
b0 i
b0 /"
b0 2#
b0 U
b0 !#
b0 )#
b0 K"
b0 N"
b0 Q"
b0 a"
b0 d"
b0 g"
b0 m"
b0 p"
b0 s"
b0 1"
b0 4"
b0 7"
b0 0
b0 [
b0 k
b0 <"
b0 ?"
b0 %#
b0 /
b0 Z
b0 j
b0 D"
b0 G"
b0 -#
b0 3
b0 ]
b0 "#
b100000 $#
b100000 T
b100000 ~"
b100000 +#
b100000 (
b100000 S
b100000 ,#
b100000 1#
b1 :
b1 J
b1 0#
1F
#10
0F
#11
b10110 $#
b10110 T
b10110 ~"
b10110 +#
b10110 (
b10110 S
b10110 ,#
b10110 1#
b10 :
b10 J
b10 0#
1F
#12
0F
#13
b1 M"
b1 O"
b100 c"
b100 e"
b1100 o"
b1100 q"
b10000 3"
b10000 5"
b101010 ;"
b101010 ="
b11 C"
b11 E"
0S"
0w
0#"
0m
0I"
0]"
0i"
0-"
09"
0A"
0u"
18
1F
#14
0F
#15
b10 3
b10 ]
b10 "#
b101010 ##
b10000 '
b10000 R
b10000 4#
b101010 U
b101010 !#
b101010 )#
b10000 .
b10000 Y
b10000 i
b10000 /"
b10000 2#
b1100 *
b1100 W
b1100 g
b1100 k"
b1100 3#
b100 +
b100 X
b100 h
b100 _"
1-
b11 /
b11 Z
b11 j
b11 D"
b11 G"
b11 -#
b101010 0
b101010 [
b101010 k
b101010 <"
b101010 ?"
b101010 %#
b10000 1"
b10000 4"
b10000 7"
b1100 m"
b1100 p"
b1100 s"
b100 a"
b100 d"
b100 g"
b1 K"
b1 N"
b1 Q"
b11 $#
b11 T
b11 ~"
b11 +#
b11 (
b11 S
b11 ,#
b11 1#
b0 M"
b0 O"
b0 c"
b0 e"
b0 o"
b0 q"
b0 3"
b0 5"
b0 ;"
b0 ="
b0 C"
b0 E"
b0 :
b0 J
b0 0#
1S"
1w
1#"
1m
1I"
1]"
1i"
1-"
19"
1A"
1u"
08
1F
#16
0F
#17
b0 $#
b0 '
b0 R
b0 4#
b0 T
b0 ~"
b0 +#
0-
b0 +
b0 X
b0 h
b0 _"
b0 *
b0 W
b0 g
b0 k"
b0 3#
b0 .
b0 Y
b0 i
b0 /"
b0 2#
b0 (
b0 S
b0 ,#
b0 1#
b1 4
b1 ^
b1 l
b1 }"
b0 K"
b0 N"
b0 Q"
b0 a"
b0 d"
b0 g"
b0 m"
b0 p"
b0 s"
b0 1"
b0 4"
b0 7"
b0 0
b0 [
b0 k
b0 <"
b0 ?"
b0 %#
b0 /
b0 Z
b0 j
b0 D"
b0 G"
b0 -#
b100000 3
b100000 ]
b100000 "#
b100000 ##
b100000 U
b100000 !#
b100000 )#
b1 5
b1 G
b1 _
b1 9
b1 I
b1 (#
1F
#18
0F
#19
b10 4
b10 ^
b10 l
b10 }"
b100000 $#
b100000 T
b100000 ~"
b100000 +#
b100000 3
b100000 ]
b100000 "#
b0 ##
b100000 (
b100000 S
b100000 ,#
b100000 1#
b0 U
b0 !#
b0 )#
b1 :
b1 J
b1 0#
b0 9
b0 I
b0 (#
b10 5
b10 G
b10 _
1F
#20
0F
#21
b110 4
b110 ^
b110 l
b110 }"
b11111111111111111111111111110110 3
b11111111111111111111111111110110 ]
b11111111111111111111111111110110 "#
b10110 ##
b10110 U
b10110 !#
b10110 )#
b10 9
b10 I
b10 (#
b110 5
b110 G
b110 _
1F
#22
0F
#23
b111 4
b111 ^
b111 l
b111 }"
b0 3
b0 ]
b0 "#
b10110 $#
b10110 T
b10110 ~"
b10110 +#
b10110 (
b10110 S
b10110 ,#
b10110 1#
b10 :
b10 J
b10 0#
b1 n
b1 p
17
b111 5
b111 G
b111 _
1F
#24
0F
#25
1F
