#include "graphyflow_little.h"


template <typename T1, typename T2>
void stream2axistream(hls::stream<T1> &stream, hls::stream<T2> &axi_stream) {

stream2axistream:
    while (true) {

        T1 tmp_t1 = stream.read();

        T2 tmp_t2;
        tmp_t2.data = tmp_t1.request_round;
        tmp_t2.last = tmp_t1.end_flag;
        // write_to_stream(axi_stream, tmp_t2);
        axi_stream.write(tmp_t2);
        if (tmp_t1.end_flag)
            break;
    }
}



template <typename T1, typename T2>
void axistream2stream(hls::stream<T1> &axi_stream, hls::stream<T2> &stream) {

axistream2stream:
    while (true) {

        T1 tmp_t1 = axi_stream.read();

        T2 tmp_t2;
        tmp_t2.data = tmp_t1.data;
        tmp_t2.addr = tmp_t1.dest;
        tmp_t2.end_flag = tmp_t1.last;
        // write_to_stream(stream, tmp_t2);
        stream.write(tmp_t2);
        if (tmp_t2.end_flag)
            break;
    }
}


// --- 1. scatter_funcs ---
static void 
request_manager(hls::stream<edge_descriptor_batch_t> &edge_burst_stm,
 hls::stream<ppb_request_t> &ppb_request_stm,
 hls::stream<ppb_response_t> &ppb_response_stm,
 hls::stream<update_tuple_t_little> &update_set_stm,
 uint32_t memory_offset,
 uint32_t total_edge_sets) {
    // as we can buffer two vertices in one row with width of 64-bit, we can let
    // the depth go as MAX_VERTICES_IN_ONE_PARTITION / 2.
    bus_word_t src_prop_buffer[PE_NUM][2][(SRC_BUFFER_SIZE >> 4)];
#pragma HLS ARRAY_PARTITION variable = src_prop_buffer dim = 1 complete
#pragma HLS BIND_STORAGE variable = src_prop_buffer type = RAM_S2P impl = BRAM
#pragma HLS dependence variable = src_prop_buffer inter false
    
    ap_uint<22> pp_read_round = 0;
    ap_uint<22> pp_write_round = 0;
    
    ap_uint<22> pp_request_round = 0;
    
    int32_t edge_set_cnt = 0;
    
    bool wait_flag = 0;
    
    edge_descriptor_batch_t an_edge_burst;
    
    scatterLoop:
    LOOP_WHILE_17:
    while (true) {
#pragma HLS PIPELINE II = 1
        // logic to fill the ping-pong buffer.
        if ((pp_request_round - pp_read_round) <= 1) {
            if (pp_request_round < pp_read_round) {
                pp_request_round = pp_read_round;
            }
            ppb_request_t one_ppb_request;
            one_ppb_request.request_round = (pp_request_round + memory_offset);
            one_ppb_request.end_flag = 0;
            ppb_request_stm.write(one_ppb_request);
            pp_request_round = (pp_request_round + 1);
        }
        
        ppb_response_t one_ppb_response;
        
        if (ppb_response_stm.read_nb(one_ppb_response)) {
            pp_write_round = (one_ppb_response.addr << 4 >> LOG_SRC_BUFFER_SIZE) - memory_offset;
            bool write_buffer = pp_write_round.range(0, 0);
            ap_uint<8> write_idx = one_ppb_response.addr.range(7, 0);
            // one_ppb_response.addr & ((SRC_BUFFER_SIZE >> 4) - 1);
            // // 4096 >> 4 = 256 - 1 = 255 = 2^8 -1
            bus_word_t one_read_burst = one_ppb_response.data;
            LOOP_FOR_14:
            for (int32_t u = 0; u < PE_NUM; u++) {
#pragma HLS UNROLL
                src_prop_buffer[u][write_buffer][write_idx] = one_read_burst;
            }
        }
        // logic to read the ping-pong buffer and synchronization.
        if ((!wait_flag)) {
            an_edge_burst = edge_burst_stm.read();
        }
        
        pp_read_round = (an_edge_burst.edges[0].src_id / SRC_BUFFER_SIZE);
        wait_flag = (pp_read_round >= pp_write_round) ? 1 : 0;
        bool exit_flag = (wait_flag == 0) ? (edge_set_cnt + 1 >= total_edge_sets) : (edge_set_cnt >= total_edge_sets);
        
        
        if ((!wait_flag)) {
            bool read_buffer = pp_read_round.range(0, 0);
            update_tuple_t_little an_update_set;
            LOOP_FOR_15:
            for (int32_t u = 0; u < PE_NUM; u++) {
#pragma HLS UNROLL
                ap_uint<12> idx = an_edge_burst.edges[u].src_id.range(11, 0);
                ap_uint<8> uram_row_idx = idx.range(11, 4);
                ap_uint<4> uram_row_offset = idx.range(3, 0);
                bus_word_t uram_row = src_prop_buffer[u][read_buffer][uram_row_idx];
                ap_fixed_pod_t src_prop = uram_row.range(31 + ((ap_uint<9>)uram_row_offset << 5), ((ap_uint<9>)uram_row_offset << 5));
                // Begin inline logic
                ap_fixed_pod_t BinOp_68_res;
                ap_fixed_pod_t edge_weight =
                    ((ap_fixed_pod_t)an_edge_burst.edges[u].weight)
                    << (DISTANCE_BITWIDTH - DISTANCE_INTEGER_PART);
                BinOp_68_res = (src_prop + edge_weight);
                an_update_set.data[u].prop = BinOp_68_res;
                an_update_set.data[u].node_id = an_edge_burst.edges[u].dst_id;
                // End inline logic
            }
            update_set_stm.write(an_update_set);
            edge_set_cnt = (edge_set_cnt + 1);
        }
        
        if (exit_flag) {
            ppb_request_t one_ppb_request;
            one_ppb_request.end_flag = 1;
            ppb_request_stm.write(one_ppb_request);
            exitscatter:
            LOOP_WHILE_16:
            while (true) {
                one_ppb_response = ppb_response_stm.read();
                if (one_ppb_response.end_flag) {
                    break;
                }
            }
            break;
        }
    }
}

// --- 2. gather_funcs ---
static void 
Reduc_105_unit_reduce(hls::stream<update_tuple_t_little> &update_set_stm,
 hls::stream<reduce_word_t> (&pe_mem_outs_1)[4],
 hls::stream<reduce_word_t> (&pe_mem_outs_2)[4],
 uint32_t total_edge_sets,
 uint32_t rounded_num_words) {
    // --- Phase 1: Memory Declaration ---
    const int32_t MEM_SIZE = MAX_NUM;
    reduce_word_t prop_mem[PE_NUM][MEM_SIZE];
#pragma HLS ARRAY_PARTITION variable = prop_mem complete dim = 1
#pragma HLS BIND_STORAGE variable = prop_mem type = RAM_S2P impl = URAM
#pragma HLS dependence variable = prop_mem inter false
    
    // Latency-hiding cache for recently accessed URAM words
    reduce_word_t cache_data_buffer[PE_NUM][(L + 1)];
#pragma HLS ARRAY_PARTITION variable = cache_data_buffer complete dim = 0
    ap_uint<20> cache_addr_buffer[PE_NUM][(L + 1)];
#pragma HLS ARRAY_PARTITION variable = cache_addr_buffer complete dim = 0
    
    #ifdef EMULATION
        memset(prop_mem, 0, sizeof(reduce_word_t) * PE_NUM * MEM_SIZE);
    #endif
    
    LOOP_INIT_CACHE_ADDR:
    LOOP_FOR_32:
    for (int32_t i = 0; i < (L + 1); i++) {
#pragma HLS UNROLL
        LOOP_FOR_31:
        for (int32_t pe = 0; pe < PE_NUM; pe++) {
#pragma HLS UNROLL
            cache_addr_buffer[pe][i] = 0x0;
            // Invalidate cache
            cache_data_buffer[pe][i] = 0x0;
        }
    }
    
    // --- Phase 3: Aggregation Loop ---
    LOOP_AGGREGATE:
    LOOP_FOR_36:
    for (int32_t update_idx = 0; update_idx < total_edge_sets; update_idx++) {
#pragma HLS PIPELINE II = 1
        update_tuple_t_little one_update;
        one_update = update_set_stm.read();
        
        LOOP_FOR_35:
        for (int32_t pe = 0; pe < PE_NUM; pe++) {
#pragma HLS UNROLL
            if ((one_update.data[pe].node_id.range(19, 19) == 0)) {
                ap_uint<20> key = one_update.data[pe].node_id;
                ap_fixed_pod_t incoming_dist_pod = one_update.data[pe].prop;
                
                ap_uint<15> word_addr = key.range(14, 0);
                
                reduce_word_t current_word = prop_mem[pe][word_addr];
                
                // Check cache first
                LOOP_FOR_33:
                for (int32_t i = L; i >= 0; --i) {
#pragma HLS UNROLL
                    if (cache_addr_buffer[pe][i] == word_addr) {
                        current_word = cache_data_buffer[pe][i];
                        break;
                    }
                }
                
                // Shift cache
                LOOP_FOR_34:
                for (int32_t i = 0; i < L; i++) {
#pragma HLS UNROLL
                    cache_addr_buffer[pe][i] = cache_addr_buffer[pe][i + 1];
                    cache_data_buffer[pe][i] = cache_data_buffer[pe][i + 1];
                }
                
                reduce_word_t tmp_cur_word = current_word;

                ap_uint<32> cnt = tmp_cur_word.range(63, 32);
                ap_fixed_pod_t cur_dist = tmp_cur_word.range(31, 0);

                ap_fixed_pod_t new_dist =
                    (cnt == 0)
                        ? incoming_dist_pod
                        : ((cur_dist < incoming_dist_pod) ? cur_dist
                                                          : incoming_dist_pod);
                ap_uint<32> new_cnt = cnt + 1;

                reduce_word_t accumulated_word;
                accumulated_word.range(31, 0) = new_dist;
                accumulated_word.range(63, 32) = new_cnt;

                prop_mem[pe][word_addr] = accumulated_word;
                cache_data_buffer[pe][L] = accumulated_word;
                cache_addr_buffer[pe][L] = word_addr;
            }
        }
    }
    
    // --- Phase 4: Stream out aggregated memory ---
    LOOP_STREAM_OUT:
    LOOP_FOR_39:
    for (int32_t i = 0; i < rounded_num_words; i++) {
#pragma HLS PIPELINE
        LOOP_FOR_37:
        for (int32_t pe = 0; pe < 4; pe++) {
#pragma HLS UNROLL
            reduce_word_t word = prop_mem[pe][i];
            prop_mem[pe][i] = 0;
            pe_mem_outs_1[pe].write(word);
        }
        LOOP_FOR_38:
        for (int32_t pe = 0; pe < 4; pe++) {
#pragma HLS UNROLL
            reduce_word_t word = prop_mem[pe + 4][i];
            prop_mem[pe + 4][i] = 0;
            pe_mem_outs_2[pe].write(word);
        }
    }
}

static void 
Reduc_105_partial_drain_impl(int32_t i,
 hls::stream<reduce_word_t> (&pe_mem_in)[4],
 hls::stream<reduce_word_t> &partial_out_stream,
 uint32_t rounded_num_words,
 ap_fixed_pod_t max_pod) {
#pragma HLS function_instantiate variable = i
    LOOP_PARTIAL_ADDR:
    LOOP_FOR_41:
    for (int32_t i = 0; i < rounded_num_words; i++) {
#pragma HLS PIPELINE II = 1
        ap_fixed_pod_t uram_res = max_pod;
        ap_uint<32> cnt_sum = 0;
        LOOP_PARTIAL_PE:
        LOOP_FOR_40:
        for (uint32_t pe_idx = 0; pe_idx < 4; pe_idx++) {
#pragma HLS UNROLL
            reduce_word_t word;
            word = pe_mem_in[pe_idx].read();

            ap_fixed_pod_t incoming_dist_pod = word.range(31, 0);
            ap_uint<32> incoming_cnt = word.range(63, 32);

            if (incoming_cnt != 0) {
                uram_res = (incoming_dist_pod < uram_res) ? incoming_dist_pod
                                                          : uram_res;
                cnt_sum += incoming_cnt;
            }
        }
        reduce_word_t merged_word;
        merged_word.range(31, 0) = uram_res;
        merged_word.range(63, 32) = cnt_sum;
        partial_out_stream.write(merged_word);
    }
}

static void 
Reduc_105_finalize_drain(hls::stream<reduce_word_t> &partial_in_first,
 hls::stream<reduce_word_t> &partial_in_second,
 hls::stream<little_out_pkt_t> &kernel_out_stream,
 uint32_t rounded_num_words,
 ap_fixed_pod_t max_pod) {
    little_out_pkt_t one_write_burst;
    one_write_burst.last = 0;
    
    LOOP_FINAL_ADDR:
    LOOP_FOR_42:
    for (int32_t i = 0; i < rounded_num_words; i++) {
#pragma HLS PIPELINE II = 1
        reduce_word_t first_word = partial_in_first.read();
        reduce_word_t second_word = partial_in_second.read();

        ap_fixed_pod_t first_dist = first_word.range(31, 0);
        ap_uint<32> first_cnt = first_word.range(63, 32);
        ap_fixed_pod_t second_dist = second_word.range(31, 0);
        ap_uint<32> second_cnt = second_word.range(63, 32);

        ap_fixed_pod_t merged_dist = first_dist;
        ap_uint<32> merged_cnt = first_cnt + second_cnt;

        if (second_cnt != 0) {
            merged_dist =
                (second_dist < merged_dist) ? second_dist : merged_dist;
        }

        reduce_word_t merged_word;
        merged_word.range(31, 0) = merged_dist;
        merged_word.range(63, 32) = merged_cnt;
        one_write_burst.data = merged_word;
        kernel_out_stream.write(one_write_burst);
    }
}

// --- 4. top func ---
extern "C" void
 graphyflow_little(const bus_word_t* edge_props,
 int32_t num_nodes,
 int32_t num_edges,
 int32_t dst_num,
 int32_t memory_offset,
 hls::stream<ppb_request_pkt_t> &ppb_req_stream,
 hls::stream<ppb_response_pkt_t> &ppb_resp_stream,
 hls::stream<little_out_pkt_t> &kernel_out_stream) {
#pragma HLS INTERFACE m_axi port = edge_props offset = slave bundle = gmem0
#pragma HLS INTERFACE s_axilite port = edge_props
#pragma HLS INTERFACE s_axilite port = num_nodes
#pragma HLS INTERFACE s_axilite port = num_edges
#pragma HLS INTERFACE s_axilite port = dst_num
#pragma HLS INTERFACE s_axilite port = return
#pragma HLS DATAFLOW
    
    // Existing streams
    hls::stream<edge_descriptor_batch_t> edge_stream;
#pragma HLS STREAM variable = edge_stream depth = 8
    hls::stream<update_tuple_t_little> stream_edge_data;
#pragma HLS STREAM variable = stream_edge_data depth = 8
    hls::stream<reduce_word_t> pe_mem_outs_1[4];
#pragma HLS STREAM variable = pe_mem_outs_1 depth = 8
    // #pragma HLS BIND_STORAGE variable = pe_mem_outs_1 type = FIFO impl = BRAM
    hls::stream<reduce_word_t> pe_mem_outs_2[4];
#pragma HLS STREAM variable = pe_mem_outs_2 depth = 8
    // #pragma HLS BIND_STORAGE variable = pe_mem_outs_2 type = FIFO impl = BRAM
    hls::stream<reduce_word_t> pe_mem_out_partial_1;
#pragma HLS STREAM variable = pe_mem_out_partial_1 depth = 8
    hls::stream<reduce_word_t> pe_mem_out_partial_2;
#pragma HLS STREAM variable = pe_mem_out_partial_2 depth = 8
    
    hls::stream<ppb_request_t> ppb_req_stream_internal;
#pragma HLS STREAM variable = ppb_req_stream_internal depth = 8
    hls::stream<ppb_response_t> ppb_resp_stream_internal;
#pragma HLS STREAM variable = ppb_resp_stream_internal depth = 8
    
    // --- Data Loading ---
    // --- Data Loading ---
    const uint32_t total_edge_sets = (num_edges >> LOG_PE_NUM);
    const int32_t edges_per_word = (AXI_BUS_WIDTH / (NODE_ID_BITWIDTH + NODE_ID_BITWIDTH));
    const int32_t num_wide_reads = (num_edges / edges_per_word);
    
    const uint32_t rounded_num_words = ((dst_num + 15) & ~15);
    
    LOOP_EDL_READ:
    LOOP_FOR_50:
    for (int32_t i = 0; i < num_wide_reads; i++) {
#pragma HLS PIPELINE II = 1
        bus_word_t wide_word = edge_props[i];
        edge_descriptor_batch_t edge_batch;
        LOOP_EDL_UNPACK:
        LOOP_FOR_49:
        for (int32_t j = 0; j < edges_per_word; j++) {
#pragma HLS UNROLL
            ap_uint<64> packed_edge = wide_word.range(63 + (j << 6), (j << 6));
            edge_batch.edges[j].dst_id = packed_edge.range(19, 0);
            edge_batch.edges[j].weight = packed_edge.range(31, 20);
            edge_batch.edges[j].src_id = packed_edge.range(63, 32);
        }
        edge_stream.write(edge_batch);
    }
    
    stream2axistream(ppb_req_stream_internal, ppb_req_stream);
    axistream2stream(ppb_resp_stream, ppb_resp_stream_internal);
    request_manager(edge_stream, ppb_req_stream_internal, ppb_resp_stream_internal, stream_edge_data, memory_offset, total_edge_sets);
    
    // --- Reduction ---
    Reduc_105_unit_reduce(stream_edge_data, pe_mem_outs_1, pe_mem_outs_2, total_edge_sets, rounded_num_words);
    distance_t max_val = (distance_t)(16384.0);
    ap_fixed_pod_t max_pod = *reinterpret_cast<ap_fixed_pod_t *>(&max_val);
    Reduc_105_partial_drain_impl(0, pe_mem_outs_1, pe_mem_out_partial_1, rounded_num_words, max_pod);
    Reduc_105_partial_drain_impl(1, pe_mem_outs_2, pe_mem_out_partial_2, rounded_num_words, max_pod);
    Reduc_105_finalize_drain(pe_mem_out_partial_1, pe_mem_out_partial_2, kernel_out_stream, rounded_num_words, max_pod);
}
