#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec 19 10:26:58 2023
# Process ID: 110508
# Current directory: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v
# Command line: vivado
# Log file: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/vivado.log
# Journal file: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/vivado.jou
# Running On: administrator-Precision-3660, OS: Linux, CPU Frequency: 2932.865 MHz, CPU Physical cores: 12, Host memory: 33319 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd}
Reading block design file </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd>...
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Adding component instance block -- xilinx.com:module_ref:mem_reset_control:1.0 - mem_reset_control_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:module_ref:ethernet:1.0 - Ethernet
Adding component instance block -- xilinx.com:module_ref:sdc_controller:1.0 - SD
Adding component instance block -- xilinx.com:module_ref:uart:1.0 - UART
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - XADC
Adding component instance block -- xilinx.com:module_ref:ethernet_nexys_video:1.0 - ethernet_stream_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - io_axi_m
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - io_axi_s
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:Rocket32s2:1.0 - RocketChip
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Successfully read diagram <riscv> from block design file </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 IO/axi_gpio_0
endgroup
set_property location {4.5 1830 279} [get_bd_cells IO/axi_gpio_0]
undo
INFO: [Common 17-17] undo 'set_property location {4.5 1830 279} [get_bd_cells IO/axi_gpio_0]'
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_OUTPUTS {1} \
] [get_bd_cells IO/axi_gpio_0]
set_property CONFIG.C_ALL_OUTPUTS {0} [get_bd_cells IO/axi_gpio_0]
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /IO/axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE dip_switches_8bits [get_bd_cells /IO/axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_8bits
INFO: [BoardRule 102-9] connect_bd_intf_net /dip_switches_8bits /IO/axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out4 (125 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/IO/Ethernet/M_AXI} Slave {/IO/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/IO/io_axi_m} master_apm {0}}  [get_bd_intf_pins IO/axi_gpio_0/S_AXI]
WARNING: [BD 41-1743] Cannot assign slave segment '/IO/axi_gpio_0/S_AXI/Reg' into address space '/IO/SD/M_AXI' because no valid addressing path exists. The addressing path from slave segment '/IO/axi_gpio_0/S_AXI/Reg' to address space '/IO/SD/M_AXI' has no free apertures. This assignment will be automatically excluded.
WARNING: [BD 41-1743] Cannot assign slave segment '/IO/axi_gpio_0/S_AXI/Reg' into address space '/IO/Ethernet/M_AXI' because no valid addressing path exists. The addressing path from slave segment '/IO/axi_gpio_0/S_AXI/Reg' to address space '/IO/Ethernet/M_AXI' has no free apertures. This assignment will be automatically excluded.
Excluding slave segment /IO/axi_gpio_0/S_AXI/Reg from address space /IO/SD/M_AXI.
Excluding slave segment /IO/axi_gpio_0/S_AXI/Reg from address space /IO/Ethernet/M_AXI.
endgroup
regenerate_bd_layout -hierarchy [get_bd_cells IO]
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout -hierarchy [get_bd_cells IO]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out4 (125 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/IO/Ethernet/M_AXI} Slave {/IO/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/IO/io_axi_m} master_apm {0}}  [get_bd_intf_pins IO/axi_gpio_0/S_AXI]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]'
INFO: [Common 17-17] undo 'startgroup'
set_property location {1 292 1089} [get_bd_cells IO/axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /IO/axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE dip_switches_8bits [get_bd_cells /IO/axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_8bits
INFO: [BoardRule 102-9] connect_bd_intf_net /dip_switches_8bits /IO/axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out4 (125 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/IO/Ethernet/M_AXI} Slave {/IO/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/IO/io_axi_m} master_apm {0}}  [get_bd_intf_pins IO/axi_gpio_0/S_AXI]
WARNING: [BD 41-1743] Cannot assign slave segment '/IO/axi_gpio_0/S_AXI/Reg' into address space '/IO/SD/M_AXI' because no valid addressing path exists. The addressing path from slave segment '/IO/axi_gpio_0/S_AXI/Reg' to address space '/IO/SD/M_AXI' has no free apertures. This assignment will be automatically excluded.
WARNING: [BD 41-1743] Cannot assign slave segment '/IO/axi_gpio_0/S_AXI/Reg' into address space '/IO/Ethernet/M_AXI' because no valid addressing path exists. The addressing path from slave segment '/IO/axi_gpio_0/S_AXI/Reg' to address space '/IO/Ethernet/M_AXI' has no free apertures. This assignment will be automatically excluded.
Excluding slave segment /IO/axi_gpio_0/S_AXI/Reg from address space /IO/SD/M_AXI.
Excluding slave segment /IO/axi_gpio_0/S_AXI/Reg from address space /IO/Ethernet/M_AXI.
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out4 (125 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/IO/Ethernet/M_AXI} Slave {/IO/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/IO/io_axi_m} master_apm {0}}  [get_bd_intf_pins IO/axi_gpio_0/S_AXI]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'set_property location {1 292 1089} [get_bd_cells IO/axi_gpio_0]'
set_property location {2 557 295} [get_bd_cells IO/axi_gpio_0]
set_property location {1.5 417 1118} [get_bd_cells IO/axi_gpio_0]
startgroup
set_property CONFIG.NUM_MI {5} [get_bd_cells IO/io_axi_s]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /IO/axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE dip_switches_8bits [get_bd_cells /IO/axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_8bits
INFO: [BoardRule 102-9] connect_bd_intf_net /dip_switches_8bits /IO/axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out4 (125 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/IO/Ethernet/M_AXI} Slave {/IO/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/IO/io_axi_m} master_apm {0}}  [get_bd_intf_pins IO/axi_gpio_0/S_AXI]
WARNING: [BD 41-1743] Cannot assign slave segment '/IO/axi_gpio_0/S_AXI/Reg' into address space '/IO/Ethernet/M_AXI' because no valid addressing path exists. The addressing path from slave segment '/IO/axi_gpio_0/S_AXI/Reg' to address space '/IO/Ethernet/M_AXI' has no free apertures. This assignment will be automatically excluded.
WARNING: [BD 41-1743] Cannot assign slave segment '/IO/axi_gpio_0/S_AXI/Reg' into address space '/IO/SD/M_AXI' because no valid addressing path exists. The addressing path from slave segment '/IO/axi_gpio_0/S_AXI/Reg' to address space '/IO/SD/M_AXI' has no free apertures. This assignment will be automatically excluded.
Excluding slave segment /IO/axi_gpio_0/S_AXI/Reg from address space /IO/SD/M_AXI.
Excluding slave segment /IO/axi_gpio_0/S_AXI/Reg from address space /IO/Ethernet/M_AXI.
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out4 (125 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/IO/Ethernet/M_AXI} Slave {/IO/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/IO/io_axi_m} master_apm {0}}  [get_bd_intf_pins IO/axi_gpio_0/S_AXI]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_intf_net [get_bd_intf_pins IO/io_axi_s/M04_AXI] [get_bd_intf_pins IO/axi_gpio_0/S_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /IO/axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE dip_switches_8bits [get_bd_cells /IO/axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_8bits
INFO: [BoardRule 102-9] connect_bd_intf_net /dip_switches_8bits /IO/axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins IO/axi_gpio_0/s_axi_aclk]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins IO/axi_gpio_0/s_axi_aclk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_OUTPUTS {1} \
] [get_bd_cells IO/axi_gpio_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /IO/axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE dip_switches_8bits [get_bd_cells /IO/axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_8bits
INFO: [BoardRule 102-9] connect_bd_intf_net /dip_switches_8bits /IO/axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins IO/axi_gpio_0/s_axi_aclk]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins IO/axi_gpio_0/s_axi_aclk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_OUTPUTS {1} \
] [get_bd_cells IO/axi_gpio_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins IO/io_axi_s/M04_AXI] [get_bd_intf_pins IO/axi_gpio_0/S_AXI]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property CONFIG.NUM_MI {5} [get_bd_cells IO/io_axi_s]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'set_property location {1.5 417 1118} [get_bd_cells IO/axi_gpio_0]'
undo
INFO: [Common 17-17] undo 'set_property location {2 557 295} [get_bd_cells IO/axi_gpio_0]'
undo
INFO: [Common 17-17] undo 'set_property CONFIG.C_ALL_OUTPUTS {0} [get_bd_cells IO/axi_gpio_0]'
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'C_ALL_OUTPUTS' of cell '/IO/axi_gpio_0' is ignored
undo
INFO: [Common 17-17] undo 'set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_OUTPUTS {1} \
] [get_bd_cells IO/axi_gpio_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 IO/axi_gpio_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 IO/axi_gpio_0
endgroup
set_property CONFIG.C_ALL_OUTPUTS {1} [get_bd_cells IO/axi_gpio_0]
startgroup
set_property CONFIG.NUM_MI {5} [get_bd_cells IO/io_axi_s]
endgroup
set_property location {2.5 559 1182} [get_bd_cells IO/axi_gpio_0]
connect_bd_intf_net [get_bd_intf_pins IO/io_axi_s/M04_AXI] [get_bd_intf_pins IO/axi_gpio_0/S_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /IO/axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE dip_switches_8bits [get_bd_cells /IO/axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_8bits
INFO: [BoardRule 102-9] connect_bd_intf_net /dip_switches_8bits /IO/axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins IO/axi_gpio_0/s_axi_aclk]
endgroup
startgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.GPIO_BOARD_INTERFACE {Custom} \
] [get_bd_cells IO/axi_gpio_0]
endgroup
startgroup
endgroup
assign_bd_address
Slave segment '/IO/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/RocketChip/IO_AXI4' at <0x4000_0000 [ 64K ]>.
validate_bd_design
clk_domain: riscv_sys_clock, clk_domain_1: riscv_sys_clock, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
INFO: [BD 5-943] Reserving offset range <0x0_0000_0000 [ 4G ]> from slave interface '/IO/io_axi_m/S00_AXI' to master interface '/IO/io_axi_m/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0_0000_0000 [ 4G ]> from slave interface '/IO/io_axi_m/S01_AXI' to master interface '/IO/io_axi_m/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_m_0: SmartConnect riscv_io_axi_m_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/DDR/axi_smc_1/S00_AXI' to master interface '/DDR/axi_smc_1/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_axi_smc_1_0: SmartConnect riscv_axi_smc_1_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x6001_0000 [ 64K ]> from slave interface '/IO/io_axi_s/S00_AXI' to master interface '/IO/io_axi_s/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x6000_0000 [ 64K ]> from slave interface '/IO/io_axi_s/S00_AXI' to master interface '/IO/io_axi_s/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x6002_0000 [ 64K ]> from slave interface '/IO/io_axi_s/S00_AXI' to master interface '/IO/io_axi_s/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x6003_0000 [ 64K ]> from slave interface '/IO/io_axi_s/S00_AXI' to master interface '/IO/io_axi_s/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/IO/io_axi_s/S00_AXI' to master interface '/IO/io_axi_s/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: SmartConnect riscv_io_axi_s_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: IP riscv_io_axi_s_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /riscv_io_axi_s_0]
WARNING: [xilinx.com:ip:proc_sys_reset:5.0-1] /rst_clk_wiz_0_50M Input reset pins ext_reset_in and aux_reset_in are unconnected. Core will generate resets only on POWER ON.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/rst_clk_wiz_0_50M/ext_reset_in

validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9007.125 ; gain = 0.000 ; free physical = 10922 ; free virtual = 39533
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_0_50M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_clk_wiz_0_50M]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_clk_wiz_0_50M]
INFO: [BoardRule 102-10] create_bd_port -dir I reset_0 -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset_0
INFO: [BoardRule 102-15] connect_bd_net /reset_0 /rst_clk_wiz_0_50M/ext_reset_in
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset_0
save_bd_design
Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_32edb0cf.ui> 
Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_9d4d4b95.ui> 
validate_bd_design
clk_domain: riscv_sys_clock, clk_domain_1: riscv_sys_clock, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
INFO: [BD 5-943] Reserving offset range <0x0_0000_0000 [ 4G ]> from slave interface '/IO/io_axi_m/S00_AXI' to master interface '/IO/io_axi_m/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0_0000_0000 [ 4G ]> from slave interface '/IO/io_axi_m/S01_AXI' to master interface '/IO/io_axi_m/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_m_0: SmartConnect riscv_io_axi_m_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/DDR/axi_smc_1/S00_AXI' to master interface '/DDR/axi_smc_1/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_axi_smc_1_0: SmartConnect riscv_axi_smc_1_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x6001_0000 [ 64K ]> from slave interface '/IO/io_axi_s/S00_AXI' to master interface '/IO/io_axi_s/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x6000_0000 [ 64K ]> from slave interface '/IO/io_axi_s/S00_AXI' to master interface '/IO/io_axi_s/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x6002_0000 [ 64K ]> from slave interface '/IO/io_axi_s/S00_AXI' to master interface '/IO/io_axi_s/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x6003_0000 [ 64K ]> from slave interface '/IO/io_axi_s/S00_AXI' to master interface '/IO/io_axi_s/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/IO/io_axi_s/S00_AXI' to master interface '/IO/io_axi_s/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: SmartConnect riscv_io_axi_s_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: IP riscv_io_axi_s_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /riscv_io_axi_s_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9123.477 ; gain = 0.000 ; free physical = 10901 ; free virtual = 39486
save_bd_design
Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_32edb0cf.ui> 
Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_9d4d4b95.ui> 
open_bd_design {/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 10:39:25 2023...
