# AXI4 Interconnect (1 Master, 2 Slaves)

## ðŸ“„ Overview
This project implements an **AXI4-Lite compliant Interconnect** in Verilog, supporting **one master and two slaves**.  
It ensures reliable and efficient communication between AXI-compliant master and slave devices using address-based slave selection and centralized control of the five AXI channels:  
**AW (Address Write), W (Write Data), B (Write Response), AR (Address Read), R (Read Data)**.

---

## ðŸš© Features
- **AXI4-Lite Subset Compliance**
- **Address Decoder Logic**
  - Slave 0: Address Range `0x00 - 0x7F`
  - Slave 1: Address Range `0x80 - 0xFF`
- **Unified State Machine for Each Channel**
- **Protocol Verification using:**
  - Directed Verilog Testbench
  - Layered SystemVerilog UVM-like Testbench (Driver, Monitor, Scoreboard)

---

## ðŸ“‚ Directory Structure
```plaintext
axi_interconnect/
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ axi_interconnect.v
â”‚   â”œâ”€â”€ axi_slave_0.v
â”‚   â”œâ”€â”€ axi_slave_1.v
â”‚   â””â”€â”€ axi_master_stub.v
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ axi_tb.v
â”‚   â”œâ”€â”€ axi_if.sv
â”‚   â”œâ”€â”€ driver.sv
â”‚   â”œâ”€â”€ monitor.sv
â”‚   â”œâ”€â”€ transaction.sv
â”‚   â”œâ”€â”€ scoreboard.sv
â”‚   â””â”€â”€ axi_test.sv
â”œâ”€â”€ scripts/
â”‚   â””â”€â”€ compile_and_simulate.do
â”œâ”€â”€ reports/
â”‚   â”œâ”€â”€ synthesis/
â”‚   â”œâ”€â”€ timing/
â”‚   â””â”€â”€ area_power/
â”œâ”€â”€ waveform/
â”‚   â””â”€â”€ axi_waveform.vcd
â”œâ”€â”€ README.md
â””â”€â”€ doc/
    â””â”€â”€ axi_interconnect_poster.pdf
