# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../practicum.srcs/sources_1/imports/sources_1/imports/hdl/cathode_top.sv" \
"../../../../practicum.srcs/sources_1/imports/sources_1/imports/hdl/seven_segment.sv" \
"../../../../practicum.srcs/sources_1/imports/sources_1/new/top.sv" \

verilog xil_defaultlib  \
"../../../../practicum.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
