$date
	Thu May 17 21:48:22 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module inst_jump_test $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module open_mips_min_sopc0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # rom_ce $end
$var wire 1 $ ram_we $end
$var wire 4 % ram_sel [3:0] $end
$var wire 32 & ram_data_o [31:0] $end
$var wire 32 ' ram_data_i [31:0] $end
$var wire 1 ( ram_ce $end
$var wire 32 ) ram_addr [31:0] $end
$var wire 32 * inst_addr [31:0] $end
$var wire 32 + inst [31:0] $end
$scope module data_ram0 $end
$var wire 1 ! clk $end
$var wire 1 $ we $end
$var wire 4 , sel [3:0] $end
$var wire 10 - saddr [9:0] $end
$var wire 32 . data_i [31:0] $end
$var wire 1 ( ce $end
$var wire 32 / addr [31:0] $end
$var reg 32 0 data_o [31:0] $end
$upscope $end
$scope module inst_rom0 $end
$var wire 1 # ce $end
$var wire 32 1 addr [31:0] $end
$var reg 32 2 inst [31:0] $end
$upscope $end
$scope module openmips0 $end
$var wire 1 ! clk $end
$var wire 32 3 ram_data_i [31:0] $end
$var wire 32 4 rom_addr_o [31:0] $end
$var wire 32 5 rom_data_i [31:0] $end
$var wire 1 " rst $end
$var wire 1 6 stallreq_from_ex $end
$var wire 1 7 wb_whilo_i $end
$var wire 1 8 wb_we_i $end
$var wire 32 9 wb_wdata_i [31:0] $end
$var wire 5 : wb_waddr_i [4:0] $end
$var wire 32 ; wb_lo_i [31:0] $end
$var wire 32 < wb_hi_i [31:0] $end
$var wire 1 = wb_LLbit_we_i $end
$var wire 1 > wb_LLbit_value_i $end
$var wire 1 ? stallreq_from_id $end
$var wire 6 @ stall [5:0] $end
$var wire 1 # rom_ce_o $end
$var wire 1 A reg2_read $end
$var wire 32 B reg2_data [31:0] $end
$var wire 5 C reg2_addr [4:0] $end
$var wire 1 D reg1_read $end
$var wire 32 E reg1_data [31:0] $end
$var wire 5 F reg1_addr [4:0] $end
$var wire 1 $ ram_we $end
$var wire 4 G ram_sel [3:0] $end
$var wire 32 H ram_data_o [31:0] $end
$var wire 1 ( ram_ce $end
$var wire 32 I ram_addr [31:0] $end
$var wire 32 J pc [31:0] $end
$var wire 1 K mem_whilo_o $end
$var wire 1 L mem_whilo_i $end
$var wire 1 M mem_we_o $end
$var wire 1 N mem_we_i $end
$var wire 32 O mem_wdata_o [31:0] $end
$var wire 32 P mem_wdata_i [31:0] $end
$var wire 5 Q mem_waddr_o [4:0] $end
$var wire 5 R mem_waddr_i [4:0] $end
$var wire 32 S mem_lo_o [31:0] $end
$var wire 32 T mem_lo_i [31:0] $end
$var wire 32 U mem_hi_o [31:0] $end
$var wire 32 V mem_hi_i [31:0] $end
$var wire 1 W mem_LLbit_we_o $end
$var wire 1 X mem_LLbit_value_o $end
$var wire 32 Y lo_ex_o [31:0] $end
$var wire 1 Z idex_id_cur_in_delay_slot $end
$var wire 1 [ idex_ex_next_in_delay_slot $end
$var wire 32 \ idex_ex_link_addr [31:0] $end
$var wire 32 ] idex_ex_inst [31:0] $end
$var wire 1 ^ id_we_o $end
$var wire 5 _ id_waddr_o [4:0] $end
$var wire 32 ` id_pc_i [31:0] $end
$var wire 1 a id_pc_branch_flag $end
$var wire 32 b id_pc_branch_addr [31:0] $end
$var wire 32 c id_opv2_o [31:0] $end
$var wire 32 d id_opv1_o [31:0] $end
$var wire 32 e id_inst_i [31:0] $end
$var wire 1 f id_idex_next_in_delay_slot $end
$var wire 32 g id_idex_link_addr [31:0] $end
$var wire 32 h id_idex_inst [31:0] $end
$var wire 1 i id_idex_cur_in_delay_slot $end
$var wire 3 j id_alusel_o [2:0] $end
$var wire 8 k id_aluop_o [7:0] $end
$var wire 32 l hi_ex_o [31:0] $end
$var wire 32 m exmem_mem_opv2 [31:0] $end
$var wire 32 n exmem_mem_mem_addr [31:0] $end
$var wire 8 o exmem_mem_aluop [7:0] $end
$var wire 1 p ex_whilo_o $end
$var wire 1 q ex_we_o $end
$var wire 1 r ex_we_i $end
$var wire 32 s ex_wdata_o [31:0] $end
$var wire 5 t ex_waddr_o [4:0] $end
$var wire 5 u ex_waddr_i [4:0] $end
$var wire 32 v ex_opv2_i [31:0] $end
$var wire 32 w ex_opv1_i [31:0] $end
$var wire 32 x ex_lo_o [31:0] $end
$var wire 32 y ex_hi_o [31:0] $end
$var wire 32 z ex_exmem_opv2 [31:0] $end
$var wire 32 { ex_exmem_mem_addr [31:0] $end
$var wire 8 | ex_exmem_aluop [7:0] $end
$var wire 3 } ex_alusel_i [2:0] $end
$var wire 8 ~ ex_aluop_i [7:0] $end
$var wire 1 !" LLbitreg_mem_LLbit_o $end
$scope module LLbit_reg0 $end
$var wire 1 ! clk $end
$var wire 1 "" flush $end
$var wire 1 " rst $end
$var wire 1 = we $end
$var wire 1 > LLbit_i $end
$var reg 1 !" LLbit_o $end
$upscope $end
$scope module ctrl0 $end
$var wire 1 " rst $end
$var wire 1 6 stallreq_from_ex $end
$var wire 1 ? stallreq_from_id $end
$var reg 6 #" stall [5:0] $end
$upscope $end
$scope module ex0 $end
$var wire 8 $" aluop_o [7:0] $end
$var wire 32 %" opv1_i_not [31:0] $end
$var wire 32 &" opv2_o [31:0] $end
$var wire 1 " rst $end
$var wire 1 6 stallreq $end
$var wire 1 '" sum_overflow $end
$var wire 1 r we_i $end
$var wire 1 7 wb_whilo_i $end
$var wire 32 (" wb_lo_i [31:0] $end
$var wire 32 )" wb_hi_i [31:0] $end
$var wire 5 *" waddr_i [4:0] $end
$var wire 32 +" opv2_i [31:0] $end
$var wire 32 ," opv1_i [31:0] $end
$var wire 1 K mem_whilo_i $end
$var wire 32 -" mem_lo_i [31:0] $end
$var wire 32 ." mem_hi_i [31:0] $end
$var wire 32 /" mem_addr_o [31:0] $end
$var wire 32 0" lo_i [31:0] $end
$var wire 32 1" link_addr_i [31:0] $end
$var wire 32 2" inst_i [31:0] $end
$var wire 32 3" hi_i [31:0] $end
$var wire 1 [ cur_in_delay_slot_i $end
$var wire 3 4" alusel_i [2:0] $end
$var wire 8 5" aluop_i [7:0] $end
$var reg 32 6" HI [31:0] $end
$var reg 32 7" LO [31:0] $end
$var reg 32 8" arith_res [31:0] $end
$var reg 32 9" hi_o [31:0] $end
$var reg 32 :" lo_o [31:0] $end
$var reg 32 ;" logic_res [31:0] $end
$var reg 32 <" move_res [31:0] $end
$var reg 64 =" mul_res [63:0] $end
$var reg 32 >" shift_res [31:0] $end
$var reg 5 ?" waddr_o [4:0] $end
$var reg 32 @" wdata_o [31:0] $end
$var reg 1 q we_o $end
$var reg 1 p whilo_o $end
$upscope $end
$scope module ex_mem0 $end
$var wire 1 ! clk $end
$var wire 8 A" ex_aluop [7:0] $end
$var wire 32 B" ex_hi [31:0] $end
$var wire 32 C" ex_lo [31:0] $end
$var wire 32 D" ex_mem_addr [31:0] $end
$var wire 32 E" ex_opv2 [31:0] $end
$var wire 5 F" ex_waddr [4:0] $end
$var wire 32 G" ex_wdata [31:0] $end
$var wire 1 q ex_we $end
$var wire 1 p ex_whilo $end
$var wire 1 " rst $end
$var wire 6 H" stall [5:0] $end
$var reg 8 I" mem_aluop [7:0] $end
$var reg 32 J" mem_hi [31:0] $end
$var reg 32 K" mem_lo [31:0] $end
$var reg 32 L" mem_mem_addr [31:0] $end
$var reg 32 M" mem_opv2 [31:0] $end
$var reg 5 N" mem_waddr [4:0] $end
$var reg 32 O" mem_wdata [31:0] $end
$var reg 1 N mem_we $end
$var reg 1 L mem_whilo $end
$upscope $end
$scope module hilo_reg0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 7 we $end
$var wire 32 P" lo_i [31:0] $end
$var wire 32 Q" hi_i [31:0] $end
$var reg 32 R" hi_o [31:0] $end
$var reg 32 S" lo_o [31:0] $end
$upscope $end
$scope module id0 $end
$var wire 1 i cur_in_delay_slot_o $end
$var wire 8 T" ex_aluop_i [7:0] $end
$var wire 5 U" ex_waddr_i [4:0] $end
$var wire 32 V" ex_wdata_i [31:0] $end
$var wire 1 q ex_we_i $end
$var wire 32 W" inst_o [31:0] $end
$var wire 1 " rst $end
$var wire 1 ? stallreq $end
$var wire 32 X" sext_imm [31:0] $end
$var wire 5 Y" sa [4:0] $end
$var wire 5 Z" rt [4:0] $end
$var wire 5 [" rs [4:0] $end
$var wire 32 \" reg2_data_i [31:0] $end
$var wire 32 ]" reg1_data_i [31:0] $end
$var wire 5 ^" rd [4:0] $end
$var wire 1 _" pre_inst_is_load $end
$var wire 32 `" pc_j [31:0] $end
$var wire 32 a" pc_i [31:0] $end
$var wire 32 b" pc_b [31:0] $end
$var wire 32 c" pc8 [31:0] $end
$var wire 32 d" pc4 [31:0] $end
$var wire 6 e" op [5:0] $end
$var wire 1 M mem_we_i $end
$var wire 32 f" mem_wdata_i [31:0] $end
$var wire 5 g" mem_waddr_i [4:0] $end
$var wire 16 h" inst_imm [15:0] $end
$var wire 32 i" inst_i [31:0] $end
$var wire 6 j" funct [5:0] $end
$var wire 1 Z cur_in_delay_slot_i $end
$var reg 8 k" aluop_o [7:0] $end
$var reg 3 l" alusel_o [2:0] $end
$var reg 32 m" branch_addr_o [31:0] $end
$var reg 1 a branch_flag_o $end
$var reg 32 n" imm [31:0] $end
$var reg 1 o" inst_valid $end
$var reg 32 p" link_addr_o [31:0] $end
$var reg 1 f next_in_delay_slot_o $end
$var reg 32 q" opv1_o [31:0] $end
$var reg 32 r" opv2_o [31:0] $end
$var reg 5 s" reg1_addr_o [4:0] $end
$var reg 1 D reg1_re_o $end
$var reg 5 t" reg2_addr_o [4:0] $end
$var reg 1 A reg2_re_o $end
$var reg 1 u" stallreq_for_reg1_load_dependant $end
$var reg 1 v" stallreq_for_reg2_load_dependant $end
$var reg 5 w" waddr_o [4:0] $end
$var reg 1 ^ we_o $end
$upscope $end
$scope module id_ex0 $end
$var wire 1 ! clk $end
$var wire 8 x" id_aluop [7:0] $end
$var wire 3 y" id_alusel [2:0] $end
$var wire 1 i id_cur_in_delay_slot $end
$var wire 32 z" id_inst [31:0] $end
$var wire 32 {" id_link_addr [31:0] $end
$var wire 32 |" id_reg1 [31:0] $end
$var wire 32 }" id_reg2 [31:0] $end
$var wire 5 ~" id_waddr [4:0] $end
$var wire 1 ^ id_we $end
$var wire 1 f next_in_delay_slot_i $end
$var wire 1 " rst $end
$var wire 6 !# stall [5:0] $end
$var reg 8 "# ex_aluop [7:0] $end
$var reg 3 ## ex_alusel [2:0] $end
$var reg 1 [ ex_cur_in_delay_slot $end
$var reg 32 $# ex_inst [31:0] $end
$var reg 32 %# ex_link_addr [31:0] $end
$var reg 32 &# ex_reg1 [31:0] $end
$var reg 32 '# ex_reg2 [31:0] $end
$var reg 5 (# ex_waddr [4:0] $end
$var reg 1 r ex_we $end
$var reg 1 Z next_in_delay_slot_o $end
$upscope $end
$scope module if_id0 $end
$var wire 1 ! clk $end
$var wire 32 )# if_inst [31:0] $end
$var wire 1 " rst $end
$var wire 6 *# stall [5:0] $end
$var wire 32 +# if_pc [31:0] $end
$var reg 32 ,# id_inst [31:0] $end
$var reg 32 -# id_pc [31:0] $end
$upscope $end
$scope module mem0 $end
$var wire 1 !" LLbit_i $end
$var wire 8 .# aluop_i [7:0] $end
$var wire 32 /# hi_i [31:0] $end
$var wire 32 0# lo_i [31:0] $end
$var wire 32 1# mem_addr_i [31:0] $end
$var wire 32 2# mem_data_i [31:0] $end
$var wire 32 3# opv2_i [31:0] $end
$var wire 1 " rst $end
$var wire 5 4# waddr_i [4:0] $end
$var wire 32 5# wdata_i [31:0] $end
$var wire 1 N we_i $end
$var wire 1 L whilo_i $end
$var wire 1 = wb_LLbit_we_i $end
$var wire 1 > wb_LLbit_value_i $end
$var reg 1 6# LLbit $end
$var reg 1 X LLbit_value_o $end
$var reg 1 W LLbit_we_o $end
$var reg 32 7# hi_o [31:0] $end
$var reg 32 8# lo_o [31:0] $end
$var reg 32 9# mem_addr_o [31:0] $end
$var reg 1 ( mem_ce_o $end
$var reg 32 :# mem_data_o [31:0] $end
$var reg 4 ;# mem_sel_o [3:0] $end
$var reg 1 $ mem_we_o $end
$var reg 5 <# waddr_o [4:0] $end
$var reg 32 =# wdata_o [31:0] $end
$var reg 1 M we_o $end
$var reg 1 K whilo_o $end
$upscope $end
$scope module mem_wb0 $end
$var wire 1 ! clk $end
$var wire 1 X mem_LLbit_value $end
$var wire 1 W mem_LLbit_we $end
$var wire 32 ># mem_hi [31:0] $end
$var wire 32 ?# mem_lo [31:0] $end
$var wire 5 @# mem_waddr [4:0] $end
$var wire 32 A# mem_wdata [31:0] $end
$var wire 1 M mem_we $end
$var wire 1 K mem_whilo $end
$var wire 1 " rst $end
$var wire 6 B# stall [5:0] $end
$var reg 1 > wb_LLbit_value $end
$var reg 1 = wb_LLbit_we $end
$var reg 32 C# wb_hi [31:0] $end
$var reg 32 D# wb_lo [31:0] $end
$var reg 5 E# wb_waddr [4:0] $end
$var reg 32 F# wb_wdata [31:0] $end
$var reg 1 8 wb_we $end
$var reg 1 7 wb_whilo $end
$upscope $end
$scope module pc_reg0 $end
$var wire 32 G# branch_addr_i [31:0] $end
$var wire 1 a branch_flag_i $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 6 H# stall [5:0] $end
$var reg 1 # ce $end
$var reg 32 I# pc [31:0] $end
$upscope $end
$scope module regfile1 $end
$var wire 1 ! clk $end
$var wire 5 J# raddr1 [4:0] $end
$var wire 5 K# raddr2 [4:0] $end
$var wire 1 D re1 $end
$var wire 1 A re2 $end
$var wire 1 " rst $end
$var wire 5 L# waddr [4:0] $end
$var wire 32 M# wdata [31:0] $end
$var wire 1 8 we $end
$var reg 32 N# rdata1 [31:0] $end
$var reg 32 O# rdata2 [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module inst_jump_test $end
$scope module open_mips_min_sopc0 $end
$scope module openmips0 $end
$scope module regfile1 $end
$var reg 32 P# \regs[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module inst_jump_test $end
$scope module open_mips_min_sopc0 $end
$scope module openmips0 $end
$scope module regfile1 $end
$var reg 32 Q# \regs[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module inst_jump_test $end
$scope module open_mips_min_sopc0 $end
$scope module openmips0 $end
$scope module regfile1 $end
$var reg 32 R# \regs[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx R#
bx Q#
bx P#
b0 O#
b0 N#
bx M#
bx L#
bx K#
bx J#
bx I#
b0 H#
bx G#
bx F#
bx E#
bx D#
bx C#
b0 B#
b0 A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
06#
bx 5#
bx 4#
bx 3#
b0 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
b0 *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
b0 !#
bx ~"
b0 }"
b0 |"
bx {"
bx z"
b0 y"
b0 x"
bx w"
0v"
0u"
bx t"
bx s"
b0 r"
b0 q"
bx p"
0o"
b0 n"
bx m"
b0 l"
b0 k"
bx j"
bx i"
bx h"
b0 g"
b0 f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx00 `"
x_"
bx ^"
b0 ]"
b0 \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
b0 V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
b0 H"
b0 G"
bx F"
bx E"
bx D"
b0 C"
b0 B"
bx A"
b0 @"
bx ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
b0 ."
b0 -"
bx ,"
bx +"
bx *"
bx )"
bx ("
0'"
bx &"
bx %"
bx $"
b0 #"
0""
x!"
bx ~
bx }
bx |
bx {
bx z
b0 y
b0 x
bx w
bx v
bx u
bx t
b0 s
xr
xq
0p
bx o
bx n
bx m
bx l
b0 k
b0 j
xi
bx h
bx g
xf
bx e
b0 d
b0 c
bx b
xa
bx `
bx _
0^
bx ]
bx \
x[
xZ
bx Y
0X
0W
bx V
b0 U
bx T
b0 S
bx R
b0 Q
bx P
b0 O
xN
0M
xL
0K
bx J
b0 I
b0 H
b0 G
bx F
b0 E
0D
bx C
b0 B
0A
b0 @
0?
x>
x=
bx <
bx ;
bx :
bx 9
x8
x7
06
bx 5
bx 4
b0 3
bx 2
bx 1
b0 0
b0 /
b0 .
b0 -
b0 ,
bx +
bx *
b0 )
0(
b0 '
b0 &
b0 %
0$
x#
1"
0!
$end
#1000
b0 _
b0 w"
b0 ~"
b0 C
b0 t"
b0 K#
b0 F
b0 s"
b0 J#
b0 +
b0 2
b0 5
b0 )#
0q
b0 t
b0 ?"
b0 F"
b0 U"
0_"
b100 b"
b0 X"
b0 h"
b0 j"
b0 Y"
b0 ^"
b0 Z"
b0 ["
b0 e"
b0 `"
b0 {
b0 /"
b0 D"
b11111111111111111111111111111111 %"
0#
b0 h
b0 W"
b0 z"
b0 e
b0 i"
b0 ,#
b1000 c"
b100 d"
b0 `
b0 a"
b0 -#
b0 ]
b0 2"
b0 $#
0i
0Z
b0 \
b0 1"
b0 %#
0[
0r
b0 u
b0 *"
b0 (#
b0 z
b0 &"
b0 E"
b0 v
b0 +"
b0 '#
b0 w
b0 ,"
b0 &#
b0 }
b0 4"
b0 ##
b0 |
b0 $"
b0 A"
b0 T"
b0 ~
b0 5"
b0 "#
b0 m
b0 M"
b0 3#
b0 n
b0 L"
b0 1#
b0 o
b0 I"
b0 .#
b0 T
b0 K"
b0 0#
b0 V
b0 J"
b0 /#
0L
b0 P
b0 O"
b0 5#
0N
b0 R
b0 N"
b0 4#
0>
0=
b0 ;
b0 ("
b0 P"
b0 D#
b0 <
b0 )"
b0 Q"
b0 C#
07
b0 9
b0 F#
b0 M#
08
b0 :
b0 E#
b0 L#
b0 Y
b0 0"
b0 S"
b0 l
b0 3"
b0 R"
0!"
1!
#2000
0!
#3000
b0 *
b0 1
b0 4
b0 J
b0 +#
b0 I#
1!
#4000
0!
#5000
1!
#6000
0!
#7000
1!
#8000
0!
#9000
1!
#10000
0!
#11000
1!
#12000
0!
#13000
1!
#14000
0!
#15000
1!
#16000
0!
#17000
1!
#18000
0!
#19000
1!
#20000
1o"
1^
1A
b10 j
b10 l"
b10 y"
b1111100 k
b1111100 k"
b1111100 x"
0f
b0 g
b0 p"
b0 {"
b0 b
b0 m"
b0 G#
0a
0!
0"
#21000
b110100000000010000000000000001 +
b110100000000010000000000000001 2
b110100000000010000000000000001 5
b110100000000010000000000000001 )#
1q
1#
1r
b10 }
b10 4"
b10 ##
b1111100 |
b1111100 $"
b1111100 A"
b1111100 T"
b1111100 ~
b1111100 5"
b1111100 "#
1!
#22000
0!
#23000
b1 c
b1 r"
b1 }"
b1 n"
b1 _
b1 w"
b1 ~"
1D
1o"
1^
0A
b1 j
b1 l"
b1 y"
b100101 k
b100101 k"
b100101 x"
1M
b1000000000000000000000001000 +
b1000000000000000000000001000 2
b1000000000000000000000001000 5
b1000000000000000000000001000 )#
b1000 b"
b1000000000000000100 `"
b1 X"
b1 h"
b1 j"
b1 Z"
b1101 e"
b1111100 o
b1111100 I"
b1111100 .#
1N
b110100000000010000000000000001 h
b110100000000010000000000000001 W"
b110100000000010000000000000001 z"
b110100000000010000000000000001 e
b110100000000010000000000000001 i"
b110100000000010000000000000001 ,#
b100 *
b100 1
b100 4
b100 J
b100 +#
b100 I#
1!
#24000
0!
#25000
b0 c
b0 r"
b0 }"
b1 s
b1 @"
b1 G"
b1 V"
1f
b100000 b
b100000 m"
b100000 G#
1a
b110100000000010000000000000010 +
b110100000000010000000000000010 2
b110100000000010000000000000010 5
b110100000000010000000000000010 )#
1o"
b0 n"
b0 _
b0 w"
b0 ~"
0^
0D
b110 j
b110 l"
b110 y"
b1001111 k
b1001111 k"
b1001111 x"
b1 t
b1 ?"
b1 F"
b1 U"
b1 ;"
b100000 `"
b1000 X"
b1000 h"
b1000 j"
b0 Z"
b10 e"
b1 {
b1 /"
b1 D"
b1000 *
b1000 1
b1000 4
b1000 J
b1000 +#
b1000 I#
b1000000000000000000000001000 h
b1000000000000000000000001000 W"
b1000000000000000000000001000 z"
b1000000000000000000000001000 e
b1000000000000000000000001000 i"
b1000000000000000000000001000 ,#
b101000 b"
b1100 c"
b1000 d"
b100 `
b100 a"
b100 -#
b110100000000010000000000000001 ]
b110100000000010000000000000001 2"
b110100000000010000000000000001 $#
b1 u
b1 *"
b1 (#
b1 z
b1 &"
b1 E"
b1 v
b1 +"
b1 '#
b1 }
b1 4"
b1 ##
b100101 |
b100101 $"
b100101 A"
b100101 T"
b100101 ~
b100101 5"
b100101 "#
18
1!
#26000
0!
#27000
b10 c
b10 r"
b10 }"
b10 n"
b1 _
b1 w"
b1 ~"
1^
1D
b1 O
b1 f"
b1 =#
b1 A#
b1 Q
b1 g"
b1 <#
b1 @#
b0 s
b0 @"
b0 G"
b0 V"
0q
b0 t
b0 ?"
b0 F"
b0 U"
b0 ;"
0f
b0 b
b0 m"
b0 G#
0a
1o"
b1 j
b1 l"
b1 y"
b100101 k
b100101 k"
b100101 x"
b110100000000010000000000000011 +
b110100000000010000000000000011 2
b110100000000010000000000000011 5
b110100000000010000000000000011 )#
b1000 {
b1000 /"
b1000 D"
b1000000000000001000 `"
b10 X"
b10 h"
b10 j"
b1 Z"
b1101 e"
b1 m
b1 M"
b1 3#
b1 n
b1 L"
b1 1#
b100101 o
b100101 I"
b100101 .#
b1 P
b1 O"
b1 5#
b1 R
b1 N"
b1 4#
b1000000000000000000000001000 ]
b1000000000000000000000001000 2"
b1000000000000000000000001000 $#
1i
1Z
0r
b0 u
b0 *"
b0 (#
b0 z
b0 &"
b0 E"
b0 v
b0 +"
b0 '#
b110 }
b110 4"
b110 ##
b1001111 |
b1001111 $"
b1001111 A"
b1001111 T"
b1001111 ~
b1001111 5"
b1001111 "#
b110100000000010000000000000010 h
b110100000000010000000000000010 W"
b110100000000010000000000000010 z"
b110100000000010000000000000010 e
b110100000000010000000000000010 i"
b110100000000010000000000000010 ,#
b10100 b"
b10000 c"
b1100 d"
b1000 `
b1000 a"
b1000 -#
b100000 *
b100000 1
b100000 4
b100000 J
b100000 +#
b100000 I#
1!
#28000
0!
#29000
b10 s
b10 @"
b10 G"
b10 V"
b11 c
b11 r"
b11 }"
b1100000000000000000000010000 +
b1100000000000000000000010000 2
b1100000000000000000000010000 5
b1100000000000000000000010000 )#
1o"
b11 n"
b1 _
b1 w"
b1 ~"
1^
1D
b1 j
b1 l"
b1 y"
b100101 k
b100101 k"
b100101 x"
1q
b1 t
b1 ?"
b1 F"
b1 U"
b10 ;"
b0 O
b0 f"
b0 =#
b0 A#
0M
b0 Q
b0 g"
b0 <#
b0 @#
b1000000000000001100 `"
b11 X"
b11 h"
b11 j"
b10 {
b10 /"
b10 D"
b100100 *
b100100 1
b100100 4
b100100 J
b100100 +#
b100100 I#
b110100000000010000000000000011 h
b110100000000010000000000000011 W"
b110100000000010000000000000011 z"
b110100000000010000000000000011 e
b110100000000010000000000000011 i"
b110100000000010000000000000011 ,#
b110000 b"
b101000 c"
b100100 d"
b100000 `
b100000 a"
b100000 -#
b110100000000010000000000000010 ]
b110100000000010000000000000010 2"
b110100000000010000000000000010 $#
0i
0Z
1[
1r
b1 u
b1 *"
b1 (#
b10 z
b10 &"
b10 E"
b10 v
b10 +"
b10 '#
b1 }
b1 4"
b1 ##
b100101 |
b100101 $"
b100101 A"
b100101 T"
b100101 ~
b100101 5"
b100101 "#
b0 m
b0 M"
b0 3#
b1000 n
b1000 L"
b1000 1#
b1001111 o
b1001111 I"
b1001111 .#
b0 P
b0 O"
b0 5#
0N
b0 R
b0 N"
b0 4#
b1 9
b1 F#
b1 M#
b1 :
b1 E#
b1 L#
1!
#30000
0!
#31000
b11 s
b11 @"
b11 G"
b11 V"
b0 c
b0 r"
b0 }"
1f
b101100 g
b101100 p"
b101100 {"
b1000000 b
b1000000 m"
b1000000 G#
1a
b10 O
b10 f"
b10 =#
b10 A#
1M
b1 Q
b1 g"
b1 <#
b1 @#
b11 ;"
1o"
b0 n"
b11111 _
b11111 w"
b11111 ~"
1^
0D
b110 j
b110 l"
b110 y"
b1010000 k
b1010000 k"
b1010000 x"
b11111000010000000000011010 +
b11111000010000000000011010 2
b11111000010000000000011010 5
b11111000010000000000011010 )#
b11 {
b11 /"
b11 D"
b1000000 `"
b10000 X"
b10000 h"
b10000 j"
b0 Z"
b11 e"
b0 9
b0 F#
b0 M#
08
b0 :
b0 E#
b0 L#
b10 m
b10 M"
b10 3#
b10 n
b10 L"
b10 1#
b100101 o
b100101 I"
b100101 .#
b10 P
b10 O"
b10 5#
1N
b1 R
b1 N"
b1 4#
b110100000000010000000000000011 ]
b110100000000010000000000000011 2"
b110100000000010000000000000011 $#
0[
b11 z
b11 &"
b11 E"
b11 v
b11 +"
b11 '#
b1 P#
b1100000000000000000000010000 h
b1100000000000000000000010000 W"
b1100000000000000000000010000 z"
b1100000000000000000000010000 e
b1100000000000000000000010000 i"
b1100000000000000000000010000 ,#
b1101000 b"
b101100 c"
b101000 d"
b100100 `
b100100 a"
b100100 -#
b101000 *
b101000 1
b101000 4
b101000 J
b101000 +#
b101000 I#
1!
#32000
0!
#33000
b10 B
b10 \"
b10 O#
bx E
bx ]"
bx N#
b11 c
b11 r"
b11 }"
b101100 d
b101100 q"
b101100 |"
b1 C
b1 t"
b1 K#
1A
b11111 F
b11111 s"
b11111 J#
1D
b11111000000001000000001001 +
b11111000000001000000001001 2
b11111000000001000000001001 5
b11111000000001000000001001 )#
0f
b0 g
b0 p"
b0 {"
b0 b
b0 m"
b0 G#
0a
1o"
b0 _
b0 w"
b0 ~"
0^
b100 j
b100 l"
b100 y"
b11010 k
b11010 k"
b11010 x"
b101100 s
b101100 @"
b101100 G"
b101100 V"
b11111 t
b11111 ?"
b11111 F"
b11111 U"
b0 ;"
b11 O
b11 f"
b11 =#
b11 A#
b1111100001000000000001101000 `"
b11010 X"
b11010 h"
b11010 j"
b1 Z"
b11111 ["
b0 e"
b10000 {
b10000 /"
b10000 D"
b1000000 *
b1000000 1
b1000000 4
b1000000 J
b1000000 +#
b1000000 I#
b11111000010000000000011010 h
b11111000010000000000011010 W"
b11111000010000000000011010 z"
b11111000010000000000011010 e
b11111000010000000000011010 i"
b11111000010000000000011010 ,#
b10010100 b"
b110000 c"
b101100 d"
b101000 `
b101000 a"
b101000 -#
b1100000000000000000000010000 ]
b1100000000000000000000010000 2"
b1100000000000000000000010000 $#
1i
1Z
b101100 \
b101100 1"
b101100 %#
b11111 u
b11111 *"
b11111 (#
b0 z
b0 &"
b0 E"
b0 v
b0 +"
b0 '#
b110 }
b110 4"
b110 ##
b1010000 |
b1010000 $"
b1010000 A"
b1010000 T"
b1010000 ~
b1010000 5"
b1010000 "#
b11 m
b11 M"
b11 3#
b11 n
b11 L"
b11 1#
b11 P
b11 O"
b11 5#
b10 9
b10 F#
b10 M#
18
b1 :
b1 E#
b1 L#
1!
#34000
0!
#35000
b0 c
b0 r"
b0 }"
1f
b1001000 g
b1001000 p"
b1001000 {"
b101100 b
b101100 m"
b101100 G#
1a
b10 _
b10 w"
b10 ~"
1^
b101100 O
b101100 f"
b101100 =#
b101100 A#
b11111 Q
b11111 g"
b11111 <#
b11111 @#
b0 s
b0 @"
b0 G"
b0 V"
0q
b0 t
b0 ?"
b0 F"
b0 U"
b1110 x
b1110 :"
b1110 C"
b10 y
b10 9"
b10 B"
1p
b0 B
b0 \"
b0 O#
1o"
b0 C
b0 t"
b0 K#
0A
b11111 F
b11111 s"
b11111 J#
1D
b110 j
b110 l"
b110 y"
b1001 k
b1001 k"
b1001 x"
b10000000000100000100101 +
b10000000000100000100101 2
b10000000000100000100101 5
b10000000000100000100101 )#
b11111111111111111111111111010011 %"
b1111100000000100000000100100 `"
b1000000001001 X"
b1000000001001 h"
b1001 j"
b10 ^"
b0 Z"
b11 9
b11 F#
b11 M#
b0 m
b0 M"
b0 3#
b10000 n
b10000 L"
b10000 1#
b1010000 o
b1010000 I"
b1010000 .#
b101100 P
b101100 O"
b101100 5#
b11111 R
b11111 N"
b11111 4#
b11111000010000000000011010 ]
b11111000010000000000011010 2"
b11111000010000000000011010 $#
0i
0Z
b0 \
b0 1"
b0 %#
1[
0r
b0 u
b0 *"
b0 (#
b11 z
b11 &"
b11 E"
b11 v
b11 +"
b11 '#
b1000110 {
b1000110 /"
b1000110 D"
b101100 w
b101100 ,"
b101100 &#
b100 }
b100 4"
b100 ##
b11010 |
b11010 $"
b11010 A"
b11010 T"
b11010 ~
b11010 5"
b11010 "#
b10 P#
b11111000000001000000001001 h
b11111000000001000000001001 W"
b11111000000001000000001001 z"
b11111000000001000000001001 e
b11111000000001000000001001 i"
b11111000000001000000001001 ,#
b100000001101000 b"
b1001000 c"
b1000100 d"
b1000000 `
b1000000 a"
b1000000 -#
b1000100 *
b1000100 1
b1000100 4
b1000100 J
b1000100 +#
b1000100 I#
1!
#36000
0!
#37000
b10 6"
b1110 7"
b1001000 d
b1001000 q"
b1001000 |"
1A
b110100000000010000000000000101 +
b110100000000010000000000000101 2
b110100000000010000000000000101 5
b110100000000010000000000000101 )#
0f
b0 g
b0 p"
b0 {"
b0 b
b0 m"
b0 G#
0a
1o"
b1 _
b1 w"
b1 ~"
1^
b10 F
b10 s"
b10 J#
1D
b1 j
b1 l"
b1 y"
b100101 k
b100101 k"
b100101 x"
b1001000 s
b1001000 @"
b1001000 G"
b1001000 V"
1q
b10 t
b10 ?"
b10 F"
b10 U"
b0 x
b0 :"
b0 C"
b0 y
b0 9"
b0 B"
0p
b1110 S
b1110 -"
b1110 8#
b1110 ?#
b10 U
b10 ."
b10 7#
b10 >#
1K
b0 O
b0 f"
b0 =#
b0 A#
0M
b0 Q
b0 g"
b0 <#
b0 @#
bx E
bx ]"
bx N#
b1000000000010000010010100 `"
b100000100101 X"
b100000100101 h"
b100101 j"
b1 ^"
b10 ["
b1000000110101 {
b1000000110101 /"
b1000000110101 D"
b101100 *
b101100 1
b101100 4
b101100 J
b101100 +#
b101100 I#
b10000000000100000100101 h
b10000000000100000100101 W"
b10000000000100000100101 z"
b10000000000100000100101 e
b10000000000100000100101 i"
b10000000000100000100101 ,#
b10000011011100 b"
b1001100 c"
b1001000 d"
b1000100 `
b1000100 a"
b1000100 -#
b11 P#
b11111000000001000000001001 ]
b11111000000001000000001001 2"
b11111000000001000000001001 $#
1i
1Z
b1001000 \
b1001000 1"
b1001000 %#
0[
1r
b10 u
b10 *"
b10 (#
b0 z
b0 &"
b0 E"
b0 v
b0 +"
b0 '#
b110 }
b110 4"
b110 ##
b1001 |
b1001 $"
b1001 A"
b1001 T"
b1001 ~
b1001 5"
b1001 "#
b11 m
b11 M"
b11 3#
b1000110 n
b1000110 L"
b1000110 1#
b11010 o
b11010 I"
b11010 .#
b1110 T
b1110 K"
b1110 0#
b10 V
b10 J"
b10 /#
1L
b0 P
b0 O"
b0 5#
0N
b0 R
b0 N"
b0 4#
b101100 9
b101100 F#
b101100 M#
b11111 :
b11111 E#
b11111 L#
1!
#38000
0!
#39000
b101 c
b101 r"
b101 }"
b0 d
b0 q"
b0 |"
b0 E
b0 ]"
b0 N#
b101 n"
b0 S
b0 -"
b0 8#
b0 ?#
b0 U
b0 ."
b0 7#
b0 >#
0K
b1001000 O
b1001000 f"
b1001000 =#
b1001000 A#
1M
b10 Q
b10 g"
b10 <#
b10 @#
b1001000 s
b1001000 @"
b1001000 G"
b1001000 V"
b1 t
b1 ?"
b1 F"
b1 U"
b1001000 ;"
1o"
b1 _
b1 w"
b1 ~"
1^
0A
b0 F
b0 s"
b0 J#
1D
b1 j
b1 l"
b1 y"
b100101 k
b100101 k"
b100101 x"
b110100000000010000000000000110 +
b110100000000010000000000000110 2
b110100000000010000000000000110 5
b110100000000010000000000000110 )#
b11111111111111111111111110110111 %"
b1000000000000010100 `"
b101 X"
b101 h"
b101 j"
b0 ^"
b1 Z"
b0 ["
b1101 e"
b1110 ;
b1110 ("
b1110 P"
b1110 D#
b10 <
b10 )"
b10 Q"
b10 C#
17
b0 9
b0 F#
b0 M#
08
b0 :
b0 E#
b0 L#
b0 m
b0 M"
b0 3#
b1000000110101 n
b1000000110101 L"
b1000000110101 1#
b1001 o
b1001 I"
b1001 .#
b0 T
b0 K"
b0 0#
b0 V
b0 J"
b0 /#
0L
b1001000 P
b1001000 O"
b1001000 5#
1N
b10 R
b10 N"
b10 4#
b10000000000100000100101 ]
b10000000000100000100101 2"
b10000000000100000100101 $#
0i
0Z
b0 \
b0 1"
b0 %#
1[
b1 u
b1 *"
b1 (#
b100001101101 {
b100001101101 /"
b100001101101 D"
b1001000 w
b1001000 ,"
b1001000 &#
b1 }
b1 4"
b1 ##
b100101 |
b100101 $"
b100101 A"
b100101 T"
b100101 ~
b100101 5"
b100101 "#
b101100 R#
b110100000000010000000000000101 h
b110100000000010000000000000101 W"
b110100000000010000000000000101 z"
b110100000000010000000000000101 e
b110100000000010000000000000101 i"
b110100000000010000000000000101 ,#
b1000100 b"
b110100 c"
b110000 d"
b101100 `
b101100 a"
b101100 -#
b110000 *
b110000 1
b110000 4
b110000 J
b110000 +#
b110000 I#
1!
#40000
0!
#41000
b101 s
b101 @"
b101 G"
b101 V"
b110 c
b110 r"
b110 }"
b1000000000000000000000011000 +
b1000000000000000000000011000 2
b1000000000000000000000011000 5
b1000000000000000000000011000 )#
1o"
b110 n"
b1 _
b1 w"
b1 ~"
1^
1D
b1 j
b1 l"
b1 y"
b100101 k
b100101 k"
b100101 x"
b101 ;"
b1 Q
b1 g"
b1 <#
b1 @#
b1000000000000011000 `"
b110 X"
b110 h"
b110 j"
b11111111111111111111111111111111 %"
b110100 *
b110100 1
b110100 4
b110100 J
b110100 +#
b110100 I#
b110100000000010000000000000110 h
b110100000000010000000000000110 W"
b110100000000010000000000000110 z"
b110100000000010000000000000110 e
b110100000000010000000000000110 i"
b110100000000010000000000000110 ,#
b1001100 b"
b111000 c"
b110100 d"
b110000 `
b110000 a"
b110000 -#
b110100000000010000000000000101 ]
b110100000000010000000000000101 2"
b110100000000010000000000000101 $#
0[
b101 z
b101 &"
b101 E"
b101 v
b101 +"
b101 '#
b101 {
b101 /"
b101 D"
b0 w
b0 ,"
b0 &#
b100001101101 n
b100001101101 L"
b100001101101 1#
b100101 o
b100101 I"
b100101 .#
b1 R
b1 N"
b1 4#
b0 ;
b0 ("
b0 P"
b0 D#
b0 <
b0 )"
b0 Q"
b0 C#
07
b1001000 9
b1001000 F#
b1001000 M#
18
b10 :
b10 E#
b10 L#
b1110 Y
b1110 0"
b1110 S"
b10 l
b10 3"
b10 R"
1!
#42000
0!
#43000
b110 s
b110 @"
b110 G"
b110 V"
b0 c
b0 r"
b0 }"
1f
b1100000 b
b1100000 m"
b1100000 G#
1a
b101 O
b101 f"
b101 =#
b101 A#
b110 ;"
1o"
b0 n"
b0 _
b0 w"
b0 ~"
0^
0D
b110 j
b110 l"
b110 y"
b1001111 k
b1001111 k"
b1001111 x"
b0 +
b0 2
b0 5
b0 )#
b110 {
b110 /"
b110 D"
b1100000 `"
b11000 X"
b11000 h"
b11000 j"
b0 Z"
b10 e"
b1 :
b1 E#
b1 L#
b101 m
b101 M"
b101 3#
b101 n
b101 L"
b101 1#
b101 P
b101 O"
b101 5#
b110100000000010000000000000110 ]
b110100000000010000000000000110 2"
b110100000000010000000000000110 $#
b110 z
b110 &"
b110 E"
b110 v
b110 +"
b110 '#
b1001000 Q#
b1000000000000000000000011000 h
b1000000000000000000000011000 W"
b1000000000000000000000011000 z"
b1000000000000000000000011000 e
b1000000000000000000000011000 i"
b1000000000000000000000011000 ,#
b10011000 b"
b111100 c"
b111000 d"
b110100 `
b110100 a"
b110100 -#
b111000 *
b111000 1
b111000 4
b111000 J
b111000 +#
b111000 I#
1!
#44000
0!
#45000
1^
1A
b110100000000010000000000000111 +
b110100000000010000000000000111 2
b110100000000010000000000000111 5
b110100000000010000000000000111 )#
0f
b0 b
b0 m"
b0 G#
0a
1o"
b10 j
b10 l"
b10 y"
b1111100 k
b1111100 k"
b1111100 x"
b0 s
b0 @"
b0 G"
b0 V"
0q
b0 t
b0 ?"
b0 F"
b0 U"
b0 ;"
b110 O
b110 f"
b110 =#
b110 A#
b0 `"
b0 X"
b0 h"
b0 j"
b0 e"
b11000 {
b11000 /"
b11000 D"
b1100000 *
b1100000 1
b1100000 4
b1100000 J
b1100000 +#
b1100000 I#
b0 h
b0 W"
b0 z"
b0 e
b0 i"
b0 ,#
b111100 b"
b1000000 c"
b111100 d"
b111000 `
b111000 a"
b111000 -#
b1001000 P#
b1000000000000000000000011000 ]
b1000000000000000000000011000 2"
b1000000000000000000000011000 $#
1i
1Z
0r
b0 u
b0 *"
b0 (#
b0 z
b0 &"
b0 E"
b0 v
b0 +"
b0 '#
b110 }
b110 4"
b110 ##
b1001111 |
b1001111 $"
b1001111 A"
b1001111 T"
b1001111 ~
b1001111 5"
b1001111 "#
b110 m
b110 M"
b110 3#
b110 n
b110 L"
b110 1#
b110 P
b110 O"
b110 5#
b101 9
b101 F#
b101 M#
1!
#46000
0!
#47000
b111 c
b111 r"
b111 }"
b111 n"
b1 _
b1 w"
b1 ~"
1D
b0 O
b0 f"
b0 =#
b0 A#
0M
b0 Q
b0 g"
b0 <#
b0 @#
1q
1o"
1^
0A
b1 j
b1 l"
b1 y"
b100101 k
b100101 k"
b100101 x"
b10000000000000000001000 +
b10000000000000000001000 2
b10000000000000000001000 5
b10000000000000000001000 )#
b0 {
b0 /"
b0 D"
b1000000000000011100 `"
b111 X"
b111 h"
b111 j"
b1 Z"
b1101 e"
b110 9
b110 F#
b110 M#
b0 m
b0 M"
b0 3#
b11000 n
b11000 L"
b11000 1#
b1001111 o
b1001111 I"
b1001111 .#
b0 P
b0 O"
b0 5#
0N
b0 R
b0 N"
b0 4#
b0 ]
b0 2"
b0 $#
0i
0Z
1[
1r
b10 }
b10 4"
b10 ##
b1111100 |
b1111100 $"
b1111100 A"
b1111100 T"
b1111100 ~
b1111100 5"
b1111100 "#
b101 P#
b110100000000010000000000000111 h
b110100000000010000000000000111 W"
b110100000000010000000000000111 z"
b110100000000010000000000000111 e
b110100000000010000000000000111 i"
b110100000000010000000000000111 ,#
b10000000 b"
b1101000 c"
b1100100 d"
b1100000 `
b1100000 a"
b1100000 -#
b1100100 *
b1100100 1
b1100100 4
b1100100 J
b1100100 +#
b1100100 I#
1!
#48000
0!
#49000
b1001000 b
b1001000 m"
b1001000 G#
b1001000 d
b1001000 q"
b1001000 |"
b1001000 E
b1001000 ]"
b1001000 N#
b111 s
b111 @"
b111 G"
b111 V"
b0 c
b0 r"
b0 }"
1f
1a
b10 F
b10 s"
b10 J#
b110100000000010000000000001000 +
b110100000000010000000000001000 2
b110100000000010000000000001000 5
b110100000000010000000000001000 )#
1o"
b0 n"
b0 _
b0 w"
b0 ~"
0^
1D
b110 j
b110 l"
b110 y"
b1000 k
b1000 k"
b1000 x"
b1 t
b1 ?"
b1 F"
b1 U"
b111 ;"
1M
b1000000000000000000100000 `"
b1000 X"
b1000 h"
b1000 j"
b0 Z"
b10 ["
b0 e"
b111 {
b111 /"
b111 D"
b1101000 *
b1101000 1
b1101000 4
b1101000 J
b1101000 +#
b1101000 I#
b10000000000000000001000 h
b10000000000000000001000 W"
b10000000000000000001000 z"
b10000000000000000001000 e
b10000000000000000001000 i"
b10000000000000000001000 ,#
b10001000 b"
b1101100 c"
b1101000 d"
b1100100 `
b1100100 a"
b1100100 -#
b110 P#
b110100000000010000000000000111 ]
b110100000000010000000000000111 2"
b110100000000010000000000000111 $#
0[
b1 u
b1 *"
b1 (#
b111 z
b111 &"
b111 E"
b111 v
b111 +"
b111 '#
b1 }
b1 4"
b1 ##
b100101 |
b100101 $"
b100101 A"
b100101 T"
b100101 ~
b100101 5"
b100101 "#
b0 n
b0 L"
b0 1#
b1111100 o
b1111100 I"
b1111100 .#
1N
b0 9
b0 F#
b0 M#
08
b0 :
b0 E#
b0 L#
1!
#50000
0!
#51000
b0 d
b0 q"
b0 |"
b1000 c
b1000 r"
b1000 }"
b0 E
b0 ]"
b0 N#
b1000 n"
b1 _
b1 w"
b1 ~"
1^
b111 O
b111 f"
b111 =#
b111 A#
b1 Q
b1 g"
b1 <#
b1 @#
b0 s
b0 @"
b0 G"
b0 V"
0q
b0 t
b0 ?"
b0 F"
b0 U"
b0 ;"
0f
b0 b
b0 m"
b0 G#
0a
1o"
b0 F
b0 s"
b0 J#
1D
b1 j
b1 l"
b1 y"
b100101 k
b100101 k"
b100101 x"
b110100000000010000000000001001 +
b110100000000010000000000001001 2
b110100000000010000000000001001 5
b110100000000010000000000001001 )#
b11111111111111111111111110110111 %"
b1000000000000100000 `"
b1 Z"
b0 ["
b1101 e"
18
b111 m
b111 M"
b111 3#
b111 n
b111 L"
b111 1#
b100101 o
b100101 I"
b100101 .#
b111 P
b111 O"
b111 5#
b1 R
b1 N"
b1 4#
b10000000000000000001000 ]
b10000000000000000001000 2"
b10000000000000000001000 $#
1i
1Z
0r
b0 u
b0 *"
b0 (#
b0 z
b0 &"
b0 E"
b0 v
b0 +"
b0 '#
b1010000 {
b1010000 /"
b1010000 D"
b1001000 w
b1001000 ,"
b1001000 &#
b110 }
b110 4"
b110 ##
b1000 |
b1000 $"
b1000 A"
b1000 T"
b1000 ~
b1000 5"
b1000 "#
b110100000000010000000000001000 h
b110100000000010000000000001000 W"
b110100000000010000000000001000 z"
b110100000000010000000000001000 e
b110100000000010000000000001000 i"
b110100000000010000000000001000 ,#
b10001100 b"
b1110000 c"
b1101100 d"
b1101000 `
b1101000 a"
b1101000 -#
b1001000 *
b1001000 1
b1001000 4
b1001000 J
b1001000 +#
b1001000 I#
1!
#52000
0!
#53000
b1000 s
b1000 @"
b1000 G"
b1000 V"
b1001 c
b1001 r"
b1001 }"
b110100000000010000000000001010 +
b110100000000010000000000001010 2
b110100000000010000000000001010 5
b110100000000010000000000001010 )#
1o"
b1001 n"
b1 _
b1 w"
b1 ~"
1^
1D
b1 j
b1 l"
b1 y"
b100101 k
b100101 k"
b100101 x"
1q
b1 t
b1 ?"
b1 F"
b1 U"
b1000 ;"
b0 O
b0 f"
b0 =#
b0 A#
0M
b0 Q
b0 g"
b0 <#
b0 @#
b1000000000000100100 `"
b1001 X"
b1001 h"
b1001 j"
b11111111111111111111111111111111 %"
b1001100 *
b1001100 1
b1001100 4
b1001100 J
b1001100 +#
b1001100 I#
b110100000000010000000000001001 h
b110100000000010000000000001001 W"
b110100000000010000000000001001 z"
b110100000000010000000000001001 e
b110100000000010000000000001001 i"
b110100000000010000000000001001 ,#
b1110000 b"
b1010000 c"
b1001100 d"
b1001000 `
b1001000 a"
b1001000 -#
b110100000000010000000000001000 ]
b110100000000010000000000001000 2"
b110100000000010000000000001000 $#
0i
0Z
1[
1r
b1 u
b1 *"
b1 (#
b1000 z
b1000 &"
b1000 E"
b1000 v
b1000 +"
b1000 '#
b1000 {
b1000 /"
b1000 D"
b0 w
b0 ,"
b0 &#
b1 }
b1 4"
b1 ##
b100101 |
b100101 $"
b100101 A"
b100101 T"
b100101 ~
b100101 5"
b100101 "#
b0 m
b0 M"
b0 3#
b1010000 n
b1010000 L"
b1010000 1#
b1000 o
b1000 I"
b1000 .#
b0 P
b0 O"
b0 5#
0N
b0 R
b0 N"
b0 4#
b111 9
b111 F#
b111 M#
b1 :
b1 E#
b1 L#
1!
#54000
0!
#55000
b1001 s
b1001 @"
b1001 G"
b1001 V"
b1010 c
b1010 r"
b1010 }"
b1000 O
b1000 f"
b1000 =#
b1000 A#
1M
b1 Q
b1 g"
b1 <#
b1 @#
b1001 ;"
1o"
b1010 n"
b1 _
b1 w"
b1 ~"
1^
1D
b1 j
b1 l"
b1 y"
b100101 k
b100101 k"
b100101 x"
b1000000000000000000000100000 +
b1000000000000000000000100000 2
b1000000000000000000000100000 5
b1000000000000000000000100000 )#
b1001 {
b1001 /"
b1001 D"
b1000000000000101000 `"
b1010 X"
b1010 h"
b1010 j"
b0 9
b0 F#
b0 M#
08
b0 :
b0 E#
b0 L#
b1000 m
b1000 M"
b1000 3#
b1000 n
b1000 L"
b1000 1#
b100101 o
b100101 I"
b100101 .#
b1000 P
b1000 O"
b1000 5#
1N
b1 R
b1 N"
b1 4#
b110100000000010000000000001001 ]
b110100000000010000000000001001 2"
b110100000000010000000000001001 $#
0[
b1001 z
b1001 &"
b1001 E"
b1001 v
b1001 +"
b1001 '#
b111 P#
b110100000000010000000000001010 h
b110100000000010000000000001010 W"
b110100000000010000000000001010 z"
b110100000000010000000000001010 e
b110100000000010000000000001010 i"
b110100000000010000000000001010 ,#
b1111000 b"
b1010100 c"
b1010000 d"
b1001100 `
b1001100 a"
b1001100 -#
b1010000 *
b1010000 1
b1010000 4
b1010000 J
b1010000 +#
b1010000 I#
1!
#56000
0!
#57000
b1010 s
b1010 @"
b1010 G"
b1010 V"
b0 c
b0 r"
b0 }"
1f
b10000000 b
b10000000 m"
b10000000 G#
1a
b0 +
b0 2
b0 5
b0 )#
1o"
b0 n"
b0 _
b0 w"
b0 ~"
0^
0D
b110 j
b110 l"
b110 y"
b1001111 k
b1001111 k"
b1001111 x"
b1010 ;"
b1001 O
b1001 f"
b1001 =#
b1001 A#
b10000000 `"
b100000 X"
b100000 h"
b100000 j"
b0 Z"
b10 e"
b1010 {
b1010 /"
b1010 D"
b1010100 *
b1010100 1
b1010100 4
b1010100 J
b1010100 +#
b1010100 I#
b1000000000000000000000100000 h
b1000000000000000000000100000 W"
b1000000000000000000000100000 z"
b1000000000000000000000100000 e
b1000000000000000000000100000 i"
b1000000000000000000000100000 ,#
b11010100 b"
b1011000 c"
b1010100 d"
b1010000 `
b1010000 a"
b1010000 -#
b110100000000010000000000001010 ]
b110100000000010000000000001010 2"
b110100000000010000000000001010 $#
b1010 z
b1010 &"
b1010 E"
b1010 v
b1010 +"
b1010 '#
b1001 m
b1001 M"
b1001 3#
b1001 n
b1001 L"
b1001 1#
b1001 P
b1001 O"
b1001 5#
b1000 9
b1000 F#
b1000 M#
18
b1 :
b1 E#
b1 L#
1!
#58000
0!
#59000
1^
1A
b1010 O
b1010 f"
b1010 =#
b1010 A#
b0 s
b0 @"
b0 G"
b0 V"
0q
b0 t
b0 ?"
b0 F"
b0 U"
b0 ;"
0f
b0 b
b0 m"
b0 G#
0a
1o"
b10 j
b10 l"
b10 y"
b1111100 k
b1111100 k"
b1111100 x"
b100000 {
b100000 /"
b100000 D"
b0 `"
b0 X"
b0 h"
b0 j"
b0 e"
b1001 9
b1001 F#
b1001 M#
b1010 m
b1010 M"
b1010 3#
b1010 n
b1010 L"
b1010 1#
b1010 P
b1010 O"
b1010 5#
b1000000000000000000000100000 ]
b1000000000000000000000100000 2"
b1000000000000000000000100000 $#
1i
1Z
0r
b0 u
b0 *"
b0 (#
b0 z
b0 &"
b0 E"
b0 v
b0 +"
b0 '#
b110 }
b110 4"
b110 ##
b1001111 |
b1001111 $"
b1001111 A"
b1001111 T"
b1001111 ~
b1001111 5"
b1001111 "#
b1000 P#
b0 h
b0 W"
b0 z"
b0 e
b0 i"
b0 ,#
b1011000 b"
b1011100 c"
b1011000 d"
b1010100 `
b1010100 a"
b1010100 -#
b10000000 *
b10000000 1
b10000000 4
b10000000 J
b10000000 +#
b10000000 I#
1!
#60000
0!
#61000
b1000000100000000000000100001 +
b1000000100000000000000100001 2
b1000000100000000000000100001 5
b1000000100000000000000100001 )#
1o"
1^
1A
b10 j
b10 l"
b10 y"
b1111100 k
b1111100 k"
b1111100 x"
1q
b0 O
b0 f"
b0 =#
b0 A#
0M
b0 Q
b0 g"
b0 <#
b0 @#
b0 {
b0 /"
b0 D"
b10000100 *
b10000100 1
b10000100 4
b10000100 J
b10000100 +#
b10000100 I#
b10000100 b"
b10001000 c"
b10000100 d"
b10000000 `
b10000000 a"
b10000000 -#
b1001 P#
b0 ]
b0 2"
b0 $#
0i
0Z
1[
1r
b10 }
b10 4"
b10 ##
b1111100 |
b1111100 $"
b1111100 A"
b1111100 T"
b1111100 ~
b1111100 5"
b1111100 "#
b0 m
b0 M"
b0 3#
b100000 n
b100000 L"
b100000 1#
b1001111 o
b1001111 I"
b1001111 .#
b0 P
b0 O"
b0 5#
0N
b0 R
b0 N"
b0 4#
b1010 9
b1010 F#
b1010 M#
1!
#62000
0!
#63000
1f
b10000000000000010000100 b
b10000000000000010000100 m"
b10000000000000010000100 G#
1a
b10000 C
b10000 t"
b10000 K#
1M
1o"
0^
0A
b110 j
b110 l"
b110 y"
b1001111 k
b1001111 k"
b1001111 x"
b0 +
b0 2
b0 5
b0 )#
b10000000000000010000100 `"
b100001 X"
b100001 h"
b100001 j"
b10000 Z"
b10 e"
b0 9
b0 F#
b0 M#
08
b0 :
b0 E#
b0 L#
b0 n
b0 L"
b0 1#
b1111100 o
b1111100 I"
b1111100 .#
1N
0[
b1010 P#
b1000000100000000000000100001 h
b1000000100000000000000100001 W"
b1000000100000000000000100001 z"
b1000000100000000000000100001 e
b1000000100000000000000100001 i"
b1000000100000000000000100001 ,#
b100001100 b"
b10001100 c"
b10001000 d"
b10000100 `
b10000100 a"
b10000100 -#
b10001000 *
b10001000 1
b10001000 4
b10001000 J
b10001000 +#
b10001000 I#
1!
#64000
0!
#65000
1^
1A
b1000000100000000000000100001 +
b1000000100000000000000100001 2
b1000000100000000000000100001 5
b1000000100000000000000100001 )#
0f
b0 b
b0 m"
b0 G#
0a
1o"
b0 C
b0 t"
b0 K#
b10 j
b10 l"
b10 y"
b1111100 k
b1111100 k"
b1111100 x"
0q
b0 `"
b0 X"
b0 h"
b0 j"
b0 Z"
b0 e"
b100001 {
b100001 /"
b100001 D"
b10000000000000010000100 *
b10000000000000010000100 1
b10000000000000010000100 4
b10000000000000010000100 J
b10000000000000010000100 +#
b10000000000000010000100 I#
b0 h
b0 W"
b0 z"
b0 e
b0 i"
b0 ,#
b10001100 b"
b10010000 c"
b10001100 d"
b10001000 `
b10001000 a"
b10001000 -#
b1000000100000000000000100001 ]
b1000000100000000000000100001 2"
b1000000100000000000000100001 $#
1i
1Z
0r
b110 }
b110 4"
b110 ##
b1001111 |
b1001111 $"
b1001111 A"
b1001111 T"
b1001111 ~
b1001111 5"
b1001111 "#
18
1!
#66000
0!
