
---------- Begin Simulation Statistics ----------
final_tick                               130809511000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186422                       # Simulator instruction rate (inst/s)
host_mem_usage                                 848120                       # Number of bytes of host memory used
host_op_rate                                   234030                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2682.09                       # Real time elapsed on the host
host_tick_rate                               48771474                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000003                       # Number of instructions simulated
sim_ops                                     627690625                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.130810                       # Number of seconds simulated
sim_ticks                                130809511000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.995893                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                32308858                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             32310185                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1044                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          66927071                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             221                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              194                       # Number of indirect misses.
system.cpu.branchPred.lookups                93082197                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7692541                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 126926805                       # number of cc regfile reads
system.cpu.cc_regfile_writes                126926682                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               708                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   93077636                       # Number of branches committed
system.cpu.commit.bw_lim_events              47691326                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           12292                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            500000030                       # Number of instructions committed
system.cpu.commit.committedOps              627690652                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    261559289                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.399803                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.122708                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    118480384     45.30%     45.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     49231752     18.82%     64.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7693601      2.94%     67.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7692746      2.94%     70.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     13077007      5.00%     75.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      4615474      1.76%     76.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      8461539      3.24%     80.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      4615460      1.76%     81.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     47691326     18.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    261559289                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              7692293                       # Number of function calls committed.
system.cpu.commit.int_insts                 580766911                       # Number of committed integer instructions.
system.cpu.commit.loads                      99999536                       # Number of loads committed
system.cpu.commit.membars                          46                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        403076641     64.22%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3076875      0.49%     64.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     64.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1538407      0.25%     64.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt        1538413      0.25%     65.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             4      0.00%     65.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            1      0.00%     65.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv        1538410      0.25%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc       1538413      0.25%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              16      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               2      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             61      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        99999536     15.93%     81.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      115383832     18.38%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         627690652                       # Class of committed instruction
system.cpu.commit.refs                      215383368                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   6154010                       # Number of committed Vector instructions.
system.cpu.committedInsts                   500000003                       # Number of Instructions Simulated
system.cpu.committedOps                     627690625                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.523238                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.523238                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             153849915                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   347                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             32308998                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              627707852                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 19245430                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  76157451                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    757                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1211                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              12307750                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    93082197                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  60003627                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     201543172                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   651                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      500020910                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    2186                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.355793                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           60016978                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           40001426                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.911256                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          261561303                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.399874                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.210975                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                146172715     55.88%     55.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 10769626      4.12%     60.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 13846615      5.29%     65.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 12307921      4.71%     70.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2308384      0.88%     70.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 14615329      5.59%     76.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 10000130      3.82%     80.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2308040      0.88%     81.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 49232543     18.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            261561303                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           57720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  825                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 93078890                       # Number of branches executed
system.cpu.iew.exec_nop                            57                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.399285                       # Inst execution rate
system.cpu.iew.exec_refs                    215385853                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  115384734                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1844                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             100001485                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 82                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               155                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            115385523                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           627703053                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             100001119                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1181                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             627698670                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    14                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    757                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    23                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              128                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          157                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1949                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1691                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          741                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             84                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 624617278                       # num instructions consuming a value
system.cpu.iew.wb_count                     627697587                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.561576                       # average fanout of values written-back
system.cpu.iew.wb_producers                 350770239                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.399281                       # insts written-back per cycle
system.cpu.iew.wb_sent                      627698037                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                744620180                       # number of integer regfile reads
system.cpu.int_regfile_writes               457695294                       # number of integer regfile writes
system.cpu.ipc                               1.911176                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.911176                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             403082844     64.22%     64.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3076877      0.49%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1538407      0.25%     64.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt             1538413      0.25%     65.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  4      0.00%     65.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               1      0.00%     65.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv             1538410      0.25%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc            1538413      0.25%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   20      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    2      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  63      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            100001368     15.93%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           115384973     18.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              627699851                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    12307827                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019608                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1538632     12.50%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    2      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     1      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   11      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     12.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3076916     25.00%     37.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               7692262     62.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              633853538                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1516960717                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    621543539                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         621561167                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  627702914                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 627699851                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  82                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               110                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             22                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         7637                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     261561303                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.399819                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.643263                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           104634058     40.00%     40.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            24616966      9.41%     49.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            29231863     11.18%     60.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            23077738      8.82%     69.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            14616238      5.59%     75.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            20769352      7.94%     82.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            16923247      6.47%     89.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             9999977      3.82%     93.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            17691864      6.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       261561303                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.399290                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                6154134                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           12308225                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      6154048                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           6154238                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               146                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3394                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            100001485                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           115385523                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               436929789                       # number of misc regfile reads
system.cpu.misc_regfile_writes                4615422                       # number of misc regfile writes
system.cpu.numCycles                        261619023                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    1885                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             593845669                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     72                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 28476469                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups             933096164                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              627705750                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           593860444                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  79234149                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1047                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    757                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              15385374                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    14767                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        744628172                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles      138462669                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts            9230667                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  78460782                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             86                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          7692584                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    841570634                       # The number of ROB reads
system.cpu.rob.rob_writes                  1255407917                       # The number of ROB writes
system.cpu.timesIdled                             497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  7692479                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 4615365                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           966                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          967                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                818                       # Transaction distribution
system.membus.trans_dist::ReadExReq               138                       # Transaction distribution
system.membus.trans_dist::ReadExResp              138                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           818                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        61184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   61184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               966                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     966    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 966                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1183000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5067000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 130809511000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               819                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              138                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             138                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           705                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          114                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           10                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           10                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        16128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  61248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              967                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032158                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    966     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                967                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             483500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            383000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1057500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 130809511000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                704                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                252                       # number of demand (read+write) misses
system.l2.demand_misses::total                    956                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               704                       # number of overall misses
system.l2.overall_misses::.cpu.data               252                       # number of overall misses
system.l2.overall_misses::total                   956                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56270000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     21127000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         77397000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56270000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     21127000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        77397000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              705                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              252                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  957                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             705                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             252                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 957                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998955                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998955                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79928.977273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83837.301587                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80959.205021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79928.977273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83837.301587                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80959.205021                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              956                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49230000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     18607000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     67837000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49230000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     18607000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     67837000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998955                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998955                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69928.977273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73837.301587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70959.205021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69928.977273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73837.301587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70959.205021                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.cpu.data             138                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 138                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     11173500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11173500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80967.391304                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80967.391304                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          138                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            138                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      9793500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9793500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70967.391304                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70967.391304                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          704                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              704                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56270000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56270000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79928.977273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79928.977273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          704                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          704                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49230000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49230000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69928.977273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69928.977273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9953500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9953500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87311.403509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87311.403509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8813500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8813500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77311.403509                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77311.403509                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              10                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       191000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       191000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19100                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19100                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 130809511000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   955.806663                       # Cycle average of tags in use
system.l2.tags.total_refs                         957                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       956                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.001046                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       703.835739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       251.970924                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.042959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.015379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.058338                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           956                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          956                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.058350                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     16428                       # Number of tag accesses
system.l2.tags.data_accesses                    16428                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130809511000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          45056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              61184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        45056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45056                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 956                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            344440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            123294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                467734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       344440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           344440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           344440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           123294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               467734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000536000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               35462                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         956                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       956                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     10536750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                28461750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11021.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29771.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      741                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   956                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    284.576744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.249887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.791102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           67     31.16%     31.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           70     32.56%     63.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25     11.63%     75.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      5.58%     80.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      3.26%     84.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      4.65%     88.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.86%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.47%     91.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      8.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          215                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  61184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   61184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5615249500                       # Total gap between requests
system.mem_ctrls.avgGap                    5873691.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        45056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 344439.786186495272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 123293.787100847752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          252                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20265250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8196500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28785.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32525.79                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               792540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               421245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3284400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10325952000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1906747470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      48625170240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        60862367895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.274791                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 126396964000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4368000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     44547000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               742560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               394680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3541440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10325952000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1909814070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      48622587840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        60863032590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.279872                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 126390210250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4368000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     51300750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 130809511000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     60002738                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         60002738                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     60002738                       # number of overall hits
system.cpu.icache.overall_hits::total        60002738                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            889                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          889                       # number of overall misses
system.cpu.icache.overall_misses::total           889                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69396998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69396998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69396998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69396998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     60003627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     60003627                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     60003627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     60003627                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78061.865017                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78061.865017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78061.865017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78061.865017                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          983                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    89.363636                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          184                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          184                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          184                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          184                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          705                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          705                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          705                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          705                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57342498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57342498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57342498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57342498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81336.876596                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81336.876596                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81336.876596                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81336.876596                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     60002738                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        60002738                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           889                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69396998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69396998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     60003627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     60003627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78061.865017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78061.865017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          184                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          184                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          705                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          705                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57342498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57342498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81336.876596                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81336.876596                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 130809511000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           704.835557                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            60003443                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               705                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          85111.266667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   704.835557                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.172079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.172079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          705                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          705                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.172119                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         240015213                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        240015213                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130809511000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 130809511000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 130809511000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 130809511000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 130809511000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    215383588                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        215383588                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    215383596                       # number of overall hits
system.cpu.dcache.overall_hits::total       215383596                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          853                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            853                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          855                       # number of overall misses
system.cpu.dcache.overall_misses::total           855                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     60282455                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     60282455                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     60282455                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     60282455                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    215384441                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    215384441                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    215384451                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    215384451                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000004                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000004                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70671.107855                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70671.107855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70505.795322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70505.795322                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2763                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                62                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.564516                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          594                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          594                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          594                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          594                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          259                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          259                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          261                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          261                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     21561995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21561995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     21746995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21746995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83250.945946                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83250.945946                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83321.819923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83321.819923                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    100000430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       100000430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18249500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18249500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    100000654                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    100000654                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81470.982143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81470.982143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          113                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9869500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9869500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88914.414414                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88914.414414                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    115383158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      115383158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          622                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          622                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41810457                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41810457                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    115383780                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    115383780                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67219.384244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67219.384244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11476997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11476997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81397.141844                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81397.141844                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       111500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       111500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.036364                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036364                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        55750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        55750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        72500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        72500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.018182                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.018182                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        72500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           46                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 130809511000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           261.969857                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           215383957                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               262                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          822076.171756                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   261.969857                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.063957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.063957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          262                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.063965                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1723076678                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1723076678                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130809511000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 130809511000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
