
Test-Project-v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c70  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003d30  08003d30  00013d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d9c  08003d9c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003d9c  08003d9c  00013d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003da4  08003da4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003da4  08003da4  00013da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003da8  08003da8  00013da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003dac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  2000000c  08003db8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000012c  08003db8  0002012c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e0f2  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fc9  00000000  00000000  0002e126  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bc0  00000000  00000000  000300f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000af8  00000000  00000000  00030cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014772  00000000  00000000  000317a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e863  00000000  00000000  00045f1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008058f  00000000  00000000  0005477d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d4d0c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029b8  00000000  00000000  000d4d5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003d18 	.word	0x08003d18

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003d18 	.word	0x08003d18

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4647      	mov	r7, r8
 8000266:	b580      	push	{r7, lr}
 8000268:	0007      	movs	r7, r0
 800026a:	4699      	mov	r9, r3
 800026c:	0c3b      	lsrs	r3, r7, #16
 800026e:	469c      	mov	ip, r3
 8000270:	0413      	lsls	r3, r2, #16
 8000272:	0c1b      	lsrs	r3, r3, #16
 8000274:	001d      	movs	r5, r3
 8000276:	000e      	movs	r6, r1
 8000278:	4661      	mov	r1, ip
 800027a:	0400      	lsls	r0, r0, #16
 800027c:	0c14      	lsrs	r4, r2, #16
 800027e:	0c00      	lsrs	r0, r0, #16
 8000280:	4345      	muls	r5, r0
 8000282:	434b      	muls	r3, r1
 8000284:	4360      	muls	r0, r4
 8000286:	4361      	muls	r1, r4
 8000288:	18c0      	adds	r0, r0, r3
 800028a:	0c2c      	lsrs	r4, r5, #16
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4372      	muls	r2, r6
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	4463      	add	r3, ip
 80002a6:	042d      	lsls	r5, r5, #16
 80002a8:	0c2d      	lsrs	r5, r5, #16
 80002aa:	18c9      	adds	r1, r1, r3
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	1889      	adds	r1, r1, r2
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	469b      	mov	fp, r3
 80002f2:	d433      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f4:	465a      	mov	r2, fp
 80002f6:	4653      	mov	r3, sl
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83a      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e078      	b.n	8000400 <__udivmoddi4+0x144>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e075      	b.n	8000406 <__udivmoddi4+0x14a>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e028      	b.n	8000386 <__udivmoddi4+0xca>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	2320      	movs	r3, #32
 8000360:	1a9b      	subs	r3, r3, r2
 8000362:	4652      	mov	r2, sl
 8000364:	40da      	lsrs	r2, r3
 8000366:	4641      	mov	r1, r8
 8000368:	0013      	movs	r3, r2
 800036a:	464a      	mov	r2, r9
 800036c:	408a      	lsls	r2, r1
 800036e:	0017      	movs	r7, r2
 8000370:	4642      	mov	r2, r8
 8000372:	431f      	orrs	r7, r3
 8000374:	4653      	mov	r3, sl
 8000376:	4093      	lsls	r3, r2
 8000378:	001e      	movs	r6, r3
 800037a:	42af      	cmp	r7, r5
 800037c:	d9c4      	bls.n	8000308 <__udivmoddi4+0x4c>
 800037e:	2200      	movs	r2, #0
 8000380:	2300      	movs	r3, #0
 8000382:	9200      	str	r2, [sp, #0]
 8000384:	9301      	str	r3, [sp, #4]
 8000386:	4643      	mov	r3, r8
 8000388:	2b00      	cmp	r3, #0
 800038a:	d0d9      	beq.n	8000340 <__udivmoddi4+0x84>
 800038c:	07fb      	lsls	r3, r7, #31
 800038e:	0872      	lsrs	r2, r6, #1
 8000390:	431a      	orrs	r2, r3
 8000392:	4646      	mov	r6, r8
 8000394:	087b      	lsrs	r3, r7, #1
 8000396:	e00e      	b.n	80003b6 <__udivmoddi4+0xfa>
 8000398:	42ab      	cmp	r3, r5
 800039a:	d101      	bne.n	80003a0 <__udivmoddi4+0xe4>
 800039c:	42a2      	cmp	r2, r4
 800039e:	d80c      	bhi.n	80003ba <__udivmoddi4+0xfe>
 80003a0:	1aa4      	subs	r4, r4, r2
 80003a2:	419d      	sbcs	r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	1924      	adds	r4, r4, r4
 80003a8:	416d      	adcs	r5, r5
 80003aa:	2100      	movs	r1, #0
 80003ac:	3e01      	subs	r6, #1
 80003ae:	1824      	adds	r4, r4, r0
 80003b0:	414d      	adcs	r5, r1
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d006      	beq.n	80003c4 <__udivmoddi4+0x108>
 80003b6:	42ab      	cmp	r3, r5
 80003b8:	d9ee      	bls.n	8000398 <__udivmoddi4+0xdc>
 80003ba:	3e01      	subs	r6, #1
 80003bc:	1924      	adds	r4, r4, r4
 80003be:	416d      	adcs	r5, r5
 80003c0:	2e00      	cmp	r6, #0
 80003c2:	d1f8      	bne.n	80003b6 <__udivmoddi4+0xfa>
 80003c4:	9800      	ldr	r0, [sp, #0]
 80003c6:	9901      	ldr	r1, [sp, #4]
 80003c8:	465b      	mov	r3, fp
 80003ca:	1900      	adds	r0, r0, r4
 80003cc:	4169      	adcs	r1, r5
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	db24      	blt.n	800041c <__udivmoddi4+0x160>
 80003d2:	002b      	movs	r3, r5
 80003d4:	465a      	mov	r2, fp
 80003d6:	4644      	mov	r4, r8
 80003d8:	40d3      	lsrs	r3, r2
 80003da:	002a      	movs	r2, r5
 80003dc:	40e2      	lsrs	r2, r4
 80003de:	001c      	movs	r4, r3
 80003e0:	465b      	mov	r3, fp
 80003e2:	0015      	movs	r5, r2
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	db2a      	blt.n	800043e <__udivmoddi4+0x182>
 80003e8:	0026      	movs	r6, r4
 80003ea:	409e      	lsls	r6, r3
 80003ec:	0033      	movs	r3, r6
 80003ee:	0026      	movs	r6, r4
 80003f0:	4647      	mov	r7, r8
 80003f2:	40be      	lsls	r6, r7
 80003f4:	0032      	movs	r2, r6
 80003f6:	1a80      	subs	r0, r0, r2
 80003f8:	4199      	sbcs	r1, r3
 80003fa:	9000      	str	r0, [sp, #0]
 80003fc:	9101      	str	r1, [sp, #4]
 80003fe:	e79f      	b.n	8000340 <__udivmoddi4+0x84>
 8000400:	42a3      	cmp	r3, r4
 8000402:	d8bc      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000404:	e783      	b.n	800030e <__udivmoddi4+0x52>
 8000406:	4642      	mov	r2, r8
 8000408:	2320      	movs	r3, #32
 800040a:	2100      	movs	r1, #0
 800040c:	1a9b      	subs	r3, r3, r2
 800040e:	2200      	movs	r2, #0
 8000410:	9100      	str	r1, [sp, #0]
 8000412:	9201      	str	r2, [sp, #4]
 8000414:	2201      	movs	r2, #1
 8000416:	40da      	lsrs	r2, r3
 8000418:	9201      	str	r2, [sp, #4]
 800041a:	e786      	b.n	800032a <__udivmoddi4+0x6e>
 800041c:	4642      	mov	r2, r8
 800041e:	2320      	movs	r3, #32
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	002a      	movs	r2, r5
 8000424:	4646      	mov	r6, r8
 8000426:	409a      	lsls	r2, r3
 8000428:	0023      	movs	r3, r4
 800042a:	40f3      	lsrs	r3, r6
 800042c:	4644      	mov	r4, r8
 800042e:	4313      	orrs	r3, r2
 8000430:	002a      	movs	r2, r5
 8000432:	40e2      	lsrs	r2, r4
 8000434:	001c      	movs	r4, r3
 8000436:	465b      	mov	r3, fp
 8000438:	0015      	movs	r5, r2
 800043a:	2b00      	cmp	r3, #0
 800043c:	dad4      	bge.n	80003e8 <__udivmoddi4+0x12c>
 800043e:	4642      	mov	r2, r8
 8000440:	002f      	movs	r7, r5
 8000442:	2320      	movs	r3, #32
 8000444:	0026      	movs	r6, r4
 8000446:	4097      	lsls	r7, r2
 8000448:	1a9b      	subs	r3, r3, r2
 800044a:	40de      	lsrs	r6, r3
 800044c:	003b      	movs	r3, r7
 800044e:	4333      	orrs	r3, r6
 8000450:	e7cd      	b.n	80003ee <__udivmoddi4+0x132>
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ac:	f000 fbc6 	bl	8000c3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b0:	f000 f816 	bl	80004e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b4:	f000 f996 	bl	80007e4 <MX_GPIO_Init>
  MX_RTC_Init();
 80004b8:	f000 f88c 	bl	80005d4 <MX_RTC_Init>
  MX_SPI1_Init();
 80004bc:	f000 f92a 	bl	8000714 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80004c0:	f000 f960 	bl	8000784 <MX_USART2_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(PIN_LED_GPIO_Port, PIN_LED_Pin);
 80004c4:	4b05      	ldr	r3, [pc, #20]	; (80004dc <main+0x34>)
 80004c6:	2180      	movs	r1, #128	; 0x80
 80004c8:	0018      	movs	r0, r3
 80004ca:	f000 ff4c 	bl	8001366 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 80004ce:	23fa      	movs	r3, #250	; 0xfa
 80004d0:	009b      	lsls	r3, r3, #2
 80004d2:	0018      	movs	r0, r3
 80004d4:	f000 fc22 	bl	8000d1c <HAL_Delay>
	  HAL_GPIO_TogglePin(PIN_LED_GPIO_Port, PIN_LED_Pin);
 80004d8:	e7f4      	b.n	80004c4 <main+0x1c>
 80004da:	46c0      	nop			; (mov r8, r8)
 80004dc:	50000400 	.word	0x50000400

080004e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004e0:	b590      	push	{r4, r7, lr}
 80004e2:	b09d      	sub	sp, #116	; 0x74
 80004e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004e6:	2438      	movs	r4, #56	; 0x38
 80004e8:	193b      	adds	r3, r7, r4
 80004ea:	0018      	movs	r0, r3
 80004ec:	2338      	movs	r3, #56	; 0x38
 80004ee:	001a      	movs	r2, r3
 80004f0:	2100      	movs	r1, #0
 80004f2:	f003 fc09 	bl	8003d08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004f6:	2324      	movs	r3, #36	; 0x24
 80004f8:	18fb      	adds	r3, r7, r3
 80004fa:	0018      	movs	r0, r3
 80004fc:	2314      	movs	r3, #20
 80004fe:	001a      	movs	r2, r3
 8000500:	2100      	movs	r1, #0
 8000502:	f003 fc01 	bl	8003d08 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000506:	003b      	movs	r3, r7
 8000508:	0018      	movs	r0, r3
 800050a:	2324      	movs	r3, #36	; 0x24
 800050c:	001a      	movs	r2, r3
 800050e:	2100      	movs	r1, #0
 8000510:	f003 fbfa 	bl	8003d08 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000514:	4b2d      	ldr	r3, [pc, #180]	; (80005cc <SystemClock_Config+0xec>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	4a2d      	ldr	r2, [pc, #180]	; (80005d0 <SystemClock_Config+0xf0>)
 800051a:	401a      	ands	r2, r3
 800051c:	4b2b      	ldr	r3, [pc, #172]	; (80005cc <SystemClock_Config+0xec>)
 800051e:	2180      	movs	r1, #128	; 0x80
 8000520:	0109      	lsls	r1, r1, #4
 8000522:	430a      	orrs	r2, r1
 8000524:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000526:	0021      	movs	r1, r4
 8000528:	187b      	adds	r3, r7, r1
 800052a:	220a      	movs	r2, #10
 800052c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800052e:	187b      	adds	r3, r7, r1
 8000530:	2201      	movs	r2, #1
 8000532:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000534:	187b      	adds	r3, r7, r1
 8000536:	2210      	movs	r2, #16
 8000538:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800053a:	187b      	adds	r3, r7, r1
 800053c:	2201      	movs	r2, #1
 800053e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2202      	movs	r2, #2
 8000544:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2200      	movs	r2, #0
 800054a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2280      	movs	r2, #128	; 0x80
 8000550:	0312      	lsls	r2, r2, #12
 8000552:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8000554:	187b      	adds	r3, r7, r1
 8000556:	2280      	movs	r2, #128	; 0x80
 8000558:	0412      	lsls	r2, r2, #16
 800055a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800055c:	187b      	adds	r3, r7, r1
 800055e:	0018      	movs	r0, r3
 8000560:	f000 ff42 	bl	80013e8 <HAL_RCC_OscConfig>
 8000564:	1e03      	subs	r3, r0, #0
 8000566:	d001      	beq.n	800056c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000568:	f000 fa04 	bl	8000974 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800056c:	2124      	movs	r1, #36	; 0x24
 800056e:	187b      	adds	r3, r7, r1
 8000570:	220f      	movs	r2, #15
 8000572:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000574:	187b      	adds	r3, r7, r1
 8000576:	2203      	movs	r2, #3
 8000578:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800057a:	187b      	adds	r3, r7, r1
 800057c:	2200      	movs	r2, #0
 800057e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000580:	187b      	adds	r3, r7, r1
 8000582:	2200      	movs	r2, #0
 8000584:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000586:	187b      	adds	r3, r7, r1
 8000588:	2200      	movs	r2, #0
 800058a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800058c:	187b      	adds	r3, r7, r1
 800058e:	2101      	movs	r1, #1
 8000590:	0018      	movs	r0, r3
 8000592:	f001 fafd 	bl	8001b90 <HAL_RCC_ClockConfig>
 8000596:	1e03      	subs	r3, r0, #0
 8000598:	d001      	beq.n	800059e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800059a:	f000 f9eb 	bl	8000974 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 800059e:	003b      	movs	r3, r7
 80005a0:	2222      	movs	r2, #34	; 0x22
 80005a2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80005a4:	003b      	movs	r3, r7
 80005a6:	2200      	movs	r2, #0
 80005a8:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80005aa:	003b      	movs	r3, r7
 80005ac:	2280      	movs	r2, #128	; 0x80
 80005ae:	0292      	lsls	r2, r2, #10
 80005b0:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005b2:	003b      	movs	r3, r7
 80005b4:	0018      	movs	r0, r3
 80005b6:	f001 fd0f 	bl	8001fd8 <HAL_RCCEx_PeriphCLKConfig>
 80005ba:	1e03      	subs	r3, r0, #0
 80005bc:	d001      	beq.n	80005c2 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 80005be:	f000 f9d9 	bl	8000974 <Error_Handler>
  }
}
 80005c2:	46c0      	nop			; (mov r8, r8)
 80005c4:	46bd      	mov	sp, r7
 80005c6:	b01d      	add	sp, #116	; 0x74
 80005c8:	bd90      	pop	{r4, r7, pc}
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	40007000 	.word	0x40007000
 80005d0:	ffffe7ff 	.word	0xffffe7ff

080005d4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b090      	sub	sp, #64	; 0x40
 80005d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80005da:	232c      	movs	r3, #44	; 0x2c
 80005dc:	18fb      	adds	r3, r7, r3
 80005de:	0018      	movs	r0, r3
 80005e0:	2314      	movs	r3, #20
 80005e2:	001a      	movs	r2, r3
 80005e4:	2100      	movs	r1, #0
 80005e6:	f003 fb8f 	bl	8003d08 <memset>
  RTC_DateTypeDef sDate = {0};
 80005ea:	2328      	movs	r3, #40	; 0x28
 80005ec:	18fb      	adds	r3, r7, r3
 80005ee:	2200      	movs	r2, #0
 80005f0:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80005f2:	003b      	movs	r3, r7
 80005f4:	0018      	movs	r0, r3
 80005f6:	2328      	movs	r3, #40	; 0x28
 80005f8:	001a      	movs	r2, r3
 80005fa:	2100      	movs	r1, #0
 80005fc:	f003 fb84 	bl	8003d08 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000600:	4b41      	ldr	r3, [pc, #260]	; (8000708 <MX_RTC_Init+0x134>)
 8000602:	4a42      	ldr	r2, [pc, #264]	; (800070c <MX_RTC_Init+0x138>)
 8000604:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000606:	4b40      	ldr	r3, [pc, #256]	; (8000708 <MX_RTC_Init+0x134>)
 8000608:	2200      	movs	r2, #0
 800060a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 800060c:	4b3e      	ldr	r3, [pc, #248]	; (8000708 <MX_RTC_Init+0x134>)
 800060e:	221f      	movs	r2, #31
 8000610:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 8000612:	4b3d      	ldr	r3, [pc, #244]	; (8000708 <MX_RTC_Init+0x134>)
 8000614:	4a3e      	ldr	r2, [pc, #248]	; (8000710 <MX_RTC_Init+0x13c>)
 8000616:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000618:	4b3b      	ldr	r3, [pc, #236]	; (8000708 <MX_RTC_Init+0x134>)
 800061a:	2200      	movs	r2, #0
 800061c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800061e:	4b3a      	ldr	r3, [pc, #232]	; (8000708 <MX_RTC_Init+0x134>)
 8000620:	2200      	movs	r2, #0
 8000622:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000624:	4b38      	ldr	r3, [pc, #224]	; (8000708 <MX_RTC_Init+0x134>)
 8000626:	2200      	movs	r2, #0
 8000628:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800062a:	4b37      	ldr	r3, [pc, #220]	; (8000708 <MX_RTC_Init+0x134>)
 800062c:	2200      	movs	r2, #0
 800062e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000630:	4b35      	ldr	r3, [pc, #212]	; (8000708 <MX_RTC_Init+0x134>)
 8000632:	0018      	movs	r0, r3
 8000634:	f001 fe26 	bl	8002284 <HAL_RTC_Init>
 8000638:	1e03      	subs	r3, r0, #0
 800063a:	d001      	beq.n	8000640 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 800063c:	f000 f99a 	bl	8000974 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8000640:	212c      	movs	r1, #44	; 0x2c
 8000642:	187b      	adds	r3, r7, r1
 8000644:	2200      	movs	r2, #0
 8000646:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8000648:	187b      	adds	r3, r7, r1
 800064a:	2200      	movs	r2, #0
 800064c:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 800064e:	187b      	adds	r3, r7, r1
 8000650:	2200      	movs	r2, #0
 8000652:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000654:	187b      	adds	r3, r7, r1
 8000656:	2200      	movs	r2, #0
 8000658:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800065a:	187b      	adds	r3, r7, r1
 800065c:	2200      	movs	r2, #0
 800065e:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000660:	1879      	adds	r1, r7, r1
 8000662:	4b29      	ldr	r3, [pc, #164]	; (8000708 <MX_RTC_Init+0x134>)
 8000664:	2200      	movs	r2, #0
 8000666:	0018      	movs	r0, r3
 8000668:	f001 feaa 	bl	80023c0 <HAL_RTC_SetTime>
 800066c:	1e03      	subs	r3, r0, #0
 800066e:	d001      	beq.n	8000674 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8000670:	f000 f980 	bl	8000974 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000674:	2128      	movs	r1, #40	; 0x28
 8000676:	187b      	adds	r3, r7, r1
 8000678:	2201      	movs	r2, #1
 800067a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800067c:	187b      	adds	r3, r7, r1
 800067e:	2201      	movs	r2, #1
 8000680:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2201      	movs	r2, #1
 8000686:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8000688:	187b      	adds	r3, r7, r1
 800068a:	2200      	movs	r2, #0
 800068c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800068e:	1879      	adds	r1, r7, r1
 8000690:	4b1d      	ldr	r3, [pc, #116]	; (8000708 <MX_RTC_Init+0x134>)
 8000692:	2200      	movs	r2, #0
 8000694:	0018      	movs	r0, r3
 8000696:	f001 ff57 	bl	8002548 <HAL_RTC_SetDate>
 800069a:	1e03      	subs	r3, r0, #0
 800069c:	d001      	beq.n	80006a2 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 800069e:	f000 f969 	bl	8000974 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 80006a2:	003b      	movs	r3, r7
 80006a4:	2200      	movs	r2, #0
 80006a6:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 80006a8:	003b      	movs	r3, r7
 80006aa:	2200      	movs	r2, #0
 80006ac:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 80006ae:	003b      	movs	r3, r7
 80006b0:	2200      	movs	r2, #0
 80006b2:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 80006b4:	003b      	movs	r3, r7
 80006b6:	2200      	movs	r2, #0
 80006b8:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80006ba:	003b      	movs	r3, r7
 80006bc:	2200      	movs	r2, #0
 80006be:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80006c0:	003b      	movs	r3, r7
 80006c2:	2200      	movs	r2, #0
 80006c4:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80006c6:	003b      	movs	r3, r7
 80006c8:	2200      	movs	r2, #0
 80006ca:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 80006cc:	003b      	movs	r3, r7
 80006ce:	22f0      	movs	r2, #240	; 0xf0
 80006d0:	0512      	lsls	r2, r2, #20
 80006d2:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80006d4:	003b      	movs	r3, r7
 80006d6:	2200      	movs	r2, #0
 80006d8:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 80006da:	003b      	movs	r3, r7
 80006dc:	2220      	movs	r2, #32
 80006de:	2101      	movs	r1, #1
 80006e0:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 80006e2:	003b      	movs	r3, r7
 80006e4:	2280      	movs	r2, #128	; 0x80
 80006e6:	0052      	lsls	r2, r2, #1
 80006e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80006ea:	0039      	movs	r1, r7
 80006ec:	4b06      	ldr	r3, [pc, #24]	; (8000708 <MX_RTC_Init+0x134>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	0018      	movs	r0, r3
 80006f2:	f001 ffd7 	bl	80026a4 <HAL_RTC_SetAlarm_IT>
 80006f6:	1e03      	subs	r3, r0, #0
 80006f8:	d001      	beq.n	80006fe <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 80006fa:	f000 f93b 	bl	8000974 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80006fe:	46c0      	nop			; (mov r8, r8)
 8000700:	46bd      	mov	sp, r7
 8000702:	b010      	add	sp, #64	; 0x40
 8000704:	bd80      	pop	{r7, pc}
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	20000028 	.word	0x20000028
 800070c:	40002800 	.word	0x40002800
 8000710:	000003ff 	.word	0x000003ff

08000714 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000718:	4b18      	ldr	r3, [pc, #96]	; (800077c <MX_SPI1_Init+0x68>)
 800071a:	4a19      	ldr	r2, [pc, #100]	; (8000780 <MX_SPI1_Init+0x6c>)
 800071c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800071e:	4b17      	ldr	r3, [pc, #92]	; (800077c <MX_SPI1_Init+0x68>)
 8000720:	2282      	movs	r2, #130	; 0x82
 8000722:	0052      	lsls	r2, r2, #1
 8000724:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000726:	4b15      	ldr	r3, [pc, #84]	; (800077c <MX_SPI1_Init+0x68>)
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800072c:	4b13      	ldr	r3, [pc, #76]	; (800077c <MX_SPI1_Init+0x68>)
 800072e:	2200      	movs	r2, #0
 8000730:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000732:	4b12      	ldr	r3, [pc, #72]	; (800077c <MX_SPI1_Init+0x68>)
 8000734:	2200      	movs	r2, #0
 8000736:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000738:	4b10      	ldr	r3, [pc, #64]	; (800077c <MX_SPI1_Init+0x68>)
 800073a:	2200      	movs	r2, #0
 800073c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800073e:	4b0f      	ldr	r3, [pc, #60]	; (800077c <MX_SPI1_Init+0x68>)
 8000740:	2280      	movs	r2, #128	; 0x80
 8000742:	0092      	lsls	r2, r2, #2
 8000744:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000746:	4b0d      	ldr	r3, [pc, #52]	; (800077c <MX_SPI1_Init+0x68>)
 8000748:	2220      	movs	r2, #32
 800074a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800074c:	4b0b      	ldr	r3, [pc, #44]	; (800077c <MX_SPI1_Init+0x68>)
 800074e:	2200      	movs	r2, #0
 8000750:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000752:	4b0a      	ldr	r3, [pc, #40]	; (800077c <MX_SPI1_Init+0x68>)
 8000754:	2200      	movs	r2, #0
 8000756:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000758:	4b08      	ldr	r3, [pc, #32]	; (800077c <MX_SPI1_Init+0x68>)
 800075a:	2200      	movs	r2, #0
 800075c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800075e:	4b07      	ldr	r3, [pc, #28]	; (800077c <MX_SPI1_Init+0x68>)
 8000760:	2207      	movs	r2, #7
 8000762:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000764:	4b05      	ldr	r3, [pc, #20]	; (800077c <MX_SPI1_Init+0x68>)
 8000766:	0018      	movs	r0, r3
 8000768:	f002 f9c0 	bl	8002aec <HAL_SPI_Init>
 800076c:	1e03      	subs	r3, r0, #0
 800076e:	d001      	beq.n	8000774 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000770:	f000 f900 	bl	8000974 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000774:	46c0      	nop			; (mov r8, r8)
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	46c0      	nop			; (mov r8, r8)
 800077c:	2000004c 	.word	0x2000004c
 8000780:	40013000 	.word	0x40013000

08000784 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000788:	4b14      	ldr	r3, [pc, #80]	; (80007dc <MX_USART2_UART_Init+0x58>)
 800078a:	4a15      	ldr	r2, [pc, #84]	; (80007e0 <MX_USART2_UART_Init+0x5c>)
 800078c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800078e:	4b13      	ldr	r3, [pc, #76]	; (80007dc <MX_USART2_UART_Init+0x58>)
 8000790:	22e1      	movs	r2, #225	; 0xe1
 8000792:	0252      	lsls	r2, r2, #9
 8000794:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000796:	4b11      	ldr	r3, [pc, #68]	; (80007dc <MX_USART2_UART_Init+0x58>)
 8000798:	2200      	movs	r2, #0
 800079a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800079c:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <MX_USART2_UART_Init+0x58>)
 800079e:	2200      	movs	r2, #0
 80007a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007a2:	4b0e      	ldr	r3, [pc, #56]	; (80007dc <MX_USART2_UART_Init+0x58>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007a8:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <MX_USART2_UART_Init+0x58>)
 80007aa:	220c      	movs	r2, #12
 80007ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ae:	4b0b      	ldr	r3, [pc, #44]	; (80007dc <MX_USART2_UART_Init+0x58>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007b4:	4b09      	ldr	r3, [pc, #36]	; (80007dc <MX_USART2_UART_Init+0x58>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ba:	4b08      	ldr	r3, [pc, #32]	; (80007dc <MX_USART2_UART_Init+0x58>)
 80007bc:	2200      	movs	r2, #0
 80007be:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <MX_USART2_UART_Init+0x58>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007c6:	4b05      	ldr	r3, [pc, #20]	; (80007dc <MX_USART2_UART_Init+0x58>)
 80007c8:	0018      	movs	r0, r3
 80007ca:	f002 fa23 	bl	8002c14 <HAL_UART_Init>
 80007ce:	1e03      	subs	r3, r0, #0
 80007d0:	d001      	beq.n	80007d6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007d2:	f000 f8cf 	bl	8000974 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	200000a4 	.word	0x200000a4
 80007e0:	40004400 	.word	0x40004400

080007e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e4:	b590      	push	{r4, r7, lr}
 80007e6:	b08b      	sub	sp, #44	; 0x2c
 80007e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ea:	2414      	movs	r4, #20
 80007ec:	193b      	adds	r3, r7, r4
 80007ee:	0018      	movs	r0, r3
 80007f0:	2314      	movs	r3, #20
 80007f2:	001a      	movs	r2, r3
 80007f4:	2100      	movs	r1, #0
 80007f6:	f003 fa87 	bl	8003d08 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fa:	4b5a      	ldr	r3, [pc, #360]	; (8000964 <MX_GPIO_Init+0x180>)
 80007fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007fe:	4b59      	ldr	r3, [pc, #356]	; (8000964 <MX_GPIO_Init+0x180>)
 8000800:	2101      	movs	r1, #1
 8000802:	430a      	orrs	r2, r1
 8000804:	62da      	str	r2, [r3, #44]	; 0x2c
 8000806:	4b57      	ldr	r3, [pc, #348]	; (8000964 <MX_GPIO_Init+0x180>)
 8000808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800080a:	2201      	movs	r2, #1
 800080c:	4013      	ands	r3, r2
 800080e:	613b      	str	r3, [r7, #16]
 8000810:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000812:	4b54      	ldr	r3, [pc, #336]	; (8000964 <MX_GPIO_Init+0x180>)
 8000814:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000816:	4b53      	ldr	r3, [pc, #332]	; (8000964 <MX_GPIO_Init+0x180>)
 8000818:	2102      	movs	r1, #2
 800081a:	430a      	orrs	r2, r1
 800081c:	62da      	str	r2, [r3, #44]	; 0x2c
 800081e:	4b51      	ldr	r3, [pc, #324]	; (8000964 <MX_GPIO_Init+0x180>)
 8000820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000822:	2202      	movs	r2, #2
 8000824:	4013      	ands	r3, r2
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082a:	4b4e      	ldr	r3, [pc, #312]	; (8000964 <MX_GPIO_Init+0x180>)
 800082c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800082e:	4b4d      	ldr	r3, [pc, #308]	; (8000964 <MX_GPIO_Init+0x180>)
 8000830:	2104      	movs	r1, #4
 8000832:	430a      	orrs	r2, r1
 8000834:	62da      	str	r2, [r3, #44]	; 0x2c
 8000836:	4b4b      	ldr	r3, [pc, #300]	; (8000964 <MX_GPIO_Init+0x180>)
 8000838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800083a:	2204      	movs	r2, #4
 800083c:	4013      	ands	r3, r2
 800083e:	60bb      	str	r3, [r7, #8]
 8000840:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000842:	4b48      	ldr	r3, [pc, #288]	; (8000964 <MX_GPIO_Init+0x180>)
 8000844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000846:	4b47      	ldr	r3, [pc, #284]	; (8000964 <MX_GPIO_Init+0x180>)
 8000848:	2180      	movs	r1, #128	; 0x80
 800084a:	430a      	orrs	r2, r1
 800084c:	62da      	str	r2, [r3, #44]	; 0x2c
 800084e:	4b45      	ldr	r3, [pc, #276]	; (8000964 <MX_GPIO_Init+0x180>)
 8000850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000852:	2280      	movs	r2, #128	; 0x80
 8000854:	4013      	ands	r3, r2
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 800085a:	4943      	ldr	r1, [pc, #268]	; (8000968 <MX_GPIO_Init+0x184>)
 800085c:	23a0      	movs	r3, #160	; 0xa0
 800085e:	05db      	lsls	r3, r3, #23
 8000860:	2200      	movs	r2, #0
 8000862:	0018      	movs	r0, r3
 8000864:	f000 fd62 	bl	800132c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED_GPIO_Port, PIN_LED_Pin, GPIO_PIN_RESET);
 8000868:	4b40      	ldr	r3, [pc, #256]	; (800096c <MX_GPIO_Init+0x188>)
 800086a:	2200      	movs	r2, #0
 800086c:	2180      	movs	r1, #128	; 0x80
 800086e:	0018      	movs	r0, r3
 8000870:	f000 fd5c 	bl	800132c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 8000874:	4b3e      	ldr	r3, [pc, #248]	; (8000970 <MX_GPIO_Init+0x18c>)
 8000876:	2200      	movs	r2, #0
 8000878:	2107      	movs	r1, #7
 800087a:	0018      	movs	r0, r3
 800087c:	f000 fd56 	bl	800132c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 8000880:	193b      	adds	r3, r7, r4
 8000882:	4a39      	ldr	r2, [pc, #228]	; (8000968 <MX_GPIO_Init+0x184>)
 8000884:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000886:	193b      	adds	r3, r7, r4
 8000888:	2201      	movs	r2, #1
 800088a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	193b      	adds	r3, r7, r4
 800088e:	2200      	movs	r2, #0
 8000890:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000892:	193b      	adds	r3, r7, r4
 8000894:	2202      	movs	r2, #2
 8000896:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000898:	193a      	adds	r2, r7, r4
 800089a:	23a0      	movs	r3, #160	; 0xa0
 800089c:	05db      	lsls	r3, r3, #23
 800089e:	0011      	movs	r1, r2
 80008a0:	0018      	movs	r0, r3
 80008a2:	f000 fbc5 	bl	8001030 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 80008a6:	0021      	movs	r1, r4
 80008a8:	187b      	adds	r3, r7, r1
 80008aa:	2213      	movs	r2, #19
 80008ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008ae:	187b      	adds	r3, r7, r1
 80008b0:	2288      	movs	r2, #136	; 0x88
 80008b2:	0352      	lsls	r2, r2, #13
 80008b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	187b      	adds	r3, r7, r1
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008bc:	000c      	movs	r4, r1
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	4a2a      	ldr	r2, [pc, #168]	; (800096c <MX_GPIO_Init+0x188>)
 80008c2:	0019      	movs	r1, r3
 80008c4:	0010      	movs	r0, r2
 80008c6:	f000 fbb3 	bl	8001030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 80008ca:	0021      	movs	r1, r4
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	2280      	movs	r2, #128	; 0x80
 80008d0:	0192      	lsls	r2, r2, #6
 80008d2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008d4:	187b      	adds	r3, r7, r1
 80008d6:	2288      	movs	r2, #136	; 0x88
 80008d8:	0352      	lsls	r2, r2, #13
 80008da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	000c      	movs	r4, r1
 80008de:	193b      	adds	r3, r7, r4
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 80008e4:	193b      	adds	r3, r7, r4
 80008e6:	4a22      	ldr	r2, [pc, #136]	; (8000970 <MX_GPIO_Init+0x18c>)
 80008e8:	0019      	movs	r1, r3
 80008ea:	0010      	movs	r0, r2
 80008ec:	f000 fba0 	bl	8001030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED_Pin */
  GPIO_InitStruct.Pin = PIN_LED_Pin;
 80008f0:	193b      	adds	r3, r7, r4
 80008f2:	2280      	movs	r2, #128	; 0x80
 80008f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f6:	193b      	adds	r3, r7, r4
 80008f8:	2201      	movs	r2, #1
 80008fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fc:	193b      	adds	r3, r7, r4
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000902:	193b      	adds	r3, r7, r4
 8000904:	2200      	movs	r2, #0
 8000906:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(PIN_LED_GPIO_Port, &GPIO_InitStruct);
 8000908:	193b      	adds	r3, r7, r4
 800090a:	4a18      	ldr	r2, [pc, #96]	; (800096c <MX_GPIO_Init+0x188>)
 800090c:	0019      	movs	r1, r3
 800090e:	0010      	movs	r0, r2
 8000910:	f000 fb8e 	bl	8001030 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 8000914:	0021      	movs	r1, r4
 8000916:	187b      	adds	r3, r7, r1
 8000918:	2207      	movs	r2, #7
 800091a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091c:	187b      	adds	r3, r7, r1
 800091e:	2201      	movs	r2, #1
 8000920:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000922:	187b      	adds	r3, r7, r1
 8000924:	2200      	movs	r2, #0
 8000926:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000928:	187b      	adds	r3, r7, r1
 800092a:	2202      	movs	r2, #2
 800092c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800092e:	187b      	adds	r3, r7, r1
 8000930:	4a0f      	ldr	r2, [pc, #60]	; (8000970 <MX_GPIO_Init+0x18c>)
 8000932:	0019      	movs	r1, r3
 8000934:	0010      	movs	r0, r2
 8000936:	f000 fb7b 	bl	8001030 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800093a:	2200      	movs	r2, #0
 800093c:	2100      	movs	r1, #0
 800093e:	2005      	movs	r0, #5
 8000940:	f000 fabc 	bl	8000ebc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000944:	2005      	movs	r0, #5
 8000946:	f000 face 	bl	8000ee6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800094a:	2200      	movs	r2, #0
 800094c:	2100      	movs	r1, #0
 800094e:	2007      	movs	r0, #7
 8000950:	f000 fab4 	bl	8000ebc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000954:	2007      	movs	r0, #7
 8000956:	f000 fac6 	bl	8000ee6 <HAL_NVIC_EnableIRQ>

}
 800095a:	46c0      	nop			; (mov r8, r8)
 800095c:	46bd      	mov	sp, r7
 800095e:	b00b      	add	sp, #44	; 0x2c
 8000960:	bd90      	pop	{r4, r7, pc}
 8000962:	46c0      	nop			; (mov r8, r8)
 8000964:	40021000 	.word	0x40021000
 8000968:	00009002 	.word	0x00009002
 800096c:	50000400 	.word	0x50000400
 8000970:	50000800 	.word	0x50000800

08000974 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000978:	b672      	cpsid	i
}
 800097a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800097c:	e7fe      	b.n	800097c <Error_Handler+0x8>
	...

08000980 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000984:	4b07      	ldr	r3, [pc, #28]	; (80009a4 <HAL_MspInit+0x24>)
 8000986:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000988:	4b06      	ldr	r3, [pc, #24]	; (80009a4 <HAL_MspInit+0x24>)
 800098a:	2101      	movs	r1, #1
 800098c:	430a      	orrs	r2, r1
 800098e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000990:	4b04      	ldr	r3, [pc, #16]	; (80009a4 <HAL_MspInit+0x24>)
 8000992:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000994:	4b03      	ldr	r3, [pc, #12]	; (80009a4 <HAL_MspInit+0x24>)
 8000996:	2180      	movs	r1, #128	; 0x80
 8000998:	0549      	lsls	r1, r1, #21
 800099a:	430a      	orrs	r2, r1
 800099c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800099e:	46c0      	nop			; (mov r8, r8)
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	40021000 	.word	0x40021000

080009a8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a0a      	ldr	r2, [pc, #40]	; (80009e0 <HAL_RTC_MspInit+0x38>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d10e      	bne.n	80009d8 <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80009ba:	4b0a      	ldr	r3, [pc, #40]	; (80009e4 <HAL_RTC_MspInit+0x3c>)
 80009bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80009be:	4b09      	ldr	r3, [pc, #36]	; (80009e4 <HAL_RTC_MspInit+0x3c>)
 80009c0:	2180      	movs	r1, #128	; 0x80
 80009c2:	02c9      	lsls	r1, r1, #11
 80009c4:	430a      	orrs	r2, r1
 80009c6:	651a      	str	r2, [r3, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80009c8:	2200      	movs	r2, #0
 80009ca:	2100      	movs	r1, #0
 80009cc:	2002      	movs	r0, #2
 80009ce:	f000 fa75 	bl	8000ebc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 80009d2:	2002      	movs	r0, #2
 80009d4:	f000 fa87 	bl	8000ee6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80009d8:	46c0      	nop			; (mov r8, r8)
 80009da:	46bd      	mov	sp, r7
 80009dc:	b002      	add	sp, #8
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40002800 	.word	0x40002800
 80009e4:	40021000 	.word	0x40021000

080009e8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80009e8:	b590      	push	{r4, r7, lr}
 80009ea:	b08b      	sub	sp, #44	; 0x2c
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f0:	2414      	movs	r4, #20
 80009f2:	193b      	adds	r3, r7, r4
 80009f4:	0018      	movs	r0, r3
 80009f6:	2314      	movs	r3, #20
 80009f8:	001a      	movs	r2, r3
 80009fa:	2100      	movs	r1, #0
 80009fc:	f003 f984 	bl	8003d08 <memset>
  if(hspi->Instance==SPI1)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a28      	ldr	r2, [pc, #160]	; (8000aa8 <HAL_SPI_MspInit+0xc0>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d14a      	bne.n	8000aa0 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a0a:	4b28      	ldr	r3, [pc, #160]	; (8000aac <HAL_SPI_MspInit+0xc4>)
 8000a0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a0e:	4b27      	ldr	r3, [pc, #156]	; (8000aac <HAL_SPI_MspInit+0xc4>)
 8000a10:	2180      	movs	r1, #128	; 0x80
 8000a12:	0149      	lsls	r1, r1, #5
 8000a14:	430a      	orrs	r2, r1
 8000a16:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a18:	4b24      	ldr	r3, [pc, #144]	; (8000aac <HAL_SPI_MspInit+0xc4>)
 8000a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a1c:	4b23      	ldr	r3, [pc, #140]	; (8000aac <HAL_SPI_MspInit+0xc4>)
 8000a1e:	2102      	movs	r1, #2
 8000a20:	430a      	orrs	r2, r1
 8000a22:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a24:	4b21      	ldr	r3, [pc, #132]	; (8000aac <HAL_SPI_MspInit+0xc4>)
 8000a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a28:	2202      	movs	r2, #2
 8000a2a:	4013      	ands	r3, r2
 8000a2c:	613b      	str	r3, [r7, #16]
 8000a2e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a30:	4b1e      	ldr	r3, [pc, #120]	; (8000aac <HAL_SPI_MspInit+0xc4>)
 8000a32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a34:	4b1d      	ldr	r3, [pc, #116]	; (8000aac <HAL_SPI_MspInit+0xc4>)
 8000a36:	2101      	movs	r1, #1
 8000a38:	430a      	orrs	r2, r1
 8000a3a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a3c:	4b1b      	ldr	r3, [pc, #108]	; (8000aac <HAL_SPI_MspInit+0xc4>)
 8000a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a40:	2201      	movs	r2, #1
 8000a42:	4013      	ands	r3, r2
 8000a44:	60fb      	str	r3, [r7, #12]
 8000a46:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 8000a48:	193b      	adds	r3, r7, r4
 8000a4a:	2208      	movs	r2, #8
 8000a4c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4e:	193b      	adds	r3, r7, r4
 8000a50:	2202      	movs	r2, #2
 8000a52:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a54:	193b      	adds	r3, r7, r4
 8000a56:	2200      	movs	r2, #0
 8000a58:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a5a:	193b      	adds	r3, r7, r4
 8000a5c:	2203      	movs	r2, #3
 8000a5e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000a60:	193b      	adds	r3, r7, r4
 8000a62:	2200      	movs	r2, #0
 8000a64:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8000a66:	193b      	adds	r3, r7, r4
 8000a68:	4a11      	ldr	r2, [pc, #68]	; (8000ab0 <HAL_SPI_MspInit+0xc8>)
 8000a6a:	0019      	movs	r1, r3
 8000a6c:	0010      	movs	r0, r2
 8000a6e:	f000 fadf 	bl	8001030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 8000a72:	0021      	movs	r1, r4
 8000a74:	187b      	adds	r3, r7, r1
 8000a76:	22c0      	movs	r2, #192	; 0xc0
 8000a78:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	2202      	movs	r2, #2
 8000a7e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a80:	187b      	adds	r3, r7, r1
 8000a82:	2200      	movs	r2, #0
 8000a84:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a86:	187b      	adds	r3, r7, r1
 8000a88:	2203      	movs	r2, #3
 8000a8a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000a8c:	187b      	adds	r3, r7, r1
 8000a8e:	2200      	movs	r2, #0
 8000a90:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a92:	187a      	adds	r2, r7, r1
 8000a94:	23a0      	movs	r3, #160	; 0xa0
 8000a96:	05db      	lsls	r3, r3, #23
 8000a98:	0011      	movs	r1, r2
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f000 fac8 	bl	8001030 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000aa0:	46c0      	nop			; (mov r8, r8)
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	b00b      	add	sp, #44	; 0x2c
 8000aa6:	bd90      	pop	{r4, r7, pc}
 8000aa8:	40013000 	.word	0x40013000
 8000aac:	40021000 	.word	0x40021000
 8000ab0:	50000400 	.word	0x50000400

08000ab4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ab4:	b590      	push	{r4, r7, lr}
 8000ab6:	b089      	sub	sp, #36	; 0x24
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abc:	240c      	movs	r4, #12
 8000abe:	193b      	adds	r3, r7, r4
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	2314      	movs	r3, #20
 8000ac4:	001a      	movs	r2, r3
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	f003 f91e 	bl	8003d08 <memset>
  if(huart->Instance==USART2)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a1c      	ldr	r2, [pc, #112]	; (8000b44 <HAL_UART_MspInit+0x90>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d131      	bne.n	8000b3a <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ad6:	4b1c      	ldr	r3, [pc, #112]	; (8000b48 <HAL_UART_MspInit+0x94>)
 8000ad8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000ada:	4b1b      	ldr	r3, [pc, #108]	; (8000b48 <HAL_UART_MspInit+0x94>)
 8000adc:	2180      	movs	r1, #128	; 0x80
 8000ade:	0289      	lsls	r1, r1, #10
 8000ae0:	430a      	orrs	r2, r1
 8000ae2:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae4:	4b18      	ldr	r3, [pc, #96]	; (8000b48 <HAL_UART_MspInit+0x94>)
 8000ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ae8:	4b17      	ldr	r3, [pc, #92]	; (8000b48 <HAL_UART_MspInit+0x94>)
 8000aea:	2101      	movs	r1, #1
 8000aec:	430a      	orrs	r2, r1
 8000aee:	62da      	str	r2, [r3, #44]	; 0x2c
 8000af0:	4b15      	ldr	r3, [pc, #84]	; (8000b48 <HAL_UART_MspInit+0x94>)
 8000af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000af4:	2201      	movs	r2, #1
 8000af6:	4013      	ands	r3, r2
 8000af8:	60bb      	str	r3, [r7, #8]
 8000afa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000afc:	0021      	movs	r1, r4
 8000afe:	187b      	adds	r3, r7, r1
 8000b00:	220c      	movs	r2, #12
 8000b02:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b04:	187b      	adds	r3, r7, r1
 8000b06:	2202      	movs	r2, #2
 8000b08:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0a:	187b      	adds	r3, r7, r1
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b10:	187b      	adds	r3, r7, r1
 8000b12:	2203      	movs	r2, #3
 8000b14:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000b16:	187b      	adds	r3, r7, r1
 8000b18:	2204      	movs	r2, #4
 8000b1a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b1c:	187a      	adds	r2, r7, r1
 8000b1e:	23a0      	movs	r3, #160	; 0xa0
 8000b20:	05db      	lsls	r3, r3, #23
 8000b22:	0011      	movs	r1, r2
 8000b24:	0018      	movs	r0, r3
 8000b26:	f000 fa83 	bl	8001030 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	201c      	movs	r0, #28
 8000b30:	f000 f9c4 	bl	8000ebc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b34:	201c      	movs	r0, #28
 8000b36:	f000 f9d6 	bl	8000ee6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b3a:	46c0      	nop			; (mov r8, r8)
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	b009      	add	sp, #36	; 0x24
 8000b40:	bd90      	pop	{r4, r7, pc}
 8000b42:	46c0      	nop			; (mov r8, r8)
 8000b44:	40004400 	.word	0x40004400
 8000b48:	40021000 	.word	0x40021000

08000b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b50:	e7fe      	b.n	8000b50 <NMI_Handler+0x4>

08000b52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b56:	e7fe      	b.n	8000b56 <HardFault_Handler+0x4>

08000b58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b5c:	46c0      	nop			; (mov r8, r8)
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b62:	b580      	push	{r7, lr}
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b66:	46c0      	nop			; (mov r8, r8)
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b70:	f000 f8b8 	bl	8000ce4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b74:	46c0      	nop			; (mov r8, r8)
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
	...

08000b7c <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000b80:	4b03      	ldr	r3, [pc, #12]	; (8000b90 <RTC_IRQHandler+0x14>)
 8000b82:	0018      	movs	r0, r3
 8000b84:	f001 feda 	bl	800293c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000b88:	46c0      	nop			; (mov r8, r8)
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	20000028 	.word	0x20000028

08000b94 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_RESERVED_Pin);
 8000b98:	2001      	movs	r0, #1
 8000b9a:	f000 fbff 	bl	800139c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PB1_RESERVED_Pin);
 8000b9e:	2002      	movs	r0, #2
 8000ba0:	f000 fbfc 	bl	800139c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000ba4:	46c0      	nop			; (mov r8, r8)
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}

08000baa <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000baa:	b580      	push	{r7, lr}
 8000bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB4_RESERVED_Pin);
 8000bae:	2010      	movs	r0, #16
 8000bb0:	f000 fbf4 	bl	800139c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PC13_RESERVED_Pin);
 8000bb4:	2380      	movs	r3, #128	; 0x80
 8000bb6:	019b      	lsls	r3, r3, #6
 8000bb8:	0018      	movs	r0, r3
 8000bba:	f000 fbef 	bl	800139c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000bc8:	4b03      	ldr	r3, [pc, #12]	; (8000bd8 <USART2_IRQHandler+0x14>)
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f002 f876 	bl	8002cbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000bd0:	46c0      	nop			; (mov r8, r8)
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	46c0      	nop			; (mov r8, r8)
 8000bd8:	200000a4 	.word	0x200000a4

08000bdc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000be0:	46c0      	nop			; (mov r8, r8)
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
	...

08000be8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000be8:	480d      	ldr	r0, [pc, #52]	; (8000c20 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000bea:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bec:	480d      	ldr	r0, [pc, #52]	; (8000c24 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bee:	490e      	ldr	r1, [pc, #56]	; (8000c28 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bf0:	4a0e      	ldr	r2, [pc, #56]	; (8000c2c <LoopForever+0xe>)
  movs r3, #0
 8000bf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bf4:	e002      	b.n	8000bfc <LoopCopyDataInit>

08000bf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bfa:	3304      	adds	r3, #4

08000bfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c00:	d3f9      	bcc.n	8000bf6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c02:	4a0b      	ldr	r2, [pc, #44]	; (8000c30 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c04:	4c0b      	ldr	r4, [pc, #44]	; (8000c34 <LoopForever+0x16>)
  movs r3, #0
 8000c06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c08:	e001      	b.n	8000c0e <LoopFillZerobss>

08000c0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c0c:	3204      	adds	r2, #4

08000c0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c10:	d3fb      	bcc.n	8000c0a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000c12:	f7ff ffe3 	bl	8000bdc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c16:	f003 f853 	bl	8003cc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c1a:	f7ff fc45 	bl	80004a8 <main>

08000c1e <LoopForever>:

LoopForever:
    b LoopForever
 8000c1e:	e7fe      	b.n	8000c1e <LoopForever>
   ldr   r0, =_estack
 8000c20:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000c24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c28:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c2c:	08003dac 	.word	0x08003dac
  ldr r2, =_sbss
 8000c30:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000c34:	2000012c 	.word	0x2000012c

08000c38 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c38:	e7fe      	b.n	8000c38 <ADC1_COMP_IRQHandler>
	...

08000c3c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c42:	1dfb      	adds	r3, r7, #7
 8000c44:	2200      	movs	r2, #0
 8000c46:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000c48:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <HAL_Init+0x3c>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	4b0a      	ldr	r3, [pc, #40]	; (8000c78 <HAL_Init+0x3c>)
 8000c4e:	2140      	movs	r1, #64	; 0x40
 8000c50:	430a      	orrs	r2, r1
 8000c52:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c54:	2000      	movs	r0, #0
 8000c56:	f000 f811 	bl	8000c7c <HAL_InitTick>
 8000c5a:	1e03      	subs	r3, r0, #0
 8000c5c:	d003      	beq.n	8000c66 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000c5e:	1dfb      	adds	r3, r7, #7
 8000c60:	2201      	movs	r2, #1
 8000c62:	701a      	strb	r2, [r3, #0]
 8000c64:	e001      	b.n	8000c6a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c66:	f7ff fe8b 	bl	8000980 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c6a:	1dfb      	adds	r3, r7, #7
 8000c6c:	781b      	ldrb	r3, [r3, #0]
}
 8000c6e:	0018      	movs	r0, r3
 8000c70:	46bd      	mov	sp, r7
 8000c72:	b002      	add	sp, #8
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	46c0      	nop			; (mov r8, r8)
 8000c78:	40022000 	.word	0x40022000

08000c7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c7c:	b590      	push	{r4, r7, lr}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c84:	4b14      	ldr	r3, [pc, #80]	; (8000cd8 <HAL_InitTick+0x5c>)
 8000c86:	681c      	ldr	r4, [r3, #0]
 8000c88:	4b14      	ldr	r3, [pc, #80]	; (8000cdc <HAL_InitTick+0x60>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	0019      	movs	r1, r3
 8000c8e:	23fa      	movs	r3, #250	; 0xfa
 8000c90:	0098      	lsls	r0, r3, #2
 8000c92:	f7ff fa39 	bl	8000108 <__udivsi3>
 8000c96:	0003      	movs	r3, r0
 8000c98:	0019      	movs	r1, r3
 8000c9a:	0020      	movs	r0, r4
 8000c9c:	f7ff fa34 	bl	8000108 <__udivsi3>
 8000ca0:	0003      	movs	r3, r0
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	f000 f92f 	bl	8000f06 <HAL_SYSTICK_Config>
 8000ca8:	1e03      	subs	r3, r0, #0
 8000caa:	d001      	beq.n	8000cb0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000cac:	2301      	movs	r3, #1
 8000cae:	e00f      	b.n	8000cd0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2b03      	cmp	r3, #3
 8000cb4:	d80b      	bhi.n	8000cce <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cb6:	6879      	ldr	r1, [r7, #4]
 8000cb8:	2301      	movs	r3, #1
 8000cba:	425b      	negs	r3, r3
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f000 f8fc 	bl	8000ebc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cc4:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <HAL_InitTick+0x64>)
 8000cc6:	687a      	ldr	r2, [r7, #4]
 8000cc8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	e000      	b.n	8000cd0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
}
 8000cd0:	0018      	movs	r0, r3
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	b003      	add	sp, #12
 8000cd6:	bd90      	pop	{r4, r7, pc}
 8000cd8:	20000000 	.word	0x20000000
 8000cdc:	20000008 	.word	0x20000008
 8000ce0:	20000004 	.word	0x20000004

08000ce4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ce8:	4b05      	ldr	r3, [pc, #20]	; (8000d00 <HAL_IncTick+0x1c>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	001a      	movs	r2, r3
 8000cee:	4b05      	ldr	r3, [pc, #20]	; (8000d04 <HAL_IncTick+0x20>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	18d2      	adds	r2, r2, r3
 8000cf4:	4b03      	ldr	r3, [pc, #12]	; (8000d04 <HAL_IncTick+0x20>)
 8000cf6:	601a      	str	r2, [r3, #0]
}
 8000cf8:	46c0      	nop			; (mov r8, r8)
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	46c0      	nop			; (mov r8, r8)
 8000d00:	20000008 	.word	0x20000008
 8000d04:	20000128 	.word	0x20000128

08000d08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d0c:	4b02      	ldr	r3, [pc, #8]	; (8000d18 <HAL_GetTick+0x10>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
}
 8000d10:	0018      	movs	r0, r3
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	46c0      	nop			; (mov r8, r8)
 8000d18:	20000128 	.word	0x20000128

08000d1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d24:	f7ff fff0 	bl	8000d08 <HAL_GetTick>
 8000d28:	0003      	movs	r3, r0
 8000d2a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	3301      	adds	r3, #1
 8000d34:	d005      	beq.n	8000d42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d36:	4b0a      	ldr	r3, [pc, #40]	; (8000d60 <HAL_Delay+0x44>)
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	001a      	movs	r2, r3
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	189b      	adds	r3, r3, r2
 8000d40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	f7ff ffe0 	bl	8000d08 <HAL_GetTick>
 8000d48:	0002      	movs	r2, r0
 8000d4a:	68bb      	ldr	r3, [r7, #8]
 8000d4c:	1ad3      	subs	r3, r2, r3
 8000d4e:	68fa      	ldr	r2, [r7, #12]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d8f7      	bhi.n	8000d44 <HAL_Delay+0x28>
  {
  }
}
 8000d54:	46c0      	nop			; (mov r8, r8)
 8000d56:	46c0      	nop			; (mov r8, r8)
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	b004      	add	sp, #16
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	46c0      	nop			; (mov r8, r8)
 8000d60:	20000008 	.word	0x20000008

08000d64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	0002      	movs	r2, r0
 8000d6c:	1dfb      	adds	r3, r7, #7
 8000d6e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d70:	1dfb      	adds	r3, r7, #7
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b7f      	cmp	r3, #127	; 0x7f
 8000d76:	d809      	bhi.n	8000d8c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d78:	1dfb      	adds	r3, r7, #7
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	001a      	movs	r2, r3
 8000d7e:	231f      	movs	r3, #31
 8000d80:	401a      	ands	r2, r3
 8000d82:	4b04      	ldr	r3, [pc, #16]	; (8000d94 <__NVIC_EnableIRQ+0x30>)
 8000d84:	2101      	movs	r1, #1
 8000d86:	4091      	lsls	r1, r2
 8000d88:	000a      	movs	r2, r1
 8000d8a:	601a      	str	r2, [r3, #0]
  }
}
 8000d8c:	46c0      	nop			; (mov r8, r8)
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	b002      	add	sp, #8
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	e000e100 	.word	0xe000e100

08000d98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d98:	b590      	push	{r4, r7, lr}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	0002      	movs	r2, r0
 8000da0:	6039      	str	r1, [r7, #0]
 8000da2:	1dfb      	adds	r3, r7, #7
 8000da4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000da6:	1dfb      	adds	r3, r7, #7
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	2b7f      	cmp	r3, #127	; 0x7f
 8000dac:	d828      	bhi.n	8000e00 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dae:	4a2f      	ldr	r2, [pc, #188]	; (8000e6c <__NVIC_SetPriority+0xd4>)
 8000db0:	1dfb      	adds	r3, r7, #7
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	b25b      	sxtb	r3, r3
 8000db6:	089b      	lsrs	r3, r3, #2
 8000db8:	33c0      	adds	r3, #192	; 0xc0
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	589b      	ldr	r3, [r3, r2]
 8000dbe:	1dfa      	adds	r2, r7, #7
 8000dc0:	7812      	ldrb	r2, [r2, #0]
 8000dc2:	0011      	movs	r1, r2
 8000dc4:	2203      	movs	r2, #3
 8000dc6:	400a      	ands	r2, r1
 8000dc8:	00d2      	lsls	r2, r2, #3
 8000dca:	21ff      	movs	r1, #255	; 0xff
 8000dcc:	4091      	lsls	r1, r2
 8000dce:	000a      	movs	r2, r1
 8000dd0:	43d2      	mvns	r2, r2
 8000dd2:	401a      	ands	r2, r3
 8000dd4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	019b      	lsls	r3, r3, #6
 8000dda:	22ff      	movs	r2, #255	; 0xff
 8000ddc:	401a      	ands	r2, r3
 8000dde:	1dfb      	adds	r3, r7, #7
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	0018      	movs	r0, r3
 8000de4:	2303      	movs	r3, #3
 8000de6:	4003      	ands	r3, r0
 8000de8:	00db      	lsls	r3, r3, #3
 8000dea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dec:	481f      	ldr	r0, [pc, #124]	; (8000e6c <__NVIC_SetPriority+0xd4>)
 8000dee:	1dfb      	adds	r3, r7, #7
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	b25b      	sxtb	r3, r3
 8000df4:	089b      	lsrs	r3, r3, #2
 8000df6:	430a      	orrs	r2, r1
 8000df8:	33c0      	adds	r3, #192	; 0xc0
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000dfe:	e031      	b.n	8000e64 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e00:	4a1b      	ldr	r2, [pc, #108]	; (8000e70 <__NVIC_SetPriority+0xd8>)
 8000e02:	1dfb      	adds	r3, r7, #7
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	0019      	movs	r1, r3
 8000e08:	230f      	movs	r3, #15
 8000e0a:	400b      	ands	r3, r1
 8000e0c:	3b08      	subs	r3, #8
 8000e0e:	089b      	lsrs	r3, r3, #2
 8000e10:	3306      	adds	r3, #6
 8000e12:	009b      	lsls	r3, r3, #2
 8000e14:	18d3      	adds	r3, r2, r3
 8000e16:	3304      	adds	r3, #4
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	1dfa      	adds	r2, r7, #7
 8000e1c:	7812      	ldrb	r2, [r2, #0]
 8000e1e:	0011      	movs	r1, r2
 8000e20:	2203      	movs	r2, #3
 8000e22:	400a      	ands	r2, r1
 8000e24:	00d2      	lsls	r2, r2, #3
 8000e26:	21ff      	movs	r1, #255	; 0xff
 8000e28:	4091      	lsls	r1, r2
 8000e2a:	000a      	movs	r2, r1
 8000e2c:	43d2      	mvns	r2, r2
 8000e2e:	401a      	ands	r2, r3
 8000e30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	019b      	lsls	r3, r3, #6
 8000e36:	22ff      	movs	r2, #255	; 0xff
 8000e38:	401a      	ands	r2, r3
 8000e3a:	1dfb      	adds	r3, r7, #7
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	0018      	movs	r0, r3
 8000e40:	2303      	movs	r3, #3
 8000e42:	4003      	ands	r3, r0
 8000e44:	00db      	lsls	r3, r3, #3
 8000e46:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e48:	4809      	ldr	r0, [pc, #36]	; (8000e70 <__NVIC_SetPriority+0xd8>)
 8000e4a:	1dfb      	adds	r3, r7, #7
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	001c      	movs	r4, r3
 8000e50:	230f      	movs	r3, #15
 8000e52:	4023      	ands	r3, r4
 8000e54:	3b08      	subs	r3, #8
 8000e56:	089b      	lsrs	r3, r3, #2
 8000e58:	430a      	orrs	r2, r1
 8000e5a:	3306      	adds	r3, #6
 8000e5c:	009b      	lsls	r3, r3, #2
 8000e5e:	18c3      	adds	r3, r0, r3
 8000e60:	3304      	adds	r3, #4
 8000e62:	601a      	str	r2, [r3, #0]
}
 8000e64:	46c0      	nop			; (mov r8, r8)
 8000e66:	46bd      	mov	sp, r7
 8000e68:	b003      	add	sp, #12
 8000e6a:	bd90      	pop	{r4, r7, pc}
 8000e6c:	e000e100 	.word	0xe000e100
 8000e70:	e000ed00 	.word	0xe000ed00

08000e74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	1e5a      	subs	r2, r3, #1
 8000e80:	2380      	movs	r3, #128	; 0x80
 8000e82:	045b      	lsls	r3, r3, #17
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d301      	bcc.n	8000e8c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e88:	2301      	movs	r3, #1
 8000e8a:	e010      	b.n	8000eae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e8c:	4b0a      	ldr	r3, [pc, #40]	; (8000eb8 <SysTick_Config+0x44>)
 8000e8e:	687a      	ldr	r2, [r7, #4]
 8000e90:	3a01      	subs	r2, #1
 8000e92:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e94:	2301      	movs	r3, #1
 8000e96:	425b      	negs	r3, r3
 8000e98:	2103      	movs	r1, #3
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	f7ff ff7c 	bl	8000d98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ea0:	4b05      	ldr	r3, [pc, #20]	; (8000eb8 <SysTick_Config+0x44>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ea6:	4b04      	ldr	r3, [pc, #16]	; (8000eb8 <SysTick_Config+0x44>)
 8000ea8:	2207      	movs	r2, #7
 8000eaa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000eac:	2300      	movs	r3, #0
}
 8000eae:	0018      	movs	r0, r3
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	b002      	add	sp, #8
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	46c0      	nop			; (mov r8, r8)
 8000eb8:	e000e010 	.word	0xe000e010

08000ebc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	60b9      	str	r1, [r7, #8]
 8000ec4:	607a      	str	r2, [r7, #4]
 8000ec6:	210f      	movs	r1, #15
 8000ec8:	187b      	adds	r3, r7, r1
 8000eca:	1c02      	adds	r2, r0, #0
 8000ecc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000ece:	68ba      	ldr	r2, [r7, #8]
 8000ed0:	187b      	adds	r3, r7, r1
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	b25b      	sxtb	r3, r3
 8000ed6:	0011      	movs	r1, r2
 8000ed8:	0018      	movs	r0, r3
 8000eda:	f7ff ff5d 	bl	8000d98 <__NVIC_SetPriority>
}
 8000ede:	46c0      	nop			; (mov r8, r8)
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	b004      	add	sp, #16
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b082      	sub	sp, #8
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	0002      	movs	r2, r0
 8000eee:	1dfb      	adds	r3, r7, #7
 8000ef0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ef2:	1dfb      	adds	r3, r7, #7
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	b25b      	sxtb	r3, r3
 8000ef8:	0018      	movs	r0, r3
 8000efa:	f7ff ff33 	bl	8000d64 <__NVIC_EnableIRQ>
}
 8000efe:	46c0      	nop			; (mov r8, r8)
 8000f00:	46bd      	mov	sp, r7
 8000f02:	b002      	add	sp, #8
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b082      	sub	sp, #8
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	0018      	movs	r0, r3
 8000f12:	f7ff ffaf 	bl	8000e74 <SysTick_Config>
 8000f16:	0003      	movs	r3, r0
}
 8000f18:	0018      	movs	r0, r3
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	b002      	add	sp, #8
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f28:	230f      	movs	r3, #15
 8000f2a:	18fb      	adds	r3, r7, r3
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2225      	movs	r2, #37	; 0x25
 8000f34:	5c9b      	ldrb	r3, [r3, r2]
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	2b02      	cmp	r3, #2
 8000f3a:	d008      	beq.n	8000f4e <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2204      	movs	r2, #4
 8000f40:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	2224      	movs	r2, #36	; 0x24
 8000f46:	2100      	movs	r1, #0
 8000f48:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e024      	b.n	8000f98 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	210e      	movs	r1, #14
 8000f5a:	438a      	bics	r2, r1
 8000f5c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2101      	movs	r1, #1
 8000f6a:	438a      	bics	r2, r1
 8000f6c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f72:	221c      	movs	r2, #28
 8000f74:	401a      	ands	r2, r3
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7a:	2101      	movs	r1, #1
 8000f7c:	4091      	lsls	r1, r2
 8000f7e:	000a      	movs	r2, r1
 8000f80:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2225      	movs	r2, #37	; 0x25
 8000f86:	2101      	movs	r1, #1
 8000f88:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2224      	movs	r2, #36	; 0x24
 8000f8e:	2100      	movs	r1, #0
 8000f90:	5499      	strb	r1, [r3, r2]

    return status;
 8000f92:	230f      	movs	r3, #15
 8000f94:	18fb      	adds	r3, r7, r3
 8000f96:	781b      	ldrb	r3, [r3, #0]
  }
}
 8000f98:	0018      	movs	r0, r3
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	b004      	add	sp, #16
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fa8:	210f      	movs	r1, #15
 8000faa:	187b      	adds	r3, r7, r1
 8000fac:	2200      	movs	r2, #0
 8000fae:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2225      	movs	r2, #37	; 0x25
 8000fb4:	5c9b      	ldrb	r3, [r3, r2]
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d006      	beq.n	8000fca <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2204      	movs	r2, #4
 8000fc0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000fc2:	187b      	adds	r3, r7, r1
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	701a      	strb	r2, [r3, #0]
 8000fc8:	e02a      	b.n	8001020 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	210e      	movs	r1, #14
 8000fd6:	438a      	bics	r2, r1
 8000fd8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2101      	movs	r1, #1
 8000fe6:	438a      	bics	r2, r1
 8000fe8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fee:	221c      	movs	r2, #28
 8000ff0:	401a      	ands	r2, r3
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff6:	2101      	movs	r1, #1
 8000ff8:	4091      	lsls	r1, r2
 8000ffa:	000a      	movs	r2, r1
 8000ffc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2225      	movs	r2, #37	; 0x25
 8001002:	2101      	movs	r1, #1
 8001004:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2224      	movs	r2, #36	; 0x24
 800100a:	2100      	movs	r1, #0
 800100c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001012:	2b00      	cmp	r3, #0
 8001014:	d004      	beq.n	8001020 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	0010      	movs	r0, r2
 800101e:	4798      	blx	r3
    }
  }
  return status;
 8001020:	230f      	movs	r3, #15
 8001022:	18fb      	adds	r3, r7, r3
 8001024:	781b      	ldrb	r3, [r3, #0]
}
 8001026:	0018      	movs	r0, r3
 8001028:	46bd      	mov	sp, r7
 800102a:	b004      	add	sp, #16
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800103e:	2300      	movs	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001042:	2300      	movs	r3, #0
 8001044:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001046:	e155      	b.n	80012f4 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2101      	movs	r1, #1
 800104e:	697a      	ldr	r2, [r7, #20]
 8001050:	4091      	lsls	r1, r2
 8001052:	000a      	movs	r2, r1
 8001054:	4013      	ands	r3, r2
 8001056:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d100      	bne.n	8001060 <HAL_GPIO_Init+0x30>
 800105e:	e146      	b.n	80012ee <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	2203      	movs	r2, #3
 8001066:	4013      	ands	r3, r2
 8001068:	2b01      	cmp	r3, #1
 800106a:	d005      	beq.n	8001078 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	2203      	movs	r2, #3
 8001072:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001074:	2b02      	cmp	r3, #2
 8001076:	d130      	bne.n	80010da <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	2203      	movs	r2, #3
 8001084:	409a      	lsls	r2, r3
 8001086:	0013      	movs	r3, r2
 8001088:	43da      	mvns	r2, r3
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	4013      	ands	r3, r2
 800108e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	68da      	ldr	r2, [r3, #12]
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	005b      	lsls	r3, r3, #1
 8001098:	409a      	lsls	r2, r3
 800109a:	0013      	movs	r3, r2
 800109c:	693a      	ldr	r2, [r7, #16]
 800109e:	4313      	orrs	r3, r2
 80010a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	693a      	ldr	r2, [r7, #16]
 80010a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010ae:	2201      	movs	r2, #1
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	409a      	lsls	r2, r3
 80010b4:	0013      	movs	r3, r2
 80010b6:	43da      	mvns	r2, r3
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	4013      	ands	r3, r2
 80010bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	091b      	lsrs	r3, r3, #4
 80010c4:	2201      	movs	r2, #1
 80010c6:	401a      	ands	r2, r3
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	409a      	lsls	r2, r3
 80010cc:	0013      	movs	r3, r2
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	4313      	orrs	r3, r2
 80010d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	693a      	ldr	r2, [r7, #16]
 80010d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	2203      	movs	r2, #3
 80010e0:	4013      	ands	r3, r2
 80010e2:	2b03      	cmp	r3, #3
 80010e4:	d017      	beq.n	8001116 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	2203      	movs	r2, #3
 80010f2:	409a      	lsls	r2, r3
 80010f4:	0013      	movs	r3, r2
 80010f6:	43da      	mvns	r2, r3
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	4013      	ands	r3, r2
 80010fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	689a      	ldr	r2, [r3, #8]
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	409a      	lsls	r2, r3
 8001108:	0013      	movs	r3, r2
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	4313      	orrs	r3, r2
 800110e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	2203      	movs	r2, #3
 800111c:	4013      	ands	r3, r2
 800111e:	2b02      	cmp	r3, #2
 8001120:	d123      	bne.n	800116a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	08da      	lsrs	r2, r3, #3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	3208      	adds	r2, #8
 800112a:	0092      	lsls	r2, r2, #2
 800112c:	58d3      	ldr	r3, [r2, r3]
 800112e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	2207      	movs	r2, #7
 8001134:	4013      	ands	r3, r2
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	220f      	movs	r2, #15
 800113a:	409a      	lsls	r2, r3
 800113c:	0013      	movs	r3, r2
 800113e:	43da      	mvns	r2, r3
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	4013      	ands	r3, r2
 8001144:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	691a      	ldr	r2, [r3, #16]
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	2107      	movs	r1, #7
 800114e:	400b      	ands	r3, r1
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	409a      	lsls	r2, r3
 8001154:	0013      	movs	r3, r2
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	4313      	orrs	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	08da      	lsrs	r2, r3, #3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	3208      	adds	r2, #8
 8001164:	0092      	lsls	r2, r2, #2
 8001166:	6939      	ldr	r1, [r7, #16]
 8001168:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	005b      	lsls	r3, r3, #1
 8001174:	2203      	movs	r2, #3
 8001176:	409a      	lsls	r2, r3
 8001178:	0013      	movs	r3, r2
 800117a:	43da      	mvns	r2, r3
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	4013      	ands	r3, r2
 8001180:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	2203      	movs	r2, #3
 8001188:	401a      	ands	r2, r3
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	409a      	lsls	r2, r3
 8001190:	0013      	movs	r3, r2
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	4313      	orrs	r3, r2
 8001196:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685a      	ldr	r2, [r3, #4]
 80011a2:	23c0      	movs	r3, #192	; 0xc0
 80011a4:	029b      	lsls	r3, r3, #10
 80011a6:	4013      	ands	r3, r2
 80011a8:	d100      	bne.n	80011ac <HAL_GPIO_Init+0x17c>
 80011aa:	e0a0      	b.n	80012ee <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ac:	4b57      	ldr	r3, [pc, #348]	; (800130c <HAL_GPIO_Init+0x2dc>)
 80011ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011b0:	4b56      	ldr	r3, [pc, #344]	; (800130c <HAL_GPIO_Init+0x2dc>)
 80011b2:	2101      	movs	r1, #1
 80011b4:	430a      	orrs	r2, r1
 80011b6:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80011b8:	4a55      	ldr	r2, [pc, #340]	; (8001310 <HAL_GPIO_Init+0x2e0>)
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	089b      	lsrs	r3, r3, #2
 80011be:	3302      	adds	r3, #2
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	589b      	ldr	r3, [r3, r2]
 80011c4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	2203      	movs	r2, #3
 80011ca:	4013      	ands	r3, r2
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	220f      	movs	r2, #15
 80011d0:	409a      	lsls	r2, r3
 80011d2:	0013      	movs	r3, r2
 80011d4:	43da      	mvns	r2, r3
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	4013      	ands	r3, r2
 80011da:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	23a0      	movs	r3, #160	; 0xa0
 80011e0:	05db      	lsls	r3, r3, #23
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d01f      	beq.n	8001226 <HAL_GPIO_Init+0x1f6>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a4a      	ldr	r2, [pc, #296]	; (8001314 <HAL_GPIO_Init+0x2e4>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d019      	beq.n	8001222 <HAL_GPIO_Init+0x1f2>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a49      	ldr	r2, [pc, #292]	; (8001318 <HAL_GPIO_Init+0x2e8>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d013      	beq.n	800121e <HAL_GPIO_Init+0x1ee>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4a48      	ldr	r2, [pc, #288]	; (800131c <HAL_GPIO_Init+0x2ec>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d00d      	beq.n	800121a <HAL_GPIO_Init+0x1ea>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a47      	ldr	r2, [pc, #284]	; (8001320 <HAL_GPIO_Init+0x2f0>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d007      	beq.n	8001216 <HAL_GPIO_Init+0x1e6>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a46      	ldr	r2, [pc, #280]	; (8001324 <HAL_GPIO_Init+0x2f4>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d101      	bne.n	8001212 <HAL_GPIO_Init+0x1e2>
 800120e:	2305      	movs	r3, #5
 8001210:	e00a      	b.n	8001228 <HAL_GPIO_Init+0x1f8>
 8001212:	2306      	movs	r3, #6
 8001214:	e008      	b.n	8001228 <HAL_GPIO_Init+0x1f8>
 8001216:	2304      	movs	r3, #4
 8001218:	e006      	b.n	8001228 <HAL_GPIO_Init+0x1f8>
 800121a:	2303      	movs	r3, #3
 800121c:	e004      	b.n	8001228 <HAL_GPIO_Init+0x1f8>
 800121e:	2302      	movs	r3, #2
 8001220:	e002      	b.n	8001228 <HAL_GPIO_Init+0x1f8>
 8001222:	2301      	movs	r3, #1
 8001224:	e000      	b.n	8001228 <HAL_GPIO_Init+0x1f8>
 8001226:	2300      	movs	r3, #0
 8001228:	697a      	ldr	r2, [r7, #20]
 800122a:	2103      	movs	r1, #3
 800122c:	400a      	ands	r2, r1
 800122e:	0092      	lsls	r2, r2, #2
 8001230:	4093      	lsls	r3, r2
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	4313      	orrs	r3, r2
 8001236:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001238:	4935      	ldr	r1, [pc, #212]	; (8001310 <HAL_GPIO_Init+0x2e0>)
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	089b      	lsrs	r3, r3, #2
 800123e:	3302      	adds	r3, #2
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	693a      	ldr	r2, [r7, #16]
 8001244:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001246:	4b38      	ldr	r3, [pc, #224]	; (8001328 <HAL_GPIO_Init+0x2f8>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	43da      	mvns	r2, r3
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	4013      	ands	r3, r2
 8001254:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685a      	ldr	r2, [r3, #4]
 800125a:	2380      	movs	r3, #128	; 0x80
 800125c:	025b      	lsls	r3, r3, #9
 800125e:	4013      	ands	r3, r2
 8001260:	d003      	beq.n	800126a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	4313      	orrs	r3, r2
 8001268:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800126a:	4b2f      	ldr	r3, [pc, #188]	; (8001328 <HAL_GPIO_Init+0x2f8>)
 800126c:	693a      	ldr	r2, [r7, #16]
 800126e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001270:	4b2d      	ldr	r3, [pc, #180]	; (8001328 <HAL_GPIO_Init+0x2f8>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	43da      	mvns	r2, r3
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	4013      	ands	r3, r2
 800127e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	685a      	ldr	r2, [r3, #4]
 8001284:	2380      	movs	r3, #128	; 0x80
 8001286:	029b      	lsls	r3, r3, #10
 8001288:	4013      	ands	r3, r2
 800128a:	d003      	beq.n	8001294 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800128c:	693a      	ldr	r2, [r7, #16]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	4313      	orrs	r3, r2
 8001292:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001294:	4b24      	ldr	r3, [pc, #144]	; (8001328 <HAL_GPIO_Init+0x2f8>)
 8001296:	693a      	ldr	r2, [r7, #16]
 8001298:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800129a:	4b23      	ldr	r3, [pc, #140]	; (8001328 <HAL_GPIO_Init+0x2f8>)
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	43da      	mvns	r2, r3
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	4013      	ands	r3, r2
 80012a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685a      	ldr	r2, [r3, #4]
 80012ae:	2380      	movs	r3, #128	; 0x80
 80012b0:	035b      	lsls	r3, r3, #13
 80012b2:	4013      	ands	r3, r2
 80012b4:	d003      	beq.n	80012be <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80012be:	4b1a      	ldr	r3, [pc, #104]	; (8001328 <HAL_GPIO_Init+0x2f8>)
 80012c0:	693a      	ldr	r2, [r7, #16]
 80012c2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80012c4:	4b18      	ldr	r3, [pc, #96]	; (8001328 <HAL_GPIO_Init+0x2f8>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	43da      	mvns	r2, r3
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	4013      	ands	r3, r2
 80012d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685a      	ldr	r2, [r3, #4]
 80012d8:	2380      	movs	r3, #128	; 0x80
 80012da:	039b      	lsls	r3, r3, #14
 80012dc:	4013      	ands	r3, r2
 80012de:	d003      	beq.n	80012e8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80012e8:	4b0f      	ldr	r3, [pc, #60]	; (8001328 <HAL_GPIO_Init+0x2f8>)
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	3301      	adds	r3, #1
 80012f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	40da      	lsrs	r2, r3
 80012fc:	1e13      	subs	r3, r2, #0
 80012fe:	d000      	beq.n	8001302 <HAL_GPIO_Init+0x2d2>
 8001300:	e6a2      	b.n	8001048 <HAL_GPIO_Init+0x18>
  }
}
 8001302:	46c0      	nop			; (mov r8, r8)
 8001304:	46c0      	nop			; (mov r8, r8)
 8001306:	46bd      	mov	sp, r7
 8001308:	b006      	add	sp, #24
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40021000 	.word	0x40021000
 8001310:	40010000 	.word	0x40010000
 8001314:	50000400 	.word	0x50000400
 8001318:	50000800 	.word	0x50000800
 800131c:	50000c00 	.word	0x50000c00
 8001320:	50001000 	.word	0x50001000
 8001324:	50001c00 	.word	0x50001c00
 8001328:	40010400 	.word	0x40010400

0800132c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	0008      	movs	r0, r1
 8001336:	0011      	movs	r1, r2
 8001338:	1cbb      	adds	r3, r7, #2
 800133a:	1c02      	adds	r2, r0, #0
 800133c:	801a      	strh	r2, [r3, #0]
 800133e:	1c7b      	adds	r3, r7, #1
 8001340:	1c0a      	adds	r2, r1, #0
 8001342:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001344:	1c7b      	adds	r3, r7, #1
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d004      	beq.n	8001356 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800134c:	1cbb      	adds	r3, r7, #2
 800134e:	881a      	ldrh	r2, [r3, #0]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001354:	e003      	b.n	800135e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001356:	1cbb      	adds	r3, r7, #2
 8001358:	881a      	ldrh	r2, [r3, #0]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800135e:	46c0      	nop			; (mov r8, r8)
 8001360:	46bd      	mov	sp, r7
 8001362:	b002      	add	sp, #8
 8001364:	bd80      	pop	{r7, pc}

08001366 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	b084      	sub	sp, #16
 800136a:	af00      	add	r7, sp, #0
 800136c:	6078      	str	r0, [r7, #4]
 800136e:	000a      	movs	r2, r1
 8001370:	1cbb      	adds	r3, r7, #2
 8001372:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	695b      	ldr	r3, [r3, #20]
 8001378:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800137a:	1cbb      	adds	r3, r7, #2
 800137c:	881b      	ldrh	r3, [r3, #0]
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	4013      	ands	r3, r2
 8001382:	041a      	lsls	r2, r3, #16
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	43db      	mvns	r3, r3
 8001388:	1cb9      	adds	r1, r7, #2
 800138a:	8809      	ldrh	r1, [r1, #0]
 800138c:	400b      	ands	r3, r1
 800138e:	431a      	orrs	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	619a      	str	r2, [r3, #24]
}
 8001394:	46c0      	nop			; (mov r8, r8)
 8001396:	46bd      	mov	sp, r7
 8001398:	b004      	add	sp, #16
 800139a:	bd80      	pop	{r7, pc}

0800139c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	0002      	movs	r2, r0
 80013a4:	1dbb      	adds	r3, r7, #6
 80013a6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80013a8:	4b09      	ldr	r3, [pc, #36]	; (80013d0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80013aa:	695b      	ldr	r3, [r3, #20]
 80013ac:	1dba      	adds	r2, r7, #6
 80013ae:	8812      	ldrh	r2, [r2, #0]
 80013b0:	4013      	ands	r3, r2
 80013b2:	d008      	beq.n	80013c6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80013b4:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80013b6:	1dba      	adds	r2, r7, #6
 80013b8:	8812      	ldrh	r2, [r2, #0]
 80013ba:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80013bc:	1dbb      	adds	r3, r7, #6
 80013be:	881b      	ldrh	r3, [r3, #0]
 80013c0:	0018      	movs	r0, r3
 80013c2:	f000 f807 	bl	80013d4 <HAL_GPIO_EXTI_Callback>
  }
}
 80013c6:	46c0      	nop			; (mov r8, r8)
 80013c8:	46bd      	mov	sp, r7
 80013ca:	b002      	add	sp, #8
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	46c0      	nop			; (mov r8, r8)
 80013d0:	40010400 	.word	0x40010400

080013d4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	0002      	movs	r2, r0
 80013dc:	1dbb      	adds	r3, r7, #6
 80013de:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80013e0:	46c0      	nop			; (mov r8, r8)
 80013e2:	46bd      	mov	sp, r7
 80013e4:	b002      	add	sp, #8
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013e8:	b5b0      	push	{r4, r5, r7, lr}
 80013ea:	b08a      	sub	sp, #40	; 0x28
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d102      	bne.n	80013fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	f000 fbbf 	bl	8001b7a <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013fc:	4bc9      	ldr	r3, [pc, #804]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	220c      	movs	r2, #12
 8001402:	4013      	ands	r3, r2
 8001404:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001406:	4bc7      	ldr	r3, [pc, #796]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001408:	68da      	ldr	r2, [r3, #12]
 800140a:	2380      	movs	r3, #128	; 0x80
 800140c:	025b      	lsls	r3, r3, #9
 800140e:	4013      	ands	r3, r2
 8001410:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2201      	movs	r2, #1
 8001418:	4013      	ands	r3, r2
 800141a:	d100      	bne.n	800141e <HAL_RCC_OscConfig+0x36>
 800141c:	e07e      	b.n	800151c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	2b08      	cmp	r3, #8
 8001422:	d007      	beq.n	8001434 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	2b0c      	cmp	r3, #12
 8001428:	d112      	bne.n	8001450 <HAL_RCC_OscConfig+0x68>
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	2380      	movs	r3, #128	; 0x80
 800142e:	025b      	lsls	r3, r3, #9
 8001430:	429a      	cmp	r2, r3
 8001432:	d10d      	bne.n	8001450 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001434:	4bbb      	ldr	r3, [pc, #748]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	2380      	movs	r3, #128	; 0x80
 800143a:	029b      	lsls	r3, r3, #10
 800143c:	4013      	ands	r3, r2
 800143e:	d100      	bne.n	8001442 <HAL_RCC_OscConfig+0x5a>
 8001440:	e06b      	b.n	800151a <HAL_RCC_OscConfig+0x132>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d167      	bne.n	800151a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	f000 fb95 	bl	8001b7a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	685a      	ldr	r2, [r3, #4]
 8001454:	2380      	movs	r3, #128	; 0x80
 8001456:	025b      	lsls	r3, r3, #9
 8001458:	429a      	cmp	r2, r3
 800145a:	d107      	bne.n	800146c <HAL_RCC_OscConfig+0x84>
 800145c:	4bb1      	ldr	r3, [pc, #708]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	4bb0      	ldr	r3, [pc, #704]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001462:	2180      	movs	r1, #128	; 0x80
 8001464:	0249      	lsls	r1, r1, #9
 8001466:	430a      	orrs	r2, r1
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	e027      	b.n	80014bc <HAL_RCC_OscConfig+0xd4>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	685a      	ldr	r2, [r3, #4]
 8001470:	23a0      	movs	r3, #160	; 0xa0
 8001472:	02db      	lsls	r3, r3, #11
 8001474:	429a      	cmp	r2, r3
 8001476:	d10e      	bne.n	8001496 <HAL_RCC_OscConfig+0xae>
 8001478:	4baa      	ldr	r3, [pc, #680]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	4ba9      	ldr	r3, [pc, #676]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 800147e:	2180      	movs	r1, #128	; 0x80
 8001480:	02c9      	lsls	r1, r1, #11
 8001482:	430a      	orrs	r2, r1
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	4ba7      	ldr	r3, [pc, #668]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	4ba6      	ldr	r3, [pc, #664]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 800148c:	2180      	movs	r1, #128	; 0x80
 800148e:	0249      	lsls	r1, r1, #9
 8001490:	430a      	orrs	r2, r1
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	e012      	b.n	80014bc <HAL_RCC_OscConfig+0xd4>
 8001496:	4ba3      	ldr	r3, [pc, #652]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001498:	681a      	ldr	r2, [r3, #0]
 800149a:	4ba2      	ldr	r3, [pc, #648]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 800149c:	49a2      	ldr	r1, [pc, #648]	; (8001728 <HAL_RCC_OscConfig+0x340>)
 800149e:	400a      	ands	r2, r1
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	4ba0      	ldr	r3, [pc, #640]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	2380      	movs	r3, #128	; 0x80
 80014a8:	025b      	lsls	r3, r3, #9
 80014aa:	4013      	ands	r3, r2
 80014ac:	60fb      	str	r3, [r7, #12]
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	4b9c      	ldr	r3, [pc, #624]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	4b9b      	ldr	r3, [pc, #620]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 80014b6:	499d      	ldr	r1, [pc, #628]	; (800172c <HAL_RCC_OscConfig+0x344>)
 80014b8:	400a      	ands	r2, r1
 80014ba:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d015      	beq.n	80014f0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c4:	f7ff fc20 	bl	8000d08 <HAL_GetTick>
 80014c8:	0003      	movs	r3, r0
 80014ca:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80014cc:	e009      	b.n	80014e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014ce:	f7ff fc1b 	bl	8000d08 <HAL_GetTick>
 80014d2:	0002      	movs	r2, r0
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	2b64      	cmp	r3, #100	; 0x64
 80014da:	d902      	bls.n	80014e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014dc:	2303      	movs	r3, #3
 80014de:	f000 fb4c 	bl	8001b7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80014e2:	4b90      	ldr	r3, [pc, #576]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	2380      	movs	r3, #128	; 0x80
 80014e8:	029b      	lsls	r3, r3, #10
 80014ea:	4013      	ands	r3, r2
 80014ec:	d0ef      	beq.n	80014ce <HAL_RCC_OscConfig+0xe6>
 80014ee:	e015      	b.n	800151c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f0:	f7ff fc0a 	bl	8000d08 <HAL_GetTick>
 80014f4:	0003      	movs	r3, r0
 80014f6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80014f8:	e008      	b.n	800150c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014fa:	f7ff fc05 	bl	8000d08 <HAL_GetTick>
 80014fe:	0002      	movs	r2, r0
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	2b64      	cmp	r3, #100	; 0x64
 8001506:	d901      	bls.n	800150c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001508:	2303      	movs	r3, #3
 800150a:	e336      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800150c:	4b85      	ldr	r3, [pc, #532]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	2380      	movs	r3, #128	; 0x80
 8001512:	029b      	lsls	r3, r3, #10
 8001514:	4013      	ands	r3, r2
 8001516:	d1f0      	bne.n	80014fa <HAL_RCC_OscConfig+0x112>
 8001518:	e000      	b.n	800151c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800151a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2202      	movs	r2, #2
 8001522:	4013      	ands	r3, r2
 8001524:	d100      	bne.n	8001528 <HAL_RCC_OscConfig+0x140>
 8001526:	e099      	b.n	800165c <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800152e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001530:	2220      	movs	r2, #32
 8001532:	4013      	ands	r3, r2
 8001534:	d009      	beq.n	800154a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001536:	4b7b      	ldr	r3, [pc, #492]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	4b7a      	ldr	r3, [pc, #488]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 800153c:	2120      	movs	r1, #32
 800153e:	430a      	orrs	r2, r1
 8001540:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001544:	2220      	movs	r2, #32
 8001546:	4393      	bics	r3, r2
 8001548:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	2b04      	cmp	r3, #4
 800154e:	d005      	beq.n	800155c <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	2b0c      	cmp	r3, #12
 8001554:	d13e      	bne.n	80015d4 <HAL_RCC_OscConfig+0x1ec>
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d13b      	bne.n	80015d4 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800155c:	4b71      	ldr	r3, [pc, #452]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2204      	movs	r2, #4
 8001562:	4013      	ands	r3, r2
 8001564:	d004      	beq.n	8001570 <HAL_RCC_OscConfig+0x188>
 8001566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001568:	2b00      	cmp	r3, #0
 800156a:	d101      	bne.n	8001570 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	e304      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001570:	4b6c      	ldr	r3, [pc, #432]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	4a6e      	ldr	r2, [pc, #440]	; (8001730 <HAL_RCC_OscConfig+0x348>)
 8001576:	4013      	ands	r3, r2
 8001578:	0019      	movs	r1, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	021a      	lsls	r2, r3, #8
 8001580:	4b68      	ldr	r3, [pc, #416]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001582:	430a      	orrs	r2, r1
 8001584:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001586:	4b67      	ldr	r3, [pc, #412]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2209      	movs	r2, #9
 800158c:	4393      	bics	r3, r2
 800158e:	0019      	movs	r1, r3
 8001590:	4b64      	ldr	r3, [pc, #400]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001592:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001594:	430a      	orrs	r2, r1
 8001596:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001598:	f000 fc42 	bl	8001e20 <HAL_RCC_GetSysClockFreq>
 800159c:	0001      	movs	r1, r0
 800159e:	4b61      	ldr	r3, [pc, #388]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 80015a0:	68db      	ldr	r3, [r3, #12]
 80015a2:	091b      	lsrs	r3, r3, #4
 80015a4:	220f      	movs	r2, #15
 80015a6:	4013      	ands	r3, r2
 80015a8:	4a62      	ldr	r2, [pc, #392]	; (8001734 <HAL_RCC_OscConfig+0x34c>)
 80015aa:	5cd3      	ldrb	r3, [r2, r3]
 80015ac:	000a      	movs	r2, r1
 80015ae:	40da      	lsrs	r2, r3
 80015b0:	4b61      	ldr	r3, [pc, #388]	; (8001738 <HAL_RCC_OscConfig+0x350>)
 80015b2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80015b4:	4b61      	ldr	r3, [pc, #388]	; (800173c <HAL_RCC_OscConfig+0x354>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2513      	movs	r5, #19
 80015ba:	197c      	adds	r4, r7, r5
 80015bc:	0018      	movs	r0, r3
 80015be:	f7ff fb5d 	bl	8000c7c <HAL_InitTick>
 80015c2:	0003      	movs	r3, r0
 80015c4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80015c6:	197b      	adds	r3, r7, r5
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d046      	beq.n	800165c <HAL_RCC_OscConfig+0x274>
      {
        return status;
 80015ce:	197b      	adds	r3, r7, r5
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	e2d2      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80015d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d027      	beq.n	800162a <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80015da:	4b52      	ldr	r3, [pc, #328]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2209      	movs	r2, #9
 80015e0:	4393      	bics	r3, r2
 80015e2:	0019      	movs	r1, r3
 80015e4:	4b4f      	ldr	r3, [pc, #316]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 80015e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015e8:	430a      	orrs	r2, r1
 80015ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ec:	f7ff fb8c 	bl	8000d08 <HAL_GetTick>
 80015f0:	0003      	movs	r3, r0
 80015f2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015f4:	e008      	b.n	8001608 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015f6:	f7ff fb87 	bl	8000d08 <HAL_GetTick>
 80015fa:	0002      	movs	r2, r0
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	2b02      	cmp	r3, #2
 8001602:	d901      	bls.n	8001608 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8001604:	2303      	movs	r3, #3
 8001606:	e2b8      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001608:	4b46      	ldr	r3, [pc, #280]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2204      	movs	r2, #4
 800160e:	4013      	ands	r3, r2
 8001610:	d0f1      	beq.n	80015f6 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001612:	4b44      	ldr	r3, [pc, #272]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	4a46      	ldr	r2, [pc, #280]	; (8001730 <HAL_RCC_OscConfig+0x348>)
 8001618:	4013      	ands	r3, r2
 800161a:	0019      	movs	r1, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	691b      	ldr	r3, [r3, #16]
 8001620:	021a      	lsls	r2, r3, #8
 8001622:	4b40      	ldr	r3, [pc, #256]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001624:	430a      	orrs	r2, r1
 8001626:	605a      	str	r2, [r3, #4]
 8001628:	e018      	b.n	800165c <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800162a:	4b3e      	ldr	r3, [pc, #248]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	4b3d      	ldr	r3, [pc, #244]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001630:	2101      	movs	r1, #1
 8001632:	438a      	bics	r2, r1
 8001634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001636:	f7ff fb67 	bl	8000d08 <HAL_GetTick>
 800163a:	0003      	movs	r3, r0
 800163c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800163e:	e008      	b.n	8001652 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001640:	f7ff fb62 	bl	8000d08 <HAL_GetTick>
 8001644:	0002      	movs	r2, r0
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	2b02      	cmp	r3, #2
 800164c:	d901      	bls.n	8001652 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e293      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001652:	4b34      	ldr	r3, [pc, #208]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2204      	movs	r2, #4
 8001658:	4013      	ands	r3, r2
 800165a:	d1f1      	bne.n	8001640 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2210      	movs	r2, #16
 8001662:	4013      	ands	r3, r2
 8001664:	d100      	bne.n	8001668 <HAL_RCC_OscConfig+0x280>
 8001666:	e0a2      	b.n	80017ae <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d140      	bne.n	80016f0 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800166e:	4b2d      	ldr	r3, [pc, #180]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	2380      	movs	r3, #128	; 0x80
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	4013      	ands	r3, r2
 8001678:	d005      	beq.n	8001686 <HAL_RCC_OscConfig+0x29e>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d101      	bne.n	8001686 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e279      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001686:	4b27      	ldr	r3, [pc, #156]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	4a2d      	ldr	r2, [pc, #180]	; (8001740 <HAL_RCC_OscConfig+0x358>)
 800168c:	4013      	ands	r3, r2
 800168e:	0019      	movs	r1, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001694:	4b23      	ldr	r3, [pc, #140]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 8001696:	430a      	orrs	r2, r1
 8001698:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800169a:	4b22      	ldr	r3, [pc, #136]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	021b      	lsls	r3, r3, #8
 80016a0:	0a19      	lsrs	r1, r3, #8
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6a1b      	ldr	r3, [r3, #32]
 80016a6:	061a      	lsls	r2, r3, #24
 80016a8:	4b1e      	ldr	r3, [pc, #120]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 80016aa:	430a      	orrs	r2, r1
 80016ac:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b2:	0b5b      	lsrs	r3, r3, #13
 80016b4:	3301      	adds	r3, #1
 80016b6:	2280      	movs	r2, #128	; 0x80
 80016b8:	0212      	lsls	r2, r2, #8
 80016ba:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80016bc:	4b19      	ldr	r3, [pc, #100]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	091b      	lsrs	r3, r3, #4
 80016c2:	210f      	movs	r1, #15
 80016c4:	400b      	ands	r3, r1
 80016c6:	491b      	ldr	r1, [pc, #108]	; (8001734 <HAL_RCC_OscConfig+0x34c>)
 80016c8:	5ccb      	ldrb	r3, [r1, r3]
 80016ca:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80016cc:	4b1a      	ldr	r3, [pc, #104]	; (8001738 <HAL_RCC_OscConfig+0x350>)
 80016ce:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80016d0:	4b1a      	ldr	r3, [pc, #104]	; (800173c <HAL_RCC_OscConfig+0x354>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2513      	movs	r5, #19
 80016d6:	197c      	adds	r4, r7, r5
 80016d8:	0018      	movs	r0, r3
 80016da:	f7ff facf 	bl	8000c7c <HAL_InitTick>
 80016de:	0003      	movs	r3, r0
 80016e0:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80016e2:	197b      	adds	r3, r7, r5
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d061      	beq.n	80017ae <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80016ea:	197b      	adds	r3, r7, r5
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	e244      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	69db      	ldr	r3, [r3, #28]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d040      	beq.n	800177a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80016f8:	4b0a      	ldr	r3, [pc, #40]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	4b09      	ldr	r3, [pc, #36]	; (8001724 <HAL_RCC_OscConfig+0x33c>)
 80016fe:	2180      	movs	r1, #128	; 0x80
 8001700:	0049      	lsls	r1, r1, #1
 8001702:	430a      	orrs	r2, r1
 8001704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001706:	f7ff faff 	bl	8000d08 <HAL_GetTick>
 800170a:	0003      	movs	r3, r0
 800170c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800170e:	e019      	b.n	8001744 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001710:	f7ff fafa 	bl	8000d08 <HAL_GetTick>
 8001714:	0002      	movs	r2, r0
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	2b02      	cmp	r3, #2
 800171c:	d912      	bls.n	8001744 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e22b      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
 8001722:	46c0      	nop			; (mov r8, r8)
 8001724:	40021000 	.word	0x40021000
 8001728:	fffeffff 	.word	0xfffeffff
 800172c:	fffbffff 	.word	0xfffbffff
 8001730:	ffffe0ff 	.word	0xffffe0ff
 8001734:	08003d30 	.word	0x08003d30
 8001738:	20000000 	.word	0x20000000
 800173c:	20000004 	.word	0x20000004
 8001740:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001744:	4bca      	ldr	r3, [pc, #808]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	2380      	movs	r3, #128	; 0x80
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	4013      	ands	r3, r2
 800174e:	d0df      	beq.n	8001710 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001750:	4bc7      	ldr	r3, [pc, #796]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	4ac7      	ldr	r2, [pc, #796]	; (8001a74 <HAL_RCC_OscConfig+0x68c>)
 8001756:	4013      	ands	r3, r2
 8001758:	0019      	movs	r1, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800175e:	4bc4      	ldr	r3, [pc, #784]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001760:	430a      	orrs	r2, r1
 8001762:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001764:	4bc2      	ldr	r3, [pc, #776]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	021b      	lsls	r3, r3, #8
 800176a:	0a19      	lsrs	r1, r3, #8
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a1b      	ldr	r3, [r3, #32]
 8001770:	061a      	lsls	r2, r3, #24
 8001772:	4bbf      	ldr	r3, [pc, #764]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001774:	430a      	orrs	r2, r1
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	e019      	b.n	80017ae <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800177a:	4bbd      	ldr	r3, [pc, #756]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	4bbc      	ldr	r3, [pc, #752]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001780:	49bd      	ldr	r1, [pc, #756]	; (8001a78 <HAL_RCC_OscConfig+0x690>)
 8001782:	400a      	ands	r2, r1
 8001784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001786:	f7ff fabf 	bl	8000d08 <HAL_GetTick>
 800178a:	0003      	movs	r3, r0
 800178c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800178e:	e008      	b.n	80017a2 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001790:	f7ff faba 	bl	8000d08 <HAL_GetTick>
 8001794:	0002      	movs	r2, r0
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b02      	cmp	r3, #2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e1eb      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80017a2:	4bb3      	ldr	r3, [pc, #716]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	2380      	movs	r3, #128	; 0x80
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	4013      	ands	r3, r2
 80017ac:	d1f0      	bne.n	8001790 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2208      	movs	r2, #8
 80017b4:	4013      	ands	r3, r2
 80017b6:	d036      	beq.n	8001826 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	695b      	ldr	r3, [r3, #20]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d019      	beq.n	80017f4 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017c0:	4bab      	ldr	r3, [pc, #684]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80017c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017c4:	4baa      	ldr	r3, [pc, #680]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80017c6:	2101      	movs	r1, #1
 80017c8:	430a      	orrs	r2, r1
 80017ca:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017cc:	f7ff fa9c 	bl	8000d08 <HAL_GetTick>
 80017d0:	0003      	movs	r3, r0
 80017d2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017d4:	e008      	b.n	80017e8 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017d6:	f7ff fa97 	bl	8000d08 <HAL_GetTick>
 80017da:	0002      	movs	r2, r0
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d901      	bls.n	80017e8 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e1c8      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017e8:	4ba1      	ldr	r3, [pc, #644]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80017ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017ec:	2202      	movs	r2, #2
 80017ee:	4013      	ands	r3, r2
 80017f0:	d0f1      	beq.n	80017d6 <HAL_RCC_OscConfig+0x3ee>
 80017f2:	e018      	b.n	8001826 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017f4:	4b9e      	ldr	r3, [pc, #632]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80017f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017f8:	4b9d      	ldr	r3, [pc, #628]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80017fa:	2101      	movs	r1, #1
 80017fc:	438a      	bics	r2, r1
 80017fe:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001800:	f7ff fa82 	bl	8000d08 <HAL_GetTick>
 8001804:	0003      	movs	r3, r0
 8001806:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001808:	e008      	b.n	800181c <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800180a:	f7ff fa7d 	bl	8000d08 <HAL_GetTick>
 800180e:	0002      	movs	r2, r0
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	2b02      	cmp	r3, #2
 8001816:	d901      	bls.n	800181c <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8001818:	2303      	movs	r3, #3
 800181a:	e1ae      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800181c:	4b94      	ldr	r3, [pc, #592]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 800181e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001820:	2202      	movs	r2, #2
 8001822:	4013      	ands	r3, r2
 8001824:	d1f1      	bne.n	800180a <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2204      	movs	r2, #4
 800182c:	4013      	ands	r3, r2
 800182e:	d100      	bne.n	8001832 <HAL_RCC_OscConfig+0x44a>
 8001830:	e0ae      	b.n	8001990 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001832:	2023      	movs	r0, #35	; 0x23
 8001834:	183b      	adds	r3, r7, r0
 8001836:	2200      	movs	r2, #0
 8001838:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800183a:	4b8d      	ldr	r3, [pc, #564]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 800183c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800183e:	2380      	movs	r3, #128	; 0x80
 8001840:	055b      	lsls	r3, r3, #21
 8001842:	4013      	ands	r3, r2
 8001844:	d109      	bne.n	800185a <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001846:	4b8a      	ldr	r3, [pc, #552]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001848:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800184a:	4b89      	ldr	r3, [pc, #548]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 800184c:	2180      	movs	r1, #128	; 0x80
 800184e:	0549      	lsls	r1, r1, #21
 8001850:	430a      	orrs	r2, r1
 8001852:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001854:	183b      	adds	r3, r7, r0
 8001856:	2201      	movs	r2, #1
 8001858:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800185a:	4b88      	ldr	r3, [pc, #544]	; (8001a7c <HAL_RCC_OscConfig+0x694>)
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	2380      	movs	r3, #128	; 0x80
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	4013      	ands	r3, r2
 8001864:	d11a      	bne.n	800189c <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001866:	4b85      	ldr	r3, [pc, #532]	; (8001a7c <HAL_RCC_OscConfig+0x694>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	4b84      	ldr	r3, [pc, #528]	; (8001a7c <HAL_RCC_OscConfig+0x694>)
 800186c:	2180      	movs	r1, #128	; 0x80
 800186e:	0049      	lsls	r1, r1, #1
 8001870:	430a      	orrs	r2, r1
 8001872:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001874:	f7ff fa48 	bl	8000d08 <HAL_GetTick>
 8001878:	0003      	movs	r3, r0
 800187a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800187c:	e008      	b.n	8001890 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800187e:	f7ff fa43 	bl	8000d08 <HAL_GetTick>
 8001882:	0002      	movs	r2, r0
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	2b64      	cmp	r3, #100	; 0x64
 800188a:	d901      	bls.n	8001890 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 800188c:	2303      	movs	r3, #3
 800188e:	e174      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001890:	4b7a      	ldr	r3, [pc, #488]	; (8001a7c <HAL_RCC_OscConfig+0x694>)
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	2380      	movs	r3, #128	; 0x80
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	4013      	ands	r3, r2
 800189a:	d0f0      	beq.n	800187e <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689a      	ldr	r2, [r3, #8]
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d107      	bne.n	80018b8 <HAL_RCC_OscConfig+0x4d0>
 80018a8:	4b71      	ldr	r3, [pc, #452]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80018aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018ac:	4b70      	ldr	r3, [pc, #448]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80018ae:	2180      	movs	r1, #128	; 0x80
 80018b0:	0049      	lsls	r1, r1, #1
 80018b2:	430a      	orrs	r2, r1
 80018b4:	651a      	str	r2, [r3, #80]	; 0x50
 80018b6:	e031      	b.n	800191c <HAL_RCC_OscConfig+0x534>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d10c      	bne.n	80018da <HAL_RCC_OscConfig+0x4f2>
 80018c0:	4b6b      	ldr	r3, [pc, #428]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80018c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018c4:	4b6a      	ldr	r3, [pc, #424]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80018c6:	496c      	ldr	r1, [pc, #432]	; (8001a78 <HAL_RCC_OscConfig+0x690>)
 80018c8:	400a      	ands	r2, r1
 80018ca:	651a      	str	r2, [r3, #80]	; 0x50
 80018cc:	4b68      	ldr	r3, [pc, #416]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80018ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018d0:	4b67      	ldr	r3, [pc, #412]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80018d2:	496b      	ldr	r1, [pc, #428]	; (8001a80 <HAL_RCC_OscConfig+0x698>)
 80018d4:	400a      	ands	r2, r1
 80018d6:	651a      	str	r2, [r3, #80]	; 0x50
 80018d8:	e020      	b.n	800191c <HAL_RCC_OscConfig+0x534>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	689a      	ldr	r2, [r3, #8]
 80018de:	23a0      	movs	r3, #160	; 0xa0
 80018e0:	00db      	lsls	r3, r3, #3
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d10e      	bne.n	8001904 <HAL_RCC_OscConfig+0x51c>
 80018e6:	4b62      	ldr	r3, [pc, #392]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80018e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018ea:	4b61      	ldr	r3, [pc, #388]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80018ec:	2180      	movs	r1, #128	; 0x80
 80018ee:	00c9      	lsls	r1, r1, #3
 80018f0:	430a      	orrs	r2, r1
 80018f2:	651a      	str	r2, [r3, #80]	; 0x50
 80018f4:	4b5e      	ldr	r3, [pc, #376]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80018f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018f8:	4b5d      	ldr	r3, [pc, #372]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80018fa:	2180      	movs	r1, #128	; 0x80
 80018fc:	0049      	lsls	r1, r1, #1
 80018fe:	430a      	orrs	r2, r1
 8001900:	651a      	str	r2, [r3, #80]	; 0x50
 8001902:	e00b      	b.n	800191c <HAL_RCC_OscConfig+0x534>
 8001904:	4b5a      	ldr	r3, [pc, #360]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001906:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001908:	4b59      	ldr	r3, [pc, #356]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 800190a:	495b      	ldr	r1, [pc, #364]	; (8001a78 <HAL_RCC_OscConfig+0x690>)
 800190c:	400a      	ands	r2, r1
 800190e:	651a      	str	r2, [r3, #80]	; 0x50
 8001910:	4b57      	ldr	r3, [pc, #348]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001912:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001914:	4b56      	ldr	r3, [pc, #344]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001916:	495a      	ldr	r1, [pc, #360]	; (8001a80 <HAL_RCC_OscConfig+0x698>)
 8001918:	400a      	ands	r2, r1
 800191a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d015      	beq.n	8001950 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001924:	f7ff f9f0 	bl	8000d08 <HAL_GetTick>
 8001928:	0003      	movs	r3, r0
 800192a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800192c:	e009      	b.n	8001942 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800192e:	f7ff f9eb 	bl	8000d08 <HAL_GetTick>
 8001932:	0002      	movs	r2, r0
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	4a52      	ldr	r2, [pc, #328]	; (8001a84 <HAL_RCC_OscConfig+0x69c>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e11b      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001942:	4b4b      	ldr	r3, [pc, #300]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001944:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001946:	2380      	movs	r3, #128	; 0x80
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	4013      	ands	r3, r2
 800194c:	d0ef      	beq.n	800192e <HAL_RCC_OscConfig+0x546>
 800194e:	e014      	b.n	800197a <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001950:	f7ff f9da 	bl	8000d08 <HAL_GetTick>
 8001954:	0003      	movs	r3, r0
 8001956:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001958:	e009      	b.n	800196e <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800195a:	f7ff f9d5 	bl	8000d08 <HAL_GetTick>
 800195e:	0002      	movs	r2, r0
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	4a47      	ldr	r2, [pc, #284]	; (8001a84 <HAL_RCC_OscConfig+0x69c>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e105      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800196e:	4b40      	ldr	r3, [pc, #256]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001970:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001972:	2380      	movs	r3, #128	; 0x80
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	4013      	ands	r3, r2
 8001978:	d1ef      	bne.n	800195a <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800197a:	2323      	movs	r3, #35	; 0x23
 800197c:	18fb      	adds	r3, r7, r3
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b01      	cmp	r3, #1
 8001982:	d105      	bne.n	8001990 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001984:	4b3a      	ldr	r3, [pc, #232]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001986:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001988:	4b39      	ldr	r3, [pc, #228]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 800198a:	493f      	ldr	r1, [pc, #252]	; (8001a88 <HAL_RCC_OscConfig+0x6a0>)
 800198c:	400a      	ands	r2, r1
 800198e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2220      	movs	r2, #32
 8001996:	4013      	ands	r3, r2
 8001998:	d049      	beq.n	8001a2e <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	699b      	ldr	r3, [r3, #24]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d026      	beq.n	80019f0 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80019a2:	4b33      	ldr	r3, [pc, #204]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80019a4:	689a      	ldr	r2, [r3, #8]
 80019a6:	4b32      	ldr	r3, [pc, #200]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80019a8:	2101      	movs	r1, #1
 80019aa:	430a      	orrs	r2, r1
 80019ac:	609a      	str	r2, [r3, #8]
 80019ae:	4b30      	ldr	r3, [pc, #192]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80019b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019b2:	4b2f      	ldr	r3, [pc, #188]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80019b4:	2101      	movs	r1, #1
 80019b6:	430a      	orrs	r2, r1
 80019b8:	635a      	str	r2, [r3, #52]	; 0x34
 80019ba:	4b34      	ldr	r3, [pc, #208]	; (8001a8c <HAL_RCC_OscConfig+0x6a4>)
 80019bc:	6a1a      	ldr	r2, [r3, #32]
 80019be:	4b33      	ldr	r3, [pc, #204]	; (8001a8c <HAL_RCC_OscConfig+0x6a4>)
 80019c0:	2180      	movs	r1, #128	; 0x80
 80019c2:	0189      	lsls	r1, r1, #6
 80019c4:	430a      	orrs	r2, r1
 80019c6:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c8:	f7ff f99e 	bl	8000d08 <HAL_GetTick>
 80019cc:	0003      	movs	r3, r0
 80019ce:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80019d0:	e008      	b.n	80019e4 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019d2:	f7ff f999 	bl	8000d08 <HAL_GetTick>
 80019d6:	0002      	movs	r2, r0
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d901      	bls.n	80019e4 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e0ca      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80019e4:	4b22      	ldr	r3, [pc, #136]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	2202      	movs	r2, #2
 80019ea:	4013      	ands	r3, r2
 80019ec:	d0f1      	beq.n	80019d2 <HAL_RCC_OscConfig+0x5ea>
 80019ee:	e01e      	b.n	8001a2e <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80019f0:	4b1f      	ldr	r3, [pc, #124]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80019f2:	689a      	ldr	r2, [r3, #8]
 80019f4:	4b1e      	ldr	r3, [pc, #120]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 80019f6:	2101      	movs	r1, #1
 80019f8:	438a      	bics	r2, r1
 80019fa:	609a      	str	r2, [r3, #8]
 80019fc:	4b23      	ldr	r3, [pc, #140]	; (8001a8c <HAL_RCC_OscConfig+0x6a4>)
 80019fe:	6a1a      	ldr	r2, [r3, #32]
 8001a00:	4b22      	ldr	r3, [pc, #136]	; (8001a8c <HAL_RCC_OscConfig+0x6a4>)
 8001a02:	4923      	ldr	r1, [pc, #140]	; (8001a90 <HAL_RCC_OscConfig+0x6a8>)
 8001a04:	400a      	ands	r2, r1
 8001a06:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a08:	f7ff f97e 	bl	8000d08 <HAL_GetTick>
 8001a0c:	0003      	movs	r3, r0
 8001a0e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001a10:	e008      	b.n	8001a24 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a12:	f7ff f979 	bl	8000d08 <HAL_GetTick>
 8001a16:	0002      	movs	r2, r0
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	2b02      	cmp	r3, #2
 8001a1e:	d901      	bls.n	8001a24 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001a20:	2303      	movs	r3, #3
 8001a22:	e0aa      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001a24:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	2202      	movs	r2, #2
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	d1f1      	bne.n	8001a12 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d100      	bne.n	8001a38 <HAL_RCC_OscConfig+0x650>
 8001a36:	e09f      	b.n	8001b78 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	2b0c      	cmp	r3, #12
 8001a3c:	d100      	bne.n	8001a40 <HAL_RCC_OscConfig+0x658>
 8001a3e:	e078      	b.n	8001b32 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d159      	bne.n	8001afc <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a48:	4b09      	ldr	r3, [pc, #36]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	4b08      	ldr	r3, [pc, #32]	; (8001a70 <HAL_RCC_OscConfig+0x688>)
 8001a4e:	4911      	ldr	r1, [pc, #68]	; (8001a94 <HAL_RCC_OscConfig+0x6ac>)
 8001a50:	400a      	ands	r2, r1
 8001a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a54:	f7ff f958 	bl	8000d08 <HAL_GetTick>
 8001a58:	0003      	movs	r3, r0
 8001a5a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a5c:	e01c      	b.n	8001a98 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a5e:	f7ff f953 	bl	8000d08 <HAL_GetTick>
 8001a62:	0002      	movs	r2, r0
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	2b02      	cmp	r3, #2
 8001a6a:	d915      	bls.n	8001a98 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	e084      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
 8001a70:	40021000 	.word	0x40021000
 8001a74:	ffff1fff 	.word	0xffff1fff
 8001a78:	fffffeff 	.word	0xfffffeff
 8001a7c:	40007000 	.word	0x40007000
 8001a80:	fffffbff 	.word	0xfffffbff
 8001a84:	00001388 	.word	0x00001388
 8001a88:	efffffff 	.word	0xefffffff
 8001a8c:	40010000 	.word	0x40010000
 8001a90:	ffffdfff 	.word	0xffffdfff
 8001a94:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a98:	4b3a      	ldr	r3, [pc, #232]	; (8001b84 <HAL_RCC_OscConfig+0x79c>)
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	2380      	movs	r3, #128	; 0x80
 8001a9e:	049b      	lsls	r3, r3, #18
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	d1dc      	bne.n	8001a5e <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001aa4:	4b37      	ldr	r3, [pc, #220]	; (8001b84 <HAL_RCC_OscConfig+0x79c>)
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	4a37      	ldr	r2, [pc, #220]	; (8001b88 <HAL_RCC_OscConfig+0x7a0>)
 8001aaa:	4013      	ands	r3, r2
 8001aac:	0019      	movs	r1, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001abc:	431a      	orrs	r2, r3
 8001abe:	4b31      	ldr	r3, [pc, #196]	; (8001b84 <HAL_RCC_OscConfig+0x79c>)
 8001ac0:	430a      	orrs	r2, r1
 8001ac2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ac4:	4b2f      	ldr	r3, [pc, #188]	; (8001b84 <HAL_RCC_OscConfig+0x79c>)
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	4b2e      	ldr	r3, [pc, #184]	; (8001b84 <HAL_RCC_OscConfig+0x79c>)
 8001aca:	2180      	movs	r1, #128	; 0x80
 8001acc:	0449      	lsls	r1, r1, #17
 8001ace:	430a      	orrs	r2, r1
 8001ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad2:	f7ff f919 	bl	8000d08 <HAL_GetTick>
 8001ad6:	0003      	movs	r3, r0
 8001ad8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001ada:	e008      	b.n	8001aee <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001adc:	f7ff f914 	bl	8000d08 <HAL_GetTick>
 8001ae0:	0002      	movs	r2, r0
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e045      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001aee:	4b25      	ldr	r3, [pc, #148]	; (8001b84 <HAL_RCC_OscConfig+0x79c>)
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	2380      	movs	r3, #128	; 0x80
 8001af4:	049b      	lsls	r3, r3, #18
 8001af6:	4013      	ands	r3, r2
 8001af8:	d0f0      	beq.n	8001adc <HAL_RCC_OscConfig+0x6f4>
 8001afa:	e03d      	b.n	8001b78 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001afc:	4b21      	ldr	r3, [pc, #132]	; (8001b84 <HAL_RCC_OscConfig+0x79c>)
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	4b20      	ldr	r3, [pc, #128]	; (8001b84 <HAL_RCC_OscConfig+0x79c>)
 8001b02:	4922      	ldr	r1, [pc, #136]	; (8001b8c <HAL_RCC_OscConfig+0x7a4>)
 8001b04:	400a      	ands	r2, r1
 8001b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b08:	f7ff f8fe 	bl	8000d08 <HAL_GetTick>
 8001b0c:	0003      	movs	r3, r0
 8001b0e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b10:	e008      	b.n	8001b24 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b12:	f7ff f8f9 	bl	8000d08 <HAL_GetTick>
 8001b16:	0002      	movs	r2, r0
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	2b02      	cmp	r3, #2
 8001b1e:	d901      	bls.n	8001b24 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8001b20:	2303      	movs	r3, #3
 8001b22:	e02a      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b24:	4b17      	ldr	r3, [pc, #92]	; (8001b84 <HAL_RCC_OscConfig+0x79c>)
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	2380      	movs	r3, #128	; 0x80
 8001b2a:	049b      	lsls	r3, r3, #18
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	d1f0      	bne.n	8001b12 <HAL_RCC_OscConfig+0x72a>
 8001b30:	e022      	b.n	8001b78 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d101      	bne.n	8001b3e <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e01d      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b3e:	4b11      	ldr	r3, [pc, #68]	; (8001b84 <HAL_RCC_OscConfig+0x79c>)
 8001b40:	68db      	ldr	r3, [r3, #12]
 8001b42:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	2380      	movs	r3, #128	; 0x80
 8001b48:	025b      	lsls	r3, r3, #9
 8001b4a:	401a      	ands	r2, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d10f      	bne.n	8001b74 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	23f0      	movs	r3, #240	; 0xf0
 8001b58:	039b      	lsls	r3, r3, #14
 8001b5a:	401a      	ands	r2, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d107      	bne.n	8001b74 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	23c0      	movs	r3, #192	; 0xc0
 8001b68:	041b      	lsls	r3, r3, #16
 8001b6a:	401a      	ands	r2, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d001      	beq.n	8001b78 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e000      	b.n	8001b7a <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	0018      	movs	r0, r3
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	b00a      	add	sp, #40	; 0x28
 8001b80:	bdb0      	pop	{r4, r5, r7, pc}
 8001b82:	46c0      	nop			; (mov r8, r8)
 8001b84:	40021000 	.word	0x40021000
 8001b88:	ff02ffff 	.word	0xff02ffff
 8001b8c:	feffffff 	.word	0xfeffffff

08001b90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b90:	b5b0      	push	{r4, r5, r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d101      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e128      	b.n	8001df6 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ba4:	4b96      	ldr	r3, [pc, #600]	; (8001e00 <HAL_RCC_ClockConfig+0x270>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	4013      	ands	r3, r2
 8001bac:	683a      	ldr	r2, [r7, #0]
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	d91e      	bls.n	8001bf0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bb2:	4b93      	ldr	r3, [pc, #588]	; (8001e00 <HAL_RCC_ClockConfig+0x270>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	4393      	bics	r3, r2
 8001bba:	0019      	movs	r1, r3
 8001bbc:	4b90      	ldr	r3, [pc, #576]	; (8001e00 <HAL_RCC_ClockConfig+0x270>)
 8001bbe:	683a      	ldr	r2, [r7, #0]
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001bc4:	f7ff f8a0 	bl	8000d08 <HAL_GetTick>
 8001bc8:	0003      	movs	r3, r0
 8001bca:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bcc:	e009      	b.n	8001be2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bce:	f7ff f89b 	bl	8000d08 <HAL_GetTick>
 8001bd2:	0002      	movs	r2, r0
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	4a8a      	ldr	r2, [pc, #552]	; (8001e04 <HAL_RCC_ClockConfig+0x274>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e109      	b.n	8001df6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001be2:	4b87      	ldr	r3, [pc, #540]	; (8001e00 <HAL_RCC_ClockConfig+0x270>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	2201      	movs	r2, #1
 8001be8:	4013      	ands	r3, r2
 8001bea:	683a      	ldr	r2, [r7, #0]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d1ee      	bne.n	8001bce <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2202      	movs	r2, #2
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	d009      	beq.n	8001c0e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bfa:	4b83      	ldr	r3, [pc, #524]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001bfc:	68db      	ldr	r3, [r3, #12]
 8001bfe:	22f0      	movs	r2, #240	; 0xf0
 8001c00:	4393      	bics	r3, r2
 8001c02:	0019      	movs	r1, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	689a      	ldr	r2, [r3, #8]
 8001c08:	4b7f      	ldr	r3, [pc, #508]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2201      	movs	r2, #1
 8001c14:	4013      	ands	r3, r2
 8001c16:	d100      	bne.n	8001c1a <HAL_RCC_ClockConfig+0x8a>
 8001c18:	e089      	b.n	8001d2e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d107      	bne.n	8001c32 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c22:	4b79      	ldr	r3, [pc, #484]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	2380      	movs	r3, #128	; 0x80
 8001c28:	029b      	lsls	r3, r3, #10
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	d120      	bne.n	8001c70 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e0e1      	b.n	8001df6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	2b03      	cmp	r3, #3
 8001c38:	d107      	bne.n	8001c4a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001c3a:	4b73      	ldr	r3, [pc, #460]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	2380      	movs	r3, #128	; 0x80
 8001c40:	049b      	lsls	r3, r3, #18
 8001c42:	4013      	ands	r3, r2
 8001c44:	d114      	bne.n	8001c70 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e0d5      	b.n	8001df6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d106      	bne.n	8001c60 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c52:	4b6d      	ldr	r3, [pc, #436]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2204      	movs	r2, #4
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d109      	bne.n	8001c70 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e0ca      	b.n	8001df6 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001c60:	4b69      	ldr	r3, [pc, #420]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	2380      	movs	r3, #128	; 0x80
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	4013      	ands	r3, r2
 8001c6a:	d101      	bne.n	8001c70 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e0c2      	b.n	8001df6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c70:	4b65      	ldr	r3, [pc, #404]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	2203      	movs	r2, #3
 8001c76:	4393      	bics	r3, r2
 8001c78:	0019      	movs	r1, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	685a      	ldr	r2, [r3, #4]
 8001c7e:	4b62      	ldr	r3, [pc, #392]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001c80:	430a      	orrs	r2, r1
 8001c82:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c84:	f7ff f840 	bl	8000d08 <HAL_GetTick>
 8001c88:	0003      	movs	r3, r0
 8001c8a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d111      	bne.n	8001cb8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c94:	e009      	b.n	8001caa <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c96:	f7ff f837 	bl	8000d08 <HAL_GetTick>
 8001c9a:	0002      	movs	r2, r0
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	4a58      	ldr	r2, [pc, #352]	; (8001e04 <HAL_RCC_ClockConfig+0x274>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e0a5      	b.n	8001df6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001caa:	4b57      	ldr	r3, [pc, #348]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	220c      	movs	r2, #12
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	2b08      	cmp	r3, #8
 8001cb4:	d1ef      	bne.n	8001c96 <HAL_RCC_ClockConfig+0x106>
 8001cb6:	e03a      	b.n	8001d2e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	2b03      	cmp	r3, #3
 8001cbe:	d111      	bne.n	8001ce4 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cc0:	e009      	b.n	8001cd6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cc2:	f7ff f821 	bl	8000d08 <HAL_GetTick>
 8001cc6:	0002      	movs	r2, r0
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	4a4d      	ldr	r2, [pc, #308]	; (8001e04 <HAL_RCC_ClockConfig+0x274>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e08f      	b.n	8001df6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cd6:	4b4c      	ldr	r3, [pc, #304]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	220c      	movs	r2, #12
 8001cdc:	4013      	ands	r3, r2
 8001cde:	2b0c      	cmp	r3, #12
 8001ce0:	d1ef      	bne.n	8001cc2 <HAL_RCC_ClockConfig+0x132>
 8001ce2:	e024      	b.n	8001d2e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d11b      	bne.n	8001d24 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cec:	e009      	b.n	8001d02 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cee:	f7ff f80b 	bl	8000d08 <HAL_GetTick>
 8001cf2:	0002      	movs	r2, r0
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	4a42      	ldr	r2, [pc, #264]	; (8001e04 <HAL_RCC_ClockConfig+0x274>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e079      	b.n	8001df6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d02:	4b41      	ldr	r3, [pc, #260]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	220c      	movs	r2, #12
 8001d08:	4013      	ands	r3, r2
 8001d0a:	2b04      	cmp	r3, #4
 8001d0c:	d1ef      	bne.n	8001cee <HAL_RCC_ClockConfig+0x15e>
 8001d0e:	e00e      	b.n	8001d2e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d10:	f7fe fffa 	bl	8000d08 <HAL_GetTick>
 8001d14:	0002      	movs	r2, r0
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	4a3a      	ldr	r2, [pc, #232]	; (8001e04 <HAL_RCC_ClockConfig+0x274>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d901      	bls.n	8001d24 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001d20:	2303      	movs	r3, #3
 8001d22:	e068      	b.n	8001df6 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001d24:	4b38      	ldr	r3, [pc, #224]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	220c      	movs	r2, #12
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	d1f0      	bne.n	8001d10 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d2e:	4b34      	ldr	r3, [pc, #208]	; (8001e00 <HAL_RCC_ClockConfig+0x270>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	2201      	movs	r2, #1
 8001d34:	4013      	ands	r3, r2
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d21e      	bcs.n	8001d7a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d3c:	4b30      	ldr	r3, [pc, #192]	; (8001e00 <HAL_RCC_ClockConfig+0x270>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2201      	movs	r2, #1
 8001d42:	4393      	bics	r3, r2
 8001d44:	0019      	movs	r1, r3
 8001d46:	4b2e      	ldr	r3, [pc, #184]	; (8001e00 <HAL_RCC_ClockConfig+0x270>)
 8001d48:	683a      	ldr	r2, [r7, #0]
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d4e:	f7fe ffdb 	bl	8000d08 <HAL_GetTick>
 8001d52:	0003      	movs	r3, r0
 8001d54:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d56:	e009      	b.n	8001d6c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d58:	f7fe ffd6 	bl	8000d08 <HAL_GetTick>
 8001d5c:	0002      	movs	r2, r0
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	4a28      	ldr	r2, [pc, #160]	; (8001e04 <HAL_RCC_ClockConfig+0x274>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d901      	bls.n	8001d6c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e044      	b.n	8001df6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d6c:	4b24      	ldr	r3, [pc, #144]	; (8001e00 <HAL_RCC_ClockConfig+0x270>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2201      	movs	r2, #1
 8001d72:	4013      	ands	r3, r2
 8001d74:	683a      	ldr	r2, [r7, #0]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d1ee      	bne.n	8001d58 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2204      	movs	r2, #4
 8001d80:	4013      	ands	r3, r2
 8001d82:	d009      	beq.n	8001d98 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d84:	4b20      	ldr	r3, [pc, #128]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	4a20      	ldr	r2, [pc, #128]	; (8001e0c <HAL_RCC_ClockConfig+0x27c>)
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	0019      	movs	r1, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	68da      	ldr	r2, [r3, #12]
 8001d92:	4b1d      	ldr	r3, [pc, #116]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001d94:	430a      	orrs	r2, r1
 8001d96:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2208      	movs	r2, #8
 8001d9e:	4013      	ands	r3, r2
 8001da0:	d00a      	beq.n	8001db8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001da2:	4b19      	ldr	r3, [pc, #100]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	4a1a      	ldr	r2, [pc, #104]	; (8001e10 <HAL_RCC_ClockConfig+0x280>)
 8001da8:	4013      	ands	r3, r2
 8001daa:	0019      	movs	r1, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	00da      	lsls	r2, r3, #3
 8001db2:	4b15      	ldr	r3, [pc, #84]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001db4:	430a      	orrs	r2, r1
 8001db6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001db8:	f000 f832 	bl	8001e20 <HAL_RCC_GetSysClockFreq>
 8001dbc:	0001      	movs	r1, r0
 8001dbe:	4b12      	ldr	r3, [pc, #72]	; (8001e08 <HAL_RCC_ClockConfig+0x278>)
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	091b      	lsrs	r3, r3, #4
 8001dc4:	220f      	movs	r2, #15
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	4a12      	ldr	r2, [pc, #72]	; (8001e14 <HAL_RCC_ClockConfig+0x284>)
 8001dca:	5cd3      	ldrb	r3, [r2, r3]
 8001dcc:	000a      	movs	r2, r1
 8001dce:	40da      	lsrs	r2, r3
 8001dd0:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <HAL_RCC_ClockConfig+0x288>)
 8001dd2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001dd4:	4b11      	ldr	r3, [pc, #68]	; (8001e1c <HAL_RCC_ClockConfig+0x28c>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	250b      	movs	r5, #11
 8001dda:	197c      	adds	r4, r7, r5
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f7fe ff4d 	bl	8000c7c <HAL_InitTick>
 8001de2:	0003      	movs	r3, r0
 8001de4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001de6:	197b      	adds	r3, r7, r5
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d002      	beq.n	8001df4 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001dee:	197b      	adds	r3, r7, r5
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	e000      	b.n	8001df6 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	0018      	movs	r0, r3
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	b004      	add	sp, #16
 8001dfc:	bdb0      	pop	{r4, r5, r7, pc}
 8001dfe:	46c0      	nop			; (mov r8, r8)
 8001e00:	40022000 	.word	0x40022000
 8001e04:	00001388 	.word	0x00001388
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	fffff8ff 	.word	0xfffff8ff
 8001e10:	ffffc7ff 	.word	0xffffc7ff
 8001e14:	08003d30 	.word	0x08003d30
 8001e18:	20000000 	.word	0x20000000
 8001e1c:	20000004 	.word	0x20000004

08001e20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e20:	b5b0      	push	{r4, r5, r7, lr}
 8001e22:	b08e      	sub	sp, #56	; 0x38
 8001e24:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001e26:	4b4c      	ldr	r3, [pc, #304]	; (8001f58 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e2e:	230c      	movs	r3, #12
 8001e30:	4013      	ands	r3, r2
 8001e32:	2b0c      	cmp	r3, #12
 8001e34:	d014      	beq.n	8001e60 <HAL_RCC_GetSysClockFreq+0x40>
 8001e36:	d900      	bls.n	8001e3a <HAL_RCC_GetSysClockFreq+0x1a>
 8001e38:	e07b      	b.n	8001f32 <HAL_RCC_GetSysClockFreq+0x112>
 8001e3a:	2b04      	cmp	r3, #4
 8001e3c:	d002      	beq.n	8001e44 <HAL_RCC_GetSysClockFreq+0x24>
 8001e3e:	2b08      	cmp	r3, #8
 8001e40:	d00b      	beq.n	8001e5a <HAL_RCC_GetSysClockFreq+0x3a>
 8001e42:	e076      	b.n	8001f32 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001e44:	4b44      	ldr	r3, [pc, #272]	; (8001f58 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2210      	movs	r2, #16
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	d002      	beq.n	8001e54 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001e4e:	4b43      	ldr	r3, [pc, #268]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x13c>)
 8001e50:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001e52:	e07c      	b.n	8001f4e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001e54:	4b42      	ldr	r3, [pc, #264]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x140>)
 8001e56:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e58:	e079      	b.n	8001f4e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e5a:	4b42      	ldr	r3, [pc, #264]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x144>)
 8001e5c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e5e:	e076      	b.n	8001f4e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e62:	0c9a      	lsrs	r2, r3, #18
 8001e64:	230f      	movs	r3, #15
 8001e66:	401a      	ands	r2, r3
 8001e68:	4b3f      	ldr	r3, [pc, #252]	; (8001f68 <HAL_RCC_GetSysClockFreq+0x148>)
 8001e6a:	5c9b      	ldrb	r3, [r3, r2]
 8001e6c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e70:	0d9a      	lsrs	r2, r3, #22
 8001e72:	2303      	movs	r3, #3
 8001e74:	4013      	ands	r3, r2
 8001e76:	3301      	adds	r3, #1
 8001e78:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e7a:	4b37      	ldr	r3, [pc, #220]	; (8001f58 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e7c:	68da      	ldr	r2, [r3, #12]
 8001e7e:	2380      	movs	r3, #128	; 0x80
 8001e80:	025b      	lsls	r3, r3, #9
 8001e82:	4013      	ands	r3, r2
 8001e84:	d01a      	beq.n	8001ebc <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e88:	61bb      	str	r3, [r7, #24]
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61fb      	str	r3, [r7, #28]
 8001e8e:	4a35      	ldr	r2, [pc, #212]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x144>)
 8001e90:	2300      	movs	r3, #0
 8001e92:	69b8      	ldr	r0, [r7, #24]
 8001e94:	69f9      	ldr	r1, [r7, #28]
 8001e96:	f7fe f9e3 	bl	8000260 <__aeabi_lmul>
 8001e9a:	0002      	movs	r2, r0
 8001e9c:	000b      	movs	r3, r1
 8001e9e:	0010      	movs	r0, r2
 8001ea0:	0019      	movs	r1, r3
 8001ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea4:	613b      	str	r3, [r7, #16]
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	617b      	str	r3, [r7, #20]
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	f7fe f9b7 	bl	8000220 <__aeabi_uldivmod>
 8001eb2:	0002      	movs	r2, r0
 8001eb4:	000b      	movs	r3, r1
 8001eb6:	0013      	movs	r3, r2
 8001eb8:	637b      	str	r3, [r7, #52]	; 0x34
 8001eba:	e037      	b.n	8001f2c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001ebc:	4b26      	ldr	r3, [pc, #152]	; (8001f58 <HAL_RCC_GetSysClockFreq+0x138>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2210      	movs	r2, #16
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d01a      	beq.n	8001efc <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ec8:	60bb      	str	r3, [r7, #8]
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	4a23      	ldr	r2, [pc, #140]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x13c>)
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	68b8      	ldr	r0, [r7, #8]
 8001ed4:	68f9      	ldr	r1, [r7, #12]
 8001ed6:	f7fe f9c3 	bl	8000260 <__aeabi_lmul>
 8001eda:	0002      	movs	r2, r0
 8001edc:	000b      	movs	r3, r1
 8001ede:	0010      	movs	r0, r2
 8001ee0:	0019      	movs	r1, r3
 8001ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee4:	603b      	str	r3, [r7, #0]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	607b      	str	r3, [r7, #4]
 8001eea:	683a      	ldr	r2, [r7, #0]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f7fe f997 	bl	8000220 <__aeabi_uldivmod>
 8001ef2:	0002      	movs	r2, r0
 8001ef4:	000b      	movs	r3, r1
 8001ef6:	0013      	movs	r3, r2
 8001ef8:	637b      	str	r3, [r7, #52]	; 0x34
 8001efa:	e017      	b.n	8001f2c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001efe:	0018      	movs	r0, r3
 8001f00:	2300      	movs	r3, #0
 8001f02:	0019      	movs	r1, r3
 8001f04:	4a16      	ldr	r2, [pc, #88]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x140>)
 8001f06:	2300      	movs	r3, #0
 8001f08:	f7fe f9aa 	bl	8000260 <__aeabi_lmul>
 8001f0c:	0002      	movs	r2, r0
 8001f0e:	000b      	movs	r3, r1
 8001f10:	0010      	movs	r0, r2
 8001f12:	0019      	movs	r1, r3
 8001f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f16:	001c      	movs	r4, r3
 8001f18:	2300      	movs	r3, #0
 8001f1a:	001d      	movs	r5, r3
 8001f1c:	0022      	movs	r2, r4
 8001f1e:	002b      	movs	r3, r5
 8001f20:	f7fe f97e 	bl	8000220 <__aeabi_uldivmod>
 8001f24:	0002      	movs	r2, r0
 8001f26:	000b      	movs	r3, r1
 8001f28:	0013      	movs	r3, r2
 8001f2a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f2e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f30:	e00d      	b.n	8001f4e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001f32:	4b09      	ldr	r3, [pc, #36]	; (8001f58 <HAL_RCC_GetSysClockFreq+0x138>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	0b5b      	lsrs	r3, r3, #13
 8001f38:	2207      	movs	r2, #7
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001f3e:	6a3b      	ldr	r3, [r7, #32]
 8001f40:	3301      	adds	r3, #1
 8001f42:	2280      	movs	r2, #128	; 0x80
 8001f44:	0212      	lsls	r2, r2, #8
 8001f46:	409a      	lsls	r2, r3
 8001f48:	0013      	movs	r3, r2
 8001f4a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f4c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001f50:	0018      	movs	r0, r3
 8001f52:	46bd      	mov	sp, r7
 8001f54:	b00e      	add	sp, #56	; 0x38
 8001f56:	bdb0      	pop	{r4, r5, r7, pc}
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	003d0900 	.word	0x003d0900
 8001f60:	00f42400 	.word	0x00f42400
 8001f64:	007a1200 	.word	0x007a1200
 8001f68:	08003d48 	.word	0x08003d48

08001f6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f70:	4b02      	ldr	r3, [pc, #8]	; (8001f7c <HAL_RCC_GetHCLKFreq+0x10>)
 8001f72:	681b      	ldr	r3, [r3, #0]
}
 8001f74:	0018      	movs	r0, r3
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	46c0      	nop			; (mov r8, r8)
 8001f7c:	20000000 	.word	0x20000000

08001f80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f84:	f7ff fff2 	bl	8001f6c <HAL_RCC_GetHCLKFreq>
 8001f88:	0001      	movs	r1, r0
 8001f8a:	4b06      	ldr	r3, [pc, #24]	; (8001fa4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f8c:	68db      	ldr	r3, [r3, #12]
 8001f8e:	0a1b      	lsrs	r3, r3, #8
 8001f90:	2207      	movs	r2, #7
 8001f92:	4013      	ands	r3, r2
 8001f94:	4a04      	ldr	r2, [pc, #16]	; (8001fa8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f96:	5cd3      	ldrb	r3, [r2, r3]
 8001f98:	40d9      	lsrs	r1, r3
 8001f9a:	000b      	movs	r3, r1
}
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	46c0      	nop			; (mov r8, r8)
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	08003d40 	.word	0x08003d40

08001fac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001fb0:	f7ff ffdc 	bl	8001f6c <HAL_RCC_GetHCLKFreq>
 8001fb4:	0001      	movs	r1, r0
 8001fb6:	4b06      	ldr	r3, [pc, #24]	; (8001fd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	0adb      	lsrs	r3, r3, #11
 8001fbc:	2207      	movs	r2, #7
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	4a04      	ldr	r2, [pc, #16]	; (8001fd4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001fc2:	5cd3      	ldrb	r3, [r2, r3]
 8001fc4:	40d9      	lsrs	r1, r3
 8001fc6:	000b      	movs	r3, r1
}
 8001fc8:	0018      	movs	r0, r3
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	46c0      	nop			; (mov r8, r8)
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	08003d40 	.word	0x08003d40

08001fd8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b086      	sub	sp, #24
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001fe0:	2017      	movs	r0, #23
 8001fe2:	183b      	adds	r3, r7, r0
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2220      	movs	r2, #32
 8001fee:	4013      	ands	r3, r2
 8001ff0:	d100      	bne.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001ff2:	e0c2      	b.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ff4:	4b98      	ldr	r3, [pc, #608]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001ff6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ff8:	2380      	movs	r3, #128	; 0x80
 8001ffa:	055b      	lsls	r3, r3, #21
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	d109      	bne.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002000:	4b95      	ldr	r3, [pc, #596]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002002:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002004:	4b94      	ldr	r3, [pc, #592]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002006:	2180      	movs	r1, #128	; 0x80
 8002008:	0549      	lsls	r1, r1, #21
 800200a:	430a      	orrs	r2, r1
 800200c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800200e:	183b      	adds	r3, r7, r0
 8002010:	2201      	movs	r2, #1
 8002012:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002014:	4b91      	ldr	r3, [pc, #580]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	2380      	movs	r3, #128	; 0x80
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	4013      	ands	r3, r2
 800201e:	d11a      	bne.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002020:	4b8e      	ldr	r3, [pc, #568]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	4b8d      	ldr	r3, [pc, #564]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002026:	2180      	movs	r1, #128	; 0x80
 8002028:	0049      	lsls	r1, r1, #1
 800202a:	430a      	orrs	r2, r1
 800202c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800202e:	f7fe fe6b 	bl	8000d08 <HAL_GetTick>
 8002032:	0003      	movs	r3, r0
 8002034:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002036:	e008      	b.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002038:	f7fe fe66 	bl	8000d08 <HAL_GetTick>
 800203c:	0002      	movs	r2, r0
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	2b64      	cmp	r3, #100	; 0x64
 8002044:	d901      	bls.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e102      	b.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x278>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800204a:	4b84      	ldr	r3, [pc, #528]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	2380      	movs	r3, #128	; 0x80
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	4013      	ands	r3, r2
 8002054:	d0f0      	beq.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002056:	4b80      	ldr	r3, [pc, #512]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	23c0      	movs	r3, #192	; 0xc0
 800205c:	039b      	lsls	r3, r3, #14
 800205e:	4013      	ands	r3, r2
 8002060:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685a      	ldr	r2, [r3, #4]
 8002066:	23c0      	movs	r3, #192	; 0xc0
 8002068:	039b      	lsls	r3, r3, #14
 800206a:	4013      	ands	r3, r2
 800206c:	68fa      	ldr	r2, [r7, #12]
 800206e:	429a      	cmp	r2, r3
 8002070:	d013      	beq.n	800209a <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685a      	ldr	r2, [r3, #4]
 8002076:	23c0      	movs	r3, #192	; 0xc0
 8002078:	029b      	lsls	r3, r3, #10
 800207a:	401a      	ands	r2, r3
 800207c:	23c0      	movs	r3, #192	; 0xc0
 800207e:	029b      	lsls	r3, r3, #10
 8002080:	429a      	cmp	r2, r3
 8002082:	d10a      	bne.n	800209a <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002084:	4b74      	ldr	r3, [pc, #464]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	2380      	movs	r3, #128	; 0x80
 800208a:	029b      	lsls	r3, r3, #10
 800208c:	401a      	ands	r2, r3
 800208e:	2380      	movs	r3, #128	; 0x80
 8002090:	029b      	lsls	r3, r3, #10
 8002092:	429a      	cmp	r2, r3
 8002094:	d101      	bne.n	800209a <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e0da      	b.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x278>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800209a:	4b6f      	ldr	r3, [pc, #444]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800209c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800209e:	23c0      	movs	r3, #192	; 0xc0
 80020a0:	029b      	lsls	r3, r3, #10
 80020a2:	4013      	ands	r3, r2
 80020a4:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d03b      	beq.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685a      	ldr	r2, [r3, #4]
 80020b0:	23c0      	movs	r3, #192	; 0xc0
 80020b2:	029b      	lsls	r3, r3, #10
 80020b4:	4013      	ands	r3, r2
 80020b6:	68fa      	ldr	r2, [r7, #12]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d033      	beq.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2220      	movs	r2, #32
 80020c2:	4013      	ands	r3, r2
 80020c4:	d02e      	beq.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80020c6:	4b64      	ldr	r3, [pc, #400]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80020c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020ca:	4a65      	ldr	r2, [pc, #404]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80020cc:	4013      	ands	r3, r2
 80020ce:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020d0:	4b61      	ldr	r3, [pc, #388]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80020d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020d4:	4b60      	ldr	r3, [pc, #384]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80020d6:	2180      	movs	r1, #128	; 0x80
 80020d8:	0309      	lsls	r1, r1, #12
 80020da:	430a      	orrs	r2, r1
 80020dc:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020de:	4b5e      	ldr	r3, [pc, #376]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80020e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020e2:	4b5d      	ldr	r3, [pc, #372]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80020e4:	495f      	ldr	r1, [pc, #380]	; (8002264 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80020e6:	400a      	ands	r2, r1
 80020e8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80020ea:	4b5b      	ldr	r3, [pc, #364]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80020ec:	68fa      	ldr	r2, [r7, #12]
 80020ee:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80020f0:	68fa      	ldr	r2, [r7, #12]
 80020f2:	2380      	movs	r3, #128	; 0x80
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	4013      	ands	r3, r2
 80020f8:	d014      	beq.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020fa:	f7fe fe05 	bl	8000d08 <HAL_GetTick>
 80020fe:	0003      	movs	r3, r0
 8002100:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002102:	e009      	b.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002104:	f7fe fe00 	bl	8000d08 <HAL_GetTick>
 8002108:	0002      	movs	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	4a56      	ldr	r2, [pc, #344]	; (8002268 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d901      	bls.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002114:	2303      	movs	r3, #3
 8002116:	e09b      	b.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x278>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002118:	4b4f      	ldr	r3, [pc, #316]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800211a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800211c:	2380      	movs	r3, #128	; 0x80
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4013      	ands	r3, r2
 8002122:	d0ef      	beq.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	685a      	ldr	r2, [r3, #4]
 8002128:	23c0      	movs	r3, #192	; 0xc0
 800212a:	029b      	lsls	r3, r3, #10
 800212c:	401a      	ands	r2, r3
 800212e:	23c0      	movs	r3, #192	; 0xc0
 8002130:	029b      	lsls	r3, r3, #10
 8002132:	429a      	cmp	r2, r3
 8002134:	d10c      	bne.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002136:	4b48      	ldr	r3, [pc, #288]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a4c      	ldr	r2, [pc, #304]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800213c:	4013      	ands	r3, r2
 800213e:	0019      	movs	r1, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685a      	ldr	r2, [r3, #4]
 8002144:	23c0      	movs	r3, #192	; 0xc0
 8002146:	039b      	lsls	r3, r3, #14
 8002148:	401a      	ands	r2, r3
 800214a:	4b43      	ldr	r3, [pc, #268]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800214c:	430a      	orrs	r2, r1
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	4b41      	ldr	r3, [pc, #260]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002152:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685a      	ldr	r2, [r3, #4]
 8002158:	23c0      	movs	r3, #192	; 0xc0
 800215a:	029b      	lsls	r3, r3, #10
 800215c:	401a      	ands	r2, r3
 800215e:	4b3e      	ldr	r3, [pc, #248]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002160:	430a      	orrs	r2, r1
 8002162:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002164:	2317      	movs	r3, #23
 8002166:	18fb      	adds	r3, r7, r3
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d105      	bne.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800216e:	4b3a      	ldr	r3, [pc, #232]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002170:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002172:	4b39      	ldr	r3, [pc, #228]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002174:	493e      	ldr	r1, [pc, #248]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002176:	400a      	ands	r2, r1
 8002178:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2201      	movs	r2, #1
 8002180:	4013      	ands	r3, r2
 8002182:	d009      	beq.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002184:	4b34      	ldr	r3, [pc, #208]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002188:	2203      	movs	r2, #3
 800218a:	4393      	bics	r3, r2
 800218c:	0019      	movs	r1, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	689a      	ldr	r2, [r3, #8]
 8002192:	4b31      	ldr	r3, [pc, #196]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002194:	430a      	orrs	r2, r1
 8002196:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2202      	movs	r2, #2
 800219e:	4013      	ands	r3, r2
 80021a0:	d009      	beq.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021a2:	4b2d      	ldr	r3, [pc, #180]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80021a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021a6:	220c      	movs	r2, #12
 80021a8:	4393      	bics	r3, r2
 80021aa:	0019      	movs	r1, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	68da      	ldr	r2, [r3, #12]
 80021b0:	4b29      	ldr	r3, [pc, #164]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80021b2:	430a      	orrs	r2, r1
 80021b4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2204      	movs	r2, #4
 80021bc:	4013      	ands	r3, r2
 80021be:	d009      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80021c0:	4b25      	ldr	r3, [pc, #148]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80021c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021c4:	4a2b      	ldr	r2, [pc, #172]	; (8002274 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80021c6:	4013      	ands	r3, r2
 80021c8:	0019      	movs	r1, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	691a      	ldr	r2, [r3, #16]
 80021ce:	4b22      	ldr	r3, [pc, #136]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80021d0:	430a      	orrs	r2, r1
 80021d2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2208      	movs	r2, #8
 80021da:	4013      	ands	r3, r2
 80021dc:	d009      	beq.n	80021f2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021de:	4b1e      	ldr	r3, [pc, #120]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80021e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e2:	4a25      	ldr	r2, [pc, #148]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80021e4:	4013      	ands	r3, r2
 80021e6:	0019      	movs	r1, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	695a      	ldr	r2, [r3, #20]
 80021ec:	4b1a      	ldr	r3, [pc, #104]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80021ee:	430a      	orrs	r2, r1
 80021f0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	2380      	movs	r3, #128	; 0x80
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	4013      	ands	r3, r2
 80021fc:	d009      	beq.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021fe:	4b16      	ldr	r3, [pc, #88]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002202:	4a17      	ldr	r2, [pc, #92]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8002204:	4013      	ands	r3, r2
 8002206:	0019      	movs	r1, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	699a      	ldr	r2, [r3, #24]
 800220c:	4b12      	ldr	r3, [pc, #72]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800220e:	430a      	orrs	r2, r1
 8002210:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2240      	movs	r2, #64	; 0x40
 8002218:	4013      	ands	r3, r2
 800221a:	d009      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800221c:	4b0e      	ldr	r3, [pc, #56]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800221e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002220:	4a16      	ldr	r2, [pc, #88]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8002222:	4013      	ands	r3, r2
 8002224:	0019      	movs	r1, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6a1a      	ldr	r2, [r3, #32]
 800222a:	4b0b      	ldr	r3, [pc, #44]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800222c:	430a      	orrs	r2, r1
 800222e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2280      	movs	r2, #128	; 0x80
 8002236:	4013      	ands	r3, r2
 8002238:	d009      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800223a:	4b07      	ldr	r3, [pc, #28]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800223c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800223e:	4a10      	ldr	r2, [pc, #64]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8002240:	4013      	ands	r3, r2
 8002242:	0019      	movs	r1, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	69da      	ldr	r2, [r3, #28]
 8002248:	4b03      	ldr	r3, [pc, #12]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800224a:	430a      	orrs	r2, r1
 800224c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	0018      	movs	r0, r3
 8002252:	46bd      	mov	sp, r7
 8002254:	b006      	add	sp, #24
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40021000 	.word	0x40021000
 800225c:	40007000 	.word	0x40007000
 8002260:	fffcffff 	.word	0xfffcffff
 8002264:	fff7ffff 	.word	0xfff7ffff
 8002268:	00001388 	.word	0x00001388
 800226c:	ffcfffff 	.word	0xffcfffff
 8002270:	efffffff 	.word	0xefffffff
 8002274:	fffff3ff 	.word	0xfffff3ff
 8002278:	ffffcfff 	.word	0xffffcfff
 800227c:	fbffffff 	.word	0xfbffffff
 8002280:	fff3ffff 	.word	0xfff3ffff

08002284 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d101      	bne.n	8002296 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e08e      	b.n	80023b4 <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2221      	movs	r2, #33	; 0x21
 800229a:	5c9b      	ldrb	r3, [r3, r2]
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d107      	bne.n	80022b2 <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2220      	movs	r2, #32
 80022a6:	2100      	movs	r1, #0
 80022a8:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	0018      	movs	r0, r3
 80022ae:	f7fe fb7b 	bl	80009a8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2221      	movs	r2, #33	; 0x21
 80022b6:	2102      	movs	r1, #2
 80022b8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	22ca      	movs	r2, #202	; 0xca
 80022c0:	625a      	str	r2, [r3, #36]	; 0x24
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2253      	movs	r2, #83	; 0x53
 80022c8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	0018      	movs	r0, r3
 80022ce:	f000 fbb2 	bl	8002a36 <RTC_EnterInitMode>
 80022d2:	1e03      	subs	r3, r0, #0
 80022d4:	d009      	beq.n	80022ea <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	22ff      	movs	r2, #255	; 0xff
 80022dc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2221      	movs	r2, #33	; 0x21
 80022e2:	2104      	movs	r1, #4
 80022e4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e064      	b.n	80023b4 <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4931      	ldr	r1, [pc, #196]	; (80023bc <HAL_RTC_Init+0x138>)
 80022f6:	400a      	ands	r2, r1
 80022f8:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	6899      	ldr	r1, [r3, #8]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	685a      	ldr	r2, [r3, #4]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	691b      	ldr	r3, [r3, #16]
 8002308:	431a      	orrs	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	431a      	orrs	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	430a      	orrs	r2, r1
 8002316:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	68d2      	ldr	r2, [r2, #12]
 8002320:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	6919      	ldr	r1, [r3, #16]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	041a      	lsls	r2, r3, #16
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68da      	ldr	r2, [r3, #12]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2180      	movs	r1, #128	; 0x80
 8002342:	438a      	bics	r2, r1
 8002344:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2103      	movs	r1, #3
 8002352:	438a      	bics	r2, r1
 8002354:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	69da      	ldr	r2, [r3, #28]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	695b      	ldr	r3, [r3, #20]
 8002364:	431a      	orrs	r2, r3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	430a      	orrs	r2, r1
 800236c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	2220      	movs	r2, #32
 8002376:	4013      	ands	r3, r2
 8002378:	d113      	bne.n	80023a2 <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	0018      	movs	r0, r3
 800237e:	f000 fb33 	bl	80029e8 <HAL_RTC_WaitForSynchro>
 8002382:	1e03      	subs	r3, r0, #0
 8002384:	d00d      	beq.n	80023a2 <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	22ff      	movs	r2, #255	; 0xff
 800238c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2221      	movs	r2, #33	; 0x21
 8002392:	2104      	movs	r1, #4
 8002394:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2220      	movs	r2, #32
 800239a:	2100      	movs	r1, #0
 800239c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e008      	b.n	80023b4 <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	22ff      	movs	r2, #255	; 0xff
 80023a8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2221      	movs	r2, #33	; 0x21
 80023ae:	2101      	movs	r1, #1
 80023b0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80023b2:	2300      	movs	r3, #0
  }
}
 80023b4:	0018      	movs	r0, r3
 80023b6:	46bd      	mov	sp, r7
 80023b8:	b002      	add	sp, #8
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	ff8fffbf 	.word	0xff8fffbf

080023c0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80023c0:	b590      	push	{r4, r7, lr}
 80023c2:	b087      	sub	sp, #28
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2220      	movs	r2, #32
 80023d0:	5c9b      	ldrb	r3, [r3, r2]
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d101      	bne.n	80023da <HAL_RTC_SetTime+0x1a>
 80023d6:	2302      	movs	r3, #2
 80023d8:	e0ad      	b.n	8002536 <HAL_RTC_SetTime+0x176>
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2220      	movs	r2, #32
 80023de:	2101      	movs	r1, #1
 80023e0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2221      	movs	r2, #33	; 0x21
 80023e6:	2102      	movs	r1, #2
 80023e8:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d125      	bne.n	800243c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	2240      	movs	r2, #64	; 0x40
 80023f8:	4013      	ands	r3, r2
 80023fa:	d102      	bne.n	8002402 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	2200      	movs	r2, #0
 8002400:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	0018      	movs	r0, r3
 8002408:	f000 fb3f 	bl	8002a8a <RTC_ByteToBcd2>
 800240c:	0003      	movs	r3, r0
 800240e:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	785b      	ldrb	r3, [r3, #1]
 8002414:	0018      	movs	r0, r3
 8002416:	f000 fb38 	bl	8002a8a <RTC_ByteToBcd2>
 800241a:	0003      	movs	r3, r0
 800241c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800241e:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	789b      	ldrb	r3, [r3, #2]
 8002424:	0018      	movs	r0, r3
 8002426:	f000 fb30 	bl	8002a8a <RTC_ByteToBcd2>
 800242a:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800242c:	0022      	movs	r2, r4
 800242e:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	78db      	ldrb	r3, [r3, #3]
 8002434:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002436:	4313      	orrs	r3, r2
 8002438:	617b      	str	r3, [r7, #20]
 800243a:	e017      	b.n	800246c <HAL_RTC_SetTime+0xac>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	2240      	movs	r2, #64	; 0x40
 8002444:	4013      	ands	r3, r2
 8002446:	d102      	bne.n	800244e <HAL_RTC_SetTime+0x8e>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	2200      	movs	r2, #0
 800244c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	785b      	ldrb	r3, [r3, #1]
 8002458:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800245a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800245c:	68ba      	ldr	r2, [r7, #8]
 800245e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002460:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	78db      	ldrb	r3, [r3, #3]
 8002466:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002468:	4313      	orrs	r3, r2
 800246a:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	22ca      	movs	r2, #202	; 0xca
 8002472:	625a      	str	r2, [r3, #36]	; 0x24
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2253      	movs	r2, #83	; 0x53
 800247a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	0018      	movs	r0, r3
 8002480:	f000 fad9 	bl	8002a36 <RTC_EnterInitMode>
 8002484:	1e03      	subs	r3, r0, #0
 8002486:	d00d      	beq.n	80024a4 <HAL_RTC_SetTime+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	22ff      	movs	r2, #255	; 0xff
 800248e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2221      	movs	r2, #33	; 0x21
 8002494:	2104      	movs	r1, #4
 8002496:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2220      	movs	r2, #32
 800249c:	2100      	movs	r1, #0
 800249e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e048      	b.n	8002536 <HAL_RTC_SetTime+0x176>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	697a      	ldr	r2, [r7, #20]
 80024aa:	4925      	ldr	r1, [pc, #148]	; (8002540 <HAL_RTC_SetTime+0x180>)
 80024ac:	400a      	ands	r2, r1
 80024ae:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	689a      	ldr	r2, [r3, #8]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4922      	ldr	r1, [pc, #136]	; (8002544 <HAL_RTC_SetTime+0x184>)
 80024bc:	400a      	ands	r2, r1
 80024be:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6899      	ldr	r1, [r3, #8]
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	68da      	ldr	r2, [r3, #12]
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	431a      	orrs	r2, r3
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	430a      	orrs	r2, r1
 80024d6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	68da      	ldr	r2, [r3, #12]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	2180      	movs	r1, #128	; 0x80
 80024e4:	438a      	bics	r2, r1
 80024e6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	2220      	movs	r2, #32
 80024f0:	4013      	ands	r3, r2
 80024f2:	d113      	bne.n	800251c <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	0018      	movs	r0, r3
 80024f8:	f000 fa76 	bl	80029e8 <HAL_RTC_WaitForSynchro>
 80024fc:	1e03      	subs	r3, r0, #0
 80024fe:	d00d      	beq.n	800251c <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	22ff      	movs	r2, #255	; 0xff
 8002506:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2221      	movs	r2, #33	; 0x21
 800250c:	2104      	movs	r1, #4
 800250e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2220      	movs	r2, #32
 8002514:	2100      	movs	r1, #0
 8002516:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e00c      	b.n	8002536 <HAL_RTC_SetTime+0x176>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	22ff      	movs	r2, #255	; 0xff
 8002522:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2221      	movs	r2, #33	; 0x21
 8002528:	2101      	movs	r1, #1
 800252a:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2220      	movs	r2, #32
 8002530:	2100      	movs	r1, #0
 8002532:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002534:	2300      	movs	r3, #0
  }
}
 8002536:	0018      	movs	r0, r3
 8002538:	46bd      	mov	sp, r7
 800253a:	b007      	add	sp, #28
 800253c:	bd90      	pop	{r4, r7, pc}
 800253e:	46c0      	nop			; (mov r8, r8)
 8002540:	007f7f7f 	.word	0x007f7f7f
 8002544:	fffbffff 	.word	0xfffbffff

08002548 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002548:	b590      	push	{r4, r7, lr}
 800254a:	b087      	sub	sp, #28
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2220      	movs	r2, #32
 8002558:	5c9b      	ldrb	r3, [r3, r2]
 800255a:	2b01      	cmp	r3, #1
 800255c:	d101      	bne.n	8002562 <HAL_RTC_SetDate+0x1a>
 800255e:	2302      	movs	r3, #2
 8002560:	e099      	b.n	8002696 <HAL_RTC_SetDate+0x14e>
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2220      	movs	r2, #32
 8002566:	2101      	movs	r1, #1
 8002568:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2221      	movs	r2, #33	; 0x21
 800256e:	2102      	movs	r1, #2
 8002570:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d10e      	bne.n	8002596 <HAL_RTC_SetDate+0x4e>
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	785b      	ldrb	r3, [r3, #1]
 800257c:	001a      	movs	r2, r3
 800257e:	2310      	movs	r3, #16
 8002580:	4013      	ands	r3, r2
 8002582:	d008      	beq.n	8002596 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	785b      	ldrb	r3, [r3, #1]
 8002588:	2210      	movs	r2, #16
 800258a:	4393      	bics	r3, r2
 800258c:	b2db      	uxtb	r3, r3
 800258e:	330a      	adds	r3, #10
 8002590:	b2da      	uxtb	r2, r3
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d11c      	bne.n	80025d6 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	78db      	ldrb	r3, [r3, #3]
 80025a0:	0018      	movs	r0, r3
 80025a2:	f000 fa72 	bl	8002a8a <RTC_ByteToBcd2>
 80025a6:	0003      	movs	r3, r0
 80025a8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	785b      	ldrb	r3, [r3, #1]
 80025ae:	0018      	movs	r0, r3
 80025b0:	f000 fa6b 	bl	8002a8a <RTC_ByteToBcd2>
 80025b4:	0003      	movs	r3, r0
 80025b6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80025b8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	789b      	ldrb	r3, [r3, #2]
 80025be:	0018      	movs	r0, r3
 80025c0:	f000 fa63 	bl	8002a8a <RTC_ByteToBcd2>
 80025c4:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80025c6:	0022      	movs	r2, r4
 80025c8:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80025d0:	4313      	orrs	r3, r2
 80025d2:	617b      	str	r3, [r7, #20]
 80025d4:	e00e      	b.n	80025f4 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	78db      	ldrb	r3, [r3, #3]
 80025da:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	785b      	ldrb	r3, [r3, #1]
 80025e0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80025e2:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80025e4:	68ba      	ldr	r2, [r7, #8]
 80025e6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80025e8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80025f0:	4313      	orrs	r3, r2
 80025f2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	22ca      	movs	r2, #202	; 0xca
 80025fa:	625a      	str	r2, [r3, #36]	; 0x24
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2253      	movs	r2, #83	; 0x53
 8002602:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	0018      	movs	r0, r3
 8002608:	f000 fa15 	bl	8002a36 <RTC_EnterInitMode>
 800260c:	1e03      	subs	r3, r0, #0
 800260e:	d00d      	beq.n	800262c <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	22ff      	movs	r2, #255	; 0xff
 8002616:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2221      	movs	r2, #33	; 0x21
 800261c:	2104      	movs	r1, #4
 800261e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2220      	movs	r2, #32
 8002624:	2100      	movs	r1, #0
 8002626:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e034      	b.n	8002696 <HAL_RTC_SetDate+0x14e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	697a      	ldr	r2, [r7, #20]
 8002632:	491b      	ldr	r1, [pc, #108]	; (80026a0 <HAL_RTC_SetDate+0x158>)
 8002634:	400a      	ands	r2, r1
 8002636:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68da      	ldr	r2, [r3, #12]
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2180      	movs	r1, #128	; 0x80
 8002644:	438a      	bics	r2, r1
 8002646:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	2220      	movs	r2, #32
 8002650:	4013      	ands	r3, r2
 8002652:	d113      	bne.n	800267c <HAL_RTC_SetDate+0x134>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	0018      	movs	r0, r3
 8002658:	f000 f9c6 	bl	80029e8 <HAL_RTC_WaitForSynchro>
 800265c:	1e03      	subs	r3, r0, #0
 800265e:	d00d      	beq.n	800267c <HAL_RTC_SetDate+0x134>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	22ff      	movs	r2, #255	; 0xff
 8002666:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2221      	movs	r2, #33	; 0x21
 800266c:	2104      	movs	r1, #4
 800266e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2220      	movs	r2, #32
 8002674:	2100      	movs	r1, #0
 8002676:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e00c      	b.n	8002696 <HAL_RTC_SetDate+0x14e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	22ff      	movs	r2, #255	; 0xff
 8002682:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2221      	movs	r2, #33	; 0x21
 8002688:	2101      	movs	r1, #1
 800268a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2220      	movs	r2, #32
 8002690:	2100      	movs	r1, #0
 8002692:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002694:	2300      	movs	r3, #0
  }
}
 8002696:	0018      	movs	r0, r3
 8002698:	46bd      	mov	sp, r7
 800269a:	b007      	add	sp, #28
 800269c:	bd90      	pop	{r4, r7, pc}
 800269e:	46c0      	nop			; (mov r8, r8)
 80026a0:	00ffff3f 	.word	0x00ffff3f

080026a4 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80026a4:	b590      	push	{r4, r7, lr}
 80026a6:	b089      	sub	sp, #36	; 0x24
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	60f8      	str	r0, [r7, #12]
 80026ac:	60b9      	str	r1, [r7, #8]
 80026ae:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2220      	movs	r2, #32
 80026b4:	5c9b      	ldrb	r3, [r3, r2]
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d101      	bne.n	80026be <HAL_RTC_SetAlarm_IT+0x1a>
 80026ba:	2302      	movs	r3, #2
 80026bc:	e130      	b.n	8002920 <HAL_RTC_SetAlarm_IT+0x27c>
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2220      	movs	r2, #32
 80026c2:	2101      	movs	r1, #1
 80026c4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2221      	movs	r2, #33	; 0x21
 80026ca:	2102      	movs	r1, #2
 80026cc:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d136      	bne.n	8002742 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	2240      	movs	r2, #64	; 0x40
 80026dc:	4013      	ands	r3, r2
 80026de:	d102      	bne.n	80026e6 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	2200      	movs	r2, #0
 80026e4:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	0018      	movs	r0, r3
 80026ec:	f000 f9cd 	bl	8002a8a <RTC_ByteToBcd2>
 80026f0:	0003      	movs	r3, r0
 80026f2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	785b      	ldrb	r3, [r3, #1]
 80026f8:	0018      	movs	r0, r3
 80026fa:	f000 f9c6 	bl	8002a8a <RTC_ByteToBcd2>
 80026fe:	0003      	movs	r3, r0
 8002700:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002702:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	789b      	ldrb	r3, [r3, #2]
 8002708:	0018      	movs	r0, r3
 800270a:	f000 f9be 	bl	8002a8a <RTC_ByteToBcd2>
 800270e:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002710:	0022      	movs	r2, r4
 8002712:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	78db      	ldrb	r3, [r3, #3]
 8002718:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800271a:	431a      	orrs	r2, r3
 800271c:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	2220      	movs	r2, #32
 8002722:	5c9b      	ldrb	r3, [r3, r2]
 8002724:	0018      	movs	r0, r3
 8002726:	f000 f9b0 	bl	8002a8a <RTC_ByteToBcd2>
 800272a:	0003      	movs	r3, r0
 800272c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800272e:	0022      	movs	r2, r4
 8002730:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002736:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800273c:	4313      	orrs	r3, r2
 800273e:	61fb      	str	r3, [r7, #28]
 8002740:	e022      	b.n	8002788 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	2240      	movs	r2, #64	; 0x40
 800274a:	4013      	ands	r3, r2
 800274c:	d102      	bne.n	8002754 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	2200      	movs	r2, #0
 8002752:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	785b      	ldrb	r3, [r3, #1]
 800275e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002760:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002762:	68ba      	ldr	r2, [r7, #8]
 8002764:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002766:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	78db      	ldrb	r3, [r3, #3]
 800276c:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800276e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	2120      	movs	r1, #32
 8002774:	5c5b      	ldrb	r3, [r3, r1]
 8002776:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002778:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800277e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002784:	4313      	orrs	r3, r2
 8002786:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	685a      	ldr	r2, [r3, #4]
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	4313      	orrs	r3, r2
 8002792:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	22ca      	movs	r2, #202	; 0xca
 800279a:	625a      	str	r2, [r3, #36]	; 0x24
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2253      	movs	r2, #83	; 0x53
 80027a2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027a8:	2380      	movs	r3, #128	; 0x80
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d14e      	bne.n	800284e <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	689a      	ldr	r2, [r3, #8]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	495b      	ldr	r1, [pc, #364]	; (8002928 <HAL_RTC_SetAlarm_IT+0x284>)
 80027bc:	400a      	ands	r2, r1
 80027be:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	68db      	ldr	r3, [r3, #12]
 80027c6:	22ff      	movs	r2, #255	; 0xff
 80027c8:	401a      	ands	r2, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4957      	ldr	r1, [pc, #348]	; (800292c <HAL_RTC_SetAlarm_IT+0x288>)
 80027d0:	430a      	orrs	r2, r1
 80027d2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80027d4:	f7fe fa98 	bl	8000d08 <HAL_GetTick>
 80027d8:	0003      	movs	r3, r0
 80027da:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80027dc:	e016      	b.n	800280c <HAL_RTC_SetAlarm_IT+0x168>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80027de:	f7fe fa93 	bl	8000d08 <HAL_GetTick>
 80027e2:	0002      	movs	r2, r0
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	1ad2      	subs	r2, r2, r3
 80027e8:	23fa      	movs	r3, #250	; 0xfa
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d90d      	bls.n	800280c <HAL_RTC_SetAlarm_IT+0x168>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	22ff      	movs	r2, #255	; 0xff
 80027f6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2221      	movs	r2, #33	; 0x21
 80027fc:	2103      	movs	r1, #3
 80027fe:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2220      	movs	r2, #32
 8002804:	2100      	movs	r1, #0
 8002806:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	e089      	b.n	8002920 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	68db      	ldr	r3, [r3, #12]
 8002812:	2201      	movs	r2, #1
 8002814:	4013      	ands	r3, r2
 8002816:	d0e2      	beq.n	80027de <HAL_RTC_SetAlarm_IT+0x13a>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	69fa      	ldr	r2, [r7, #28]
 800281e:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	689a      	ldr	r2, [r3, #8]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2180      	movs	r1, #128	; 0x80
 8002834:	0049      	lsls	r1, r1, #1
 8002836:	430a      	orrs	r2, r1
 8002838:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	689a      	ldr	r2, [r3, #8]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2180      	movs	r1, #128	; 0x80
 8002846:	0149      	lsls	r1, r1, #5
 8002848:	430a      	orrs	r2, r1
 800284a:	609a      	str	r2, [r3, #8]
 800284c:	e04d      	b.n	80028ea <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4935      	ldr	r1, [pc, #212]	; (8002930 <HAL_RTC_SetAlarm_IT+0x28c>)
 800285a:	400a      	ands	r2, r1
 800285c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	22ff      	movs	r2, #255	; 0xff
 8002866:	401a      	ands	r2, r3
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4931      	ldr	r1, [pc, #196]	; (8002934 <HAL_RTC_SetAlarm_IT+0x290>)
 800286e:	430a      	orrs	r2, r1
 8002870:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002872:	f7fe fa49 	bl	8000d08 <HAL_GetTick>
 8002876:	0003      	movs	r3, r0
 8002878:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800287a:	e016      	b.n	80028aa <HAL_RTC_SetAlarm_IT+0x206>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800287c:	f7fe fa44 	bl	8000d08 <HAL_GetTick>
 8002880:	0002      	movs	r2, r0
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	1ad2      	subs	r2, r2, r3
 8002886:	23fa      	movs	r3, #250	; 0xfa
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	429a      	cmp	r2, r3
 800288c:	d90d      	bls.n	80028aa <HAL_RTC_SetAlarm_IT+0x206>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	22ff      	movs	r2, #255	; 0xff
 8002894:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2221      	movs	r2, #33	; 0x21
 800289a:	2103      	movs	r1, #3
 800289c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2220      	movs	r2, #32
 80028a2:	2100      	movs	r1, #0
 80028a4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e03a      	b.n	8002920 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	2202      	movs	r2, #2
 80028b2:	4013      	ands	r3, r2
 80028b4:	d0e2      	beq.n	800287c <HAL_RTC_SetAlarm_IT+0x1d8>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	69fa      	ldr	r2, [r7, #28]
 80028bc:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	69ba      	ldr	r2, [r7, #24]
 80028c4:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	689a      	ldr	r2, [r3, #8]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2180      	movs	r1, #128	; 0x80
 80028d2:	0089      	lsls	r1, r1, #2
 80028d4:	430a      	orrs	r2, r1
 80028d6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689a      	ldr	r2, [r3, #8]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	2180      	movs	r1, #128	; 0x80
 80028e4:	0189      	lsls	r1, r1, #6
 80028e6:	430a      	orrs	r2, r1
 80028e8:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80028ea:	4b13      	ldr	r3, [pc, #76]	; (8002938 <HAL_RTC_SetAlarm_IT+0x294>)
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	4b12      	ldr	r3, [pc, #72]	; (8002938 <HAL_RTC_SetAlarm_IT+0x294>)
 80028f0:	2180      	movs	r1, #128	; 0x80
 80028f2:	0289      	lsls	r1, r1, #10
 80028f4:	430a      	orrs	r2, r1
 80028f6:	601a      	str	r2, [r3, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80028f8:	4b0f      	ldr	r3, [pc, #60]	; (8002938 <HAL_RTC_SetAlarm_IT+0x294>)
 80028fa:	689a      	ldr	r2, [r3, #8]
 80028fc:	4b0e      	ldr	r3, [pc, #56]	; (8002938 <HAL_RTC_SetAlarm_IT+0x294>)
 80028fe:	2180      	movs	r1, #128	; 0x80
 8002900:	0289      	lsls	r1, r1, #10
 8002902:	430a      	orrs	r2, r1
 8002904:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	22ff      	movs	r2, #255	; 0xff
 800290c:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2221      	movs	r2, #33	; 0x21
 8002912:	2101      	movs	r1, #1
 8002914:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2220      	movs	r2, #32
 800291a:	2100      	movs	r1, #0
 800291c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800291e:	2300      	movs	r3, #0
}
 8002920:	0018      	movs	r0, r3
 8002922:	46bd      	mov	sp, r7
 8002924:	b009      	add	sp, #36	; 0x24
 8002926:	bd90      	pop	{r4, r7, pc}
 8002928:	fffffeff 	.word	0xfffffeff
 800292c:	fffffe7f 	.word	0xfffffe7f
 8002930:	fffffdff 	.word	0xfffffdff
 8002934:	fffffd7f 	.word	0xfffffd7f
 8002938:	40010400 	.word	0x40010400

0800293c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	689a      	ldr	r2, [r3, #8]
 800294a:	2380      	movs	r3, #128	; 0x80
 800294c:	015b      	lsls	r3, r3, #5
 800294e:	4013      	ands	r3, r2
 8002950:	d014      	beq.n	800297c <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	68da      	ldr	r2, [r3, #12]
 8002958:	2380      	movs	r3, #128	; 0x80
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	4013      	ands	r3, r2
 800295e:	d00d      	beq.n	800297c <HAL_RTC_AlarmIRQHandler+0x40>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	0018      	movs	r0, r3
 8002964:	f000 f838 	bl	80029d8 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	22ff      	movs	r2, #255	; 0xff
 8002970:	401a      	ands	r2, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4915      	ldr	r1, [pc, #84]	; (80029cc <HAL_RTC_AlarmIRQHandler+0x90>)
 8002978:	430a      	orrs	r2, r1
 800297a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	689a      	ldr	r2, [r3, #8]
 8002982:	2380      	movs	r3, #128	; 0x80
 8002984:	019b      	lsls	r3, r3, #6
 8002986:	4013      	ands	r3, r2
 8002988:	d014      	beq.n	80029b4 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	68da      	ldr	r2, [r3, #12]
 8002990:	2380      	movs	r3, #128	; 0x80
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	4013      	ands	r3, r2
 8002996:	d00d      	beq.n	80029b4 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	0018      	movs	r0, r3
 800299c:	f000 f89d 	bl	8002ada <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	22ff      	movs	r2, #255	; 0xff
 80029a8:	401a      	ands	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4908      	ldr	r1, [pc, #32]	; (80029d0 <HAL_RTC_AlarmIRQHandler+0x94>)
 80029b0:	430a      	orrs	r2, r1
 80029b2:	60da      	str	r2, [r3, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80029b4:	4b07      	ldr	r3, [pc, #28]	; (80029d4 <HAL_RTC_AlarmIRQHandler+0x98>)
 80029b6:	2280      	movs	r2, #128	; 0x80
 80029b8:	0292      	lsls	r2, r2, #10
 80029ba:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2221      	movs	r2, #33	; 0x21
 80029c0:	2101      	movs	r1, #1
 80029c2:	5499      	strb	r1, [r3, r2]
}
 80029c4:	46c0      	nop			; (mov r8, r8)
 80029c6:	46bd      	mov	sp, r7
 80029c8:	b002      	add	sp, #8
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	fffffe7f 	.word	0xfffffe7f
 80029d0:	fffffd7f 	.word	0xfffffd7f
 80029d4:	40010400 	.word	0x40010400

080029d8 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80029e0:	46c0      	nop			; (mov r8, r8)
 80029e2:	46bd      	mov	sp, r7
 80029e4:	b002      	add	sp, #8
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68da      	ldr	r2, [r3, #12]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	21a0      	movs	r1, #160	; 0xa0
 80029fc:	438a      	bics	r2, r1
 80029fe:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8002a00:	f7fe f982 	bl	8000d08 <HAL_GetTick>
 8002a04:	0003      	movs	r3, r0
 8002a06:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002a08:	e00a      	b.n	8002a20 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002a0a:	f7fe f97d 	bl	8000d08 <HAL_GetTick>
 8002a0e:	0002      	movs	r2, r0
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	1ad2      	subs	r2, r2, r3
 8002a14:	23fa      	movs	r3, #250	; 0xfa
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d901      	bls.n	8002a20 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e006      	b.n	8002a2e <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	2220      	movs	r2, #32
 8002a28:	4013      	ands	r3, r2
 8002a2a:	d0ee      	beq.n	8002a0a <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8002a2c:	2300      	movs	r3, #0
}
 8002a2e:	0018      	movs	r0, r3
 8002a30:	46bd      	mov	sp, r7
 8002a32:	b004      	add	sp, #16
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b084      	sub	sp, #16
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	2240      	movs	r2, #64	; 0x40
 8002a46:	4013      	ands	r3, r2
 8002a48:	d11a      	bne.n	8002a80 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	4252      	negs	r2, r2
 8002a52:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002a54:	f7fe f958 	bl	8000d08 <HAL_GetTick>
 8002a58:	0003      	movs	r3, r0
 8002a5a:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002a5c:	e00a      	b.n	8002a74 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8002a5e:	f7fe f953 	bl	8000d08 <HAL_GetTick>
 8002a62:	0002      	movs	r2, r0
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	1ad2      	subs	r2, r2, r3
 8002a68:	23fa      	movs	r3, #250	; 0xfa
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d901      	bls.n	8002a74 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e006      	b.n	8002a82 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	2240      	movs	r2, #64	; 0x40
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	d0ee      	beq.n	8002a5e <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	0018      	movs	r0, r3
 8002a84:	46bd      	mov	sp, r7
 8002a86:	b004      	add	sp, #16
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b084      	sub	sp, #16
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	0002      	movs	r2, r0
 8002a92:	1dfb      	adds	r3, r7, #7
 8002a94:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8002a96:	2300      	movs	r3, #0
 8002a98:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8002a9a:	230b      	movs	r3, #11
 8002a9c:	18fb      	adds	r3, r7, r3
 8002a9e:	1dfa      	adds	r2, r7, #7
 8002aa0:	7812      	ldrb	r2, [r2, #0]
 8002aa2:	701a      	strb	r2, [r3, #0]

  while (Param >= 10U)
 8002aa4:	e008      	b.n	8002ab8 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8002aac:	220b      	movs	r2, #11
 8002aae:	18bb      	adds	r3, r7, r2
 8002ab0:	18ba      	adds	r2, r7, r2
 8002ab2:	7812      	ldrb	r2, [r2, #0]
 8002ab4:	3a0a      	subs	r2, #10
 8002ab6:	701a      	strb	r2, [r3, #0]
  while (Param >= 10U)
 8002ab8:	210b      	movs	r1, #11
 8002aba:	187b      	adds	r3, r7, r1
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	2b09      	cmp	r3, #9
 8002ac0:	d8f1      	bhi.n	8002aa6 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	011b      	lsls	r3, r3, #4
 8002ac8:	b2da      	uxtb	r2, r3
 8002aca:	187b      	adds	r3, r7, r1
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	b2db      	uxtb	r3, r3
}
 8002ad2:	0018      	movs	r0, r3
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	b004      	add	sp, #16
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b082      	sub	sp, #8
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8002ae2:	46c0      	nop			; (mov r8, r8)
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	b002      	add	sp, #8
 8002ae8:	bd80      	pop	{r7, pc}
	...

08002aec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d101      	bne.n	8002afe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e083      	b.n	8002c06 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d109      	bne.n	8002b1a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685a      	ldr	r2, [r3, #4]
 8002b0a:	2382      	movs	r3, #130	; 0x82
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d009      	beq.n	8002b26 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	61da      	str	r2, [r3, #28]
 8002b18:	e005      	b.n	8002b26 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2251      	movs	r2, #81	; 0x51
 8002b30:	5c9b      	ldrb	r3, [r3, r2]
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d107      	bne.n	8002b48 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2250      	movs	r2, #80	; 0x50
 8002b3c:	2100      	movs	r1, #0
 8002b3e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	0018      	movs	r0, r3
 8002b44:	f7fd ff50 	bl	80009e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2251      	movs	r2, #81	; 0x51
 8002b4c:	2102      	movs	r1, #2
 8002b4e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	2140      	movs	r1, #64	; 0x40
 8002b5c:	438a      	bics	r2, r1
 8002b5e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685a      	ldr	r2, [r3, #4]
 8002b64:	2382      	movs	r3, #130	; 0x82
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	401a      	ands	r2, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6899      	ldr	r1, [r3, #8]
 8002b6e:	2384      	movs	r3, #132	; 0x84
 8002b70:	021b      	lsls	r3, r3, #8
 8002b72:	400b      	ands	r3, r1
 8002b74:	431a      	orrs	r2, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	68d9      	ldr	r1, [r3, #12]
 8002b7a:	2380      	movs	r3, #128	; 0x80
 8002b7c:	011b      	lsls	r3, r3, #4
 8002b7e:	400b      	ands	r3, r1
 8002b80:	431a      	orrs	r2, r3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	691b      	ldr	r3, [r3, #16]
 8002b86:	2102      	movs	r1, #2
 8002b88:	400b      	ands	r3, r1
 8002b8a:	431a      	orrs	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	695b      	ldr	r3, [r3, #20]
 8002b90:	2101      	movs	r1, #1
 8002b92:	400b      	ands	r3, r1
 8002b94:	431a      	orrs	r2, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6999      	ldr	r1, [r3, #24]
 8002b9a:	2380      	movs	r3, #128	; 0x80
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	400b      	ands	r3, r1
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	69db      	ldr	r3, [r3, #28]
 8002ba6:	2138      	movs	r1, #56	; 0x38
 8002ba8:	400b      	ands	r3, r1
 8002baa:	431a      	orrs	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6a1b      	ldr	r3, [r3, #32]
 8002bb0:	2180      	movs	r1, #128	; 0x80
 8002bb2:	400b      	ands	r3, r1
 8002bb4:	431a      	orrs	r2, r3
 8002bb6:	0011      	movs	r1, r2
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002bbc:	2380      	movs	r3, #128	; 0x80
 8002bbe:	019b      	lsls	r3, r3, #6
 8002bc0:	401a      	ands	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	0c1b      	lsrs	r3, r3, #16
 8002bd0:	2204      	movs	r2, #4
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	0019      	movs	r1, r3
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bda:	2210      	movs	r2, #16
 8002bdc:	401a      	ands	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	430a      	orrs	r2, r1
 8002be4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	69da      	ldr	r2, [r3, #28]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4907      	ldr	r1, [pc, #28]	; (8002c10 <HAL_SPI_Init+0x124>)
 8002bf2:	400a      	ands	r2, r1
 8002bf4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2251      	movs	r2, #81	; 0x51
 8002c00:	2101      	movs	r1, #1
 8002c02:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	0018      	movs	r0, r3
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	b002      	add	sp, #8
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	46c0      	nop			; (mov r8, r8)
 8002c10:	fffff7ff 	.word	0xfffff7ff

08002c14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d101      	bne.n	8002c26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e044      	b.n	8002cb0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d107      	bne.n	8002c3e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2274      	movs	r2, #116	; 0x74
 8002c32:	2100      	movs	r1, #0
 8002c34:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	0018      	movs	r0, r3
 8002c3a:	f7fd ff3b 	bl	8000ab4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2224      	movs	r2, #36	; 0x24
 8002c42:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2101      	movs	r1, #1
 8002c50:	438a      	bics	r2, r1
 8002c52:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	0018      	movs	r0, r3
 8002c58:	f000 fb26 	bl	80032a8 <UART_SetConfig>
 8002c5c:	0003      	movs	r3, r0
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d101      	bne.n	8002c66 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e024      	b.n	8002cb0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d003      	beq.n	8002c76 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	0018      	movs	r0, r3
 8002c72:	f000 fdb9 	bl	80037e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	685a      	ldr	r2, [r3, #4]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	490d      	ldr	r1, [pc, #52]	; (8002cb8 <HAL_UART_Init+0xa4>)
 8002c82:	400a      	ands	r2, r1
 8002c84:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	212a      	movs	r1, #42	; 0x2a
 8002c92:	438a      	bics	r2, r1
 8002c94:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2101      	movs	r1, #1
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	0018      	movs	r0, r3
 8002caa:	f000 fe51 	bl	8003950 <UART_CheckIdleState>
 8002cae:	0003      	movs	r3, r0
}
 8002cb0:	0018      	movs	r0, r3
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	b002      	add	sp, #8
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	ffffb7ff 	.word	0xffffb7ff

08002cbc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002cbc:	b590      	push	{r4, r7, lr}
 8002cbe:	b0ab      	sub	sp, #172	; 0xac
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	69db      	ldr	r3, [r3, #28]
 8002cca:	22a4      	movs	r2, #164	; 0xa4
 8002ccc:	18b9      	adds	r1, r7, r2
 8002cce:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	20a0      	movs	r0, #160	; 0xa0
 8002cd8:	1839      	adds	r1, r7, r0
 8002cda:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	219c      	movs	r1, #156	; 0x9c
 8002ce4:	1879      	adds	r1, r7, r1
 8002ce6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002ce8:	0011      	movs	r1, r2
 8002cea:	18bb      	adds	r3, r7, r2
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a99      	ldr	r2, [pc, #612]	; (8002f54 <HAL_UART_IRQHandler+0x298>)
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	2298      	movs	r2, #152	; 0x98
 8002cf4:	18bc      	adds	r4, r7, r2
 8002cf6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002cf8:	18bb      	adds	r3, r7, r2
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d114      	bne.n	8002d2a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002d00:	187b      	adds	r3, r7, r1
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2220      	movs	r2, #32
 8002d06:	4013      	ands	r3, r2
 8002d08:	d00f      	beq.n	8002d2a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002d0a:	183b      	adds	r3, r7, r0
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2220      	movs	r2, #32
 8002d10:	4013      	ands	r3, r2
 8002d12:	d00a      	beq.n	8002d2a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d100      	bne.n	8002d1e <HAL_UART_IRQHandler+0x62>
 8002d1c:	e298      	b.n	8003250 <HAL_UART_IRQHandler+0x594>
      {
        huart->RxISR(huart);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	0010      	movs	r0, r2
 8002d26:	4798      	blx	r3
      }
      return;
 8002d28:	e292      	b.n	8003250 <HAL_UART_IRQHandler+0x594>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002d2a:	2398      	movs	r3, #152	; 0x98
 8002d2c:	18fb      	adds	r3, r7, r3
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d100      	bne.n	8002d36 <HAL_UART_IRQHandler+0x7a>
 8002d34:	e114      	b.n	8002f60 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002d36:	239c      	movs	r3, #156	; 0x9c
 8002d38:	18fb      	adds	r3, r7, r3
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	4013      	ands	r3, r2
 8002d40:	d106      	bne.n	8002d50 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002d42:	23a0      	movs	r3, #160	; 0xa0
 8002d44:	18fb      	adds	r3, r7, r3
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a83      	ldr	r2, [pc, #524]	; (8002f58 <HAL_UART_IRQHandler+0x29c>)
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	d100      	bne.n	8002d50 <HAL_UART_IRQHandler+0x94>
 8002d4e:	e107      	b.n	8002f60 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002d50:	23a4      	movs	r3, #164	; 0xa4
 8002d52:	18fb      	adds	r3, r7, r3
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	2201      	movs	r2, #1
 8002d58:	4013      	ands	r3, r2
 8002d5a:	d012      	beq.n	8002d82 <HAL_UART_IRQHandler+0xc6>
 8002d5c:	23a0      	movs	r3, #160	; 0xa0
 8002d5e:	18fb      	adds	r3, r7, r3
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	2380      	movs	r3, #128	; 0x80
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	4013      	ands	r3, r2
 8002d68:	d00b      	beq.n	8002d82 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2280      	movs	r2, #128	; 0x80
 8002d76:	589b      	ldr	r3, [r3, r2]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2180      	movs	r1, #128	; 0x80
 8002d80:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002d82:	23a4      	movs	r3, #164	; 0xa4
 8002d84:	18fb      	adds	r3, r7, r3
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2202      	movs	r2, #2
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	d011      	beq.n	8002db2 <HAL_UART_IRQHandler+0xf6>
 8002d8e:	239c      	movs	r3, #156	; 0x9c
 8002d90:	18fb      	adds	r3, r7, r3
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	2201      	movs	r2, #1
 8002d96:	4013      	ands	r3, r2
 8002d98:	d00b      	beq.n	8002db2 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2202      	movs	r2, #2
 8002da0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2280      	movs	r2, #128	; 0x80
 8002da6:	589b      	ldr	r3, [r3, r2]
 8002da8:	2204      	movs	r2, #4
 8002daa:	431a      	orrs	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2180      	movs	r1, #128	; 0x80
 8002db0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002db2:	23a4      	movs	r3, #164	; 0xa4
 8002db4:	18fb      	adds	r3, r7, r3
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2204      	movs	r2, #4
 8002dba:	4013      	ands	r3, r2
 8002dbc:	d011      	beq.n	8002de2 <HAL_UART_IRQHandler+0x126>
 8002dbe:	239c      	movs	r3, #156	; 0x9c
 8002dc0:	18fb      	adds	r3, r7, r3
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	d00b      	beq.n	8002de2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2204      	movs	r2, #4
 8002dd0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2280      	movs	r2, #128	; 0x80
 8002dd6:	589b      	ldr	r3, [r3, r2]
 8002dd8:	2202      	movs	r2, #2
 8002dda:	431a      	orrs	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2180      	movs	r1, #128	; 0x80
 8002de0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002de2:	23a4      	movs	r3, #164	; 0xa4
 8002de4:	18fb      	adds	r3, r7, r3
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2208      	movs	r2, #8
 8002dea:	4013      	ands	r3, r2
 8002dec:	d017      	beq.n	8002e1e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002dee:	23a0      	movs	r3, #160	; 0xa0
 8002df0:	18fb      	adds	r3, r7, r3
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2220      	movs	r2, #32
 8002df6:	4013      	ands	r3, r2
 8002df8:	d105      	bne.n	8002e06 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002dfa:	239c      	movs	r3, #156	; 0x9c
 8002dfc:	18fb      	adds	r3, r7, r3
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2201      	movs	r2, #1
 8002e02:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002e04:	d00b      	beq.n	8002e1e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2208      	movs	r2, #8
 8002e0c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2280      	movs	r2, #128	; 0x80
 8002e12:	589b      	ldr	r3, [r3, r2]
 8002e14:	2208      	movs	r2, #8
 8002e16:	431a      	orrs	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2180      	movs	r1, #128	; 0x80
 8002e1c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002e1e:	23a4      	movs	r3, #164	; 0xa4
 8002e20:	18fb      	adds	r3, r7, r3
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	2380      	movs	r3, #128	; 0x80
 8002e26:	011b      	lsls	r3, r3, #4
 8002e28:	4013      	ands	r3, r2
 8002e2a:	d013      	beq.n	8002e54 <HAL_UART_IRQHandler+0x198>
 8002e2c:	23a0      	movs	r3, #160	; 0xa0
 8002e2e:	18fb      	adds	r3, r7, r3
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	2380      	movs	r3, #128	; 0x80
 8002e34:	04db      	lsls	r3, r3, #19
 8002e36:	4013      	ands	r3, r2
 8002e38:	d00c      	beq.n	8002e54 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2280      	movs	r2, #128	; 0x80
 8002e40:	0112      	lsls	r2, r2, #4
 8002e42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2280      	movs	r2, #128	; 0x80
 8002e48:	589b      	ldr	r3, [r3, r2]
 8002e4a:	2220      	movs	r2, #32
 8002e4c:	431a      	orrs	r2, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2180      	movs	r1, #128	; 0x80
 8002e52:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2280      	movs	r2, #128	; 0x80
 8002e58:	589b      	ldr	r3, [r3, r2]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d100      	bne.n	8002e60 <HAL_UART_IRQHandler+0x1a4>
 8002e5e:	e1f9      	b.n	8003254 <HAL_UART_IRQHandler+0x598>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002e60:	23a4      	movs	r3, #164	; 0xa4
 8002e62:	18fb      	adds	r3, r7, r3
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2220      	movs	r2, #32
 8002e68:	4013      	ands	r3, r2
 8002e6a:	d00e      	beq.n	8002e8a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002e6c:	23a0      	movs	r3, #160	; 0xa0
 8002e6e:	18fb      	adds	r3, r7, r3
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	2220      	movs	r2, #32
 8002e74:	4013      	ands	r3, r2
 8002e76:	d008      	beq.n	8002e8a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d004      	beq.n	8002e8a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	0010      	movs	r0, r2
 8002e88:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2280      	movs	r2, #128	; 0x80
 8002e8e:	589b      	ldr	r3, [r3, r2]
 8002e90:	2194      	movs	r1, #148	; 0x94
 8002e92:	187a      	adds	r2, r7, r1
 8002e94:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	2240      	movs	r2, #64	; 0x40
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	2b40      	cmp	r3, #64	; 0x40
 8002ea2:	d004      	beq.n	8002eae <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002ea4:	187b      	adds	r3, r7, r1
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2228      	movs	r2, #40	; 0x28
 8002eaa:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002eac:	d047      	beq.n	8002f3e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	0018      	movs	r0, r3
 8002eb2:	f000 fe59 	bl	8003b68 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	2240      	movs	r2, #64	; 0x40
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	2b40      	cmp	r3, #64	; 0x40
 8002ec2:	d137      	bne.n	8002f34 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ec4:	f3ef 8310 	mrs	r3, PRIMASK
 8002ec8:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8002eca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ecc:	2090      	movs	r0, #144	; 0x90
 8002ece:	183a      	adds	r2, r7, r0
 8002ed0:	6013      	str	r3, [r2, #0]
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ed6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ed8:	f383 8810 	msr	PRIMASK, r3
}
 8002edc:	46c0      	nop			; (mov r8, r8)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	689a      	ldr	r2, [r3, #8]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2140      	movs	r1, #64	; 0x40
 8002eea:	438a      	bics	r2, r1
 8002eec:	609a      	str	r2, [r3, #8]
 8002eee:	183b      	adds	r3, r7, r0
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ef4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ef6:	f383 8810 	msr	PRIMASK, r3
}
 8002efa:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d012      	beq.n	8002f2a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f08:	4a14      	ldr	r2, [pc, #80]	; (8002f5c <HAL_UART_IRQHandler+0x2a0>)
 8002f0a:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f10:	0018      	movs	r0, r3
 8002f12:	f7fe f845 	bl	8000fa0 <HAL_DMA_Abort_IT>
 8002f16:	1e03      	subs	r3, r0, #0
 8002f18:	d01a      	beq.n	8002f50 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f24:	0018      	movs	r0, r3
 8002f26:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f28:	e012      	b.n	8002f50 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	0018      	movs	r0, r3
 8002f2e:	f000 f9a7 	bl	8003280 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f32:	e00d      	b.n	8002f50 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	0018      	movs	r0, r3
 8002f38:	f000 f9a2 	bl	8003280 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f3c:	e008      	b.n	8002f50 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	0018      	movs	r0, r3
 8002f42:	f000 f99d 	bl	8003280 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2280      	movs	r2, #128	; 0x80
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002f4e:	e181      	b.n	8003254 <HAL_UART_IRQHandler+0x598>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f50:	46c0      	nop			; (mov r8, r8)
    return;
 8002f52:	e17f      	b.n	8003254 <HAL_UART_IRQHandler+0x598>
 8002f54:	0000080f 	.word	0x0000080f
 8002f58:	04000120 	.word	0x04000120
 8002f5c:	08003c2d 	.word	0x08003c2d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d000      	beq.n	8002f6a <HAL_UART_IRQHandler+0x2ae>
 8002f68:	e133      	b.n	80031d2 <HAL_UART_IRQHandler+0x516>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002f6a:	23a4      	movs	r3, #164	; 0xa4
 8002f6c:	18fb      	adds	r3, r7, r3
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2210      	movs	r2, #16
 8002f72:	4013      	ands	r3, r2
 8002f74:	d100      	bne.n	8002f78 <HAL_UART_IRQHandler+0x2bc>
 8002f76:	e12c      	b.n	80031d2 <HAL_UART_IRQHandler+0x516>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002f78:	23a0      	movs	r3, #160	; 0xa0
 8002f7a:	18fb      	adds	r3, r7, r3
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2210      	movs	r2, #16
 8002f80:	4013      	ands	r3, r2
 8002f82:	d100      	bne.n	8002f86 <HAL_UART_IRQHandler+0x2ca>
 8002f84:	e125      	b.n	80031d2 <HAL_UART_IRQHandler+0x516>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2210      	movs	r2, #16
 8002f8c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	2240      	movs	r2, #64	; 0x40
 8002f96:	4013      	ands	r3, r2
 8002f98:	2b40      	cmp	r3, #64	; 0x40
 8002f9a:	d000      	beq.n	8002f9e <HAL_UART_IRQHandler+0x2e2>
 8002f9c:	e09d      	b.n	80030da <HAL_UART_IRQHandler+0x41e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	685a      	ldr	r2, [r3, #4]
 8002fa6:	217e      	movs	r1, #126	; 0x7e
 8002fa8:	187b      	adds	r3, r7, r1
 8002faa:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002fac:	187b      	adds	r3, r7, r1
 8002fae:	881b      	ldrh	r3, [r3, #0]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d100      	bne.n	8002fb6 <HAL_UART_IRQHandler+0x2fa>
 8002fb4:	e150      	b.n	8003258 <HAL_UART_IRQHandler+0x59c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2258      	movs	r2, #88	; 0x58
 8002fba:	5a9b      	ldrh	r3, [r3, r2]
 8002fbc:	187a      	adds	r2, r7, r1
 8002fbe:	8812      	ldrh	r2, [r2, #0]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d300      	bcc.n	8002fc6 <HAL_UART_IRQHandler+0x30a>
 8002fc4:	e148      	b.n	8003258 <HAL_UART_IRQHandler+0x59c>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	187a      	adds	r2, r7, r1
 8002fca:	215a      	movs	r1, #90	; 0x5a
 8002fcc:	8812      	ldrh	r2, [r2, #0]
 8002fce:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2220      	movs	r2, #32
 8002fda:	4013      	ands	r3, r2
 8002fdc:	d16e      	bne.n	80030bc <HAL_UART_IRQHandler+0x400>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fde:	f3ef 8310 	mrs	r3, PRIMASK
 8002fe2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002fe6:	67bb      	str	r3, [r7, #120]	; 0x78
 8002fe8:	2301      	movs	r3, #1
 8002fea:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fee:	f383 8810 	msr	PRIMASK, r3
}
 8002ff2:	46c0      	nop			; (mov r8, r8)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	499a      	ldr	r1, [pc, #616]	; (8003268 <HAL_UART_IRQHandler+0x5ac>)
 8003000:	400a      	ands	r2, r1
 8003002:	601a      	str	r2, [r3, #0]
 8003004:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003006:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800300a:	f383 8810 	msr	PRIMASK, r3
}
 800300e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003010:	f3ef 8310 	mrs	r3, PRIMASK
 8003014:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003016:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003018:	677b      	str	r3, [r7, #116]	; 0x74
 800301a:	2301      	movs	r3, #1
 800301c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800301e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003020:	f383 8810 	msr	PRIMASK, r3
}
 8003024:	46c0      	nop			; (mov r8, r8)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	689a      	ldr	r2, [r3, #8]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2101      	movs	r1, #1
 8003032:	438a      	bics	r2, r1
 8003034:	609a      	str	r2, [r3, #8]
 8003036:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003038:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800303a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800303c:	f383 8810 	msr	PRIMASK, r3
}
 8003040:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003042:	f3ef 8310 	mrs	r3, PRIMASK
 8003046:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003048:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800304a:	673b      	str	r3, [r7, #112]	; 0x70
 800304c:	2301      	movs	r3, #1
 800304e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003050:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003052:	f383 8810 	msr	PRIMASK, r3
}
 8003056:	46c0      	nop			; (mov r8, r8)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689a      	ldr	r2, [r3, #8]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2140      	movs	r1, #64	; 0x40
 8003064:	438a      	bics	r2, r1
 8003066:	609a      	str	r2, [r3, #8]
 8003068:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800306a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800306c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800306e:	f383 8810 	msr	PRIMASK, r3
}
 8003072:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2220      	movs	r2, #32
 8003078:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003080:	f3ef 8310 	mrs	r3, PRIMASK
 8003084:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003086:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003088:	66fb      	str	r3, [r7, #108]	; 0x6c
 800308a:	2301      	movs	r3, #1
 800308c:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800308e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003090:	f383 8810 	msr	PRIMASK, r3
}
 8003094:	46c0      	nop			; (mov r8, r8)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2110      	movs	r1, #16
 80030a2:	438a      	bics	r2, r1
 80030a4:	601a      	str	r2, [r3, #0]
 80030a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030a8:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80030ac:	f383 8810 	msr	PRIMASK, r3
}
 80030b0:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030b6:	0018      	movs	r0, r3
 80030b8:	f7fd ff32 	bl	8000f20 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2258      	movs	r2, #88	; 0x58
 80030c0:	5a9a      	ldrh	r2, [r3, r2]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	215a      	movs	r1, #90	; 0x5a
 80030c6:	5a5b      	ldrh	r3, [r3, r1]
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	b29a      	uxth	r2, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	0011      	movs	r1, r2
 80030d2:	0018      	movs	r0, r3
 80030d4:	f000 f8dc 	bl	8003290 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80030d8:	e0be      	b.n	8003258 <HAL_UART_IRQHandler+0x59c>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2258      	movs	r2, #88	; 0x58
 80030de:	5a99      	ldrh	r1, [r3, r2]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	225a      	movs	r2, #90	; 0x5a
 80030e4:	5a9b      	ldrh	r3, [r3, r2]
 80030e6:	b29a      	uxth	r2, r3
 80030e8:	208e      	movs	r0, #142	; 0x8e
 80030ea:	183b      	adds	r3, r7, r0
 80030ec:	1a8a      	subs	r2, r1, r2
 80030ee:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	225a      	movs	r2, #90	; 0x5a
 80030f4:	5a9b      	ldrh	r3, [r3, r2]
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d100      	bne.n	80030fe <HAL_UART_IRQHandler+0x442>
 80030fc:	e0ae      	b.n	800325c <HAL_UART_IRQHandler+0x5a0>
          && (nb_rx_data > 0U))
 80030fe:	183b      	adds	r3, r7, r0
 8003100:	881b      	ldrh	r3, [r3, #0]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d100      	bne.n	8003108 <HAL_UART_IRQHandler+0x44c>
 8003106:	e0a9      	b.n	800325c <HAL_UART_IRQHandler+0x5a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003108:	f3ef 8310 	mrs	r3, PRIMASK
 800310c:	60fb      	str	r3, [r7, #12]
  return(result);
 800310e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003110:	2488      	movs	r4, #136	; 0x88
 8003112:	193a      	adds	r2, r7, r4
 8003114:	6013      	str	r3, [r2, #0]
 8003116:	2301      	movs	r3, #1
 8003118:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	f383 8810 	msr	PRIMASK, r3
}
 8003120:	46c0      	nop			; (mov r8, r8)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	494f      	ldr	r1, [pc, #316]	; (800326c <HAL_UART_IRQHandler+0x5b0>)
 800312e:	400a      	ands	r2, r1
 8003130:	601a      	str	r2, [r3, #0]
 8003132:	193b      	adds	r3, r7, r4
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	f383 8810 	msr	PRIMASK, r3
}
 800313e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003140:	f3ef 8310 	mrs	r3, PRIMASK
 8003144:	61bb      	str	r3, [r7, #24]
  return(result);
 8003146:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003148:	2484      	movs	r4, #132	; 0x84
 800314a:	193a      	adds	r2, r7, r4
 800314c:	6013      	str	r3, [r2, #0]
 800314e:	2301      	movs	r3, #1
 8003150:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	f383 8810 	msr	PRIMASK, r3
}
 8003158:	46c0      	nop			; (mov r8, r8)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	689a      	ldr	r2, [r3, #8]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2101      	movs	r1, #1
 8003166:	438a      	bics	r2, r1
 8003168:	609a      	str	r2, [r3, #8]
 800316a:	193b      	adds	r3, r7, r4
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003170:	6a3b      	ldr	r3, [r7, #32]
 8003172:	f383 8810 	msr	PRIMASK, r3
}
 8003176:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2220      	movs	r2, #32
 800317c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800318a:	f3ef 8310 	mrs	r3, PRIMASK
 800318e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003190:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003192:	2480      	movs	r4, #128	; 0x80
 8003194:	193a      	adds	r2, r7, r4
 8003196:	6013      	str	r3, [r2, #0]
 8003198:	2301      	movs	r3, #1
 800319a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800319c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800319e:	f383 8810 	msr	PRIMASK, r3
}
 80031a2:	46c0      	nop			; (mov r8, r8)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2110      	movs	r1, #16
 80031b0:	438a      	bics	r2, r1
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	193b      	adds	r3, r7, r4
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031bc:	f383 8810 	msr	PRIMASK, r3
}
 80031c0:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80031c2:	183b      	adds	r3, r7, r0
 80031c4:	881a      	ldrh	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	0011      	movs	r1, r2
 80031ca:	0018      	movs	r0, r3
 80031cc:	f000 f860 	bl	8003290 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80031d0:	e044      	b.n	800325c <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80031d2:	23a4      	movs	r3, #164	; 0xa4
 80031d4:	18fb      	adds	r3, r7, r3
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	2380      	movs	r3, #128	; 0x80
 80031da:	035b      	lsls	r3, r3, #13
 80031dc:	4013      	ands	r3, r2
 80031de:	d010      	beq.n	8003202 <HAL_UART_IRQHandler+0x546>
 80031e0:	239c      	movs	r3, #156	; 0x9c
 80031e2:	18fb      	adds	r3, r7, r3
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	2380      	movs	r3, #128	; 0x80
 80031e8:	03db      	lsls	r3, r3, #15
 80031ea:	4013      	ands	r3, r2
 80031ec:	d009      	beq.n	8003202 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2280      	movs	r2, #128	; 0x80
 80031f4:	0352      	lsls	r2, r2, #13
 80031f6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	0018      	movs	r0, r3
 80031fc:	f000 fd58 	bl	8003cb0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003200:	e02f      	b.n	8003262 <HAL_UART_IRQHandler+0x5a6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003202:	23a4      	movs	r3, #164	; 0xa4
 8003204:	18fb      	adds	r3, r7, r3
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2280      	movs	r2, #128	; 0x80
 800320a:	4013      	ands	r3, r2
 800320c:	d00f      	beq.n	800322e <HAL_UART_IRQHandler+0x572>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800320e:	23a0      	movs	r3, #160	; 0xa0
 8003210:	18fb      	adds	r3, r7, r3
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2280      	movs	r2, #128	; 0x80
 8003216:	4013      	ands	r3, r2
 8003218:	d009      	beq.n	800322e <HAL_UART_IRQHandler+0x572>
  {
    if (huart->TxISR != NULL)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800321e:	2b00      	cmp	r3, #0
 8003220:	d01e      	beq.n	8003260 <HAL_UART_IRQHandler+0x5a4>
    {
      huart->TxISR(huart);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	0010      	movs	r0, r2
 800322a:	4798      	blx	r3
    }
    return;
 800322c:	e018      	b.n	8003260 <HAL_UART_IRQHandler+0x5a4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800322e:	23a4      	movs	r3, #164	; 0xa4
 8003230:	18fb      	adds	r3, r7, r3
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2240      	movs	r2, #64	; 0x40
 8003236:	4013      	ands	r3, r2
 8003238:	d013      	beq.n	8003262 <HAL_UART_IRQHandler+0x5a6>
 800323a:	23a0      	movs	r3, #160	; 0xa0
 800323c:	18fb      	adds	r3, r7, r3
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2240      	movs	r2, #64	; 0x40
 8003242:	4013      	ands	r3, r2
 8003244:	d00d      	beq.n	8003262 <HAL_UART_IRQHandler+0x5a6>
  {
    UART_EndTransmit_IT(huart);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	0018      	movs	r0, r3
 800324a:	f000 fd06 	bl	8003c5a <UART_EndTransmit_IT>
    return;
 800324e:	e008      	b.n	8003262 <HAL_UART_IRQHandler+0x5a6>
      return;
 8003250:	46c0      	nop			; (mov r8, r8)
 8003252:	e006      	b.n	8003262 <HAL_UART_IRQHandler+0x5a6>
    return;
 8003254:	46c0      	nop			; (mov r8, r8)
 8003256:	e004      	b.n	8003262 <HAL_UART_IRQHandler+0x5a6>
      return;
 8003258:	46c0      	nop			; (mov r8, r8)
 800325a:	e002      	b.n	8003262 <HAL_UART_IRQHandler+0x5a6>
      return;
 800325c:	46c0      	nop			; (mov r8, r8)
 800325e:	e000      	b.n	8003262 <HAL_UART_IRQHandler+0x5a6>
    return;
 8003260:	46c0      	nop			; (mov r8, r8)
  }

}
 8003262:	46bd      	mov	sp, r7
 8003264:	b02b      	add	sp, #172	; 0xac
 8003266:	bd90      	pop	{r4, r7, pc}
 8003268:	fffffeff 	.word	0xfffffeff
 800326c:	fffffedf 	.word	0xfffffedf

08003270 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003278:	46c0      	nop			; (mov r8, r8)
 800327a:	46bd      	mov	sp, r7
 800327c:	b002      	add	sp, #8
 800327e:	bd80      	pop	{r7, pc}

08003280 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003288:	46c0      	nop			; (mov r8, r8)
 800328a:	46bd      	mov	sp, r7
 800328c:	b002      	add	sp, #8
 800328e:	bd80      	pop	{r7, pc}

08003290 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	000a      	movs	r2, r1
 800329a:	1cbb      	adds	r3, r7, #2
 800329c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800329e:	46c0      	nop			; (mov r8, r8)
 80032a0:	46bd      	mov	sp, r7
 80032a2:	b002      	add	sp, #8
 80032a4:	bd80      	pop	{r7, pc}
	...

080032a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032a8:	b5b0      	push	{r4, r5, r7, lr}
 80032aa:	b08e      	sub	sp, #56	; 0x38
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80032b0:	231a      	movs	r3, #26
 80032b2:	2218      	movs	r2, #24
 80032b4:	189b      	adds	r3, r3, r2
 80032b6:	19db      	adds	r3, r3, r7
 80032b8:	2200      	movs	r2, #0
 80032ba:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	689a      	ldr	r2, [r3, #8]
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	691b      	ldr	r3, [r3, #16]
 80032c4:	431a      	orrs	r2, r3
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	431a      	orrs	r2, r3
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	69db      	ldr	r3, [r3, #28]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4ac3      	ldr	r2, [pc, #780]	; (80035e8 <UART_SetConfig+0x340>)
 80032dc:	4013      	ands	r3, r2
 80032de:	0019      	movs	r1, r3
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032e6:	430a      	orrs	r2, r1
 80032e8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	4abe      	ldr	r2, [pc, #760]	; (80035ec <UART_SetConfig+0x344>)
 80032f2:	4013      	ands	r3, r2
 80032f4:	0019      	movs	r1, r3
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	68da      	ldr	r2, [r3, #12]
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	430a      	orrs	r2, r1
 8003300:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	699b      	ldr	r3, [r3, #24]
 8003306:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4ab8      	ldr	r2, [pc, #736]	; (80035f0 <UART_SetConfig+0x348>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d004      	beq.n	800331c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	6a1b      	ldr	r3, [r3, #32]
 8003316:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003318:	4313      	orrs	r3, r2
 800331a:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	4ab4      	ldr	r2, [pc, #720]	; (80035f4 <UART_SetConfig+0x34c>)
 8003324:	4013      	ands	r3, r2
 8003326:	0019      	movs	r1, r3
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800332e:	430a      	orrs	r2, r1
 8003330:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4ab0      	ldr	r2, [pc, #704]	; (80035f8 <UART_SetConfig+0x350>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d131      	bne.n	80033a0 <UART_SetConfig+0xf8>
 800333c:	4baf      	ldr	r3, [pc, #700]	; (80035fc <UART_SetConfig+0x354>)
 800333e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003340:	2203      	movs	r2, #3
 8003342:	4013      	ands	r3, r2
 8003344:	2b03      	cmp	r3, #3
 8003346:	d01d      	beq.n	8003384 <UART_SetConfig+0xdc>
 8003348:	d823      	bhi.n	8003392 <UART_SetConfig+0xea>
 800334a:	2b02      	cmp	r3, #2
 800334c:	d00c      	beq.n	8003368 <UART_SetConfig+0xc0>
 800334e:	d820      	bhi.n	8003392 <UART_SetConfig+0xea>
 8003350:	2b00      	cmp	r3, #0
 8003352:	d002      	beq.n	800335a <UART_SetConfig+0xb2>
 8003354:	2b01      	cmp	r3, #1
 8003356:	d00e      	beq.n	8003376 <UART_SetConfig+0xce>
 8003358:	e01b      	b.n	8003392 <UART_SetConfig+0xea>
 800335a:	231b      	movs	r3, #27
 800335c:	2218      	movs	r2, #24
 800335e:	189b      	adds	r3, r3, r2
 8003360:	19db      	adds	r3, r3, r7
 8003362:	2201      	movs	r2, #1
 8003364:	701a      	strb	r2, [r3, #0]
 8003366:	e0b4      	b.n	80034d2 <UART_SetConfig+0x22a>
 8003368:	231b      	movs	r3, #27
 800336a:	2218      	movs	r2, #24
 800336c:	189b      	adds	r3, r3, r2
 800336e:	19db      	adds	r3, r3, r7
 8003370:	2202      	movs	r2, #2
 8003372:	701a      	strb	r2, [r3, #0]
 8003374:	e0ad      	b.n	80034d2 <UART_SetConfig+0x22a>
 8003376:	231b      	movs	r3, #27
 8003378:	2218      	movs	r2, #24
 800337a:	189b      	adds	r3, r3, r2
 800337c:	19db      	adds	r3, r3, r7
 800337e:	2204      	movs	r2, #4
 8003380:	701a      	strb	r2, [r3, #0]
 8003382:	e0a6      	b.n	80034d2 <UART_SetConfig+0x22a>
 8003384:	231b      	movs	r3, #27
 8003386:	2218      	movs	r2, #24
 8003388:	189b      	adds	r3, r3, r2
 800338a:	19db      	adds	r3, r3, r7
 800338c:	2208      	movs	r2, #8
 800338e:	701a      	strb	r2, [r3, #0]
 8003390:	e09f      	b.n	80034d2 <UART_SetConfig+0x22a>
 8003392:	231b      	movs	r3, #27
 8003394:	2218      	movs	r2, #24
 8003396:	189b      	adds	r3, r3, r2
 8003398:	19db      	adds	r3, r3, r7
 800339a:	2210      	movs	r2, #16
 800339c:	701a      	strb	r2, [r3, #0]
 800339e:	e098      	b.n	80034d2 <UART_SetConfig+0x22a>
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a96      	ldr	r2, [pc, #600]	; (8003600 <UART_SetConfig+0x358>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d131      	bne.n	800340e <UART_SetConfig+0x166>
 80033aa:	4b94      	ldr	r3, [pc, #592]	; (80035fc <UART_SetConfig+0x354>)
 80033ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ae:	220c      	movs	r2, #12
 80033b0:	4013      	ands	r3, r2
 80033b2:	2b0c      	cmp	r3, #12
 80033b4:	d01d      	beq.n	80033f2 <UART_SetConfig+0x14a>
 80033b6:	d823      	bhi.n	8003400 <UART_SetConfig+0x158>
 80033b8:	2b08      	cmp	r3, #8
 80033ba:	d00c      	beq.n	80033d6 <UART_SetConfig+0x12e>
 80033bc:	d820      	bhi.n	8003400 <UART_SetConfig+0x158>
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d002      	beq.n	80033c8 <UART_SetConfig+0x120>
 80033c2:	2b04      	cmp	r3, #4
 80033c4:	d00e      	beq.n	80033e4 <UART_SetConfig+0x13c>
 80033c6:	e01b      	b.n	8003400 <UART_SetConfig+0x158>
 80033c8:	231b      	movs	r3, #27
 80033ca:	2218      	movs	r2, #24
 80033cc:	189b      	adds	r3, r3, r2
 80033ce:	19db      	adds	r3, r3, r7
 80033d0:	2200      	movs	r2, #0
 80033d2:	701a      	strb	r2, [r3, #0]
 80033d4:	e07d      	b.n	80034d2 <UART_SetConfig+0x22a>
 80033d6:	231b      	movs	r3, #27
 80033d8:	2218      	movs	r2, #24
 80033da:	189b      	adds	r3, r3, r2
 80033dc:	19db      	adds	r3, r3, r7
 80033de:	2202      	movs	r2, #2
 80033e0:	701a      	strb	r2, [r3, #0]
 80033e2:	e076      	b.n	80034d2 <UART_SetConfig+0x22a>
 80033e4:	231b      	movs	r3, #27
 80033e6:	2218      	movs	r2, #24
 80033e8:	189b      	adds	r3, r3, r2
 80033ea:	19db      	adds	r3, r3, r7
 80033ec:	2204      	movs	r2, #4
 80033ee:	701a      	strb	r2, [r3, #0]
 80033f0:	e06f      	b.n	80034d2 <UART_SetConfig+0x22a>
 80033f2:	231b      	movs	r3, #27
 80033f4:	2218      	movs	r2, #24
 80033f6:	189b      	adds	r3, r3, r2
 80033f8:	19db      	adds	r3, r3, r7
 80033fa:	2208      	movs	r2, #8
 80033fc:	701a      	strb	r2, [r3, #0]
 80033fe:	e068      	b.n	80034d2 <UART_SetConfig+0x22a>
 8003400:	231b      	movs	r3, #27
 8003402:	2218      	movs	r2, #24
 8003404:	189b      	adds	r3, r3, r2
 8003406:	19db      	adds	r3, r3, r7
 8003408:	2210      	movs	r2, #16
 800340a:	701a      	strb	r2, [r3, #0]
 800340c:	e061      	b.n	80034d2 <UART_SetConfig+0x22a>
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a7c      	ldr	r2, [pc, #496]	; (8003604 <UART_SetConfig+0x35c>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d106      	bne.n	8003426 <UART_SetConfig+0x17e>
 8003418:	231b      	movs	r3, #27
 800341a:	2218      	movs	r2, #24
 800341c:	189b      	adds	r3, r3, r2
 800341e:	19db      	adds	r3, r3, r7
 8003420:	2200      	movs	r2, #0
 8003422:	701a      	strb	r2, [r3, #0]
 8003424:	e055      	b.n	80034d2 <UART_SetConfig+0x22a>
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a77      	ldr	r2, [pc, #476]	; (8003608 <UART_SetConfig+0x360>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d106      	bne.n	800343e <UART_SetConfig+0x196>
 8003430:	231b      	movs	r3, #27
 8003432:	2218      	movs	r2, #24
 8003434:	189b      	adds	r3, r3, r2
 8003436:	19db      	adds	r3, r3, r7
 8003438:	2200      	movs	r2, #0
 800343a:	701a      	strb	r2, [r3, #0]
 800343c:	e049      	b.n	80034d2 <UART_SetConfig+0x22a>
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a6b      	ldr	r2, [pc, #428]	; (80035f0 <UART_SetConfig+0x348>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d13e      	bne.n	80034c6 <UART_SetConfig+0x21e>
 8003448:	4b6c      	ldr	r3, [pc, #432]	; (80035fc <UART_SetConfig+0x354>)
 800344a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800344c:	23c0      	movs	r3, #192	; 0xc0
 800344e:	011b      	lsls	r3, r3, #4
 8003450:	4013      	ands	r3, r2
 8003452:	22c0      	movs	r2, #192	; 0xc0
 8003454:	0112      	lsls	r2, r2, #4
 8003456:	4293      	cmp	r3, r2
 8003458:	d027      	beq.n	80034aa <UART_SetConfig+0x202>
 800345a:	22c0      	movs	r2, #192	; 0xc0
 800345c:	0112      	lsls	r2, r2, #4
 800345e:	4293      	cmp	r3, r2
 8003460:	d82a      	bhi.n	80034b8 <UART_SetConfig+0x210>
 8003462:	2280      	movs	r2, #128	; 0x80
 8003464:	0112      	lsls	r2, r2, #4
 8003466:	4293      	cmp	r3, r2
 8003468:	d011      	beq.n	800348e <UART_SetConfig+0x1e6>
 800346a:	2280      	movs	r2, #128	; 0x80
 800346c:	0112      	lsls	r2, r2, #4
 800346e:	4293      	cmp	r3, r2
 8003470:	d822      	bhi.n	80034b8 <UART_SetConfig+0x210>
 8003472:	2b00      	cmp	r3, #0
 8003474:	d004      	beq.n	8003480 <UART_SetConfig+0x1d8>
 8003476:	2280      	movs	r2, #128	; 0x80
 8003478:	00d2      	lsls	r2, r2, #3
 800347a:	4293      	cmp	r3, r2
 800347c:	d00e      	beq.n	800349c <UART_SetConfig+0x1f4>
 800347e:	e01b      	b.n	80034b8 <UART_SetConfig+0x210>
 8003480:	231b      	movs	r3, #27
 8003482:	2218      	movs	r2, #24
 8003484:	189b      	adds	r3, r3, r2
 8003486:	19db      	adds	r3, r3, r7
 8003488:	2200      	movs	r2, #0
 800348a:	701a      	strb	r2, [r3, #0]
 800348c:	e021      	b.n	80034d2 <UART_SetConfig+0x22a>
 800348e:	231b      	movs	r3, #27
 8003490:	2218      	movs	r2, #24
 8003492:	189b      	adds	r3, r3, r2
 8003494:	19db      	adds	r3, r3, r7
 8003496:	2202      	movs	r2, #2
 8003498:	701a      	strb	r2, [r3, #0]
 800349a:	e01a      	b.n	80034d2 <UART_SetConfig+0x22a>
 800349c:	231b      	movs	r3, #27
 800349e:	2218      	movs	r2, #24
 80034a0:	189b      	adds	r3, r3, r2
 80034a2:	19db      	adds	r3, r3, r7
 80034a4:	2204      	movs	r2, #4
 80034a6:	701a      	strb	r2, [r3, #0]
 80034a8:	e013      	b.n	80034d2 <UART_SetConfig+0x22a>
 80034aa:	231b      	movs	r3, #27
 80034ac:	2218      	movs	r2, #24
 80034ae:	189b      	adds	r3, r3, r2
 80034b0:	19db      	adds	r3, r3, r7
 80034b2:	2208      	movs	r2, #8
 80034b4:	701a      	strb	r2, [r3, #0]
 80034b6:	e00c      	b.n	80034d2 <UART_SetConfig+0x22a>
 80034b8:	231b      	movs	r3, #27
 80034ba:	2218      	movs	r2, #24
 80034bc:	189b      	adds	r3, r3, r2
 80034be:	19db      	adds	r3, r3, r7
 80034c0:	2210      	movs	r2, #16
 80034c2:	701a      	strb	r2, [r3, #0]
 80034c4:	e005      	b.n	80034d2 <UART_SetConfig+0x22a>
 80034c6:	231b      	movs	r3, #27
 80034c8:	2218      	movs	r2, #24
 80034ca:	189b      	adds	r3, r3, r2
 80034cc:	19db      	adds	r3, r3, r7
 80034ce:	2210      	movs	r2, #16
 80034d0:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a46      	ldr	r2, [pc, #280]	; (80035f0 <UART_SetConfig+0x348>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d000      	beq.n	80034de <UART_SetConfig+0x236>
 80034dc:	e09a      	b.n	8003614 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80034de:	231b      	movs	r3, #27
 80034e0:	2218      	movs	r2, #24
 80034e2:	189b      	adds	r3, r3, r2
 80034e4:	19db      	adds	r3, r3, r7
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	2b08      	cmp	r3, #8
 80034ea:	d01d      	beq.n	8003528 <UART_SetConfig+0x280>
 80034ec:	dc20      	bgt.n	8003530 <UART_SetConfig+0x288>
 80034ee:	2b04      	cmp	r3, #4
 80034f0:	d015      	beq.n	800351e <UART_SetConfig+0x276>
 80034f2:	dc1d      	bgt.n	8003530 <UART_SetConfig+0x288>
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d002      	beq.n	80034fe <UART_SetConfig+0x256>
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d005      	beq.n	8003508 <UART_SetConfig+0x260>
 80034fc:	e018      	b.n	8003530 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034fe:	f7fe fd3f 	bl	8001f80 <HAL_RCC_GetPCLK1Freq>
 8003502:	0003      	movs	r3, r0
 8003504:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003506:	e01c      	b.n	8003542 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003508:	4b3c      	ldr	r3, [pc, #240]	; (80035fc <UART_SetConfig+0x354>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2210      	movs	r2, #16
 800350e:	4013      	ands	r3, r2
 8003510:	d002      	beq.n	8003518 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003512:	4b3e      	ldr	r3, [pc, #248]	; (800360c <UART_SetConfig+0x364>)
 8003514:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003516:	e014      	b.n	8003542 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8003518:	4b3d      	ldr	r3, [pc, #244]	; (8003610 <UART_SetConfig+0x368>)
 800351a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800351c:	e011      	b.n	8003542 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800351e:	f7fe fc7f 	bl	8001e20 <HAL_RCC_GetSysClockFreq>
 8003522:	0003      	movs	r3, r0
 8003524:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003526:	e00c      	b.n	8003542 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003528:	2380      	movs	r3, #128	; 0x80
 800352a:	021b      	lsls	r3, r3, #8
 800352c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800352e:	e008      	b.n	8003542 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003534:	231a      	movs	r3, #26
 8003536:	2218      	movs	r2, #24
 8003538:	189b      	adds	r3, r3, r2
 800353a:	19db      	adds	r3, r3, r7
 800353c:	2201      	movs	r2, #1
 800353e:	701a      	strb	r2, [r3, #0]
        break;
 8003540:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003544:	2b00      	cmp	r3, #0
 8003546:	d100      	bne.n	800354a <UART_SetConfig+0x2a2>
 8003548:	e134      	b.n	80037b4 <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	685a      	ldr	r2, [r3, #4]
 800354e:	0013      	movs	r3, r2
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	189b      	adds	r3, r3, r2
 8003554:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003556:	429a      	cmp	r2, r3
 8003558:	d305      	bcc.n	8003566 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003560:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003562:	429a      	cmp	r2, r3
 8003564:	d906      	bls.n	8003574 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8003566:	231a      	movs	r3, #26
 8003568:	2218      	movs	r2, #24
 800356a:	189b      	adds	r3, r3, r2
 800356c:	19db      	adds	r3, r3, r7
 800356e:	2201      	movs	r2, #1
 8003570:	701a      	strb	r2, [r3, #0]
 8003572:	e11f      	b.n	80037b4 <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003576:	613b      	str	r3, [r7, #16]
 8003578:	2300      	movs	r3, #0
 800357a:	617b      	str	r3, [r7, #20]
 800357c:	6939      	ldr	r1, [r7, #16]
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	000b      	movs	r3, r1
 8003582:	0e1b      	lsrs	r3, r3, #24
 8003584:	0010      	movs	r0, r2
 8003586:	0205      	lsls	r5, r0, #8
 8003588:	431d      	orrs	r5, r3
 800358a:	000b      	movs	r3, r1
 800358c:	021c      	lsls	r4, r3, #8
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	085b      	lsrs	r3, r3, #1
 8003594:	60bb      	str	r3, [r7, #8]
 8003596:	2300      	movs	r3, #0
 8003598:	60fb      	str	r3, [r7, #12]
 800359a:	68b8      	ldr	r0, [r7, #8]
 800359c:	68f9      	ldr	r1, [r7, #12]
 800359e:	1900      	adds	r0, r0, r4
 80035a0:	4169      	adcs	r1, r5
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	603b      	str	r3, [r7, #0]
 80035a8:	2300      	movs	r3, #0
 80035aa:	607b      	str	r3, [r7, #4]
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f7fc fe36 	bl	8000220 <__aeabi_uldivmod>
 80035b4:	0002      	movs	r2, r0
 80035b6:	000b      	movs	r3, r1
 80035b8:	0013      	movs	r3, r2
 80035ba:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80035bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035be:	23c0      	movs	r3, #192	; 0xc0
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d309      	bcc.n	80035da <UART_SetConfig+0x332>
 80035c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035c8:	2380      	movs	r3, #128	; 0x80
 80035ca:	035b      	lsls	r3, r3, #13
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d204      	bcs.n	80035da <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035d6:	60da      	str	r2, [r3, #12]
 80035d8:	e0ec      	b.n	80037b4 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 80035da:	231a      	movs	r3, #26
 80035dc:	2218      	movs	r2, #24
 80035de:	189b      	adds	r3, r3, r2
 80035e0:	19db      	adds	r3, r3, r7
 80035e2:	2201      	movs	r2, #1
 80035e4:	701a      	strb	r2, [r3, #0]
 80035e6:	e0e5      	b.n	80037b4 <UART_SetConfig+0x50c>
 80035e8:	efff69f3 	.word	0xefff69f3
 80035ec:	ffffcfff 	.word	0xffffcfff
 80035f0:	40004800 	.word	0x40004800
 80035f4:	fffff4ff 	.word	0xfffff4ff
 80035f8:	40013800 	.word	0x40013800
 80035fc:	40021000 	.word	0x40021000
 8003600:	40004400 	.word	0x40004400
 8003604:	40004c00 	.word	0x40004c00
 8003608:	40005000 	.word	0x40005000
 800360c:	003d0900 	.word	0x003d0900
 8003610:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	69da      	ldr	r2, [r3, #28]
 8003618:	2380      	movs	r3, #128	; 0x80
 800361a:	021b      	lsls	r3, r3, #8
 800361c:	429a      	cmp	r2, r3
 800361e:	d000      	beq.n	8003622 <UART_SetConfig+0x37a>
 8003620:	e071      	b.n	8003706 <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 8003622:	231b      	movs	r3, #27
 8003624:	2218      	movs	r2, #24
 8003626:	189b      	adds	r3, r3, r2
 8003628:	19db      	adds	r3, r3, r7
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	2b08      	cmp	r3, #8
 800362e:	d822      	bhi.n	8003676 <UART_SetConfig+0x3ce>
 8003630:	009a      	lsls	r2, r3, #2
 8003632:	4b68      	ldr	r3, [pc, #416]	; (80037d4 <UART_SetConfig+0x52c>)
 8003634:	18d3      	adds	r3, r2, r3
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800363a:	f7fe fca1 	bl	8001f80 <HAL_RCC_GetPCLK1Freq>
 800363e:	0003      	movs	r3, r0
 8003640:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003642:	e021      	b.n	8003688 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003644:	f7fe fcb2 	bl	8001fac <HAL_RCC_GetPCLK2Freq>
 8003648:	0003      	movs	r3, r0
 800364a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800364c:	e01c      	b.n	8003688 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800364e:	4b62      	ldr	r3, [pc, #392]	; (80037d8 <UART_SetConfig+0x530>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2210      	movs	r2, #16
 8003654:	4013      	ands	r3, r2
 8003656:	d002      	beq.n	800365e <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003658:	4b60      	ldr	r3, [pc, #384]	; (80037dc <UART_SetConfig+0x534>)
 800365a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800365c:	e014      	b.n	8003688 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 800365e:	4b60      	ldr	r3, [pc, #384]	; (80037e0 <UART_SetConfig+0x538>)
 8003660:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003662:	e011      	b.n	8003688 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003664:	f7fe fbdc 	bl	8001e20 <HAL_RCC_GetSysClockFreq>
 8003668:	0003      	movs	r3, r0
 800366a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800366c:	e00c      	b.n	8003688 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800366e:	2380      	movs	r3, #128	; 0x80
 8003670:	021b      	lsls	r3, r3, #8
 8003672:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003674:	e008      	b.n	8003688 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8003676:	2300      	movs	r3, #0
 8003678:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800367a:	231a      	movs	r3, #26
 800367c:	2218      	movs	r2, #24
 800367e:	189b      	adds	r3, r3, r2
 8003680:	19db      	adds	r3, r3, r7
 8003682:	2201      	movs	r2, #1
 8003684:	701a      	strb	r2, [r3, #0]
        break;
 8003686:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800368a:	2b00      	cmp	r3, #0
 800368c:	d100      	bne.n	8003690 <UART_SetConfig+0x3e8>
 800368e:	e091      	b.n	80037b4 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003692:	005a      	lsls	r2, r3, #1
 8003694:	69fb      	ldr	r3, [r7, #28]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	085b      	lsrs	r3, r3, #1
 800369a:	18d2      	adds	r2, r2, r3
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	0019      	movs	r1, r3
 80036a2:	0010      	movs	r0, r2
 80036a4:	f7fc fd30 	bl	8000108 <__udivsi3>
 80036a8:	0003      	movs	r3, r0
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b0:	2b0f      	cmp	r3, #15
 80036b2:	d921      	bls.n	80036f8 <UART_SetConfig+0x450>
 80036b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036b6:	2380      	movs	r3, #128	; 0x80
 80036b8:	025b      	lsls	r3, r3, #9
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d21c      	bcs.n	80036f8 <UART_SetConfig+0x450>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80036be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	200e      	movs	r0, #14
 80036c4:	2418      	movs	r4, #24
 80036c6:	1903      	adds	r3, r0, r4
 80036c8:	19db      	adds	r3, r3, r7
 80036ca:	210f      	movs	r1, #15
 80036cc:	438a      	bics	r2, r1
 80036ce:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80036d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036d2:	085b      	lsrs	r3, r3, #1
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	2207      	movs	r2, #7
 80036d8:	4013      	ands	r3, r2
 80036da:	b299      	uxth	r1, r3
 80036dc:	1903      	adds	r3, r0, r4
 80036de:	19db      	adds	r3, r3, r7
 80036e0:	1902      	adds	r2, r0, r4
 80036e2:	19d2      	adds	r2, r2, r7
 80036e4:	8812      	ldrh	r2, [r2, #0]
 80036e6:	430a      	orrs	r2, r1
 80036e8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	1902      	adds	r2, r0, r4
 80036f0:	19d2      	adds	r2, r2, r7
 80036f2:	8812      	ldrh	r2, [r2, #0]
 80036f4:	60da      	str	r2, [r3, #12]
 80036f6:	e05d      	b.n	80037b4 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 80036f8:	231a      	movs	r3, #26
 80036fa:	2218      	movs	r2, #24
 80036fc:	189b      	adds	r3, r3, r2
 80036fe:	19db      	adds	r3, r3, r7
 8003700:	2201      	movs	r2, #1
 8003702:	701a      	strb	r2, [r3, #0]
 8003704:	e056      	b.n	80037b4 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003706:	231b      	movs	r3, #27
 8003708:	2218      	movs	r2, #24
 800370a:	189b      	adds	r3, r3, r2
 800370c:	19db      	adds	r3, r3, r7
 800370e:	781b      	ldrb	r3, [r3, #0]
 8003710:	2b08      	cmp	r3, #8
 8003712:	d822      	bhi.n	800375a <UART_SetConfig+0x4b2>
 8003714:	009a      	lsls	r2, r3, #2
 8003716:	4b33      	ldr	r3, [pc, #204]	; (80037e4 <UART_SetConfig+0x53c>)
 8003718:	18d3      	adds	r3, r2, r3
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800371e:	f7fe fc2f 	bl	8001f80 <HAL_RCC_GetPCLK1Freq>
 8003722:	0003      	movs	r3, r0
 8003724:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003726:	e021      	b.n	800376c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003728:	f7fe fc40 	bl	8001fac <HAL_RCC_GetPCLK2Freq>
 800372c:	0003      	movs	r3, r0
 800372e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003730:	e01c      	b.n	800376c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003732:	4b29      	ldr	r3, [pc, #164]	; (80037d8 <UART_SetConfig+0x530>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	2210      	movs	r2, #16
 8003738:	4013      	ands	r3, r2
 800373a:	d002      	beq.n	8003742 <UART_SetConfig+0x49a>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800373c:	4b27      	ldr	r3, [pc, #156]	; (80037dc <UART_SetConfig+0x534>)
 800373e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003740:	e014      	b.n	800376c <UART_SetConfig+0x4c4>
          pclk = (uint32_t) HSI_VALUE;
 8003742:	4b27      	ldr	r3, [pc, #156]	; (80037e0 <UART_SetConfig+0x538>)
 8003744:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003746:	e011      	b.n	800376c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003748:	f7fe fb6a 	bl	8001e20 <HAL_RCC_GetSysClockFreq>
 800374c:	0003      	movs	r3, r0
 800374e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003750:	e00c      	b.n	800376c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003752:	2380      	movs	r3, #128	; 0x80
 8003754:	021b      	lsls	r3, r3, #8
 8003756:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003758:	e008      	b.n	800376c <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 800375a:	2300      	movs	r3, #0
 800375c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800375e:	231a      	movs	r3, #26
 8003760:	2218      	movs	r2, #24
 8003762:	189b      	adds	r3, r3, r2
 8003764:	19db      	adds	r3, r3, r7
 8003766:	2201      	movs	r2, #1
 8003768:	701a      	strb	r2, [r3, #0]
        break;
 800376a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800376c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800376e:	2b00      	cmp	r3, #0
 8003770:	d020      	beq.n	80037b4 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	085a      	lsrs	r2, r3, #1
 8003778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800377a:	18d2      	adds	r2, r2, r3
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	0019      	movs	r1, r3
 8003782:	0010      	movs	r0, r2
 8003784:	f7fc fcc0 	bl	8000108 <__udivsi3>
 8003788:	0003      	movs	r3, r0
 800378a:	b29b      	uxth	r3, r3
 800378c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800378e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003790:	2b0f      	cmp	r3, #15
 8003792:	d909      	bls.n	80037a8 <UART_SetConfig+0x500>
 8003794:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003796:	2380      	movs	r3, #128	; 0x80
 8003798:	025b      	lsls	r3, r3, #9
 800379a:	429a      	cmp	r2, r3
 800379c:	d204      	bcs.n	80037a8 <UART_SetConfig+0x500>
      {
        huart->Instance->BRR = usartdiv;
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037a4:	60da      	str	r2, [r3, #12]
 80037a6:	e005      	b.n	80037b4 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 80037a8:	231a      	movs	r3, #26
 80037aa:	2218      	movs	r2, #24
 80037ac:	189b      	adds	r3, r3, r2
 80037ae:	19db      	adds	r3, r3, r7
 80037b0:	2201      	movs	r2, #1
 80037b2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037b4:	69fb      	ldr	r3, [r7, #28]
 80037b6:	2200      	movs	r2, #0
 80037b8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	2200      	movs	r2, #0
 80037be:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80037c0:	231a      	movs	r3, #26
 80037c2:	2218      	movs	r2, #24
 80037c4:	189b      	adds	r3, r3, r2
 80037c6:	19db      	adds	r3, r3, r7
 80037c8:	781b      	ldrb	r3, [r3, #0]
}
 80037ca:	0018      	movs	r0, r3
 80037cc:	46bd      	mov	sp, r7
 80037ce:	b00e      	add	sp, #56	; 0x38
 80037d0:	bdb0      	pop	{r4, r5, r7, pc}
 80037d2:	46c0      	nop			; (mov r8, r8)
 80037d4:	08003d54 	.word	0x08003d54
 80037d8:	40021000 	.word	0x40021000
 80037dc:	003d0900 	.word	0x003d0900
 80037e0:	00f42400 	.word	0x00f42400
 80037e4:	08003d78 	.word	0x08003d78

080037e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f4:	2201      	movs	r2, #1
 80037f6:	4013      	ands	r3, r2
 80037f8:	d00b      	beq.n	8003812 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	4a4a      	ldr	r2, [pc, #296]	; (800392c <UART_AdvFeatureConfig+0x144>)
 8003802:	4013      	ands	r3, r2
 8003804:	0019      	movs	r1, r3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	430a      	orrs	r2, r1
 8003810:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003816:	2202      	movs	r2, #2
 8003818:	4013      	ands	r3, r2
 800381a:	d00b      	beq.n	8003834 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	4a43      	ldr	r2, [pc, #268]	; (8003930 <UART_AdvFeatureConfig+0x148>)
 8003824:	4013      	ands	r3, r2
 8003826:	0019      	movs	r1, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	430a      	orrs	r2, r1
 8003832:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003838:	2204      	movs	r2, #4
 800383a:	4013      	ands	r3, r2
 800383c:	d00b      	beq.n	8003856 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	4a3b      	ldr	r2, [pc, #236]	; (8003934 <UART_AdvFeatureConfig+0x14c>)
 8003846:	4013      	ands	r3, r2
 8003848:	0019      	movs	r1, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385a:	2208      	movs	r2, #8
 800385c:	4013      	ands	r3, r2
 800385e:	d00b      	beq.n	8003878 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	4a34      	ldr	r2, [pc, #208]	; (8003938 <UART_AdvFeatureConfig+0x150>)
 8003868:	4013      	ands	r3, r2
 800386a:	0019      	movs	r1, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	430a      	orrs	r2, r1
 8003876:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387c:	2210      	movs	r2, #16
 800387e:	4013      	ands	r3, r2
 8003880:	d00b      	beq.n	800389a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	4a2c      	ldr	r2, [pc, #176]	; (800393c <UART_AdvFeatureConfig+0x154>)
 800388a:	4013      	ands	r3, r2
 800388c:	0019      	movs	r1, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	430a      	orrs	r2, r1
 8003898:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389e:	2220      	movs	r2, #32
 80038a0:	4013      	ands	r3, r2
 80038a2:	d00b      	beq.n	80038bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	4a25      	ldr	r2, [pc, #148]	; (8003940 <UART_AdvFeatureConfig+0x158>)
 80038ac:	4013      	ands	r3, r2
 80038ae:	0019      	movs	r1, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	430a      	orrs	r2, r1
 80038ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c0:	2240      	movs	r2, #64	; 0x40
 80038c2:	4013      	ands	r3, r2
 80038c4:	d01d      	beq.n	8003902 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	4a1d      	ldr	r2, [pc, #116]	; (8003944 <UART_AdvFeatureConfig+0x15c>)
 80038ce:	4013      	ands	r3, r2
 80038d0:	0019      	movs	r1, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	430a      	orrs	r2, r1
 80038dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038e2:	2380      	movs	r3, #128	; 0x80
 80038e4:	035b      	lsls	r3, r3, #13
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d10b      	bne.n	8003902 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	4a15      	ldr	r2, [pc, #84]	; (8003948 <UART_AdvFeatureConfig+0x160>)
 80038f2:	4013      	ands	r3, r2
 80038f4:	0019      	movs	r1, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	430a      	orrs	r2, r1
 8003900:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003906:	2280      	movs	r2, #128	; 0x80
 8003908:	4013      	ands	r3, r2
 800390a:	d00b      	beq.n	8003924 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	4a0e      	ldr	r2, [pc, #56]	; (800394c <UART_AdvFeatureConfig+0x164>)
 8003914:	4013      	ands	r3, r2
 8003916:	0019      	movs	r1, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	430a      	orrs	r2, r1
 8003922:	605a      	str	r2, [r3, #4]
  }
}
 8003924:	46c0      	nop			; (mov r8, r8)
 8003926:	46bd      	mov	sp, r7
 8003928:	b002      	add	sp, #8
 800392a:	bd80      	pop	{r7, pc}
 800392c:	fffdffff 	.word	0xfffdffff
 8003930:	fffeffff 	.word	0xfffeffff
 8003934:	fffbffff 	.word	0xfffbffff
 8003938:	ffff7fff 	.word	0xffff7fff
 800393c:	ffffefff 	.word	0xffffefff
 8003940:	ffffdfff 	.word	0xffffdfff
 8003944:	ffefffff 	.word	0xffefffff
 8003948:	ff9fffff 	.word	0xff9fffff
 800394c:	fff7ffff 	.word	0xfff7ffff

08003950 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b086      	sub	sp, #24
 8003954:	af02      	add	r7, sp, #8
 8003956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2280      	movs	r2, #128	; 0x80
 800395c:	2100      	movs	r1, #0
 800395e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003960:	f7fd f9d2 	bl	8000d08 <HAL_GetTick>
 8003964:	0003      	movs	r3, r0
 8003966:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2208      	movs	r2, #8
 8003970:	4013      	ands	r3, r2
 8003972:	2b08      	cmp	r3, #8
 8003974:	d10c      	bne.n	8003990 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2280      	movs	r2, #128	; 0x80
 800397a:	0391      	lsls	r1, r2, #14
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	4a17      	ldr	r2, [pc, #92]	; (80039dc <UART_CheckIdleState+0x8c>)
 8003980:	9200      	str	r2, [sp, #0]
 8003982:	2200      	movs	r2, #0
 8003984:	f000 f82c 	bl	80039e0 <UART_WaitOnFlagUntilTimeout>
 8003988:	1e03      	subs	r3, r0, #0
 800398a:	d001      	beq.n	8003990 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800398c:	2303      	movs	r3, #3
 800398e:	e021      	b.n	80039d4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	2204      	movs	r2, #4
 8003998:	4013      	ands	r3, r2
 800399a:	2b04      	cmp	r3, #4
 800399c:	d10c      	bne.n	80039b8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2280      	movs	r2, #128	; 0x80
 80039a2:	03d1      	lsls	r1, r2, #15
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	4a0d      	ldr	r2, [pc, #52]	; (80039dc <UART_CheckIdleState+0x8c>)
 80039a8:	9200      	str	r2, [sp, #0]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f000 f818 	bl	80039e0 <UART_WaitOnFlagUntilTimeout>
 80039b0:	1e03      	subs	r3, r0, #0
 80039b2:	d001      	beq.n	80039b8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e00d      	b.n	80039d4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2220      	movs	r2, #32
 80039bc:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2220      	movs	r2, #32
 80039c2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2274      	movs	r2, #116	; 0x74
 80039ce:	2100      	movs	r1, #0
 80039d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039d2:	2300      	movs	r3, #0
}
 80039d4:	0018      	movs	r0, r3
 80039d6:	46bd      	mov	sp, r7
 80039d8:	b004      	add	sp, #16
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	01ffffff 	.word	0x01ffffff

080039e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b094      	sub	sp, #80	; 0x50
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	603b      	str	r3, [r7, #0]
 80039ec:	1dfb      	adds	r3, r7, #7
 80039ee:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039f0:	e0a3      	b.n	8003b3a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80039f4:	3301      	adds	r3, #1
 80039f6:	d100      	bne.n	80039fa <UART_WaitOnFlagUntilTimeout+0x1a>
 80039f8:	e09f      	b.n	8003b3a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039fa:	f7fd f985 	bl	8000d08 <HAL_GetTick>
 80039fe:	0002      	movs	r2, r0
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d302      	bcc.n	8003a10 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d13d      	bne.n	8003a8c <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a10:	f3ef 8310 	mrs	r3, PRIMASK
 8003a14:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a18:	647b      	str	r3, [r7, #68]	; 0x44
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a20:	f383 8810 	msr	PRIMASK, r3
}
 8003a24:	46c0      	nop			; (mov r8, r8)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	494c      	ldr	r1, [pc, #304]	; (8003b64 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003a32:	400a      	ands	r2, r1
 8003a34:	601a      	str	r2, [r3, #0]
 8003a36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a38:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a3c:	f383 8810 	msr	PRIMASK, r3
}
 8003a40:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a42:	f3ef 8310 	mrs	r3, PRIMASK
 8003a46:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003a48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a4a:	643b      	str	r3, [r7, #64]	; 0x40
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a52:	f383 8810 	msr	PRIMASK, r3
}
 8003a56:	46c0      	nop			; (mov r8, r8)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	689a      	ldr	r2, [r3, #8]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2101      	movs	r1, #1
 8003a64:	438a      	bics	r2, r1
 8003a66:	609a      	str	r2, [r3, #8]
 8003a68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a6e:	f383 8810 	msr	PRIMASK, r3
}
 8003a72:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2220      	movs	r2, #32
 8003a78:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2220      	movs	r2, #32
 8003a7e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2274      	movs	r2, #116	; 0x74
 8003a84:	2100      	movs	r1, #0
 8003a86:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003a88:	2303      	movs	r3, #3
 8003a8a:	e067      	b.n	8003b5c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2204      	movs	r2, #4
 8003a94:	4013      	ands	r3, r2
 8003a96:	d050      	beq.n	8003b3a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	69da      	ldr	r2, [r3, #28]
 8003a9e:	2380      	movs	r3, #128	; 0x80
 8003aa0:	011b      	lsls	r3, r3, #4
 8003aa2:	401a      	ands	r2, r3
 8003aa4:	2380      	movs	r3, #128	; 0x80
 8003aa6:	011b      	lsls	r3, r3, #4
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d146      	bne.n	8003b3a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2280      	movs	r2, #128	; 0x80
 8003ab2:	0112      	lsls	r2, r2, #4
 8003ab4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ab6:	f3ef 8310 	mrs	r3, PRIMASK
 8003aba:	613b      	str	r3, [r7, #16]
  return(result);
 8003abc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003abe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	f383 8810 	msr	PRIMASK, r3
}
 8003aca:	46c0      	nop			; (mov r8, r8)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4923      	ldr	r1, [pc, #140]	; (8003b64 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003ad8:	400a      	ands	r2, r1
 8003ada:	601a      	str	r2, [r3, #0]
 8003adc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ade:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	f383 8810 	msr	PRIMASK, r3
}
 8003ae6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ae8:	f3ef 8310 	mrs	r3, PRIMASK
 8003aec:	61fb      	str	r3, [r7, #28]
  return(result);
 8003aee:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003af0:	64bb      	str	r3, [r7, #72]	; 0x48
 8003af2:	2301      	movs	r3, #1
 8003af4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af6:	6a3b      	ldr	r3, [r7, #32]
 8003af8:	f383 8810 	msr	PRIMASK, r3
}
 8003afc:	46c0      	nop			; (mov r8, r8)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	689a      	ldr	r2, [r3, #8]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2101      	movs	r1, #1
 8003b0a:	438a      	bics	r2, r1
 8003b0c:	609a      	str	r2, [r3, #8]
 8003b0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b10:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b14:	f383 8810 	msr	PRIMASK, r3
}
 8003b18:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2220      	movs	r2, #32
 8003b1e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2220      	movs	r2, #32
 8003b24:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2280      	movs	r2, #128	; 0x80
 8003b2a:	2120      	movs	r1, #32
 8003b2c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2274      	movs	r2, #116	; 0x74
 8003b32:	2100      	movs	r1, #0
 8003b34:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e010      	b.n	8003b5c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	69db      	ldr	r3, [r3, #28]
 8003b40:	68ba      	ldr	r2, [r7, #8]
 8003b42:	4013      	ands	r3, r2
 8003b44:	68ba      	ldr	r2, [r7, #8]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	425a      	negs	r2, r3
 8003b4a:	4153      	adcs	r3, r2
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	001a      	movs	r2, r3
 8003b50:	1dfb      	adds	r3, r7, #7
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d100      	bne.n	8003b5a <UART_WaitOnFlagUntilTimeout+0x17a>
 8003b58:	e74b      	b.n	80039f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b5a:	2300      	movs	r3, #0
}
 8003b5c:	0018      	movs	r0, r3
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	b014      	add	sp, #80	; 0x50
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	fffffe5f 	.word	0xfffffe5f

08003b68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b08e      	sub	sp, #56	; 0x38
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b70:	f3ef 8310 	mrs	r3, PRIMASK
 8003b74:	617b      	str	r3, [r7, #20]
  return(result);
 8003b76:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b78:	637b      	str	r3, [r7, #52]	; 0x34
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	f383 8810 	msr	PRIMASK, r3
}
 8003b84:	46c0      	nop			; (mov r8, r8)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4925      	ldr	r1, [pc, #148]	; (8003c28 <UART_EndRxTransfer+0xc0>)
 8003b92:	400a      	ands	r2, r1
 8003b94:	601a      	str	r2, [r3, #0]
 8003b96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b98:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	f383 8810 	msr	PRIMASK, r3
}
 8003ba0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ba2:	f3ef 8310 	mrs	r3, PRIMASK
 8003ba6:	623b      	str	r3, [r7, #32]
  return(result);
 8003ba8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003baa:	633b      	str	r3, [r7, #48]	; 0x30
 8003bac:	2301      	movs	r3, #1
 8003bae:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb2:	f383 8810 	msr	PRIMASK, r3
}
 8003bb6:	46c0      	nop			; (mov r8, r8)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	689a      	ldr	r2, [r3, #8]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2101      	movs	r1, #1
 8003bc4:	438a      	bics	r2, r1
 8003bc6:	609a      	str	r2, [r3, #8]
 8003bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bca:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bce:	f383 8810 	msr	PRIMASK, r3
}
 8003bd2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d118      	bne.n	8003c0e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bdc:	f3ef 8310 	mrs	r3, PRIMASK
 8003be0:	60bb      	str	r3, [r7, #8]
  return(result);
 8003be2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003be4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003be6:	2301      	movs	r3, #1
 8003be8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	f383 8810 	msr	PRIMASK, r3
}
 8003bf0:	46c0      	nop			; (mov r8, r8)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2110      	movs	r1, #16
 8003bfe:	438a      	bics	r2, r1
 8003c00:	601a      	str	r2, [r3, #0]
 8003c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c04:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	f383 8810 	msr	PRIMASK, r3
}
 8003c0c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2220      	movs	r2, #32
 8003c12:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003c20:	46c0      	nop			; (mov r8, r8)
 8003c22:	46bd      	mov	sp, r7
 8003c24:	b00e      	add	sp, #56	; 0x38
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	fffffedf 	.word	0xfffffedf

08003c2c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c38:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	225a      	movs	r2, #90	; 0x5a
 8003c3e:	2100      	movs	r1, #0
 8003c40:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2252      	movs	r2, #82	; 0x52
 8003c46:	2100      	movs	r1, #0
 8003c48:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	0018      	movs	r0, r3
 8003c4e:	f7ff fb17 	bl	8003280 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c52:	46c0      	nop			; (mov r8, r8)
 8003c54:	46bd      	mov	sp, r7
 8003c56:	b004      	add	sp, #16
 8003c58:	bd80      	pop	{r7, pc}

08003c5a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c5a:	b580      	push	{r7, lr}
 8003c5c:	b086      	sub	sp, #24
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c62:	f3ef 8310 	mrs	r3, PRIMASK
 8003c66:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c68:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003c6a:	617b      	str	r3, [r7, #20]
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f383 8810 	msr	PRIMASK, r3
}
 8003c76:	46c0      	nop			; (mov r8, r8)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2140      	movs	r1, #64	; 0x40
 8003c84:	438a      	bics	r2, r1
 8003c86:	601a      	str	r2, [r3, #0]
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	f383 8810 	msr	PRIMASK, r3
}
 8003c92:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2220      	movs	r2, #32
 8003c98:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f7ff fae4 	bl	8003270 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ca8:	46c0      	nop			; (mov r8, r8)
 8003caa:	46bd      	mov	sp, r7
 8003cac:	b006      	add	sp, #24
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b082      	sub	sp, #8
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003cb8:	46c0      	nop			; (mov r8, r8)
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	b002      	add	sp, #8
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <__libc_init_array>:
 8003cc0:	b570      	push	{r4, r5, r6, lr}
 8003cc2:	2600      	movs	r6, #0
 8003cc4:	4d0c      	ldr	r5, [pc, #48]	; (8003cf8 <__libc_init_array+0x38>)
 8003cc6:	4c0d      	ldr	r4, [pc, #52]	; (8003cfc <__libc_init_array+0x3c>)
 8003cc8:	1b64      	subs	r4, r4, r5
 8003cca:	10a4      	asrs	r4, r4, #2
 8003ccc:	42a6      	cmp	r6, r4
 8003cce:	d109      	bne.n	8003ce4 <__libc_init_array+0x24>
 8003cd0:	2600      	movs	r6, #0
 8003cd2:	f000 f821 	bl	8003d18 <_init>
 8003cd6:	4d0a      	ldr	r5, [pc, #40]	; (8003d00 <__libc_init_array+0x40>)
 8003cd8:	4c0a      	ldr	r4, [pc, #40]	; (8003d04 <__libc_init_array+0x44>)
 8003cda:	1b64      	subs	r4, r4, r5
 8003cdc:	10a4      	asrs	r4, r4, #2
 8003cde:	42a6      	cmp	r6, r4
 8003ce0:	d105      	bne.n	8003cee <__libc_init_array+0x2e>
 8003ce2:	bd70      	pop	{r4, r5, r6, pc}
 8003ce4:	00b3      	lsls	r3, r6, #2
 8003ce6:	58eb      	ldr	r3, [r5, r3]
 8003ce8:	4798      	blx	r3
 8003cea:	3601      	adds	r6, #1
 8003cec:	e7ee      	b.n	8003ccc <__libc_init_array+0xc>
 8003cee:	00b3      	lsls	r3, r6, #2
 8003cf0:	58eb      	ldr	r3, [r5, r3]
 8003cf2:	4798      	blx	r3
 8003cf4:	3601      	adds	r6, #1
 8003cf6:	e7f2      	b.n	8003cde <__libc_init_array+0x1e>
 8003cf8:	08003da4 	.word	0x08003da4
 8003cfc:	08003da4 	.word	0x08003da4
 8003d00:	08003da4 	.word	0x08003da4
 8003d04:	08003da8 	.word	0x08003da8

08003d08 <memset>:
 8003d08:	0003      	movs	r3, r0
 8003d0a:	1882      	adds	r2, r0, r2
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d100      	bne.n	8003d12 <memset+0xa>
 8003d10:	4770      	bx	lr
 8003d12:	7019      	strb	r1, [r3, #0]
 8003d14:	3301      	adds	r3, #1
 8003d16:	e7f9      	b.n	8003d0c <memset+0x4>

08003d18 <_init>:
 8003d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d1a:	46c0      	nop			; (mov r8, r8)
 8003d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d1e:	bc08      	pop	{r3}
 8003d20:	469e      	mov	lr, r3
 8003d22:	4770      	bx	lr

08003d24 <_fini>:
 8003d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d26:	46c0      	nop			; (mov r8, r8)
 8003d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d2a:	bc08      	pop	{r3}
 8003d2c:	469e      	mov	lr, r3
 8003d2e:	4770      	bx	lr
