{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747370889178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747370889178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 09:48:08 2025 " "Processing started: Fri May 16 09:48:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747370889178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747370889178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decodeModule -c decodeModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off decodeModule -c decodeModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747370889178 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1747370889812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodemodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodemodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodeModule-bhv " "Found design unit 1: decodeModule-bhv" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747370890422 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodeModule " "Found entity 1: decodeModule" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747370890422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747370890422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-bhv " "Found design unit 1: decode-bhv" {  } { { "decode.vhd" "" { Text "D:/alterafiles/lab_08_coa/decode.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747370890425 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "D:/alterafiles/lab_08_coa/decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747370890425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747370890425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyPackage " "Found design unit 1: MyPackage" {  } { { "MyPackage.vhd" "" { Text "D:/alterafiles/lab_08_coa/MyPackage.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747370890428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747370890428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decodeModule " "Elaborating entity \"decodeModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1747370890473 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[0\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[0\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890476 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[1\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[1\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890476 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[2\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[2\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890476 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[3\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[3\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890476 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[4\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[4\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890476 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[5\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[5\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890476 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[6\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[6\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890476 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[7\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[7\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890476 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[8\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[8\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890477 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[9\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[9\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890477 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[10\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[10\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890477 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[11\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[11\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890477 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[12\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[12\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890477 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[13\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[13\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890477 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[14\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[14\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890477 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[15\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[15\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890477 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[16\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[16\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890477 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[17\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[17\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890477 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[18\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[18\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890477 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[19\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[19\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890477 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[20\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[20\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890477 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[21\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[21\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890477 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[22\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[22\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890478 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[23\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[23\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890478 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[24\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[24\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890478 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[25\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[25\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890478 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[26\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[26\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890478 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[27\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[27\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890478 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[28\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[28\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890478 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[29\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[29\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890478 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[30\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[30\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890478 "|decodeModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[31\] decodeModule.vhd(51) " "Inferred latch for \"hexout\[31\]\" at decodeModule.vhd(51)" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747370890478 "|decodeModule"}
{ "Warning" "WSGN_SEARCH_FILE" "fetch.vhd 2 1 " "Using design file fetch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-bhv " "Found design unit 1: fetch-bhv" {  } { { "fetch.vhd" "" { Text "D:/alterafiles/lab_08_coa/fetch.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747370890497 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "D:/alterafiles/lab_08_coa/fetch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747370890497 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1747370890497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:f1 " "Elaborating entity \"fetch\" for hierarchy \"fetch:f1\"" {  } { { "decodeModule.vhd" "f1" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370890499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:F2 " "Elaborating entity \"decode\" for hierarchy \"decode:F2\"" {  } { { "decodeModule.vhd" "F2" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370890501 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegement.vhd 2 1 " "Using design file sevensegement.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegement-Behavioural " "Found design unit 1: sevenSegement-Behavioural" {  } { { "sevensegement.vhd" "" { Text "D:/alterafiles/lab_08_coa/sevensegement.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747370890530 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegement " "Found entity 1: sevenSegement" {  } { { "sevensegement.vhd" "" { Text "D:/alterafiles/lab_08_coa/sevensegement.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747370890530 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1747370890530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegement sevenSegement:u7 " "Elaborating entity \"sevenSegement\" for hierarchy \"sevenSegement:u7\"" {  } { { "decodeModule.vhd" "u7" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370890532 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fetch:f1\|mem " "RAM logic \"fetch:f1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "fetch.vhd" "mem" { Text "D:/alterafiles/lab_08_coa/fetch.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1747370891172 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1747370891172 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[4\] hexout\[3\] " "Duplicate LATCH primitive \"hexout\[4\]\" merged with LATCH primitive \"hexout\[3\]\"" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370891630 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[7\] hexout\[6\] " "Duplicate LATCH primitive \"hexout\[7\]\" merged with LATCH primitive \"hexout\[6\]\"" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370891630 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[8\] hexout\[6\] " "Duplicate LATCH primitive \"hexout\[8\]\" merged with LATCH primitive \"hexout\[6\]\"" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370891630 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[9\] hexout\[6\] " "Duplicate LATCH primitive \"hexout\[9\]\" merged with LATCH primitive \"hexout\[6\]\"" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370891630 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[10\] hexout\[6\] " "Duplicate LATCH primitive \"hexout\[10\]\" merged with LATCH primitive \"hexout\[6\]\"" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370891630 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[11\] hexout\[6\] " "Duplicate LATCH primitive \"hexout\[11\]\" merged with LATCH primitive \"hexout\[6\]\"" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370891630 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[12\] hexout\[6\] " "Duplicate LATCH primitive \"hexout\[12\]\" merged with LATCH primitive \"hexout\[6\]\"" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370891630 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[14\] hexout\[6\] " "Duplicate LATCH primitive \"hexout\[14\]\" merged with LATCH primitive \"hexout\[6\]\"" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370891630 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[15\] hexout\[6\] " "Duplicate LATCH primitive \"hexout\[15\]\" merged with LATCH primitive \"hexout\[6\]\"" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370891630 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[13\] hexout\[5\] " "Duplicate LATCH primitive \"hexout\[13\]\" merged with LATCH primitive \"hexout\[5\]\"" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370891630 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[20\] hexout\[19\] " "Duplicate LATCH primitive \"hexout\[20\]\" merged with LATCH primitive \"hexout\[19\]\"" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370891630 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[24\] hexout\[19\] " "Duplicate LATCH primitive \"hexout\[24\]\" merged with LATCH primitive \"hexout\[19\]\"" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370891630 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[25\] hexout\[19\] " "Duplicate LATCH primitive \"hexout\[25\]\" merged with LATCH primitive \"hexout\[19\]\"" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370891630 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[30\] hexout\[19\] " "Duplicate LATCH primitive \"hexout\[30\]\" merged with LATCH primitive \"hexout\[19\]\"" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370891630 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[31\] hexout\[26\] " "Duplicate LATCH primitive \"hexout\[31\]\" merged with LATCH primitive \"hexout\[26\]\"" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747370891630 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1747370891630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[0\] " "Latch hexout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891632 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[2\] " "Latch hexout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891632 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[1\] " "Latch hexout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891632 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[3\] " "Latch hexout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891633 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[6\] " "Latch hexout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891633 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[5\] " "Latch hexout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891633 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[18\] " "Latch hexout\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891633 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[17\] " "Latch hexout\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891633 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[16\] " "Latch hexout\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891633 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[19\] " "Latch hexout\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891634 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[22\] " "Latch hexout\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891634 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[21\] " "Latch hexout\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891634 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[23\] " "Latch hexout\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891634 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[26\] " "Latch hexout\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891634 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[27\] " "Latch hexout\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891634 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[29\] " "Latch hexout\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891635 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[28\] " "Latch hexout\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747370891635 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747370891635 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "decode.vhd" "" { Text "D:/alterafiles/lab_08_coa/decode.vhd" 71 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1747370891637 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1747370891637 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747370891761 "|decodeModule|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747370891761 "|decodeModule|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747370891761 "|decodeModule|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747370891761 "|decodeModule|hex3[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1747370891761 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1747370891915 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1747370892201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1747370892641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747370892641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1747370892737 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1747370892737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1747370892737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1747370892737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747370892801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 09:48:12 2025 " "Processing ended: Fri May 16 09:48:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747370892801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747370892801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747370892801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747370892801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747370895370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747370895371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 09:48:14 2025 " "Processing started: Fri May 16 09:48:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747370895371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747370895371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off decodeModule -c decodeModule " "Command: quartus_fit --read_settings_files=off --write_settings_files=off decodeModule -c decodeModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747370895371 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747370895495 ""}
{ "Info" "0" "" "Project  = decodeModule" {  } {  } 0 0 "Project  = decodeModule" 0 0 "Fitter" 0 0 1747370895497 ""}
{ "Info" "0" "" "Revision = decodeModule" {  } {  } 0 0 "Revision = decodeModule" 0 0 "Fitter" 0 0 1747370895497 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1747370895569 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "decodeModule EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"decodeModule\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747370895579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747370895676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747370895677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747370895677 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747370895849 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747370895869 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747370896571 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747370896571 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747370896571 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747370896571 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747370896571 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747370896571 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747370896571 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747370896571 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747370896571 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747370896571 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alterafiles/lab_08_coa/" { { 0 { 0 ""} 0 370 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747370896575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alterafiles/lab_08_coa/" { { 0 { 0 ""} 0 372 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747370896575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alterafiles/lab_08_coa/" { { 0 { 0 ""} 0 374 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747370896575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alterafiles/lab_08_coa/" { { 0 { 0 ""} 0 376 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747370896575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alterafiles/lab_08_coa/" { { 0 { 0 ""} 0 378 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747370896575 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747370896575 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747370896580 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1747370898889 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "decodeModule.sdc " "Synopsys Design Constraints File file not found: 'decodeModule.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1747370898890 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1747370898892 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hexout\[1\]~6  from: datac  to: combout " "Cell: hexout\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747370898895 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1747370898895 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1747370898897 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1747370898898 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1747370898899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hexout\[1\]~7  " "Automatically promoted node hexout\[1\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1747370898915 ""}  } { { "decodeModule.vhd" "" { Text "D:/alterafiles/lab_08_coa/decodeModule.vhd" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexout[1]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alterafiles/lab_08_coa/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747370898915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747370899471 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747370899472 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747370899472 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747370899473 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747370899473 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747370899474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747370899474 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747370899474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747370899474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1747370899475 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747370899475 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747370899544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747370908320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747370908613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747370908627 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747370913464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747370913465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747370913938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X92_Y12 X103_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23" {  } { { "loc" "" { Generic "D:/alterafiles/lab_08_coa/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23"} 92 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1747370917442 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747370917442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747370918916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1747370918916 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747370918916 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1747370918939 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747370919031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747370919533 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747370919645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747370920142 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747370921053 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/alterafiles/lab_08_coa/output_files/decodeModule.fit.smsg " "Generated suppressed messages file D:/alterafiles/lab_08_coa/output_files/decodeModule.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747370922534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5140 " "Peak virtual memory: 5140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747370923028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 09:48:43 2025 " "Processing ended: Fri May 16 09:48:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747370923028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747370923028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747370923028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747370923028 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1747370925032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747370925032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 09:48:44 2025 " "Processing started: Fri May 16 09:48:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747370925032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1747370925032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off decodeModule -c decodeModule " "Command: quartus_asm --read_settings_files=off --write_settings_files=off decodeModule -c decodeModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1747370925032 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1747370929911 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1747370930070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747370931925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 09:48:51 2025 " "Processing ended: Fri May 16 09:48:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747370931925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747370931925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747370931925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1747370931925 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1747370932603 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1747370934345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747370934345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 09:48:53 2025 " "Processing started: Fri May 16 09:48:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747370934345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747370934345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta decodeModule -c decodeModule " "Command: quartus_sta decodeModule -c decodeModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747370934346 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1747370934519 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1747370934717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1747370934717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1747370934790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1747370934790 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1747370935201 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "decodeModule.sdc " "Synopsys Design Constraints File file not found: 'decodeModule.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1747370935322 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1747370935323 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name topclock topclock " "create_clock -period 1.000 -name topclock topclock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935324 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw\[0\] sw\[0\] " "create_clock -period 1.000 -name sw\[0\] sw\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935324 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935324 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hexout\[1\]~6  from: datad  to: combout " "Cell: hexout\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935916 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1747370935916 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1747370935917 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935918 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1747370935919 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1747370935931 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747370935945 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747370935945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.543 " "Worst-case setup slack is -1.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.543              -7.535 topclock  " "   -1.543              -7.535 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.176              -1.259 sw\[0\]  " "   -0.176              -1.259 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747370935948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.439 " "Worst-case hold slack is -2.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.439             -32.092 sw\[0\]  " "   -2.439             -32.092 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 topclock  " "    0.440               0.000 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747370935953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747370935957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747370935959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.710 topclock  " "   -3.000             -10.710 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.185 sw\[0\]  " "   -3.000              -3.185 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370935962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747370935962 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1747370936059 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1747370936095 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1747370936802 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hexout\[1\]~6  from: datad  to: combout " "Cell: hexout\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747370936875 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1747370936875 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747370936875 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747370936887 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747370936887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.305 " "Worst-case setup slack is -1.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370936894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370936894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.305              -6.278 topclock  " "   -1.305              -6.278 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370936894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.227              -1.721 sw\[0\]  " "   -0.227              -1.721 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370936894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747370936894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.099 " "Worst-case hold slack is -2.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370936902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370936902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.099             -27.016 sw\[0\]  " "   -2.099             -27.016 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370936902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 topclock  " "    0.387               0.000 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370936902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747370936902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747370936909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747370936915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370936922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370936922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.710 topclock  " "   -3.000             -10.710 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370936922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.002 sw\[0\]  " "   -3.000              -3.002 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370936922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747370936922 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1747370937082 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hexout\[1\]~6  from: datad  to: combout " "Cell: hexout\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747370937343 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1747370937343 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747370937344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747370937346 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747370937346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.218 " "Worst-case setup slack is -0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370937353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370937353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.218              -0.665 sw\[0\]  " "   -0.218              -0.665 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370937353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207              -0.500 topclock  " "   -0.207              -0.500 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370937353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747370937353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.520 " "Worst-case hold slack is -1.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370937359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370937359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.520             -21.432 sw\[0\]  " "   -1.520             -21.432 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370937359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 topclock  " "    0.201               0.000 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370937359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747370937359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747370937365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747370937370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370937379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370937379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.284 topclock  " "   -3.000             -10.284 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370937379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.431 sw\[0\]  " "   -3.000              -3.431 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747370937379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747370937379 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1747370938155 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1747370938157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747370938522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 09:48:58 2025 " "Processing ended: Fri May 16 09:48:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747370938522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747370938522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747370938522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747370938522 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747370941436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747370941436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 09:49:01 2025 " "Processing started: Fri May 16 09:49:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747370941436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747370941436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off decodeModule -c decodeModule " "Command: quartus_eda --read_settings_files=off --write_settings_files=off decodeModule -c decodeModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747370941436 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "decodeModule.vo D:/alterafiles/lab_08_coa/simulation/qsim// simulation " "Generated file decodeModule.vo in folder \"D:/alterafiles/lab_08_coa/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1747370942083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747370942177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 09:49:02 2025 " "Processing ended: Fri May 16 09:49:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747370942177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747370942177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747370942177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747370942177 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747370942943 ""}
