

================================================================
== Vitis HLS Report for 'merge_1'
================================================================
* Date:           Thu Sep  1 11:41:27 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        merge_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.981 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merge_label1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- merge_label2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- merge_label3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %a, i32 666, i32 17, i32 1"   --->   Operation 11 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%stop_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %stop"   --->   Operation 12 'read' 'stop_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%m_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m"   --->   Operation 13 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%start_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %start_r"   --->   Operation 14 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_16 = trunc i32 %stop_read"   --->   Operation 15 'trunc' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%temp = alloca i64 1" [merge/sort.c:4]   --->   Operation 17 'alloca' 'temp' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln7 = sext i32 %start_read" [merge/sort.c:7]   --->   Operation 18 'sext' 'sext_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln7_1 = sext i32 %m_read" [merge/sort.c:7]   --->   Operation 19 'sext' 'sext_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%add_ln7 = add i33 %sext_ln7_1, i33 1" [merge/sort.c:7]   --->   Operation 20 'add' 'add_ln7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%br_ln7 = br void" [merge/sort.c:7]   --->   Operation 21 'br' 'br_ln7' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln7_1, void %.split5, i32 %start_read, void %.lr.ph13" [merge/sort.c:7]   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_cast = sext i32 %i" [merge/sort.c:7]   --->   Operation 23 'sext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.48ns)   --->   "%icmp_ln7 = icmp_slt  i33 %i_cast, i33 %add_ln7" [merge/sort.c:7]   --->   Operation 25 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %._crit_edge14.loopexit, void %.split5" [merge/sort.c:7]   --->   Operation 26 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i32 %i" [merge/sort.c:8]   --->   Operation 27 'trunc' 'trunc_ln8' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i11 %trunc_ln8" [merge/sort.c:8]   --->   Operation 28 'zext' 'zext_ln8' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln8" [merge/sort.c:8]   --->   Operation 29 'getelementptr' 'a_addr' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%a_load = load i11 %a_addr" [merge/sort.c:8]   --->   Operation 30 'load' 'a_load' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln7_1 = add i32 %i, i32 1" [merge/sort.c:7]   --->   Operation 31 'add' 'add_ln7_1' <Predicate = (icmp_ln7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i_cast2 = zext i32 %i" [merge/sort.c:7]   --->   Operation 32 'zext' 'i_cast2' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [merge/sort.c:5]   --->   Operation 33 'specloopname' 'specloopname_ln5' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (3.25ns)   --->   "%a_load = load i11 %a_addr" [merge/sort.c:8]   --->   Operation 34 'load' 'a_load' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i32 %temp, i64 0, i64 %i_cast2" [merge/sort.c:8]   --->   Operation 35 'getelementptr' 'temp_addr' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln8 = store i32 %a_load, i11 %temp_addr" [merge/sort.c:8]   --->   Operation 36 'store' 'store_ln8' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.75>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %m_read" [merge/sort.c:11]   --->   Operation 38 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.55ns)   --->   "%j = add i32 %m_read, i32 1" [merge/sort.c:11]   --->   Operation 39 'add' 'j' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln5 = add i11 %trunc_ln11, i11 1" [merge/sort.c:5]   --->   Operation 40 'add' 'add_ln5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 41 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add7 = add i11 %add_ln5, i11 %empty_16" [merge/sort.c:5]   --->   Operation 41 'add' 'add7' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i32 %j" [merge/sort.c:11]   --->   Operation 42 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.55ns)   --->   "%add_ln11 = add i32 %stop_read, i32 1" [merge/sort.c:11]   --->   Operation 43 'add' 'add_ln11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln11_1 = sext i32 %add_ln11" [merge/sort.c:11]   --->   Operation 44 'sext' 'sext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.58ns)   --->   "%br_ln11 = br void" [merge/sort.c:11]   --->   Operation 45 'br' 'br_ln11' <Predicate = true> <Delay = 1.58>

State 5 <SV = 3> <Delay = 3.52>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%j_1 = phi i64 %add_ln11_1, void %.split3, i64 %sext_ln11, void %._crit_edge14.loopexit" [merge/sort.c:11]   --->   Operation 46 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.77ns)   --->   "%icmp_ln11 = icmp_slt  i64 %j_1, i64 %sext_ln11_1" [merge/sort.c:11]   --->   Operation 48 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %._crit_edge9.loopexit.preheader, void %.split3" [merge/sort.c:11]   --->   Operation 49 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_17 = trunc i64 %j_1" [merge/sort.c:11]   --->   Operation 50 'trunc' 'empty_17' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i11 %empty_17" [merge/sort.c:12]   --->   Operation 51 'zext' 'zext_ln12' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i32 %a, i64 0, i64 %zext_ln12" [merge/sort.c:12]   --->   Operation 52 'getelementptr' 'a_addr_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (3.25ns)   --->   "%a_load_1 = load i11 %a_addr_1" [merge/sort.c:12]   --->   Operation 53 'load' 'a_load_1' <Predicate = (icmp_ln11)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 54 [1/1] (1.63ns)   --->   "%sub_ln12 = sub i11 %add7, i11 %empty_17" [merge/sort.c:12]   --->   Operation 54 'sub' 'sub_ln12' <Predicate = (icmp_ln11)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (3.52ns)   --->   "%add_ln11_1 = add i64 %j_1, i64 1" [merge/sort.c:11]   --->   Operation 55 'add' 'add_ln11_1' <Predicate = (icmp_ln11)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 6.50>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [merge/sort.c:5]   --->   Operation 56 'specloopname' 'specloopname_ln5' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 57 [1/2] (3.25ns)   --->   "%a_load_1 = load i11 %a_addr_1" [merge/sort.c:12]   --->   Operation 57 'load' 'a_load_1' <Predicate = (icmp_ln11)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i11 %sub_ln12" [merge/sort.c:12]   --->   Operation 58 'zext' 'zext_ln12_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr i32 %temp, i64 0, i64 %zext_ln12_1" [merge/sort.c:12]   --->   Operation 59 'getelementptr' 'temp_addr_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln12 = store i32 %a_load_1, i11 %temp_addr_1" [merge/sort.c:12]   --->   Operation 60 'store' 'store_ln12' <Predicate = (icmp_ln11)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.58>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 62 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 63 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %stop_read, i32 %j_2"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %start_read, i32 %i_3"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 66 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge9.loopexit"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 8 <SV = 5> <Delay = 3.52>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%k = phi i64 %add_ln18, void, i64 %sext_ln7, void %._crit_edge9.loopexit.preheader" [merge/sort.c:18]   --->   Operation 67 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (2.77ns)   --->   "%icmp_ln18 = icmp_slt  i64 %k, i64 %sext_ln11_1" [merge/sort.c:18]   --->   Operation 69 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %._crit_edge.loopexit, void %.split" [merge/sort.c:18]   --->   Operation 70 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%i_3_load = load i32 %i_3" [merge/sort.c:20]   --->   Operation 71 'load' 'i_3_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%j_2_load = load i32 %j_2" [merge/sort.c:19]   --->   Operation 72 'load' 'j_2_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i32 %j_2_load" [merge/sort.c:19]   --->   Operation 73 'zext' 'zext_ln19' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%temp_addr_2 = getelementptr i32 %temp, i64 0, i64 %zext_ln19" [merge/sort.c:19]   --->   Operation 74 'getelementptr' 'temp_addr_2' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 75 [2/2] (3.25ns)   --->   "%tmp_j = load i11 %temp_addr_2" [merge/sort.c:19]   --->   Operation 75 'load' 'tmp_j' <Predicate = (icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i32 %i_3_load" [merge/sort.c:20]   --->   Operation 76 'zext' 'zext_ln20' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%temp_addr_3 = getelementptr i32 %temp, i64 0, i64 %zext_ln20" [merge/sort.c:20]   --->   Operation 77 'getelementptr' 'temp_addr_3' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 78 [2/2] (3.25ns)   --->   "%tmp_i = load i11 %temp_addr_3" [merge/sort.c:20]   --->   Operation 78 'load' 'tmp_i' <Predicate = (icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i64 %k" [merge/sort.c:22]   --->   Operation 79 'trunc' 'trunc_ln22' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (3.52ns)   --->   "%add_ln18 = add i64 %k, i64 1" [merge/sort.c:18]   --->   Operation 80 'add' 'add_ln18' <Predicate = (icmp_ln18)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge9.loopexit"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 8.98>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [merge/sort.c:5]   --->   Operation 82 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/2] (3.25ns)   --->   "%tmp_j = load i11 %temp_addr_2" [merge/sort.c:19]   --->   Operation 83 'load' 'tmp_j' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 84 [1/2] (3.25ns)   --->   "%tmp_i = load i11 %temp_addr_3" [merge/sort.c:20]   --->   Operation 84 'load' 'tmp_i' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 85 [1/1] (2.47ns)   --->   "%icmp_ln21 = icmp_slt  i32 %tmp_j, i32 %tmp_i" [merge/sort.c:21]   --->   Operation 85 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i11 %trunc_ln22" [merge/sort.c:22]   --->   Operation 86 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i32 %a, i64 0, i64 %zext_ln22" [merge/sort.c:22]   --->   Operation 87 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void, void" [merge/sort.c:21]   --->   Operation 88 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln25 = store i32 %tmp_i, i11 %a_addr_2" [merge/sort.c:25]   --->   Operation 89 'store' 'store_ln25' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 90 [1/1] (2.55ns)   --->   "%i_4 = add i32 %i_3_load, i32 1" [merge/sort.c:26]   --->   Operation 90 'add' 'i_4' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln26 = store i32 %i_4, i32 %i_3" [merge/sort.c:26]   --->   Operation 91 'store' 'store_ln26' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln22 = store i32 %tmp_j, i11 %a_addr_2" [merge/sort.c:22]   --->   Operation 93 'store' 'store_ln22' <Predicate = (icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 94 [1/1] (2.55ns)   --->   "%j_3 = add i32 %j_2_load, i32 4294967295" [merge/sort.c:23]   --->   Operation 94 'add' 'j_3' <Predicate = (icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 %j_3, i32 %j_2" [merge/sort.c:24]   --->   Operation 95 'store' 'store_ln24' <Predicate = (icmp_ln21)> <Delay = 1.58>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [merge/sort.c:24]   --->   Operation 96 'br' 'br_ln24' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [merge/sort.c:29]   --->   Operation 97 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	wire read on port 'm' [7]  (0 ns)
	'add' operation ('add_ln7', merge/sort.c:7) [14]  (2.55 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', merge/sort.c:7) with incoming values : ('start') ('add_ln7_1', merge/sort.c:7) [17]  (0 ns)
	'getelementptr' operation ('a_addr', merge/sort.c:8) [27]  (0 ns)
	'load' operation ('a_load', merge/sort.c:8) on array 'a' [28]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load', merge/sort.c:8) on array 'a' [28]  (3.25 ns)
	'store' operation ('store_ln8', merge/sort.c:8) of variable 'a_load', merge/sort.c:8 on array 'temp', merge/sort.c:4 [30]  (3.25 ns)

 <State 4>: 3.76ns
The critical path consists of the following:
	'add' operation ('add_ln5', merge/sort.c:5) [36]  (0 ns)
	'add' operation ('add7', merge/sort.c:5) [37]  (3.76 ns)

 <State 5>: 3.52ns
The critical path consists of the following:
	'phi' operation ('j', merge/sort.c:11) with incoming values : ('sext_ln11', merge/sort.c:11) ('add_ln11_1', merge/sort.c:11) [43]  (0 ns)
	'add' operation ('add_ln11_1', merge/sort.c:11) [57]  (3.52 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_1', merge/sort.c:12) on array 'a' [52]  (3.25 ns)
	'store' operation ('store_ln12', merge/sort.c:12) of variable 'a_load_1', merge/sort.c:12 on array 'temp', merge/sort.c:4 [56]  (3.25 ns)

 <State 7>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('j') [61]  (0 ns)
	'store' operation ('store_ln0') of variable 'stop' on local variable 'j' [62]  (1.59 ns)

 <State 8>: 3.52ns
The critical path consists of the following:
	'phi' operation ('k', merge/sort.c:18) with incoming values : ('sext_ln7', merge/sort.c:7) ('add_ln18', merge/sort.c:18) [66]  (0 ns)
	'add' operation ('add_ln18', merge/sort.c:18) [96]  (3.52 ns)

 <State 9>: 8.98ns
The critical path consists of the following:
	'load' operation ('tmp_j', merge/sort.c:19) on array 'temp', merge/sort.c:4 [76]  (3.25 ns)
	'store' operation ('store_ln22', merge/sort.c:22) of variable 'tmp_j', merge/sort.c:19 on array 'a' [91]  (3.25 ns)
	blocking operation 2.47 ns on control path)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
