//Aaron Hong (ahong02)
//Stephen Macris (smacris)
//11/18/22
//EE271 Lab4

//This module controls the center starting light of the tug-of-war playing field. Using inputs that represent
//player input and the status of adjacent lights, boolean logic determines when the the light should be lit.
//This module resets to the on state.

//Inputs: Six 1-bits clk (clock signal), reset, L, R, NL, NR
//Outputs: One 1-bit on
module reg_file (clk, wr_en, write_data, write_addr, read_addr1, read_addr2, read_data1, read_data2);

	input  logic  clk;
	input	 logic [3:0] write_addr, read_addr1, read_addr2;
	input	 logic [31:0] write_data;
	output logic [31:0] read_data1, read_data2;

	logic [15:0][31:0] memory;

	//Next state logic
	always_comb begin
		if(wr_en) begin
			memory[write_addr] <= write_data;
		end
		
		read_data1 <= memory[read_addr1];
		read_data2 <= memory[read_addr2];
	end
			
				
endmodule

	