library verilog;
use verilog.vl_types.all;
entity BECtrl is
    port(
        OP              : in     vl_logic_vector(5 downto 0);
        addr            : in     vl_logic_vector(31 downto 0);
        BE              : out    vl_logic_vector(3 downto 0);
        fakeAddr        : out    vl_logic_vector(11 downto 0);
        MemReadSigned   : out    vl_logic
    );
end BECtrl;
