Timing Analyzer report for cyclone4_slave
Tue Jun 08 11:19:45 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk_50MHz'
 13. Slow 1200mV 85C Model Hold: 'i_clk_50MHz'
 14. Slow 1200mV 85C Model Recovery: 'i_clk_50MHz'
 15. Slow 1200mV 85C Model Recovery: 'blaster_handler:BLASTER_INST|tx_start'
 16. Slow 1200mV 85C Model Removal: 'i_clk_50MHz'
 17. Slow 1200mV 85C Model Removal: 'blaster_handler:BLASTER_INST|tx_start'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'i_clk_50MHz'
 26. Slow 1200mV 0C Model Hold: 'i_clk_50MHz'
 27. Slow 1200mV 0C Model Recovery: 'i_clk_50MHz'
 28. Slow 1200mV 0C Model Recovery: 'blaster_handler:BLASTER_INST|tx_start'
 29. Slow 1200mV 0C Model Removal: 'i_clk_50MHz'
 30. Slow 1200mV 0C Model Removal: 'blaster_handler:BLASTER_INST|tx_start'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'i_clk_50MHz'
 38. Fast 1200mV 0C Model Hold: 'i_clk_50MHz'
 39. Fast 1200mV 0C Model Recovery: 'i_clk_50MHz'
 40. Fast 1200mV 0C Model Recovery: 'blaster_handler:BLASTER_INST|tx_start'
 41. Fast 1200mV 0C Model Removal: 'i_clk_50MHz'
 42. Fast 1200mV 0C Model Removal: 'blaster_handler:BLASTER_INST|tx_start'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; cyclone4_slave                                          ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.3%      ;
;     Processor 3            ;   1.2%      ;
;     Processor 4            ;   1.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                       ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; Clock Name                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                   ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; blaster_handler:BLASTER_INST|tx_start ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { blaster_handler:BLASTER_INST|tx_start } ;
; i_clk_50MHz                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk_50MHz }                           ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                ;
+------------+-----------------+-------------+------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note ;
+------------+-----------------+-------------+------+
; 172.65 MHz ; 172.65 MHz      ; i_clk_50MHz ;      ;
+------------+-----------------+-------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 85C Model Setup Summary  ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; i_clk_50MHz ; -3.480 ; -416.030      ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 85C Model Hold Summary  ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; i_clk_50MHz ; 0.432 ; 0.000         ;
+-------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; i_clk_50MHz                           ; -3.194 ; -303.928      ;
; blaster_handler:BLASTER_INST|tx_start ; -2.189 ; -2.189        ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                         ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; i_clk_50MHz                           ; 1.431 ; 0.000         ;
; blaster_handler:BLASTER_INST|tx_start ; 2.663 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; i_clk_50MHz                           ; -3.201 ; -348.971      ;
; blaster_handler:BLASTER_INST|tx_start ; -1.487 ; -1.487        ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk_50MHz'                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.480 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.386      ;
; -3.480 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.386      ;
; -3.480 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.386      ;
; -3.480 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.386      ;
; -3.480 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.386      ;
; -3.480 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.386      ;
; -3.480 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.386      ;
; -3.480 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.386      ;
; -3.444 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10] ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.364      ;
; -3.444 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.364      ;
; -3.444 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.364      ;
; -3.444 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.364      ;
; -3.444 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.364      ;
; -3.444 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.364      ;
; -3.444 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.364      ;
; -3.444 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.364      ;
; -3.444 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.364      ;
; -3.444 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.364      ;
; -3.444 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.364      ;
; -3.437 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.343      ;
; -3.437 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.343      ;
; -3.437 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.343      ;
; -3.437 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.343      ;
; -3.437 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.343      ;
; -3.437 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.343      ;
; -3.437 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.343      ;
; -3.437 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.343      ;
; -3.435 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10] ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.355      ;
; -3.384 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]      ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.304      ;
; -3.331 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.078     ; 4.254      ;
; -3.319 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.225      ;
; -3.319 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.225      ;
; -3.319 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.225      ;
; -3.319 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.225      ;
; -3.319 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.225      ;
; -3.319 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.225      ;
; -3.319 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.225      ;
; -3.319 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.225      ;
; -3.310 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.216      ;
; -3.310 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.216      ;
; -3.310 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.216      ;
; -3.310 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.216      ;
; -3.310 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.216      ;
; -3.310 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.216      ;
; -3.310 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.216      ;
; -3.310 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.216      ;
; -3.291 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.197      ;
; -3.290 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10] ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.210      ;
; -3.290 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.210      ;
; -3.290 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.210      ;
; -3.290 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.210      ;
; -3.290 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.210      ;
; -3.290 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.210      ;
; -3.290 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.210      ;
; -3.290 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.210      ;
; -3.290 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.210      ;
; -3.290 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.210      ;
; -3.290 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.210      ;
; -3.287 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.193      ;
; -3.278 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.184      ;
; -3.263 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.169      ;
; -3.263 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.169      ;
; -3.263 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.169      ;
; -3.263 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.169      ;
; -3.263 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.169      ;
; -3.263 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.169      ;
; -3.263 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.169      ;
; -3.263 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.169      ;
; -3.262 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[1]      ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.182      ;
; -3.254 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.160      ;
; -3.234 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10] ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.154      ;
; -3.234 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.154      ;
; -3.234 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.154      ;
; -3.234 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.154      ;
; -3.234 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.154      ;
; -3.234 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.154      ;
; -3.234 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.154      ;
; -3.234 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.154      ;
; -3.234 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.154      ;
; -3.234 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.154      ;
; -3.234 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.154      ;
; -3.227 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.133      ;
; -3.190 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 4.096      ;
; -3.172 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10] ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.092      ;
; -3.172 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.092      ;
; -3.172 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.092      ;
; -3.172 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.092      ;
; -3.172 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.092      ;
; -3.172 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.092      ;
; -3.172 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 4.092      ;
+--------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                                                             ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                                                                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.102      ; 0.746      ;
; 0.435 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.099      ; 0.746      ;
; 0.449 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                             ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.097      ; 0.758      ;
; 0.449 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                             ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.097      ; 0.758      ;
; 0.453 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[0]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[0]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[3]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[3]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[4]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[4]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[5]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[5]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[6]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[6]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[7]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[7]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                        ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[0]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[0]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[1]                                                                                                        ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[1]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[2]                                                                                                        ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[2]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Done                                                                                                             ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Done                                                                                                                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[1]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[1]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[2]                                                                                            ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[2]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                            ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                               ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                                                ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                         ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                               ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                                                ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                         ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.079      ; 0.746      ;
; 0.465 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[0]                                                                                                        ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[0]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[2]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[2]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[0]                                                                                                          ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[0]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[0]                                                                                            ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[0]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.758      ;
; 0.489 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[10]                                                                                                     ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[10]                                                                                                                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.782      ;
; 0.493 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                            ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[2]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.785      ;
; 0.501 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[0]                                                                                            ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|dff_first                                                                     ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[0].dff_delay                                                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.794      ;
; 0.503 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.796      ;
; 0.518 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[1]                                                                                                        ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[2]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.811      ;
; 0.535 ; blaster_handler:BLASTER_INST|fifo_tx_rdreq                                                                                                                                    ; blaster_handler:BLASTER_INST|tx_start                                                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.080      ; 0.827      ;
; 0.582 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[1]                                                                                                            ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.875      ;
; 0.597 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[23]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[24]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.611      ; 1.420      ;
; 0.698 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[7]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[6]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[1].dff_delay                                             ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay                                                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[0].dff_delay                                             ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[1].dff_delay                                                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.992      ;
; 0.701 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[5]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 0.994      ;
; 0.719 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[22]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[24]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.611      ; 1.542      ;
; 0.725 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.018      ;
; 0.727 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[24]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[24]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.102      ; 1.041      ;
; 0.728 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.098      ; 1.038      ;
; 0.728 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.098      ; 1.038      ;
; 0.729 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.097      ; 1.038      ;
; 0.730 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.098      ; 1.040      ;
; 0.730 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.098      ; 1.040      ;
; 0.730 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.097      ; 1.039      ;
; 0.731 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.098      ; 1.041      ;
; 0.731 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.097      ; 1.040      ;
; 0.733 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.097      ; 1.042      ;
; 0.733 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.097      ; 1.042      ;
; 0.733 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.097      ; 1.042      ;
; 0.737 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[1]                                                                                                      ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[1]                                                                                                                       ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[21]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[24]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.611      ; 1.560      ;
; 0.743 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[9]                                                                                                      ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[9]                                                                                                                       ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[10]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[10]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[8]                                                                                                          ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[8]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.101      ; 1.056      ;
; 0.744 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[7]                                                                                                      ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[7]                                                                                                                       ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[14]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[14]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.100      ; 1.056      ;
; 0.744 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.100      ; 1.056      ;
; 0.744 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.101      ; 1.057      ;
; 0.745 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                                      ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                                                       ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[13]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[13]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[6]                                                                                                          ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[6]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.455      ; 1.454      ;
; 0.746 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[5]                                                                                                      ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[5]                                                                                                                       ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]                                                                                                      ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]                                                                                                                       ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]                                                                                                      ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]                                                                                                                       ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[11]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[11]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[9]                                                                                                          ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[9]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[4]                                                                                                          ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[4]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[3]                                                                                                          ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[3]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.451      ; 1.451      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_clk_50MHz'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.194 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR                                                       ; blaster_handler:BLASTER_INST|dffe_tx_done~_emulated                                                                                                                              ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.078     ; 4.117      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[0] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[2] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[3] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[4] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[5] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[6] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[7] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[1] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_1_dff                            ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                            ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|empty_dff                                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[0] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[1] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[2] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[3] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[4] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[5] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[6] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[7] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_1_dff                            ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.014      ; 3.011      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                            ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.014      ; 3.011      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|empty_dff                                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.014      ; 3.011      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.009      ; 3.006      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.009      ; 3.006      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.009      ; 3.006      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.009      ; 3.006      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.009      ; 3.006      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.009      ; 3.006      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.009      ; 3.006      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.009      ; 3.006      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.496 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.013      ; 3.010      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[4]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[5]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[7]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[6]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[0]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[1]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[3]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[2]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|o_tx_pin                                                                                                                 ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|fifo_tx_rdreq                                                                                                                                       ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_rdy                                                                                                                    ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.096     ; 3.010      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[1]                                                                                                               ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]                                                                                                               ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[0]                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[1]                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[7]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[6]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[5]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[4]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[3]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[0]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[0]                                                                                               ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                               ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[2]                                                                                               ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Data_R                                                                                                              ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Data                                                                                                                ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|fifo_rx_rdreq                                                                                                                                       ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.096     ; 3.010      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|tx_start                                                                                                                                            ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.105 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR                                                                                                      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.095     ; 3.011      ;
; -2.097 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[4]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.082     ; 3.016      ;
; -2.097 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[8]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.082     ; 3.016      ;
; -2.097 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[0]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.082     ; 3.016      ;
; -2.097 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[1]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.082     ; 3.016      ;
; -2.097 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[2]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.082     ; 3.016      ;
; -2.097 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[3]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.082     ; 3.016      ;
; -2.097 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[5]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.082     ; 3.016      ;
; -2.097 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[6]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.082     ; 3.016      ;
; -2.097 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[7]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.082     ; 3.016      ;
; -2.097 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[10]                                                                                                        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.082     ; 3.016      ;
; -2.097 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[9]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.082     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[0]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[1]                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[0]                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[2]                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[2]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Done                                                                                                                ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[1]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                                        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
; -2.096 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.081     ; 3.016      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'blaster_handler:BLASTER_INST|tx_start'                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                     ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -2.189 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rS ; i_clk_50MHz  ; blaster_handler:BLASTER_INST|tx_start ; 1.000        ; -1.641     ; 1.549      ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                       ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; 1.431 ; blaster_handler:BLASTER_INST|tx_start                                                                                             ; blaster_handler:BLASTER_INST|dffe_tx_done~_emulated                                                                                                                           ; blaster_handler:BLASTER_INST|tx_start ; i_clk_50MHz ; 0.000        ; 2.586      ; 4.510      ;
; 1.658 ; blaster_handler:BLASTER_INST|tx_start                                                                                             ; blaster_handler:BLASTER_INST|dffe_tx_done~_emulated                                                                                                                           ; blaster_handler:BLASTER_INST|tx_start ; i_clk_50MHz ; -0.500       ; 2.586      ; 4.237      ;
; 2.161 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|dffe_tx_done~_emulated                                                                                                                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.454      ;
; 2.384 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.715      ; 2.831      ;
; 2.384 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.715      ; 2.831      ;
; 2.384 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.715      ; 2.831      ;
; 2.384 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.715      ; 2.831      ;
; 2.384 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.715      ; 2.831      ;
; 2.384 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.715      ; 2.831      ;
; 2.384 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.715      ; 2.831      ;
; 2.384 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.715      ; 2.831      ;
; 2.406 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; -0.422     ; 2.196      ;
; 2.406 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[1].dff_delay                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; -0.422     ; 2.196      ;
; 2.406 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[0].dff_delay                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; -0.422     ; 2.196      ;
; 2.406 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|dff_first                                                                     ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; -0.422     ; 2.196      ;
; 2.428 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.671      ; 2.831      ;
; 2.432 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.674      ; 2.838      ;
; 2.432 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.674      ; 2.838      ;
; 2.432 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.674      ; 2.838      ;
; 2.432 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.674      ; 2.838      ;
; 2.432 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.674      ; 2.838      ;
; 2.432 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.674      ; 2.838      ;
; 2.432 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.674      ; 2.838      ;
; 2.432 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.674      ; 2.838      ;
; 2.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[0] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.658      ; 2.831      ;
; 2.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.658      ; 2.831      ;
; 2.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.658      ; 2.831      ;
; 2.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.658      ; 2.831      ;
; 2.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.658      ; 2.831      ;
; 2.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.658      ; 2.831      ;
; 2.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.658      ; 2.831      ;
; 2.471 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[0] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.622      ; 2.825      ;
; 2.471 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.622      ; 2.825      ;
; 2.471 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.622      ; 2.825      ;
; 2.471 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.622      ; 2.825      ;
; 2.471 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.622      ; 2.825      ;
; 2.471 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.622      ; 2.825      ;
; 2.471 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.622      ; 2.825      ;
; 2.474 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                             ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.625      ; 2.831      ;
; 2.474 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                             ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.625      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[4]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[5]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[7]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[6]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[0]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[1]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[3]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[2]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|o_tx_pin                                                                                                              ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|fifo_tx_rdreq                                                                                                                                    ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_rdy                                                                                                                 ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[1]                                                                                                            ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.079      ; 2.832      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]                                                                                                            ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.079      ; 2.832      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[0]                                                                                                        ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.079      ; 2.832      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[1]                                                                                                        ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.079      ; 2.832      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                        ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.079      ; 2.832      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[7]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.079      ; 2.832      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[6]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.079      ; 2.832      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[5]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.079      ; 2.832      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[4]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.079      ; 2.832      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[3]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.079      ; 2.832      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.079      ; 2.832      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.079      ; 2.832      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[0]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.079      ; 2.832      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[0]                                                                                            ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                            ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[2]                                                                                            ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Data_R                                                                                                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.079      ; 2.832      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Data                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.079      ; 2.832      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|fifo_rx_rdreq                                                                                                                                    ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|tx_start                                                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.541 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR                                                                                                   ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.078      ; 2.831      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[0]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[1]                                                                                                        ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[0]                                                                                                        ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[2]                                                                                                        ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[2]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Done                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[1]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                                     ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.546 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.081      ; 2.839      ;
; 2.547 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[4]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.080      ; 2.839      ;
; 2.547 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[8]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.080      ; 2.839      ;
; 2.547 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[0]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.080      ; 2.839      ;
; 2.547 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[1]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.080      ; 2.839      ;
; 2.547 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[2]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.080      ; 2.839      ;
; 2.547 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[3]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.080      ; 2.839      ;
; 2.547 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[5]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.080      ; 2.839      ;
; 2.547 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[6]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.080      ; 2.839      ;
; 2.547 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[7]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.080      ; 2.839      ;
; 2.547 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[10]                                                                                                     ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.080      ; 2.839      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'blaster_handler:BLASTER_INST|tx_start'                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 2.663 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rS ; i_clk_50MHz  ; blaster_handler:BLASTER_INST|tx_start ; 0.000        ; -1.484     ; 1.411      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                 ;
+------------+-----------------+-------------+------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note ;
+------------+-----------------+-------------+------+
; 189.83 MHz ; 189.83 MHz      ; i_clk_50MHz ;      ;
+------------+-----------------+-------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; i_clk_50MHz ; -3.172 ; -373.247      ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; i_clk_50MHz ; 0.382 ; 0.000         ;
+-------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                          ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; i_clk_50MHz                           ; -2.974 ; -265.599      ;
; blaster_handler:BLASTER_INST|tx_start ; -1.907 ; -1.907        ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                          ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; i_clk_50MHz                           ; 1.466 ; 0.000         ;
; blaster_handler:BLASTER_INST|tx_start ; 2.432 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; i_clk_50MHz                           ; -3.201 ; -348.971      ;
; blaster_handler:BLASTER_INST|tx_start ; -1.487 ; -1.487        ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk_50MHz'                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.172 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]      ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.073     ; 4.101      ;
; -3.140 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.069     ; 4.073      ;
; -3.135 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.052      ;
; -3.135 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.052      ;
; -3.135 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.052      ;
; -3.135 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.052      ;
; -3.135 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.052      ;
; -3.135 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.052      ;
; -3.135 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.052      ;
; -3.135 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.052      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10] ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.025      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.025      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.025      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.025      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.025      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.025      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.025      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.025      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.025      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.025      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.025      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.012      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.012      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.012      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.012      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.012      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.012      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.012      ;
; -3.095 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 4.012      ;
; -3.088 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10] ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.018      ;
; -3.088 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.018      ;
; -3.088 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.018      ;
; -3.088 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.018      ;
; -3.088 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.018      ;
; -3.088 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.018      ;
; -3.088 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.018      ;
; -3.088 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.018      ;
; -3.088 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.018      ;
; -3.088 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.018      ;
; -3.088 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 4.018      ;
; -3.061 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10] ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.991      ;
; -3.061 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.991      ;
; -3.061 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.991      ;
; -3.061 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.991      ;
; -3.061 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.991      ;
; -3.061 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.991      ;
; -3.061 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.991      ;
; -3.061 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.991      ;
; -3.061 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.991      ;
; -3.061 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.991      ;
; -3.061 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.991      ;
; -3.050 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[1]      ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.073     ; 3.979      ;
; -3.011 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.928      ;
; -2.988 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.905      ;
; -2.988 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.905      ;
; -2.988 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.905      ;
; -2.988 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.905      ;
; -2.988 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.905      ;
; -2.988 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.905      ;
; -2.988 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.905      ;
; -2.988 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.905      ;
; -2.981 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.898      ;
; -2.981 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.898      ;
; -2.981 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.898      ;
; -2.981 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.898      ;
; -2.981 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.898      ;
; -2.981 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.898      ;
; -2.981 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.898      ;
; -2.981 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.898      ;
; -2.976 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]   ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.893      ;
; -2.976 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.893      ;
; -2.972 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.889      ;
; -2.949 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.866      ;
; -2.949 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.866      ;
; -2.949 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.866      ;
; -2.949 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.866      ;
; -2.949 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.866      ;
; -2.949 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.866      ;
; -2.949 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.866      ;
; -2.949 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.866      ;
; -2.944 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 3.861      ;
; -2.931 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10] ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.861      ;
; -2.931 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.861      ;
; -2.931 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.861      ;
; -2.931 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.861      ;
; -2.931 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.861      ;
; -2.931 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.861      ;
; -2.931 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.861      ;
; -2.931 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.861      ;
; -2.931 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.861      ;
; -2.931 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.861      ;
; -2.931 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.861      ;
; -2.920 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10] ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.850      ;
; -2.920 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.850      ;
; -2.920 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.850      ;
; -2.920 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.850      ;
; -2.920 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.850      ;
; -2.920 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.850      ;
; -2.920 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.850      ;
; -2.920 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]    ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.072     ; 3.850      ;
+--------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                                                             ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                                                                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.092      ; 0.669      ;
; 0.387 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.087      ; 0.669      ;
; 0.401 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[0]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[0]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[4]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[4]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                        ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[3]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[3]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[5]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[5]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[6]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[6]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[7]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[7]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[2]                                                                                            ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[2]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                            ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[0]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[0]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[1]                                                                                                        ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[1]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[2]                                                                                                        ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[2]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Done                                                                                                             ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Done                                                                                                                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[1]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[1]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                             ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.085      ; 0.684      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                             ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.084      ; 0.684      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                         ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                               ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                                                ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                               ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                                                ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                         ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.069      ; 0.669      ;
; 0.416 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[0]                                                                                                          ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[0]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[0]                                                                                            ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[0]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[0]                                                                                                        ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[0]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[2]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[2]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.684      ;
; 0.453 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[10]                                                                                                     ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[10]                                                                                                                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.721      ;
; 0.457 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                            ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[2]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.724      ;
; 0.466 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[0]                                                                                            ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.733      ;
; 0.471 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|dff_first                                                                     ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[0].dff_delay                                                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.739      ;
; 0.478 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[1]                                                                                                        ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[2]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.745      ;
; 0.498 ; blaster_handler:BLASTER_INST|fifo_tx_rdreq                                                                                                                                    ; blaster_handler:BLASTER_INST|tx_start                                                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.765      ;
; 0.530 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[23]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[24]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.573      ; 1.298      ;
; 0.546 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[1]                                                                                                            ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.814      ;
; 0.628 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[22]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[24]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.573      ; 1.396      ;
; 0.645 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[7]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.912      ;
; 0.646 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[6]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[0].dff_delay                                             ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[1].dff_delay                                                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[1].dff_delay                                             ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay                                                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[5]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.915      ;
; 0.652 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[21]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[24]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.573      ; 1.420      ;
; 0.673 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.408      ; 1.311      ;
; 0.674 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.412      ; 1.316      ;
; 0.675 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[1]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[2]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.408      ; 1.313      ;
; 0.676 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[1]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[1]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.943      ;
; 0.677 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[24]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[24]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.092      ; 0.964      ;
; 0.681 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.408      ; 1.319      ;
; 0.681 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.085      ; 0.961      ;
; 0.681 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.085      ; 0.961      ;
; 0.682 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.084      ; 0.961      ;
; 0.683 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.408      ; 1.321      ;
; 0.683 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|empty_dff                              ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.492      ; 1.370      ;
; 0.684 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[1]                                                                                                      ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[1]                                                                                                                       ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.085      ; 0.964      ;
; 0.684 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.085      ; 0.964      ;
; 0.684 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.084      ; 0.963      ;
; 0.685 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.084      ; 0.964      ;
; 0.686 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.408      ; 1.324      ;
; 0.686 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.085      ; 0.966      ;
; 0.687 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.084      ; 0.966      ;
; 0.688 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.084      ; 0.967      ;
; 0.688 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2]                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.084      ; 0.967      ;
; 0.690 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[10]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[10]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[7]                                                                                                      ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[7]                                                                                                                       ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[9]                                                                                                      ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[9]                                                                                                                       ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.088      ; 0.974      ;
; 0.692 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[8]                                                                                                          ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[8]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.088      ; 0.975      ;
; 0.693 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[14]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[14]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.086      ; 0.974      ;
; 0.693 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.088      ; 0.976      ;
; 0.693 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.088      ; 0.976      ;
; 0.693 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.088      ; 0.976      ;
; 0.694 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[11]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[11]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[6]                                                                                                          ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[6]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[3]                                                                                                          ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[3]                                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.086      ; 0.975      ;
; 0.694 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.412      ; 1.336      ;
; 0.694 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.412      ; 1.336      ;
; 0.695 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[2]                                                                                                      ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[2]                                                                                                                       ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.073      ; 0.963      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_clk_50MHz'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.974 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR                                                       ; blaster_handler:BLASTER_INST|dffe_tx_done~_emulated                                                                                                                              ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.069     ; 3.907      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[0] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[2] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[3] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[4] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[5] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[6] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[7] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[1] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_1_dff                            ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                            ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|empty_dff                                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[0] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[1] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[2] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[3] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[4] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[5] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[6] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[7] ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                                  ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_1_dff                            ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.011      ; 2.719      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                            ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.011      ; 2.719      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|empty_dff                                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.011      ; 2.719      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.206 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.010      ; 2.718      ;
; -2.205 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.006      ; 2.713      ;
; -2.205 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.006      ; 2.713      ;
; -2.205 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.006      ; 2.713      ;
; -2.205 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.006      ; 2.713      ;
; -2.205 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.006      ; 2.713      ;
; -2.205 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.006      ; 2.713      ;
; -2.205 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.006      ; 2.713      ;
; -2.205 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.006      ; 2.713      ;
; -1.844 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay                                                ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.567     ; 2.279      ;
; -1.844 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[1].dff_delay                                                ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.567     ; 2.279      ;
; -1.844 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[0].dff_delay                                                ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.567     ; 2.279      ;
; -1.844 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|dff_first                                                                        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.567     ; 2.279      ;
; -1.838 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                                ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.378      ; 2.718      ;
; -1.838 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                                ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.379      ; 2.719      ;
; -1.837 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[0]    ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.374      ; 2.713      ;
; -1.837 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1]    ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.374      ; 2.713      ;
; -1.837 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2]    ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.374      ; 2.713      ;
; -1.837 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3]    ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.374      ; 2.713      ;
; -1.837 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4]    ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.374      ; 2.713      ;
; -1.837 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5]    ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.374      ; 2.713      ;
; -1.837 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6]    ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.374      ; 2.713      ;
; -1.810 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[0]    ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.406      ; 2.718      ;
; -1.810 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1]    ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.406      ; 2.718      ;
; -1.810 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2]    ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.406      ; 2.718      ;
; -1.810 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3]    ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.406      ; 2.718      ;
; -1.810 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4]    ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.406      ; 2.718      ;
; -1.810 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5]    ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.406      ; 2.718      ;
; -1.810 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6]    ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.406      ; 2.718      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[4]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[5]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[7]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[6]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[0]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[1]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[3]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[2]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|o_tx_pin                                                                                                                 ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[1]                                                                                                               ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]                                                                                                               ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[0]                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[1]                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                           ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[7]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[6]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[5]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[4]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[3]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[0]                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Data_R                                                                                                              ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.802 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Data                                                                                                                ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.719      ;
; -1.801 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|fifo_tx_rdreq                                                                                                                                       ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.718      ;
; -1.801 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_rdy                                                                                                                    ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.718      ;
; -1.801 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[0]                                                                                               ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.718      ;
; -1.801 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                               ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.718      ;
; -1.801 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[2]                                                                                               ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.718      ;
; -1.801 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|fifo_rx_rdreq                                                                                                                                       ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.718      ;
; -1.801 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|tx_start                                                                                                                                            ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.718      ;
; -1.801 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR                                                                                                      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.085     ; 2.718      ;
; -1.800 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                           ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; 0.416      ; 2.718      ;
; -1.797 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[4]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.073     ; 2.726      ;
; -1.797 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[8]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.073     ; 2.726      ;
; -1.797 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[0]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.073     ; 2.726      ;
; -1.797 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[1]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.073     ; 2.726      ;
; -1.797 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[2]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.073     ; 2.726      ;
; -1.797 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[3]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.073     ; 2.726      ;
; -1.797 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[5]                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.073     ; 2.726      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'blaster_handler:BLASTER_INST|tx_start'                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                     ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -1.907 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rS ; i_clk_50MHz  ; blaster_handler:BLASTER_INST|tx_start ; 1.000        ; -1.505     ; 1.404      ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                       ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; 1.466 ; blaster_handler:BLASTER_INST|tx_start                                                                                             ; blaster_handler:BLASTER_INST|dffe_tx_done~_emulated                                                                                                                           ; blaster_handler:BLASTER_INST|tx_start ; i_clk_50MHz ; 0.000        ; 2.374      ; 4.295      ;
; 1.475 ; blaster_handler:BLASTER_INST|tx_start                                                                                             ; blaster_handler:BLASTER_INST|dffe_tx_done~_emulated                                                                                                                           ; blaster_handler:BLASTER_INST|tx_start ; i_clk_50MHz ; -0.500       ; 2.374      ; 3.804      ;
; 1.975 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|dffe_tx_done~_emulated                                                                                                                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.242      ;
; 2.175 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; -0.403     ; 1.967      ;
; 2.175 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[1].dff_delay                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; -0.403     ; 1.967      ;
; 2.175 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[0].dff_delay                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; -0.403     ; 1.967      ;
; 2.175 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|dff_first                                                                     ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; -0.403     ; 1.967      ;
; 2.227 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.624      ; 2.566      ;
; 2.227 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.624      ; 2.566      ;
; 2.227 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.624      ; 2.566      ;
; 2.227 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.624      ; 2.566      ;
; 2.227 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.624      ; 2.566      ;
; 2.227 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.624      ; 2.566      ;
; 2.227 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.624      ; 2.566      ;
; 2.227 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.624      ; 2.566      ;
; 2.264 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.587      ; 2.566      ;
; 2.266 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.591      ; 2.572      ;
; 2.266 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.591      ; 2.572      ;
; 2.266 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.591      ; 2.572      ;
; 2.266 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.591      ; 2.572      ;
; 2.266 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.591      ; 2.572      ;
; 2.266 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.591      ; 2.572      ;
; 2.266 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.591      ; 2.572      ;
; 2.266 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]     ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.591      ; 2.572      ;
; 2.277 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[0] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.575      ; 2.567      ;
; 2.277 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.575      ; 2.567      ;
; 2.277 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.575      ; 2.567      ;
; 2.277 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.575      ; 2.567      ;
; 2.277 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.575      ; 2.567      ;
; 2.277 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.575      ; 2.567      ;
; 2.277 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.575      ; 2.567      ;
; 2.302 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_rdy                                                                                                                 ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.566      ;
; 2.302 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[1]                                                                                                            ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.070      ; 2.567      ;
; 2.302 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]                                                                                                            ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.070      ; 2.567      ;
; 2.302 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[0]                                                                                                        ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.070      ; 2.567      ;
; 2.302 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[1]                                                                                                        ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.070      ; 2.567      ;
; 2.302 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                        ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.070      ; 2.567      ;
; 2.302 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[4]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.070      ; 2.567      ;
; 2.302 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.070      ; 2.567      ;
; 2.302 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[0]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.070      ; 2.567      ;
; 2.302 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Data_R                                                                                                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.070      ; 2.567      ;
; 2.302 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Data                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.070      ; 2.567      ;
; 2.302 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|fifo_rx_rdreq                                                                                                                                    ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.566      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[4]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[5]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[7]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[6]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[0]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[1]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[3]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[2]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|o_tx_pin                                                                                                              ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|fifo_tx_rdreq                                                                                                                                    ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[7]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[6]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[5]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[3]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[0]                                                                                            ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                            ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[2]                                                                                            ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|tx_start                                                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.303 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR                                                                                                   ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.069      ; 2.567      ;
; 2.304 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                             ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.548      ; 2.567      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[4]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.572      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[8]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.572      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[0]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.572      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[1]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.572      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[2]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.572      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[3]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.572      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[5]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.572      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[6]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.572      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[7]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.572      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[10]                                                                                                     ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.572      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[9]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.572      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                             ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.546      ; 2.566      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[0] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.542      ; 2.562      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.542      ; 2.562      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.542      ; 2.562      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.542      ; 2.562      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.542      ; 2.562      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.542      ; 2.562      ;
; 2.305 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.542      ; 2.562      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[0]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[1]                                                                                                        ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[0]                                                                                                        ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[2]                                                                                                        ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[2]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Done                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[1]                                                                                                          ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                                     ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
; 2.306 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.072      ; 2.573      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'blaster_handler:BLASTER_INST|tx_start'                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 2.432 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rS ; i_clk_50MHz  ; blaster_handler:BLASTER_INST|tx_start ; 0.000        ; -1.364     ; 1.283      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------+
; Fast 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; i_clk_50MHz ; -0.975 ; -72.268       ;
+-------------+--------+---------------+


+-------------------------------------+
; Fast 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; i_clk_50MHz ; 0.176 ; 0.000         ;
+-------------+-------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                          ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; i_clk_50MHz                           ; -0.866 ; -49.194       ;
; blaster_handler:BLASTER_INST|tx_start ; -0.379 ; -0.379        ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                          ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; i_clk_50MHz                           ; 0.492 ; 0.000         ;
; blaster_handler:BLASTER_INST|tx_start ; 1.126 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; i_clk_50MHz                           ; -3.000 ; -273.557      ;
; blaster_handler:BLASTER_INST|tx_start ; -1.000 ; -1.000        ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk_50MHz'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.975 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[4] ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.762     ; 0.700      ;
; -0.970 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[5] ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.762     ; 0.695      ;
; -0.959 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[0] ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.762     ; 0.684      ;
; -0.955 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[7] ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.762     ; 0.680      ;
; -0.948 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[3] ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.762     ; 0.673      ;
; -0.947 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[2] ; blaster_handler:BLASTER_INST|fifo_tx_data[2]                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.565     ; 0.869      ;
; -0.946 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.896      ;
; -0.936 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[7] ; blaster_handler:BLASTER_INST|fifo_tx_data[7]                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.565     ; 0.858      ;
; -0.931 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[0] ; blaster_handler:BLASTER_INST|fifo_tx_data[0]                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.565     ; 0.853      ;
; -0.927 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                       ; blaster_handler:BLASTER_INST|fifo_rx_rdreq                                ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.607     ; 0.807      ;
; -0.923 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[1] ; blaster_handler:BLASTER_INST|fifo_tx_data[1]                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.565     ; 0.845      ;
; -0.922 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR                                                                                           ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.872      ;
; -0.918 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[4] ; blaster_handler:BLASTER_INST|fifo_tx_data[4]                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.565     ; 0.840      ;
; -0.917 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[3] ; blaster_handler:BLASTER_INST|fifo_tx_data[3]                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.565     ; 0.839      ;
; -0.915 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[5] ; blaster_handler:BLASTER_INST|fifo_tx_data[5]                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.565     ; 0.837      ;
; -0.902 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.845      ;
; -0.902 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.845      ;
; -0.902 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.845      ;
; -0.902 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.845      ;
; -0.902 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.845      ;
; -0.902 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.845      ;
; -0.902 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.845      ;
; -0.902 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.845      ;
; -0.887 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[1]                                                                                                ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.837      ;
; -0.881 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[1] ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.762     ; 0.606      ;
; -0.880 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10] ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.830      ;
; -0.880 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.830      ;
; -0.880 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.830      ;
; -0.880 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.830      ;
; -0.880 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.830      ;
; -0.880 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.830      ;
; -0.880 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.830      ;
; -0.880 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.830      ;
; -0.880 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.830      ;
; -0.880 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.830      ;
; -0.880 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.830      ;
; -0.880 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[2] ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.762     ; 0.605      ;
; -0.877 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.820      ;
; -0.877 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.820      ;
; -0.877 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.820      ;
; -0.877 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.820      ;
; -0.877 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.820      ;
; -0.877 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.820      ;
; -0.877 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.820      ;
; -0.877 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.820      ;
; -0.873 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10] ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.823      ;
; -0.873 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.823      ;
; -0.873 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.823      ;
; -0.873 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.823      ;
; -0.873 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.823      ;
; -0.873 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.823      ;
; -0.873 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.823      ;
; -0.873 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.823      ;
; -0.873 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.823      ;
; -0.873 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.823      ;
; -0.873 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.823      ;
; -0.871 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[6] ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.762     ; 0.596      ;
; -0.852 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.795      ;
; -0.845 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.788      ;
; -0.835 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.778      ;
; -0.834 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10] ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.784      ;
; -0.834 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.784      ;
; -0.834 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.784      ;
; -0.834 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.784      ;
; -0.834 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.784      ;
; -0.834 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.784      ;
; -0.834 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.784      ;
; -0.834 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.784      ;
; -0.834 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.784      ;
; -0.834 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.784      ;
; -0.834 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]  ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.784      ;
; -0.831 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|q_b[6] ; blaster_handler:BLASTER_INST|fifo_tx_data[6]                              ; i_clk_50MHz  ; i_clk_50MHz ; 0.500        ; -0.565     ; 0.753      ;
; -0.828 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.771      ;
; -0.828 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.771      ;
; -0.828 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.771      ;
; -0.828 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.771      ;
; -0.828 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.771      ;
; -0.828 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.771      ;
; -0.828 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.771      ;
; -0.828 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                             ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.771      ;
; -0.824 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.767      ;
; -0.824 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.767      ;
; -0.824 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.767      ;
; -0.824 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.767      ;
; -0.824 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.767      ;
; -0.824 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.767      ;
; -0.824 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.767      ;
; -0.824 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.767      ;
; -0.823 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.766      ;
; -0.815 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.758      ;
; -0.808 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.751      ;
; -0.808 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.751      ;
; -0.808 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.751      ;
; -0.808 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.751      ;
; -0.808 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.751      ;
; -0.808 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.751      ;
; -0.808 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.751      ;
; -0.808 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.751      ;
; -0.803 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]                                                                                              ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]      ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.746      ;
; -0.800 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[0]                                                                                                ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]        ; i_clk_50MHz  ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.750      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.176 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.047      ; 0.307      ;
; 0.178 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                                                             ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.045      ; 0.307      ;
; 0.183 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                             ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                             ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                        ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                         ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                               ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                                               ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                               ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                                               ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                         ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[0]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[0]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[4]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[4]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                        ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[3]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[3]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[5]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[5]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[6]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[6]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[7]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[7]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[2]                                                                                            ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[2]                                                                                                            ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                            ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                                            ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[0]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[0]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[1]                                                                                                        ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[1]                                                                                                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[2]                                                                                                        ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[2]                                                                                                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Done                                                                                                             ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Done                                                                                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[1]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[1]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|dff_first                                                                     ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[0].dff_delay                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[0]                                                                                                          ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[0]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[0]                                                                                            ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[0]                                                                                                            ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[0]                                                                                                        ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[0]                                                                                                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[2]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[2]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[10]                                                                                                     ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[10]                                                                                                                     ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.316      ;
; 0.199 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                            ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[2]                                                                                                            ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.319      ;
; 0.204 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[0]                                                                                            ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                                            ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.324      ;
; 0.209 ; blaster_handler:BLASTER_INST|fifo_tx_rdreq                                                                                                                                    ; blaster_handler:BLASTER_INST|tx_start                                                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[1]                                                                                                        ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[2]                                                                                                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.330      ;
; 0.231 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; -0.500       ; 0.786      ; 0.641      ;
; 0.234 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[1]                                                                                                            ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.037      ; 0.355      ;
; 0.239 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[2]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; -0.500       ; 0.786      ; 0.649      ;
; 0.250 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[4]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; -0.500       ; 0.786      ; 0.660      ;
; 0.251 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[3]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; -0.500       ; 0.786      ; 0.661      ;
; 0.252 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; -0.500       ; 0.786      ; 0.662      ;
; 0.255 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[23]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[24]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.247      ; 0.586      ;
; 0.260 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[0]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; -0.500       ; 0.786      ; 0.670      ;
; 0.263 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; -0.500       ; 0.786      ; 0.673      ;
; 0.266 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[1].dff_delay                                             ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[6]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[7]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[7]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[0].dff_delay                                             ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[1].dff_delay                                                             ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[5]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[5]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.389      ;
; 0.273 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[1]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.393      ;
; 0.283 ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|o_Rx_Byte[6]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0 ; i_clk_50MHz  ; i_clk_50MHz ; -0.500       ; 0.786      ; 0.693      ;
; 0.288 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3]                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.047      ; 0.419      ;
; 0.288 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1]                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.047      ; 0.419      ;
; 0.289 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5]                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.047      ; 0.420      ;
; 0.289 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4]                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.047      ; 0.420      ;
; 0.289 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1]                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.046      ; 0.419      ;
; 0.290 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2]                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.047      ; 0.421      ;
; 0.290 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6]                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.046      ; 0.420      ;
; 0.290 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5]                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.046      ; 0.420      ;
; 0.290 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3]                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.046      ; 0.420      ;
; 0.290 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2]                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.046      ; 0.420      ;
; 0.291 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[1]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[1]                                                                                                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.411      ;
; 0.291 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[24]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[24]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.045      ; 0.420      ;
; 0.291 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4]                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.046      ; 0.421      ;
; 0.292 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[1]                                                                                                          ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[2]                                                                                                                          ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|empty_dff                              ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                                        ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.260      ; 0.636      ;
; 0.293 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                     ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.048      ; 0.425      ;
; 0.294 ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[1]                                                                                                      ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[1]                                                                                                                      ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                     ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.047      ; 0.425      ;
; 0.294 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                     ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                     ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                     ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                     ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.048      ; 0.426      ;
; 0.295 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                     ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.047      ; 0.426      ;
; 0.295 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                     ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.047      ; 0.426      ;
; 0.295 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                     ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.047      ; 0.426      ;
; 0.295 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                     ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.047      ; 0.426      ;
; 0.295 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                     ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                     ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.048      ; 0.427      ;
; 0.296 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[14]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[14]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[10]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[10]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                     ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.047      ; 0.427      ;
; 0.296 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]     ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                     ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.047      ; 0.427      ;
; 0.296 ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6] ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6]                 ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.047      ; 0.427      ;
; 0.297 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[13]                                                                                                         ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_count[13]                                                                                                                         ; i_clk_50MHz  ; i_clk_50MHz ; 0.000        ; 0.037      ; 0.418      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                                          ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.866 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR                                                       ; blaster_handler:BLASTER_INST|dffe_tx_done~_emulated                                                                                                                              ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.816      ;
; -0.445 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[1]                                                                                                               ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.388      ;
; -0.445 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]                                                                                                               ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.388      ;
; -0.445 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[0]                                                                                                           ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.388      ;
; -0.445 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[1]                                                                                                           ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.388      ;
; -0.445 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                           ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.388      ;
; -0.445 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[7]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.388      ;
; -0.445 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[6]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.388      ;
; -0.445 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[5]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.388      ;
; -0.445 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[4]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.388      ;
; -0.445 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[3]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.388      ;
; -0.445 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[2]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.388      ;
; -0.445 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.388      ;
; -0.445 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[0]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.388      ;
; -0.445 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Data_R                                                                                                              ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.388      ;
; -0.445 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Data                                                                                                                ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.388      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[4]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[5]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[7]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[6]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[0]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[1]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[3]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[2]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|o_tx_pin                                                                                                                 ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|fifo_tx_rdreq                                                                                                                                       ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_rdy                                                                                                                    ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[0]                                                                                               ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                               ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[2]                                                                                               ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|fifo_rx_rdreq                                                                                                                                       ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|tx_start                                                                                                                                            ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.444 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.044     ; 1.387      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[0]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[1]                                                                                                           ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[0]                                                                                                           ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Bit_Index[2]                                                                                                           ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[2]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Done                                                                                                                ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_SM_Main[1]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[10]                                                                                                        ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[6]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[3]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[0]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[1]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[2]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[4]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[5]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[7]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[8]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.441 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Clock_Count[9]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.391      ;
; -0.440 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[4]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.390      ;
; -0.440 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[8]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.390      ;
; -0.440 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[0]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.390      ;
; -0.440 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[1]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.390      ;
; -0.440 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[2]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.390      ;
; -0.440 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[3]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.390      ;
; -0.440 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[5]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.390      ;
; -0.440 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[6]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.390      ;
; -0.440 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[7]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.390      ;
; -0.440 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[10]                                                                                                        ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.390      ;
; -0.440 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Clock_Count[9]                                                                                                         ; i_clk_50MHz                           ; i_clk_50MHz ; 1.000        ; -0.037     ; 1.390      ;
; -0.404 ; blaster_handler:BLASTER_INST|tx_start                                                                                             ; blaster_handler:BLASTER_INST|dffe_tx_done~_emulated                                                                                                                              ; blaster_handler:BLASTER_INST|tx_start ; i_clk_50MHz ; 0.500        ; 1.051      ; 2.047      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[0] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[2] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[3] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[4] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[5] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[6] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[7] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                                  ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[1] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_1_dff                            ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                            ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|empty_dff                                 ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[0] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[1] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[2] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[3] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[4] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[5] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[6] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[7] ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                                  ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.520      ; 1.383      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.520      ; 1.383      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.520      ; 1.383      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.520      ; 1.383      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.520      ; 1.383      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.520      ; 1.383      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.520      ; 1.383      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.520      ; 1.383      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.376 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.524      ; 1.387      ;
; -0.375 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_1_dff                            ; i_clk_50MHz                           ; i_clk_50MHz ; 0.500        ; 0.525      ; 1.387      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'blaster_handler:BLASTER_INST|tx_start'                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                     ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -0.379 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rS ; i_clk_50MHz  ; blaster_handler:BLASTER_INST|tx_start ; 1.000        ; -0.689     ; 0.677      ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                          ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; 0.492 ; blaster_handler:BLASTER_INST|tx_start                                                                                             ; blaster_handler:BLASTER_INST|dffe_tx_done~_emulated                                                                                                                              ; blaster_handler:BLASTER_INST|tx_start ; i_clk_50MHz ; 0.000        ; 1.096      ; 1.797      ;
; 0.793 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.853      ; 1.250      ;
; 0.793 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.853      ; 1.250      ;
; 0.793 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.853      ; 1.250      ;
; 0.793 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.853      ; 1.250      ;
; 0.793 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.853      ; 1.250      ;
; 0.793 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.853      ; 1.250      ;
; 0.793 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.853      ; 1.250      ;
; 0.793 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.853      ; 1.250      ;
; 0.813 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.836      ; 1.253      ;
; 0.813 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.836      ; 1.253      ;
; 0.813 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.836      ; 1.253      ;
; 0.813 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.836      ; 1.253      ;
; 0.813 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.836      ; 1.253      ;
; 0.813 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.836      ; 1.253      ;
; 0.813 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.836      ; 1.253      ;
; 0.813 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]        ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.836      ; 1.253      ;
; 0.815 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.831      ; 1.250      ;
; 0.821 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[0]    ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.825      ; 1.250      ;
; 0.821 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1]    ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.825      ; 1.250      ;
; 0.821 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2]    ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.825      ; 1.250      ;
; 0.821 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3]    ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.825      ; 1.250      ;
; 0.821 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4]    ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.825      ; 1.250      ;
; 0.821 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5]    ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.825      ; 1.250      ;
; 0.821 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6]    ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.825      ; 1.250      ;
; 0.835 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                                ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.811      ; 1.250      ;
; 0.835 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|rd_ptr_lsb                                ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.812      ; 1.251      ;
; 0.837 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[0]    ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.806      ; 1.247      ;
; 0.837 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1]    ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.806      ; 1.247      ;
; 0.837 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2]    ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.806      ; 1.247      ;
; 0.837 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3]    ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.806      ; 1.247      ;
; 0.837 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4]    ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.806      ; 1.247      ;
; 0.837 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5]    ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.806      ; 1.247      ;
; 0.837 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6]    ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.806      ; 1.247      ;
; 0.935 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|dffe_tx_done~_emulated                                                                                                                              ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.037      ; 1.056      ;
; 1.009 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay                                                ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; -0.160     ; 0.933      ;
; 1.009 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[1].dff_delay                                                ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; -0.160     ; 0.933      ;
; 1.009 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[0].dff_delay                                                ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; -0.160     ; 0.933      ;
; 1.009 ; advanced_reset_n:RESET_INST|reset:software_reset_inst|PowUp_reset                                                                 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|dff_first                                                                        ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; -0.160     ; 0.933      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[0] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[2] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[3] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[4] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[5] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[6] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[7] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                                  ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[1] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_1_dff                            ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                            ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|empty_dff                                 ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[0] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[1] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[2] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[3] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[4] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[5] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[6] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[7] ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|full_dff                                  ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_1_dff                            ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.609      ; 1.251      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|usedw_is_0_dff                            ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.609      ; 1.251      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|empty_dff                                 ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.609      ; 1.251      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.038 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_tx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.608      ; 1.250      ;
; 1.039 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[7]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.604      ; 1.247      ;
; 1.039 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[6]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.604      ; 1.247      ;
; 1.039 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[5]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.604      ; 1.247      ;
; 1.039 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[4]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.604      ; 1.247      ;
; 1.039 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[3]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.604      ; 1.247      ;
; 1.039 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[2]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.604      ; 1.247      ;
; 1.039 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[1]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.604      ; 1.247      ;
; 1.039 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_fifo:blaster_fifo_rx_inst|scfifo:scfifo_component|scfifo_vp21:auto_generated|a_dpfifo_6031:dpfifo|low_addressa[0]                           ; i_clk_50MHz                           ; i_clk_50MHz ; -0.500       ; 0.604      ; 1.247      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|fifo_tx_rdreq                                                                                                                                       ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_rdy                                                                                                                    ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[1]                                                                                                               ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.038      ; 1.251      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_state[0]                                                                                                               ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.038      ; 1.251      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[0]                                                                                                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.038      ; 1.251      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[1]                                                                                                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.038      ; 1.251      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Bit_Index[2]                                                                                                           ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.038      ; 1.251      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[4]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.038      ; 1.251      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[1]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.038      ; 1.251      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Byte[0]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.038      ; 1.251      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[0]                                                                                               ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[1]                                                                                               ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rCount[2]                                                                                               ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Data_R                                                                                                              ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.038      ; 1.251      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_rx:blaster_rx_inst|r_Rx_Data                                                                                                                ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.038      ; 1.251      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|fifo_rx_rdreq                                                                                                                                       ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|tx_start                                                                                                                                            ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.037      ; 1.250      ;
; 1.129 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR                                                                                                      ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.037      ; 1.250      ;
; 1.130 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[4]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[5]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[7]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.037      ; 1.251      ;
; 1.130 ; advanced_reset_n:RESET_INST|sync_async_reset:CLK_DOMAIN_RESET_GENERATE[0].SYNC_ASYNC_RESET_INST|reset_registers_inst[2].dff_delay ; blaster_handler:BLASTER_INST|blaster_tx:blaster_tx_inst|r_Tx_Data[6]                                                                                                             ; i_clk_50MHz                           ; i_clk_50MHz ; 0.000        ; 0.037      ; 1.251      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'blaster_handler:BLASTER_INST|tx_start'                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 1.126 ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rR ; blaster_handler:BLASTER_INST|blaster_univibrator:blaster_nivibrator_inst|rS ; i_clk_50MHz  ; blaster_handler:BLASTER_INST|tx_start ; 0.000        ; -0.617     ; 0.613      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+----------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                  ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; -3.480   ; 0.176 ; -3.194   ; 0.492   ; -3.201              ;
;  blaster_handler:BLASTER_INST|tx_start ; N/A      ; N/A   ; -2.189   ; 1.126   ; -1.487              ;
;  i_clk_50MHz                           ; -3.480   ; 0.176 ; -3.194   ; 0.492   ; -3.201              ;
; Design-wide TNS                        ; -416.03  ; 0.0   ; -306.117 ; 0.0     ; -350.458            ;
;  blaster_handler:BLASTER_INST|tx_start ; N/A      ; N/A   ; -2.189   ; 0.000   ; -1.487              ;
;  i_clk_50MHz                           ; -416.030 ; 0.000 ; -303.928 ; 0.000   ; -348.971            ;
+----------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_tx          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tck         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tdi         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tms         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_tdo                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_clk_50MHz             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_rx                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_tx          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; o_tck         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; o_tdi         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; o_tms         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; o_led[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_tx          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; o_tck         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; o_tdi         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; o_tms         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; o_led[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_tx          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; o_tck         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; o_tdi         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; o_tms         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; o_led[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+---------------------------------------+-------------+----------+----------+----------+----------+
; From Clock                            ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+-------------+----------+----------+----------+----------+
; blaster_handler:BLASTER_INST|tx_start ; i_clk_50MHz ; 11       ; 10       ; 0        ; 0        ;
; i_clk_50MHz                           ; i_clk_50MHz ; 1587     ; 19       ; 236      ; 598      ;
+---------------------------------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+---------------------------------------+-------------+----------+----------+----------+----------+
; From Clock                            ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+-------------+----------+----------+----------+----------+
; blaster_handler:BLASTER_INST|tx_start ; i_clk_50MHz ; 11       ; 10       ; 0        ; 0        ;
; i_clk_50MHz                           ; i_clk_50MHz ; 1587     ; 19       ; 236      ; 598      ;
+---------------------------------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; i_clk_50MHz                           ; blaster_handler:BLASTER_INST|tx_start ; 1        ; 0        ; 0        ; 0        ;
; blaster_handler:BLASTER_INST|tx_start ; i_clk_50MHz                           ; 1        ; 1        ; 0        ; 0        ;
; i_clk_50MHz                           ; i_clk_50MHz                           ; 67       ; 0        ; 72       ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                         ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; i_clk_50MHz                           ; blaster_handler:BLASTER_INST|tx_start ; 1        ; 0        ; 0        ; 0        ;
; blaster_handler:BLASTER_INST|tx_start ; i_clk_50MHz                           ; 1        ; 1        ; 0        ; 0        ;
; i_clk_50MHz                           ; i_clk_50MHz                           ; 67       ; 0        ; 72       ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                               ;
+---------------------------------------+---------------------------------------+------+-------------+
; Target                                ; Clock                                 ; Type ; Status      ;
+---------------------------------------+---------------------------------------+------+-------------+
; blaster_handler:BLASTER_INST|tx_start ; blaster_handler:BLASTER_INST|tx_start ; Base ; Constrained ;
; i_clk_50MHz                           ; i_clk_50MHz                           ; Base ; Constrained ;
+---------------------------------------+---------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_rx       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_tx        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_rx       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_tx        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Jun 08 11:19:42 2021
Info: Command: quartus_sta cyclone4_slave -c cyclone4_slave
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cyclone4_slave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk_50MHz i_clk_50MHz
    Info (332105): create_clock -period 1.000 -name blaster_handler:BLASTER_INST|tx_start blaster_handler:BLASTER_INST|tx_start
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.480
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.480            -416.030 i_clk_50MHz 
Info (332146): Worst-case hold slack is 0.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.432               0.000 i_clk_50MHz 
Info (332146): Worst-case recovery slack is -3.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.194            -303.928 i_clk_50MHz 
    Info (332119):    -2.189              -2.189 blaster_handler:BLASTER_INST|tx_start 
Info (332146): Worst-case removal slack is 1.431
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.431               0.000 i_clk_50MHz 
    Info (332119):     2.663               0.000 blaster_handler:BLASTER_INST|tx_start 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -348.971 i_clk_50MHz 
    Info (332119):    -1.487              -1.487 blaster_handler:BLASTER_INST|tx_start 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.172            -373.247 i_clk_50MHz 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 i_clk_50MHz 
Info (332146): Worst-case recovery slack is -2.974
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.974            -265.599 i_clk_50MHz 
    Info (332119):    -1.907              -1.907 blaster_handler:BLASTER_INST|tx_start 
Info (332146): Worst-case removal slack is 1.466
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.466               0.000 i_clk_50MHz 
    Info (332119):     2.432               0.000 blaster_handler:BLASTER_INST|tx_start 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -348.971 i_clk_50MHz 
    Info (332119):    -1.487              -1.487 blaster_handler:BLASTER_INST|tx_start 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.975
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.975             -72.268 i_clk_50MHz 
Info (332146): Worst-case hold slack is 0.176
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.176               0.000 i_clk_50MHz 
Info (332146): Worst-case recovery slack is -0.866
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.866             -49.194 i_clk_50MHz 
    Info (332119):    -0.379              -0.379 blaster_handler:BLASTER_INST|tx_start 
Info (332146): Worst-case removal slack is 0.492
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.492               0.000 i_clk_50MHz 
    Info (332119):     1.126               0.000 blaster_handler:BLASTER_INST|tx_start 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -273.557 i_clk_50MHz 
    Info (332119):    -1.000              -1.000 blaster_handler:BLASTER_INST|tx_start 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4752 megabytes
    Info: Processing ended: Tue Jun 08 11:19:45 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


