#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu May 25 00:03:59 2017
# Process ID: 19411
# Current directory: /home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/impl_1
# Command line: vivado -log rgb2ycbcr.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source rgb2ycbcr.tcl -notrace
# Log file: /home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/impl_1/rgb2ycbcr.vdi
# Journal file: /home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source rgb2ycbcr.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml:
 Pin Map file does not provide LOC constraints for shield_dp0_dp9_tri_i_0COMP : digilentinc.com:arty-s7-50:part0:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/delay_5_3/delay_5_3.dcp' for cell 'm18'
INFO: [Project 1-454] Reading design checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/sum_10s_10s/sum_10s_10s.dcp' for cell 'cb_row/cb_1_cb_2_sum'
INFO: [Project 1-454] Reading design checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/sum_11s_11s/sum_11s_11s.dcp' for cell 'cb_row/cb_sum'
INFO: [Project 1-454] Reading design checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/delay_3_8/delay_3_8.dcp' for cell 'cb_row/delay'
INFO: [Project 1-454] Reading design checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/mul_8u_11s/mul_8u_11s.dcp' for cell 'cb_row/mul1'
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/sum_11s_11s/sum_11s_11s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/sum_11s_11s/sum_11s_11s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/sum_11s_11s/sum_11s_11s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/sum_10s_10s/sum_10s_10s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/sum_10s_10s/sum_10s_10s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/sum_10s_10s/sum_10s_10s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/sum_10s_10s/sum_10s_10s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/sum_10s_10s/sum_10s_10s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/sum_10s_10s/sum_10s_10s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/mul_8u_11s/mul_8u_11s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/mul_8u_11s/mul_8u_11s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/mul_8u_11s/mul_8u_11s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/mul_8u_11s/mul_8u_11s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/mul_8u_11s/mul_8u_11s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/mul_8u_11s/mul_8u_11s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/mul_8u_11s/mul_8u_11s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/mul_8u_11s/mul_8u_11s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/mul_8u_11s/mul_8u_11s.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.598 ; gain = 220.441 ; free physical = 402 ; free virtual = 2899
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1265.613 ; gain = 46.016 ; free physical = 426 ; free virtual = 2899
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: e748ed74

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e748ed74

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1665.105 ; gain = 0.000 ; free physical = 129 ; free virtual = 2538

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 100 cells.
Phase 2 Constant propagation | Checksum: ad3728ef

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1665.105 ; gain = 0.000 ; free physical = 121 ; free virtual = 2539

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 184 unconnected nets.
INFO: [Opt 31-11] Eliminated 85 unconnected cells.
Phase 3 Sweep | Checksum: 114d98cdb

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1665.105 ; gain = 0.000 ; free physical = 121 ; free virtual = 2539

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 114 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 3bbc2b56

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1665.105 ; gain = 0.000 ; free physical = 121 ; free virtual = 2539

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1665.105 ; gain = 0.000 ; free physical = 121 ; free virtual = 2539
Ending Logic Optimization Task | Checksum: 3bbc2b56

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1665.105 ; gain = 0.000 ; free physical = 121 ; free virtual = 2539

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 3bbc2b56

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1665.105 ; gain = 0.000 ; free physical = 121 ; free virtual = 2539
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1665.105 ; gain = 445.508 ; free physical = 121 ; free virtual = 2539
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/impl_1/rgb2ycbcr_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/impl_1/rgb2ycbcr_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1697.121 ; gain = 0.000 ; free physical = 121 ; free virtual = 2519
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.121 ; gain = 0.000 ; free physical = 121 ; free virtual = 2519

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5cc667a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1716.121 ; gain = 19.000 ; free physical = 130 ; free virtual = 2513

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 10459120f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1716.121 ; gain = 19.000 ; free physical = 129 ; free virtual = 2514

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 10459120f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1716.121 ; gain = 19.000 ; free physical = 129 ; free virtual = 2514
Phase 1 Placer Initialization | Checksum: 10459120f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1716.121 ; gain = 19.000 ; free physical = 129 ; free virtual = 2514

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1ecc0c19d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 130 ; free virtual = 2509

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ecc0c19d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 130 ; free virtual = 2509

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 158ba03e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 129 ; free virtual = 2509

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 194466723

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 129 ; free virtual = 2509

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17938592d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 129 ; free virtual = 2509

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 29260ce59

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 127 ; free virtual = 2508

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 29260ce59

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 127 ; free virtual = 2508

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 29260ce59

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 127 ; free virtual = 2508
Phase 3 Detail Placement | Checksum: 29260ce59

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 127 ; free virtual = 2508

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 29260ce59

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 126 ; free virtual = 2508

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29260ce59

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 126 ; free virtual = 2508

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 29260ce59

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 126 ; free virtual = 2508

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 266f4b8ab

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 125 ; free virtual = 2506
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 266f4b8ab

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 125 ; free virtual = 2506
Ending Placer Task | Checksum: 17d6cd0e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 125 ; free virtual = 2506
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1764.145 ; gain = 67.023 ; free physical = 125 ; free virtual = 2506
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1764.145 ; gain = 0.000 ; free physical = 121 ; free virtual = 2504
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/impl_1/rgb2ycbcr_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1764.145 ; gain = 0.000 ; free physical = 138 ; free virtual = 2498
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1764.145 ; gain = 0.000 ; free physical = 138 ; free virtual = 2498
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1764.145 ; gain = 0.000 ; free physical = 138 ; free virtual = 2498
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: da745418 ConstDB: 0 ShapeSum: a2f87cd0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11b1b798d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1781.145 ; gain = 17.000 ; free physical = 129 ; free virtual = 2429

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11b1b798d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1795.145 ; gain = 31.000 ; free physical = 138 ; free virtual = 2415

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11b1b798d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1795.145 ; gain = 31.000 ; free physical = 138 ; free virtual = 2415
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1209fde2e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1803.145 ; gain = 39.000 ; free physical = 131 ; free virtual = 2408

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 3b00d9ed

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1803.145 ; gain = 39.000 ; free physical = 131 ; free virtual = 2408

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 13d4c6fcb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1803.145 ; gain = 39.000 ; free physical = 131 ; free virtual = 2408
Phase 4 Rip-up And Reroute | Checksum: 13d4c6fcb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1803.145 ; gain = 39.000 ; free physical = 131 ; free virtual = 2408

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 13d4c6fcb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1803.145 ; gain = 39.000 ; free physical = 131 ; free virtual = 2408

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 13d4c6fcb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1803.145 ; gain = 39.000 ; free physical = 131 ; free virtual = 2408
Phase 6 Post Hold Fix | Checksum: 13d4c6fcb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1803.145 ; gain = 39.000 ; free physical = 131 ; free virtual = 2408

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.273367 %
  Global Horizontal Routing Utilization  = 0.174403 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 19.1176%, No Congested Regions.
Phase 7 Route finalize | Checksum: 13d4c6fcb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1803.145 ; gain = 39.000 ; free physical = 131 ; free virtual = 2408

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13d4c6fcb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1805.145 ; gain = 41.000 ; free physical = 129 ; free virtual = 2406

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 186df180b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1805.145 ; gain = 41.000 ; free physical = 129 ; free virtual = 2406
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1805.145 ; gain = 41.000 ; free physical = 129 ; free virtual = 2406

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1845.914 ; gain = 81.770 ; free physical = 129 ; free virtual = 2406
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1845.914 ; gain = 0.000 ; free physical = 127 ; free virtual = 2406
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/impl_1/rgb2ycbcr_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/impl_1/rgb2ycbcr_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/impl_1/rgb2ycbcr_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
Command: report_power -file rgb2ycbcr_power_routed.rpt -pb rgb2ycbcr_power_summary_routed.pb -rpx rgb2ycbcr_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu May 25 00:05:11 2017...
