<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>feedforward</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_51_1>
                <Slack>7.30</Slack>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>256</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>13</min>
                        <max>721408</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>130</min>
                        <max>7214080</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>13</min>
                        <max>2818</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_55_2>
                    <Slack>7.30</Slack>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>256</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>11</min>
                            <max>2816</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>110</min>
                            <max>28160</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>11</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_55_2>
            </VITIS_LOOP_51_1>
            <VITIS_LOOP_51_1>
                <Slack>7.30</Slack>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>256</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>13</min>
                        <max>721408</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>130</min>
                        <max>7214080</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>13</min>
                        <max>2818</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_55_2>
                    <Slack>7.30</Slack>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>256</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>11</min>
                            <max>2816</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>110</min>
                            <max>28160</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>11</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_55_2>
            </VITIS_LOOP_51_1>
            <VITIS_LOOP_51_1>
                <Slack>7.30</Slack>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>256</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>13</min>
                        <max>721408</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>130</min>
                        <max>7214080</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>13</min>
                        <max>2818</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_55_2>
                    <Slack>7.30</Slack>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>256</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>11</min>
                            <max>2816</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>110</min>
                            <max>28160</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>11</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_55_2>
            </VITIS_LOOP_51_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>bnn.cpp:69</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_51_1>
                    <Name>VITIS_LOOP_51_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:51~bnn.cpp:111</SourceLocation>
                    <VITIS_LOOP_55_2>
                        <Name>VITIS_LOOP_55_2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>bnn.cpp:55~bnn.cpp:111</SourceLocation>
                    </VITIS_LOOP_55_2>
                </VITIS_LOOP_51_1>
                <VITIS_LOOP_51_1>
                    <Name>VITIS_LOOP_51_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:51~bnn.cpp:133</SourceLocation>
                    <VITIS_LOOP_55_2>
                        <Name>VITIS_LOOP_55_2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>bnn.cpp:55~bnn.cpp:133</SourceLocation>
                    </VITIS_LOOP_55_2>
                </VITIS_LOOP_51_1>
                <VITIS_LOOP_51_1>
                    <Name>VITIS_LOOP_51_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:51~bnn.cpp:154</SourceLocation>
                    <VITIS_LOOP_55_2>
                        <Name>VITIS_LOOP_55_2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>bnn.cpp:55~bnn.cpp:154</SourceLocation>
                    </VITIS_LOOP_55_2>
                </VITIS_LOOP_51_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>16</BRAM_18K>
            <FF>12354</FF>
            <LUT>7763</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>feedforward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>feedforward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>feedforward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TDATA</name>
            <Object>input_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TVALID</name>
            <Object>input_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TREADY</name>
            <Object>input_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TLAST</name>
            <Object>input_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TKEEP</name>
            <Object>input_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TSTRB</name>
            <Object>input_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TDATA</name>
            <Object>output_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TVALID</name>
            <Object>output_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TREADY</name>
            <Object>output_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TLAST</name>
            <Object>output_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TKEEP</name>
            <Object>output_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TSTRB</name>
            <Object>output_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>feedforward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376</InstName>
                    <ModuleName>feedforward_Pipeline_VITIS_LOOP_103_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6376</ID>
                    <BindInstances>icmp_ln103_fu_3918_p2 add_ln103_fu_3924_p2 X0_input_256_fu_3943_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646</InstName>
                    <ModuleName>feedforward_Pipeline_VITIS_LOOP_113_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6646</ID>
                    <BindInstances>icmp_ln113_fu_104_p2 sub_ln116_fu_167_p2 icmp_ln113_1_fu_144_p2 sub_ln116_1_fu_178_p2 add_ln113_fu_150_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654</InstName>
                    <ModuleName>feedforward_Pipeline_VITIS_LOOP_126_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6654</ID>
                    <BindInstances>icmp_ln126_fu_2006_p2 add_ln126_fu_2012_p2 select_ln129_fu_2047_p3 layer1_quant_128_fu_2054_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789</InstName>
                    <ModuleName>feedforward_Pipeline_VITIS_LOOP_141_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6789</ID>
                    <BindInstances>icmp_ln141_fu_152_p2 sub_ln144_fu_255_p2 icmp_ln141_1_fu_194_p2 sub_ln144_1_fu_266_p2 icmp_ln141_2_fu_218_p2 sub_ln144_2_fu_277_p2 icmp_ln141_3_fu_232_p2 sub_ln144_3_fu_288_p2 add_ln141_fu_238_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799</InstName>
                    <ModuleName>feedforward_Pipeline_VITIS_LOOP_147_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6799</ID>
                    <BindInstances>icmp_ln147_fu_2050_p2 add_ln147_fu_2056_p2 sparsemux_9_2_32_1_1_U403 layer3_quant_128_fu_2116_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936</InstName>
                    <ModuleName>feedforward_Pipeline_VITIS_LOOP_156_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6936</ID>
                    <BindInstances>icmp_ln156_fu_77_p2 add_ln156_fu_83_p2 sub_ln159_fu_105_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943</InstName>
                    <ModuleName>feedforward_Pipeline_VITIS_LOOP_163_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6943</ID>
                    <BindInstances>icmp_ln163_fu_112_p2 add_ln163_fu_118_p2 temp_last_fu_129_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>layer1_activations_U layer1_activations_2_U layer2_activations_U layer2_activations_4_U layer2_activations_5_U layer2_activations_6_U layer3_activations_U icmp_ln51_fu_7734_p2 icmp_ln51_1_fu_7750_p2 add_ln51_fu_7755_p2 icmp_ln55_fu_7787_p2 add_ln55_fu_7792_p2 sparsemux_513_8_32_1_1_U548 add_ln58_2_fu_8578_p2 add_ln58_fu_8583_p2 add_ln58_1_fu_8600_p2 icmp_ln21_fu_8635_p2 cnt_1_fu_8643_p2 icmp_ln51_2_fu_9161_p2 icmp_ln51_3_fu_9177_p2 add_ln51_1_fu_9182_p2 icmp_ln55_1_fu_9214_p2 add_ln55_1_fu_9219_p2 sparsemux_257_7_32_1_1_U549 add_ln58_8_fu_9749_p2 add_ln58_3_fu_9754_p2 add_ln58_4_fu_9767_p2 icmp_ln21_1_fu_9804_p2 cnt_3_fu_9812_p2 icmp_ln51_4_fu_10330_p2 icmp_ln51_5_fu_10356_p2 add_ln51_2_fu_10361_p2 icmp_ln55_2_fu_10379_p2 add_ln55_2_fu_10384_p2 sparsemux_257_7_32_1_1_U550 add_ln58_10_fu_10914_p2 add_ln58_6_fu_10919_p2 add_ln58_7_fu_10932_p2 icmp_ln21_2_fu_10966_p2 cnt_5_fu_10974_p2 sub102_fu_10980_p2 control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>feedforward_Pipeline_VITIS_LOOP_103_1</Name>
            <Loops>
                <VITIS_LOOP_103_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.728</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_103_1>
                        <Name>VITIS_LOOP_103_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_103_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:103</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_103_1>
                            <Name>VITIS_LOOP_103_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:103</SourceLocation>
                        </VITIS_LOOP_103_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>276</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>141</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln103_fu_3918_p2" SOURCE="bnn.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_3924_p2" SOURCE="bnn.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="setlt" PRAGMA="" RTLNAME="X0_input_256_fu_3943_p2" SOURCE="bnn.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="X0_input_256" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_Pipeline_VITIS_LOOP_113_2</Name>
            <Loops>
                <VITIS_LOOP_113_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_113_2>
                        <Name>VITIS_LOOP_113_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_113_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:113</SourceLocation>
                        </VITIS_LOOP_113_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>130</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>234</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln113_fu_104_p2" SOURCE="bnn.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_fu_167_p2" SOURCE="bnn.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln113_1_fu_144_p2" SOURCE="bnn.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln113_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_1_fu_178_p2" SOURCE="bnn.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln116_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_150_p2" SOURCE="bnn.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_Pipeline_VITIS_LOOP_126_3</Name>
            <Loops>
                <VITIS_LOOP_126_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.504</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_126_3>
                        <Name>VITIS_LOOP_126_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>1 ~ ?</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_126_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:126</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_126_3>
                            <Name>VITIS_LOOP_126_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:126</SourceLocation>
                        </VITIS_LOOP_126_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>147</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>162</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_126_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln126_fu_2006_p2" SOURCE="bnn.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_126_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_2012_p2" SOURCE="bnn.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_126_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln129_fu_2047_p3" SOURCE="bnn.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_126_3" OPTYPE="setlt" PRAGMA="" RTLNAME="layer1_quant_128_fu_2054_p2" SOURCE="bnn.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="layer1_quant_128" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_Pipeline_VITIS_LOOP_141_5</Name>
            <Loops>
                <VITIS_LOOP_141_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_141_5>
                        <Name>VITIS_LOOP_141_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_141_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:141</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_141_5>
                            <Name>VITIS_LOOP_141_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:141</SourceLocation>
                        </VITIS_LOOP_141_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>214</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>388</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_141_5" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln141_fu_152_p2" SOURCE="bnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln144_fu_255_p2" SOURCE="bnn.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_141_5" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln141_1_fu_194_p2" SOURCE="bnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln144_1_fu_266_p2" SOURCE="bnn.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln144_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_141_5" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln141_2_fu_218_p2" SOURCE="bnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln144_2_fu_277_p2" SOURCE="bnn.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln144_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_141_5" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln141_3_fu_232_p2" SOURCE="bnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln144_3_fu_288_p2" SOURCE="bnn.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln144_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_238_p2" SOURCE="bnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_Pipeline_VITIS_LOOP_147_6</Name>
            <Loops>
                <VITIS_LOOP_147_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.698</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_147_6>
                        <Name>VITIS_LOOP_147_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_147_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:147</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_147_6>
                            <Name>VITIS_LOOP_147_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:147</SourceLocation>
                        </VITIS_LOOP_147_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>311</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>150</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_147_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln147_fu_2050_p2" SOURCE="bnn.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_2056_p2" SOURCE="bnn.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_147_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_32_1_1_U403" SOURCE="bnn.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_147_6" OPTYPE="setlt" PRAGMA="" RTLNAME="layer3_quant_128_fu_2116_p2" SOURCE="bnn.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="layer3_quant_128" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_Pipeline_VITIS_LOOP_156_7</Name>
            <Loops>
                <VITIS_LOOP_156_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>131</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_156_7>
                        <Name>VITIS_LOOP_156_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>128</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 129</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 1.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_156_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:156</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_156_7>
                            <Name>VITIS_LOOP_156_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:156</SourceLocation>
                        </VITIS_LOOP_156_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>59</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_156_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_fu_77_p2" SOURCE="bnn.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_156_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_83_p2" SOURCE="bnn.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_156_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln159_fu_105_p2" SOURCE="bnn.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln159" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_Pipeline_VITIS_LOOP_163_8</Name>
            <Loops>
                <VITIS_LOOP_163_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.728</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_163_8>
                        <Name>VITIS_LOOP_163_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_163_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:163</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_163_8>
                            <Name>VITIS_LOOP_163_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:163</SourceLocation>
                        </VITIS_LOOP_163_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>165</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_163_8" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln163_fu_112_p2" SOURCE="bnn.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_118_p2" SOURCE="bnn.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_163_8" OPTYPE="seteq" PRAGMA="" RTLNAME="temp_last_fu_129_p2" SOURCE="bnn.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_last" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward</Name>
            <Loops>
                <VITIS_LOOP_51_1>
                    <VITIS_LOOP_55_2/>
                </VITIS_LOOP_51_1>
                <VITIS_LOOP_51_1>
                    <VITIS_LOOP_55_2/>
                </VITIS_LOOP_51_1>
                <VITIS_LOOP_51_1>
                    <VITIS_LOOP_55_2/>
                </VITIS_LOOP_51_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_51_1>
                        <Name>VITIS_LOOP_51_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>256</max>
                            </range>
                        </TripCount>
                        <Latency>13 ~ 721408</Latency>
                        <AbsoluteTimeLatency>0.130 us ~ 7.214 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>13</min>
                                <max>2818</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>13 ~ 2818</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_55_2>
                            <Name>VITIS_LOOP_55_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>256</max>
                                </range>
                            </TripCount>
                            <Latency>11 ~ 2816</Latency>
                            <AbsoluteTimeLatency>0.110 us ~ 28.160 us</AbsoluteTimeLatency>
                            <IterationLatency>11</IterationLatency>
                            <PipelineDepth>11</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_55_2>
                    </VITIS_LOOP_51_1>
                    <VITIS_LOOP_51_1>
                        <Name>VITIS_LOOP_51_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>256</max>
                            </range>
                        </TripCount>
                        <Latency>13 ~ 721408</Latency>
                        <AbsoluteTimeLatency>0.130 us ~ 7.214 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>13</min>
                                <max>2818</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>13 ~ 2818</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_55_2>
                            <Name>VITIS_LOOP_55_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>256</max>
                                </range>
                            </TripCount>
                            <Latency>11 ~ 2816</Latency>
                            <AbsoluteTimeLatency>0.110 us ~ 28.160 us</AbsoluteTimeLatency>
                            <IterationLatency>11</IterationLatency>
                            <PipelineDepth>11</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_55_2>
                    </VITIS_LOOP_51_1>
                    <VITIS_LOOP_51_1>
                        <Name>VITIS_LOOP_51_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>256</max>
                            </range>
                        </TripCount>
                        <Latency>13 ~ 721408</Latency>
                        <AbsoluteTimeLatency>0.130 us ~ 7.214 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>13</min>
                                <max>2818</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>13 ~ 2818</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_55_2>
                            <Name>VITIS_LOOP_55_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>256</max>
                                </range>
                            </TripCount>
                            <Latency>11 ~ 2816</Latency>
                            <AbsoluteTimeLatency>0.110 us ~ 28.160 us</AbsoluteTimeLatency>
                            <IterationLatency>11</IterationLatency>
                            <PipelineDepth>11</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_55_2>
                    </VITIS_LOOP_51_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:69</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_51_1>
                            <Name>VITIS_LOOP_51_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:51~bnn.cpp:111</SourceLocation>
                            <VITIS_LOOP_55_2>
                                <Name>VITIS_LOOP_55_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>bnn.cpp:55~bnn.cpp:111</SourceLocation>
                            </VITIS_LOOP_55_2>
                        </VITIS_LOOP_51_1>
                        <VITIS_LOOP_51_1>
                            <Name>VITIS_LOOP_51_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:51~bnn.cpp:133</SourceLocation>
                            <VITIS_LOOP_55_2>
                                <Name>VITIS_LOOP_55_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>bnn.cpp:55~bnn.cpp:133</SourceLocation>
                            </VITIS_LOOP_55_2>
                        </VITIS_LOOP_51_1>
                        <VITIS_LOOP_51_1>
                            <Name>VITIS_LOOP_51_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:51~bnn.cpp:154</SourceLocation>
                            <VITIS_LOOP_55_2>
                                <Name>VITIS_LOOP_55_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>bnn.cpp:55~bnn.cpp:154</SourceLocation>
                            </VITIS_LOOP_55_2>
                        </VITIS_LOOP_51_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <FF>12354</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>7763</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer1_activations_U" SOURCE="bnn.cpp:110" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer1_activations" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer1_activations_2_U" SOURCE="bnn.cpp:110" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer1_activations_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_U" SOURCE="bnn.cpp:132" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_4_U" SOURCE="bnn.cpp:132" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_5_U" SOURCE="bnn.cpp:132" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_6_U" SOURCE="bnn.cpp:132" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer3_activations_U" SOURCE="bnn.cpp:153" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer3_activations" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln51_fu_7734_p2" SOURCE="bnn.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_51_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_1_fu_7750_p2" SOURCE="bnn.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_7755_p2" SOURCE="bnn.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln55_fu_7787_p2" SOURCE="bnn.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_7792_p2" SOURCE="bnn.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_32_1_1_U548" SOURCE="bnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="a_assign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_2_fu_8578_p2" SOURCE="bnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_8583_p2" SOURCE="bnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_8600_p2" SOURCE="bnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_8635_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="cnt_1_fu_8643_p2" SOURCE="bnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln51_2_fu_9161_p2" SOURCE="bnn.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_51_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_3_fu_9177_p2" SOURCE="bnn.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_9182_p2" SOURCE="bnn.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln55_1_fu_9214_p2" SOURCE="bnn.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_9219_p2" SOURCE="bnn.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_257_7_32_1_1_U549" SOURCE="bnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="a_assign_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_8_fu_9749_p2" SOURCE="bnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_3_fu_9754_p2" SOURCE="bnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_4_fu_9767_p2" SOURCE="bnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_1_fu_9804_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="cnt_3_fu_9812_p2" SOURCE="bnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln51_4_fu_10330_p2" SOURCE="bnn.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_51_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_5_fu_10356_p2" SOURCE="bnn.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_2_fu_10361_p2" SOURCE="bnn.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln55_2_fu_10379_p2" SOURCE="bnn.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_2_fu_10384_p2" SOURCE="bnn.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_257_7_32_1_1_U550" SOURCE="bnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="a_assign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_10_fu_10914_p2" SOURCE="bnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_6_fu_10919_p2" SOURCE="bnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_7_fu_10932_p2" SOURCE="bnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_2_fu_10966_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="cnt_5_fu_10974_p2" SOURCE="bnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub102_fu_10980_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub102" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_stream" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="input_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_stream" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="output_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="W1" index="2" direction="in" srcType="int const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="W1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="W1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="W2" index="3" direction="in" srcType="int const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="W2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="W2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="W3" index="4" direction="in" srcType="int const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="W3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="W3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_size" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="X_size" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rowsW1" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rowsW1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="colsW1" index="7" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="colsW1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rowsW2" index="8" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rowsW2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="colsW2" index="9" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="colsW2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rowsW3" index="10" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rowsW3" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="colsW3" index="11" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="colsW3" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="W1_1" access="W" description="Data signal of W1" range="32">
                    <fields>
                        <field offset="0" width="32" name="W1" access="W" description="Bit 31 to 0 of W1"/>
                    </fields>
                </register>
                <register offset="0x14" name="W1_2" access="W" description="Data signal of W1" range="32">
                    <fields>
                        <field offset="0" width="32" name="W1" access="W" description="Bit 63 to 32 of W1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="W2_1" access="W" description="Data signal of W2" range="32">
                    <fields>
                        <field offset="0" width="32" name="W2" access="W" description="Bit 31 to 0 of W2"/>
                    </fields>
                </register>
                <register offset="0x20" name="W2_2" access="W" description="Data signal of W2" range="32">
                    <fields>
                        <field offset="0" width="32" name="W2" access="W" description="Bit 63 to 32 of W2"/>
                    </fields>
                </register>
                <register offset="0x28" name="W3_1" access="W" description="Data signal of W3" range="32">
                    <fields>
                        <field offset="0" width="32" name="W3" access="W" description="Bit 31 to 0 of W3"/>
                    </fields>
                </register>
                <register offset="0x2c" name="W3_2" access="W" description="Data signal of W3" range="32">
                    <fields>
                        <field offset="0" width="32" name="W3" access="W" description="Bit 63 to 32 of W3"/>
                    </fields>
                </register>
                <register offset="0x34" name="X_size" access="W" description="Data signal of X_size" range="32">
                    <fields>
                        <field offset="0" width="32" name="X_size" access="W" description="Bit 31 to 0 of X_size"/>
                    </fields>
                </register>
                <register offset="0x3c" name="rowsW1" access="W" description="Data signal of rowsW1" range="32">
                    <fields>
                        <field offset="0" width="32" name="rowsW1" access="W" description="Bit 31 to 0 of rowsW1"/>
                    </fields>
                </register>
                <register offset="0x44" name="colsW1" access="W" description="Data signal of colsW1" range="32">
                    <fields>
                        <field offset="0" width="32" name="colsW1" access="W" description="Bit 31 to 0 of colsW1"/>
                    </fields>
                </register>
                <register offset="0x4c" name="rowsW2" access="W" description="Data signal of rowsW2" range="32">
                    <fields>
                        <field offset="0" width="32" name="rowsW2" access="W" description="Bit 31 to 0 of rowsW2"/>
                    </fields>
                </register>
                <register offset="0x54" name="colsW2" access="W" description="Data signal of colsW2" range="32">
                    <fields>
                        <field offset="0" width="32" name="colsW2" access="W" description="Bit 31 to 0 of colsW2"/>
                    </fields>
                </register>
                <register offset="0x5c" name="rowsW3" access="W" description="Data signal of rowsW3" range="32">
                    <fields>
                        <field offset="0" width="32" name="rowsW3" access="W" description="Bit 31 to 0 of rowsW3"/>
                    </fields>
                </register>
                <register offset="0x64" name="colsW3" access="W" description="Data signal of colsW3" range="32">
                    <fields>
                        <field offset="0" width="32" name="colsW3" access="W" description="Bit 31 to 0 of colsW3"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="W1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="W2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="W3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="X_size"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="rowsW1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="colsW1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="rowsW2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="84" argName="colsW2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="92" argName="rowsW3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="colsW3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem:input_stream:output_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="W1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="W1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="W2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="W2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="W3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="W3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_stream" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="32" portPrefix="input_stream_">
            <ports>
                <port>input_stream_TDATA</port>
                <port>input_stream_TKEEP</port>
                <port>input_stream_TLAST</port>
                <port>input_stream_TREADY</port>
                <port>input_stream_TSTRB</port>
                <port>input_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="input_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_stream" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="32" portPrefix="output_stream_">
            <ports>
                <port>output_stream_TDATA</port>
                <port>output_stream_TKEEP</port>
                <port>output_stream_TLAST</port>
                <port>output_stream_TREADY</port>
                <port>output_stream_TSTRB</port>
                <port>output_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="output_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">W1_1, 0x10, 32, W, Data signal of W1, </column>
                    <column name="s_axi_control">W1_2, 0x14, 32, W, Data signal of W1, </column>
                    <column name="s_axi_control">W2_1, 0x1c, 32, W, Data signal of W2, </column>
                    <column name="s_axi_control">W2_2, 0x20, 32, W, Data signal of W2, </column>
                    <column name="s_axi_control">W3_1, 0x28, 32, W, Data signal of W3, </column>
                    <column name="s_axi_control">W3_2, 0x2c, 32, W, Data signal of W3, </column>
                    <column name="s_axi_control">X_size, 0x34, 32, W, Data signal of X_size, </column>
                    <column name="s_axi_control">rowsW1, 0x3c, 32, W, Data signal of rowsW1, </column>
                    <column name="s_axi_control">colsW1, 0x44, 32, W, Data signal of colsW1, </column>
                    <column name="s_axi_control">rowsW2, 0x4c, 32, W, Data signal of rowsW2, </column>
                    <column name="s_axi_control">colsW2, 0x54, 32, W, Data signal of colsW2, </column>
                    <column name="s_axi_control">rowsW3, 0x5c, 32, W, Data signal of rowsW3, </column>
                    <column name="s_axi_control">colsW3, 0x64, 32, W, Data signal of colsW3, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="9">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="input_stream">in, both, 32, 4, 1, 1, 4, 1</column>
                    <column name="output_stream">out, both, 32, 4, 1, 1, 4, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_stream">in, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="output_stream">out, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="W1">in, int const *</column>
                    <column name="W2">in, int const *</column>
                    <column name="W3">in, int const *</column>
                    <column name="X_size">in, int</column>
                    <column name="rowsW1">in, int</column>
                    <column name="colsW1">in, int</column>
                    <column name="rowsW2">in, int</column>
                    <column name="colsW2">in, int</column>
                    <column name="rowsW3">in, int</column>
                    <column name="colsW3">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_stream">input_stream, interface, , </column>
                    <column name="output_stream">output_stream, interface, , </column>
                    <column name="W1">m_axi_gmem, interface, , channel=0</column>
                    <column name="W1">s_axi_control, register, offset, name=W1_1 offset=0x10 range=32</column>
                    <column name="W1">s_axi_control, register, offset, name=W1_2 offset=0x14 range=32</column>
                    <column name="W2">m_axi_gmem, interface, , channel=0</column>
                    <column name="W2">s_axi_control, register, offset, name=W2_1 offset=0x1c range=32</column>
                    <column name="W2">s_axi_control, register, offset, name=W2_2 offset=0x20 range=32</column>
                    <column name="W3">m_axi_gmem, interface, , channel=0</column>
                    <column name="W3">s_axi_control, register, offset, name=W3_1 offset=0x28 range=32</column>
                    <column name="W3">s_axi_control, register, offset, name=W3_2 offset=0x2c range=32</column>
                    <column name="X_size">s_axi_control, register, , name=X_size offset=0x34 range=32</column>
                    <column name="rowsW1">s_axi_control, register, , name=rowsW1 offset=0x3c range=32</column>
                    <column name="colsW1">s_axi_control, register, , name=colsW1 offset=0x44 range=32</column>
                    <column name="rowsW2">s_axi_control, register, , name=rowsW2 offset=0x4c range=32</column>
                    <column name="colsW2">s_axi_control, register, , name=colsW2 offset=0x54 range=32</column>
                    <column name="rowsW3">s_axi_control, register, , name=rowsW3 offset=0x5c range=32</column>
                    <column name="colsW3">s_axi_control, register, , name=colsW3 offset=0x64 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="9">HW Interface, Variable, Access Location, Direction, Burst Status, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">W3, bnn.cpp:58:20, read, Fail, VITIS_LOOP_55_2, bnn.cpp:55:23, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">W2, bnn.cpp:58:20, read, Fail, VITIS_LOOP_55_2, bnn.cpp:55:23, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">W1, bnn.cpp:58:20, read, Fail, VITIS_LOOP_55_2, bnn.cpp:55:23, 214-230, Stride is incompatible</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="bnn.cpp:20" status="valid" parentFunction="xnor" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="bnn.cpp:31" status="valid" parentFunction="quantize" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="bnn.cpp:42" status="valid" parentFunction="sign" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="bnn.cpp:52" status="valid" parentFunction="matmul_xnor" variable="" isDirective="0" options="min=1 max=256"/>
        <Pragma type="pipeline" location="bnn.cpp:53" status="valid" parentFunction="matmul_xnor" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="bnn.cpp:56" status="valid" parentFunction="matmul_xnor" variable="" isDirective="0" options="min=1 max=256"/>
        <Pragma type="unroll" location="bnn.cpp:57" status="valid" parentFunction="matmul_xnor" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="interface" location="bnn.cpp:80" status="valid" parentFunction="feedforward" variable="input_stream" isDirective="0" options="axis port=input_stream"/>
        <Pragma type="interface" location="bnn.cpp:81" status="valid" parentFunction="feedforward" variable="output_stream" isDirective="0" options="axis port=output_stream"/>
        <Pragma type="interface" location="bnn.cpp:83" status="valid" parentFunction="feedforward" variable="W1" isDirective="0" options="m_axi depth=16384 port=W1 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="bnn.cpp:84" status="valid" parentFunction="feedforward" variable="W2" isDirective="0" options="m_axi depth=16384 port=W2 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="bnn.cpp:85" status="valid" parentFunction="feedforward" variable="W3" isDirective="0" options="m_axi depth=16384 port=W3 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="bnn.cpp:87" status="valid" parentFunction="feedforward" variable="W1" isDirective="0" options="s_axilite port=W1 bundle=control"/>
        <Pragma type="interface" location="bnn.cpp:88" status="valid" parentFunction="feedforward" variable="W2" isDirective="0" options="s_axilite port=W2 bundle=control"/>
        <Pragma type="interface" location="bnn.cpp:89" status="valid" parentFunction="feedforward" variable="W3" isDirective="0" options="s_axilite port=W3 bundle=control"/>
        <Pragma type="interface" location="bnn.cpp:90" status="valid" parentFunction="feedforward" variable="X_size" isDirective="0" options="s_axilite port=X_size bundle=control"/>
        <Pragma type="interface" location="bnn.cpp:91" status="valid" parentFunction="feedforward" variable="rowsW1" isDirective="0" options="s_axilite port=rowsW1 bundle=control"/>
        <Pragma type="interface" location="bnn.cpp:92" status="valid" parentFunction="feedforward" variable="colsW1" isDirective="0" options="s_axilite port=colsW1 bundle=control"/>
        <Pragma type="interface" location="bnn.cpp:93" status="valid" parentFunction="feedforward" variable="rowsW2" isDirective="0" options="s_axilite port=rowsW2 bundle=control"/>
        <Pragma type="interface" location="bnn.cpp:94" status="valid" parentFunction="feedforward" variable="colsW2" isDirective="0" options="s_axilite port=colsW2 bundle=control"/>
        <Pragma type="interface" location="bnn.cpp:95" status="valid" parentFunction="feedforward" variable="rowsW3" isDirective="0" options="s_axilite port=rowsW3 bundle=control"/>
        <Pragma type="interface" location="bnn.cpp:96" status="valid" parentFunction="feedforward" variable="colsW3" isDirective="0" options="s_axilite port=colsW3 bundle=control"/>
        <Pragma type="interface" location="bnn.cpp:97" status="valid" parentFunction="feedforward" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="bnn.cpp:100" status="valid" parentFunction="feedforward" variable="X0_input" isDirective="0" options="variable=X0_input complete dim=1"/>
        <Pragma type="pipeline" location="bnn.cpp:105" status="valid" parentFunction="feedforward" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="bnn.cpp:115" status="valid" parentFunction="feedforward" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="array_partition" location="bnn.cpp:122" status="valid" parentFunction="feedforward" variable="layer1_quant" isDirective="0" options="variable=layer1_quant complete dim=1"/>
        <Pragma type="array_partition" location="bnn.cpp:123" status="valid" parentFunction="feedforward" variable="layer2_quant" isDirective="0" options="variable=layer2_quant complete dim=1"/>
        <Pragma type="array_partition" location="bnn.cpp:124" status="valid" parentFunction="feedforward" variable="layer3_quant" isDirective="0" options="variable=layer3_quant complete dim=1"/>
        <Pragma type="pipeline" location="bnn.cpp:128" status="valid" parentFunction="feedforward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="bnn.cpp:137" status="valid" parentFunction="feedforward" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="bnn.cpp:143" status="valid" parentFunction="feedforward" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="bnn.cpp:149" status="valid" parentFunction="feedforward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="bnn.cpp:158" status="valid" parentFunction="feedforward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="bnn.cpp:165" status="valid" parentFunction="feedforward" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

