Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jul  9 23:37:28 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (31)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.808     -112.130                     35                  594        0.122        0.000                      0                  594        3.000        0.000                       0                   279  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk_i                      {0.000 5.000}      10.000          100.000         
clk_wiz_0_inst/inst/clk_i  {0.000 5.000}      10.000          100.000         
  clk_o_clk_wiz_0          {5.000 10.000}     10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                            4.821        0.000                      0                   43        0.122        0.000                      0                   43        4.500        0.000                       0                    23  
clk_wiz_0_inst/inst/clk_i                                                                                                                                                    3.000        0.000                       0                     1  
  clk_o_clk_wiz_0                4.614        0.000                      0                  541        0.157        0.000                      0                  541        4.500        0.000                       0                   252  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_o_clk_wiz_0  clk_i                  5.245        0.000                      0                   21        0.147        0.000                      0                   21  
clk_i            clk_o_clk_wiz_0       -3.808     -112.130                     35                   35        7.434        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.671ns (35.451%)  route 3.042ns (64.549%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 13.326 - 10.000 ) 
    Source Clock Delay      (SCD):    3.472ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     3.990 r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/Q
                         net (fo=3, routed)           1.680     5.670    dsp_inst/maximum_seeker_inst/D[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.124     5.794 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.794    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.174 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.174    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.428 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.810     7.237    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.395     7.632 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.553     8.185    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X35Y28         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.964    13.326    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y28         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
                         clock pessimism              0.122    13.448    
                         clock uncertainty           -0.035    13.413    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.407    13.006    dsp_inst/maximum_seeker_inst/max_reg[v][0]
  -------------------------------------------------------------------
                         required time                         13.006    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.671ns (36.528%)  route 2.904ns (63.472%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 13.131 - 10.000 ) 
    Source Clock Delay      (SCD):    3.472ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     3.990 r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/Q
                         net (fo=3, routed)           1.680     5.670    dsp_inst/maximum_seeker_inst/D[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.124     5.794 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.794    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.174 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.174    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.428 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.810     7.237    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.395     7.632 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.414     8.046    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.769    13.131    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                         clock pessimism              0.341    13.472    
                         clock uncertainty           -0.035    13.436    
    SLICE_X34Y27         FDRE (Setup_fdre_C_CE)      -0.371    13.065    dsp_inst/maximum_seeker_inst/max_reg[v][1]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.671ns (36.528%)  route 2.904ns (63.472%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 13.131 - 10.000 ) 
    Source Clock Delay      (SCD):    3.472ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     3.990 r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/Q
                         net (fo=3, routed)           1.680     5.670    dsp_inst/maximum_seeker_inst/D[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.124     5.794 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.794    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.174 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.174    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.428 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.810     7.237    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.395     7.632 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.414     8.046    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.769    13.131    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                         clock pessimism              0.341    13.472    
                         clock uncertainty           -0.035    13.436    
    SLICE_X34Y27         FDRE (Setup_fdre_C_CE)      -0.371    13.065    dsp_inst/maximum_seeker_inst/max_reg[v][2]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.671ns (36.528%)  route 2.904ns (63.472%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 13.131 - 10.000 ) 
    Source Clock Delay      (SCD):    3.472ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     3.990 r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/Q
                         net (fo=3, routed)           1.680     5.670    dsp_inst/maximum_seeker_inst/D[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.124     5.794 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.794    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.174 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.174    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.428 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.810     7.237    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.395     7.632 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.414     8.046    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.769    13.131    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                         clock pessimism              0.341    13.472    
                         clock uncertainty           -0.035    13.436    
    SLICE_X34Y27         FDRE (Setup_fdre_C_CE)      -0.371    13.065    dsp_inst/maximum_seeker_inst/max_reg[v][3]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.671ns (36.528%)  route 2.904ns (63.472%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 13.131 - 10.000 ) 
    Source Clock Delay      (SCD):    3.472ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     3.990 r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/Q
                         net (fo=3, routed)           1.680     5.670    dsp_inst/maximum_seeker_inst/D[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.124     5.794 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.794    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.174 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.174    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.428 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.810     7.237    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.395     7.632 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.414     8.046    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.769    13.131    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                         clock pessimism              0.341    13.472    
                         clock uncertainty           -0.035    13.436    
    SLICE_X34Y27         FDRE (Setup_fdre_C_CE)      -0.371    13.065    dsp_inst/maximum_seeker_inst/max_reg[v][4]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.671ns (36.528%)  route 2.904ns (63.472%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 13.131 - 10.000 ) 
    Source Clock Delay      (SCD):    3.472ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     3.990 r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/Q
                         net (fo=3, routed)           1.680     5.670    dsp_inst/maximum_seeker_inst/D[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.124     5.794 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.794    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.174 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.174    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.428 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.810     7.237    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.395     7.632 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.414     8.046    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.769    13.131    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                         clock pessimism              0.341    13.472    
                         clock uncertainty           -0.035    13.436    
    SLICE_X34Y27         FDRE (Setup_fdre_C_CE)      -0.371    13.065    dsp_inst/maximum_seeker_inst/max_reg[v][5]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.671ns (36.528%)  route 2.904ns (63.472%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 13.131 - 10.000 ) 
    Source Clock Delay      (SCD):    3.472ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     3.990 r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/Q
                         net (fo=3, routed)           1.680     5.670    dsp_inst/maximum_seeker_inst/D[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.124     5.794 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.794    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.174 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.174    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.428 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.810     7.237    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.395     7.632 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.414     8.046    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.769    13.131    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                         clock pessimism              0.341    13.472    
                         clock uncertainty           -0.035    13.436    
    SLICE_X34Y27         FDRE (Setup_fdre_C_CE)      -0.371    13.065    dsp_inst/maximum_seeker_inst/max_reg[v][6]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.671ns (36.528%)  route 2.904ns (63.472%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 13.131 - 10.000 ) 
    Source Clock Delay      (SCD):    3.472ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     3.990 r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/Q
                         net (fo=3, routed)           1.680     5.670    dsp_inst/maximum_seeker_inst/D[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.124     5.794 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.794    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.174 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.174    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.428 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.810     7.237    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.395     7.632 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.414     8.046    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.769    13.131    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
                         clock pessimism              0.341    13.472    
                         clock uncertainty           -0.035    13.436    
    SLICE_X34Y27         FDRE (Setup_fdre_C_CE)      -0.371    13.065    dsp_inst/maximum_seeker_inst/max_reg[v][7]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.671ns (36.909%)  route 2.856ns (63.091%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.315ns = ( 13.315 - 10.000 ) 
    Source Clock Delay      (SCD):    3.472ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     3.990 r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/Q
                         net (fo=3, routed)           1.680     5.670    dsp_inst/maximum_seeker_inst/D[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.124     5.794 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.794    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.174 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.174    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.428 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.810     7.237    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.395     7.632 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.367     7.999    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.953    13.315    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                         clock pessimism              0.122    13.438    
                         clock uncertainty           -0.035    13.402    
    SLICE_X34Y29         FDRE (Setup_fdre_C_CE)      -0.371    13.031    dsp_inst/maximum_seeker_inst/max_reg[v][8]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.671ns (36.909%)  route 2.856ns (63.091%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.315ns = ( 13.315 - 10.000 ) 
    Source Clock Delay      (SCD):    3.472ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     3.990 r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/Q
                         net (fo=3, routed)           1.680     5.670    dsp_inst/maximum_seeker_inst/D[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.124     5.794 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.794    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.174 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.174    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.428 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.810     7.237    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.395     7.632 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.367     7.999    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.953    13.315    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
                         clock pessimism              0.122    13.438    
                         clock uncertainty           -0.035    13.402    
    SLICE_X34Y29         FDRE (Setup_fdre_C_CE)      -0.371    13.031    dsp_inst/maximum_seeker_inst/max_reg[v][9]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  5.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.763%)  route 0.282ns (63.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.906     1.106    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164     1.270 r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/Q
                         net (fo=3, routed)           0.282     1.552    dsp_inst/maximum_seeker_inst/D[5]
    SLICE_X39Y28         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.188     1.576    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X39Y28         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
                         clock pessimism             -0.218     1.358    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.072     1.430    dsp_inst/maximum_seeker_inst/peak_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.148ns (35.139%)  route 0.273ns (64.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.906     1.106    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.148     1.254 r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/Q
                         net (fo=3, routed)           0.273     1.527    dsp_inst/maximum_seeker_inst/D[3]
    SLICE_X33Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.212     1.600    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[3]/C
                         clock pessimism             -0.218     1.382    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.017     1.399    dsp_inst/maximum_seeker_inst/peak_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.995%)  route 0.222ns (60.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.906     1.106    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.148     1.254 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           0.222     1.476    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X32Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.128     1.515    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X32Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[6]/C
                         clock pessimism             -0.218     1.297    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.012     1.309    dsp_inst/maximum_seeker_inst/peak_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.164ns (28.778%)  route 0.406ns (71.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.906     1.106    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164     1.270 r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/Q
                         net (fo=3, routed)           0.406     1.676    dsp_inst/maximum_seeker_inst/D[1]
    SLICE_X35Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.213     1.600    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[1]/C
                         clock pessimism             -0.218     1.382    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.072     1.454    dsp_inst/maximum_seeker_inst/peak_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.168%)  route 0.176ns (51.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.064     1.265    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.429 r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/Q
                         net (fo=3, routed)           0.176     1.605    dsp_inst/maximum_seeker_inst/D[8]
    SLICE_X32Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.128     1.515    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X32Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[8]/C
                         clock pessimism             -0.218     1.297    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.070     1.367    dsp_inst/maximum_seeker_inst/peak_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.164ns (31.999%)  route 0.349ns (68.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.906     1.106    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164     1.270 r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/Q
                         net (fo=3, routed)           0.349     1.619    dsp_inst/maximum_seeker_inst/D[7]
    SLICE_X32Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.128     1.515    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X32Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[7]/C
                         clock pessimism             -0.218     1.297    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.070     1.367    dsp_inst/maximum_seeker_inst/peak_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.271%)  route 0.233ns (58.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.064     1.265    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.429 r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/Q
                         net (fo=3, routed)           0.233     1.662    dsp_inst/maximum_seeker_inst/D[9]
    SLICE_X32Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.128     1.515    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X32Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[9]/C
                         clock pessimism             -0.218     1.297    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.072     1.369    dsp_inst/maximum_seeker_inst/peak_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.148ns (28.518%)  route 0.371ns (71.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.906     1.106    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.148     1.254 r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/Q
                         net (fo=3, routed)           0.371     1.625    dsp_inst/maximum_seeker_inst/D[2]
    SLICE_X33Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.141     1.528    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[2]/C
                         clock pessimism             -0.218     1.310    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.019     1.329    dsp_inst/maximum_seeker_inst/peak_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dsp_inst/trigger_inst/compare_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/trigger_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.296%)  route 0.258ns (64.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.922     1.122    dsp_inst/trigger_inst/clk_i
    SLICE_X36Y27         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.263 r  dsp_inst/trigger_inst/compare_reg/Q
                         net (fo=5, routed)           0.258     1.522    dsp_inst/maximum_seeker_inst/trigger_old_reg_0
    SLICE_X36Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/trigger_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.047     1.434    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X36Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/trigger_old_reg/C
                         clock pessimism             -0.312     1.122    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.075     1.197    dsp_inst/maximum_seeker_inst/trigger_old_reg
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.072%)  route 0.517ns (75.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.906     1.106    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164     1.270 r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/Q
                         net (fo=3, routed)           0.517     1.787    dsp_inst/maximum_seeker_inst/D[4]
    SLICE_X34Y28         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.223     1.611    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y28         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
                         clock pessimism             -0.218     1.393    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.052     1.445    dsp_inst/maximum_seeker_inst/peak_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y30  dsp_inst/data_validator_inst/valid_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y28  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y29  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y34  dsp_inst/maximum_seeker_inst/peak_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y29  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y30  dsp_inst/data_validator_inst/valid_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y28  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y28  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y30  dsp_inst/data_validator_inst/valid_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y27  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_inst/inst/clk_i
  To Clock:  clk_wiz_0_inst/inst/clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_inst/inst/clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_clk_wiz_0
  To Clock:  clk_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.142ns  (logic 0.965ns (18.768%)  route 4.177ns (81.232%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.644ns = ( 12.356 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.177ns = ( 2.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.611     2.823    rst_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.341 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=14, routed)          1.492     4.833    rst_driver_inst/rst_pin
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.120     4.953 f  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=126, routed)         1.979     6.932    brain_inst/rst
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.327     7.259 r  brain_inst/sram_address_cnt[16]_i_1/O
                         net (fo=17, routed)          0.705     7.965    brain_inst/sram_address_cnt_0
    SLICE_X32Y27         FDRE                                         r  brain_inst/sram_address_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.565    12.356    brain_inst/clk_o
    SLICE_X32Y27         FDRE                                         r  brain_inst/sram_address_cnt_reg[6]/C
                         clock pessimism              0.501    12.857    
                         clock uncertainty           -0.074    12.784    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.205    12.579    brain_inst/sram_address_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.142ns  (logic 0.965ns (18.768%)  route 4.177ns (81.232%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.644ns = ( 12.356 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.177ns = ( 2.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.611     2.823    rst_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.341 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=14, routed)          1.492     4.833    rst_driver_inst/rst_pin
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.120     4.953 f  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=126, routed)         1.979     6.932    brain_inst/rst
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.327     7.259 r  brain_inst/sram_address_cnt[16]_i_1/O
                         net (fo=17, routed)          0.705     7.965    brain_inst/sram_address_cnt_0
    SLICE_X32Y27         FDRE                                         r  brain_inst/sram_address_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.565    12.356    brain_inst/clk_o
    SLICE_X32Y27         FDRE                                         r  brain_inst/sram_address_cnt_reg[7]/C
                         clock pessimism              0.501    12.857    
                         clock uncertainty           -0.074    12.784    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.205    12.579    brain_inst/sram_address_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.142ns  (logic 0.965ns (18.768%)  route 4.177ns (81.232%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.644ns = ( 12.356 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.177ns = ( 2.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.611     2.823    rst_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.341 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=14, routed)          1.492     4.833    rst_driver_inst/rst_pin
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.120     4.953 f  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=126, routed)         1.979     6.932    brain_inst/rst
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.327     7.259 r  brain_inst/sram_address_cnt[16]_i_1/O
                         net (fo=17, routed)          0.705     7.965    brain_inst/sram_address_cnt_0
    SLICE_X32Y27         FDRE                                         r  brain_inst/sram_address_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.565    12.356    brain_inst/clk_o
    SLICE_X32Y27         FDRE                                         r  brain_inst/sram_address_cnt_reg[8]/C
                         clock pessimism              0.501    12.857    
                         clock uncertainty           -0.074    12.784    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.205    12.579    brain_inst/sram_address_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.142ns  (logic 0.965ns (18.768%)  route 4.177ns (81.232%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.644ns = ( 12.356 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.177ns = ( 2.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.611     2.823    rst_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.341 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=14, routed)          1.492     4.833    rst_driver_inst/rst_pin
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.120     4.953 f  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=126, routed)         1.979     6.932    brain_inst/rst
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.327     7.259 r  brain_inst/sram_address_cnt[16]_i_1/O
                         net (fo=17, routed)          0.705     7.965    brain_inst/sram_address_cnt_0
    SLICE_X32Y27         FDRE                                         r  brain_inst/sram_address_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.565    12.356    brain_inst/clk_o
    SLICE_X32Y27         FDRE                                         r  brain_inst/sram_address_cnt_reg[9]/C
                         clock pessimism              0.501    12.857    
                         clock uncertainty           -0.074    12.784    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.205    12.579    brain_inst/sram_address_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.083ns  (logic 0.965ns (18.985%)  route 4.118ns (81.015%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.645ns = ( 12.355 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.177ns = ( 2.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.611     2.823    rst_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.341 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=14, routed)          1.492     4.833    rst_driver_inst/rst_pin
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.120     4.953 f  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=126, routed)         1.979     6.932    brain_inst/rst
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.327     7.259 r  brain_inst/sram_address_cnt[16]_i_1/O
                         net (fo=17, routed)          0.647     7.906    brain_inst/sram_address_cnt_0
    SLICE_X32Y26         FDRE                                         r  brain_inst/sram_address_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564    12.355    brain_inst/clk_o
    SLICE_X32Y26         FDRE                                         r  brain_inst/sram_address_cnt_reg[1]/C
                         clock pessimism              0.501    12.856    
                         clock uncertainty           -0.074    12.783    
    SLICE_X32Y26         FDRE (Setup_fdre_C_CE)      -0.205    12.578    brain_inst/sram_address_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.083ns  (logic 0.965ns (18.985%)  route 4.118ns (81.015%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.645ns = ( 12.355 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.177ns = ( 2.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.611     2.823    rst_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.341 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=14, routed)          1.492     4.833    rst_driver_inst/rst_pin
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.120     4.953 f  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=126, routed)         1.979     6.932    brain_inst/rst
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.327     7.259 r  brain_inst/sram_address_cnt[16]_i_1/O
                         net (fo=17, routed)          0.647     7.906    brain_inst/sram_address_cnt_0
    SLICE_X32Y26         FDRE                                         r  brain_inst/sram_address_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564    12.355    brain_inst/clk_o
    SLICE_X32Y26         FDRE                                         r  brain_inst/sram_address_cnt_reg[2]/C
                         clock pessimism              0.501    12.856    
                         clock uncertainty           -0.074    12.783    
    SLICE_X32Y26         FDRE (Setup_fdre_C_CE)      -0.205    12.578    brain_inst/sram_address_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.083ns  (logic 0.965ns (18.985%)  route 4.118ns (81.015%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.645ns = ( 12.355 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.177ns = ( 2.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.611     2.823    rst_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.341 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=14, routed)          1.492     4.833    rst_driver_inst/rst_pin
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.120     4.953 f  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=126, routed)         1.979     6.932    brain_inst/rst
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.327     7.259 r  brain_inst/sram_address_cnt[16]_i_1/O
                         net (fo=17, routed)          0.647     7.906    brain_inst/sram_address_cnt_0
    SLICE_X32Y26         FDRE                                         r  brain_inst/sram_address_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564    12.355    brain_inst/clk_o
    SLICE_X32Y26         FDRE                                         r  brain_inst/sram_address_cnt_reg[3]/C
                         clock pessimism              0.501    12.856    
                         clock uncertainty           -0.074    12.783    
    SLICE_X32Y26         FDRE (Setup_fdre_C_CE)      -0.205    12.578    brain_inst/sram_address_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.083ns  (logic 0.965ns (18.985%)  route 4.118ns (81.015%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.645ns = ( 12.355 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.177ns = ( 2.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.611     2.823    rst_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.341 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=14, routed)          1.492     4.833    rst_driver_inst/rst_pin
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.120     4.953 f  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=126, routed)         1.979     6.932    brain_inst/rst
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.327     7.259 r  brain_inst/sram_address_cnt[16]_i_1/O
                         net (fo=17, routed)          0.647     7.906    brain_inst/sram_address_cnt_0
    SLICE_X32Y26         FDRE                                         r  brain_inst/sram_address_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564    12.355    brain_inst/clk_o
    SLICE_X32Y26         FDRE                                         r  brain_inst/sram_address_cnt_reg[4]/C
                         clock pessimism              0.501    12.856    
                         clock uncertainty           -0.074    12.783    
    SLICE_X32Y26         FDRE (Setup_fdre_C_CE)      -0.205    12.578    brain_inst/sram_address_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.993ns  (logic 0.965ns (19.328%)  route 4.028ns (80.672%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.645ns = ( 12.355 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.177ns = ( 2.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.611     2.823    rst_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.341 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=14, routed)          1.492     4.833    rst_driver_inst/rst_pin
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.120     4.953 f  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=126, routed)         1.979     6.932    brain_inst/rst
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.327     7.259 r  brain_inst/sram_address_cnt[16]_i_1/O
                         net (fo=17, routed)          0.556     7.816    brain_inst/sram_address_cnt_0
    SLICE_X34Y26         FDRE                                         r  brain_inst/sram_address_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564    12.355    brain_inst/clk_o
    SLICE_X34Y26         FDRE                                         r  brain_inst/sram_address_cnt_reg[5]/C
                         clock pessimism              0.501    12.856    
                         clock uncertainty           -0.074    12.783    
    SLICE_X34Y26         FDRE (Setup_fdre_C_CE)      -0.169    12.614    brain_inst/sram_address_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.942ns  (logic 0.965ns (19.527%)  route 3.977ns (80.473%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.642ns = ( 12.358 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.177ns = ( 2.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.611     2.823    rst_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.341 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=14, routed)          1.492     4.833    rst_driver_inst/rst_pin
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.120     4.953 f  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=126, routed)         1.979     6.932    brain_inst/rst
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.327     7.259 r  brain_inst/sram_address_cnt[16]_i_1/O
                         net (fo=17, routed)          0.506     7.765    brain_inst/sram_address_cnt_0
    SLICE_X32Y28         FDRE                                         r  brain_inst/sram_address_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.567    12.358    brain_inst/clk_o
    SLICE_X32Y28         FDRE                                         r  brain_inst/sram_address_cnt_reg[0]/C
                         clock pessimism              0.501    12.859    
                         clock uncertainty           -0.074    12.786    
    SLICE_X32Y28         FDRE (Setup_fdre_C_CE)      -0.205    12.581    brain_inst/sram_address_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  4.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 brain_inst/spi_byte_cmd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/cmd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.923%)  route 0.076ns (29.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 3.864 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 4.285 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.587     4.285    brain_inst/clk_o
    SLICE_X32Y32         FDRE                                         r  brain_inst/spi_byte_cmd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     4.426 r  brain_inst/spi_byte_cmd_reg[2]/Q
                         net (fo=6, routed)           0.076     4.502    brain_inst/spi_byte_cmd_reg_n_0_[2]
    SLICE_X33Y32         LUT5 (Prop_lut5_I1_O)        0.045     4.547 r  brain_inst/cmd[0]_i_1/O
                         net (fo=1, routed)           0.000     4.547    brain_inst/cmd[0]_i_1_n_0
    SLICE_X33Y32         FDRE                                         r  brain_inst/cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.855     3.864    brain_inst/clk_o
    SLICE_X33Y32         FDRE                                         r  brain_inst/cmd_reg[0]/C
                         clock pessimism              0.434     4.298    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.092     4.390    brain_inst/cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.390    
                         arrival time                           4.547    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 brain_inst/sram_data_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_data_io_tristate_oe_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 3.864 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 4.285 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.587     4.285    brain_inst/clk_o
    SLICE_X39Y32         FDRE                                         r  brain_inst/sram_data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     4.426 r  brain_inst/sram_data_o_reg[10]/Q
                         net (fo=1, routed)           0.112     4.538    sram_driver_inst/D[10]
    SLICE_X39Y31         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.855     3.864    sram_driver_inst/clk_o
    SLICE_X39Y31         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[10]/C
                         clock pessimism              0.434     4.298    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.070     4.368    sram_driver_inst/sram_data_io_tristate_oe_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.368    
                         arrival time                           4.538    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 brain_inst/spi_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/buffer_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.291ns  (logic 0.192ns (66.045%)  route 0.099ns (33.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns = ( 3.865 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 4.285 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.587     4.285    brain_inst/clk_o
    SLICE_X37Y32         FDRE                                         r  brain_inst/spi_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     4.426 r  brain_inst/spi_data_o_reg[7]/Q
                         net (fo=1, routed)           0.099     4.525    brain_inst/spi_data_o[7]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.051     4.576 r  brain_inst/buffer_tx[7]_i_1/O
                         net (fo=1, routed)           0.000     4.576    spi_driver_inst/D[7]
    SLICE_X36Y32         FDRE                                         r  spi_driver_inst/buffer_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.856     3.865    spi_driver_inst/clk_o
    SLICE_X36Y32         FDRE                                         r  spi_driver_inst/buffer_tx_reg[7]/C
                         clock pessimism              0.433     4.298    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.107     4.405    spi_driver_inst/buffer_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.405    
                         arrival time                           4.576    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 brain_inst/sram_address_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_address_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.138ns = ( 3.862 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 4.283 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.585     4.283    brain_inst/clk_o
    SLICE_X36Y30         FDRE                                         r  brain_inst/sram_address_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141     4.424 r  brain_inst/sram_address_o_reg[8]/Q
                         net (fo=1, routed)           0.116     4.540    sram_driver_inst/sram_address_o_reg[16]_1[8]
    SLICE_X37Y29         FDRE                                         r  sram_driver_inst/sram_address_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.853     3.862    sram_driver_inst/clk_o
    SLICE_X37Y29         FDRE                                         r  sram_driver_inst/sram_address_o_reg[8]/C
                         clock pessimism              0.434     4.296    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.071     4.367    sram_driver_inst/sram_address_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.367    
                         arrival time                           4.540    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.211%)  route 0.119ns (45.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 3.864 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.718ns = ( 4.282 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.584     4.282    sram_driver_inst/clk_o
    SLICE_X36Y29         FDRE                                         r  sram_driver_inst/data_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     4.423 r  sram_driver_inst/data_o_reg[15]/Q
                         net (fo=1, routed)           0.119     4.542    brain_inst/sram_data_reg[15]_0[15]
    SLICE_X37Y31         FDRE                                         r  brain_inst/sram_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.855     3.864    brain_inst/clk_o
    SLICE_X37Y31         FDRE                                         r  brain_inst/sram_data_reg[15]/C
                         clock pessimism              0.434     4.298    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.070     4.368    brain_inst/sram_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.368    
                         arrival time                           4.542    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 brain_inst/spi_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/buffer_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns = ( 3.865 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 4.285 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.587     4.285    brain_inst/clk_o
    SLICE_X37Y32         FDRE                                         r  brain_inst/spi_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     4.426 r  brain_inst/spi_data_o_reg[2]/Q
                         net (fo=1, routed)           0.098     4.524    brain_inst/spi_data_o[2]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.045     4.569 r  brain_inst/buffer_tx[2]_i_1/O
                         net (fo=1, routed)           0.000     4.569    spi_driver_inst/D[2]
    SLICE_X36Y32         FDRE                                         r  spi_driver_inst/buffer_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.856     3.865    spi_driver_inst/clk_o
    SLICE_X36Y32         FDRE                                         r  spi_driver_inst/buffer_tx_reg[2]/C
                         clock pessimism              0.433     4.298    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.092     4.390    spi_driver_inst/buffer_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.390    
                         arrival time                           4.569    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 brain_inst/spi_byte_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/cmd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 3.864 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 4.285 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.587     4.285    brain_inst/clk_o
    SLICE_X32Y32         FDRE                                         r  brain_inst/spi_byte_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     4.426 f  brain_inst/spi_byte_cmd_reg[0]/Q
                         net (fo=5, routed)           0.110     4.536    brain_inst/spi_byte_cmd_reg_n_0_[0]
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.048     4.584 r  brain_inst/cmd[2]_i_1/O
                         net (fo=1, routed)           0.000     4.584    brain_inst/cmd[2]_i_1_n_0
    SLICE_X33Y32         FDRE                                         r  brain_inst/cmd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.855     3.864    brain_inst/clk_o
    SLICE_X33Y32         FDRE                                         r  brain_inst/cmd_reg[2]/C
                         clock pessimism              0.434     4.298    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.107     4.405    brain_inst/cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.405    
                         arrival time                           4.584    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns = ( 3.866 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 4.286 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.588     4.286    sram_driver_inst/clk_o
    SLICE_X38Y33         FDRE                                         r  sram_driver_inst/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     4.450 r  sram_driver_inst/data_o_reg[3]/Q
                         net (fo=1, routed)           0.100     4.550    brain_inst/sram_data_reg[15]_0[3]
    SLICE_X37Y33         FDRE                                         r  brain_inst/sram_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.857     3.866    brain_inst/clk_o
    SLICE_X37Y33         FDRE                                         r  brain_inst/sram_data_reg[3]/C
                         clock pessimism              0.434     4.300    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.070     4.370    brain_inst/sram_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 brain_inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.557%)  route 0.121ns (39.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.139ns = ( 3.861 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 4.281 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.583     4.281    brain_inst/clk_o
    SLICE_X36Y28         FDRE                                         r  brain_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     4.422 r  brain_inst/state_reg[0]/Q
                         net (fo=2, routed)           0.121     4.543    brain_inst/state_reg_n_0_[0]
    SLICE_X35Y29         LUT5 (Prop_lut5_I4_O)        0.045     4.588 r  brain_inst/spi_data_o[0]_i_1/O
                         net (fo=1, routed)           0.000     4.588    brain_inst/spi_data_o[0]_i_1_n_0
    SLICE_X35Y29         FDRE                                         r  brain_inst/spi_data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.852     3.861    brain_inst/clk_o
    SLICE_X35Y29         FDRE                                         r  brain_inst/spi_data_o_reg[0]/C
                         clock pessimism              0.455     4.316    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.092     4.408    brain_inst/spi_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.408    
                         arrival time                           4.588    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 brain_inst/sram_data_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_data_io_tristate_oe_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.140ns = ( 3.860 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.718ns = ( 4.282 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.584     4.282    brain_inst/clk_o
    SLICE_X39Y29         FDRE                                         r  brain_inst/sram_data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     4.423 r  brain_inst/sram_data_o_reg[11]/Q
                         net (fo=1, routed)           0.116     4.539    sram_driver_inst/D[11]
    SLICE_X38Y27         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.851     3.860    sram_driver_inst/clk_o
    SLICE_X38Y27         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[11]/C
                         clock pessimism              0.434     4.294    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.059     4.353    sram_driver_inst/sram_data_io_tristate_oe_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.353    
                         arrival time                           4.539    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_o_clk_wiz_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y28     adc_driver_inst/adc_data_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y28     adc_driver_inst/adc_data_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y27     adc_driver_inst/adc_data_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y27     adc_driver_inst/adc_data_o_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y27     adc_driver_inst/adc_data_o_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y26     adc_driver_inst/adc_data_o_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y26     adc_driver_inst/adc_data_o_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y27     adc_driver_inst/adc_data_o_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y28     adc_driver_inst/adc_data_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y28     adc_driver_inst/adc_data_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y27     adc_driver_inst/adc_data_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y27     adc_driver_inst/adc_data_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y27     adc_driver_inst/adc_data_o_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26     adc_driver_inst/adc_data_o_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26     adc_driver_inst/adc_data_o_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26     adc_driver_inst/adc_data_o_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26     adc_driver_inst/adc_data_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y27     adc_driver_inst/adc_data_o_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y31     brain_inst/spi_byte_cmd_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y31     brain_inst/spi_byte_cmd_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y31     brain_inst/spi_byte_cmd_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y31     brain_inst/spi_byte_cmd_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y31     brain_inst/spi_byte_cmd_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y30     brain_inst/spi_byte_first_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y30     brain_inst/spi_byte_first_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y30     brain_inst/spi_byte_first_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y30     brain_inst/spi_byte_first_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y30     brain_inst/spi_byte_first_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_clk_wiz_0
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.715ns  (logic 0.627ns (36.566%)  route 1.088ns (63.434%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 11.106 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.143ns = ( 3.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.848     3.857    adc_driver_inst/clk_o
    SLICE_X33Y26         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.175     4.032 r  adc_driver_inst/adc_data_o_reg[5]/Q
                         net (fo=5, routed)           0.572     4.604    dsp_inst/maximum_seeker_inst/Q[5]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.056     4.660 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.660    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.145     4.805 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.805    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.097     4.902 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.345     5.247    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.154     5.401 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.171     5.572    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.906    11.106    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                         clock pessimism              0.000    11.106    
                         clock uncertainty           -0.172    10.934    
    SLICE_X34Y27         FDRE (Setup_fdre_C_CE)      -0.117    10.817    dsp_inst/maximum_seeker_inst/max_reg[v][1]
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.715ns  (logic 0.627ns (36.566%)  route 1.088ns (63.434%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 11.106 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.143ns = ( 3.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.848     3.857    adc_driver_inst/clk_o
    SLICE_X33Y26         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.175     4.032 r  adc_driver_inst/adc_data_o_reg[5]/Q
                         net (fo=5, routed)           0.572     4.604    dsp_inst/maximum_seeker_inst/Q[5]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.056     4.660 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.660    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.145     4.805 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.805    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.097     4.902 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.345     5.247    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.154     5.401 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.171     5.572    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.906    11.106    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                         clock pessimism              0.000    11.106    
                         clock uncertainty           -0.172    10.934    
    SLICE_X34Y27         FDRE (Setup_fdre_C_CE)      -0.117    10.817    dsp_inst/maximum_seeker_inst/max_reg[v][2]
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.715ns  (logic 0.627ns (36.566%)  route 1.088ns (63.434%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 11.106 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.143ns = ( 3.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.848     3.857    adc_driver_inst/clk_o
    SLICE_X33Y26         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.175     4.032 r  adc_driver_inst/adc_data_o_reg[5]/Q
                         net (fo=5, routed)           0.572     4.604    dsp_inst/maximum_seeker_inst/Q[5]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.056     4.660 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.660    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.145     4.805 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.805    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.097     4.902 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.345     5.247    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.154     5.401 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.171     5.572    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.906    11.106    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                         clock pessimism              0.000    11.106    
                         clock uncertainty           -0.172    10.934    
    SLICE_X34Y27         FDRE (Setup_fdre_C_CE)      -0.117    10.817    dsp_inst/maximum_seeker_inst/max_reg[v][3]
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.715ns  (logic 0.627ns (36.566%)  route 1.088ns (63.434%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 11.106 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.143ns = ( 3.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.848     3.857    adc_driver_inst/clk_o
    SLICE_X33Y26         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.175     4.032 r  adc_driver_inst/adc_data_o_reg[5]/Q
                         net (fo=5, routed)           0.572     4.604    dsp_inst/maximum_seeker_inst/Q[5]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.056     4.660 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.660    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.145     4.805 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.805    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.097     4.902 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.345     5.247    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.154     5.401 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.171     5.572    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.906    11.106    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                         clock pessimism              0.000    11.106    
                         clock uncertainty           -0.172    10.934    
    SLICE_X34Y27         FDRE (Setup_fdre_C_CE)      -0.117    10.817    dsp_inst/maximum_seeker_inst/max_reg[v][4]
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.715ns  (logic 0.627ns (36.566%)  route 1.088ns (63.434%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 11.106 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.143ns = ( 3.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.848     3.857    adc_driver_inst/clk_o
    SLICE_X33Y26         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.175     4.032 r  adc_driver_inst/adc_data_o_reg[5]/Q
                         net (fo=5, routed)           0.572     4.604    dsp_inst/maximum_seeker_inst/Q[5]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.056     4.660 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.660    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.145     4.805 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.805    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.097     4.902 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.345     5.247    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.154     5.401 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.171     5.572    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.906    11.106    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                         clock pessimism              0.000    11.106    
                         clock uncertainty           -0.172    10.934    
    SLICE_X34Y27         FDRE (Setup_fdre_C_CE)      -0.117    10.817    dsp_inst/maximum_seeker_inst/max_reg[v][5]
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.715ns  (logic 0.627ns (36.566%)  route 1.088ns (63.434%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 11.106 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.143ns = ( 3.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.848     3.857    adc_driver_inst/clk_o
    SLICE_X33Y26         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.175     4.032 r  adc_driver_inst/adc_data_o_reg[5]/Q
                         net (fo=5, routed)           0.572     4.604    dsp_inst/maximum_seeker_inst/Q[5]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.056     4.660 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.660    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.145     4.805 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.805    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.097     4.902 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.345     5.247    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.154     5.401 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.171     5.572    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.906    11.106    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                         clock pessimism              0.000    11.106    
                         clock uncertainty           -0.172    10.934    
    SLICE_X34Y27         FDRE (Setup_fdre_C_CE)      -0.117    10.817    dsp_inst/maximum_seeker_inst/max_reg[v][6]
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.715ns  (logic 0.627ns (36.566%)  route 1.088ns (63.434%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 11.106 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.143ns = ( 3.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.848     3.857    adc_driver_inst/clk_o
    SLICE_X33Y26         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.175     4.032 r  adc_driver_inst/adc_data_o_reg[5]/Q
                         net (fo=5, routed)           0.572     4.604    dsp_inst/maximum_seeker_inst/Q[5]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.056     4.660 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.660    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.145     4.805 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.805    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.097     4.902 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.345     5.247    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.154     5.401 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.171     5.572    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.906    11.106    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
                         clock pessimism              0.000    11.106    
                         clock uncertainty           -0.172    10.934    
    SLICE_X34Y27         FDRE (Setup_fdre_C_CE)      -0.117    10.817    dsp_inst/maximum_seeker_inst/max_reg[v][7]
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/trigger_inst/compare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.832ns  (logic 0.287ns (15.670%)  route 1.545ns (84.330%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 11.122 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.141ns = ( 3.859 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.850     3.859    adc_driver_inst/clk_o
    SLICE_X33Y27         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.175     4.034 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           1.477     5.511    adc_driver_inst/Q[4]
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.056     5.567 r  adc_driver_inst/compare_i_3/O
                         net (fo=1, routed)           0.068     5.635    adc_driver_inst/compare_i_3_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.056     5.691 r  adc_driver_inst/compare_i_1/O
                         net (fo=1, routed)           0.000     5.691    dsp_inst/trigger_inst/compare_reg_0
    SLICE_X36Y27         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.922    11.122    dsp_inst/trigger_inst/clk_i
    SLICE_X36Y27         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/C
                         clock pessimism              0.000    11.122    
                         clock uncertainty           -0.172    10.950    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)        0.013    10.963    dsp_inst/trigger_inst/compare_reg
  -------------------------------------------------------------------
                         required time                         10.963    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.777ns  (logic 0.627ns (35.293%)  route 1.150ns (64.707%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 11.284 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.143ns = ( 3.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.848     3.857    adc_driver_inst/clk_o
    SLICE_X33Y26         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.175     4.032 r  adc_driver_inst/adc_data_o_reg[5]/Q
                         net (fo=5, routed)           0.572     4.604    dsp_inst/maximum_seeker_inst/Q[5]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.056     4.660 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.660    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.145     4.805 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.805    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.097     4.902 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.345     5.247    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.154     5.401 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.233     5.634    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X35Y28         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.083    11.284    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y28         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.172    11.112    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.136    10.976    dsp_inst/maximum_seeker_inst/max_reg[v][0]
  -------------------------------------------------------------------
                         required time                         10.976    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.713ns  (logic 0.627ns (36.592%)  route 1.086ns (63.408%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 11.265 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.143ns = ( 3.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.848     3.857    adc_driver_inst/clk_o
    SLICE_X33Y26         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.175     4.032 r  adc_driver_inst/adc_data_o_reg[5]/Q
                         net (fo=5, routed)           0.572     4.604    dsp_inst/maximum_seeker_inst/Q[5]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.056     4.660 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.660    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.145     4.805 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.805    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.097     4.902 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.345     5.247    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.154     5.401 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.170     5.571    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X34Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.064    11.265    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                         clock pessimism              0.000    11.265    
                         clock uncertainty           -0.172    11.093    
    SLICE_X34Y29         FDRE (Setup_fdre_C_CE)      -0.117    10.976    dsp_inst/maximum_seeker_inst/max_reg[v][8]
  -------------------------------------------------------------------
                         required time                         10.976    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                  5.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/trigger_inst/compare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.718ns  (logic 0.567ns (33.007%)  route 1.151ns (66.993%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        6.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    -2.644ns = ( 2.356 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.565     2.356    adc_driver_inst/clk_o
    SLICE_X33Y27         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.367     2.723 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           0.786     3.509    adc_driver_inst/Q[7]
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.100     3.609 r  adc_driver_inst/compare_i_2/O
                         net (fo=1, routed)           0.365     3.974    adc_driver_inst/compare_i_2_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.100     4.074 r  adc_driver_inst/compare_i_1/O
                         net (fo=1, routed)           0.000     4.074    dsp_inst/trigger_inst/compare_reg_0
    SLICE_X36Y27         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.054     3.486    dsp_inst/trigger_inst/clk_i
    SLICE_X36Y27         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/C
                         clock pessimism              0.000     3.486    
                         clock uncertainty            0.172     3.658    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.269     3.927    dsp_inst/trigger_inst/compare_reg
  -------------------------------------------------------------------
                         required time                         -3.927    
                         arrival time                           4.074    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.931ns  (logic 0.367ns (19.005%)  route 1.564ns (80.995%))
  Logic Levels:           0  
  Clock Path Skew:        6.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    -2.642ns = ( 2.358 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.567     2.358    adc_driver_inst/clk_o
    SLICE_X33Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.367     2.725 r  adc_driver_inst/adc_data_o_reg[1]/Q
                         net (fo=5, routed)           1.564     4.289    dsp_inst/maximum_seeker_inst/Q[1]
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                         clock pessimism              0.000     3.472    
                         clock uncertainty            0.172     3.644    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.243     3.887    dsp_inst/maximum_seeker_inst/max_reg[v][1]
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.243ns  (logic 0.367ns (16.363%)  route 1.876ns (83.637%))
  Logic Levels:           0  
  Clock Path Skew:        6.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    -2.642ns = ( 2.358 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.567     2.358    adc_driver_inst/clk_o
    SLICE_X33Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.367     2.725 r  adc_driver_inst/adc_data_o_reg[8]/Q
                         net (fo=5, routed)           1.876     4.601    dsp_inst/maximum_seeker_inst/Q[8]
    SLICE_X34Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.247     3.680    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                         clock pessimism              0.000     3.680    
                         clock uncertainty            0.172     3.852    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.243     4.095    dsp_inst/maximum_seeker_inst/max_reg[v][8]
  -------------------------------------------------------------------
                         required time                         -4.095    
                         arrival time                           4.601    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.297ns  (logic 0.367ns (15.975%)  route 1.930ns (84.025%))
  Logic Levels:           0  
  Clock Path Skew:        6.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    -2.642ns = ( 2.358 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.567     2.358    adc_driver_inst/clk_o
    SLICE_X33Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.367     2.725 r  adc_driver_inst/adc_data_o_reg[9]/Q
                         net (fo=5, routed)           1.930     4.655    dsp_inst/maximum_seeker_inst/Q[9]
    SLICE_X34Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.247     3.680    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
                         clock pessimism              0.000     3.680    
                         clock uncertainty            0.172     3.852    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.248     4.100    dsp_inst/maximum_seeker_inst/max_reg[v][9]
  -------------------------------------------------------------------
                         required time                         -4.100    
                         arrival time                           4.655    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.080ns  (logic 0.367ns (17.643%)  route 1.713ns (82.357%))
  Logic Levels:           0  
  Clock Path Skew:        6.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    -2.644ns = ( 2.356 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.565     2.356    adc_driver_inst/clk_o
    SLICE_X33Y27         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.367     2.723 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           1.713     4.436    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                         clock pessimism              0.000     3.472    
                         clock uncertainty            0.172     3.644    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.233     3.877    dsp_inst/maximum_seeker_inst/max_reg[v][4]
  -------------------------------------------------------------------
                         required time                         -3.877    
                         arrival time                           4.436    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.376ns  (logic 0.367ns (15.443%)  route 2.009ns (84.557%))
  Logic Levels:           0  
  Clock Path Skew:        6.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    -2.644ns = ( 2.356 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.565     2.356    adc_driver_inst/clk_o
    SLICE_X33Y27         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.367     2.723 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           2.009     4.732    dsp_inst/maximum_seeker_inst/Q[7]
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
                         clock pessimism              0.000     3.472    
                         clock uncertainty            0.172     3.644    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.231     3.875    dsp_inst/maximum_seeker_inst/max_reg[v][7]
  -------------------------------------------------------------------
                         required time                         -3.875    
                         arrival time                           4.732    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.494ns  (logic 0.367ns (14.718%)  route 2.127ns (85.282%))
  Logic Levels:           0  
  Clock Path Skew:        6.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    -2.644ns = ( 2.356 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.565     2.356    adc_driver_inst/clk_o
    SLICE_X33Y27         FDRE                                         r  adc_driver_inst/adc_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.367     2.723 r  adc_driver_inst/adc_data_o_reg[3]/Q
                         net (fo=5, routed)           2.127     4.850    dsp_inst/maximum_seeker_inst/Q[3]
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                         clock pessimism              0.000     3.472    
                         clock uncertainty            0.172     3.644    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.236     3.880    dsp_inst/maximum_seeker_inst/max_reg[v][3]
  -------------------------------------------------------------------
                         required time                         -3.880    
                         arrival time                           4.850    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.533ns  (logic 0.367ns (14.490%)  route 2.166ns (85.510%))
  Logic Levels:           0  
  Clock Path Skew:        6.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    -2.644ns = ( 2.356 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.565     2.356    adc_driver_inst/clk_o
    SLICE_X33Y27         FDRE                                         r  adc_driver_inst/adc_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.367     2.723 r  adc_driver_inst/adc_data_o_reg[2]/Q
                         net (fo=5, routed)           2.166     4.889    dsp_inst/maximum_seeker_inst/Q[2]
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                         clock pessimism              0.000     3.472    
                         clock uncertainty            0.172     3.644    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.236     3.880    dsp_inst/maximum_seeker_inst/max_reg[v][2]
  -------------------------------------------------------------------
                         required time                         -3.880    
                         arrival time                           4.889    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.574ns  (logic 0.367ns (14.256%)  route 2.207ns (85.744%))
  Logic Levels:           0  
  Clock Path Skew:        6.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    -2.645ns = ( 2.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564     2.355    adc_driver_inst/clk_o
    SLICE_X33Y26         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.367     2.722 r  adc_driver_inst/adc_data_o_reg[5]/Q
                         net (fo=5, routed)           2.207     4.929    dsp_inst/maximum_seeker_inst/Q[5]
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.040     3.472    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y27         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                         clock pessimism              0.000     3.472    
                         clock uncertainty            0.172     3.644    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.231     3.875    dsp_inst/maximum_seeker_inst/max_reg[v][5]
  -------------------------------------------------------------------
                         required time                         -3.875    
                         arrival time                           4.929    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.818ns  (logic 0.367ns (13.025%)  route 2.451ns (86.975%))
  Logic Levels:           0  
  Clock Path Skew:        6.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    -2.642ns = ( 2.358 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.567     2.358    adc_driver_inst/clk_o
    SLICE_X33Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.367     2.725 r  adc_driver_inst/adc_data_o_reg[0]/Q
                         net (fo=5, routed)           2.451     5.176    dsp_inst/maximum_seeker_inst/Q[0]
    SLICE_X35Y28         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.256     3.688    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y28         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
                         clock pessimism              0.000     3.688    
                         clock uncertainty            0.172     3.861    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.199     4.060    dsp_inst/maximum_seeker_inst/max_reg[v][0]
  -------------------------------------------------------------------
                         required time                         -4.060    
                         arrival time                           5.176    
  -------------------------------------------------------------------
                         slack                                  1.116    





---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_o_clk_wiz_0

Setup :           35  Failing Endpoints,  Worst Slack       -3.808ns,  Total Violation     -112.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.808ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.766ns (33.413%)  route 1.527ns (66.587%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.636ns = ( 2.364 - 5.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.106     3.539    dsp_inst/data_validator_inst/clk_i
    SLICE_X34Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.057 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.454     4.511    brain_inst/pulse_vld
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.635 r  brain_inst/sram_address_o[16]_i_3/O
                         net (fo=1, routed)           0.433     5.068    brain_inst/sram_address_o[16]_i_3_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.192 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.639     5.831    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.573     2.364    brain_inst/clk_o
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[0]/C
                         clock pessimism              0.000     2.364    
                         clock uncertainty           -0.172     2.192    
    SLICE_X34Y34         FDRE (Setup_fdre_C_CE)      -0.169     2.023    brain_inst/sram_address_o_reg[0]
  -------------------------------------------------------------------
                         required time                          2.023    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                 -3.808    

Slack (VIOLATED) :        -3.808ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.766ns (33.413%)  route 1.527ns (66.587%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.636ns = ( 2.364 - 5.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.106     3.539    dsp_inst/data_validator_inst/clk_i
    SLICE_X34Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.057 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.454     4.511    brain_inst/pulse_vld
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.635 r  brain_inst/sram_address_o[16]_i_3/O
                         net (fo=1, routed)           0.433     5.068    brain_inst/sram_address_o[16]_i_3_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.192 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.639     5.831    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.573     2.364    brain_inst/clk_o
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[1]/C
                         clock pessimism              0.000     2.364    
                         clock uncertainty           -0.172     2.192    
    SLICE_X34Y34         FDRE (Setup_fdre_C_CE)      -0.169     2.023    brain_inst/sram_address_o_reg[1]
  -------------------------------------------------------------------
                         required time                          2.023    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                 -3.808    

Slack (VIOLATED) :        -3.808ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.766ns (33.413%)  route 1.527ns (66.587%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.636ns = ( 2.364 - 5.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.106     3.539    dsp_inst/data_validator_inst/clk_i
    SLICE_X34Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.057 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.454     4.511    brain_inst/pulse_vld
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.635 r  brain_inst/sram_address_o[16]_i_3/O
                         net (fo=1, routed)           0.433     5.068    brain_inst/sram_address_o[16]_i_3_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.192 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.639     5.831    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.573     2.364    brain_inst/clk_o
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[2]/C
                         clock pessimism              0.000     2.364    
                         clock uncertainty           -0.172     2.192    
    SLICE_X34Y34         FDRE (Setup_fdre_C_CE)      -0.169     2.023    brain_inst/sram_address_o_reg[2]
  -------------------------------------------------------------------
                         required time                          2.023    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                 -3.808    

Slack (VIOLATED) :        -3.808ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.766ns (33.413%)  route 1.527ns (66.587%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.636ns = ( 2.364 - 5.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.106     3.539    dsp_inst/data_validator_inst/clk_i
    SLICE_X34Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.057 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.454     4.511    brain_inst/pulse_vld
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.635 r  brain_inst/sram_address_o[16]_i_3/O
                         net (fo=1, routed)           0.433     5.068    brain_inst/sram_address_o[16]_i_3_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.192 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.639     5.831    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.573     2.364    brain_inst/clk_o
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[3]/C
                         clock pessimism              0.000     2.364    
                         clock uncertainty           -0.172     2.192    
    SLICE_X34Y34         FDRE (Setup_fdre_C_CE)      -0.169     2.023    brain_inst/sram_address_o_reg[3]
  -------------------------------------------------------------------
                         required time                          2.023    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                 -3.808    

Slack (VIOLATED) :        -3.707ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.766ns (35.607%)  route 1.385ns (64.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.106     3.539    dsp_inst/data_validator_inst/clk_i
    SLICE_X34Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.057 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.454     4.511    brain_inst/pulse_vld
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.635 r  brain_inst/sram_address_o[16]_i_3/O
                         net (fo=1, routed)           0.433     5.068    brain_inst/sram_address_o[16]_i_3_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.192 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.498     5.690    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X32Y31         FDRE                                         r  brain_inst/sram_address_o_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X32Y31         FDRE                                         r  brain_inst/sram_address_o_reg[10]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X32Y31         FDRE (Setup_fdre_C_CE)      -0.205     1.983    brain_inst/sram_address_o_reg[10]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                 -3.707    

Slack (VIOLATED) :        -3.707ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.766ns (35.607%)  route 1.385ns (64.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.106     3.539    dsp_inst/data_validator_inst/clk_i
    SLICE_X34Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.057 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.454     4.511    brain_inst/pulse_vld
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.635 r  brain_inst/sram_address_o[16]_i_3/O
                         net (fo=1, routed)           0.433     5.068    brain_inst/sram_address_o[16]_i_3_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.192 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.498     5.690    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X32Y31         FDRE                                         r  brain_inst/sram_address_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X32Y31         FDRE                                         r  brain_inst/sram_address_o_reg[11]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X32Y31         FDRE (Setup_fdre_C_CE)      -0.205     1.983    brain_inst/sram_address_o_reg[11]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                 -3.707    

Slack (VIOLATED) :        -3.707ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.766ns (35.607%)  route 1.385ns (64.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.106     3.539    dsp_inst/data_validator_inst/clk_i
    SLICE_X34Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.057 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.454     4.511    brain_inst/pulse_vld
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.635 r  brain_inst/sram_address_o[16]_i_3/O
                         net (fo=1, routed)           0.433     5.068    brain_inst/sram_address_o[16]_i_3_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.192 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.498     5.690    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X32Y31         FDRE                                         r  brain_inst/sram_address_o_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X32Y31         FDRE                                         r  brain_inst/sram_address_o_reg[12]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X32Y31         FDRE (Setup_fdre_C_CE)      -0.205     1.983    brain_inst/sram_address_o_reg[12]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                 -3.707    

Slack (VIOLATED) :        -3.707ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.766ns (35.607%)  route 1.385ns (64.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.106     3.539    dsp_inst/data_validator_inst/clk_i
    SLICE_X34Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.057 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.454     4.511    brain_inst/pulse_vld
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.635 r  brain_inst/sram_address_o[16]_i_3/O
                         net (fo=1, routed)           0.433     5.068    brain_inst/sram_address_o[16]_i_3_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.192 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.498     5.690    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  brain_inst/sram_address_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X33Y31         FDRE                                         r  brain_inst/sram_address_o_reg[6]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X33Y31         FDRE (Setup_fdre_C_CE)      -0.205     1.983    brain_inst/sram_address_o_reg[6]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                 -3.707    

Slack (VIOLATED) :        -3.707ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.766ns (35.607%)  route 1.385ns (64.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.106     3.539    dsp_inst/data_validator_inst/clk_i
    SLICE_X34Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.057 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.454     4.511    brain_inst/pulse_vld
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.635 r  brain_inst/sram_address_o[16]_i_3/O
                         net (fo=1, routed)           0.433     5.068    brain_inst/sram_address_o[16]_i_3_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.192 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.498     5.690    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  brain_inst/sram_address_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X33Y31         FDRE                                         r  brain_inst/sram_address_o_reg[7]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X33Y31         FDRE (Setup_fdre_C_CE)      -0.205     1.983    brain_inst/sram_address_o_reg[7]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                 -3.707    

Slack (VIOLATED) :        -3.568ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.766ns (38.064%)  route 1.246ns (61.936%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.106     3.539    dsp_inst/data_validator_inst/clk_i
    SLICE_X34Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.057 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.454     4.511    brain_inst/pulse_vld
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.635 r  brain_inst/sram_address_o[16]_i_3/O
                         net (fo=1, routed)           0.433     5.068    brain_inst/sram_address_o[16]_i_3_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.192 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.359     5.551    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  brain_inst/sram_address_o_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X36Y30         FDRE                                         r  brain_inst/sram_address_o_reg[13]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X36Y30         FDRE (Setup_fdre_C_CE)      -0.205     1.983    brain_inst/sram_address_o_reg[13]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                 -3.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.434ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns = ( 3.866 - 5.000 ) 
    Source Clock Delay      (SCD):    1.271ns = ( 11.271 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.070    11.271    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    11.412 r  dsp_inst/maximum_seeker_inst/peak_reg[0]/Q
                         net (fo=1, routed)           0.136    11.548    brain_inst/Q[0]
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.045    11.593 r  brain_inst/sram_address_o[0]_i_1/O
                         net (fo=1, routed)           0.000    11.593    brain_inst/sram_address_o[0]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.857     3.866    brain_inst/clk_o
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[0]/C
                         clock pessimism              0.000     3.866    
                         clock uncertainty            0.172     4.038    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.121     4.159    brain_inst/sram_address_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.159    
                         arrival time                          11.593    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.437ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.245%)  route 0.208ns (52.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns = ( 3.866 - 5.000 ) 
    Source Clock Delay      (SCD):    1.201ns = ( 11.201 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.001    11.201    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141    11.342 r  dsp_inst/maximum_seeker_inst/peak_reg[2]/Q
                         net (fo=1, routed)           0.208    11.550    brain_inst/Q[2]
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.045    11.595 r  brain_inst/sram_address_o[2]_i_1/O
                         net (fo=1, routed)           0.000    11.595    brain_inst/sram_address_o[2]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.857     3.866    brain_inst/clk_o
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[2]/C
                         clock pessimism              0.000     3.866    
                         clock uncertainty            0.172     4.038    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.120     4.158    brain_inst/sram_address_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.158    
                         arrival time                          11.595    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.437ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.381ns  (logic 0.185ns (48.554%)  route 0.196ns (51.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    1.198ns = ( 11.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.998    11.198    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X32Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141    11.339 r  dsp_inst/maximum_seeker_inst/peak_reg[7]/Q
                         net (fo=1, routed)           0.196    11.535    brain_inst/Q[7]
    SLICE_X33Y31         LUT3 (Prop_lut3_I0_O)        0.044    11.579 r  brain_inst/sram_address_o[7]_i_1/O
                         net (fo=1, routed)           0.000    11.579    brain_inst/sram_address_o[7]_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  brain_inst/sram_address_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    brain_inst/clk_o
    SLICE_X33Y31         FDRE                                         r  brain_inst/sram_address_o_reg[7]/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty            0.172     4.035    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.107     4.142    brain_inst/sram_address_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.142    
                         arrival time                          11.579    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.447ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.392ns  (logic 0.189ns (48.262%)  route 0.203ns (51.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    1.198ns = ( 11.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.998    11.198    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X32Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141    11.339 r  dsp_inst/maximum_seeker_inst/peak_reg[9]/Q
                         net (fo=1, routed)           0.203    11.542    brain_inst/Q[9]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.048    11.590 r  brain_inst/sram_address_o[9]_i_1/O
                         net (fo=1, routed)           0.000    11.590    brain_inst/sram_address_o[9]_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  brain_inst/sram_address_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    brain_inst/clk_o
    SLICE_X36Y30         FDRE                                         r  brain_inst/sram_address_o_reg[9]/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty            0.172     4.035    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.107     4.142    brain_inst/sram_address_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.142    
                         arrival time                          11.590    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.449ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.223%)  route 0.192ns (50.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    1.198ns = ( 11.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.998    11.198    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X32Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141    11.339 r  dsp_inst/maximum_seeker_inst/peak_reg[6]/Q
                         net (fo=1, routed)           0.192    11.531    brain_inst/Q[6]
    SLICE_X33Y31         LUT3 (Prop_lut3_I0_O)        0.045    11.576 r  brain_inst/sram_address_o[6]_i_1/O
                         net (fo=1, routed)           0.000    11.576    brain_inst/sram_address_o[6]_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  brain_inst/sram_address_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    brain_inst/clk_o
    SLICE_X33Y31         FDRE                                         r  brain_inst/sram_address_o_reg[6]/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty            0.172     4.035    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.092     4.127    brain_inst/sram_address_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.127    
                         arrival time                          11.576    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.474ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.372ns  (logic 0.187ns (50.246%)  route 0.185ns (49.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns = ( 3.866 - 5.000 ) 
    Source Clock Delay      (SCD):    1.271ns = ( 11.271 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.070    11.271    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    11.412 r  dsp_inst/maximum_seeker_inst/peak_reg[3]/Q
                         net (fo=1, routed)           0.185    11.597    brain_inst/Q[3]
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.046    11.643 r  brain_inst/sram_address_o[3]_i_1/O
                         net (fo=1, routed)           0.000    11.643    brain_inst/sram_address_o[3]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.857     3.866    brain_inst/clk_o
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[3]/C
                         clock pessimism              0.000     3.866    
                         clock uncertainty            0.172     4.038    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.131     4.169    brain_inst/sram_address_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                          11.643    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.491ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.401%)  route 0.233ns (55.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    1.198ns = ( 11.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.998    11.198    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X32Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141    11.339 r  dsp_inst/maximum_seeker_inst/peak_reg[8]/Q
                         net (fo=1, routed)           0.233    11.572    brain_inst/Q[8]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.045    11.617 r  brain_inst/sram_address_o[8]_i_1/O
                         net (fo=1, routed)           0.000    11.617    brain_inst/sram_address_o[8]_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  brain_inst/sram_address_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    brain_inst/clk_o
    SLICE_X36Y30         FDRE                                         r  brain_inst/sram_address_o_reg[8]/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty            0.172     4.035    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.091     4.126    brain_inst/sram_address_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                          11.617    
  -------------------------------------------------------------------
                         slack                                  7.491    

Slack (MET) :             7.511ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.354%)  route 0.224ns (54.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns = ( 3.866 - 5.000 ) 
    Source Clock Delay      (SCD):    1.270ns = ( 11.270 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.070    11.270    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141    11.411 r  dsp_inst/maximum_seeker_inst/peak_reg[1]/Q
                         net (fo=1, routed)           0.224    11.635    brain_inst/Q[1]
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.045    11.680 r  brain_inst/sram_address_o[1]_i_1/O
                         net (fo=1, routed)           0.000    11.680    brain_inst/sram_address_o[1]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.857     3.866    brain_inst/clk_o
    SLICE_X34Y34         FDRE                                         r  brain_inst/sram_address_o_reg[1]/C
                         clock pessimism              0.000     3.866    
                         clock uncertainty            0.172     4.038    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.131     4.169    brain_inst/sram_address_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                          11.680    
  -------------------------------------------------------------------
                         slack                                  7.511    

Slack (MET) :             7.529ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.063%)  route 0.236ns (55.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    1.249ns = ( 11.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.048    11.249    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X39Y28         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    11.390 r  dsp_inst/maximum_seeker_inst/peak_reg[5]/Q
                         net (fo=1, routed)           0.236    11.626    brain_inst/Q[5]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.045    11.671 r  brain_inst/sram_address_o[5]_i_1/O
                         net (fo=1, routed)           0.000    11.671    brain_inst/sram_address_o[5]_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  brain_inst/sram_address_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    brain_inst/clk_o
    SLICE_X36Y30         FDRE                                         r  brain_inst/sram_address_o_reg[5]/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty            0.172     4.035    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.107     4.142    brain_inst/sram_address_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.142    
                         arrival time                          11.671    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.581ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.295%)  route 0.215ns (50.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 11.284 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.083    11.284    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y28         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    11.448 r  dsp_inst/maximum_seeker_inst/peak_reg[4]/Q
                         net (fo=1, routed)           0.215    11.663    brain_inst/Q[4]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.045    11.708 r  brain_inst/sram_address_o[4]_i_1/O
                         net (fo=1, routed)           0.000    11.708    brain_inst/sram_address_o[4]_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  brain_inst/sram_address_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    brain_inst/clk_o
    SLICE_X36Y30         FDRE                                         r  brain_inst/sram_address_o_reg[4]/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty            0.172     4.035    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.092     4.127    brain_inst/sram_address_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.127    
                         arrival time                          11.708    
  -------------------------------------------------------------------
                         slack                                  7.581    





