# forge-vhdl Design and Testing Guide

**Version:** 3.1.0
**Purpose:** Cloud-first VHDL utilities with token-efficient AI-assisted testing
**Audience:** Human developers and AI agents
**Deployment:** Works in Claude Code Web, GitHub Codespaces, local environments

---

## Project Overview

**forge-vhdl** is a cloud-first VHDL framework for Moku custom instrument development,
with CocoTB progressive testing infrastructure optimized for LLM-friendly iteration.

**Key Innovation:** 98% test output reduction (287 lines ‚Üí 8 lines) through GHDL
output filtering + progressive test levels (P1/P2/P3/P4).

**Cloud-Ready:** Full VHDL simulation and testing in your browser - no local toolchain required!

---

## Quick Start: Cloud Setup (RECOMMENDED)

**üåê Works in Claude Code Web, GitHub Codespaces, any containerized environment:**

```bash
uv run python scripts/cloud_setup_with_ghdl.py
```

This automated setup script:
- ‚úÖ Auto-installs GHDL + LLVM 18 (Ubuntu/Debian containers)
- ‚úÖ Creates LLVM library symlink (critical for GHDL-LLVM)
- ‚úÖ Sets up Python virtual environment with UV
- ‚úÖ Installs workspace packages in editable mode
- ‚úÖ Validates environment with sample VHDL simulation
- ‚úÖ Reports readiness status
- ‚è±Ô∏è Complete setup in ~2-3 minutes

**Result:** Full VHDL development environment ready to use!

**Detailed guide:** `docs/CLOUD_SETUP_PROMPT.md` - Complete cloud deployment walkthrough

**DevContainer:** Repository includes `.devcontainer/devcontainer.json` for automatic setup in:
- GitHub Codespaces (click "Code" ‚Üí "Create codespace")
- VS Code Remote Containers (click "Reopen in Container")
- Claude Code Web (runs automatically on first checkout)

**Validation:** Test runner will show available tests. Expected baseline: 5-10 passing tests.

**Troubleshooting:** See `docs/diagnostic_reports/` for known issues and fixes.

---

## Quick Start: Local Development

**For local development with pre-installed GHDL:**

```bash
# Install GHDL first (one-time)
# Ubuntu/Debian: sudo apt-get install ghdl ghdl-llvm
# macOS: brew install ghdl

# Clone and setup
git clone <repo-url>
cd forge-vhdl-3v1-claude
./scripts/setup.sh

# Verify
./scripts/validate_setup.sh
uv run python cocotb_tests/run.py --list
```

---

## Architecture

### Three-Tier Documentation Pattern

**Tier 1: llms.txt** (~800 tokens)
- Quick component catalog
- Basic usage examples
- Pointers to Tier 2

**Tier 2: CLAUDE.md** (this file, ~3-5k tokens)
- Testing standards (AUTHORITATIVE)
- Design patterns
- Component integration

**Tier 3: Source Code** (load as needed, 5-10k tokens per component)
- VHDL implementations
- CocoTB tests
- Inline documentation

### AI Agent Toolkit

**forge-vhdl includes specialized agents for autonomous VHDL development:**

#### Development Workflow

```
Requirements Gathering (Interactive Conversational)
   ‚Üì (Complete specification document)
0. forge-new-component (OPTIONAL)
   ‚Üì (Placeholder .md files with specifications)
1. forge-vhdl-component-generator
   ‚Üì (VHDL component entity/architecture)
2. cocotb-progressive-test-designer
   ‚Üì (Test architecture, strategy, expected values)
3. cocotb-progressive-test-runner
   ‚Üì (Working test suite, results)
   Complete or iterate with Test Designer
```

**Each agent knows its neighbors and handoff patterns:**

**Requirements Gathering: Two Complementary Workflows** ‚≠ê

**AI-First Workflow** (`workflow/AI_FIRST_REQUIREMENTS.md`) - **DEFAULT for Students/Beginners**
- **Role:** Rapid spec generation via pattern recognition and intelligent defaults
- **Time:** 2-5 minutes (vs 15-30 min for Engineer workflow)
- **Questions:** 2-3 critical questions only
- **Scope:** Pre-planning (before any implementation)
- **Outputs:** Complete specification in `workflow/specs/pending/[component].md`
- **Features:** Pattern matching, intelligent inference, fast iteration
- **Best for:** Students, beginners, clear requirements, pattern-matched components
- **Handoff to:** Automated 3-agent workflow OR manual implementation
- **Usage:** "I need a [component description]. Use the AI-First requirements workflow."
- **Tip:** Use `/output-style learning` for collaborative, educational experience

**Engineer Workflow** (`workflow/ENGINEER_REQUIREMENTS.md`) - For Detailed Technical Control
- **Role:** Comprehensive requirements elicitation via structured 30-question Q&A
- **Time:** 15-30 minutes (thorough, detailed)
- **Modes:** 7-phase interview (identification ‚Üí functionality ‚Üí interface ‚Üí behavior ‚Üí testing ‚Üí design ‚Üí generation)
- **Scope:** Pre-planning with full technical detail
- **Outputs:** Complete specification in `workflow/specs/pending/[component].md`
- **Features:** Standards validation, guided questions, educational feedback, full control
- **Best for:** Engineers, novel architectures, complex systems, learning standards in depth
- **Handoff to:** Automated 3-agent workflow OR manual implementation
- **Usage:** "I want to create a new VHDL component. Please read workflow/ENGINEER_REQUIREMENTS.md and guide me through the requirements process."

**Step 0: New Component Planner** (`.claude/agents/forge-new-component/agent.md`)
- **Role:** File structure scaffolding from specifications
- **Modes:** Placeholder generation from existing specs
- **Scope:** Project planning (converts specs to placeholders)
- **Inputs:** Specification documents (from AI-First or Engineer requirements workflows, or manual authoring)
- **Outputs:** Markdown placeholder files (.vhd.md, .py.md) with detailed specs
- **Handoff to:** forge-vhdl-component-generator + cocotb-progressive-test-designer (parallel)
- **Usage:** OPTIONAL - Use when you want placeholder-driven workflow instead of direct implementation.

**Placeholder Pattern:**
- Placeholder files use `.md` extension: `forge_util_pwm.vhd.md`
- Each placeholder specifies which agent should implement it
- Placeholders contain detailed requirements and specifications
- Remove `.md` extension when implementation completes

**Step 1: Component Generator** (`.claude/forge-vhdl-component-generator.md`)
- **Role:** VHDL-2008 code generation with GHDL simulation awareness
- **Modes:** Pure VHDL, FORGE-aware, component usage, CocoTB tests
- **Scope:** Submodule-local (no moku-models/probe dependencies)
- **Inputs:** Requirements from forge-new-component placeholders OR direct specification
- **Outputs:** VHDL component entity/architecture (.vhd files)
- **Handoff to:** cocotb-progressive-test-designer
- **Agent file:** `.claude/forge-vhdl-component-generator.md`

**Step 2: Test Designer** (`.claude/agents/cocotb-progressive-test-designer/`)
- **Role:** Design P1/P2/P3 test architectures
- **Inputs:** VHDL component + test placeholders from forge-new-component
- **Outputs:** Test strategy, expected values, test wrappers, constants file design
- **Handoff to:** cocotb-progressive-test-runner
- **Agent files:** `.claude/agents/cocotb-progressive-test-designer/agent.md`, `README.md`

**Step 3: Test Runner** (`.claude/agents/cocotb-progressive-test-runner/`)
- **Role:** Implement and execute CocoTB tests
- **Inputs:** Test architecture + test placeholders from forge-new-component
- **Outputs:** Working test suites, execution results, GHDL fixes
- **Handoff to:** User or back to Test Designer if architecture needs refinement
- **Agent files:** `.claude/agents/cocotb-progressive-test-runner/agent.md`, `README.md`

**Key Principle:** Each agent references the next agent in the workflow and knows what to hand off.

#### Quick Start Patterns

**Pattern 1: New Component (DEFAULT - AI-First for Students/Beginners)**
```
User (optional): /output-style learning   # For collaborative, educational experience
User: "I need a PWM generator. Use the AI-First requirements workflow."
  ‚Üì
AI-First Requirements Gathering (2-5 minutes)
  - Pattern recognition: Matches pwm_generator.md reference spec
  - Intelligent inference: Ports, generics, tests, dependencies
  - Critical questions: 2-3 only (frequency range? duty cycle resolution?)
  - Proposes complete spec for review
  - Creates: workflow/specs/pending/forge_util_pwm.md
  ‚Üì
User: Reviews spec, approves or refines defaults
  ‚Üì
Agents 1-3: Execute in sequence
  - Agent 1: Generates forge_util_pwm.vhd
  - Agent 2: Designs test architecture
  - Agent 3: Implements and runs P1 tests
  - Outputs: workflow/artifacts/vhdl/ and workflow/artifacts/tests/
  ‚Üì
User: Reviews artifacts, moves to main codebase

Tip: Learning output style adds TODO(human) markers for student contribution
```

**Pattern 2: Using Reference Specs (Fast Start - Learn from Patterns)**
```
User: Browses workflow/specs/reference/ directory
  - edge_detector.md (simple utility pattern)
  - synchronizer.md (CDC pattern)
  - pwm_generator.md (counter-based pattern)
  - debouncer.md (FSM pattern with timing)
  - pulse_stretcher.md (retriggerable timing pattern)
  ‚Üì
User: "Read workflow/specs/reference/edge_detector.md and execute the complete 3-agent workflow"
  ‚Üì
Agents 1-3: Generate VHDL + tests automatically
  ‚Üì
User: Reviews and integrates

Note: Reference specs are gold-standard examples for learning patterns.
```

**Pattern 3: Direct Implementation (Requirements Crystal Clear)**
```
User: "Generate VHDL for 16-bit up/down counter with overflow"
  ‚Üì
Agent 1: forge-vhdl-component-generator
  - Direct spec ‚Üí forge_util_counter.vhd
  ‚Üì
Agent 2: cocotb-progressive-test-designer
  - Analyzes VHDL ‚Üí Test architecture
  ‚Üì
Agent 3: cocotb-progressive-test-runner
  - Implements and runs tests
```

**When to use AI-First workflow (DEFAULT):**
- ‚úÖ Students and beginners (recommended default)
- ‚úÖ Clear component description available
- ‚úÖ Pattern-matched components (counters, FSMs, CDC, timing, edge detection)
- ‚úÖ Fast iteration and prototyping
- ‚úÖ Want intelligent defaults with option to refine
- ‚úÖ Ask: "I need a [component description]. Use the AI-First requirements workflow."
- ‚úÖ Tip: Use `/output-style learning` for collaborative, educational experience

**When to use Engineer workflow:**
- ‚úÖ Novel architectures (no matching pattern)
- ‚úÖ Complex systems requiring detailed technical control
- ‚úÖ Learning VHDL-FORGE standards in depth (30-question guided tour)
- ‚úÖ Want full control over every specification detail
- ‚úÖ Requirements are unclear and need structured exploration
- ‚úÖ Ask: "I want to create a new VHDL component. Please read workflow/ENGINEER_REQUIREMENTS.md and guide me through the requirements process."

**When to use reference specs:**
- ‚úÖ Learning spec format and quality standards
- ‚úÖ Similar component already exists (edge detector, synchronizer, PWM, debouncer, pulse stretcher)
- ‚úÖ Want to see complete specification examples
- ‚úÖ Fast prototyping with proven patterns
- ‚úÖ Browse: `workflow/specs/reference/` for gold-standard examples

**When to skip requirements gathering:**
- ‚ùå Requirements already documented in detail
- ‚ùå Trivial, single-purpose utility
- ‚ùå Exact copy of existing component with minor changes

---

## Reference Specification Library

### Purpose

The `workflow/specs/reference/` directory contains 5 gold-standard specifications that serve as:
- **Learning examples** for human developers
- **Pattern templates** for AI agents
- **Quality benchmarks** for all new specifications

### Available Patterns

**1. edge_detector.md - Simple Utility Pattern**
- **Complexity:** Low
- **Pattern:** Registered comparison (2 flip-flops + combinational logic)
- **Use for:** Signal transitions, event detection, trigger detection
- **Key features:** Single-cycle pulse output, configurable edge types (rising/falling/both)

**2. synchronizer.md - CDC (Clock Domain Crossing) Pattern**
- **Complexity:** Low-Medium
- **Pattern:** Multi-stage register chain for metastability mitigation
- **Use for:** Crossing clock domains, external async signals
- **Key features:** Configurable stages (default 2), metastability-safe design

**3. pwm_generator.md - Counter-Based Pattern**
- **Complexity:** Medium
- **Pattern:** Free-running counter with threshold comparison
- **Use for:** Periodic signal generation, DAC control, motor drivers
- **Key features:** Configurable frequency/duty cycle, 8-bit resolution

**4. debouncer.md - FSM Pattern with Timing**
- **Complexity:** Medium
- **Pattern:** 4-state FSM with stability counter
- **Use for:** Button inputs, mechanical switch noise filtering
- **Key features:** std_logic_vector state encoding, time-based transitions
- **Critical:** Shows correct FSM design (NO enums, explicit state encoding)

**5. pulse_stretcher.md - Retriggerable Timing Pattern**
- **Complexity:** Medium
- **Pattern:** Retriggerable one-shot timer (down-counter with load)
- **Use for:** Extending short pulses, timeout generation, watchdog timers
- **Key features:** Retriggerable, configurable duration, time/cycle modes

### Using Reference Specs

**For Human Developers:**
1. Browse `workflow/specs/reference/` to find similar pattern
2. Study the spec structure (all 7 sections complete)
3. Use as template for your new component
4. Follow same detail level and formatting

**For AI Agents:**
When designing a new component:
1. Read matching reference spec for architectural guidance
2. Adapt pattern to new requirements
3. Follow same structure (sections, port order, test levels)
4. Preserve best practices (std_logic_vector states, reset hierarchy, etc.)

**Pattern Matching Guide:**
```
Your component needs:        Use reference spec:
‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ        ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ
Edge/event detection      ‚Üí  edge_detector.md
Clock domain crossing     ‚Üí  synchronizer.md
Periodic signal output    ‚Üí  pwm_generator.md
Button/switch input       ‚Üí  debouncer.md
Pulse timing/extension    ‚Üí  pulse_stretcher.md
Counter-based logic       ‚Üí  pwm_generator.md or pulse_stretcher.md
FSM-based control         ‚Üí  debouncer.md
```

### Quality Standards

All reference specs include:
- ‚úÖ Complete 7-section structure
- ‚úÖ Exact port specifications (names, types, widths)
- ‚úÖ std_logic_vector state encodings (NOT enums)
- ‚úÖ Reset behavior documented
- ‚úÖ P1 tests specified (3-5 tests, <20 line output goal)
- ‚úÖ Concrete test values (not ranges or "TBD")
- ‚úÖ Design rationale and constraints

These are **permanent** reference materials - never deleted, only improved.

---

## CocoTB Progressive Testing Standard

### The Golden Rule

> **"If your P1 test output exceeds 20 lines, you're doing it wrong."**

Default to silence. Escalate consciously. Preserve context religiously.

### Progressive Test Levels

**P1 - BASIC** (Default, LLM-optimized)
- 2-4 essential tests only
- Small test values (cycles=20)
- <20 line output, <100 tokens
- <5 second runtime
- **Environment:** `TEST_LEVEL=P1_BASIC` (default)

**P2 - INTERMEDIATE** (Standard validation)
- 5-10 tests with edge cases
- Realistic test values
- <50 line output
- <30 second runtime
- **Environment:** `TEST_LEVEL=P2_INTERMEDIATE`

**P3 - COMPREHENSIVE** (Full coverage)
- 15-25 tests with stress testing
- Boundary values, corner cases
- <100 line output
- <2 minute runtime
- **Environment:** `TEST_LEVEL=P3_COMPREHENSIVE`

**P4 - EXHAUSTIVE** (Debug mode)
- Unlimited tests, random testing
- Maximum verbosity
- **Environment:** `TEST_LEVEL=P4_EXHAUSTIVE`

### GHDL Output Filter Levels

**AGGRESSIVE** (Default for P1)
- 90-98% output reduction
- Filters: metavalue, null, init, internal, duplicates
- Preserves: errors, failures, PASS/FAIL, assertions

**NORMAL** (Balanced)
- 80-90% output reduction
- Filters: metavalue, null, init, duplicates
- Preserves: errors, failures, first warning occurrences

**MINIMAL** (Light touch)
- 50-70% output reduction
- Filters: duplicate metavalue warnings only

**NONE** (Pass-through)
- 0% filtering
- Use for debugging filter itself

**Environment:** `GHDL_FILTER_LEVEL=aggressive|normal|minimal|none`

---

## CocoTB Progressive Testing Standard

### The Golden Rule

> **"If your P1 test output exceeds 20 lines, you're doing it wrong."**

Default to silence. Escalate consciously. Preserve context religiously.

### Test Structure (Mandatory)

**Directory Organization:**
```
cocotb_tests/
‚îú‚îÄ‚îÄ test_base.py                          # Base class (DO NOT MODIFY)
‚îú‚îÄ‚îÄ components/<module_name>_tests/       # Per-module directory (REQUIRED)
‚îÇ   ‚îú‚îÄ‚îÄ <module_name>_constants.py        # Shared constants (REQUIRED)
‚îÇ   ‚îú‚îÄ‚îÄ P1_<module_name>_basic.py         # Minimal tests (REQUIRED)
‚îÇ   ‚îú‚îÄ‚îÄ P2_<module_name>_intermediate.py  # Standard tests (OPTIONAL)
‚îÇ   ‚îú‚îÄ‚îÄ P3_<module_name>_comprehensive.py # Full tests (OPTIONAL)
‚îÇ   ‚îî‚îÄ‚îÄ P4_<module_name>_exhaustive.py    # Debug tests (OPTIONAL)
‚îî‚îÄ‚îÄ run.py                                 # Test runner (AUTO-OPTIMIZED)
```

### P1 - Basic Tests (Required Template)

```python
import cocotb
from conftest import setup_clock, reset_active_low
from test_base import TestBase
from <module>_tests.<module>_constants import *

class ModuleTests(TestBase):
    def __init__(self, dut):
        super().__init__(dut, MODULE_NAME)

    async def run_p1_basic(self):
        # 3-5 ESSENTIAL tests only
        await self.test("Reset", self.test_reset)
        await self.test("Basic operation", self.test_basic_op)
        await self.test("Enable control", self.test_enable)

@cocotb.test()
async def test_module_p1(dut):
    tester = ModuleTests(dut)
    await tester.run_all_tests()
```

### Constants File (Required)

```python
# <module>_tests/<module>_constants.py
from pathlib import Path

MODULE_NAME = "<module>"
HDL_SOURCES = [Path("../vhdl/<category>/<module>.vhd")]
HDL_TOPLEVEL = "<entity_name>"  # lowercase!

class TestValues:
    P1_MAX_VALUES = [10, 15, 20]      # SMALL for speed
    P2_MAX_VALUES = [100, 255, 1000]  # Realistic
```

### Execution Commands

```bash
# Default (LLM-optimized, P1 only)
uv run python cocotb_tests/run.py <module>

# P2 (comprehensive validation)
TEST_LEVEL=P2_INTERMEDIATE uv run python cocotb_tests/run.py <module>

# With more verbosity
COCOTB_VERBOSITY=NORMAL uv run python cocotb_tests/run.py <module>

# List all tests
uv run python cocotb_tests/run.py --list
```

### Critical Rules

**DO:**
- Start with P1 (get basics working first)
- Use small test values in P1 (10, not 10000)
- Keep P1 under 10 tests
- Inherit from TestBase for verbosity control
- Use conftest utilities (setup_clock, reset_active_low)

**DON'T:**
- Create monolithic tests (use progressive levels)
- Use large values in P1 (keep it fast)
- Print debug info by default (use self.log())
- Modify test_base.py (it's the framework)

---

## Component Naming Convention

### Pattern

- Entities: `forge_<category>_<function>`
- Packages: `forge_<domain>_pkg` or `volo_<domain>_pkg` (legacy)
- Test files: `test_<component>_progressive.py`

### Categories

- `forge_util_*` - Generic utilities (clk_divider, edge_detector, synchronizer)
- `forge_debug_*` - Debug infrastructure (fsm_observer, signal_tap)
- `forge_loader_*` - Memory initialization (bram_loader, config_loader)

### Examples

```
forge_util_clk_divider.vhd           # Programmable clock divider
forge_debug_fsm_observer.vhd         # FSM state observer (future)
forge_loader_bram.vhd                # BRAM initialization (future)
forge_lut_pkg.vhd                    # LUT package
forge_common_pkg.vhd                 # Common types and constants
```

---

## VHDL Coding Standards

### Mandatory Rules

All new forge-vhdl components MUST follow these rules:

**FSM States:** Use `std_logic_vector`, not enums (Verilog compatibility)
**Port Order:** clk, rst_n, clk_en, enable, data, status
**Signal Naming:** Universal prefixes (`ctrl_`, `cfg_`, `stat_`, `dbg_`)
**Reset Hierarchy:** rst_n > clk_en > enable

### Why These Rules?

1. **Verilog Compatibility**: VHDL enums don't translate to Verilog
2. **Synthesis Predictability**: Explicit encoding prevents synthesis surprises
3. **Code Consistency**: Uniform naming enables instant comprehension
4. **Safety**: Reset hierarchy prevents unsafe states

### Documentation

- **Complete Guide:** `docs/VHDL_CODING_STANDARDS.md` (~600 lines)
- **Quick Reference:** `docs/VHDL_QUICK_REF.md` (templates & checklists)

### Example: FSM State Declaration

```vhdl
-- ‚úÖ CORRECT (Verilog-compatible)
constant STATE_IDLE   : std_logic_vector(1 downto 0) := "00";
constant STATE_ARMED  : std_logic_vector(1 downto 0) := "01";
signal state : std_logic_vector(1 downto 0);

-- ‚ùå FORBIDDEN (No Verilog translation)
type state_t is (IDLE, ARMED);  -- DO NOT USE!
signal state : state_t;
```

### Example: Port Order

```vhdl
entity forge_util_example is
    port (
        -- 1. Clock & Reset
        clk    : in std_logic;
        rst_n  : in std_logic;  -- Active-low

        -- 2. Control
        clk_en : in std_logic;
        enable : in std_logic;

        -- 3. Data inputs
        data_in : in std_logic_vector(15 downto 0);

        -- 4. Data outputs
        data_out : out std_logic_vector(15 downto 0);

        -- 5. Status
        busy : out std_logic
    );
end entity;
```

---

## Critical CocoTB Interface Rules

### Rule 1: CocoTB Type Constraints ‚ö†Ô∏è

**CocoTB CANNOT access these types through entity ports:**
- ‚ùå `real`, `boolean`, `time`, `file`, custom records

**CocoTB CAN access:**
- ‚úÖ `signed`, `unsigned`, `std_logic_vector`, `std_logic`

**Error message if violated:**
```
AttributeError: 'HierarchyObject' object has no attribute 'value'
"contains no child object"
```

### Rule 2: Test Wrapper Pattern

When testing packages with `real` or `boolean` types:

**‚ùå WRONG:**
```vhdl
entity wrapper is
    port (
        test_voltage : in real;        -- CocoTB can't access!
        is_valid : out boolean         -- CocoTB can't access!
    );
end entity;
```

**‚úÖ CORRECT:**
```vhdl
entity wrapper is
    port (
        clk : in std_logic;
        test_voltage_digital : in signed(15 downto 0);  -- Scaled
        sel_test : in std_logic;                        -- Function select
        digital_result : out signed(15 downto 0);       -- Scaled output
        is_valid : out std_logic                        -- 0/1, not boolean
    );
end entity;

architecture rtl of wrapper is
    signal voltage_real : real;  -- Internal conversion
begin
    voltage_real <= (real(to_integer(test_voltage_digital)) / 32767.0) * V_MAX;

    process(clk)
    begin
        if rising_edge(clk) then
            if sel_test = '1' then
                digital_result <= to_digital(voltage_real);
                is_valid <= '1' when is_valid_fn(voltage_real) else '0';
            end if;
        end if;
    end process;
end architecture;
```

### Rule 3: Python Signal Access

```python
# std_logic_vector / unsigned
data = int(dut.data.value)

# signed (IMPORTANT: Use .signed_integer)
voltage = int(dut.voltage.value.signed_integer)

# std_logic
enable = int(dut.enable.value)  # Returns 0 or 1
```

**Complete guide:** See `docs/COCOTB_TROUBLESHOOTING.md` Section 0

---

## Component Catalog

### Utilities (forge_util_*)

**forge_util_clk_divider**
- Function: Programmable clock divider
- Generics: MAX_DIV (bit width)
- Ports: clk_in, reset, enable, divisor, clk_out
- Tests: 3 P1, 4 P2
- Use case: Clock generation, FSM timing
- File: `vhdl/utilities/forge_util_clk_divider.vhd`

### Packages

**forge_lut_pkg**
- Function: Look-up table utilities
- Exports: Voltage/index conversion functions, LUT constants
- Tests: 4 P1, 4 P2, 1 P3
- Use case: Voltage discretization, LUT-based calculations
- File: `vhdl/packages/forge_lut_pkg.vhd`

**forge_voltage_3v3_pkg**
- Function: 0-3.3V unipolar voltage domain utilities
- Domain: TTL/digital logic, GPIO, 3.3V probe interfaces
- Tests: 4 P1, 2 P2
- Use case: Digital voltage levels, TTL trigger thresholds
- File: `vhdl/packages/forge_voltage_3v3_pkg.vhd`

**forge_voltage_5v0_pkg**
- Function: 0-5.0V unipolar voltage domain utilities
- Domain: Sensor supply, unipolar analog signals
- Tests: 4 P1, 2 P2
- Use case: 0-5V DAC outputs, sensor power control
- File: `vhdl/packages/forge_voltage_5v0_pkg.vhd`

**forge_voltage_5v_bipolar_pkg**
- Function: ¬±5.0V bipolar voltage domain utilities
- Domain: Moku DAC/ADC, AC signals (default choice for analog work)
- Tests: 4 P1, 2 P2
- Use case: Moku platform interfaces, AC signal generation/measurement
- File: `vhdl/packages/forge_voltage_5v_bipolar_pkg.vhd`

**Design philosophy:** Explicit package selection enforces voltage domain boundaries. Function-based type safety (Verilog-compatible).
**Design details:** See "Voltage Type System (Phase 4)" section below for complete rationale and implementation patterns.

**forge_common_pkg**
- Function: Common constants and types
- Exports: VOLO_READY control scheme, BRAM loader protocol
- Tests: None yet
- File: `vhdl/packages/forge_common_pkg.vhd`

**forge_serialization_types_pkg**
- Function: Core type utilities for register serialization
- Exports: Boolean conversions (`bool_to_sl`, `sl_to_bool`)
- Exports: Register bit type (`std_logic_reg_from_raw`, `std_logic_reg_to_raw`)
- Tests: None yet (identity functions, minimal logic)
- Use case: MCC Control Register communication
- File: `vhdl/packages/forge_serialization_types_pkg.vhd`
- **New in v1.1:** `std_logic_reg` type for semantic correctness (register bits ‚â† boolean logic)

**forge_serialization_voltage_pkg**
- Function: Voltage serialization for control registers
- Exports: Voltage ‚Üî register bit conversion functions
- Available ranges: ¬±0.5V, ¬±5V, ¬±20V, ¬±25V (16-bit/8-bit, signed/unsigned)
- Tests: None yet (identity conversions, minimal logic)
- Use case: MCC Control Register voltage communication
- File: `vhdl/packages/forge_serialization_voltage_pkg.vhd`
- **New in v1.1:** ¬±5V types (`voltage_input_5v_bipolar_s16`, `voltage_output_5v_bipolar_s16`)
- **Critical:** Most common Moku DAC/ADC range (replaces incorrect ¬±0.5V usage)

**forge_serialization_time_pkg**
- Function: Time duration serialization for control registers
- Exports: Time ‚Üî clock cycle conversion functions (clock-frequency aware)
- Available: `ns_to_cycles`, `us_to_cycles`, `ms_to_cycles`, `s_to_cycles`
- Tests: None yet
- Use case: MCC Control Register timing parameters
- File: `vhdl/packages/forge_serialization_time_pkg.vhd`

### Debugging (forge_debug_*)

**forge_hierarchical_encoder** (P1 tests complete ‚úì)
- Function: Encode FSM state + status to oscilloscope channel (NEW STANDARD)
- Architecture: Pure arithmetic (zero LUTs)
- Encoding: 200 digital units/state, status offset, fault sign flip
- Tests: 4 P1 tests pass (reset, progression, offset, fault)
- File: `vhdl/debugging/forge_hierarchical_encoder.vhd`

**fsm_observer** (DEPRECATED - now wrapper around forge_hierarchical_encoder)
- Function: Legacy compatibility wrapper for hierarchical encoder
- Status: DEPRECATED as of 2025-11-07
- Migration: Use forge_hierarchical_encoder directly for new designs
- Note: Output scaling changed from voltage spreading to hierarchical encoding
- File: `vhdl/debugging/fsm_observer.vhd`

### Loaders (forge_loader_*)

**forge_bram_loader** (no tests yet)
- Function: BRAM initialization from external sources
- Use case: LUT loading, configuration data
- File: `vhdl/loader/forge_bram_loader.vhd`

### Python Utilities

**hierarchical_decoder** (Production ready)
- Function: Universal decoder for forge_hierarchical_encoder output
- Location: `tools/decoder/hierarchical_decoder.py`
- Features: State extraction, status decoding, fault detection
- API: `decode_hierarchical_voltage()`, `decode_oscilloscope_voltage()`

---

## Testing Workflow

### Two-Tier Testing Strategy

**forge-vhdl uses a cascading testing approach with two execution tiers:**

---

#### Tier 1: Component Testing (Recommended for VHDL Components)

**Use for:** Testing individual VHDL utilities/packages in isolation
- forge_util_clk_divider
- forge_lut_pkg
- forge_voltage_*_pkg
- forge_hierarchical_encoder
- forge_debug_fsm_observer

**Working Directory:** `libs/forge-vhdl/` (submodule level)

**Command Pattern:**
```bash
# Navigate to forge-vhdl submodule
cd libs/forge-vhdl

# Run P1 tests (default, LLM-optimized)
uv run python cocotb_test/run.py forge_util_clk_divider

# Run P2 tests with more verbosity
TEST_LEVEL=P2_INTERMEDIATE COCOTB_VERBOSITY=NORMAL \
  uv run python cocotb_test/run.py forge_util_clk_divider

# List all available tests
uv run python cocotb_test/run.py --list

# Run all tests
uv run python cocotb_test/run.py --all
```

**Benefits:**
- ‚úÖ Clear intent: Component testing in isolation
- ‚úÖ Simpler command path (no `libs/forge-vhdl/` prefix)
- ‚úÖ Matches development workflow (work in submodule)
- ‚úÖ Portable (can fork forge-vhdl independently)

**Note:** Even though you're in the submodule directory, uv uses the **workspace-level .venv** (at monorepo root). This is by design - uv workspaces share a single virtual environment.

---

#### Tier 2: Integration Testing (For Cross-Workspace Tests)

**Use for:** Testing systems with cross-workspace dependencies
- BPD FSM observer (uses moku-models)
- Custom instruments (uses probe models)
- Code generation workflows (uses forge-codegen)

**Working Directory:** Monorepo root

**Command Pattern:**
```bash
# From monorepo root
uv run python examples/basic-probe-driver/vhdl/cocotb_test/run.py test_bpd_fsm_observer
```

**Benefits:**
- ‚úÖ Access to all workspace members
- ‚úÖ Can test cross-module integration
- ‚úÖ Matches production deployment environment

---

### When to Use Each Tier

**Use Tier 1 (Submodule-Level) When:**
- Testing VHDL component logic in isolation
- No imports from other workspace members (moku-models, riscure-models, etc.)
- Fast iteration cycle desired
- Developing within forge-vhdl

**Use Tier 2 (Monorepo-Level) When:**
- Testing integration between multiple workspace members
- Requires imports from moku-models, riscure-models, or forge-codegen
- Validating deployment configuration
- End-to-end system testing

---

### Adding Tests for New Components

See `docs/PROGRESSIVE_TESTING_GUIDE.md` for step-by-step instructions.

Quick summary:
1. Copy template from `test_forge_util_clk_divider_progressive.py`
2. Create `<component>_tests/` directory with constants + P1/P2 modules
3. Update `cocotb_test/test_configs.py` with component entry
4. Run tests from `libs/forge-vhdl/`: `uv run python cocotb_test/run.py <component>`
5. Ensure <20 line P1 output

---

## Integration with forge/

### forge/ Code Generation
- Uses `basic-app-datatypes` for type system (12 voltage types)
- Generates VHDL shim + main template
- Auto-generates type packages (`basic_app_types_pkg.vhd`)

### forge-vhdl Utilities
- Provides practical utilities for manual VHDL in `*_main.vhd`
- Focus on 3 common voltage ranges (3.3V, 5V, ¬±5V)
- Standalone, works outside forge/ ecosystem

**Separation:**
- forge/ = Comprehensive, auto-generated, YAML-driven
- forge-vhdl = Pragmatic, hand-written, day-to-day

---

## Voltage Type System (Phase 4)

### Design Philosophy

**Problem:** Prevent voltage domain mismatches (e.g., 3.3V TTL signal going to ¬±5V DAC).

**Solution:** Function-based type safety via explicit package selection.

### Three Voltage Domains

**1. forge_voltage_3v3_pkg** - 0-3.3V unipolar
- Use for: TTL, GPIO, digital glitch, 3.3V probe interfaces
- Scale: 0V ‚Üí 0x0000, 3.3V ‚Üí 0x7FFF

**2. forge_voltage_5v0_pkg** - 0-5.0V unipolar
- Use for: Sensor supply, 0-5V DAC outputs
- Scale: 0V ‚Üí 0x0000, 5.0V ‚Üí 0x7FFF

**3. forge_voltage_5v_bipolar_pkg** - ¬±5.0V bipolar
- Use for: Moku DAC/ADC, AC signals, most analog work
- Scale: -5V ‚Üí 0x8000, 0V ‚Üí 0x0000, +5V ‚Üí 0x7FFF

### Usage Pattern (VHDL)

```vhdl
-- Declare domain by package selection
use work.forge_voltage_3v3_pkg.all;

signal trigger_volts : real := 2.5;  -- In 3.3V domain context
signal trigger_digital : signed(15 downto 0);

-- Explicit conversion (auditable)
trigger_digital <= to_digital(trigger_volts);

-- Runtime validation
assert is_valid(trigger_volts)
    report "Trigger voltage out of range" severity error;
```

### Python Mirror

```python
from voltage_types import Voltage_3V3

# Type-safe assignment (range validated)
trigger = Voltage_3V3(2.5)

# Type checker catches domain mismatches
# trigger = Voltage_5V_Bipolar(-3.0)  # mypy error!

# Explicit conversion to digital
trigger_digital = trigger.to_digital()  # int for register write
```

### Design Rationale

- **Verilog compatible:** Uses standard types only (no records/physical types)
- **Explicit domain:** Package name declares voltage range
- **Function-based:** Follows existing `volo_voltage_pkg` pattern
- **80% type safety:** Explicit packages + runtime validation (vs 100% with records)
- **Production-proven:** Based on EZ-EMFI patterns

**Trade-off:** No compile-time type safety (VHDL limitation for Verilog compatibility), but explicit package selection + runtime checks prevent most errors.

### Documentation

- **Design rationale:** Comprehensive design philosophy documented in this section
- **Relationship:** Independent from forge/basic-app-datatypes (different domains)
- **Status:** Design finalized, implementation patterns defined above

### Status

- Design finalized (2025-11-04)
- Implementation: Phase 4 (TBD)
- Will replace legacy `volo_voltage_pkg.vhd`

---

## Token Efficiency Metrics

### Before CocoTB + GHDL Filter

```
Test output: 287 lines
Token consumption: ~4000 tokens
LLM context impact: SEVERE
Cost per test: $0.12 (GPT-4)
```

### After CocoTB + GHDL Filter

```
Test output: 8 lines (P1), 20 lines (P2)
Token consumption: ~50 tokens (P1), ~150 tokens (P2)
LLM context impact: MINIMAL
Cost per test: $0.001 (GPT-4)
```

**Savings:** 98% reduction, 120x cost reduction

---

## Development Workflow

### Adding New Component (Recommended Workflow)

**Step 1: Requirements Gathering (Choose Your Approach)**

**DEFAULT: AI-First Workflow (Students/Beginners - 2-5 minutes)**
1. (Optional) Enable learning mode: `/output-style learning`
2. Ask Claude: "I need a [component description]. Use the AI-First requirements workflow."
3. Review Claude's proposed spec (2-3 critical questions only)
4. Approve or refine defaults
5. Spec generated in `workflow/specs/pending/[component].md`
- **Best for:** Students, beginners, clear requirements, pattern-matched components, fast iteration
- **Output style tip:** Use `/output-style learning` for collaborative, educational experience
- **Reference:** `workflow/AI_FIRST_REQUIREMENTS.md`

**ALTERNATIVE: Engineer Workflow (Detailed Control - 15-30 minutes)**
1. Ask Claude: "I want to create a new VHDL component. Please read workflow/ENGINEER_REQUIREMENTS.md and guide me through the requirements process."
2. Answer 7-phase Q&A session (30 questions)
3. Review generated spec in `workflow/specs/pending/[component].md`
4. Edit/refine if needed
- **Best for:** Engineers, novel architectures, complex systems, learning standards in depth, full control
- **Reference:** `workflow/ENGINEER_REQUIREMENTS.md`

**Step 2: Automated Implementation**
1. Run: "Read workflow/specs/pending/[component].md and execute the complete 4-agent workflow"
2. Agents generate VHDL + tests in `workflow/artifacts/`
3. Review artifacts (VHDL quality, test coverage)

**Step 3: Integration**
1. Move VHDL: `workflow/artifacts/vhdl/` ‚Üí `vhdl/components/[category]/`
2. Move tests: `workflow/artifacts/tests/` ‚Üí `cocotb_tests/components/`
3. Run P1 tests, ensure <20 line output
4. Commit in repository with descriptive message
5. Update `llms.txt` catalog
6. Add component section to this `CLAUDE.md`
7. Move spec to `workflow/specs/completed/` (archive)

### Adding New Component (Manual Workflow)

1. Write VHDL component in appropriate `vhdl/` subdirectory
2. Create CocoTB test using template
3. Run P1 tests, ensure <20 line output
4. Commit in submodule with descriptive message
5. Update `llms.txt` catalog
6. Add component section to this `CLAUDE.md`

### Modifying Existing Component

1. Make VHDL changes
2. Run existing tests (should still pass)
3. Add new tests if behavior changed
4. Commit in submodule

### Git Submodule Protocol

**CRITICAL:** All commits must be made inside `libs/forge-vhdl` submodule!

```bash
cd libs/forge-vhdl
git checkout 20251104-vhdl-forge-dev  # Ensure on feature branch
# make changes
git add .
git commit -m "descriptive message"
git push origin 20251104-vhdl-forge-dev
cd ../..
git add libs/forge-vhdl  # Update parent reference
git commit -m "chore: Update forge-vhdl submodule"
git push origin 20251104-vhdl-forge-dev
```

---

## Common Testing Patterns

### Pattern 1: Simple Entity Test

See `test_forge_util_clk_divider_progressive.py` for complete example.

```python
class ForgeUtilClkDividerTests(TestBase):
    async def run_p1_basic(self):
        await self.test("Reset", self.test_reset)
        await self.test("Divide by 2", self.test_divide_by_2)

    async def test_reset(self):
        await reset_active_low(self.dut)
        assert int(self.dut.clk_out.value) == 0
```

### Pattern 2: Package Test (Needs Wrapper)

See `test_forge_lut_pkg_progressive.py` + `forge_lut_pkg_tb_wrapper.vhd`.

```vhdl
-- Wrapper entity (packages can't be top-level)
entity forge_lut_pkg_tb_wrapper is
end entity;

architecture tb of forge_lut_pkg_tb_wrapper is
    -- Expose package functions/constants as signals
    signal test_constant : std_logic_vector(15 downto 0) := PACKAGE_CONSTANT;
end architecture;
```

---

## Appendix: VHDL Quick Reference

### Port Order Template

```vhdl
entity forge_module_example is
    port (
        -- 1. Clock & Reset
        clk    : in std_logic;
        rst_n  : in std_logic;  -- Active-low

        -- 2. Control
        clk_en : in std_logic;
        enable : in std_logic;

        -- 3. Data inputs
        data_in : in std_logic_vector(15 downto 0);

        -- 4. Data outputs
        data_out : out std_logic_vector(15 downto 0);

        -- 5. Status
        busy  : out std_logic
    );
end entity;
```

### FSM State Declaration

```vhdl
-- ‚úÖ ALWAYS use std_logic_vector (NOT enums!)
constant STATE_IDLE   : std_logic_vector(1 downto 0) := "00";
constant STATE_ARMED  : std_logic_vector(1 downto 0) := "01";
constant STATE_FIRING : std_logic_vector(1 downto 0) := "10";

signal state, next_state : std_logic_vector(1 downto 0);
```

### Signal Naming Prefixes

| Prefix | Purpose | Example |
|--------|---------|---------|
| `ctrl_` | Control signals | `ctrl_enable`, `ctrl_arm` |
| `cfg_` | Configuration | `cfg_threshold`, `cfg_mode` |
| `stat_` | Status outputs | `stat_busy`, `stat_fault` |
| `dbg_` | Debug outputs | `dbg_state_voltage` |
| `_n` | Active-low | `rst_n`, `enable_n` |
| `_next` | Next-state | `state_next` |

### Clocked Process Template

```vhdl
process(clk, rst_n)
begin
    if rst_n = '0' then
        output <= (others => '0');
        state  <= STATE_IDLE;

    elsif rising_edge(clk) then
        if clk_en = '1' then
            if enable = '1' then
                output <= input;
                state  <= next_state;
            end if;
        end if;
    end if;
end process;
```

**Hierarchy:** rst_n > clk_en > enable

---

## Related Documentation

**Documentation Hierarchy:**
- **Tier 1 (Quick Ref):** `llms.txt` - Component catalog, basic usage
- **Tier 2 (Authoritative):** `CLAUDE.md` (this file) - Complete design & testing guide
- **Tier 3 (Specialized):** Load only when needed

### Tier 3: Specialized References

**In `docs/`:**
- `VHDL_CODING_STANDARDS.md` - Complete style guide (600 lines, reference material)
- `COCOTB_TROUBLESHOOTING.md` - Problem‚ÜíSolution debugging guide

**In `scripts/`:**
- `GHDL_FILTER.md` - Filter implementation details (for debugging filter)

**In `workflow/`:**
- `workflow/README.md` - Complete workflow guide (staging area usage)
- `workflow/specs/README.md` - Specification writing guide
- `workflow/specs/pending/README.md` - Using pending specifications
- `REQUIREMENTS_WORKFLOW_SUMMARY.md` - Requirements gathering system overview

**In `.claude/commands/`:**
- `README.md` - Slash commands reference
- `gather-requirements.md` - Interactive requirements gathering prompt

**In parent monorepo:**
- `../../.claude/shared/ARCHITECTURE_OVERVIEW.md` - Hierarchical architecture

---

**Last Updated:** 2025-11-08
**Maintainer:** Moku Instrument Forge Team
**Version:** 2.1.0 (added requirements gathering workflow)
