$comment
	File created using the following command:
		vcd file proj02.msim.vcd -direction
$end
$date
	Sun Dec 03 22:17:37 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module testregisterselector_vhd_vec_tst $end
$var wire 1 ! clear $end
$var wire 1 " data [3] $end
$var wire 1 # data [2] $end
$var wire 1 $ data [1] $end
$var wire 1 % data [0] $end
$var wire 1 & DAV $end
$var wire 1 ' enabler $end
$var wire 1 ( reset $end
$var wire 1 ) sel [2] $end
$var wire 1 * sel [1] $end
$var wire 1 + sel [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var wire 1 / devoe $end
$var wire 1 0 devclrn $end
$var wire 1 1 devpor $end
$var wire 1 2 ww_devoe $end
$var wire 1 3 ww_devclrn $end
$var wire 1 4 ww_devpor $end
$var wire 1 5 ww_enabler $end
$var wire 1 6 ww_DAV $end
$var wire 1 7 ww_reset $end
$var wire 1 8 ww_data [3] $end
$var wire 1 9 ww_data [2] $end
$var wire 1 : ww_data [1] $end
$var wire 1 ; ww_data [0] $end
$var wire 1 < ww_clear $end
$var wire 1 = ww_sel [2] $end
$var wire 1 > ww_sel [1] $end
$var wire 1 ? ww_sel [0] $end
$var wire 1 @ \reset~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 A \reset~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 B \reset~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 C \reset~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 D \DAV~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 E \DAV~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 F \DAV~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 G \DAV~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 H \enabler~output_o\ $end
$var wire 1 I \clear~output_o\ $end
$var wire 1 J \sel[2]~output_o\ $end
$var wire 1 K \sel[1]~output_o\ $end
$var wire 1 L \sel[0]~output_o\ $end
$var wire 1 M \DAV~input_o\ $end
$var wire 1 N \DAV~inputclkctrl_outclk\ $end
$var wire 1 O \data[0]~input_o\ $end
$var wire 1 P \data[3]~input_o\ $end
$var wire 1 Q \data[1]~input_o\ $end
$var wire 1 R \data[2]~input_o\ $end
$var wire 1 S \inst|Equal0~0_combout\ $end
$var wire 1 T \reset~input_o\ $end
$var wire 1 U \inst|enabler~q\ $end
$var wire 1 V \inst|Equal1~0_combout\ $end
$var wire 1 W \inst|clear~feeder_combout\ $end
$var wire 1 X \inst|clear~q\ $end
$var wire 1 Y \inst|state~0_combout\ $end
$var wire 1 Z \inst|state[2]~4_combout\ $end
$var wire 1 [ \reset~inputclkctrl_outclk\ $end
$var wire 1 \ \inst|state~2_combout\ $end
$var wire 1 ] \inst|state~3_combout\ $end
$var wire 1 ^ \inst|state~1_combout\ $end
$var wire 1 _ \inst|state\ [2] $end
$var wire 1 ` \inst|state\ [1] $end
$var wire 1 a \inst|state\ [0] $end
$var wire 1 b \ALT_INV_reset~inputclkctrl_outclk\ $end
$var wire 1 c \ALT_INV_reset~input_o\ $end
$var wire 1 d \inst|ALT_INV_state\ [2] $end
$var wire 1 e \inst|ALT_INV_state\ [1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0&
0'
0(
0,
1-
x.
1/
10
11
12
13
14
05
06
07
0<
0H
0I
1J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
1]
0^
1b
1c
0"
0#
0$
0%
08
09
0:
0;
1=
1>
0?
0_
0`
0a
1d
1e
1D
1E
1F
0G
1@
1A
1B
0C
1)
1*
0+
$end
#100000
1%
1;
1O
#200000
0%
1$
1&
0;
1:
16
1M
1Q
0O
1G
1N
1a
1`
0e
1\
1^
0]
1L
0K
1?
0>
1+
0*
#300000
1%
1;
1O
#400000
0%
0$
0&
1#
0;
0:
19
06
0M
1R
0Q
0O
0G
0N
#500000
1%
1;
1O
#600000
0%
1$
1&
0;
1:
16
1M
1Q
0O
1G
1N
0`
1_
0d
1e
0^
1K
0J
1>
0=
1*
0)
#700000
1%
1;
1O
#800000
0%
0$
0&
0#
1"
0;
0:
09
18
06
0M
1P
0R
0Q
0O
0G
0N
#900000
1%
1;
1O
#1000000
