# UART-Verilog
This project implements a Verilog-based *UART (Universal Asynchronous Receiver Transmitter)* for serial communication. It supports asynchronous data transmission and reception using standard UART protocol. A testbench is included to simulate and verify the design.

# ğŸ“¡ UART Controller in Verilog

A *UART* (Universal Asynchronous Receiver Transmitter) is a widely used serial communication protocol that enables asynchronous data transfer between devices without requiring a shared clock.  
This project demonstrates the complete implementation of a *UART Transmitter (TX)* and *UART Receiver (RX)* using Verilog HDL.

---

## ğŸ“Œ Description

The UART operates based on asynchronous serial communication principles:

- Data transmission begins with a **start bit**, followed by **data bits**, and ends with a **stop bit**.  
- Transmission and reception are controlled by a predefined baud rate.  
- The design is modular and consists of:
  - *UART Transmitter (TX)* â†’ Converts parallel data into serial format.  
  - *UART Receiver (RX)* â†’ Converts serial data back into parallel format.  
  - *Top Module* â†’ Integrates TX and RX for easy interfacing.

---

## ğŸ§  Features

- Asynchronous serial communication protocol  
- Separate **TX** and **RX** modules  
- Top-level UART integration  
- FSM-based transmitter and receiver logic  
- Testbench included for functional verification  
- Fully synthesizable Verilog HDL design  

---

## ğŸ“ Project Structure
```
UART-Verilog/
â”œâ”€â”€ rtl/
â”‚ â”œâ”€â”€ uart_top.v # Top-level UART module
â”‚ â”œâ”€â”€ uart_tx.v # UART transmitter
â”‚ â””â”€â”€ uart_rx.v # UART receiver
â”‚
â”œâ”€â”€ tb/
â”‚ â””â”€â”€ uart_tb.v # UART testbench
â”‚
â”œâ”€â”€ images/
â”‚ â”œâ”€â”€ schematic.png # RTL schematic
â”‚ â””â”€â”€ simulation.png # Simulation waveform
â”‚
â”œâ”€â”€ README.md # Project documentation
â””â”€â”€ .gitignore
```

---

## ğŸ“¦ Module Overview

### ğŸ”§ uart_tx.v

Implements the UART transmitter functionality.

- *Inputs*  
  - clk â†’ System clock  
  - rst â†’ Reset signal  
  - tx_start â†’ Start transmission  
  - tx_data [7:0] â†’ Parallel input data  

- *Outputs*  
  - tx â†’ Serial data output  
  - tx_busy â†’ Indicates transmission in progress  

---

### ğŸ”§ uart_rx.v

Implements the UART receiver functionality.

- *Inputs*  
  - clk â†’ System clock  
  - rst â†’ Reset signal  
  - rx â†’ Serial data input  

- *Outputs*  
  - rx_data [7:0] â†’ Received parallel data  
  - rx_done â†’ Indicates successful reception  

---

### ğŸ”§ uart_top.v

Top-level module integrating UART TX and RX.

- Instantiates transmitter and receiver modules  
- Manages data flow between TX and RX  
- Simplifies external interfacing  

---

### ğŸ“ uart_tb.v

The testbench validates the UART design by:

- Generating clock and reset signals  
- Initiating data transmission  
- Observing serial output behavior  
- Verifying correct UART operation through simulation  

---

## â–¶ Simulation

### ğŸ“· Simulation Waveform
The simulation waveform verifies:
- Start bit, data bits, and stop bit generation  
- Correct serial transmission timing  
- Proper UART behavior  

<img width="1485" height="648" alt="simulation" src="https://github.com/user-attachments/assets/821a90ff-5961-42eb-904f-4a361b341d40" />


---

### ğŸ“· RTL Schematic
The RTL schematic shows:
- UART TX and RX blocks  
- Control logic and data paths  
- Top-level module integration  

<img width="1226" height="616" alt="schematic" src="https://github.com/user-attachments/assets/5c6d929a-b2e6-48f3-94f3-b587157aac7f" />


---

## ğŸ’» Requirements

- *Xilinx Vivado / ModelSim / Any Verilog simulator*  
- Basic understanding of UART protocol  
- Knowledge of digital design and FSM concepts  

---

## ğŸ“ License  

This project is licensed under the **MIT License**.  

---

## ğŸ‘©â€ğŸ’» Author  

**Isha Rani**  

---
