Analysis & Synthesis report for Follower
Tue Apr 25 10:01:03 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Apr 25 10:01:02 2017           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; Follower                                    ;
; Top-level Entity Name              ; Follower                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; Follower           ; Follower           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Apr 25 10:00:11 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file follower.v
    Info (12023): Found entity 1: Follower File: I:/ece551/exercise_12/follower.v Line: 1
Warning (12019): Can't analyze file -- file cmd_cntrl.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file dig_core.sv
    Info (12023): Found entity 1: dig_core File: I:/ece551/exercise_12/dig_core.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rcv.sv
    Info (12023): Found entity 1: uart_rcv File: I:/ece551/exercise_12/UART_rcv.sv Line: 1
Warning (12019): Can't analyze file -- file SPI_mstr16.sv is missing
Warning (12019): Can't analyze file -- file pwm8.sv is missing
Warning (12019): Can't analyze file -- file pwm.sv is missing
Warning (12019): Can't analyze file -- file motor_cntrl.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file motion_cntrl.sv
    Info (12023): Found entity 1: motion_cntrl File: I:/ece551/exercise_12/motion_cntrl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file barcode.sv
    Info (12023): Found entity 1: barcode File: I:/ece551/exercise_12/barcode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: I:/ece551/exercise_12/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file a2d_intf.sv
    Info (12023): Found entity 1: A2D_intf File: I:/ece551/exercise_12/A2D_intf.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at follower.v(55): created implicit net for "go" File: I:/ece551/exercise_12/follower.v Line: 55
Info (12127): Elaborating entity "Follower" for the top level hierarchy
Info (12128): Elaborating entity "dig_core" for hierarchy "dig_core:iCORE" File: I:/ece551/exercise_12/follower.v Line: 56
Warning (12125): Using design file cmd_cntrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cmd_cntrl File: I:/ece551/exercise_12/cmd_cntrl.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at cmd_cntrl.v(86): created implicit net for "en" File: I:/ece551/exercise_12/cmd_cntrl.v Line: 86
Info (12128): Elaborating entity "cmd_cntrl" for hierarchy "dig_core:iCORE|cmd_cntrl:iCMD" File: I:/ece551/exercise_12/dig_core.sv Line: 33
Warning (12125): Using design file pwm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pwm File: I:/ece551/exercise_12/pwm.v Line: 1
Info (12128): Elaborating entity "pwm" for hierarchy "dig_core:iCORE|cmd_cntrl:iCMD|pwm:PWM" File: I:/ece551/exercise_12/cmd_cntrl.v Line: 20
Warning (10230): Verilog HDL assignment warning at pwm.v(26): truncated value with size 32 to match size of target (10) File: I:/ece551/exercise_12/pwm.v Line: 26
Info (12128): Elaborating entity "motion_cntrl" for hierarchy "dig_core:iCORE|motion_cntrl:iMTN" File: I:/ece551/exercise_12/dig_core.sv Line: 40
Warning (10858): Verilog HDL warning at motion_cntrl.sv(38): object clr_Accum used but never assigned File: I:/ece551/exercise_12/motion_cntrl.sv Line: 38
Warning (10230): Verilog HDL assignment warning at motion_cntrl.sv(95): truncated value with size 16 to match size of target (12) File: I:/ece551/exercise_12/motion_cntrl.sv Line: 95
Warning (10230): Verilog HDL assignment warning at motion_cntrl.sv(113): truncated value with size 16 to match size of target (12) File: I:/ece551/exercise_12/motion_cntrl.sv Line: 113
Warning (10230): Verilog HDL assignment warning at motion_cntrl.sv(131): truncated value with size 16 to match size of target (12) File: I:/ece551/exercise_12/motion_cntrl.sv Line: 131
Warning (10230): Verilog HDL assignment warning at motion_cntrl.sv(142): truncated value with size 16 to match size of target (12) File: I:/ece551/exercise_12/motion_cntrl.sv Line: 142
Warning (10230): Verilog HDL assignment warning at motion_cntrl.sv(153): truncated value with size 16 to match size of target (12) File: I:/ece551/exercise_12/motion_cntrl.sv Line: 153
Warning (10270): Verilog HDL Case Statement warning at motion_cntrl.sv(161): incomplete case statement has no default case item File: I:/ece551/exercise_12/motion_cntrl.sv Line: 161
Warning (10270): Verilog HDL Case Statement warning at motion_cntrl.sv(355): incomplete case statement has no default case item File: I:/ece551/exercise_12/motion_cntrl.sv Line: 355
Warning (10270): Verilog HDL Case Statement warning at motion_cntrl.sv(367): incomplete case statement has no default case item File: I:/ece551/exercise_12/motion_cntrl.sv Line: 367
Warning (10270): Verilog HDL Case Statement warning at motion_cntrl.sv(385): incomplete case statement has no default case item File: I:/ece551/exercise_12/motion_cntrl.sv Line: 385
Warning (10270): Verilog HDL Case Statement warning at motion_cntrl.sv(404): incomplete case statement has no default case item File: I:/ece551/exercise_12/motion_cntrl.sv Line: 404
Warning (10270): Verilog HDL Case Statement warning at motion_cntrl.sv(419): incomplete case statement has no default case item File: I:/ece551/exercise_12/motion_cntrl.sv Line: 419
Warning (10270): Verilog HDL Case Statement warning at motion_cntrl.sv(436): incomplete case statement has no default case item File: I:/ece551/exercise_12/motion_cntrl.sv Line: 436
Warning (10230): Verilog HDL assignment warning at motion_cntrl.sv(496): truncated value with size 9 to match size of target (8) File: I:/ece551/exercise_12/motion_cntrl.sv Line: 496
Warning (10030): Net "clr_Accum" at motion_cntrl.sv(38) has no driver or initial value, using a default initial value '0' File: I:/ece551/exercise_12/motion_cntrl.sv Line: 38
Info (12128): Elaborating entity "alu" for hierarchy "dig_core:iCORE|motion_cntrl:iMTN|alu:ALU" File: I:/ece551/exercise_12/motion_cntrl.sv Line: 24
Warning (12125): Using design file pwm8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pwm8 File: I:/ece551/exercise_12/pwm8.v Line: 1
Info (12128): Elaborating entity "pwm8" for hierarchy "dig_core:iCORE|motion_cntrl:iMTN|pwm8:PWM" File: I:/ece551/exercise_12/motion_cntrl.sv Line: 28
Warning (10230): Verilog HDL assignment warning at pwm8.v(26): truncated value with size 32 to match size of target (8) File: I:/ece551/exercise_12/pwm8.v Line: 26
Info (12128): Elaborating entity "uart_rcv" for hierarchy "uart_rcv:iCMD" File: I:/ece551/exercise_12/follower.v Line: 62
Warning (12125): Using design file motor_cntrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: motor_cntrl File: I:/ece551/exercise_12/motor_cntrl.v Line: 1
Info (12128): Elaborating entity "motor_cntrl" for hierarchy "motor_cntrl:iMTR" File: I:/ece551/exercise_12/follower.v Line: 68
Info (12128): Elaborating entity "barcode" for hierarchy "barcode:iBC" File: I:/ece551/exercise_12/follower.v Line: 74
Warning (10230): Verilog HDL assignment warning at barcode.sv(59): truncated value with size 32 to match size of target (23) File: I:/ece551/exercise_12/barcode.sv Line: 59
Warning (10230): Verilog HDL assignment warning at barcode.sv(97): truncated value with size 23 to match size of target (22) File: I:/ece551/exercise_12/barcode.sv Line: 97
Info (12128): Elaborating entity "A2D_intf" for hierarchy "A2D_intf:iA2D" File: I:/ece551/exercise_12/follower.v Line: 80
Warning (12125): Using design file spi_mstr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SPI_mstr File: I:/ece551/exercise_12/spi_mstr.sv Line: 1
Info (12128): Elaborating entity "SPI_mstr" for hierarchy "A2D_intf:iA2D|SPI_mstr:iSPI" File: I:/ece551/exercise_12/A2D_intf.sv Line: 23
Error (10200): Verilog HDL Conditional Statement error at spi_mstr.sv(84): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct File: I:/ece551/exercise_12/spi_mstr.sv Line: 84
Warning (10240): Verilog HDL Always Construct warning at spi_mstr.sv(83): inferring latch(es) for variable "shift_reg", which holds its previous value in one or more paths through the always construct File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[0]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[1]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[2]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[3]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[4]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[5]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[6]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[7]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[8]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[9]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[10]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[11]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[12]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[13]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[14]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Info (10041): Inferred latch for "shift_reg[15]" at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[15]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10029): Constant driver at spi_mstr.sv(83) File: I:/ece551/exercise_12/spi_mstr.sv Line: 83
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[14]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[13]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[12]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[11]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[10]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[9]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[8]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[7]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[6]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[5]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[4]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[3]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[2]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[1]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10028): Can't resolve multiple constant drivers for net "shift_reg[0]" at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (10028): Can't resolve multiple constant drivers for net "index_cntr[4]" at spi_mstr.sv(76) File: I:/ece551/exercise_12/spi_mstr.sv Line: 76
Error (10029): Constant driver at spi_mstr.sv(27) File: I:/ece551/exercise_12/spi_mstr.sv Line: 27
Error (12152): Can't elaborate user hierarchy "A2D_intf:iA2D|SPI_mstr:iSPI" File: I:/ece551/exercise_12/A2D_intf.sv Line: 23
Info (144001): Generated suppressed messages file I:/ece551/exercise_12/Follower.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 33 warnings
    Error: Peak virtual memory: 836 megabytes
    Error: Processing ended: Tue Apr 25 10:01:03 2017
    Error: Elapsed time: 00:00:52
    Error: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/ece551/exercise_12/Follower.map.smsg.


