{"vcs1":{"timestamp_begin":1681693824.180300803, "rt":0.80, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681693825.018338668, "rt":1.35, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681693826.391899085, "rt":0.73, "ut":0.07, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681693823.887546577}
{"VCS_COMP_START_TIME": 1681693823.887546577}
{"VCS_COMP_END_TIME": 1681693827.712292985}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340628}}
{"stitch_vcselab": {"peak_mem": 238988}}
