// Seed: 4202791636
module module_0 (
    input  wand id_0,
    output tri  id_1,
    input  tri1 id_2
);
  supply1 id_4 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 #(
    parameter id_2 = 32'd64
) (
    input  tri  id_0,
    output tri0 id_1,
    input  tri0 _id_2
);
  logic   id_4;
  integer id_5 = -1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
  logic [id_2 : 1] id_6;
  not primCall (id_1, id_4);
endmodule
module module_2 ();
endmodule
module module_3 (
    input tri1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output tri0 id_4,
    output wire id_5,
    input uwire id_6,
    input supply1 id_7,
    input wor id_8,
    input supply1 id_9
);
  wire id_11;
  module_2 modCall_1 ();
endmodule
