
                         Lattice Mapping Report File

Design:  aes
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Tue Oct 28 11:39:41 2025

Design Information
------------------

Command line:   map -pdc C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab
     07_fpga/lab7_ek/pins.pdc -i lab7_ek_impl_1_syn.udb -o
     lab7_ek_impl_1_map.udb -mp lab7_ek_impl_1.mrp -hierrpt -gui -msgset C:/User
     s/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/promote.xml

Design Summary
--------------

   Number of slice registers: 790 out of  5280 (15%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           1741 out of  5280 (33%)
      Number of logic LUT4s:             1340
      Number of inserted feedthru LUT4s: 400
      Number of replicated LUT4s:          1
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   5 out of 39 (13%)
      Number of IO sites used for general PIO: 5
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 5 out of 36 (14%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 5 out of 39 (13%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             20 out of 30 (67%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net sck_c: 385 loads, 383 rising, 2 falling (Driver: Port sck)
      Net clk: 426 loads, 426 rising, 0 falling (Driver: Pin
     hf_osc.osc_inst/CLKHF)
   Number of Clock Enables:  4
      Net VCC_net: 61 loads, 0 SLICEs
      Net done_c_N_959: 128 loads, 128 SLICEs
      Net core.n3572: 128 loads, 128 SLICEs
      Net core.n3621: 16 loads, 16 SLICEs
   Number of LSRs:  3
      Net core.state_adj_1418[1]: 1 loads, 1 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net core.state[3]: 3 loads, 3 SLICEs
      Net core.n5: 16 loads, 16 SLICEs
   Top 10 highest fanout non-clock nets:
      Net core.state[1]: 267 loads
      Net core.state[2]: 267 loads
      Net core.state_adj_1418[0]: 163 loads
      Net core.state_adj_1418[1]: 163 loads
      Net core.state[3]: 138 loads
      Net done_c_N_959: 132 loads
      Net core.current_key_127__N_385[0]: 131 loads
      Net core.n3572: 128 loads
      Net spi.wasdone: 128 loads
      Net core.n5: 114 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| load                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdi                 | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sck                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdo                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block spi/i10_1_lut was optimized away.
Block hf_osc.vlo_inst was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc.osc_inst
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net

                                    Page 2





OSC Summary (cont)
------------------
  OSC Output:                          NODE     clk
  DIV Setting:                                  01

ASIC Components
---------------

Instance Name: spi/key_i0
         Type: IOLOGIC
Instance Name: core/sb/sb[9]/cypher_mid_72__I_0_2
         Type: EBR
Instance Name: core/sb/sb[8]/cypher_mid_64__I_0_2
         Type: EBR
Instance Name: core/sb/sb[7]/cypher_mid_56__I_0_2
         Type: EBR
Instance Name: core/sb/sb[6]/cypher_mid_48__I_0_2
         Type: EBR
Instance Name: core/sb/sb[5]/cypher_mid_40__I_0_2
         Type: EBR
Instance Name: core/sb/sb[4]/cypher_mid_32__I_0_2
         Type: EBR
Instance Name: core/sb/sb[3]/cypher_mid_24__I_0_2
         Type: EBR
Instance Name: core/sb/sb[2]/cypher_mid_16__I_0_2
         Type: EBR
Instance Name: core/sb/sb[1]/cypher_mid_8__I_0_2
         Type: EBR
Instance Name: core/sb/sb[15]/cypher_mid_120__I_0_2
         Type: EBR
Instance Name: core/sb/sb[14]/cypher_mid_112__I_0_2
         Type: EBR
Instance Name: core/sb/sb[13]/cypher_mid_104__I_0_2
         Type: EBR
Instance Name: core/sb/sb[12]/cypher_mid_96__I_0_2
         Type: EBR
Instance Name: core/sb/sb[11]/cypher_mid_88__I_0_2
         Type: EBR
Instance Name: core/sb/sb[10]/cypher_mid_80__I_0_2
         Type: EBR
Instance Name: core/sb/sb[0]/cypher_mid_0__I_0_2
         Type: EBR
Instance Name: core/ke/sb[3]/prev_key_16__I_0
         Type: EBR
Instance Name: core/ke/sb[2]/prev_key_8__I_0
         Type: EBR
Instance Name: core/ke/sb[1]/prev_key_0__I_0
         Type: EBR
Instance Name: core/ke/sb[0]/prev_key_24__I_0
         Type: EBR
Instance Name: hf_osc.osc_inst
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 6
   Total number of constraints dropped: 0


                                    Page 3





Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 94 MB
Checksum -- map: e5423c14137e7c7e685014f324380ac4bce984b2





















































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
