[2025-09-17 00:08:13] START suite=qualcomm_srv trace=srv301_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv301_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2604969 heartbeat IPC: 3.839 cumulative IPC: 3.839 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5049977 heartbeat IPC: 4.09 cumulative IPC: 3.96 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5049977 cumulative IPC: 3.96 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5049977 cumulative IPC: 3.96 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14161850 heartbeat IPC: 1.097 cumulative IPC: 1.097 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 23283580 heartbeat IPC: 1.096 cumulative IPC: 1.097 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 32499532 heartbeat IPC: 1.085 cumulative IPC: 1.093 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 41639551 heartbeat IPC: 1.094 cumulative IPC: 1.093 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 50749294 heartbeat IPC: 1.098 cumulative IPC: 1.094 (Simulation time: 00 hr 07 min 20 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 59864899 heartbeat IPC: 1.097 cumulative IPC: 1.095 (Simulation time: 00 hr 08 min 33 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 68870175 heartbeat IPC: 1.11 cumulative IPC: 1.097 (Simulation time: 00 hr 09 min 40 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 74979864 heartbeat IPC: 1.637 cumulative IPC: 1.144 (Simulation time: 00 hr 10 min 33 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv301_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000010 cycles: 84076277 heartbeat IPC: 1.099 cumulative IPC: 1.139 (Simulation time: 00 hr 11 min 44 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 88193383 cumulative IPC: 1.134 (Simulation time: 00 hr 12 min 57 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 88193383 cumulative IPC: 1.134 (Simulation time: 00 hr 12 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv301_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.134 instructions: 100000002 cycles: 88193383
CPU 0 Branch Prediction Accuracy: 91.33% MPKI: 15.39 Average ROB Occupancy at Mispredict: 27.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.352
BRANCH_INDIRECT: 0.3846
BRANCH_CONDITIONAL: 12.67
BRANCH_DIRECT_CALL: 0.8571
BRANCH_INDIRECT_CALL: 0.5488
BRANCH_RETURN: 0.576


====Backend Stall Breakdown====
ROB_STALL: 41584
LQ_STALL: 0
SQ_STALL: 457849


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 124.958336
REPLAY_LOAD: 66.97143
NON_REPLAY_LOAD: 12.5314665

== Total ==
ADDR_TRANS: 2999
REPLAY_LOAD: 2344
NON_REPLAY_LOAD: 36241

== Counts ==
ADDR_TRANS: 24
REPLAY_LOAD: 35
NON_REPLAY_LOAD: 2892

cpu0->cpu0_STLB TOTAL        ACCESS:    1780298 HIT:    1775865 MISS:       4433 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1780298 HIT:    1775865 MISS:       4433 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 203.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7763343 HIT:    6713573 MISS:    1049770 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6310001 HIT:    5419639 MISS:     890362 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     516945 HIT:     379688 MISS:     137257 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     928362 HIT:     913225 MISS:      15137 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8035 HIT:       1021 MISS:       7014 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.91 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14769051 HIT:    8246453 MISS:    6522598 MSHR_MERGE:    1547772
cpu0->cpu0_L1I LOAD         ACCESS:   14769051 HIT:    8246453 MISS:    6522598 MSHR_MERGE:    1547772
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.26 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30375588 HIT:   27134194 MISS:    3241394 MSHR_MERGE:    1381239
cpu0->cpu0_L1D LOAD         ACCESS:   17045530 HIT:   15358605 MISS:    1686925 MSHR_MERGE:     351757
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13320988 HIT:   11774650 MISS:    1546338 MSHR_MERGE:    1029386
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9070 HIT:        939 MISS:       8131 MSHR_MERGE:         96
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.59 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12224094 HIT:   10433625 MISS:    1790469 MSHR_MERGE:     900282
cpu0->cpu0_ITLB LOAD         ACCESS:   12224094 HIT:   10433625 MISS:    1790469 MSHR_MERGE:     900282
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.114 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28779271 HIT:   27581632 MISS:    1197639 MSHR_MERGE:     307528
cpu0->cpu0_DTLB LOAD         ACCESS:   28779271 HIT:   27581632 MISS:    1197639 MSHR_MERGE:     307528
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.904 cycles
cpu0->LLC TOTAL        ACCESS:    1247959 HIT:    1204092 MISS:      43867 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     890362 HIT:     872850 MISS:      17512 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     137256 HIT:     114825 MISS:      22431 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     213327 HIT:     213129 MISS:        198 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7014 HIT:       3288 MISS:       3726 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2477
  ROW_BUFFER_MISS:      41190
  AVG DBUS CONGESTED CYCLE: 3.581
Channel 0 WQ ROW_BUFFER_HIT:        793
  ROW_BUFFER_MISS:      15801
  FULL:          0
Channel 0 REFRESHES ISSUED:       7350

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       539607       401927        73944         2431
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          220          318          249
  STLB miss resolved @ L2C                0          109          175          294           84
  STLB miss resolved @ LLC                0          129          292         1503          592
  STLB miss resolved @ MEM                0            3          300         2163         2012

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             154680        48404      1171531       141911          278
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          222           82           33
  STLB miss resolved @ L2C                0          142          446           99           10
  STLB miss resolved @ LLC                0           93          549          460           59
  STLB miss resolved @ MEM                0            1           63          191          129
[2025-09-17 00:21:10] END   suite=qualcomm_srv trace=srv301_ap (rc=0)
