

================================================================
== Vitis HLS Report for 'gemm_stage_0_Pipeline_l_S_k_0_k'
================================================================
* Date:           Sat Jan 10 19:38:11 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.624 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k  |     4096|     4096|        64|         64|          1|    64|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      863|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    10|      610|      612|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1296|    -|
|Register             |        -|     -|     2287|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    10|     2897|     2771|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U15  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U16  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U17   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U18   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  10|  610|  612|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_1527_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln31_fu_1537_p2    |         +|   0|  0|  19|          12|          12|
    |icmp_ln30_fu_1521_p2   |      icmp|   0|  0|  11|           7|           8|
    |or_ln36_10_fu_1707_p2  |        or|   0|  0|  13|          13|           4|
    |or_ln36_11_fu_1721_p2  |        or|   0|  0|  13|          13|           4|
    |or_ln36_12_fu_1735_p2  |        or|   0|  0|  13|          13|           4|
    |or_ln36_13_fu_1749_p2  |        or|   0|  0|  13|          13|           4|
    |or_ln36_14_fu_1763_p2  |        or|   0|  0|  13|          13|           4|
    |or_ln36_15_fu_1777_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_16_fu_1791_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_17_fu_1805_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_18_fu_1819_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_19_fu_1833_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_1_fu_1581_p2   |        or|   0|  0|  13|          13|           2|
    |or_ln36_20_fu_1847_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_21_fu_1861_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_22_fu_1875_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_23_fu_1889_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_24_fu_1903_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_25_fu_1917_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_26_fu_1931_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_27_fu_1945_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_28_fu_1959_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_29_fu_1973_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_2_fu_1595_p2   |        or|   0|  0|  13|          13|           2|
    |or_ln36_30_fu_1987_p2  |        or|   0|  0|  13|          13|           5|
    |or_ln36_31_fu_2001_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_32_fu_2015_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_33_fu_2029_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_34_fu_2043_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_35_fu_2057_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_36_fu_2071_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_37_fu_2085_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_38_fu_2099_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_39_fu_2113_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_3_fu_1609_p2   |        or|   0|  0|  13|          13|           3|
    |or_ln36_40_fu_2127_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_41_fu_2141_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_42_fu_2155_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_43_fu_2169_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_44_fu_2183_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_45_fu_2197_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_46_fu_2211_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_47_fu_2225_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_48_fu_2239_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_49_fu_2253_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_4_fu_1623_p2   |        or|   0|  0|  13|          13|           3|
    |or_ln36_50_fu_2267_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_51_fu_2281_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_52_fu_2295_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_53_fu_2309_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_54_fu_2323_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_55_fu_2337_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_56_fu_2351_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_57_fu_2365_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_58_fu_2379_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_59_fu_2393_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_5_fu_1637_p2   |        or|   0|  0|  13|          13|           3|
    |or_ln36_60_fu_2407_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_61_fu_2421_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_62_fu_2435_p2  |        or|   0|  0|  13|          13|           6|
    |or_ln36_6_fu_1651_p2   |        or|   0|  0|  13|          13|           3|
    |or_ln36_7_fu_1665_p2   |        or|   0|  0|  13|          13|           4|
    |or_ln36_8_fu_1679_p2   |        or|   0|  0|  13|          13|           4|
    |or_ln36_9_fu_1693_p2   |        or|   0|  0|  13|          13|           4|
    |or_ln36_fu_1561_p2     |        or|   0|  0|  13|          13|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 863|         845|         342|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  279|         65|    1|         65|
    |ap_done_int           |    9|          2|    1|          2|
    |ap_sig_allocacmp_k_1  |    9|          2|    7|         14|
    |c_row_address0        |  154|         34|    6|        204|
    |c_row_address1        |  154|         34|    6|        204|
    |c_row_d0              |  131|         28|   32|        896|
    |c_row_d1              |  131|         28|   32|        896|
    |grp_fu_1363_p0        |   26|          5|   32|        160|
    |grp_fu_1363_p1        |   20|          4|   32|        128|
    |grp_fu_1367_p0        |   26|          5|   32|        160|
    |grp_fu_1367_p1        |   20|          4|   32|        128|
    |grp_fu_1371_p0        |   14|          3|   32|         96|
    |grp_fu_1377_p0        |   14|          3|   32|         96|
    |k_fu_296              |    9|          2|    7|         14|
    |v1_address0           |  150|         33|   12|        396|
    |v1_address1           |  150|         33|   12|        396|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 | 1296|        285|  308|       3855|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |  64|   0|   64|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |k_fu_296         |   7|   0|    7|          0|
    |reg_1388         |  32|   0|   32|          0|
    |reg_1398         |  32|   0|   32|          0|
    |reg_1403         |  32|   0|   32|          0|
    |reg_1408         |  32|   0|   32|          0|
    |reg_1413         |  32|   0|   32|          0|
    |reg_1418         |  32|   0|   32|          0|
    |reg_1423         |  32|   0|   32|          0|
    |reg_1428         |  32|   0|   32|          0|
    |reg_1433         |  32|   0|   32|          0|
    |reg_1438         |  32|   0|   32|          0|
    |reg_1443         |  32|   0|   32|          0|
    |reg_1448         |  32|   0|   32|          0|
    |reg_1453         |  32|   0|   32|          0|
    |reg_1458         |  32|   0|   32|          0|
    |reg_1463         |  32|   0|   32|          0|
    |reg_1468         |  32|   0|   32|          0|
    |reg_1473         |  32|   0|   32|          0|
    |reg_1478         |  32|   0|   32|          0|
    |reg_1483         |  32|   0|   32|          0|
    |reg_1488         |  32|   0|   32|          0|
    |reg_1493         |  32|   0|   32|          0|
    |reg_1498         |  32|   0|   32|          0|
    |reg_1503         |  32|   0|   32|          0|
    |reg_1508         |  32|   0|   32|          0|
    |tmp_s_reg_2784   |   7|   0|   13|          6|
    |v14_10_reg_2971  |  32|   0|   32|          0|
    |v14_11_reg_2986  |  32|   0|   32|          0|
    |v14_12_reg_2991  |  32|   0|   32|          0|
    |v14_13_reg_3006  |  32|   0|   32|          0|
    |v14_14_reg_3011  |  32|   0|   32|          0|
    |v14_15_reg_3026  |  32|   0|   32|          0|
    |v14_16_reg_3031  |  32|   0|   32|          0|
    |v14_17_reg_3046  |  32|   0|   32|          0|
    |v14_18_reg_3051  |  32|   0|   32|          0|
    |v14_19_reg_3066  |  32|   0|   32|          0|
    |v14_20_reg_3071  |  32|   0|   32|          0|
    |v14_21_reg_3086  |  32|   0|   32|          0|
    |v14_22_reg_3091  |  32|   0|   32|          0|
    |v14_23_reg_3106  |  32|   0|   32|          0|
    |v14_24_reg_3111  |  32|   0|   32|          0|
    |v14_25_reg_3126  |  32|   0|   32|          0|
    |v14_26_reg_3131  |  32|   0|   32|          0|
    |v14_27_reg_3146  |  32|   0|   32|          0|
    |v14_28_reg_3151  |  32|   0|   32|          0|
    |v14_29_reg_3166  |  32|   0|   32|          0|
    |v14_30_reg_3171  |  32|   0|   32|          0|
    |v14_31_reg_3186  |  32|   0|   32|          0|
    |v14_32_reg_3191  |  32|   0|   32|          0|
    |v14_33_reg_3206  |  32|   0|   32|          0|
    |v14_34_reg_3211  |  32|   0|   32|          0|
    |v14_35_reg_3226  |  32|   0|   32|          0|
    |v14_36_reg_3231  |  32|   0|   32|          0|
    |v14_37_reg_3246  |  32|   0|   32|          0|
    |v14_38_reg_3251  |  32|   0|   32|          0|
    |v14_39_reg_3266  |  32|   0|   32|          0|
    |v14_40_reg_3271  |  32|   0|   32|          0|
    |v14_41_reg_3286  |  32|   0|   32|          0|
    |v14_42_reg_3291  |  32|   0|   32|          0|
    |v14_43_reg_3306  |  32|   0|   32|          0|
    |v14_44_reg_3311  |  32|   0|   32|          0|
    |v14_45_reg_3326  |  32|   0|   32|          0|
    |v14_46_reg_3331  |  32|   0|   32|          0|
    |v14_47_reg_3346  |  32|   0|   32|          0|
    |v14_48_reg_3351  |  32|   0|   32|          0|
    |v14_49_reg_3366  |  32|   0|   32|          0|
    |v14_50_reg_3371  |  32|   0|   32|          0|
    |v14_51_reg_3386  |  32|   0|   32|          0|
    |v14_52_reg_3391  |  32|   0|   32|          0|
    |v14_s_reg_2966   |  32|   0|   32|          0|
    |v7_reg_2870      |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |2287|   0| 2293|          6|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  gemm_stage_0_Pipeline_l_S_k_0_k|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  gemm_stage_0_Pipeline_l_S_k_0_k|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  gemm_stage_0_Pipeline_l_S_k_0_k|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  gemm_stage_0_Pipeline_l_S_k_0_k|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  gemm_stage_0_Pipeline_l_S_k_0_k|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  gemm_stage_0_Pipeline_l_S_k_0_k|  return value|
|c_row_address0  |  out|    6|   ap_memory|                            c_row|         array|
|c_row_ce0       |  out|    1|   ap_memory|                            c_row|         array|
|c_row_we0       |  out|    1|   ap_memory|                            c_row|         array|
|c_row_d0        |  out|   32|   ap_memory|                            c_row|         array|
|c_row_q0        |   in|   32|   ap_memory|                            c_row|         array|
|c_row_address1  |  out|    6|   ap_memory|                            c_row|         array|
|c_row_ce1       |  out|    1|   ap_memory|                            c_row|         array|
|c_row_we1       |  out|    1|   ap_memory|                            c_row|         array|
|c_row_d1        |  out|   32|   ap_memory|                            c_row|         array|
|c_row_q1        |   in|   32|   ap_memory|                            c_row|         array|
|zext_ln31       |   in|   12|     ap_none|                        zext_ln31|        scalar|
|v0_address0     |  out|   12|   ap_memory|                               v0|         array|
|v0_ce0          |  out|    1|   ap_memory|                               v0|         array|
|v0_q0           |   in|   32|   ap_memory|                               v0|         array|
|v1_address0     |  out|   12|   ap_memory|                               v1|         array|
|v1_ce0          |  out|    1|   ap_memory|                               v1|         array|
|v1_q0           |   in|   32|   ap_memory|                               v1|         array|
|v1_address1     |  out|   12|   ap_memory|                               v1|         array|
|v1_ce1          |  out|    1|   ap_memory|                               v1|         array|
|v1_q1           |   in|   32|   ap_memory|                               v1|         array|
+----------------+-----+-----+------------+---------------------------------+--------------+

