Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 27 16:52:23 2020
| Host         : LAPTOP-DMSEF8GG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 202 register/latch pins with no clock driven by root clock pin: display/pix_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: kb/CLK50MHZ_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: kb/d_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kb/keycodev_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: kb/space_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: kb/uut/db_clk/O_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[10].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[11].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[12].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[13].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[14].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[15].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[16].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[17].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[18].ff/st_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sd/cd/genblk1[19].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[1].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[2].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[3].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[4].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[5].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[6].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[7].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[8].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sd/cd/genblk1[9].ff/st_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 731 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.217        0.000                      0                   71        0.228        0.000                      0                   71        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.217        0.000                      0                   71        0.228        0.000                      0                   71        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.410ns (26.509%)  route 3.909ns (73.491%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.558     5.079    display/CLK_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  display/V_SCAN_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  display/V_SCAN_reg[9]/Q
                         net (fo=26, routed)          1.355     6.891    display/y[9]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150     7.041 f  display/VSYNC_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.454     7.495    display/VSYNC_OBUF_inst_i_4_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.328     7.823 r  display/V_SCAN[9]_i_6/O
                         net (fo=2, routed)           0.807     8.629    display/V_SCAN[9]_i_6_n_0
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.150     8.779 r  display/V_SCAN[9]_i_2/O
                         net (fo=11, routed)          0.759     9.539    display/V_SCAN[9]_i_2_n_0
    SLICE_X40Y16         LUT2 (Prop_lut2_I0_O)        0.326     9.865 r  display/V_SCAN[9]_i_1/O
                         net (fo=2, routed)           0.534    10.398    display/V_SCAN[9]_i_1_n_0
    SLICE_X40Y16         FDRE                                         r  display/V_SCAN_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.440    14.781    display/CLK_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  display/V_SCAN_reg[5]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X40Y16         FDRE (Setup_fdre_C_R)       -0.429    14.615    display/V_SCAN_reg[5]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.410ns (26.509%)  route 3.909ns (73.491%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.558     5.079    display/CLK_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  display/V_SCAN_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  display/V_SCAN_reg[9]/Q
                         net (fo=26, routed)          1.355     6.891    display/y[9]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150     7.041 f  display/VSYNC_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.454     7.495    display/VSYNC_OBUF_inst_i_4_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.328     7.823 r  display/V_SCAN[9]_i_6/O
                         net (fo=2, routed)           0.807     8.629    display/V_SCAN[9]_i_6_n_0
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.150     8.779 r  display/V_SCAN[9]_i_2/O
                         net (fo=11, routed)          0.759     9.539    display/V_SCAN[9]_i_2_n_0
    SLICE_X40Y16         LUT2 (Prop_lut2_I0_O)        0.326     9.865 r  display/V_SCAN[9]_i_1/O
                         net (fo=2, routed)           0.534    10.398    display/V_SCAN[9]_i_1_n_0
    SLICE_X40Y16         FDRE                                         r  display/V_SCAN_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.440    14.781    display/CLK_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  display/V_SCAN_reg[9]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X40Y16         FDRE (Setup_fdre_C_R)       -0.429    14.615    display/V_SCAN_reg[9]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.436ns (28.932%)  route 3.527ns (71.068%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.558     5.079    display/CLK_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  display/V_SCAN_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  display/V_SCAN_reg[9]/Q
                         net (fo=26, routed)          1.355     6.891    display/y[9]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150     7.041 f  display/VSYNC_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.454     7.495    display/VSYNC_OBUF_inst_i_4_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.328     7.823 r  display/V_SCAN[9]_i_6/O
                         net (fo=2, routed)           0.807     8.629    display/V_SCAN[9]_i_6_n_0
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.150     8.779 r  display/V_SCAN[9]_i_2/O
                         net (fo=11, routed)          0.911     9.691    display/V_SCAN[9]_i_2_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I3_O)        0.352    10.043 r  display/V_SCAN[6]_i_1/O
                         net (fo=1, routed)           0.000    10.043    display/V_SCAN[6]_i_1_n_0
    SLICE_X42Y16         FDRE                                         r  display/V_SCAN_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.440    14.781    display/CLK_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  display/V_SCAN_reg[6]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.092    15.112    display/V_SCAN_reg[6]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.084ns (24.891%)  route 3.271ns (75.109%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.558     5.079    display/CLK_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  display/V_SCAN_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  display/V_SCAN_reg[9]/Q
                         net (fo=26, routed)          1.355     6.891    display/y[9]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150     7.041 f  display/VSYNC_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.454     7.495    display/VSYNC_OBUF_inst_i_4_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.328     7.823 r  display/V_SCAN[9]_i_6/O
                         net (fo=2, routed)           0.807     8.629    display/V_SCAN[9]_i_6_n_0
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.150     8.779 r  display/V_SCAN[9]_i_2/O
                         net (fo=11, routed)          0.655     9.434    display/V_SCAN[9]_i_2_n_0
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    display/CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[0]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.371    14.646    display/V_SCAN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.084ns (24.891%)  route 3.271ns (75.109%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.558     5.079    display/CLK_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  display/V_SCAN_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  display/V_SCAN_reg[9]/Q
                         net (fo=26, routed)          1.355     6.891    display/y[9]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150     7.041 f  display/VSYNC_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.454     7.495    display/VSYNC_OBUF_inst_i_4_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.328     7.823 r  display/V_SCAN[9]_i_6/O
                         net (fo=2, routed)           0.807     8.629    display/V_SCAN[9]_i_6_n_0
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.150     8.779 r  display/V_SCAN[9]_i_2/O
                         net (fo=11, routed)          0.655     9.434    display/V_SCAN[9]_i_2_n_0
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    display/CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[1]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.371    14.646    display/V_SCAN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.084ns (24.891%)  route 3.271ns (75.109%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.558     5.079    display/CLK_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  display/V_SCAN_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  display/V_SCAN_reg[9]/Q
                         net (fo=26, routed)          1.355     6.891    display/y[9]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150     7.041 f  display/VSYNC_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.454     7.495    display/VSYNC_OBUF_inst_i_4_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.328     7.823 r  display/V_SCAN[9]_i_6/O
                         net (fo=2, routed)           0.807     8.629    display/V_SCAN[9]_i_6_n_0
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.150     8.779 r  display/V_SCAN[9]_i_2/O
                         net (fo=11, routed)          0.655     9.434    display/V_SCAN[9]_i_2_n_0
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    display/CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[2]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.371    14.646    display/V_SCAN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.084ns (24.891%)  route 3.271ns (75.109%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.558     5.079    display/CLK_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  display/V_SCAN_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  display/V_SCAN_reg[9]/Q
                         net (fo=26, routed)          1.355     6.891    display/y[9]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150     7.041 f  display/VSYNC_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.454     7.495    display/VSYNC_OBUF_inst_i_4_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.328     7.823 r  display/V_SCAN[9]_i_6/O
                         net (fo=2, routed)           0.807     8.629    display/V_SCAN[9]_i_6_n_0
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.150     8.779 r  display/V_SCAN[9]_i_2/O
                         net (fo=11, routed)          0.655     9.434    display/V_SCAN[9]_i_2_n_0
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    display/CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[3]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.371    14.646    display/V_SCAN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.084ns (24.891%)  route 3.271ns (75.109%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.558     5.079    display/CLK_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  display/V_SCAN_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  display/V_SCAN_reg[9]/Q
                         net (fo=26, routed)          1.355     6.891    display/y[9]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150     7.041 f  display/VSYNC_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.454     7.495    display/VSYNC_OBUF_inst_i_4_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.328     7.823 r  display/V_SCAN[9]_i_6/O
                         net (fo=2, routed)           0.807     8.629    display/V_SCAN[9]_i_6_n_0
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.150     8.779 r  display/V_SCAN[9]_i_2/O
                         net (fo=11, routed)          0.655     9.434    display/V_SCAN[9]_i_2_n_0
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    display/CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[4]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.371    14.646    display/V_SCAN_reg[4]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.410ns (29.354%)  route 3.394ns (70.646%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.558     5.079    display/CLK_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  display/V_SCAN_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  display/V_SCAN_reg[9]/Q
                         net (fo=26, routed)          1.355     6.891    display/y[9]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150     7.041 f  display/VSYNC_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.454     7.495    display/VSYNC_OBUF_inst_i_4_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.328     7.823 r  display/V_SCAN[9]_i_6/O
                         net (fo=2, routed)           0.807     8.629    display/V_SCAN[9]_i_6_n_0
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.150     8.779 r  display/V_SCAN[9]_i_2/O
                         net (fo=11, routed)          0.777     9.557    display/V_SCAN[9]_i_2_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.326     9.883 r  display/V_SCAN[8]_i_1/O
                         net (fo=1, routed)           0.000     9.883    display/V_SCAN[8]_i_1_n_0
    SLICE_X42Y16         FDRE                                         r  display/V_SCAN_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.440    14.781    display/CLK_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  display/V_SCAN_reg[8]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.081    15.101    display/V_SCAN_reg[8]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 kb/keycodev_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/keycodev_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.090ns (24.248%)  route 3.405ns (75.752%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.558     5.079    kb/fClk
    SLICE_X31Y15         FDRE                                         r  kb/keycodev_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.419     5.498 r  kb/keycodev_reg[14]/Q
                         net (fo=2, routed)           0.849     6.347    kb/keycodev_reg_n_0_[14]
    SLICE_X31Y15         LUT4 (Prop_lut4_I1_O)        0.299     6.646 f  kb/w_reg_i_5/O
                         net (fo=1, routed)           0.670     7.316    kb/w_reg_i_5_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.440 f  kb/w_reg_i_4/O
                         net (fo=3, routed)           0.821     8.261    kb/uut/a2__0
    SLICE_X30Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.385 r  kb/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.452     8.837    kb/uut/keycodev[15]_i_3_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.961 r  kb/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.613     9.575    kb/keycodev0
    SLICE_X31Y14         FDRE                                         r  kb/keycodev_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.440    14.781    kb/fClk
    SLICE_X31Y14         FDRE                                         r  kb/keycodev_reg[15]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.205    14.816    kb/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 display/H_SCAN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/H_SCAN_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.187ns (31.403%)  route 0.408ns (68.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.557     1.440    display/CLK_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  display/H_SCAN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  display/H_SCAN_reg[5]/Q
                         net (fo=39, routed)          0.408     1.990    display/Q[5]
    SLICE_X32Y17         LUT4 (Prop_lut4_I3_O)        0.046     2.036 r  display/H_SCAN[6]_i_1/O
                         net (fo=1, routed)           0.000     2.036    display/p_0_in__0[6]
    SLICE_X32Y17         FDRE                                         r  display/H_SCAN_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.824     1.951    display/CLK_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  display/H_SCAN_reg[6]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.105     1.807    display/H_SCAN_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 display/counter1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    display/CLK_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  display/counter1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  display/counter1_reg[14]/Q
                         net (fo=2, routed)           0.069     1.649    display/counter1[14]
    SLICE_X36Y31         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.795 r  display/counter1_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.795    display/counter1_reg[15]_i_1_n_5
    SLICE_X36Y31         FDRE                                         r  display/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.823     1.950    display/CLK_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  display/counter1_reg[15]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    display/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display/V_SCAN_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.019%)  route 0.151ns (41.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.558     1.441    display/CLK_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  display/V_SCAN_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  display/V_SCAN_reg[8]/Q
                         net (fo=32, routed)          0.151     1.756    display/y[8]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.801 r  display/V_SCAN[9]_i_3/O
                         net (fo=1, routed)           0.000     1.801    display/V_SCAN[9]_i_3_n_0
    SLICE_X40Y16         FDRE                                         r  display/V_SCAN_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.826     1.953    display/CLK_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  display/V_SCAN_reg[9]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.091     1.546    display/V_SCAN_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sd/cd/genblk1[1].ff/st_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd/cd/genblk1[1].ff/st_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.557     1.440    sd/cd/genblk1[1].ff/fClk
    SLICE_X51Y29         FDRE                                         r  sd/cd/genblk1[1].ff/st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  sd/cd/genblk1[1].ff/st_reg/Q
                         net (fo=2, routed)           0.168     1.749    sd/cd/genblk1[1].ff/p_20_out
    SLICE_X51Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.794 r  sd/cd/genblk1[1].ff/st_i_1/O
                         net (fo=1, routed)           0.000     1.794    sd/cd/genblk1[1].ff/qd
    SLICE_X51Y29         FDRE                                         r  sd/cd/genblk1[1].ff/st_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.826     1.953    sd/cd/genblk1[1].ff/fClk
    SLICE_X51Y29         FDRE                                         r  sd/cd/genblk1[1].ff/st_reg/C
                         clock pessimism             -0.513     1.440    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.091     1.531    sd/cd/genblk1[1].ff/st_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 display/V_SCAN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.247ns (63.843%)  route 0.140ns (36.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    display/CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  display/V_SCAN_reg[3]/Q
                         net (fo=35, routed)          0.140     1.727    display/y[3]
    SLICE_X42Y18         LUT6 (Prop_lut6_I5_O)        0.099     1.826 r  display/V_SCAN[4]_i_1/O
                         net (fo=1, routed)           0.000     1.826    display/V_SCAN[4]_i_1_n_0
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.824     1.951    display/CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[4]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.121     1.560    display/V_SCAN_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display/V_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    display/CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  display/V_SCAN_reg[0]/Q
                         net (fo=28, routed)          0.198     1.802    display/y[0]
    SLICE_X42Y18         LUT3 (Prop_lut3_I1_O)        0.043     1.845 r  display/V_SCAN[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    display/V_SCAN[1]_i_1_n_0
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.824     1.951    display/CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[1]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.131     1.570    display/V_SCAN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display/V_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    display/CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  display/V_SCAN_reg[0]/Q
                         net (fo=28, routed)          0.198     1.802    display/y[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.043     1.845 r  display/V_SCAN[3]_i_1/O
                         net (fo=1, routed)           0.000     1.845    display/V_SCAN[3]_i_1_n_0
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.824     1.951    display/CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.131     1.570    display/V_SCAN_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display/H_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/H_SCAN_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.520%)  route 0.214ns (53.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.557     1.440    display/CLK_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  display/H_SCAN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  display/H_SCAN_reg[0]/Q
                         net (fo=33, routed)          0.214     1.795    display/Q[0]
    SLICE_X39Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.840 r  display/H_SCAN[7]_i_1/O
                         net (fo=1, routed)           0.000     1.840    display/p_0_in__0[7]
    SLICE_X39Y17         FDRE                                         r  display/H_SCAN_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.824     1.951    display/CLK_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  display/H_SCAN_reg[7]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.091     1.564    display/H_SCAN_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 kb/CLK50MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/CLK50MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    kb/fClk
    SLICE_X36Y46         FDRE                                         r  kb/CLK50MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  kb/CLK50MHZ_reg/Q
                         net (fo=2, routed)           0.185     1.772    kb/CLK50MHZ_reg_0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  kb/CLK50MHZ_i_1/O
                         net (fo=1, routed)           0.000     1.817    kb/p_0_in_0
    SLICE_X36Y46         FDRE                                         r  kb/CLK50MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.832     1.959    kb/fClk
    SLICE_X36Y46         FDRE                                         r  kb/CLK50MHZ_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    kb/CLK50MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 display/V_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    display/CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  display/V_SCAN_reg[0]/Q
                         net (fo=28, routed)          0.198     1.802    display/y[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I3_O)        0.045     1.847 r  display/V_SCAN[2]_i_1/O
                         net (fo=1, routed)           0.000     1.847    display/V_SCAN[2]_i_1_n_0
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.824     1.951    display/CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  display/V_SCAN_reg[2]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.121     1.560    display/V_SCAN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y17   display/H_SCAN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y17   display/H_SCAN_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y17   display/H_SCAN_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y17   display/H_SCAN_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y17   display/H_SCAN_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y17   display/H_SCAN_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y17   display/H_SCAN_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y17   display/H_SCAN_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y17   display/H_SCAN_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   kb/CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   kb/CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   display/H_SCAN_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   display/H_SCAN_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   display/H_SCAN_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   display/H_SCAN_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   display/H_SCAN_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y17   display/H_SCAN_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   display/H_SCAN_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y17   display/H_SCAN_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y17   display/H_SCAN_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y17   display/H_SCAN_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   display/H_SCAN_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y17   display/H_SCAN_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   display/H_SCAN_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y17   display/H_SCAN_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y17   display/H_SCAN_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y17   display/H_SCAN_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y18   display/V_SCAN_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y18   display/V_SCAN_reg[1]/C



