A!FUNC_LOGICAL_PATH!COMP_DEVICE_TYPE!REFDES!FUNC_PRIM_FILE!COMP_PARENT_PPT!COMP_PARENT_PPT_PART!COMP_PARENT_PART_TYPE!FUNC_SCH_SIZE!FUNC_HAS_FIXED_SIZE!FUNC_DES!FUNC_GROUP!FUNC_ROOM!FUNC_CDS_FSP_UID!FUNC_NO_SWAP_PIN!FUNC_HARD_LOCATION!FUNC_NO_SWAP_GATE_EXT!FUNC_CDS_FSP_MAPPED_CELL!FUNC_CDS_FSP_FPGA_SYMBOL!FUNC_CDS_FSP_TERM_TYPE!FUNC_CDS_FSP_TERM_NAME!FUNC_ROOM!FUNC_GROUP!FUNC_CDS_FSP_TERM_INDEX!FUNC_CDS_FSP_INSTANCE_ID!FUNC_NO_SWAP_GATE!FUNC_NO_XNET_CONNECTION!FUNC_CDS_FSP_IS_FPGA!
J!D:/Projects/HardwareDesign/PHD/allegro/phd.brd!Sat Jan  4 21:17:16 2025!0.0000!0.0000!533.4000!431.8000!0.0001!millimeters!PHD!10.400000 mil!2!UP TO DATE!
S!@phd.schematic1(sch_1):ins918@dx07s016ja1r1500.\dx07s016ja1r1500.normal\(chips)!DX07S016JA1R1500_JAE_DX07S016JA1R1500_NONE_USBTC001!J2!.\chipsView.dat!!!!!!F0!!!!!!!!!!!!!!!!!!
S!@phd.schematic1(sch_1):ins824@dx07s016ja1r1500.\dx07s016ja1r1500.normal\(chips)!DX07S016JA1R1500_JAE_DX07S016JA1R1500_NONE_USBTC001!J1!.\chipsView.dat!!!!!!F1!!!!!!!!!!!!!!!!!!
