<stg><name>normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5></name>


<trans_list>

<trans id="289" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:0 %p_read_1 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read30

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1 %p_read_2 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read29

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2 %p_read_3 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read28

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:3 %p_read_4 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read27

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:4 %p_read_5 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read26

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:5 %p_read_6 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read25

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:6 %p_read_7 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read24

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:7 %p_read_8 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read23

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:8 %p_read_9 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read22

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:9 %p_read_10 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read21

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:10 %p_read_11 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read20

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:11 %p_read_12 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read19

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:12 %p_read_13 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read18

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:13 %p_read_14 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read17

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:14 %p_read_15 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read16

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:15 %p_read_16 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:16 %p_read_17 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:17 %p_read_18 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_18"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:18 %p_read_19 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_19"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:19 %p_read_20 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read11

]]></Node>
<StgValue><ssdm name="p_read_20"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:20 %p_read_21 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read10

]]></Node>
<StgValue><ssdm name="p_read_21"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:21 %p_read_22 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read9

]]></Node>
<StgValue><ssdm name="p_read_22"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:22 %p_read_23 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_23"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:23 %p_read_24 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_24"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:24 %p_read_25 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_25"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:25 %p_read_26 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_26"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:26 %p_read_27 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_27"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:27 %p_read_28 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_28"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:28 %p_read_29 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_29"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:29 %p_read_30 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_30"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:30 %p_read31 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read

]]></Node>
<StgValue><ssdm name="p_read31"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="26" op_0_bw="15">
<![CDATA[
entry:31 %zext_ln1270 = zext i15 %p_read31

]]></Node>
<StgValue><ssdm name="zext_ln1270"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:32 %r_V = mul i26 %zext_ln1270, i26 1114

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="26" op_0_bw="15">
<![CDATA[
entry:35 %zext_ln1270_1 = zext i15 %p_read_30

]]></Node>
<StgValue><ssdm name="zext_ln1270_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:36 %r_V_1 = mul i26 %zext_ln1270_1, i26 1351

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="26" op_0_bw="15">
<![CDATA[
entry:39 %zext_ln1270_2 = zext i15 %p_read_29

]]></Node>
<StgValue><ssdm name="zext_ln1270_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:40 %r_V_2 = mul i26 %zext_ln1270_2, i26 1866

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="26" op_0_bw="15">
<![CDATA[
entry:43 %zext_ln1270_3 = zext i15 %p_read_28

]]></Node>
<StgValue><ssdm name="zext_ln1270_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:44 %r_V_3 = mul i26 %zext_ln1270_3, i26 1075

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="26" op_0_bw="15">
<![CDATA[
entry:47 %zext_ln1270_4 = zext i15 %p_read_27

]]></Node>
<StgValue><ssdm name="zext_ln1270_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:48 %r_V_4 = mul i26 %zext_ln1270_4, i26 1281

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="26" op_0_bw="15">
<![CDATA[
entry:51 %zext_ln1270_5 = zext i15 %p_read_26

]]></Node>
<StgValue><ssdm name="zext_ln1270_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:52 %r_V_5 = mul i26 %zext_ln1270_5, i26 1560

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="26" op_0_bw="15">
<![CDATA[
entry:55 %zext_ln1270_6 = zext i15 %p_read_25

]]></Node>
<StgValue><ssdm name="zext_ln1270_6"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:56 %r_V_6 = mul i26 %zext_ln1270_6, i26 1292

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="26" op_0_bw="15">
<![CDATA[
entry:59 %zext_ln1270_7 = zext i15 %p_read_24

]]></Node>
<StgValue><ssdm name="zext_ln1270_7"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:60 %r_V_7 = mul i26 %zext_ln1270_7, i26 1482

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="26" op_0_bw="15">
<![CDATA[
entry:63 %zext_ln1270_8 = zext i15 %p_read_23

]]></Node>
<StgValue><ssdm name="zext_ln1270_8"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:64 %r_V_8 = mul i26 %zext_ln1270_8, i26 1188

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="26" op_0_bw="15">
<![CDATA[
entry:67 %zext_ln1270_9 = zext i15 %p_read_22

]]></Node>
<StgValue><ssdm name="zext_ln1270_9"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:68 %r_V_9 = mul i26 %zext_ln1270_9, i26 1880

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="26" op_0_bw="15">
<![CDATA[
entry:71 %zext_ln1270_10 = zext i15 %p_read_21

]]></Node>
<StgValue><ssdm name="zext_ln1270_10"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:72 %r_V_10 = mul i26 %zext_ln1270_10, i26 1401

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="26" op_0_bw="15">
<![CDATA[
entry:75 %zext_ln1270_11 = zext i15 %p_read_20

]]></Node>
<StgValue><ssdm name="zext_ln1270_11"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:76 %r_V_11 = mul i26 %zext_ln1270_11, i26 1288

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="26" op_0_bw="15">
<![CDATA[
entry:79 %zext_ln1347 = zext i15 %p_read_19

]]></Node>
<StgValue><ssdm name="zext_ln1347"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:80 %mul_ln1347 = mul i26 %zext_ln1347, i26 3404

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="26" op_0_bw="15">
<![CDATA[
entry:83 %zext_ln1270_12 = zext i15 %p_read_18

]]></Node>
<StgValue><ssdm name="zext_ln1270_12"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:84 %r_V_12 = mul i26 %zext_ln1270_12, i26 1475

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="26" op_0_bw="15">
<![CDATA[
entry:87 %zext_ln1270_13 = zext i15 %p_read_17

]]></Node>
<StgValue><ssdm name="zext_ln1270_13"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:88 %r_V_13 = mul i26 %zext_ln1270_13, i26 1481

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="26" op_0_bw="15">
<![CDATA[
entry:91 %zext_ln1270_14 = zext i15 %p_read_16

]]></Node>
<StgValue><ssdm name="zext_ln1270_14"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:92 %r_V_14 = mul i26 %zext_ln1270_14, i26 2017

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="26" op_0_bw="15">
<![CDATA[
entry:95 %zext_ln1347_1 = zext i15 %p_read_15

]]></Node>
<StgValue><ssdm name="zext_ln1347_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:96 %mul_ln1347_1 = mul i26 %zext_ln1347_1, i26 5183

]]></Node>
<StgValue><ssdm name="mul_ln1347_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="26" op_0_bw="15">
<![CDATA[
entry:99 %zext_ln1270_15 = zext i15 %p_read_14

]]></Node>
<StgValue><ssdm name="zext_ln1270_15"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:100 %r_V_15 = mul i26 %zext_ln1270_15, i26 1131

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="26" op_0_bw="15">
<![CDATA[
entry:103 %zext_ln1270_16 = zext i15 %p_read_13

]]></Node>
<StgValue><ssdm name="zext_ln1270_16"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:104 %r_V_16 = mul i26 %zext_ln1270_16, i26 1137

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="26" op_0_bw="15">
<![CDATA[
entry:107 %zext_ln1347_2 = zext i15 %p_read_12

]]></Node>
<StgValue><ssdm name="zext_ln1347_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:108 %mul_ln1347_2 = mul i26 %zext_ln1347_2, i26 4178

]]></Node>
<StgValue><ssdm name="mul_ln1347_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="26" op_0_bw="15">
<![CDATA[
entry:111 %zext_ln1347_3 = zext i15 %p_read_11

]]></Node>
<StgValue><ssdm name="zext_ln1347_3"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:112 %mul_ln1347_3 = mul i26 %zext_ln1347_3, i26 2204

]]></Node>
<StgValue><ssdm name="mul_ln1347_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="26" op_0_bw="15">
<![CDATA[
entry:115 %zext_ln1270_17 = zext i15 %p_read_10

]]></Node>
<StgValue><ssdm name="zext_ln1270_17"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:116 %r_V_17 = mul i26 %zext_ln1270_17, i26 1488

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="26" op_0_bw="15">
<![CDATA[
entry:119 %zext_ln1270_18 = zext i15 %p_read_9

]]></Node>
<StgValue><ssdm name="zext_ln1270_18"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:120 %r_V_18 = mul i26 %zext_ln1270_18, i26 1396

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="26" op_0_bw="15">
<![CDATA[
entry:123 %zext_ln1270_19 = zext i15 %p_read_8

]]></Node>
<StgValue><ssdm name="zext_ln1270_19"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:124 %r_V_19 = mul i26 %zext_ln1270_19, i26 1305

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="26" op_0_bw="15">
<![CDATA[
entry:127 %zext_ln1347_4 = zext i15 %p_read_7

]]></Node>
<StgValue><ssdm name="zext_ln1347_4"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:128 %mul_ln1347_4 = mul i26 %zext_ln1347_4, i26 5661

]]></Node>
<StgValue><ssdm name="mul_ln1347_4"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="26" op_0_bw="15">
<![CDATA[
entry:131 %zext_ln1347_5 = zext i15 %p_read_6

]]></Node>
<StgValue><ssdm name="zext_ln1347_5"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:132 %mul_ln1347_5 = mul i26 %zext_ln1347_5, i26 2755

]]></Node>
<StgValue><ssdm name="mul_ln1347_5"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="26" op_0_bw="15">
<![CDATA[
entry:135 %zext_ln1270_20 = zext i15 %p_read_5

]]></Node>
<StgValue><ssdm name="zext_ln1270_20"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:136 %r_V_20 = mul i26 %zext_ln1270_20, i26 1927

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="26" op_0_bw="15">
<![CDATA[
entry:139 %zext_ln1270_21 = zext i15 %p_read_4

]]></Node>
<StgValue><ssdm name="zext_ln1270_21"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:140 %r_V_21 = mul i26 %zext_ln1270_21, i26 1839

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="26" op_0_bw="15">
<![CDATA[
entry:143 %zext_ln1347_6 = zext i15 %p_read_3

]]></Node>
<StgValue><ssdm name="zext_ln1347_6"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:144 %mul_ln1347_6 = mul i26 %zext_ln1347_6, i26 3654

]]></Node>
<StgValue><ssdm name="mul_ln1347_6"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="26" op_0_bw="15">
<![CDATA[
entry:147 %zext_ln1270_22 = zext i15 %p_read_2

]]></Node>
<StgValue><ssdm name="zext_ln1270_22"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:148 %r_V_22 = mul i26 %zext_ln1270_22, i26 1481

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="26" op_0_bw="15">
<![CDATA[
entry:151 %zext_ln1347_7 = zext i15 %p_read_1

]]></Node>
<StgValue><ssdm name="zext_ln1347_7"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:152 %mul_ln1347_7 = mul i26 %zext_ln1347_7, i26 2810

]]></Node>
<StgValue><ssdm name="mul_ln1347_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="98" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:32 %r_V = mul i26 %zext_ln1270, i26 1114

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:36 %r_V_1 = mul i26 %zext_ln1270_1, i26 1351

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:40 %r_V_2 = mul i26 %zext_ln1270_2, i26 1866

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:44 %r_V_3 = mul i26 %zext_ln1270_3, i26 1075

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:48 %r_V_4 = mul i26 %zext_ln1270_4, i26 1281

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:52 %r_V_5 = mul i26 %zext_ln1270_5, i26 1560

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:56 %r_V_6 = mul i26 %zext_ln1270_6, i26 1292

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:60 %r_V_7 = mul i26 %zext_ln1270_7, i26 1482

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:64 %r_V_8 = mul i26 %zext_ln1270_8, i26 1188

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:68 %r_V_9 = mul i26 %zext_ln1270_9, i26 1880

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:72 %r_V_10 = mul i26 %zext_ln1270_10, i26 1401

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:76 %r_V_11 = mul i26 %zext_ln1270_11, i26 1288

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:80 %mul_ln1347 = mul i26 %zext_ln1347, i26 3404

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:84 %r_V_12 = mul i26 %zext_ln1270_12, i26 1475

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:88 %r_V_13 = mul i26 %zext_ln1270_13, i26 1481

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:92 %r_V_14 = mul i26 %zext_ln1270_14, i26 2017

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:96 %mul_ln1347_1 = mul i26 %zext_ln1347_1, i26 5183

]]></Node>
<StgValue><ssdm name="mul_ln1347_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:100 %r_V_15 = mul i26 %zext_ln1270_15, i26 1131

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:104 %r_V_16 = mul i26 %zext_ln1270_16, i26 1137

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:108 %mul_ln1347_2 = mul i26 %zext_ln1347_2, i26 4178

]]></Node>
<StgValue><ssdm name="mul_ln1347_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:112 %mul_ln1347_3 = mul i26 %zext_ln1347_3, i26 2204

]]></Node>
<StgValue><ssdm name="mul_ln1347_3"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:116 %r_V_17 = mul i26 %zext_ln1270_17, i26 1488

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:120 %r_V_18 = mul i26 %zext_ln1270_18, i26 1396

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:124 %r_V_19 = mul i26 %zext_ln1270_19, i26 1305

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:128 %mul_ln1347_4 = mul i26 %zext_ln1347_4, i26 5661

]]></Node>
<StgValue><ssdm name="mul_ln1347_4"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:132 %mul_ln1347_5 = mul i26 %zext_ln1347_5, i26 2755

]]></Node>
<StgValue><ssdm name="mul_ln1347_5"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:136 %r_V_20 = mul i26 %zext_ln1270_20, i26 1927

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:140 %r_V_21 = mul i26 %zext_ln1270_21, i26 1839

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:144 %mul_ln1347_6 = mul i26 %zext_ln1347_6, i26 3654

]]></Node>
<StgValue><ssdm name="mul_ln1347_6"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:148 %r_V_22 = mul i26 %zext_ln1270_22, i26 1481

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:152 %mul_ln1347_7 = mul i26 %zext_ln1347_7, i26 2810

]]></Node>
<StgValue><ssdm name="mul_ln1347_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="129" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:32 %r_V = mul i26 %zext_ln1270, i26 1114

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:33 %ret_V = add i26 %r_V, i26 66415616

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:36 %r_V_1 = mul i26 %zext_ln1270_1, i26 1351

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:37 %ret_V_1 = add i26 %r_V_1, i26 66450432

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:40 %r_V_2 = mul i26 %zext_ln1270_2, i26 1866

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:41 %ret_V_2 = add i26 %r_V_2, i26 66914304

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:44 %r_V_3 = mul i26 %zext_ln1270_3, i26 1075

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:45 %ret_V_3 = add i26 %r_V_3, i26 66166784

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:48 %r_V_4 = mul i26 %zext_ln1270_4, i26 1281

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:49 %ret_V_4 = add i26 %r_V_4, i26 66989056

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:52 %r_V_5 = mul i26 %zext_ln1270_5, i26 1560

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:53 %ret_V_5 = add i26 %r_V_5, i26 66690048

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:56 %r_V_6 = mul i26 %zext_ln1270_6, i26 1292

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:57 %ret_V_6 = add i26 %r_V_6, i26 66689024

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:60 %r_V_7 = mul i26 %zext_ln1270_7, i26 1482

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:61 %ret_V_7 = add i26 %r_V_7, i26 66684928

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:64 %r_V_8 = mul i26 %zext_ln1270_8, i26 1188

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:65 %ret_V_8 = add i26 %r_V_8, i26 66283520

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:68 %r_V_9 = mul i26 %zext_ln1270_9, i26 1880

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:69 %ret_V_9 = add i26 %r_V_9, i26 66877440

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:72 %r_V_10 = mul i26 %zext_ln1270_10, i26 1401

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:73 %ret_V_10 = add i26 %r_V_10, i26 65990656

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:76 %r_V_11 = mul i26 %zext_ln1270_11, i26 1288

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:77 %ret_V_11 = add i26 %r_V_11, i26 65899520

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:80 %mul_ln1347 = mul i26 %zext_ln1347, i26 3404

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:81 %ret_V_12 = add i26 %mul_ln1347, i26 215040

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:84 %r_V_12 = mul i26 %zext_ln1270_12, i26 1475

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:85 %ret_V_13 = add i26 %r_V_12, i26 65827840

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:88 %r_V_13 = mul i26 %zext_ln1270_13, i26 1481

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:89 %ret_V_14 = add i26 %r_V_13, i26 66819072

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:92 %r_V_14 = mul i26 %zext_ln1270_14, i26 2017

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:93 %ret_V_15 = add i26 %r_V_14, i26 163840

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:96 %mul_ln1347_1 = mul i26 %zext_ln1347_1, i26 5183

]]></Node>
<StgValue><ssdm name="mul_ln1347_1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:97 %ret_V_16 = add i26 %mul_ln1347_1, i26 66510848

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:100 %r_V_15 = mul i26 %zext_ln1270_15, i26 1131

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:101 %ret_V_17 = add i26 %r_V_15, i26 66547712

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:104 %r_V_16 = mul i26 %zext_ln1270_16, i26 1137

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:105 %ret_V_18 = add i26 %r_V_16, i26 66639872

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:108 %mul_ln1347_2 = mul i26 %zext_ln1347_2, i26 4178

]]></Node>
<StgValue><ssdm name="mul_ln1347_2"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:109 %ret_V_19 = add i26 %mul_ln1347_2, i26 66865152

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:112 %mul_ln1347_3 = mul i26 %zext_ln1347_3, i26 2204

]]></Node>
<StgValue><ssdm name="mul_ln1347_3"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:113 %ret_V_20 = add i26 %mul_ln1347_3, i26 66726912

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:116 %r_V_17 = mul i26 %zext_ln1270_17, i26 1488

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:117 %ret_V_21 = add i26 %r_V_17, i26 65968128

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:120 %r_V_18 = mul i26 %zext_ln1270_18, i26 1396

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:121 %ret_V_22 = add i26 %r_V_18, i26 66923520

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:124 %r_V_19 = mul i26 %zext_ln1270_19, i26 1305

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:125 %ret_V_23 = add i26 %r_V_19, i26 68608

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:128 %mul_ln1347_4 = mul i26 %zext_ln1347_4, i26 5661

]]></Node>
<StgValue><ssdm name="mul_ln1347_4"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:129 %ret_V_24 = add i26 %mul_ln1347_4, i26 123904

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:132 %mul_ln1347_5 = mul i26 %zext_ln1347_5, i26 2755

]]></Node>
<StgValue><ssdm name="mul_ln1347_5"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:133 %ret_V_25 = add i26 %mul_ln1347_5, i26 41984

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:136 %r_V_20 = mul i26 %zext_ln1270_20, i26 1927

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:137 %ret_V_26 = add i26 %r_V_20, i26 66227200

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:140 %r_V_21 = mul i26 %zext_ln1270_21, i26 1839

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:141 %ret_V_27 = add i26 %r_V_21, i26 66342912

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:144 %mul_ln1347_6 = mul i26 %zext_ln1347_6, i26 3654

]]></Node>
<StgValue><ssdm name="mul_ln1347_6"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:145 %ret_V_28 = add i26 %mul_ln1347_6, i26 65702912

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:148 %r_V_22 = mul i26 %zext_ln1270_22, i26 1481

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:149 %ret_V_29 = add i26 %r_V_22, i26 65259520

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:152 %mul_ln1347_7 = mul i26 %zext_ln1347_7, i26 2810

]]></Node>
<StgValue><ssdm name="mul_ln1347_7"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:153 %ret_V_30 = add i26 %mul_ln1347_7, i26 65981440

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="191" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:33 %ret_V = add i26 %r_V, i26 66415616

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:37 %ret_V_1 = add i26 %r_V_1, i26 66450432

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38 %trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_1"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:41 %ret_V_2 = add i26 %r_V_2, i26 66914304

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:42 %trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_2, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_2"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:45 %ret_V_3 = add i26 %r_V_3, i26 66166784

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %trunc_ln818_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_3, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_3"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:49 %ret_V_4 = add i26 %r_V_4, i26 66989056

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:50 %trunc_ln818_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_4, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_4"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:53 %ret_V_5 = add i26 %r_V_5, i26 66690048

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:54 %trunc_ln818_5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_5, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_5"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:57 %ret_V_6 = add i26 %r_V_6, i26 66689024

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:58 %trunc_ln818_6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_6, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_6"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:61 %ret_V_7 = add i26 %r_V_7, i26 66684928

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:62 %trunc_ln818_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_7, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_7"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:65 %ret_V_8 = add i26 %r_V_8, i26 66283520

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:66 %trunc_ln818_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_8, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_8"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:69 %ret_V_9 = add i26 %r_V_9, i26 66877440

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:70 %trunc_ln818_9 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_9, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_9"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:73 %ret_V_10 = add i26 %r_V_10, i26 65990656

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:74 %trunc_ln818_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_10, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_s"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:77 %ret_V_11 = add i26 %r_V_11, i26 65899520

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:78 %trunc_ln818_10 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_11, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_10"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:81 %ret_V_12 = add i26 %mul_ln1347, i26 215040

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:82 %trunc_ln818_11 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_12, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_11"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:85 %ret_V_13 = add i26 %r_V_12, i26 65827840

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:86 %trunc_ln818_12 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_13, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_12"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:89 %ret_V_14 = add i26 %r_V_13, i26 66819072

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:90 %trunc_ln818_13 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_14, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_13"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:93 %ret_V_15 = add i26 %r_V_14, i26 163840

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:94 %trunc_ln818_14 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_15, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_14"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:97 %ret_V_16 = add i26 %mul_ln1347_1, i26 66510848

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:98 %trunc_ln818_15 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_16, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_15"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:101 %ret_V_17 = add i26 %r_V_15, i26 66547712

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:102 %trunc_ln818_16 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_17, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_16"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:105 %ret_V_18 = add i26 %r_V_16, i26 66639872

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:106 %trunc_ln818_17 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_18, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_17"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:109 %ret_V_19 = add i26 %mul_ln1347_2, i26 66865152

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:110 %trunc_ln818_18 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_19, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_18"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:113 %ret_V_20 = add i26 %mul_ln1347_3, i26 66726912

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:114 %trunc_ln818_19 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_20, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_19"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:117 %ret_V_21 = add i26 %r_V_17, i26 65968128

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:118 %trunc_ln818_20 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_21, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_20"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:121 %ret_V_22 = add i26 %r_V_18, i26 66923520

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:122 %trunc_ln818_21 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_22, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_21"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:125 %ret_V_23 = add i26 %r_V_19, i26 68608

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:126 %trunc_ln818_22 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_23, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_22"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:129 %ret_V_24 = add i26 %mul_ln1347_4, i26 123904

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:130 %trunc_ln818_23 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_24, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_23"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:133 %ret_V_25 = add i26 %mul_ln1347_5, i26 41984

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:134 %trunc_ln818_24 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_25, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_24"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:137 %ret_V_26 = add i26 %r_V_20, i26 66227200

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:138 %trunc_ln818_25 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_26, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_25"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:141 %ret_V_27 = add i26 %r_V_21, i26 66342912

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:142 %trunc_ln818_26 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_27, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_26"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:145 %ret_V_28 = add i26 %mul_ln1347_6, i26 65702912

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:146 %trunc_ln818_27 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_28, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_27"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:149 %ret_V_29 = add i26 %r_V_22, i26 65259520

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:150 %trunc_ln818_28 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_29, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_28"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:153 %ret_V_30 = add i26 %mul_ln1347_7, i26 65981440

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:154 %trunc_ln818_29 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_30, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_29"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:155 %mrv = insertvalue i496 <undef>, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:156 %mrv_1 = insertvalue i496 %mrv, i16 %trunc_ln818_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:157 %mrv_2 = insertvalue i496 %mrv_1, i16 %trunc_ln818_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:158 %mrv_3 = insertvalue i496 %mrv_2, i16 %trunc_ln818_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:159 %mrv_4 = insertvalue i496 %mrv_3, i16 %trunc_ln818_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:160 %mrv_5 = insertvalue i496 %mrv_4, i16 %trunc_ln818_5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:161 %mrv_6 = insertvalue i496 %mrv_5, i16 %trunc_ln818_6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:162 %mrv_7 = insertvalue i496 %mrv_6, i16 %trunc_ln818_7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:163 %mrv_8 = insertvalue i496 %mrv_7, i16 %trunc_ln818_8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:164 %mrv_9 = insertvalue i496 %mrv_8, i16 %trunc_ln818_9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:165 %mrv_10 = insertvalue i496 %mrv_9, i16 %trunc_ln818_s

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:166 %mrv_11 = insertvalue i496 %mrv_10, i16 %trunc_ln818_10

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:167 %mrv_12 = insertvalue i496 %mrv_11, i16 %trunc_ln818_11

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:168 %mrv_13 = insertvalue i496 %mrv_12, i16 %trunc_ln818_12

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:169 %mrv_14 = insertvalue i496 %mrv_13, i16 %trunc_ln818_13

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:170 %mrv_15 = insertvalue i496 %mrv_14, i16 %trunc_ln818_14

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:171 %mrv_16 = insertvalue i496 %mrv_15, i16 %trunc_ln818_15

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:172 %mrv_17 = insertvalue i496 %mrv_16, i16 %trunc_ln818_16

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:173 %mrv_18 = insertvalue i496 %mrv_17, i16 %trunc_ln818_17

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:174 %mrv_19 = insertvalue i496 %mrv_18, i16 %trunc_ln818_18

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:175 %mrv_20 = insertvalue i496 %mrv_19, i16 %trunc_ln818_19

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:176 %mrv_21 = insertvalue i496 %mrv_20, i16 %trunc_ln818_20

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:177 %mrv_22 = insertvalue i496 %mrv_21, i16 %trunc_ln818_21

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:178 %mrv_23 = insertvalue i496 %mrv_22, i16 %trunc_ln818_22

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:179 %mrv_24 = insertvalue i496 %mrv_23, i16 %trunc_ln818_23

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:180 %mrv_25 = insertvalue i496 %mrv_24, i16 %trunc_ln818_24

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:181 %mrv_26 = insertvalue i496 %mrv_25, i16 %trunc_ln818_25

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:182 %mrv_27 = insertvalue i496 %mrv_26, i16 %trunc_ln818_26

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:183 %mrv_28 = insertvalue i496 %mrv_27, i16 %trunc_ln818_27

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:184 %mrv_29 = insertvalue i496 %mrv_28, i16 %trunc_ln818_28

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="496" op_0_bw="496" op_1_bw="16">
<![CDATA[
entry:185 %mrv_s = insertvalue i496 %mrv_29, i16 %trunc_ln818_29

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="496">
<![CDATA[
entry:186 %ret_ln93 = ret i496 %mrv_s

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
