-- generated by newgenasym Fri Apr 13 14:31:37 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity lmk04808bisq is
    port (    
	CLKIN0:    INOUT  STD_LOGIC;    
	\clkin0#\: INOUT  STD_LOGIC;    
	CLKOUT0:   INOUT  STD_LOGIC;    
	\clkout0#\: INOUT  STD_LOGIC;    
	CLKOUT1:   INOUT  STD_LOGIC;    
	\clkout1#\: INOUT  STD_LOGIC;    
	CLKOUT10:  INOUT  STD_LOGIC;    
	\clkout10#\: INOUT  STD_LOGIC;    
	CLKOUT11:  INOUT  STD_LOGIC;    
	\clkout11#\: INOUT  STD_LOGIC;    
	CLKOUT2:   INOUT  STD_LOGIC;    
	\clkout2#\: INOUT  STD_LOGIC;    
	CLKOUT3:   INOUT  STD_LOGIC;    
	\clkout3#\: INOUT  STD_LOGIC;    
	CLKOUT4:   INOUT  STD_LOGIC;    
	\clkout4#\: INOUT  STD_LOGIC;    
	CLKOUT5:   INOUT  STD_LOGIC;    
	\clkout5#\: INOUT  STD_LOGIC;    
	CLKOUT6:   INOUT  STD_LOGIC;    
	\clkout6#\: INOUT  STD_LOGIC;    
	CLKOUT7:   INOUT  STD_LOGIC;    
	\clkout7#\: INOUT  STD_LOGIC;    
	CLKOUT8:   INOUT  STD_LOGIC;    
	\clkout8#\: INOUT  STD_LOGIC;    
	CLKOUT9:   INOUT  STD_LOGIC;    
	\clkout9#\: INOUT  STD_LOGIC;    
	CLKUWIRE:  INOUT  STD_LOGIC;    
	CPOUT1:    INOUT  STD_LOGIC;    
	CPOUT2:    INOUT  STD_LOGIC;    
	DATAUWIRE: INOUT  STD_LOGIC;    
	\fbclkin#/fin#/clkin1#\: INOUT  STD_LOGIC;    
	\fbclkin/fin/clkin1\: INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	LDOBYP1:   INOUT  STD_LOGIC;    
	LDOBYP2:   INOUT  STD_LOGIC;    
	LEUWIRE:   INOUT  STD_LOGIC;    
	\n/c\:     INOUT  STD_LOGIC_VECTOR (4 DOWNTO 1);    
	OSCIN:     INOUT  STD_LOGIC;    
	\oscin#\:  INOUT  STD_LOGIC;    
	OSCOUT0:   INOUT  STD_LOGIC;    
	\oscout0#\: INOUT  STD_LOGIC;    
	OSCOUT1:   INOUT  STD_LOGIC;    
	\oscout1#\: INOUT  STD_LOGIC;    
	PAD:       INOUT  STD_LOGIC;    
	STATUS_CLKIN0: INOUT  STD_LOGIC;    
	STATUS_CLKIN1: INOUT  STD_LOGIC;    
	STATUS_HOLDOVER: INOUT  STD_LOGIC;    
	STATUS_LD: INOUT  STD_LOGIC;    
	SYNC:      INOUT  STD_LOGIC;    
	VCC1:      INOUT  STD_LOGIC;    
	VCC10:     INOUT  STD_LOGIC;    
	VCC11:     INOUT  STD_LOGIC;    
	VCC12:     INOUT  STD_LOGIC;    
	VCC13:     INOUT  STD_LOGIC;    
	VCC2:      INOUT  STD_LOGIC;    
	VCC3:      INOUT  STD_LOGIC;    
	VCC4:      INOUT  STD_LOGIC;    
	VCC5:      INOUT  STD_LOGIC;    
	VCC6:      INOUT  STD_LOGIC;    
	VCC7:      INOUT  STD_LOGIC;    
	VCC8:      INOUT  STD_LOGIC;    
	VCC9:      INOUT  STD_LOGIC);
end lmk04808bisq;
