/home/fizza/OpenFPGA/build/openfpga/openfpga -batch -f spi_top_run.openfpga
Reading script file spi_top_run.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /home/fizza/work/spi_master/run001/k6_N10_40nm/spi_top/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm.xml spi_top.blif --clock_modeling route
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/fizza/work/spi_master/run001/k6_N10_40nm/spi_top/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm.xml spi_top.blif --clock_modeling route


Architecture file: /home/fizza/work/spi_master/run001/k6_N10_40nm/spi_top/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm.xml
Circuit name: spi_top

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.00 seconds (max_rss 18.4 MiB, delta_rss +1.4 MiB)

Timing analysis: ON
Circuit netlist file: spi_top.net
Circuit placement file: spi_top.place
Circuit routing file: spi_top.route
Circuit SDC file: spi_top.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.8 MiB)
Circuit file: spi_top.blif
# Load circuit
Found constant-zero generator '$false'
# Load circuit took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.8 MiB)
# Clean circuit
Absorbed 18 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 21
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 21
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 211
    .input :      26
    .latch :      57
    .output:      44
    0-LUT  :       1
    6-LUT  :      83
  Nets  : 167
    Avg Fanout:     3.3
    Max Fanout:    57.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 723
  Timing Graph Edges: 1068
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 20.2 MiB, delta_rss +0.1 MiB)
Netlist contains 1 clocks
  Netlist Clock 'wb_clk_in' Fanout: 57 pins (7.9%), 57 blocks (27.0%)
# Load Timing Constraints

SDC file 'spi_top.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'wb_clk_in'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'wb_clk_in' Source: 'wb_clk_in.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.2 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'spi_top.blif'.

After removing unused inputs...
	total blocks: 211, total nets: 167, total inputs: 26, total outputs: 44
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1
Packing with high fanout thresholds: io:128 clb:32
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     6/154       3%                            1     3 x 3     
    12/154       7%                            2     4 x 4     
    18/154      11%                            2     4 x 4     
    24/154      15%                            3     4 x 4     
    30/154      19%                            3     4 x 4     
    36/154      23%                            4     4 x 4     
    42/154      27%                            5     5 x 5     
    48/154      31%                            5     5 x 5     
    54/154      35%                            6     5 x 5     
    60/154      38%                            6     5 x 5     
    66/154      42%                            7     5 x 5     
    72/154      46%                            8     5 x 5     
    78/154      50%                            8     5 x 5     
    84/154      54%                            9     6 x 6     
    90/154      58%                           15     6 x 6     
    96/154      62%                           21     6 x 6     
   102/154      66%                           27     6 x 6     
   108/154      70%                           33     6 x 6     
   114/154      74%                           39     6 x 6     
   120/154      77%                           45     6 x 6     
   126/154      81%                           51     6 x 6     
   132/154      85%                           57     6 x 6     
   138/154      89%                           63     6 x 6     
   144/154      93%                           69     6 x 6     
   150/154      97%                           75     6 x 6     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 84
  LEs used for logic and registers    : 57
  LEs used for logic only             : 27
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.641e-05 sec
Full Max Req/Worst Slack updates 1 in 5.137e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.008e-05 sec
FPGA sized to 6 x 6 (auto)
Device Utilization: 0.52 (target 1.00)
	Block Utilization: 0.55 Type: io
	Block Utilization: 0.62 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         70                               0.628571                     0.371429   
       clb         10                                   12.7                          5.1   
Absorbed logical nets 90 out of 167 nets, 77 nets not absorbed.

Netlist conversion complete.

# Packing took 0.05 seconds (max_rss 21.4 MiB, delta_rss +1.1 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'spi_top.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.049968 seconds).
Warning 3: Treated 1 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.05 seconds (max_rss 59.6 MiB, delta_rss +38.2 MiB)
Warning 4: Netlist contains 1 global net to non-global architecture pin connections
Warning 5: Logic block #9 ($false) has only 1 output pin '$false.O[3]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 77
Netlist num_blocks: 80
Netlist EMPTY blocks: 0.
Netlist io blocks: 70.
Netlist clb blocks: 10.
Netlist inputs pins: 26
Netlist output pins: 44

Pb types usage...
  io         : 70
   inpad     : 26
   outpad    : 44
  clb        : 10
   fle       : 84
    ble6     : 84
     lut6    : 84
      lut    : 84
     ff      : 57

# Create Device
## Build Device Grid
FPGA sized to 6 x 6: 36 grid tiles (auto)

Resource usage...
	Netlist
		70	blocks of type: io
	Architecture
		128	blocks of type: io
	Netlist
		10	blocks of type: clb
	Architecture
		16	blocks of type: clb

Device Utilization: 0.52 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.55 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.62 Logical Block: clb

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 2880
OPIN->CHANX/CHANY edge count after creating direct connections: 2880
CHAN->CHAN type edge count:18464
## Build routing resource graph took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 3268
  RR Graph Edges: 22416
# Create Device took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 1792
OPIN->CHANX/CHANY edge count after creating direct connections: 1792
CHAN->CHAN type edge count:11800
## Build routing resource graph took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 2640
  RR Graph Edges: 14664
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.03 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

There are 153 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 440

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 6.87639 td_cost: 2.10444e-08
Initial placement estimated Critical Path Delay (CPD): 1.57148 ns
Initial placement estimated setup Total Negative Slack (sTNS): -82.1889 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -1.57148 ns

Initial placement estimated setup slack histogram:
[ -1.6e-09: -1.5e-09)  2 (  2.4%) |*****
[ -1.5e-09: -1.4e-09)  1 (  1.2%) |**
[ -1.4e-09: -1.3e-09)  5 (  6.0%) |************
[ -1.3e-09: -1.2e-09) 13 ( 15.7%) |*******************************
[ -1.2e-09: -1.1e-09) 13 ( 15.7%) |*******************************
[ -1.1e-09: -9.7e-10) 20 ( 24.1%) |************************************************
[ -9.7e-10: -8.7e-10)  5 (  6.0%) |************
[ -8.7e-10: -7.7e-10)  2 (  2.4%) |*****
[ -7.7e-10: -6.7e-10) 12 ( 14.5%) |*****************************
[ -6.7e-10: -5.7e-10) 10 ( 12.0%) |************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 172
Warning 6: Starting t: 35 of 80 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 6.7e-04   0.957       5.66 1.775e-08    1.594      -81.1   -1.594   0.407  0.0224    5.0     1.00       172  0.200
   2    0.0 6.3e-04   0.983       5.40 1.5324e-08   1.481      -78.9   -1.481   0.349  0.0134    4.8     1.29       344  0.950
   3    0.0 6.0e-04   0.987       5.17 1.1929e-08   1.438      -79.7   -1.438   0.221  0.0089    4.4     2.06       516  0.950
   4    0.0 5.7e-04   0.996       5.06 7.3082e-09   1.406        -77   -1.406   0.186  0.0019    3.4     3.74       688  0.950
   5    0.0 5.4e-04   0.994       5.00 4.8527e-09   1.457      -80.2   -1.457   0.215  0.0068    2.6     5.27       860  0.950
   6    0.0 5.1e-04   0.995       4.91 3.2015e-09   1.500      -77.1   -1.500   0.227  0.0050    2.0     6.28      1032  0.950
   7    0.0 4.9e-04   0.998       4.88 3.5742e-09   1.438      -79.3   -1.438   0.244  0.0027    1.6     7.02      1204  0.950
   8    0.0 4.6e-04   0.995       4.80 3.0357e-09   1.457      -79.9   -1.457   0.285  0.0022    1.3     7.55      1376  0.950
   9    0.0 4.4e-04   0.999       4.75 3.0206e-09   1.423      -76.6   -1.423   0.174  0.0010    1.1     7.89      1548  0.950
  10    0.0 4.2e-04   0.993       4.80 2.7144e-09   1.431      -77.5   -1.431   0.169  0.0031    1.0     8.00      1720  0.950
  11    0.0 4.0e-04   0.999       4.78 2.2751e-09   1.476      -77.7   -1.476   0.192  0.0014    1.0     8.00      1892  0.950
  12    0.0 3.8e-04   0.999       4.77 2.2682e-09   1.476      -77.6   -1.476   0.151  0.0008    1.0     8.00      2064  0.950
  13    0.0 3.6e-04   0.999       4.75 2.2659e-09   1.476      -77.5   -1.476   0.227  0.0014    1.0     8.00      2236  0.950
  14    0.0 3.4e-04   1.000       4.75 2.2467e-09   1.500        -77   -1.500   0.163  0.0001    1.0     8.00      2408  0.950
  15    0.0 3.2e-04   1.000       4.76 2.8877e-09   1.406      -76.7   -1.406   0.209  0.0004    1.0     8.00      2580  0.950
  16    0.0 3.1e-04   0.999       4.74 2.9179e-09   1.406      -76.8   -1.406   0.215  0.0010    1.0     8.00      2752  0.950
  17    0.0 2.9e-04   1.001       4.75 2.9851e-09   1.423      -76.6   -1.423   0.145  0.0008    1.0     8.00      2924  0.950
  18    0.0 2.3e-04   0.996       4.79 2.8843e-09   1.406      -76.5   -1.406   0.186  0.0016    1.0     8.00      3096  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=4.79662, TD costs=2.85882e-09, CPD=  1.406 (ns) 
  19    0.0 2.2e-04   0.998       4.77 2.8619e-09   1.406      -76.5   -1.406   0.151  0.0004    1.0     8.00      3268  0.950
  20    0.0 2.1e-04   0.997       4.75 2.8389e-09   1.457      -79.9   -1.457   0.215  0.0009    1.0     8.00      3440  0.950
  21    0.0 2.0e-04   0.998       4.77 3.0202e-09   1.438      -79.2   -1.438   0.238  0.0008    1.0     8.00      3612  0.950
  22    0.0 1.9e-04   1.000       4.76 3.0055e-09   1.438      -79.2   -1.438   0.227  0.0004    1.0     8.00      3784  0.950
  23    0.0 1.8e-04   1.000       4.74 3.0186e-09   1.438      -79.2   -1.438   0.157  0.0003    1.0     8.00      3956  0.950
  24    0.0 1.7e-04   0.999       4.74 3.0255e-09   1.438      -79.2   -1.438   0.203  0.0005    1.0     8.00      4128  0.950
  25    0.0 1.6e-04   1.000       4.73 3.0118e-09   1.438      -79.1   -1.438   0.186  0.0000    1.0     8.00      4300  0.950
  26    0.0 1.6e-04   1.000       4.74 3.0386e-09   1.438      -79.2   -1.438   0.203  0.0001    1.0     8.00      4472  0.950
  27    0.0 1.5e-04   1.000       4.77 2.2187e-09   1.500      -76.9   -1.500   0.157  0.0001    1.0     8.00      4644  0.950
  28    0.0 1.4e-04   0.999       4.77 2.1133e-09   1.519      -76.8   -1.519   0.116  0.0009    1.0     8.00      4816  0.950
  29    0.0 1.1e-04   0.999       4.77 2.9207e-09   1.409      -76.2   -1.409   0.169  0.0010    1.0     8.00      4988  0.800
  30    0.0 1.1e-04   0.999       4.77 2.8656e-09   1.409      -76.2   -1.409   0.238  0.0014    1.0     8.00      5160  0.950
  31    0.0 1.0e-04   0.999       4.73 2.075e-09    1.519      -76.7   -1.519   0.116  0.0002    1.0     8.00      5332  0.950
  32    0.0 8.1e-05   1.000       4.73 2.1092e-09   1.519      -76.8   -1.519   0.174  0.0000    1.0     8.00      5504  0.800
  33    0.0 7.7e-05   0.998       4.73 3.1163e-09   1.438        -79   -1.438   0.198  0.0019    1.0     8.00      5676  0.950
  34    0.0 7.3e-05   0.999       4.73 2.8561e-09   1.434      -79.8   -1.434   0.134  0.0006    1.0     8.00      5848  0.950
  35    0.0 0.0e+00   0.999       4.72 3.0261e-09   1.438      -78.9   -1.438   0.203  0.0003    1.0     8.00      6020  0.800
## Placement Quench took 0.00 seconds (max_rss 59.8 MiB)
post-quench CPD = 1.51919 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 307

Completed placement consistency check successfully.

Swaps called: 6100

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.40571 ns, Fmax: 711.385 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.40571 ns
Placement estimated setup Total Negative Slack (sTNS): -76.4688 ns

Placement estimated setup slack histogram:
[ -1.4e-09: -1.3e-09)  1 (  1.2%) |**
[ -1.3e-09: -1.2e-09)  1 (  1.2%) |**
[ -1.2e-09: -1.1e-09)  3 (  3.6%) |*******
[ -1.1e-09: -1.1e-09) 22 ( 26.5%) |************************************************
[ -1.1e-09: -9.7e-10) 11 ( 13.3%) |************************
[ -9.7e-10: -8.9e-10) 18 ( 21.7%) |***************************************
[ -8.9e-10:   -8e-10)  0 (  0.0%) |
[   -8e-10: -7.1e-10)  5 (  6.0%) |***********
[ -7.1e-10: -6.3e-10)  9 ( 10.8%) |********************
[ -6.3e-10: -5.4e-10) 13 ( 15.7%) |****************************

Placement estimated geomean non-virtual intra-domain period: 1.40571 ns (711.385 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 1.40571 ns (711.385 MHz)

Placement cost: 1, bb_cost: 4.79662, td_cost: 2.85882e-09, 

Placement resource usage:
  io  implemented as io : 70
  clb implemented as clb: 10

Placement number of temperatures: 35
Placement total # of swap attempts: 6100
	Swaps accepted: 1248 (20.5 %)
	Swaps rejected: 4582 (75.1 %)
	Swaps aborted :  270 ( 4.4 %)


Percentage of different move types:
	Uniform move: 31.61 % (acc=25.67 %, rej=74.33 %, aborted=0.00 %)
	Median move: 12.69 % (acc=10.08 %, rej=66.41 %, aborted=23.51 %)
	W. Centroid move: 22.00 % (acc=24.14 %, rej=75.86 %, aborted=0.00 %)
	Centroid move: 28.00 % (acc=19.15 %, rej=80.04 %, aborted=0.82 %)
	W. Median move: 4.93 % (acc=7.31 %, rej=68.11 %, aborted=24.58 %)
	Crit. Uniform move: 0.66 % (acc=2.50 %, rej=97.50 %, aborted=0.00 %)
	Feasible Region move: 0.11 % (acc=14.29 %, rej=85.71 %, aborted=0.00 %)

Placement Quench timing analysis took 0.000195707 seconds (0.000164419 STA, 3.1288e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00886394 seconds (0.00750344 STA, 0.00136051 slack) (38 full updates: 38 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.03 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

# Routing
Initializing minimum channel width search based on maximum CLB pins

Attempting to route at 52 channels (binary search bounds: [-1, -1])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 1600
OPIN->CHANX/CHANY edge count after creating direct connections: 1600
CHAN->CHAN type edge count:9560
## Build routing resource graph took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 2428
  RR Graph Edges: 12232
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 27 ( 15.8%) |***************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  7 (  4.1%) |**********
[      0.3:      0.4) 21 ( 12.3%) |*******************************
[      0.4:      0.5) 33 ( 19.3%) |************************************************
[      0.5:      0.6) 20 ( 11.7%) |*****************************
[      0.6:      0.7) 22 ( 12.9%) |********************************
[      0.7:      0.8) 21 ( 12.3%) |*******************************
[      0.8:      0.9) 16 (  9.4%) |***********************
[      0.9:        1)  4 (  2.3%) |******
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    5836      76     153      53 ( 2.183%)     492 (23.7%)    1.838     -95.46     -1.838     -1.689     -0.174      N/A
Incr Slack updates 38 in 0.000401701 sec
Full Max Req/Worst Slack updates 21 in 9.19e-05 sec
Incr Max Req/Worst Slack updates 17 in 7.733e-05 sec
Incr Criticality updates 11 in 0.000177979 sec
Full Criticality updates 27 in 0.00047508 sec
   2    0.0     0.5    0    4912      45     116      30 ( 1.236%)     503 (24.2%)    1.838     -95.40     -1.838     -1.556     -0.174      N/A
   3    0.0     0.6    0    4169      28      84      26 ( 1.071%)     512 (24.6%)    1.838     -95.77     -1.838     -1.679     -0.174      N/A
   4    0.0     0.8    2    3972      27      92      13 ( 0.535%)     528 (25.4%)    1.838     -96.08     -1.838     -1.526     -0.174      N/A
   5    0.0     1.1    0    3861      18      78      10 ( 0.412%)     529 (25.4%)    1.838     -96.24     -1.838     -1.535     -0.174      N/A
   6    0.0     1.4    1    1362      11      44       8 ( 0.329%)     532 (25.6%)    1.838     -96.30     -1.838     -1.424     -0.174      N/A
   7    0.0     1.9    0    2621      14      58       3 ( 0.124%)     544 (26.2%)    1.838     -96.50     -1.838    -0.9208     -0.174      N/A
   8    0.0     2.4    0     584       5      29       2 ( 0.082%)     550 (26.4%)    1.838     -96.89     -1.838    -0.9208     -0.174      N/A
   9    0.0     3.1    0     221       2      12       1 ( 0.041%)     550 (26.4%)    1.838     -96.89     -1.838    -0.9208     -0.174      N/A
  10    0.0     4.1    0     230       2      12       0 ( 0.000%)     552 (26.5%)    1.838     -97.56     -1.838    -0.9208     -0.174        9
Restoring best routing
Critical path: 1.83753 ns
Successfully routed after 10 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 27 ( 15.8%) |******************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  6 (  3.5%) |*********
[      0.3:      0.4) 18 ( 10.5%) |****************************
[      0.4:      0.5) 18 ( 10.5%) |****************************
[      0.5:      0.6) 18 ( 10.5%) |****************************
[      0.6:      0.7) 31 ( 18.1%) |************************************************
[      0.7:      0.8) 21 ( 12.3%) |*********************************
[      0.8:      0.9) 15 (  8.8%) |***********************
[      0.9:        1) 17 (  9.9%) |**************************
Router Stats: total_nets_routed: 228 total_connections_routed: 678 total_heap_pushes: 27768 total_heap_pops: 9758

Attempting to route at 26 channels (binary search bounds: [-1, 52])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 928
OPIN->CHANX/CHANY edge count after creating direct connections: 928
CHAN->CHAN type edge count:4790
## Build routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1972
  RR Graph Edges: 6790
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 27 ( 15.8%) |***************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  7 (  4.1%) |**********
[      0.3:      0.4) 21 ( 12.3%) |*******************************
[      0.4:      0.5) 33 ( 19.3%) |************************************************
[      0.5:      0.6) 20 ( 11.7%) |*****************************
[      0.6:      0.7) 22 ( 12.9%) |********************************
[      0.7:      0.8) 21 ( 12.3%) |*******************************
[      0.8:      0.9) 16 (  9.4%) |***********************
[      0.9:        1)  4 (  2.3%) |******
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    6145      76     153      74 ( 3.753%)     579 (55.7%)    2.128     -97.25     -2.128     -3.485     -0.159      N/A
   2    0.0     0.5    1    5537      58     135      58 ( 2.941%)     575 (55.3%)    2.128     -97.24     -2.128     -3.965     -0.159      N/A
   3    0.0     0.6    0    6707      60     137      61 ( 3.093%)     611 (58.7%)    2.128     -98.60     -2.128     -3.301     -0.159      N/A
   4    0.0     0.8    4    6817      55     132      57 ( 2.890%)     625 (60.1%)    2.134     -98.62     -2.134     -3.214     -0.159      N/A
   5    0.0     1.1    0    8507      55     127      41 ( 2.079%)     645 (62.0%)    2.131     -101.8     -2.131     -3.789     -0.159      N/A
   6    0.0     1.4    0    8398      49     124      42 ( 2.130%)     660 (63.5%)    2.163     -104.9     -2.163     -3.957     -0.159      N/A
   7    0.0     1.9    3    7906      44     100      37 ( 1.876%)     707 (68.0%)    2.163     -105.5     -2.163     -3.328     -0.159      N/A
   8    0.0     2.4    2    7236      39     100      27 ( 1.369%)     692 (66.5%)    2.170     -103.5     -2.170     -3.307     -0.160      N/A
   9    0.0     3.1    1    7789      39      86      31 ( 1.572%)     712 (68.5%)    2.163     -106.5     -2.163     -3.331     -0.160      N/A
  10    0.0     4.1    0    7019      34      82      34 ( 1.724%)     738 (71.0%)    2.220     -106.9     -2.220     -3.539     -0.160       43
  11    0.0     5.3    1    7386      34      89      26 ( 1.318%)     744 (71.5%)    2.363     -107.2     -2.363     -3.350     -0.160       67
  12    0.0     6.9    1    7525      40      99      29 ( 1.471%)     762 (73.3%)    2.224     -106.7     -2.224     -3.926     -0.160       57
  13    0.0     9.0    0    7284      36      97      31 ( 1.572%)     792 (76.2%)    2.357     -111.5     -2.357     -3.411     -0.160      106
  14    0.0    11.6    0    6186      37     106      29 ( 1.471%)     779 (74.9%)    2.308     -113.8     -2.308     -3.935     -0.160      180
  15    0.0    15.1    1    6405      36      98      27 ( 1.369%)     781 (75.1%)    2.653     -111.8     -2.653     -4.328     -0.187      inf
  16    0.0    19.7    1    5013      31      96      23 ( 1.166%)     773 (74.3%)    2.440     -112.6     -2.440     -4.328     -0.187      576
  17    0.0    25.6    0    4426      31      92      23 ( 1.166%)     761 (73.2%)    2.308     -110.4     -2.308     -4.375     -0.187      111
  18    0.0    33.3    0    5326      30      82      22 ( 1.116%)     762 (73.3%)    2.482     -107.2     -2.482     -5.074     -0.261      100
  19    0.0    43.3    0    4359      33      92      22 ( 1.116%)     785 (75.5%)    2.672     -110.4     -2.672     -4.444     -0.262       87
  20    0.0    56.2    0    5348      28      79      27 ( 1.369%)     788 (75.8%)    2.440     -108.3     -2.440     -4.975     -0.262       89
  21    0.0    73.1    0    6509      36      91      26 ( 1.318%)     777 (74.7%)    2.579     -111.6     -2.579     -6.318     -0.338      144
  22    0.0    95.0    0    6626      38     101      27 ( 1.369%)     782 (75.2%)    2.880     -125.1     -2.880     -13.30     -0.468      192
  23    0.0   123.5    0    6448      35     104      26 ( 1.318%)     760 (73.1%)    2.880     -126.7     -2.880     -10.88     -0.491      224
  24    0.0   160.6    0    6173      34      84      20 ( 1.014%)     781 (75.1%)    3.138     -122.5     -3.138     -11.65     -0.467      292
  25    0.0   208.8    0    5331      27      77      16 ( 0.811%)     769 (73.9%)    2.880     -124.3     -2.880     -8.573     -0.491      214
  26    0.0   271.4    0    5615      29      75      22 ( 1.116%)     777 (74.7%)    2.880     -124.9     -2.880     -7.372     -0.467      134
  27    0.0   352.8    0    6340      31      82      19 ( 0.963%)     770 (74.0%)    2.880     -126.2     -2.880     -7.825     -0.467      168
  28    0.0   458.7    0    4969      31      85      25 ( 1.268%)     758 (72.9%)    3.653     -148.6     -3.653     -11.57     -0.983      156
  29    0.0   596.3    0    6632      34      83      21 ( 1.065%)     774 (74.4%)    3.217     -130.8     -3.217     -9.398     -0.522      248
  30    0.0   775.1    0    4560      31      77      21 ( 1.065%)     770 (74.0%)    2.960     -117.7     -2.960     -7.890     -0.338      254
  31    0.0  1007.7    0    4988      30      76      16 ( 0.811%)     764 (73.5%)    2.960     -115.5     -2.960     -11.15     -0.688      312
  32    0.0  1310.0    0    4620      28      70      22 ( 1.116%)     779 (74.9%)    3.386     -137.3     -3.386     -14.14     -0.716      213
  33    0.0  1703.0    1    5199      28      70      26 ( 1.318%)     782 (75.2%)    3.386     -135.8     -3.386     -14.08     -0.716      228
  34    0.0  2213.9    0    4711      30      74      23 ( 1.166%)     782 (75.2%)    3.386     -137.4     -3.386     -14.13     -0.716      357
  35    0.0  2878.1    0    5264      32      92      19 ( 0.963%)     784 (75.4%)    3.562     -139.8     -3.562     -21.70     -1.059      426
  36    0.0  3741.5    0    6036      28      64      19 ( 0.963%)     792 (76.2%)    3.562     -142.6     -3.562     -16.58     -0.892      362
  37    0.0  4863.9    0    6498      25      56      18 ( 0.913%)     784 (75.4%)    3.214     -126.0     -3.214     -12.05     -0.543      291
  38    0.0  6323.1    0    4536      22      53      19 ( 0.963%)     779 (74.9%)    2.991     -126.2     -2.991     -10.72     -0.543      265
  39    0.0  8220.0    0    5773      35      94      20 ( 1.014%)     772 (74.2%)    2.941     -114.5     -2.941     -10.51     -0.602      239
  40    0.0 10686.0    0    4389      30      80      20 ( 1.014%)     773 (74.3%)    2.941     -114.4     -2.941     -10.51     -0.602      256
  41    0.0 13891.9    0    5665      32      97      22 ( 1.116%)     763 (73.4%)    2.941     -112.8     -2.941     -11.21     -0.602      316
  42    0.0 18059.4    0    4758      33     101      25 ( 1.268%)     769 (73.9%)    2.941     -112.8     -2.941     -11.13     -0.602      385
  43    0.0 23477.2    0    4574      29      90      17 ( 0.862%)     774 (74.4%)    3.750     -151.4     -3.750     -22.94     -1.510      937
  44    0.0 30520.4    0    4978      31      85      18 ( 0.913%)     785 (75.5%)    3.750     -153.1     -3.750     -18.60     -1.173      591
  45    0.0 39676.5    0    5750      33      93      15 ( 0.761%)     775 (74.5%)    3.750     -153.1     -3.750     -18.01     -1.173      832
  46    0.0 51579.5    0    5409      28      77      17 ( 0.862%)     769 (73.9%)    3.750     -152.9     -3.750     -18.68     -1.173      485
  47    0.0 67053.3    0    5771      33      86      23 ( 1.166%)     774 (74.4%)    3.750     -152.8     -3.750     -22.24     -1.510      578
  48    0.0 87169.3    0    5712      32      85      21 ( 1.065%)     758 (72.9%)    2.941     -111.3     -2.941     -16.41     -1.025      932
  49    0.0 1.1e+05    0    5993      31      84      22 ( 1.116%)     759 (73.0%)    2.941     -116.3     -2.941     -16.62     -0.974     1121
  50    0.0 1.5e+05    0    5259      30      86      27 ( 1.369%)     754 (72.5%)    2.941     -116.8     -2.941     -16.62     -0.974     1982
Routing failed.

Failed routing attempt #0
Total number of overused nodes: 27
Total number of overused nodes is larger than the logging limit (20).
Displaying the first 20 entries.
Routing Failure Diagnostics: Printing Overused Nodes Information
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- -------
   No.  NodeId  Occupancy  Capacity  RR Node    Direction    Side     PTC    Xlow    Ylow   Xhigh   Yhigh
                                        type                          NUM                                
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- -------
     0     511          2         1     IPIN          N/A    LEFT      23       2       1       2       1
     1     637          2         1     IPIN          N/A    LEFT      23       2       3       2       3
     2    1213          2         1     IPIN          N/A  BOTTOM      30       4       2       4       2
     3    1527          2         1    CHANX      DEC_DIR     N/A       7       1       0       3       0
     4    1540          2         1    CHANX      INC_DIR     N/A      20       1       0       2       0
     5    1545          2         1    CHANX      DEC_DIR     N/A      25       1       0       4       0
     6    1566          2         1    CHANX      INC_DIR     N/A       2       1       1       4       1
     7    1569          2         1    CHANX      DEC_DIR     N/A       5       1       1       1       1
     8    1594          2         1    CHANX      INC_DIR     N/A      20       2       1       4       1
     9    1601          2         1    CHANX      DEC_DIR     N/A      23       3       1       4       1
    10    1604          2         1    CHANX      INC_DIR     N/A       8       4       1       4       1
    11    1650          2         1    CHANX      INC_DIR     N/A       2       4       2       4       2
    12    1689          2         1    CHANX      DEC_DIR     N/A      25       2       3       4       3
    13    1705          2         1    CHANX      DEC_DIR     N/A       3       1       4       1       4
    14    1714          2         1    CHANX      INC_DIR     N/A      12       1       4       2       4
    15    1728          2         1    CHANX      INC_DIR     N/A       2       2       4       4       4
    16    1756          2         1    CHANY      INC_DIR     N/A      10       0       1       0       1
    17    1774          2         1    CHANY      INC_DIR     N/A      10       0       2       0       4
    18    1783          2         1    CHANY      DEC_DIR     N/A      21       0       3       0       4
    19    1795          2         1    CHANY      DEC_DIR     N/A       5       1       1       1       1

Final Net Connection Criticality Histogram:
[        0:      0.1) 27 ( 15.8%) |************************************
[      0.1:      0.2)  6 (  3.5%) |********
[      0.2:      0.3)  4 (  2.3%) |*****
[      0.3:      0.4) 25 ( 14.6%) |*********************************
[      0.4:      0.5) 23 ( 13.5%) |*******************************
[      0.5:      0.6) 36 ( 21.1%) |************************************************
[      0.6:      0.7) 20 ( 11.7%) |***************************
[      0.7:      0.8)  6 (  3.5%) |********
[      0.8:      0.9) 14 (  8.2%) |*******************
[      0.9:        1) 10 (  5.8%) |*************
Router Stats: total_nets_routed: 1771 total_connections_routed: 4578 total_heap_pushes: 296405 total_heap_pops: 121419

Attempting to route at 40 channels (binary search bounds: [26, 52])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 1152
OPIN->CHANX/CHANY edge count after creating direct connections: 1152
CHAN->CHAN type edge count:7348
## Build routing resource graph took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 2220
  RR Graph Edges: 9572
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 27 ( 15.8%) |***************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  7 (  4.1%) |**********
[      0.3:      0.4) 21 ( 12.3%) |*******************************
[      0.4:      0.5) 33 ( 19.3%) |************************************************
[      0.5:      0.6) 20 ( 11.7%) |*****************************
[      0.6:      0.7) 22 ( 12.9%) |********************************
[      0.7:      0.8) 21 ( 12.3%) |*******************************
[      0.8:      0.9) 16 (  9.4%) |***********************
[      0.9:        1)  4 (  2.3%) |******
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    6100      76     153      61 ( 2.748%)     503 (31.4%)    2.048     -97.17     -2.048     -3.591     -0.250      N/A
   2    0.0     0.5    2    4861      51     121      42 ( 1.892%)     523 (32.7%)    2.048     -97.18     -2.048     -3.341     -0.170      N/A
   3    0.0     0.6    0    4997      35     101      32 ( 1.441%)     543 (33.9%)    2.048     -97.32     -2.048     -2.799     -0.170      N/A
   4    0.0     0.8    0    4934      34     102      24 ( 1.081%)     549 (34.3%)    2.048     -97.58     -2.048     -3.290     -0.250      N/A
   5    0.0     1.1    0    4346      23      77      18 ( 0.811%)     550 (34.4%)    2.048     -98.74     -2.048     -3.286     -0.250      N/A
   6    0.0     1.4    0    4307      18      74       8 ( 0.360%)     565 (35.3%)    2.048     -98.53     -2.048     -3.048     -0.170      N/A
   7    0.0     1.9    1    1232      12      46       7 ( 0.315%)     566 (35.4%)    2.052     -99.79     -2.052     -2.814     -0.170      N/A
   8    0.0     2.4    0    2639       8      41       5 ( 0.225%)     571 (35.7%)    2.052     -99.18     -2.052     -2.814     -0.170      N/A
   9    0.0     3.1    0    2550       6      29       1 ( 0.045%)     572 (35.8%)    2.052     -99.79     -2.052     -2.814     -0.170      N/A
  10    0.0     4.1    0     401       4      13       0 ( 0.000%)     575 (35.9%)    2.052     -99.96     -2.052     -2.814     -0.170       10
Restoring best routing
Critical path: 2.05182 ns
Successfully routed after 10 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 27 ( 15.8%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3) 13 (  7.6%) |***********************
[      0.3:      0.4) 16 (  9.4%) |****************************
[      0.4:      0.5) 22 ( 12.9%) |***************************************
[      0.5:      0.6) 22 ( 12.9%) |***************************************
[      0.6:      0.7) 27 ( 15.8%) |************************************************
[      0.7:      0.8) 16 (  9.4%) |****************************
[      0.8:      0.9) 21 ( 12.3%) |*************************************
[      0.9:        1)  7 (  4.1%) |************
Router Stats: total_nets_routed: 267 total_connections_routed: 757 total_heap_pushes: 36367 total_heap_pops: 13532

Attempting to route at 34 channels (binary search bounds: [26, 40])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 1056
OPIN->CHANX/CHANY edge count after creating direct connections: 1056
CHAN->CHAN type edge count:6370
## Build routing resource graph took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 2112
  RR Graph Edges: 8498
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 27 ( 15.8%) |***************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  7 (  4.1%) |**********
[      0.3:      0.4) 21 ( 12.3%) |*******************************
[      0.4:      0.5) 33 ( 19.3%) |************************************************
[      0.5:      0.6) 20 ( 11.7%) |*****************************
[      0.6:      0.7) 22 ( 12.9%) |********************************
[      0.7:      0.8) 21 ( 12.3%) |*******************************
[      0.8:      0.9) 16 (  9.4%) |***********************
[      0.9:        1)  4 (  2.3%) |******
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    5445      76     153      69 ( 3.267%)     538 (39.6%)    2.034     -97.14     -2.034     -2.735     -0.184      N/A
   2    0.0     0.5    1    4926      54     131      36 ( 1.705%)     528 (38.8%)    2.034     -97.15     -2.034     -2.494     -0.161      N/A
   3    0.0     0.6    0    5120      41     101      36 ( 1.705%)     552 (40.6%)    2.034     -97.43     -2.034     -2.757     -0.161      N/A
   4    0.0     0.8    1    5422      41     115      31 ( 1.468%)     555 (40.8%)    2.034     -98.24     -2.034     -2.300     -0.161      N/A
   5    0.0     1.1    1    5713      37     106      28 ( 1.326%)     576 (42.4%)    2.034     -99.10     -2.034     -2.718     -0.161      N/A
   6    0.0     1.4    0    4727      29      86      28 ( 1.326%)     606 (44.6%)    2.034     -99.78     -2.034     -2.300     -0.161      N/A
   7    0.0     1.9    1    5838      30      82      24 ( 1.136%)     604 (44.4%)    2.034     -100.7     -2.034     -2.888     -0.184      N/A
   8    0.0     2.4    1    1259      17      49      11 ( 0.521%)     631 (46.4%)    2.034     -104.8     -2.034     -2.866     -0.163      N/A
   9    0.0     3.1    0    4274      20      59      12 ( 0.568%)     637 (46.8%)    2.034     -107.5     -2.034     -2.694     -0.161      N/A
  10    0.0     4.1    0    3109      21      54      14 ( 0.663%)     640 (47.1%)    2.034     -104.4     -2.034     -2.421     -0.161       18
  11    0.0     5.3    2    4425      20      69      11 ( 0.521%)     663 (48.8%)    2.034     -102.4     -2.034     -2.377     -0.161       21
  12    0.0     6.9    0    2293      10      32       5 ( 0.237%)     670 (49.3%)    2.034     -107.1     -2.034     -2.221     -0.163       24
  13    0.0     9.0    0    1908      11      20       5 ( 0.237%)     699 (51.4%)    2.034     -108.4     -2.034     -2.221     -0.163       21
  14    0.0    11.6    0    1827       9      15       5 ( 0.237%)     692 (50.9%)    2.034     -109.2     -2.034     -2.221     -0.163       20
  15    0.0    15.1    1    1678       6      19       2 ( 0.095%)     704 (51.8%)    2.034     -109.4     -2.034     -2.266     -0.163       22
  16    0.0    19.7    0     449       3       9       0 ( 0.000%)     714 (52.5%)    2.034     -109.6     -2.034     -2.266     -0.163       20
Restoring best routing
Critical path: 2.03435 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 27 ( 15.8%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3) 12 (  7.0%) |*********************
[      0.3:      0.4) 14 (  8.2%) |*************************
[      0.4:      0.5) 22 ( 12.9%) |***************************************
[      0.5:      0.6) 25 ( 14.6%) |********************************************
[      0.6:      0.7) 12 (  7.0%) |*********************
[      0.7:      0.8) 24 ( 14.0%) |*******************************************
[      0.8:      0.9) 17 (  9.9%) |******************************
[      0.9:        1) 18 ( 10.5%) |********************************
Router Stats: total_nets_routed: 425 total_connections_routed: 1100 total_heap_pushes: 58413 total_heap_pops: 22550

Attempting to route at 30 channels (binary search bounds: [26, 34])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 992
OPIN->CHANX/CHANY edge count after creating direct connections: 992
CHAN->CHAN type edge count:5738
## Build routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 2044
  RR Graph Edges: 7802
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 27 ( 15.8%) |***************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  7 (  4.1%) |**********
[      0.3:      0.4) 21 ( 12.3%) |*******************************
[      0.4:      0.5) 33 ( 19.3%) |************************************************
[      0.5:      0.6) 20 ( 11.7%) |*****************************
[      0.6:      0.7) 22 ( 12.9%) |********************************
[      0.7:      0.8) 21 ( 12.3%) |*******************************
[      0.8:      0.9) 16 (  9.4%) |***********************
[      0.9:        1)  4 (  2.3%) |******
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    4668      76     153      68 ( 3.327%)     517 (43.1%)    1.897     -89.67     -1.897     -1.188     -0.133      N/A
   2    0.0     0.5    1    4293      56     132      43 ( 2.104%)     528 (44.0%)    1.875     -89.94     -1.875     -1.331     -0.133      N/A
   3    0.0     0.6    0    4796      47     120      43 ( 2.104%)     555 (46.2%)    1.875     -93.09     -1.875     -1.245     -0.129      N/A
   4    0.0     0.8    0    4364      40     109      38 ( 1.859%)     559 (46.6%)    1.875     -91.72     -1.875    -0.8766     -0.135      N/A
   5    0.0     1.1    1    4932      48     116      35 ( 1.712%)     597 (49.8%)    1.875     -95.33     -1.875     -1.123     -0.118      N/A
   6    0.0     1.4    1    4665      38     107      27 ( 1.321%)     624 (52.0%)    1.875     -95.14     -1.875     -1.167     -0.130      N/A
   7    0.0     1.9    2    4947      39     103      31 ( 1.517%)     612 (51.0%)    1.875     -99.08     -1.875     -1.093     -0.136      N/A
   8    0.0     2.4    0    3890      33      81      23 ( 1.125%)     641 (53.4%)    2.082     -96.03     -2.082    -0.9542     -0.130      N/A
   9    0.0     3.1    2    4457      28      76      18 ( 0.881%)     660 (55.0%)    2.143     -96.99     -2.143    -0.9542     -0.130      N/A
  10    0.0     4.1    0    3720      20      62      15 ( 0.734%)     672 (56.0%)    2.082     -98.82     -2.082    -0.7362     -0.130       29
  11    0.0     5.3    0    2925      19      55       9 ( 0.440%)     662 (55.2%)    2.243     -99.93     -2.243    -0.7362     -0.130       26
  12    0.0     6.9    0    5223      21      49       9 ( 0.440%)     701 (58.4%)    2.049     -101.8     -2.049    -0.6703     -0.130       22
  13    0.0     9.0    1    1938      14      29       9 ( 0.440%)     700 (58.3%)    2.018     -101.8     -2.018    -0.6458     -0.110       20
  14    0.0    11.6    1    2409      13      32       7 ( 0.342%)     693 (57.8%)    2.107     -100.6     -2.107    -0.6703     -0.130       22
  15    0.0    15.1    0    3454      12      45       3 ( 0.147%)     690 (57.5%)    2.018     -116.3     -2.018    -0.4721     -0.130       24
  16    0.0    19.7    0    3090      14      51       6 ( 0.294%)     719 (59.9%)    2.018     -109.0     -2.018    -0.8354     -0.130       21
  17    0.0    25.6    0    1458      11      34       2 ( 0.098%)     699 (58.2%)    2.018     -101.9     -2.018    -0.8354     -0.130       23
  18    0.0    33.3    0    2523      11      38       3 ( 0.147%)     715 (59.6%)    2.018     -118.7     -2.018    -0.8354     -0.130       21
  19    0.0    43.3    0    2193      12      37       3 ( 0.147%)     713 (59.4%)    2.442     -102.2     -2.442    -0.8354     -0.130       22
  20    0.0    56.2    0    2178       5      14       5 ( 0.245%)     700 (58.3%)    2.740     -102.9     -2.740     -1.058     -0.169       23
  21    0.0    73.1    0    3598       7      21       5 ( 0.245%)     725 (60.4%)    2.169     -102.1     -2.169    -0.6577     -0.130       28
  22    0.0    95.0    1    1117      12      37       4 ( 0.196%)     713 (59.4%)    2.042     -103.8     -2.042    -0.6858     -0.110       32
  23    0.0   123.5    0    1995      12      35       2 ( 0.098%)     763 (63.6%)    2.652     -105.0     -2.652     -1.176     -0.269       38
  24    0.0   160.6    0    1243       5      17       2 ( 0.098%)     740 (61.7%)    2.042     -103.9     -2.042    -0.7583     -0.130       34
  25    0.0   208.8    0    1632      10      23       1 ( 0.049%)     765 (63.8%)    2.652     -104.7     -2.652    -0.7583     -0.130       34
  26    0.0   271.4    0     466       3       3       2 ( 0.098%)     742 (61.8%)    2.042     -103.5     -2.042    -0.7583     -0.130       30
  27    0.0   352.8    0     683       8      21       1 ( 0.049%)     765 (63.8%)    2.652     -104.8     -2.652    -0.7583     -0.130       32
  28    0.0   458.7    0     640       4       8       1 ( 0.049%)     747 (62.2%)    2.042     -104.1     -2.042    -0.7583     -0.130       30
  29    0.0   596.3    0     653       7      16       1 ( 0.049%)     759 (63.2%)    2.275     -104.7     -2.275    -0.7583     -0.130       30
  30    0.0   775.1    0     754       5      14       2 ( 0.098%)     754 (62.8%)    2.042     -104.4     -2.042    -0.7583     -0.130       30
  31    0.0  1007.7    0     557       7      16       0 ( 0.000%)     750 (62.5%)    2.042     -104.2     -2.042    -0.7583     -0.130       31
Restoring best routing
Critical path: 2.0416 ns
Successfully routed after 31 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 27 ( 15.8%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3) 11 (  6.4%) |********************
[      0.3:      0.4) 20 ( 11.7%) |************************************
[      0.4:      0.5) 18 ( 10.5%) |********************************
[      0.5:      0.6) 23 ( 13.5%) |*****************************************
[      0.6:      0.7) 13 (  7.6%) |***********************
[      0.7:      0.8) 22 ( 12.9%) |***************************************
[      0.8:      0.9) 24 ( 14.0%) |*******************************************
[      0.9:        1) 13 (  7.6%) |***********************
Router Stats: total_nets_routed: 637 total_connections_routed: 1654 total_heap_pushes: 85461 total_heap_pops: 33142

Attempting to route at 28 channels (binary search bounds: [26, 30])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 960
OPIN->CHANX/CHANY edge count after creating direct connections: 960
CHAN->CHAN type edge count:5120
## Build routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 2008
  RR Graph Edges: 7152
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 27 ( 15.8%) |***************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  7 (  4.1%) |**********
[      0.3:      0.4) 21 ( 12.3%) |*******************************
[      0.4:      0.5) 33 ( 19.3%) |************************************************
[      0.5:      0.6) 20 ( 11.7%) |*****************************
[      0.6:      0.7) 22 ( 12.9%) |********************************
[      0.7:      0.8) 21 ( 12.3%) |*******************************
[      0.8:      0.9) 16 (  9.4%) |***********************
[      0.9:        1)  4 (  2.3%) |******
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    7031      76     153      88 ( 4.382%)     584 (52.1%)    2.160     -102.2     -2.160     -2.509     -0.165      N/A
   2    0.0     0.5    4    6736      59     136      56 ( 2.789%)     582 (52.0%)    2.160     -102.8     -2.160     -2.713     -0.165      N/A
   3    0.0     0.6    0    7536      49     117      48 ( 2.390%)     634 (56.6%)    2.160     -105.9     -2.160     -2.641     -0.165      N/A
   4    0.0     0.8    2    7827      50     121      44 ( 2.191%)     643 (57.4%)    2.160     -104.9     -2.160     -2.330     -0.165      N/A
   5    0.0     1.1    1    8456      46     121      44 ( 2.191%)     674 (60.2%)    2.160     -108.8     -2.160     -2.240     -0.165      N/A
   6    0.0     1.4    0    8456      44     110      38 ( 1.892%)     674 (60.2%)    2.160     -109.3     -2.160     -2.305     -0.165      N/A
   7    0.0     1.9    1    8416      36      91      30 ( 1.494%)     698 (62.3%)    2.160     -111.4     -2.160     -2.281     -0.165      N/A
   8    0.0     2.4    0    8831      40      94      31 ( 1.544%)     711 (63.5%)    2.160     -110.5     -2.160     -2.308     -0.165      N/A
   9    0.0     3.1    2    7645      37      91      27 ( 1.345%)     733 (65.4%)    2.160     -113.0     -2.160     -2.322     -0.165      N/A
  10    0.0     4.1    0    8435      36     103      29 ( 1.444%)     769 (68.7%)    2.160     -117.8     -2.160     -2.264     -0.165       37
  11    0.0     5.3    0    7659      32      87      26 ( 1.295%)     783 (69.9%)    2.160     -116.5     -2.160     -1.829     -0.165       61
  12    0.0     6.9    0    6253      32      93      27 ( 1.345%)     818 (73.0%)    2.160     -118.4     -2.160     -1.780     -0.155       64
  13    0.0     9.0    1    5389      30      98      20 ( 0.996%)     788 (70.4%)    2.160     -115.8     -2.160     -1.979     -0.165      128
  14    0.0    11.6    0    5621      28      73      16 ( 0.797%)     788 (70.4%)    2.160     -116.7     -2.160     -2.332     -0.234       70
  15    0.0    15.1    0    5183      24      63      20 ( 0.996%)     811 (72.4%)    2.160     -116.9     -2.160     -2.244     -0.234       45
  16    0.0    19.7    0    5654      24      74      21 ( 1.046%)     807 (72.1%)    2.217     -113.6     -2.217     -4.250     -0.429       51
  17    0.0    25.6    0    6080      31      92      18 ( 0.896%)     769 (68.7%)    2.371     -113.9     -2.371     -4.440     -0.429       61
  18    0.0    33.3    0    6493      31      77      24 ( 1.195%)     801 (71.5%)    2.371     -115.1     -2.371     -4.537     -0.429       64
  19    0.0    43.3    0    5457      30      69      20 ( 0.996%)     801 (71.5%)    2.371     -113.2     -2.371     -4.397     -0.429       92
  20    0.0    56.2    0    6182      30      83      24 ( 1.195%)     824 (73.6%)    2.371     -113.4     -2.371     -4.481     -0.429      106
  21    0.0    73.1    0    6073      30      84      31 ( 1.544%)     827 (73.8%)    2.371     -114.0     -2.371     -4.497     -0.429      351
  22    0.0    95.0    0    6693      36     104      25 ( 1.245%)     835 (74.6%)    2.513     -113.5     -2.513     -4.201     -0.429      inf
  23    0.0   123.5    1    5657      31      93      23 ( 1.145%)     819 (73.1%)    2.371     -112.6     -2.371     -5.046     -0.429      inf
  24    0.0   160.6    0    6693      33      91      22 ( 1.096%)     811 (72.4%)    2.614     -112.6     -2.614     -6.399     -0.430      inf
  25    0.0   208.8    0    6668      35      93      20 ( 0.996%)     846 (75.5%)    2.386     -113.9     -2.386     -4.997     -0.430      inf
  26    0.0   271.4    0    6620      32      85      22 ( 1.096%)     828 (73.9%)    2.667     -109.1     -2.667     -10.16     -0.845      inf
  27    0.0   352.8    0    6529      31      86      23 ( 1.145%)     833 (74.4%)    2.556     -112.4     -2.556     -10.71     -1.041      inf
  28    0.0   458.7    0    5848      31      78      19 ( 0.946%)     827 (73.8%)    2.556     -110.2     -2.556     -12.28     -1.041      inf
  29    0.0   596.3    0    5771      32      80      20 ( 0.996%)     812 (72.5%)    2.371     -112.1     -2.371     -7.276     -0.571      inf
  30    0.0   775.1    0    5651      25      74      20 ( 0.996%)     805 (71.9%)    2.371     -111.9     -2.371     -4.896     -0.429     4446
  31    0.0  1007.7    0    5150      31      81      14 ( 0.697%)     819 (73.1%)    2.371     -112.4     -2.371     -4.919     -0.430      569
  32    0.0  1310.0    1    4827      25      69      13 ( 0.647%)     811 (72.4%)    2.371     -112.9     -2.371     -6.454     -0.430      234
  33    0.0  1703.0    0    5554      27      70      16 ( 0.797%)     811 (72.4%)    2.371     -114.3     -2.371     -6.170     -0.430      142
  34    0.0  2213.9    0    5420      31      83      15 ( 0.747%)     829 (74.0%)    2.779     -115.7     -2.779     -5.592     -0.430      138
  35    0.0  2878.1    0    4695      25      51      13 ( 0.647%)     806 (72.0%)    2.371     -112.9     -2.371     -6.038     -0.430      111
  36    0.0  3741.5    0    5103      28      67      18 ( 0.896%)     794 (70.9%)    2.371     -112.8     -2.371     -4.827     -0.430      106
  37    0.0  4863.9    0    4697      26      62      21 ( 1.046%)     815 (72.8%)    2.383     -114.4     -2.383     -4.850     -0.430      112
  38    0.0  6323.1    0    4719      25      70      12 ( 0.598%)     799 (71.3%)    2.371     -113.9     -2.371     -4.397     -0.429      132
  39    0.0  8220.0    0    3428      19      45      16 ( 0.797%)     790 (70.5%)    2.371     -113.7     -2.371     -4.482     -0.429      111
  40    0.0 10686.0    0    5120      24      67      17 ( 0.847%)     797 (71.2%)    2.371     -114.2     -2.371     -4.757     -0.430      118
  41    0.0 13891.9    0    4035      25      80       8 ( 0.398%)     781 (69.7%)    2.371     -113.6     -2.371     -6.011     -0.430      126
  42    0.0 18059.4    0    4805      20      46      12 ( 0.598%)     813 (72.6%)    2.371     -113.9     -2.371     -7.889     -0.521      108
  43    0.0 23477.2    0    5371      25      69      14 ( 0.697%)     799 (71.3%)    2.371     -113.5     -2.371     -7.505     -0.521      114
  44    0.0 30520.4    0    5899      28      64      13 ( 0.647%)     816 (72.9%)    2.712     -115.5     -2.712     -7.397     -0.521      120
  45    0.0 39676.5    0    5279      24      63      15 ( 0.747%)     799 (71.3%)    2.712     -114.7     -2.712     -7.424     -0.521      126
  46    0.0 51579.5    1    5251      27      58      15 ( 0.747%)     811 (72.4%)    2.371     -113.8     -2.371     -7.547     -0.521      136
  47    0.0 67053.3    0    4601      20      47      12 ( 0.598%)     795 (71.0%)    2.371     -114.3     -2.371     -7.367     -0.521      150
  48    0.0 87169.3    0    3729      18      46      15 ( 0.747%)     803 (71.7%)    2.385     -114.7     -2.385     -7.492     -0.521      150
  49    0.0 1.1e+05    0    5983      22      59      13 ( 0.647%)     817 (72.9%)    2.385     -115.0     -2.385     -8.223     -0.729      168
  50    0.0 1.5e+05    0    4943      21      50      11 ( 0.548%)     806 (72.0%)    2.385     -115.3     -2.385     -5.481     -0.430      173
Routing failed.

Failed routing attempt #1
Total number of overused nodes: 11
Routing Failure Diagnostics: Printing Overused Nodes Information
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- -------
   No.  NodeId  Occupancy  Capacity  RR Node    Direction    Side     PTC    Xlow    Ylow   Xhigh   Yhigh
                                        type                          NUM                                
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- -------
     0     552          2         1     IPIN          N/A   RIGHT       1       2       2       2       2
     1    1523          2         1    CHANX      DEC_DIR     N/A       3       1       0       1       0
     2    1527          2         1    CHANX      DEC_DIR     N/A       7       1       0       3       0
     3    1548          2         1    CHANX      INC_DIR     N/A       2       2       0       4       0
     4    1620          2         1    CHANX      INC_DIR     N/A       4       1       2       4       2
     5    1710          2         1    CHANX      INC_DIR     N/A       4       4       3       4       3
     6    1725          2         1    CHANX      DEC_DIR     N/A       9       1       4       4       4
     7    1752          2         1    CHANX      INC_DIR     N/A       4       3       4       4       4
     8    1837          2         1    CHANY      DEC_DIR     N/A      25       1       1       1       3
     9    1868          2         1    CHANY      INC_DIR     N/A       8       2       1       2       2
    10    2002          2         1    CHANY      INC_DIR     N/A       6       4       4       4       4

Final Net Connection Criticality Histogram:
[        0:      0.1) 27 ( 15.8%) |************************************************
[      0.1:      0.2)  2 (  1.2%) |****
[      0.2:      0.3)  8 (  4.7%) |**************
[      0.3:      0.4) 27 ( 15.8%) |************************************************
[      0.4:      0.5) 21 ( 12.3%) |*************************************
[      0.5:      0.6) 19 ( 11.1%) |**********************************
[      0.6:      0.7) 20 ( 11.7%) |************************************
[      0.7:      0.8) 22 ( 12.9%) |***************************************
[      0.8:      0.9) 11 (  6.4%) |********************
[      0.9:        1) 14 (  8.2%) |*************************
Router Stats: total_nets_routed: 1572 total_connections_routed: 4061 total_heap_pushes: 300152 total_heap_pops: 121562
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 992
OPIN->CHANX/CHANY edge count after creating direct connections: 992
CHAN->CHAN type edge count:5738
## Build routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 2044
  RR Graph Edges: 7802
Best routing used a channel width factor of 30.
# Routing took 0.37 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -11072284
Circuit successfully routed with a channel width factor of 30.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Found 166 mismatches between routing and packing results.
Fixed 110 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         70                               0.628571                     0.371429   
       clb         10                                   12.7                          5.1   
Absorbed logical nets 90 out of 167 nets, 77 nets not absorbed.


Average number of bends per net: 2.88158  Maximum # of bends: 15

Number of global nets: 1
Number of routed nets (nonglobal): 76
Wire length results (in units of 1 clb segments)...
	Total wirelength: 750, average net length: 9.86842
	Maximum net length: 52

Wire length results in terms of physical segments...
	Total wiring segments used: 318, average wire segments per net: 4.18421
	Maximum segments used by a net: 20
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  6 ( 12.0%) |******************
[      0.7:      0.8) 16 ( 32.0%) |************************************************
[      0.5:      0.6)  8 ( 16.0%) |************************
[      0.4:      0.5)  4 (  8.0%) |************
[      0.3:      0.4)  6 ( 12.0%) |******************
[      0.2:      0.3)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[        0:      0.1) 10 ( 20.0%) |******************************
Maximum routing channel utilization:       0.9 at (1,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      27  17.000       30
                         1      22  14.000       30
                         2      21  12.000       30
                         3      13   7.333       30
                         4      19  11.833       30
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      25  16.167       30
                         1      16   9.833       30
                         2      21  12.167       30
                         3      20  11.000       30
                         4      22  13.667       30

Total tracks in x-direction: 150, in y-direction: 150

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 862304
	Total used logic block area: 538940

Routing area (in minimum width transistor areas)...
	Total routing area: 55026.4, per logic tile: 1528.51

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4    262
                                                      Y      4    262

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.611

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.603

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0        1.21

Final hold Worst Negative Slack (hWNS): -0.130297 ns
Final hold Total Negative Slack (hTNS): -0.758265 ns

Final hold slack histogram:
[ -1.3e-10:  7.2e-11) 28 ( 33.7%) |************************************************
[  7.2e-11:  2.7e-10) 24 ( 28.9%) |*****************************************
[  2.7e-10:  4.8e-10)  5 (  6.0%) |*********
[  4.8e-10:  6.8e-10)  1 (  1.2%) |**
[  6.8e-10:  8.8e-10)  4 (  4.8%) |*******
[  8.8e-10:  1.1e-09)  4 (  4.8%) |*******
[  1.1e-09:  1.3e-09)  5 (  6.0%) |*********
[  1.3e-09:  1.5e-09)  6 (  7.2%) |**********
[  1.5e-09:  1.7e-09)  5 (  6.0%) |*********
[  1.7e-09:  1.9e-09)  1 (  1.2%) |**

Final critical path delay (least slack): 2.0416 ns, Fmax: 489.812 MHz
Final setup Worst Negative Slack (sWNS): -2.0416 ns
Final setup Total Negative Slack (sTNS): -104.184 ns

Final setup slack histogram:
[   -2e-09: -1.9e-09)  5 (  6.0%) |***********
[ -1.9e-09: -1.7e-09)  2 (  2.4%) |*****
[ -1.7e-09: -1.6e-09) 10 ( 12.0%) |***********************
[ -1.6e-09: -1.5e-09) 13 ( 15.7%) |******************************
[ -1.5e-09: -1.3e-09) 10 ( 12.0%) |***********************
[ -1.3e-09: -1.2e-09)  5 (  6.0%) |***********
[ -1.2e-09:   -1e-09)  7 (  8.4%) |****************
[   -1e-09: -8.7e-10) 21 ( 25.3%) |************************************************
[ -8.7e-10: -7.2e-10)  2 (  2.4%) |*****
[ -7.2e-10: -5.7e-10)  8 (  9.6%) |******************

Final geomean non-virtual intra-domain period: 2.0416 ns (489.812 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.0416 ns (489.812 MHz)

Incr Slack updates 1 in 1.2279e-05 sec
Full Max Req/Worst Slack updates 1 in 5.224e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.7324e-05 sec
Flow timing analysis took 0.0673802 seconds (0.0571216 STA, 0.0102586 slack) (213 full updates: 39 setup, 0 hold, 174 combined).
VPR suceeded
The entire flow of VPR took 0.66 seconds (max_rss 59.8 MiB)

Command line to execute: read_openfpga_arch -f /home/fizza/work/spi_master/run001/k6_N10_40nm/spi_top/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /home/fizza/work/spi_master/run001/k6_N10_40nm/spi_top/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm_openfpga.xml
Reading XML architecture '/home/fizza/work/spi_master/run001/k6_N10_40nm/spi_top/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm_openfpga.xml'...
Read OpenFPGA architecture
Warning 7: Automatically set circuit model 'lut6' to be default in its type.
Warning 8: Automatically set circuit model 'DFFSRQ' to be default in its type.
Warning 9: Automatically set circuit model 'DFFR' to be default in its type.
Warning 10: Automatically set circuit model 'GPIO' to be default in its type.
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_1level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'lut6' port 'sram')
Read OpenFPGA architecture took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /home/fizza/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /home/fizza/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml
Reading XML simulation setting '/home/fizza/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --activity_file spi_top_ace_out.act --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: spi_top_ace_out.act
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 2 routing resource graph switches to circuit models
Binded 1 routing segments to circuit models
Binded 0 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 11: Override the previous node 'OPIN:781 side: (TOP,) (3,0)' by previous node 'SINK:476 (2,1)' for node 'CHANX:1535 L4 length:3 (3,0)->(1,0)' with in routing context annotation!
Warning 12: Override the previous node 'SINK:476 (2,1)' by previous node 'SINK:1108 (4,1)' for node 'CHANX:1535 L4 length:3 (3,0)->(1,0)' with in routing context annotation!
Warning 13: Override the previous node 'CHANX:1535 L4 length:3 (3,0)->(1,0)' by previous node 'SINK:539 (2,2)' for node 'CHANY:1902 L4 length:2 (2,1)->(2,2)' with in routing context annotation!
Warning 14: Override the previous node 'SINK:1108 (4,1)' by previous node 'SINK:855 (3,2)' for node 'CHANX:1535 L4 length:3 (3,0)->(1,0)' with in routing context annotation!
Warning 15: Override the previous node 'SINK:855 (3,2)' by previous node 'SINK:602 (2,3)' for node 'CHANX:1535 L4 length:3 (3,0)->(1,0)' with in routing context annotation!
Warning 16: Override the previous node 'IPIN:874 side: (LEFT,) (3,2)' by previous node 'IPIN:873 side: (BOTTOM,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 17: Override the previous node 'OPIN:1453 side: (LEFT,) (5,2)' by previous node 'SINK:223 (1,2)' for node 'CHANY:1997 L4 length:2 (4,2)->(4,1)' with in routing context annotation!
Warning 18: Override the previous node 'IPIN:873 side: (BOTTOM,) (3,2)' by previous node 'IPIN:885 side: (BOTTOM,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 19: Override the previous node 'IPIN:885 side: (BOTTOM,) (3,2)' by previous node 'IPIN:876 side: (RIGHT,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 20: Override the previous node 'OPIN:845 side: (RIGHT,) (3,1)' by previous node 'SINK:1171 (4,2)' for node 'CHANY:1938 L4 length:1 (3,1)->(3,1)' with in routing context annotation!
Warning 21: Override the previous node 'IPIN:1127 side: (LEFT,) (4,1)' by previous node 'IPIN:1159 side: (LEFT,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 22: Override the previous node 'SINK:1171 (4,2)' by previous node 'SINK:1108 (4,1)' for node 'CHANY:1938 L4 length:1 (3,1)->(3,1)' with in routing context annotation!
Warning 23: Override the previous node 'IPIN:876 side: (RIGHT,) (3,2)' by previous node 'IPIN:877 side: (BOTTOM,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 24: Override the previous node 'CHANY:1938 L4 length:1 (3,1)->(3,1)' by previous node 'SINK:855 (3,2)' for node 'CHANX:1581 L4 length:3 (3,1)->(1,1)' with in routing context annotation!
Warning 25: Override the previous node 'IPIN:556 side: (RIGHT,) (2,2)' by previous node 'IPIN:557 side: (BOTTOM,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 26: Override the previous node 'SINK:855 (3,2)' by previous node 'SINK:539 (2,2)' for node 'CHANX:1581 L4 length:3 (3,1)->(1,1)' with in routing context annotation!
Warning 27: Override the previous node 'SINK:539 (2,2)' by previous node 'SINK:160 (1,1)' for node 'CHANX:1581 L4 length:3 (3,1)->(1,1)' with in routing context annotation!
Warning 28: Override the previous node 'IPIN:506 side: (BOTTOM,) (2,1)' by previous node 'IPIN:516 side: (TOP,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 29: Override the previous node 'SINK:160 (1,1)' by previous node 'SINK:476 (2,1)' for node 'CHANX:1581 L4 length:3 (3,1)->(1,1)' with in routing context annotation!
Warning 30: Override the previous node 'IPIN:621 side: (LEFT,) (2,3)' by previous node 'IPIN:618 side: (TOP,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 31: Override the previous node 'IPIN:516 side: (TOP,) (2,1)' by previous node 'IPIN:526 side: (BOTTOM,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 32: Override the previous node 'OPIN:846 side: (BOTTOM,) (3,1)' by previous node 'SINK:476 (2,1)' for node 'CHANX:1543 L4 length:3 (3,0)->(1,0)' with in routing context annotation!
Warning 33: Override the previous node 'IPIN:1197 side: (BOTTOM,) (4,2)' by previous node 'IPIN:1195 side: (TOP,) (4,2)' for node 'SINK:1171 (4,2)' with in routing context annotation!
Warning 34: Override the previous node 'CHANY:1856 L4 length:2 (1,1)->(1,2)' by previous node 'SINK:1171 (4,2)' for node 'CHANX:1658 L4 length:3 (2,2)->(4,2)' with in routing context annotation!
Warning 35: Override the previous node 'IPIN:1159 side: (LEFT,) (4,1)' by previous node 'IPIN:1120 side: (TOP,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 36: Override the previous node 'SINK:1171 (4,2)' by previous node 'SINK:1108 (4,1)' for node 'CHANX:1658 L4 length:3 (2,2)->(4,2)' with in routing context annotation!
Warning 37: Override the previous node 'IPIN:877 side: (BOTTOM,) (3,2)' by previous node 'IPIN:871 side: (TOP,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 38: Override the previous node 'SINK:1108 (4,1)' by previous node 'SINK:855 (3,2)' for node 'CHANX:1658 L4 length:3 (2,2)->(4,2)' with in routing context annotation!
Warning 39: Override the previous node 'IPIN:618 side: (TOP,) (2,3)' by previous node 'IPIN:616 side: (BOTTOM,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 40: Override the previous node 'IPIN:196 side: (TOP,) (1,1)' by previous node 'IPIN:178 side: (BOTTOM,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 41: Override the previous node 'OPIN:149 side: (TOP,) (1,0)' by previous node 'SINK:160 (1,1)' for node 'CHANX:1523 L4 length:1 (1,0)->(1,0)' with in routing context annotation!
Warning 42: Override the previous node 'IPIN:243 side: (TOP,) (1,2)' by previous node 'IPIN:242 side: (LEFT,) (1,2)' for node 'SINK:223 (1,2)' with in routing context annotation!
Warning 43: Override the previous node 'CHANX:1523 L4 length:1 (1,0)->(1,0)' by previous node 'SINK:223 (1,2)' for node 'CHANY:1782 L4 length:4 (0,1)->(0,4)' with in routing context annotation!
Warning 44: Override the previous node 'IPIN:557 side: (BOTTOM,) (2,2)' by previous node 'IPIN:587 side: (TOP,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 45: Override the previous node 'CHANY:1782 L4 length:4 (0,1)->(0,4)' by previous node 'SINK:539 (2,2)' for node 'CHANX:1642 L4 length:3 (1,2)->(3,2)' with in routing context annotation!
Warning 46: Override the previous node 'IPIN:871 side: (TOP,) (3,2)' by previous node 'IPIN:883 side: (TOP,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 47: Override the previous node 'SINK:539 (2,2)' by previous node 'SINK:855 (3,2)' for node 'CHANX:1642 L4 length:3 (1,2)->(3,2)' with in routing context annotation!
Warning 48: Override the previous node 'IPIN:616 side: (BOTTOM,) (2,3)' by previous node 'IPIN:628 side: (BOTTOM,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 49: Override the previous node 'SINK:223 (1,2)' by previous node 'SINK:602 (2,3)' for node 'CHANY:1782 L4 length:4 (0,1)->(0,4)' with in routing context annotation!
Warning 50: Override the previous node 'IPIN:806 side: (BOTTOM,) (3,1)' by previous node 'IPIN:816 side: (TOP,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 51: Override the previous node 'CHANY:1782 L4 length:4 (0,1)->(0,4)' by previous node 'SINK:792 (3,1)' for node 'CHANX:1590 L4 length:4 (1,1)->(4,1)' with in routing context annotation!
Warning 52: Override the previous node 'IPIN:1195 side: (TOP,) (4,2)' by previous node 'IPIN:1205 side: (BOTTOM,) (4,2)' for node 'SINK:1171 (4,2)' with in routing context annotation!
Warning 53: Override the previous node 'SINK:792 (3,1)' by previous node 'SINK:1171 (4,2)' for node 'CHANX:1590 L4 length:4 (1,1)->(4,1)' with in routing context annotation!
Warning 54: Override the previous node 'IPIN:1120 side: (TOP,) (4,1)' by previous node 'IPIN:1136 side: (TOP,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 55: Override the previous node 'SINK:1171 (4,2)' by previous node 'SINK:1108 (4,1)' for node 'CHANX:1590 L4 length:4 (1,1)->(4,1)' with in routing context annotation!
Warning 56: Override the previous node 'IPIN:526 side: (BOTTOM,) (2,1)' by previous node 'IPIN:495 side: (LEFT,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 57: Override the previous node 'IPIN:1136 side: (TOP,) (4,1)' by previous node 'IPIN:1134 side: (BOTTOM,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 58: Override the previous node 'OPIN:467 side: (TOP,) (2,0)' by previous node 'SINK:1108 (4,1)' for node 'CHANX:1554 L4 length:3 (2,0)->(4,0)' with in routing context annotation!
Warning 59: Override the previous node 'IPIN:587 side: (TOP,) (2,2)' by previous node 'IPIN:560 side: (RIGHT,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 60: Override the previous node 'CHANX:1554 L4 length:3 (2,0)->(4,0)' by previous node 'SINK:539 (2,2)' for node 'CHANY:1894 L4 length:2 (2,1)->(2,2)' with in routing context annotation!
Warning 61: Override the previous node 'IPIN:883 side: (TOP,) (3,2)' by previous node 'IPIN:878 side: (LEFT,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 62: Override the previous node 'SINK:539 (2,2)' by previous node 'SINK:855 (3,2)' for node 'CHANY:1894 L4 length:2 (2,1)->(2,2)' with in routing context annotation!
Warning 63: Override the previous node 'IPIN:628 side: (BOTTOM,) (2,3)' by previous node 'IPIN:631 side: (RIGHT,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 64: Override the previous node 'SINK:1108 (4,1)' by previous node 'SINK:602 (2,3)' for node 'CHANX:1554 L4 length:3 (2,0)->(4,0)' with in routing context annotation!
Warning 65: Override the previous node 'IPIN:495 side: (LEFT,) (2,1)' by previous node 'IPIN:490 side: (BOTTOM,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 66: Override the previous node 'SINK:602 (2,3)' by previous node 'SINK:476 (2,1)' for node 'CHANX:1554 L4 length:3 (2,0)->(4,0)' with in routing context annotation!
Warning 67: Override the previous node 'IPIN:816 side: (TOP,) (3,1)' by previous node 'IPIN:810 side: (BOTTOM,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 68: Override the previous node 'IPIN:1134 side: (BOTTOM,) (4,1)' by previous node 'IPIN:1142 side: (BOTTOM,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 69: Override the previous node 'OPIN:787 side: (TOP,) (3,0)' by previous node 'SINK:1108 (4,1)' for node 'CHANX:1562 L4 length:2 (3,0)->(4,0)' with in routing context annotation!
Warning 70: Override the previous node 'IPIN:560 side: (RIGHT,) (2,2)' by previous node 'IPIN:553 side: (BOTTOM,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 71: Override the previous node 'CHANY:2002 L4 length:1 (4,1)->(4,1)' by previous node 'SINK:539 (2,2)' for node 'CHANX:1603 L4 length:3 (4,1)->(2,1)' with in routing context annotation!
Warning 72: Override the previous node 'IPIN:490 side: (BOTTOM,) (2,1)' by previous node 'IPIN:512 side: (TOP,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 73: Override the previous node 'SINK:1108 (4,1)' by previous node 'SINK:476 (2,1)' for node 'CHANX:1562 L4 length:2 (3,0)->(4,0)' with in routing context annotation!
Warning 74: Override the previous node 'IPIN:810 side: (BOTTOM,) (3,1)' by previous node 'IPIN:818 side: (BOTTOM,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 75: Override the previous node 'SINK:476 (2,1)' by previous node 'SINK:792 (3,1)' for node 'CHANX:1562 L4 length:2 (3,0)->(4,0)' with in routing context annotation!
Warning 76: Override the previous node 'IPIN:878 side: (LEFT,) (3,2)' by previous node 'IPIN:888 side: (RIGHT,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 77: Override the previous node 'CHANY:1946 L4 length:1 (3,1)->(3,1)' by previous node 'SINK:855 (3,2)' for node 'CHANY:1970 L4 length:3 (3,2)->(3,4)' with in routing context annotation!
Warning 78: Override the previous node 'IPIN:631 side: (RIGHT,) (2,3)' by previous node 'IPIN:614 side: (TOP,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 79: Override the previous node 'IPIN:1142 side: (BOTTOM,) (4,1)' by previous node 'IPIN:1131 side: (LEFT,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 80: Override the previous node 'CHANX:1527 L4 length:3 (3,0)->(1,0)' by previous node 'SINK:1108 (4,1)' for node 'CHANY:1786 L4 length:2 (0,1)->(0,2)' with in routing context annotation!
Warning 81: Override the previous node 'IPIN:888 side: (RIGHT,) (3,2)' by previous node 'IPIN:870 side: (LEFT,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 82: Override the previous node 'OPIN:777 side: (TOP,) (3,0)' by previous node 'SINK:855 (3,2)' for node 'CHANX:1527 L4 length:3 (3,0)->(1,0)' with in routing context annotation!
Warning 83: Override the previous node 'IPIN:512 side: (TOP,) (2,1)' by previous node 'IPIN:514 side: (BOTTOM,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 84: Override the previous node 'SINK:855 (3,2)' by previous node 'SINK:476 (2,1)' for node 'CHANX:1527 L4 length:3 (3,0)->(1,0)' with in routing context annotation!
Warning 85: Override the previous node 'IPIN:818 side: (BOTTOM,) (3,1)' by previous node 'IPIN:834 side: (BOTTOM,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 86: Override the previous node 'SINK:476 (2,1)' by previous node 'SINK:792 (3,1)' for node 'CHANX:1527 L4 length:3 (3,0)->(1,0)' with in routing context annotation!
Warning 87: Override the previous node 'IPIN:553 side: (BOTTOM,) (2,2)' by previous node 'IPIN:562 side: (LEFT,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 88: Override the previous node 'CHANX:1527 L4 length:3 (3,0)->(1,0)' by previous node 'SINK:539 (2,2)' for node 'CHANY:1844 L4 length:4 (1,1)->(1,4)' with in routing context annotation!
Warning 89: Override the previous node 'IPIN:614 side: (TOP,) (2,3)' by previous node 'IPIN:637 side: (LEFT,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 90: Override the previous node 'IPIN:1131 side: (LEFT,) (4,1)' by previous node 'IPIN:1138 side: (BOTTOM,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 91: Override the previous node 'OPIN:469 side: (TOP,) (2,0)' by previous node 'SINK:1108 (4,1)' for node 'CHANX:1552 L4 length:3 (2,0)->(4,0)' with in routing context annotation!
Warning 92: Override the previous node 'IPIN:514 side: (BOTTOM,) (2,1)' by previous node 'IPIN:518 side: (BOTTOM,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 93: Override the previous node 'SINK:1108 (4,1)' by previous node 'SINK:476 (2,1)' for node 'CHANX:1552 L4 length:3 (2,0)->(4,0)' with in routing context annotation!
Warning 94: Override the previous node 'IPIN:834 side: (BOTTOM,) (3,1)' by previous node 'IPIN:814 side: (BOTTOM,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 95: Override the previous node 'SINK:476 (2,1)' by previous node 'SINK:792 (3,1)' for node 'CHANX:1552 L4 length:3 (2,0)->(4,0)' with in routing context annotation!
Warning 96: Override the previous node 'IPIN:870 side: (LEFT,) (3,2)' by previous node 'IPIN:872 side: (RIGHT,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 97: Override the previous node 'CHANX:1781 L4 length:1 (4,4)->(4,4)' by previous node 'SINK:855 (3,2)' for node 'CHANY:1961 L4 length:4 (3,4)->(3,1)' with in routing context annotation!
Warning 98: Override the previous node 'IPIN:562 side: (LEFT,) (2,2)' by previous node 'IPIN:563 side: (TOP,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 99: Override the previous node 'CHANY:1961 L4 length:4 (3,4)->(3,1)' by previous node 'SINK:539 (2,2)' for node 'CHANX:1681 L4 length:3 (3,3)->(1,3)' with in routing context annotation!
Warning 100: Override the previous node 'IPIN:637 side: (LEFT,) (2,3)' by previous node 'IPIN:646 side: (TOP,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 101: Override the previous node 'IPIN:872 side: (RIGHT,) (3,2)' by previous node 'IPIN:884 side: (RIGHT,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 102: Override the previous node 'IPIN:563 side: (TOP,) (2,2)' by previous node 'IPIN:568 side: (RIGHT,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 103: Override the previous node 'OPIN:847 side: (LEFT,) (3,1)' by previous node 'SINK:539 (2,2)' for node 'CHANY:1896 L4 length:3 (2,1)->(2,3)' with in routing context annotation!
Warning 104: Override the previous node 'IPIN:518 side: (BOTTOM,) (2,1)' by previous node 'IPIN:497 side: (RIGHT,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 105: Override the previous node 'SINK:539 (2,2)' by previous node 'SINK:476 (2,1)' for node 'CHANY:1896 L4 length:3 (2,1)->(2,3)' with in routing context annotation!
Warning 106: Override the previous node 'IPIN:884 side: (RIGHT,) (3,2)' by previous node 'IPIN:886 side: (LEFT,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 107: Override the previous node 'SINK:476 (2,1)' by previous node 'SINK:855 (3,2)' for node 'CHANY:1896 L4 length:3 (2,1)->(2,3)' with in routing context annotation!
Warning 108: Override the previous node 'IPIN:646 side: (TOP,) (2,3)' by previous node 'IPIN:615 side: (RIGHT,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 109: Override the previous node 'SINK:855 (3,2)' by previous node 'SINK:602 (2,3)' for node 'CHANY:1896 L4 length:3 (2,1)->(2,3)' with in routing context annotation!
Warning 110: Override the previous node 'IPIN:1138 side: (BOTTOM,) (4,1)' by previous node 'IPIN:1157 side: (RIGHT,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 111: Override the previous node 'IPIN:242 side: (LEFT,) (1,2)' by previous node 'IPIN:266 side: (LEFT,) (1,2)' for node 'SINK:223 (1,2)' with in routing context annotation!
Warning 112: Override the previous node 'OPIN:61 side: (RIGHT,) (0,2)' by previous node 'SINK:223 (1,2)' for node 'CHANY:1814 L4 length:3 (0,2)->(0,4)' with in routing context annotation!
Warning 113: Override the previous node 'IPIN:886 side: (LEFT,) (3,2)' by previous node 'IPIN:867 side: (TOP,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 114: Override the previous node 'IPIN:867 side: (TOP,) (3,2)' by previous node 'IPIN:900 side: (RIGHT,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 115: Override the previous node 'IPIN:900 side: (RIGHT,) (3,2)' by previous node 'IPIN:875 side: (TOP,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 116: Override the previous node 'IPIN:178 side: (BOTTOM,) (1,1)' by previous node 'IPIN:174 side: (BOTTOM,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 117: Override the previous node 'OPIN:153 side: (TOP,) (1,0)' by previous node 'SINK:160 (1,1)' for node 'CHANX:1531 L4 length:1 (1,0)->(1,0)' with in routing context annotation!
Warning 118: Override the previous node 'IPIN:875 side: (TOP,) (3,2)' by previous node 'IPIN:895 side: (TOP,) (3,2)' for node 'SINK:855 (3,2)' with in routing context annotation!
Warning 119: Override the previous node 'IPIN:615 side: (RIGHT,) (2,3)' by previous node 'IPIN:632 side: (BOTTOM,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 120: Override the previous node 'SOURCE:856 (3,2)' by previous node 'SINK:602 (2,3)' for node 'OPIN:907 side: (TOP,) (3,2)' with in routing context annotation!
Warning 121: Override the previous node 'IPIN:1205 side: (BOTTOM,) (4,2)' by previous node 'IPIN:1183 side: (TOP,) (4,2)' for node 'SINK:1171 (4,2)' with in routing context annotation!
Warning 122: Override the previous node 'OPIN:907 side: (TOP,) (3,2)' by previous node 'SINK:1171 (4,2)' for node 'CHANX:1662 L4 length:2 (3,2)->(4,2)' with in routing context annotation!
Warning 123: Override the previous node 'IPIN:497 side: (RIGHT,) (2,1)' by previous node 'IPIN:498 side: (BOTTOM,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 124: Override the previous node 'CHANY:2021 L4 length:2 (4,2)->(4,1)' by previous node 'SINK:476 (2,1)' for node 'CHANX:1551 L4 length:3 (4,0)->(2,0)' with in routing context annotation!
Warning 125: Override the previous node 'IPIN:814 side: (BOTTOM,) (3,1)' by previous node 'IPIN:842 side: (BOTTOM,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 126: Override the previous node 'CHANX:1662 L4 length:2 (3,2)->(4,2)' by previous node 'SINK:792 (3,1)' for node 'CHANY:2021 L4 length:2 (4,2)->(4,1)' with in routing context annotation!
Warning 127: Override the previous node 'IPIN:1157 side: (RIGHT,) (4,1)' by previous node 'IPIN:1129 side: (RIGHT,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 128: Override the previous node 'IPIN:174 side: (BOTTOM,) (1,1)' by previous node 'IPIN:177 side: (RIGHT,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 129: Override the previous node 'IPIN:177 side: (RIGHT,) (1,1)' by previous node 'IPIN:192 side: (TOP,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 130: Override the previous node 'SOURCE:858 (3,2)' by previous node 'SINK:160 (1,1)' for node 'OPIN:909 side: (BOTTOM,) (3,2)' with in routing context annotation!
Warning 131: Override the previous node 'IPIN:1183 side: (TOP,) (4,2)' by previous node 'IPIN:1189 side: (BOTTOM,) (4,2)' for node 'SINK:1171 (4,2)' with in routing context annotation!
Warning 132: Override the previous node 'IPIN:632 side: (BOTTOM,) (2,3)' by previous node 'IPIN:619 side: (RIGHT,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 133: Override the previous node 'SOURCE:859 (3,2)' by previous node 'SINK:602 (2,3)' for node 'OPIN:910 side: (LEFT,) (3,2)' with in routing context annotation!
Warning 134: Override the previous node 'IPIN:568 side: (RIGHT,) (2,2)' by previous node 'IPIN:564 side: (RIGHT,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 135: Override the previous node 'OPIN:910 side: (LEFT,) (3,2)' by previous node 'SINK:539 (2,2)' for node 'CHANY:1887 L4 length:2 (2,2)->(2,1)' with in routing context annotation!
Warning 136: Override the previous node 'IPIN:498 side: (BOTTOM,) (2,1)' by previous node 'IPIN:521 side: (RIGHT,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 137: Override the previous node 'SINK:539 (2,2)' by previous node 'SINK:476 (2,1)' for node 'CHANY:1887 L4 length:2 (2,2)->(2,1)' with in routing context annotation!
Warning 138: Override the previous node 'IPIN:842 side: (BOTTOM,) (3,1)' by previous node 'IPIN:815 side: (LEFT,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 139: Override the previous node 'SINK:476 (2,1)' by previous node 'SINK:792 (3,1)' for node 'CHANY:1887 L4 length:2 (2,2)->(2,1)' with in routing context annotation!
Warning 140: Override the previous node 'IPIN:1129 side: (RIGHT,) (4,1)' by previous node 'IPIN:1122 side: (BOTTOM,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 141: Override the previous node 'CHANY:1887 L4 length:2 (2,2)->(2,1)' by previous node 'SINK:1108 (4,1)' for node 'CHANX:1560 L4 length:2 (3,0)->(4,0)' with in routing context annotation!
Warning 142: Override the previous node 'IPIN:1189 side: (BOTTOM,) (4,2)' by previous node 'IPIN:1221 side: (BOTTOM,) (4,2)' for node 'SINK:1171 (4,2)' with in routing context annotation!
Warning 143: Override the previous node 'IPIN:564 side: (RIGHT,) (2,2)' by previous node 'IPIN:552 side: (RIGHT,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 144: Override the previous node 'IPIN:1122 side: (BOTTOM,) (4,1)' by previous node 'IPIN:1135 side: (LEFT,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 145: Override the previous node 'OPIN:912 side: (RIGHT,) (3,2)' by previous node 'SINK:1108 (4,1)' for node 'CHANY:1957 L4 length:2 (3,2)->(3,1)' with in routing context annotation!
Warning 146: Override the previous node 'IPIN:1221 side: (BOTTOM,) (4,2)' by previous node 'IPIN:1202 side: (LEFT,) (4,2)' for node 'SINK:1171 (4,2)' with in routing context annotation!
Warning 147: Override the previous node 'SINK:1108 (4,1)' by previous node 'SINK:1171 (4,2)' for node 'CHANY:1957 L4 length:2 (3,2)->(3,1)' with in routing context annotation!
Warning 148: Override the previous node 'IPIN:815 side: (LEFT,) (3,1)' by previous node 'IPIN:841 side: (RIGHT,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 149: Override the previous node 'SINK:1171 (4,2)' by previous node 'SINK:792 (3,1)' for node 'CHANY:1957 L4 length:2 (3,2)->(3,1)' with in routing context annotation!
Warning 150: Override the previous node 'IPIN:552 side: (RIGHT,) (2,2)' by previous node 'IPIN:551 side: (TOP,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 151: Override the previous node 'CHANY:2008 L4 length:4 (4,1)->(4,4)' by previous node 'SINK:539 (2,2)' for node 'CHANX:1659 L4 length:3 (4,2)->(2,2)' with in routing context annotation!
Warning 152: Override the previous node 'IPIN:619 side: (RIGHT,) (2,3)' by previous node 'IPIN:645 side: (LEFT,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 153: Override the previous node 'SINK:539 (2,2)' by previous node 'SINK:602 (2,3)' for node 'CHANX:1659 L4 length:3 (4,2)->(2,2)' with in routing context annotation!
Warning 154: Override the previous node 'IPIN:521 side: (RIGHT,) (2,1)' by previous node 'IPIN:503 side: (LEFT,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 155: Override the previous node 'IPIN:1202 side: (LEFT,) (4,2)' by previous node 'IPIN:1186 side: (LEFT,) (4,2)' for node 'SINK:1171 (4,2)' with in routing context annotation!
Warning 156: Override the previous node 'SOURCE:75 (0,3)' by previous node 'SINK:234 (1,2)' for node 'OPIN:91 side: (RIGHT,) (0,3)' with in routing context annotation!
Warning 157: Override the previous node 'SINK:234 (1,2)' by previous node 'SINK:1182 (4,2)' for node 'OPIN:91 side: (RIGHT,) (0,3)' with in routing context annotation!
Warning 158: Override the previous node 'OPIN:91 side: (RIGHT,) (0,3)' by previous node 'SINK:171 (1,1)' for node 'CHANY:1797 L4 length:3 (0,3)->(0,1)' with in routing context annotation!
Warning 159: Override the previous node 'CHANY:1797 L4 length:3 (0,3)->(0,1)' by previous node 'SINK:550 (2,2)' for node 'CHANX:1592 L4 length:1 (1,1)->(1,1)' with in routing context annotation!
Warning 160: Override the previous node 'SINK:1182 (4,2)' by previous node 'SINK:1119 (4,1)' for node 'OPIN:91 side: (RIGHT,) (0,3)' with in routing context annotation!
Warning 161: Override the previous node 'OPIN:91 side: (RIGHT,) (0,3)' by previous node 'SINK:487 (2,1)' for node 'CHANY:1805 L4 length:3 (0,3)->(0,1)' with in routing context annotation!
Warning 162: Override the previous node 'SINK:487 (2,1)' by previous node 'SINK:613 (2,3)' for node 'CHANY:1805 L4 length:3 (0,3)->(0,1)' with in routing context annotation!
Warning 163: Override the previous node 'CHANY:1805 L4 length:3 (0,3)->(0,1)' by previous node 'SINK:803 (3,1)' for node 'CHANX:1598 L4 length:4 (1,1)->(4,1)' with in routing context annotation!
Warning 164: Override the previous node 'IPIN:841 side: (RIGHT,) (3,1)' by previous node 'IPIN:805 side: (RIGHT,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 165: Override the previous node 'IPIN:645 side: (LEFT,) (2,3)' by previous node 'IPIN:623 side: (RIGHT,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 166: Override the previous node 'IPIN:623 side: (RIGHT,) (2,3)' by previous node 'IPIN:624 side: (BOTTOM,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 167: Override the previous node 'CHANY:1827 L4 length:2 (0,4)->(0,3)' by previous node 'SINK:602 (2,3)' for node 'CHANX:1632 L4 length:2 (1,2)->(2,2)' with in routing context annotation!
Warning 168: Override the previous node 'IPIN:551 side: (TOP,) (2,2)' by previous node 'IPIN:559 side: (TOP,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 169: Override the previous node 'IPIN:624 side: (BOTTOM,) (2,3)' by previous node 'IPIN:622 side: (TOP,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 170: Override the previous node 'IPIN:1186 side: (LEFT,) (4,2)' by previous node 'IPIN:1184 side: (RIGHT,) (4,2)' for node 'SINK:1171 (4,2)' with in routing context annotation!
Warning 171: Override the previous node 'IPIN:559 side: (TOP,) (2,2)' by previous node 'IPIN:572 side: (RIGHT,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 172: Override the previous node 'IPIN:1184 side: (RIGHT,) (4,2)' by previous node 'IPIN:1207 side: (TOP,) (4,2)' for node 'SINK:1171 (4,2)' with in routing context annotation!
Warning 173: Override the previous node 'IPIN:1207 side: (TOP,) (4,2)' by previous node 'IPIN:1203 side: (TOP,) (4,2)' for node 'SINK:1171 (4,2)' with in routing context annotation!
Warning 174: Override the previous node 'IPIN:1135 side: (LEFT,) (4,1)' by previous node 'IPIN:1144 side: (TOP,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 175: Override the previous node 'CHANY:2020 L4 length:2 (4,1)->(4,2)' by previous node 'SINK:1108 (4,1)' for node 'CHANX:1617 L4 length:1 (4,1)->(4,1)' with in routing context annotation!
Warning 176: Override the previous node 'IPIN:1203 side: (TOP,) (4,2)' by previous node 'IPIN:1185 side: (BOTTOM,) (4,2)' for node 'SINK:1171 (4,2)' with in routing context annotation!
Warning 177: Override the previous node 'IPIN:1144 side: (TOP,) (4,1)' by previous node 'IPIN:1139 side: (LEFT,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 178: Override the previous node 'IPIN:1139 side: (LEFT,) (4,1)' by previous node 'IPIN:1133 side: (RIGHT,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 179: Override the previous node 'IPIN:1185 side: (BOTTOM,) (4,2)' by previous node 'IPIN:1201 side: (BOTTOM,) (4,2)' for node 'SINK:1171 (4,2)' with in routing context annotation!
Warning 180: Override the previous node 'IPIN:503 side: (LEFT,) (2,1)' by previous node 'IPIN:502 side: (BOTTOM,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 181: Override the previous node 'OPIN:155 side: (TOP,) (1,0)' by previous node 'SINK:476 (2,1)' for node 'CHANX:1542 L4 length:3 (1,0)->(3,0)' with in routing context annotation!
Warning 182: Override the previous node 'IPIN:572 side: (RIGHT,) (2,2)' by previous node 'IPIN:558 side: (LEFT,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 183: Override the previous node 'SINK:476 (2,1)' by previous node 'SINK:539 (2,2)' for node 'CHANX:1542 L4 length:3 (1,0)->(3,0)' with in routing context annotation!
Warning 184: Override the previous node 'IPIN:1201 side: (BOTTOM,) (4,2)' by previous node 'IPIN:1191 side: (TOP,) (4,2)' for node 'SINK:1171 (4,2)' with in routing context annotation!
Warning 185: Override the previous node 'IPIN:502 side: (BOTTOM,) (2,1)' by previous node 'IPIN:517 side: (RIGHT,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 186: Override the previous node 'IPIN:517 side: (RIGHT,) (2,1)' by previous node 'IPIN:496 side: (TOP,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 187: Override the previous node 'IPIN:496 side: (TOP,) (2,1)' by previous node 'IPIN:494 side: (BOTTOM,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 188: Override the previous node 'IPIN:494 side: (BOTTOM,) (2,1)' by previous node 'IPIN:505 side: (RIGHT,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 189: Override the previous node 'IPIN:192 side: (TOP,) (1,1)' by previous node 'IPIN:176 side: (TOP,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 190: Override the previous node 'IPIN:176 side: (TOP,) (1,1)' by previous node 'IPIN:200 side: (TOP,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 191: Override the previous node 'IPIN:200 side: (TOP,) (1,1)' by previous node 'IPIN:188 side: (TOP,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 192: Override the previous node 'IPIN:188 side: (TOP,) (1,1)' by previous node 'IPIN:175 side: (LEFT,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 193: Override the previous node 'IPIN:175 side: (LEFT,) (1,1)' by previous node 'IPIN:202 side: (BOTTOM,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 194: Override the previous node 'IPIN:202 side: (BOTTOM,) (1,1)' by previous node 'IPIN:183 side: (LEFT,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 195: Override the previous node 'IPIN:1191 side: (TOP,) (4,2)' by previous node 'IPIN:1213 side: (BOTTOM,) (4,2)' for node 'SINK:1171 (4,2)' with in routing context annotation!
Warning 196: Override the previous node 'IPIN:1213 side: (BOTTOM,) (4,2)' by previous node 'IPIN:1199 side: (TOP,) (4,2)' for node 'SINK:1171 (4,2)' with in routing context annotation!
Done with 777 nodes mapping
Built 7802 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[4%] Backannotated GSB[0][0]
[8%] Backannotated GSB[0][1]
[12%] Backannotated GSB[0][2]
[16%] Backannotated GSB[0][3]
[20%] Backannotated GSB[0][4]
[24%] Backannotated GSB[1][0]
[28%] Backannotated GSB[1][1]
[32%] Backannotated GSB[1][2]
[36%] Backannotated GSB[1][3]
[40%] Backannotated GSB[1][4]
[44%] Backannotated GSB[2][0]
[48%] Backannotated GSB[2][1]
[52%] Backannotated GSB[2][2]
[56%] Backannotated GSB[2][3]
[60%] Backannotated GSB[2][4]
[64%] Backannotated GSB[3][0]
[68%] Backannotated GSB[3][1]
[72%] Backannotated GSB[3][2]
[76%] Backannotated GSB[3][3]
[80%] Backannotated GSB[3][4]
[84%] Backannotated GSB[4][0]
[88%] Backannotated GSB[4][1]
[92%] Backannotated GSB[4][2]
[96%] Backannotated GSB[4][3]
[100%] Backannotated GSB[4][4]
Backannotated 25 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[4%] Sorted incoming edges for each routing track output node of GSB[0][0]
[8%] Sorted incoming edges for each routing track output node of GSB[0][1]
[12%] Sorted incoming edges for each routing track output node of GSB[0][2]
[16%] Sorted incoming edges for each routing track output node of GSB[0][3]
[20%] Sorted incoming edges for each routing track output node of GSB[0][4]
[24%] Sorted incoming edges for each routing track output node of GSB[1][0]
[28%] Sorted incoming edges for each routing track output node of GSB[1][1]
[32%] Sorted incoming edges for each routing track output node of GSB[1][2]
[36%] Sorted incoming edges for each routing track output node of GSB[1][3]
[40%] Sorted incoming edges for each routing track output node of GSB[1][4]
[44%] Sorted incoming edges for each routing track output node of GSB[2][0]
[48%] Sorted incoming edges for each routing track output node of GSB[2][1]
[52%] Sorted incoming edges for each routing track output node of GSB[2][2]
[56%] Sorted incoming edges for each routing track output node of GSB[2][3]
[60%] Sorted incoming edges for each routing track output node of GSB[2][4]
[64%] Sorted incoming edges for each routing track output node of GSB[3][0]
[68%] Sorted incoming edges for each routing track output node of GSB[3][1]
[72%] Sorted incoming edges for each routing track output node of GSB[3][2]
[76%] Sorted incoming edges for each routing track output node of GSB[3][3]
[80%] Sorted incoming edges for each routing track output node of GSB[3][4]
[84%] Sorted incoming edges for each routing track output node of GSB[4][0]
[88%] Sorted incoming edges for each routing track output node of GSB[4][1]
[92%] Sorted incoming edges for each routing track output node of GSB[4][2]
[96%] Sorted incoming edges for each routing track output node of GSB[4][3]
[100%] Sorted incoming edges for each routing track output node of GSB[4][4]
Sorted incoming edges for each routing track output node of 25 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[4%] Sorted incoming edges for each input pin node of GSB[0][0]
[8%] Sorted incoming edges for each input pin node of GSB[0][1]
[12%] Sorted incoming edges for each input pin node of GSB[0][2]
[16%] Sorted incoming edges for each input pin node of GSB[0][3]
[20%] Sorted incoming edges for each input pin node of GSB[0][4]
[24%] Sorted incoming edges for each input pin node of GSB[1][0]
[28%] Sorted incoming edges for each input pin node of GSB[1][1]
[32%] Sorted incoming edges for each input pin node of GSB[1][2]
[36%] Sorted incoming edges for each input pin node of GSB[1][3]
[40%] Sorted incoming edges for each input pin node of GSB[1][4]
[44%] Sorted incoming edges for each input pin node of GSB[2][0]
[48%] Sorted incoming edges for each input pin node of GSB[2][1]
[52%] Sorted incoming edges for each input pin node of GSB[2][2]
[56%] Sorted incoming edges for each input pin node of GSB[2][3]
[60%] Sorted incoming edges for each input pin node of GSB[2][4]
[64%] Sorted incoming edges for each input pin node of GSB[3][0]
[68%] Sorted incoming edges for each input pin node of GSB[3][1]
[72%] Sorted incoming edges for each input pin node of GSB[3][2]
[76%] Sorted incoming edges for each input pin node of GSB[3][3]
[80%] Sorted incoming edges for each input pin node of GSB[3][4]
[84%] Sorted incoming edges for each input pin node of GSB[4][0]
[88%] Sorted incoming edges for each input pin node of GSB[4][1]
[92%] Sorted incoming edges for each input pin node of GSB[4][2]
[96%] Sorted incoming edges for each input pin node of GSB[4][3]
[100%] Sorted incoming edges for each input pin node of GSB[4][4]
Sorted incoming edges for each input pin node of 25 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 15 physical multiplexers.
Maximum multiplexer size is 64.
# Build a library of physical multiplexers took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build the annotation about direct connection between tiles
Built 0 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Warning 197: Net wb_sel_in[2] found in activity file, but it does not exist in the .blif file.
Warning 198: Net wb_sel_in[3] found in activity file, but it does not exist in the .blif file.
Warning 199: Net wb_dat_in[14] found in activity file, but it does not exist in the .blif file.
Warning 200: Net wb_dat_in[15] found in activity file, but it does not exist in the .blif file.
Warning 201: Net wb_dat_in[16] found in activity file, but it does not exist in the .blif file.
Warning 202: Net wb_dat_in[17] found in activity file, but it does not exist in the .blif file.
Warning 203: Net wb_dat_in[18] found in activity file, but it does not exist in the .blif file.
Warning 204: Net wb_dat_in[19] found in activity file, but it does not exist in the .blif file.
Warning 205: Net wb_dat_in[20] found in activity file, but it does not exist in the .blif file.
Warning 206: Net wb_dat_in[21] found in activity file, but it does not exist in the .blif file.
Warning 207: Net wb_dat_in[22] found in activity file, but it does not exist in the .blif file.
Warning 208: Net wb_dat_in[23] found in activity file, but it does not exist in the .blif file.
Warning 209: Net wb_dat_in[24] found in activity file, but it does not exist in the .blif file.
Warning 210: Net wb_dat_in[25] found in activity file, but it does not exist in the .blif file.
Warning 211: Net wb_dat_in[26] found in activity file, but it does not exist in the .blif file.
Warning 212: Net wb_dat_in[27] found in activity file, but it does not exist in the .blif file.
Warning 213: Net wb_dat_in[28] found in activity file, but it does not exist in the .blif file.
Warning 214: Net wb_dat_in[29] found in activity file, but it does not exist in the .blif file.
Warning 215: Net wb_dat_in[30] found in activity file, but it does not exist in the .blif file.
Warning 216: Net wb_dat_in[31] found in activity file, but it does not exist in the .blif file.
Warning 217: Net miso found in activity file, but it does not exist in the .blif file.
Warning 218: Net $false found in activity file, but it does not exist in the .blif file.
Warning 219: Net wb_dat_o[15] found in activity file, but it does not exist in the .blif file.
Warning 220: Net wb_dat_o[16] found in activity file, but it does not exist in the .blif file.
Warning 221: Net wb_dat_o[17] found in activity file, but it does not exist in the .blif file.
Warning 222: Net wb_dat_o[18] found in activity file, but it does not exist in the .blif file.
Warning 223: Net wb_dat_o[19] found in activity file, but it does not exist in the .blif file.
Warning 224: Net wb_dat_o[20] found in activity file, but it does not exist in the .blif file.
Warning 225: Net wb_dat_o[21] found in activity file, but it does not exist in the .blif file.
Warning 226: Net wb_dat_o[22] found in activity file, but it does not exist in the .blif file.
Warning 227: Net wb_dat_o[23] found in activity file, but it does not exist in the .blif file.
Warning 228: Net wb_dat_o[24] found in activity file, but it does not exist in the .blif file.
Warning 229: Net wb_dat_o[25] found in activity file, but it does not exist in the .blif file.
Warning 230: Net wb_dat_o[26] found in activity file, but it does not exist in the .blif file.
Warning 231: Net wb_dat_o[27] found in activity file, but it does not exist in the .blif file.
Warning 232: Net wb_dat_o[28] found in activity file, but it does not exist in the .blif file.
Warning 233: Net wb_dat_o[29] found in activity file, but it does not exist in the .blif file.
Warning 234: Net wb_dat_o[30] found in activity file, but it does not exist in the .blif file.
Warning 235: Net wb_dat_o[31] found in activity file, but it does not exist in the .blif file.
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: check_netlist_naming_conflict --fix --report ./netlist_renaming.xml

Confirm selected options when call command 'check_netlist_naming_conflict':
--fix: on
--report: ./netlist_renaming.xml
Check naming violations of netlist blocks and nets
Fixed 242 naming conflicts in the netlist.
Naming fix-up report is generated to file './netlist_renaming.xml'
Check naming violations of netlist blocks and nets took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--load_fabric_key: off
--write_fabric_key: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 21 unique general switch blocks from a total of 25 (compression rate=19.05%)
Identify unique General Switch Blocks (GSBs) took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.04 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Build fabric module graph took 0.07 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_hierarchy --file ./fabric_hierarchy.txt

Confirm selected options when call command 'write_fabric_hierarchy':
--file, -f: ./fabric_hierarchy.txt
--depth: off
--verbose: off
Warning 236: Directory '.' already exists. Will overwrite contents
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt'
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: repack

Confirm selected options when call command 'repack':
--design_constraints: off
--ignore_global_nets_on_pins: off
--verbose: off
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block 'n334'...Done
Repack clustered block 'n338'...Done
Repack clustered block 'n342'...Done
Repack clustered block 'n346'...Done
Repack clustered block 'n350'...Done
Repack clustered block 'n269'...Done
Repack clustered block 'n326'...Done
Repack clustered block 'n189'...Done
Repack clustered block 'n308'...Done
Repack clustered block '$false'...Done
Repack clustered block 'out:ss_pad_o[0]'...Done
Repack clustered block 'out:ss_pad_o[1]'...Done
Repack clustered block 'out:ss_pad_o[2]'...Done
Repack clustered block 'out:ss_pad_o[3]'...Done
Repack clustered block 'out:ss_pad_o[4]'...Done
Repack clustered block 'out:ss_pad_o[5]'...Done
Repack clustered block 'out:ss_pad_o[6]'...Done
Repack clustered block 'out:ss_pad_o[7]'...Done
Repack clustered block 'out:wb_dat_o[0]'...Done
Repack clustered block 'out:wb_dat_o[1]'...Done
Repack clustered block 'out:wb_dat_o[2]'...Done
Repack clustered block 'out:wb_dat_o[3]'...Done
Repack clustered block 'out:wb_dat_o[4]'...Done
Repack clustered block 'out:wb_dat_o[5]'...Done
Repack clustered block 'out:wb_dat_o[6]'...Done
Repack clustered block 'out:wb_dat_o[7]'...Done
Repack clustered block 'out:wb_dat_o[8]'...Done
Repack clustered block 'out:wb_dat_o[9]'...Done
Repack clustered block 'out:wb_dat_o[10]'...Done
Repack clustered block 'out:wb_dat_o[11]'...Done
Repack clustered block 'out:wb_dat_o[12]'...Done
Repack clustered block 'out:wb_dat_o[13]'...Done
Repack clustered block 'out:wb_ack_out'...Done
Repack clustered block 'out:wb_int_o'...Done
Repack clustered block 'out:sclk_out'...Done
Repack clustered block 'out:mosi'...Done
Repack clustered block 'out:wb_dat_o[14]'...Done
Repack clustered block 'out:wb_dat_o[15]'...Done
Repack clustered block 'out:wb_dat_o[16]'...Done
Repack clustered block 'out:wb_dat_o[17]'...Done
Repack clustered block 'out:wb_dat_o[18]'...Done
Repack clustered block 'out:wb_dat_o[19]'...Done
Repack clustered block 'out:wb_dat_o[20]'...Done
Repack clustered block 'out:wb_dat_o[21]'...Done
Repack clustered block 'out:wb_dat_o[22]'...Done
Repack clustered block 'out:wb_dat_o[23]'...Done
Repack clustered block 'out:wb_dat_o[24]'...Done
Repack clustered block 'out:wb_dat_o[25]'...Done
Repack clustered block 'out:wb_dat_o[26]'...Done
Repack clustered block 'out:wb_dat_o[27]'...Done
Repack clustered block 'out:wb_dat_o[28]'...Done
Repack clustered block 'out:wb_dat_o[29]'...Done
Repack clustered block 'out:wb_dat_o[30]'...Done
Repack clustered block 'out:wb_dat_o[31]'...Done
Repack clustered block 'wb_clk_in'...Done
Repack clustered block 'wb_rst_in'...Done
Repack clustered block 'wb_adr_in[0]'...Done
Repack clustered block 'wb_adr_in[1]'...Done
Repack clustered block 'wb_adr_in[2]'...Done
Repack clustered block 'wb_adr_in[3]'...Done
Repack clustered block 'wb_adr_in[4]'...Done
Repack clustered block 'wb_sel_in[0]'...Done
Repack clustered block 'wb_sel_in[1]'...Done
Repack clustered block 'wb_we_in'...Done
Repack clustered block 'wb_stb_in'...Done
Repack clustered block 'wb_cyc_in'...Done
Repack clustered block 'wb_dat_in[0]'...Done
Repack clustered block 'wb_dat_in[1]'...Done
Repack clustered block 'wb_dat_in[2]'...Done
Repack clustered block 'wb_dat_in[3]'...Done
Repack clustered block 'wb_dat_in[4]'...Done
Repack clustered block 'wb_dat_in[5]'...Done
Repack clustered block 'wb_dat_in[6]'...Done
Repack clustered block 'wb_dat_in[7]'...Done
Repack clustered block 'wb_dat_in[8]'...Done
Repack clustered block 'wb_dat_in[9]'...Done
Repack clustered block 'wb_dat_in[10]'...Done
Repack clustered block 'wb_dat_in[11]'...Done
Repack clustered block 'wb_dat_in[12]'...Done
Repack clustered block 'wb_dat_in[13]'...Done
Repack clustered blocks to physical implementation of logical tile took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Identify wire LUTs created by repacking
Identified 0 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream --verbose --write_file fabric_independent_bitstream.xml

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: fabric_independent_bitstream.xml
--read_file: off
--no_time_stamp: off
--verbose: on

Build fabric-independent bitstream for implementation 'spi_top'

Reserved 3566 configurable blocks
Reserved 33236 configuration bits
Building grid bitstream...
Generating bitstream for core grids...Done
Generating bitstream for I/O grids...Done
Done
Building routing bitstream...
Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done
Done
Decoded 33236 configuration bits into 3566 blocks

Build fabric-independent bitstream for implementation 'spi_top'
 took 0.03 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Warning 237: Directory path is empty and nothing will be created.
Write 33236 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml'
Write 33236 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml' took 0.15 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream --verbose

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: on

Build fabric dependent bitstream

Built 33236 configuration bits for fabric

Build fabric dependent bitstream
 took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_bitstream --file fabric_bitstream.bit --format plain_text

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--fast_configuration: off
--keep_dont_care_bits: off
--no_time_stamp: off
--verbose: off
Warning 238: Directory path is empty and nothing will be created.
Write 33236 fabric bitstream into plain text file 'fabric_bitstream.bit'
Write 33236 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.06 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_verilog --file ./SRC --explicit_port_mapping --include_timing --print_user_defined_template --verbose

Confirm selected options when call command 'write_fabric_verilog':
--file, -f: ./SRC
--explicit_port_mapping: on
--include_timing: on
--print_user_defined_template: on
--default_net_type: off
--no_time_stamp: off
--use_relative_path: off
--verbose: on
Write Verilog netlists for FPGA fabric

Succeed to create directory './SRC'
Succeed to create directory './SRC/sub_module'
Succeed to create directory './SRC/lb'
Succeed to create directory './SRC/routing'
Generating Verilog netlist './SRC/sub_module/inv_buf_passgate.v' for essential gates...Done
Writing Verilog netlist for configuration decoders './SRC/sub_module/arch_encoder.v'...Done
Writing Verilog netlist for local decoders for multiplexers './SRC/sub_module/local_encoder.v'...Done
Writing Verilog netlist for Multiplexer primitives './SRC/sub_module/mux_primitives.v' ...Done
Writing Verilog netlist for Multiplexers './SRC/sub_module/muxes.v' ...Done
Writing Verilog netlist for LUTs './SRC/sub_module/luts.v'...Done
Writing Verilog netlist for wires './SRC/sub_module/wires.v'...Done
Writing Verilog netlist for memories './SRC/sub_module/memories.v' ...Done
Writing Verilog netlist for shift register banks './SRC/sub_module/shift_register_banks.v' ...Done
Creating template for user-defined Verilog modules './SRC/sub_module/user_defined_templates.v'...Done

Writing logical tiles...
Writing Verilog netlists for logic tile 'io' ...
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_physical__iopad.v' for primitive pb_type 'iopad' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_io_mode_physical__iopad'...Done
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_io_.v' for pb_type 'io' ...
Writing Verilog codes of pb_type 'logical_tile_io_mode_io_'...Done
Done

Writing Verilog netlists for logic tile 'clb' ...
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__lut6.v' for primitive pb_type 'lut6' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__lut6'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__ff.v' for primitive pb_type 'ff' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__ff'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6.v' for pb_type 'ble6' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle.v' for pb_type 'fle' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_clb_.v' for pb_type 'clb' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_clb_'...Done
Done

Writing logical tiles...Done

Building physical tiles...
Writing Verilog Netlist './SRC/lb/grid_io_top.v' for physical tile 'io' at top side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_right.v' for physical tile 'io' at right side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_bottom.v' for physical tile 'io' at bottom side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_left.v' for physical tile 'io' at left side ...Done
Writing Verilog Netlist './SRC/lb/grid_clb.v' for physical_tile 'clb'...Done
Building physical tiles...Done

Writing Verilog netlist for top-level module of FPGA fabric './SRC/fpga_top.v'...Done
Written 111 Verilog modules in total
Write Verilog netlists for FPGA fabric
 took 0.15 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_full_testbench --file ./SRC --reference_benchmark_file_path spi_top_output_verilog.v --include_signal_init --bitstream fabric_bitstream.bit

Confirm selected options when call command 'write_full_testbench':
--file, -f: ./SRC
--bitstream: fabric_bitstream.bit
--fabric_netlist_file_path: off
--pin_constraints_file, -pcf: off
--bus_group_file, -bgf: off
--reference_benchmark_file_path: spi_top_output_verilog.v
--fast_configuration: off
--explicit_port_mapping: off
--default_net_type: off
--no_self_checking: off
--include_signal_init: on
--no_time_stamp: off
--use_relative_path: off
--verbose: off
Write Verilog full testbenches for FPGA fabric

Warning 239: Directory './SRC' already exists. Will overwrite contents
# Write autocheck testbench for FPGA top-level Verilog netlist for 'spi_top'
Will use 33237 configuration clock cycles to top testbench
# Write autocheck testbench for FPGA top-level Verilog netlist for 'spi_top' took 0.91 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write Verilog full testbenches for FPGA fabric
 took 0.91 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_pnr_sdc --file ./SDC

Confirm selected options when call command 'write_pnr_sdc':
--file, -f: ./SDC
--flatten_names: off
--hierarchical: off
--output_hierarchy: off
--time_unit: off
--constrain_global_port: off
--constrain_non_clock_global_port: off
--constrain_grid: off
--constrain_sb: off
--constrain_cb: off
--constrain_configurable_memory_outputs: off
--constrain_routing_multiplexer_outputs: off
--constrain_switch_block_outputs: off
--constrain_zero_delay_paths: off
--no_time_stamp: off
--verbose: off
Succeed to create directory './SDC'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc'
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc'
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc' took 0.05 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc'
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Switch Block timing for P&R flow
Write SDC for constrain Switch Block timing for P&R flow took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Connection Block timing for P&R flow
Write SDC for constrain Connection Block timing for P&R flow took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC for constraining grid timing for P&R flow
Write SDC for constraining grid timing for P&R flow took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_sdc_disable_timing_configure_ports --file ./SDC/disable_configure_ports.sdc

Confirm selected options when call command 'write_sdc_disable_timing_configure_ports':
--file, -f: ./SDC/disable_configure_ports.sdc
--flatten_names: off
--no_time_stamp: off
--verbose: off
Warning 240: Directory './SDC' already exists. Will overwrite contents
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc'
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc' took 0.11 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_analysis_sdc --file ./SDC_analysis

Confirm selected options when call command 'write_analysis_sdc':
--file, -f: ./SDC_analysis
--verbose: off
--flatten_names: off
--time_unit: off
--no_time_stamp: off
Succeed to create directory './SDC_analysis'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/spi_top_fpga_top_analysis.sdc'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/spi_top_fpga_top_analysis.sdc' took 0.07 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 2.33116 seconds

Thank you for using OpenFPGA!
Incr Slack updates 173 in 0.00197658 sec
Full Max Req/Worst Slack updates 49 in 0.000217885 sec
Incr Max Req/Worst Slack updates 124 in 0.000581748 sec
Incr Criticality updates 77 in 0.00137439 sec
Full Criticality updates 96 in 0.00155445 sec
0