{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714167447680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 16:37:27 2024 " "Processing started: Fri Apr 26 16:37:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714167447681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167447681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167447682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714167448036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714167448037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/MIPS_types.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fivebit_dffg-mixed " "Found design unit 1: Fivebit_dffg-mixed" {  } { { "../../proj/src/TopLevel/5bit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456853 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fivebit_dffg " "Found entity 1: Fivebit_dffg" {  } { { "../../proj/src/TopLevel/5bit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Barrel_Shifter-structural " "Found design unit 1: Barrel_Shifter-structural" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456855 ""} { "Info" "ISGN_ENTITY_NAME" "1 Barrel_Shifter " "Found entity 1: Barrel_Shifter" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavioral " "Found design unit 1: control-behavioral" {  } { { "../../proj/src/TopLevel/Control.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Control.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456858 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../proj/src/TopLevel/Control.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Control.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode_Execute_Reg-structure " "Found design unit 1: Decode_Execute_Reg-structure" {  } { { "../../proj/src/TopLevel/Decode_Execute_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode_Execute_Reg " "Found entity 1: Decode_Execute_Reg" {  } { { "../../proj/src/TopLevel/Decode_Execute_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute_Memory_Reg-structure " "Found design unit 1: Execute_Memory_Reg-structure" {  } { { "../../proj/src/TopLevel/Execute_Memory_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456861 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute_Memory_Reg " "Found entity 1: Execute_Memory_Reg" {  } { { "../../proj/src/TopLevel/Execute_Memory_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-behavior " "Found design unit 1: Extender-behavior" {  } { { "../../proj/src/TopLevel/Extender.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Extender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456862 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "../../proj/src/TopLevel/Extender.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Extender.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FOURbit_dffg-mixed " "Found design unit 1: FOURbit_dffg-mixed" {  } { { "../../proj/src/TopLevel/FOURbit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456863 ""} { "Info" "ISGN_ENTITY_NAME" "1 FOURbit_dffg " "Found entity 1: FOURbit_dffg" {  } { { "../../proj/src/TopLevel/FOURbit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch_Decode_Reg-structure " "Found design unit 1: Fetch_Decode_Reg-structure" {  } { { "../../proj/src/TopLevel/Fetch_Decode_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456865 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Decode_Reg " "Found entity 1: Fetch_Decode_Reg" {  } { { "../../proj/src/TopLevel/Fetch_Decode_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/ForwardingUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/ForwardingUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardingUnit-structure " "Found design unit 1: ForwardingUnit-structure" {  } { { "../../proj/src/TopLevel/ForwardingUnit.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/ForwardingUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456866 ""} { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "../../proj/src/TopLevel/ForwardingUnit.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/ForwardingUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456869 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSregister-structural " "Found design unit 1: MIPSregister-structural" {  } { { "../../proj/src/TopLevel/MIPSregister.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456871 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSregister " "Found entity 1: MIPSregister" {  } { { "../../proj/src/TopLevel/MIPSregister.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Memory_WriteBack_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Memory_WriteBack_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_WriteBack_Reg-structure " "Found design unit 1: Memory_WriteBack_Reg-structure" {  } { { "../../proj/src/TopLevel/Memory_WriteBack_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Memory_WriteBack_Reg.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456873 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_WriteBack_Reg " "Found entity 1: Memory_WriteBack_Reg" {  } { { "../../proj/src/TopLevel/Memory_WriteBack_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Memory_WriteBack_Reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nbit_dffg-mixed " "Found design unit 1: Nbit_dffg-mixed" {  } { { "../../proj/src/TopLevel/Nbit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456874 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nbit_dffg " "Found entity 1: Nbit_dffg" {  } { { "../../proj/src/TopLevel/Nbit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nbit_reg-structural " "Found design unit 1: Nbit_reg-structural" {  } { { "../../proj/src/TopLevel/Nbit_reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456875 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nbit_reg " "Found entity 1: Nbit_reg" {  } { { "../../proj/src/TopLevel/Nbit_reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nbit_reg_PC-structural " "Found design unit 1: Nbit_reg_PC-structural" {  } { { "../../proj/src/TopLevel/Nbit_reg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456877 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nbit_reg_PC " "Found entity 1: Nbit_reg_PC" {  } { { "../../proj/src/TopLevel/Nbit_reg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/PipelineShift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/PipelineShift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineShift-structural " "Found design unit 1: PipelineShift-structural" {  } { { "../../proj/src/TopLevel/PipelineShift.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/PipelineShift.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456878 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineShift " "Found entity 1: PipelineShift" {  } { { "../../proj/src/TopLevel/PipelineShift.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/PipelineShift.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToEnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToEnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addToEnd-behavioral " "Found design unit 1: addToEnd-behavioral" {  } { { "../../proj/src/TopLevel/addToEnd.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToEnd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456879 ""} { "Info" "ISGN_ENTITY_NAME" "1 addToEnd " "Found entity 1: addToEnd" {  } { { "../../proj/src/TopLevel/addToEnd.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToEnd.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToStart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToStart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addToStart-behavioral " "Found design unit 1: addToStart-behavioral" {  } { { "../../proj/src/TopLevel/addToStart.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToStart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456880 ""} { "Info" "ISGN_ENTITY_NAME" "1 addToStart " "Found entity 1: addToStart" {  } { { "../../proj/src/TopLevel/addToStart.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToStart.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structure " "Found design unit 1: alu-structure" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456882 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456883 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2N-structural " "Found design unit 1: andg2N-structural" {  } { { "../../proj/src/TopLevel/andg2N.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2N.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456885 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2N " "Found entity 1: andg2N" {  } { { "../../proj/src/TopLevel/andg2N.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2N.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-structural " "Found design unit 1: branch-structural" {  } { { "../../proj/src/TopLevel/branch.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456886 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "../../proj/src/TopLevel/branch.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branchALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branchALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branchALU-dataflow " "Found design unit 1: branchALU-dataflow" {  } { { "../../proj/src/TopLevel/branchALU.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branchALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456888 ""} { "Info" "ISGN_ENTITY_NAME" "1 branchALU " "Found entity 1: branchALU" {  } { { "../../proj/src/TopLevel/branchALU.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branchALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-decode " "Found design unit 1: decoder-decode" {  } { { "../../proj/src/TopLevel/decoder.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456889 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../proj/src/TopLevel/decoder.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456890 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_PC-mixed " "Found design unit 1: dffg_PC-mixed" {  } { { "../../proj/src/TopLevel/dffg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456892 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_PC " "Found entity 1: dffg_PC" {  } { { "../../proj/src/TopLevel/dffg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_set.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_set-mixed " "Found design unit 1: dffg_set-mixed" {  } { { "../../proj/src/TopLevel/dffg_set.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_set.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456894 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_set " "Found entity 1: dffg_set" {  } { { "../../proj/src/TopLevel/dffg_set.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_set.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/extendSign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/extendSign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extendSign-behavioral " "Found design unit 1: extendSign-behavioral" {  } { { "../../proj/src/TopLevel/extendSign.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/extendSign.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456895 ""} { "Info" "ISGN_ENTITY_NAME" "1 extendSign " "Found entity 1: extendSign" {  } { { "../../proj/src/TopLevel/extendSign.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/extendSign.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetchLogic-structural " "Found design unit 1: fetchLogic-structural" {  } { { "../../proj/src/TopLevel/fetchLogic.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456896 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetchLogic " "Found entity 1: fetchLogic" {  } { { "../../proj/src/TopLevel/fetchLogic.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-structure " "Found design unit 1: fullAdder-structure" {  } { { "../../proj/src/TopLevel/fullAdder.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456898 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../../proj/src/TopLevel/fullAdder.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/hazardDetection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/hazardDetection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detectHazard-structure " "Found design unit 1: detectHazard-structure" {  } { { "../../proj/src/TopLevel/hazardDetection.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/hazardDetection.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456899 ""} { "Info" "ISGN_ENTITY_NAME" "1 detectHazard " "Found entity 1: detectHazard" {  } { { "../../proj/src/TopLevel/hazardDetection.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/hazardDetection.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456901 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jump-structural " "Found design unit 1: jump-structural" {  } { { "../../proj/src/TopLevel/jump.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456902 ""} { "Info" "ISGN_ENTITY_NAME" "1 jump " "Found entity 1: jump" {  } { { "../../proj/src/TopLevel/jump.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456904 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structural " "Found design unit 1: mux2t1-structural" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456905 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_5bit-structural " "Found design unit 1: mux2t1_5bit-structural" {  } { { "../../proj/src/TopLevel/mux2t1_5bit.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456907 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_5bit " "Found entity 1: mux2t1_5bit" {  } { { "../../proj/src/TopLevel/mux2t1_5bit.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456908 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_dataflow-dataflow " "Found design unit 1: mux2t1_dataflow-dataflow" {  } { { "../../proj/src/TopLevel/mux2t1_dataflow.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456910 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_dataflow " "Found entity 1: mux2t1_dataflow" {  } { { "../../proj/src/TopLevel/mux2t1_dataflow.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux3t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux3t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3t1-structure " "Found design unit 1: mux3t1-structure" {  } { { "../../proj/src/TopLevel/mux3t1.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux3t1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456911 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3t1 " "Found entity 1: mux3t1" {  } { { "../../proj/src/TopLevel/mux3t1.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux3t1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_32t1_mux-mux32t1 " "Found design unit 1: my_32t1_mux-mux32t1" {  } { { "../../proj/src/TopLevel/my_32t1_mux.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456912 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_32t1_mux " "Found entity 1: my_32t1_mux" {  } { { "../../proj/src/TopLevel/my_32t1_mux.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitAddSub-structure " "Found design unit 1: nBitAddSub-structure" {  } { { "../../proj/src/TopLevel/nBitAddSub.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456914 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitAddSub " "Found entity 1: nBitAddSub" {  } { { "../../proj/src/TopLevel/nBitAddSub.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitAdder-structure " "Found design unit 1: nBitAdder-structure" {  } { { "../../proj/src/TopLevel/nBitAdder.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456915 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitAdder " "Found entity 1: nBitAdder" {  } { { "../../proj/src/TopLevel/nBitAdder.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitAnd-structure " "Found design unit 1: nBitAnd-structure" {  } { { "../../proj/src/TopLevel/nBitAnd.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456917 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitAnd " "Found entity 1: nBitAnd" {  } { { "../../proj/src/TopLevel/nBitAnd.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitNor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitNor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitNor-dataflow " "Found design unit 1: nBitNor-dataflow" {  } { { "../../proj/src/TopLevel/nBitNor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitNor.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456918 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitNor " "Found entity 1: nBitNor" {  } { { "../../proj/src/TopLevel/nBitNor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitNor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitOr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitOr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitOr-structure " "Found design unit 1: nBitOr-structure" {  } { { "../../proj/src/TopLevel/nBitOr.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitOr.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456919 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitOr " "Found entity 1: nBitOr" {  } { { "../../proj/src/TopLevel/nBitOr.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitOr.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitXor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitXor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitXor-structure " "Found design unit 1: nBitXor-structure" {  } { { "../../proj/src/TopLevel/nBitXor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitXor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456920 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitXor " "Found entity 1: nBitXor" {  } { { "../../proj/src/TopLevel/nBitXor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitXor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/onesComp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/onesComp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onesComp-structure " "Found design unit 1: onesComp-structure" {  } { { "../../proj/src/TopLevel/onesComp.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/onesComp.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456921 ""} { "Info" "ISGN_ENTITY_NAME" "1 onesComp " "Found entity 1: onesComp" {  } { { "../../proj/src/TopLevel/onesComp.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/onesComp.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456923 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcRegister-structure " "Found design unit 1: pcRegister-structure" {  } { { "../../proj/src/TopLevel/pcRegister.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456925 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcRegister " "Found entity 1: pcRegister" {  } { { "../../proj/src/TopLevel/pcRegister.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/prediction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/prediction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prediction-structure " "Found design unit 1: prediction-structure" {  } { { "../../proj/src/TopLevel/prediction.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/prediction.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456926 ""} { "Info" "ISGN_ENTITY_NAME" "1 prediction " "Found entity 1: prediction" {  } { { "../../proj/src/TopLevel/prediction.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/prediction.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/selectOperation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/selectOperation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectOperation-dataflow " "Found design unit 1: selectOperation-dataflow" {  } { { "../../proj/src/TopLevel/selectOperation.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/selectOperation.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456927 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectOperation " "Found entity 1: selectOperation" {  } { { "../../proj/src/TopLevel/selectOperation.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/selectOperation.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/setLessThan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/setLessThan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setLessThan-dataflow " "Found design unit 1: setLessThan-dataflow" {  } { { "../../proj/src/TopLevel/setLessThan.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/setLessThan.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456928 ""} { "Info" "ISGN_ENTITY_NAME" "1 setLessThan " "Found entity 1: setLessThan" {  } { { "../../proj/src/TopLevel/setLessThan.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/setLessThan.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-behavioral " "Found design unit 1: shift-behavioral" {  } { { "../../proj/src/TopLevel/shift.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/shift.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456930 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "../../proj/src/TopLevel/shift.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/shift.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/tb_prediction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/tb_prediction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_prediction-tb " "Found design unit 1: tb_prediction-tb" {  } { { "../../proj/src/TopLevel/tb_prediction.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/tb_prediction.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456931 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_prediction " "Found entity 1: tb_prediction" {  } { { "../../proj/src/TopLevel/tb_prediction.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/tb_prediction.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456932 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714167456932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167456932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714167457118 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(454) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(454): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 454 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714167457120 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(457) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(457): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714167457120 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_j MIPS_Processor.vhd(471) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(471): object \"s_j\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714167457120 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ctlExt MIPS_Processor.vhd(486) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(486): object \"s_ctlExt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714167457120 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_flush MIPS_Processor.vhd(489) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(489): object \"s_flush\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714167457120 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rtDec MIPS_Processor.vhd(497) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(497): object \"s_rtDec\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 497 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714167457120 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rdDec MIPS_Processor.vhd(498) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(498): object \"s_rdDec\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 498 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714167457120 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_nextPCWB MIPS_Processor.vhd(556) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(556): object \"s_nextPCWB\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 556 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714167457121 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_jumpWB MIPS_Processor.vhd(561) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(561): object \"s_jumpWB\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714167457121 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_branchWB MIPS_Processor.vhd(564) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(564): object \"s_branchWB\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714167457121 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 org2:G_BRANCH_JUMP_OR " "Elaborating entity \"org2\" for hierarchy \"org2:G_BRANCH_JUMP_OR\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "G_BRANCH_JUMP_OR" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:G_MUX_FIRST " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:G_MUX_FIRST\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "G_MUX_FIRST" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_dataflow mux2t1_N:G_MUX_FIRST\|mux2t1_dataflow:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1_dataflow\" for hierarchy \"mux2t1_N:G_MUX_FIRST\|mux2t1_dataflow:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcRegister pcRegister:PC_REG " "Elaborating entity \"pcRegister\" for hierarchy \"pcRegister:PC_REG\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "PC_REG" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 pcRegister:PC_REG\|andg2:G_AND1 " "Elaborating entity \"andg2\" for hierarchy \"pcRegister:PC_REG\|andg2:G_AND1\"" {  } { { "../../proj/src/TopLevel/pcRegister.vhd" "G_AND1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_reg_PC pcRegister:PC_REG\|Nbit_reg_PC:REG " "Elaborating entity \"Nbit_reg_PC\" for hierarchy \"pcRegister:PC_REG\|Nbit_reg_PC:REG\"" {  } { { "../../proj/src/TopLevel/pcRegister.vhd" "REG" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457232 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_R Nbit_reg_PC.vhd(28) " "VHDL Signal Declaration warning at Nbit_reg_PC.vhd(28): used explicit default value for signal \"s_R\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/Nbit_reg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714167457232 "|MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_PC pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG " "Elaborating entity \"dffg_PC\" for hierarchy \"pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\"" {  } { { "../../proj/src/TopLevel/Nbit_reg_PC.vhd" "\\G_NBit_Reg:0:REG" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457242 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST dffg_PC.vhd(44) " "VHDL Process Statement warning at dffg_PC.vhd(44): signal \"i_RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/TopLevel/dffg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714167457242 "|MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:0:REG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_D dffg_PC.vhd(45) " "VHDL Process Statement warning at dffg_PC.vhd(45): signal \"r_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/TopLevel/dffg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714167457242 "|MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:0:REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdder nBitAdder:INCREMENT_PC " "Elaborating entity \"nBitAdder\" for hierarchy \"nBitAdder:INCREMENT_PC\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "INCREMENT_PC" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder nBitAdder:INCREMENT_PC\|fullAdder:ADDI " "Elaborating entity \"fullAdder\" for hierarchy \"nBitAdder:INCREMENT_PC\|fullAdder:ADDI\"" {  } { { "../../proj/src/TopLevel/nBitAdder.vhd" "ADDI" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 nBitAdder:INCREMENT_PC\|fullAdder:ADDI\|xorg2:XOR1 " "Elaborating entity \"xorg2\" for hierarchy \"nBitAdder:INCREMENT_PC\|fullAdder:ADDI\|xorg2:XOR1\"" {  } { { "../../proj/src/TopLevel/fullAdder.vhd" "XOR1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Decode_Reg Fetch_Decode_Reg:IF_D " "Elaborating entity \"Fetch_Decode_Reg\" for hierarchy \"Fetch_Decode_Reg:IF_D\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IF_D" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_dffg Fetch_Decode_Reg:IF_D\|Nbit_dffg:REG_INST1 " "Elaborating entity \"Nbit_dffg\" for hierarchy \"Fetch_Decode_Reg:IF_D\|Nbit_dffg:REG_INST1\"" {  } { { "../../proj/src/TopLevel/Fetch_Decode_Reg.vhd" "REG_INST1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457377 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST Nbit_dffg.vhd(36) " "VHDL Process Statement warning at Nbit_dffg.vhd(36): signal \"i_RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/TopLevel/Nbit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714167457377 "|MIPS_Processor|Fetch_Decode_Reg:IF_D|Nbit_dffg:REG_INST1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_dffg Fetch_Decode_Reg:IF_D\|Nbit_dffg:REG0 " "Elaborating entity \"Nbit_dffg\" for hierarchy \"Fetch_Decode_Reg:IF_D\|Nbit_dffg:REG0\"" {  } { { "../../proj/src/TopLevel/Fetch_Decode_Reg.vhd" "REG0" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457383 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST Nbit_dffg.vhd(36) " "VHDL Process Statement warning at Nbit_dffg.vhd(36): signal \"i_RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/TopLevel/Nbit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714167457383 "|MIPS_Processor|Fetch_Decode_Reg:IF_D|Nbit_dffg:REG0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_5bit mux2t1_5bit:G_MUX_REGDST " "Elaborating entity \"mux2t1_5bit\" for hierarchy \"mux2t1_5bit:G_MUX_REGDST\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "G_MUX_REGDST" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPSregister MIPSregister:G_REG " "Elaborating entity \"MIPSregister\" for hierarchy \"MIPSregister:G_REG\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "G_REG" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder MIPSregister:G_REG\|decoder:dec1 " "Elaborating entity \"decoder\" for hierarchy \"MIPSregister:G_REG\|decoder:dec1\"" {  } { { "../../proj/src/TopLevel/MIPSregister.vhd" "dec1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2N MIPSregister:G_REG\|andg2N:and1 " "Elaborating entity \"andg2N\" for hierarchy \"MIPSregister:G_REG\|andg2N:and1\"" {  } { { "../../proj/src/TopLevel/MIPSregister.vhd" "and1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_reg MIPSregister:G_REG\|Nbit_reg:reg0 " "Elaborating entity \"Nbit_reg\" for hierarchy \"MIPSregister:G_REG\|Nbit_reg:reg0\"" {  } { { "../../proj/src/TopLevel/MIPSregister.vhd" "reg0" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg MIPSregister:G_REG\|Nbit_reg:reg0\|dffg:\\G_NBit_Reg:0:REG " "Elaborating entity \"dffg\" for hierarchy \"MIPSregister:G_REG\|Nbit_reg:reg0\|dffg:\\G_NBit_Reg:0:REG\"" {  } { { "../../proj/src/TopLevel/Nbit_reg.vhd" "\\G_NBit_Reg:0:REG" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457518 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST dffg.vhd(35) " "VHDL Process Statement warning at dffg.vhd(35): signal \"i_RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714167457518 "|MIPS_Processor|MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:0:REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_32t1_mux MIPSregister:G_REG\|my_32t1_mux:mux1 " "Elaborating entity \"my_32t1_mux\" for hierarchy \"MIPSregister:G_REG\|my_32t1_mux:mux1\"" {  } { { "../../proj/src/TopLevel/MIPSregister.vhd" "mux1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167457973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchALU branchALU:G_BRANCH " "Elaborating entity \"branchALU\" for hierarchy \"branchALU:G_BRANCH\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "G_BRANCH" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167458007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:EXTEND " "Elaborating entity \"Extender\" for hierarchy \"Extender:EXTEND\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "EXTEND" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167458013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detectHazard detectHazard:HAZARD " "Elaborating entity \"detectHazard\" for hierarchy \"detectHazard:HAZARD\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "HAZARD" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167458018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:G_CTL " "Elaborating entity \"control\" for hierarchy \"control:G_CTL\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "G_CTL" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167458025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineShift PipelineShift:SHIFT " "Elaborating entity \"PipelineShift\" for hierarchy \"PipelineShift:SHIFT\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "SHIFT" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167458037 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry1 PipelineShift.vhd(43) " "Verilog HDL or VHDL warning at PipelineShift.vhd(43): object \"carry1\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/PipelineShift.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/PipelineShift.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714167458037 "|MIPS_Processor|PipelineShift:SHIFT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift PipelineShift:SHIFT\|shift:G_SHIFT " "Elaborating entity \"shift\" for hierarchy \"PipelineShift:SHIFT\|shift:G_SHIFT\"" {  } { { "../../proj/src/TopLevel/PipelineShift.vhd" "G_SHIFT" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/PipelineShift.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167458045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump jump:JUMP2 " "Elaborating entity \"jump\" for hierarchy \"jump:JUMP2\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "JUMP2" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167458148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barrel_Shifter jump:JUMP2\|Barrel_Shifter:G_LEFT_SHIFT " "Elaborating entity \"Barrel_Shifter\" for hierarchy \"jump:JUMP2\|Barrel_Shifter:G_LEFT_SHIFT\"" {  } { { "../../proj/src/TopLevel/jump.vhd" "G_LEFT_SHIFT" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167458163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 jump:JUMP2\|Barrel_Shifter:G_LEFT_SHIFT\|mux2t1:\\G_MUX_1_SHIFT:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"jump:JUMP2\|Barrel_Shifter:G_LEFT_SHIFT\|mux2t1:\\G_MUX_1_SHIFT:0:MUXI\"" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "\\G_MUX_1_SHIFT:0:MUXI" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167458219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg jump:JUMP2\|Barrel_Shifter:G_LEFT_SHIFT\|mux2t1:\\G_MUX_1_SHIFT:0:MUXI\|invg:g_Not " "Elaborating entity \"invg\" for hierarchy \"jump:JUMP2\|Barrel_Shifter:G_LEFT_SHIFT\|mux2t1:\\G_MUX_1_SHIFT:0:MUXI\|invg:g_Not\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "g_Not" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167458225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N jump:JUMP2\|mux2t1_N:G_MUX " "Elaborating entity \"mux2t1_N\" for hierarchy \"jump:JUMP2\|mux2t1_N:G_MUX\"" {  } { { "../../proj/src/TopLevel/jump.vhd" "G_MUX" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167460199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Execute_Reg Decode_Execute_Reg:D_EX " "Elaborating entity \"Decode_Execute_Reg\" for hierarchy \"Decode_Execute_Reg:D_EX\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "D_EX" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167460238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_dffg Decode_Execute_Reg:D_EX\|Nbit_dffg:REG_Op " "Elaborating entity \"Nbit_dffg\" for hierarchy \"Decode_Execute_Reg:D_EX\|Nbit_dffg:REG_Op\"" {  } { { "../../proj/src/TopLevel/Decode_Execute_Reg.vhd" "REG_Op" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167460260 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST Nbit_dffg.vhd(36) " "VHDL Process Statement warning at Nbit_dffg.vhd(36): signal \"i_RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/TopLevel/Nbit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714167460261 "|MIPS_Processor|Decode_Execute_Reg:D_EX|Nbit_dffg:REG_Op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3t1 mux3t1:MUX1 " "Elaborating entity \"mux3t1\" for hierarchy \"mux3t1:MUX1\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MUX1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167460275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchLogic fetchLogic:G_FETCHLOGIC " "Elaborating entity \"fetchLogic\" for hierarchy \"fetchLogic:G_FETCHLOGIC\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "G_FETCHLOGIC" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167460284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch fetchLogic:G_FETCHLOGIC\|branch:G_BRANCH " "Elaborating entity \"branch\" for hierarchy \"fetchLogic:G_FETCHLOGIC\|branch:G_BRANCH\"" {  } { { "../../proj/src/TopLevel/fetchLogic.vhd" "G_BRANCH" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167462616 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry1 branch.vhd(59) " "Verilog HDL or VHDL warning at branch.vhd(59): object \"carry1\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/branch.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714167462616 "|MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry2 branch.vhd(60) " "Verilog HDL or VHDL warning at branch.vhd(60): object \"carry2\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/branch.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714167462616 "|MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:G_FORWARD " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:G_FORWARD\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "G_FORWARD" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167463025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:G_ALU " "Elaborating entity \"alu\" for hierarchy \"alu:G_ALU\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "G_ALU" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167463032 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_addSubCarry alu.vhd(145) " "Verilog HDL or VHDL warning at alu.vhd(145): object \"s_addSubCarry\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714167463033 "|MIPS_Processor|alu:G_ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MSB alu.vhd(149) " "Verilog HDL or VHDL warning at alu.vhd(149): object \"s_MSB\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714167463033 "|MIPS_Processor|alu:G_ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_constShamt alu.vhd(151) " "VHDL Signal Declaration warning at alu.vhd(151): used explicit default value for signal \"s_constShamt\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 151 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714167463033 "|MIPS_Processor|alu:G_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitOr alu:G_ALU\|nBitOr:G_OR " "Elaborating entity \"nBitOr\" for hierarchy \"alu:G_ALU\|nBitOr:G_OR\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "G_OR" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167463072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAnd alu:G_ALU\|nBitAnd:G_AND " "Elaborating entity \"nBitAnd\" for hierarchy \"alu:G_ALU\|nBitAnd:G_AND\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "G_AND" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167463096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitXor alu:G_ALU\|nBitXor:G_XOR " "Elaborating entity \"nBitXor\" for hierarchy \"alu:G_ALU\|nBitXor:G_XOR\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "G_XOR" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167463119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitNor alu:G_ALU\|nBitNor:G_NOR " "Elaborating entity \"nBitNor\" for hierarchy \"alu:G_ALU\|nBitNor:G_NOR\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "G_NOR" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167463144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setLessThan alu:G_ALU\|setLessThan:G_SLT " "Elaborating entity \"setLessThan\" for hierarchy \"alu:G_ALU\|setLessThan:G_SLT\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "G_SLT" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167463151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAddSub alu:G_ALU\|nBitAddSub:G_ADDSUB " "Elaborating entity \"nBitAddSub\" for hierarchy \"alu:G_ALU\|nBitAddSub:G_ADDSUB\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "G_ADDSUB" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167463158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onesComp alu:G_ALU\|nBitAddSub:G_ADDSUB\|onesComp:N_Bit_Inv " "Elaborating entity \"onesComp\" for hierarchy \"alu:G_ALU\|nBitAddSub:G_ADDSUB\|onesComp:N_Bit_Inv\"" {  } { { "../../proj/src/TopLevel/nBitAddSub.vhd" "N_Bit_Inv" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167463168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdder alu:G_ALU\|nBitAddSub:G_ADDSUB\|nBitAdder:N_Bit_Adder " "Elaborating entity \"nBitAdder\" for hierarchy \"alu:G_ALU\|nBitAddSub:G_ADDSUB\|nBitAdder:N_Bit_Adder\"" {  } { { "../../proj/src/TopLevel/nBitAddSub.vhd" "N_Bit_Adder" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167463211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectOperation alu:G_ALU\|selectOperation:G_SELECT " "Elaborating entity \"selectOperation\" for hierarchy \"alu:G_ALU\|selectOperation:G_SELECT\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "G_SELECT" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167463756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_Memory_Reg Execute_Memory_Reg:EX_MEM " "Elaborating entity \"Execute_Memory_Reg\" for hierarchy \"Execute_Memory_Reg:EX_MEM\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "EX_MEM" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167463768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fivebit_dffg Execute_Memory_Reg:EX_MEM\|Fivebit_dffg:REG_LOC " "Elaborating entity \"Fivebit_dffg\" for hierarchy \"Execute_Memory_Reg:EX_MEM\|Fivebit_dffg:REG_LOC\"" {  } { { "../../proj/src/TopLevel/Execute_Memory_Reg.vhd" "REG_LOC" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167463781 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST 5bit_dffg.vhd(37) " "VHDL Process Statement warning at 5bit_dffg.vhd(37): signal \"i_RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/TopLevel/5bit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714167463781 "|MIPS_Processor|Execute_Memory_Reg:EX_MEM|Fivebit_dffg:REG_LOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_WriteBack_Reg Memory_WriteBack_Reg:MEM_WB " "Elaborating entity \"Memory_WriteBack_Reg\" for hierarchy \"Memory_WriteBack_Reg:MEM_WB\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MEM_WB" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167463793 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714167469551 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714167469551 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714167469551 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1714167470771 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714167500212 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/TopLevel/dffg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714167502349 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714167502349 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714167537323 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714167643891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714167643891 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714167651325 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714167651325 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115425 " "Implemented 115425 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714167651325 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714167651325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115326 " "Implemented 115326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714167651325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714167651325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1214 " "Peak virtual memory: 1214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714167651493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 16:40:51 2024 " "Processing ended: Fri Apr 26 16:40:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714167651493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:24 " "Elapsed time: 00:03:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714167651493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:29 " "Total CPU time (on all processors): 00:03:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714167651493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714167651493 ""}
