
---------- Begin Simulation Statistics ----------
final_tick                               159205536000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 225148                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717772                       # Number of bytes of host memory used
host_op_rate                                   225597                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   444.15                       # Real time elapsed on the host
host_tick_rate                              358447797                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159206                       # Number of seconds simulated
sim_ticks                                159205536000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.562061                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104279                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113535                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635735                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                299                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              491                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390261                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66048                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.592055                       # CPI: cycles per instruction
system.cpu.discardedOps                        196799                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42629222                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485728                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033991                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        26759021                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.628119                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        159205536                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132446515                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        158842                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       696408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1393196                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            226                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 159205536000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24757                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52829                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22430                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58826                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58826                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24757                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       242425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 242425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34921472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34921472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83583                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83583    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83583                       # Request fanout histogram
system.membus.respLayer1.occupancy         1450104750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1004106000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 159205536000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            379897                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       710347                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          185                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           61358                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           316893                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          316893                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           313                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       379584                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2089175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2089986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       127488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    346622720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              346750208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           75484                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13524224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           772274                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000522                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022951                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 771873     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    399      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             772274                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6654820000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6268296996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2817000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 159205536000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   40                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               613163                       # number of demand (read+write) hits
system.l2.demand_hits::total                   613203                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  40                       # number of overall hits
system.l2.overall_hits::.cpu.data              613163                       # number of overall hits
system.l2.overall_hits::total                  613203                       # number of overall hits
system.l2.demand_misses::.cpu.inst                273                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              83314                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83587                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               273                       # number of overall misses
system.l2.overall_misses::.cpu.data             83314                       # number of overall misses
system.l2.overall_misses::total                 83587                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33059000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11062679000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11095738000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33059000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11062679000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11095738000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              313                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           696477                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               696790                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             313                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          696477                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              696790                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.872204                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.119622                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.119960                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.872204                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.119622                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.119960                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 121095.238095                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 132782.953645                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132744.780887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 121095.238095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 132782.953645                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132744.780887                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               52829                       # number of writebacks
system.l2.writebacks::total                     52829                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         83310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83583                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        83310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83583                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27599000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9395885000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9423484000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27599000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9395885000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9423484000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.872204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.119616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.119954                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.872204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.119616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.119954                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 101095.238095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 112782.199016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112744.026895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 101095.238095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 112782.199016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112744.026895                       # average overall mshr miss latency
system.l2.replacements                          75484                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657518                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657518                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657518                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657518                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          175                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              175                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          175                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          175                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            258067                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                258067                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           58826                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58826                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8126726000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8126726000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        316893                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            316893                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.185634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.185634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 138148.539761                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 138148.539761                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        58826                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58826                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6950206000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6950206000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.185634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.185634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 118148.539761                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118148.539761                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             40                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 40                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          273                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              273                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33059000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33059000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.872204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.872204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 121095.238095                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 121095.238095                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          273                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          273                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27599000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27599000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.872204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.872204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 101095.238095                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 101095.238095                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        355096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            355096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        24488                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24488                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2935953000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2935953000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       379584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        379584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.064513                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064513                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 119893.539693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119893.539693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        24484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        24484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2445679000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2445679000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.064502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99888.866198                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99888.866198                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 159205536000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8055.231515                       # Cycle average of tags in use
system.l2.tags.total_refs                     1393018                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     83676                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.647760                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.925808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.396599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8001.909108                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983305                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3084                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4916                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22372044                       # Number of tag accesses
system.l2.tags.data_accesses                 22372044                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159205536000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21327360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21397248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13524224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13524224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           83310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               83583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52829                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52829                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            438980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         133961171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             134400151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       438980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           438980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       84948202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84948202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       84948202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           438980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        133961171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            219348352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    211316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    333196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.079868366500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12374                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12374                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              493085                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             199086                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       83583                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52829                       # Number of write requests accepted
system.mem_ctrls.readBursts                    334332                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   211316                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13424                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11710071500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1671440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17977971500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35029.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53779.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   296042                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  183558                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                334332                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               211316                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   67702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   74402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   16027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    529.144191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   412.226211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.810788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1944      2.95%      2.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3855      5.84%      8.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        30995     46.97%     55.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          797      1.21%     56.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4477      6.78%     63.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          398      0.60%     64.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3558      5.39%     69.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          215      0.33%     70.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19750     29.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65989                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.015355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.468859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    143.845757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12359     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            4      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            5      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12374                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.076208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.992202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.774919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8470     68.45%     68.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              134      1.08%     69.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1259     10.17%     79.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               83      0.67%     80.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2223     17.97%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               47      0.38%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.09%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.03%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              109      0.88%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               19      0.15%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12374                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21394432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13523264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21397248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13524224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       134.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    134.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  159204358000                       # Total gap between requests
system.mem_ctrls.avgGap                    1167084.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        69888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     21324544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13523264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 438979.709851295571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 133943482.970340922475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 84942171.860154405236                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       333240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       211316                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     46048000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17931923500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3686194435750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     42168.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     53810.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17443991.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            234884580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            124844115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1192415700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          551190240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12567544080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18452150010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      45596341440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        78719370165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        494.451212                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 118297945500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5316028500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35591562000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            236276880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            125584140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1194400620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          551800980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12567544080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18120029820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      45876021600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        78671658120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        494.151523                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 119031318250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5316028500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34858189250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    159205536000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159205536000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7611888                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7611888                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7611888                       # number of overall hits
system.cpu.icache.overall_hits::total         7611888                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          313                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            313                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          313                       # number of overall misses
system.cpu.icache.overall_misses::total           313                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35787000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35787000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35787000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35787000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7612201                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7612201                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7612201                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7612201                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000041                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000041                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 114335.463259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 114335.463259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 114335.463259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 114335.463259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          185                       # number of writebacks
system.cpu.icache.writebacks::total               185                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          313                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          313                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          313                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          313                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35161000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35161000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35161000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35161000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000041                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000041                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 112335.463259                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 112335.463259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 112335.463259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 112335.463259                       # average overall mshr miss latency
system.cpu.icache.replacements                    185                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7611888                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7611888                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          313                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           313                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35787000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35787000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7612201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7612201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 114335.463259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 114335.463259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          313                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          313                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35161000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35161000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 112335.463259                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 112335.463259                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159205536000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.845578                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7612201                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               313                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          24320.130990                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.845578                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30449117                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30449117                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159205536000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159205536000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159205536000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51419716                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51419716                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51420401                       # number of overall hits
system.cpu.dcache.overall_hits::total        51420401                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       711621                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         711621                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       719357                       # number of overall misses
system.cpu.dcache.overall_misses::total        719357                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29450371000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29450371000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29450371000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29450371000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52131337                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52131337                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52139758                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52139758                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013651                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013651                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013797                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41384.909945                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41384.909945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40939.854620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40939.854620                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       657518                       # number of writebacks
system.cpu.dcache.writebacks::total            657518                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17125                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17125                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17125                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17125                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       694496                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       694496                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       696477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       696477                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26226987000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26226987000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26457594000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26457594000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013322                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013322                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013358                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013358                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37764.057676                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37764.057676                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37987.749775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37987.749775                       # average overall mshr miss latency
system.cpu.dcache.replacements                 696221                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40773257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40773257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       379913                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        379913                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12602164000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12602164000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41153170                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41153170                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33171.183929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33171.183929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2310                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2310                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       377603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       377603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11695609000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11695609000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30973.294704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30973.294704                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10646459                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10646459                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       331708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       331708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16848207000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16848207000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50792.284178                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50792.284178                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14815                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14815                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       316893                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       316893                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14531378000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14531378000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028866                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028866                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45855.787285                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45855.787285                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          685                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           685                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7736                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7736                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.918656                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.918656                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    230607000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    230607000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 116409.389197                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 116409.389197                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159205536000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.448564                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52116954                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            696477                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.829397                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.448564                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209255813                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209255813                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159205536000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159205536000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
