
FreeRTOS_OS_Prj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007278  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08007418  08007418  00008418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074e4  080074e4  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080074e4  080074e4  000084e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080074ec  080074ec  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080074ec  080074ec  000084ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080074f0  080074f0  000084f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080074f4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000030fc  20000060  08007554  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000315c  08007554  0000915c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022e5e  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ad9  00000000  00000000  0002beee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c30  00000000  00000000  000309c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015e8  00000000  00000000  000325f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ee4c  00000000  00000000  00033be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024060  00000000  00000000  00052a2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000abfd2  00000000  00000000  00076a8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00122a5e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007bd4  00000000  00000000  00122aa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  0012a678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007400 	.word	0x08007400

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08007400 	.word	0x08007400

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c0:	f000 fd0c 	bl	8000fdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c4:	f000 f836 	bl	8000634 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c8:	f000 fa0e 	bl	80009e8 <MX_GPIO_Init>
  MX_ADC1_Init();
 80005cc:	f000 f892 	bl	80006f4 <MX_ADC1_Init>
  MX_I2C1_Init();
 80005d0:	f000 f8e2 	bl	8000798 <MX_I2C1_Init>
  MX_SPI1_Init();
 80005d4:	f000 f924 	bl	8000820 <MX_SPI1_Init>
  MX_TIM1_Init();
 80005d8:	f000 f958 	bl	800088c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80005dc:	f000 f9da 	bl	8000994 <MX_USART1_UART_Init>
  MX_IWDG_Init();
 80005e0:	f000 f908 	bl	80007f4 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  os_add_drv_uart_handle		(&huart1,HW_ID_UART_1);
 80005e4:	2100      	movs	r1, #0
 80005e6:	480d      	ldr	r0, [pc, #52]	@ (800061c <main+0x60>)
 80005e8:	f003 fb6e 	bl	8003cc8 <os_add_drv_uart_handle>
  os_add_drv_iic_handle			(&hi2c1,HW_ID_IIC_1);
 80005ec:	2100      	movs	r1, #0
 80005ee:	480c      	ldr	r0, [pc, #48]	@ (8000620 <main+0x64>)
 80005f0:	f003 fb82 	bl	8003cf8 <os_add_drv_iic_handle>
  os_add_drv_spi_handle			(&hspi1,HW_ID_SPI_1);
 80005f4:	2100      	movs	r1, #0
 80005f6:	480b      	ldr	r0, [pc, #44]	@ (8000624 <main+0x68>)
 80005f8:	f003 fb96 	bl	8003d28 <os_add_drv_spi_handle>
  os_add_drv_adc_handle			(&hadc1,HW_ID_ADC_1);
 80005fc:	2100      	movs	r1, #0
 80005fe:	480a      	ldr	r0, [pc, #40]	@ (8000628 <main+0x6c>)
 8000600:	f003 fbaa 	bl	8003d58 <os_add_drv_adc_handle>
  os_add_drv_timer_handle		(&htim1,HW_ID_TIM_1);
 8000604:	2100      	movs	r1, #0
 8000606:	4809      	ldr	r0, [pc, #36]	@ (800062c <main+0x70>)
 8000608:	f003 fbbe 	bl	8003d88 <os_add_drv_timer_handle>
  os_add_drv_iwdg_handle		(&hiwdg);
 800060c:	4808      	ldr	r0, [pc, #32]	@ (8000630 <main+0x74>)
 800060e:	f003 fbd3 	bl	8003db8 <os_add_drv_iwdg_handle>
  os_entry();
 8000612:	f003 fbe1 	bl	8003dd8 <os_entry>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000616:	bf00      	nop
 8000618:	e7fd      	b.n	8000616 <main+0x5a>
 800061a:	bf00      	nop
 800061c:	200001c4 	.word	0x200001c4
 8000620:	200000c4 	.word	0x200000c4
 8000624:	20000124 	.word	0x20000124
 8000628:	2000007c 	.word	0x2000007c
 800062c:	2000017c 	.word	0x2000017c
 8000630:	20000118 	.word	0x20000118

08000634 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b094      	sub	sp, #80	@ 0x50
 8000638:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063a:	f107 0320 	add.w	r3, r7, #32
 800063e:	2230      	movs	r2, #48	@ 0x30
 8000640:	2100      	movs	r1, #0
 8000642:	4618      	mov	r0, r3
 8000644:	f006 fa00 	bl	8006a48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000648:	f107 030c 	add.w	r3, r7, #12
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
 8000656:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000658:	2300      	movs	r3, #0
 800065a:	60bb      	str	r3, [r7, #8]
 800065c:	4b23      	ldr	r3, [pc, #140]	@ (80006ec <SystemClock_Config+0xb8>)
 800065e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000660:	4a22      	ldr	r2, [pc, #136]	@ (80006ec <SystemClock_Config+0xb8>)
 8000662:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000666:	6413      	str	r3, [r2, #64]	@ 0x40
 8000668:	4b20      	ldr	r3, [pc, #128]	@ (80006ec <SystemClock_Config+0xb8>)
 800066a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800066c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000670:	60bb      	str	r3, [r7, #8]
 8000672:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000674:	2300      	movs	r3, #0
 8000676:	607b      	str	r3, [r7, #4]
 8000678:	4b1d      	ldr	r3, [pc, #116]	@ (80006f0 <SystemClock_Config+0xbc>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a1c      	ldr	r2, [pc, #112]	@ (80006f0 <SystemClock_Config+0xbc>)
 800067e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000682:	6013      	str	r3, [r2, #0]
 8000684:	4b1a      	ldr	r3, [pc, #104]	@ (80006f0 <SystemClock_Config+0xbc>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800068c:	607b      	str	r3, [r7, #4]
 800068e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000690:	230a      	movs	r3, #10
 8000692:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000694:	2301      	movs	r3, #1
 8000696:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000698:	2310      	movs	r3, #16
 800069a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800069c:	2301      	movs	r3, #1
 800069e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006a0:	2300      	movs	r3, #0
 80006a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a4:	f107 0320 	add.w	r3, r7, #32
 80006a8:	4618      	mov	r0, r3
 80006aa:	f001 faf5 	bl	8001c98 <HAL_RCC_OscConfig>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80006b4:	f000 f9dd 	bl	8000a72 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b8:	230f      	movs	r3, #15
 80006ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006bc:	2300      	movs	r3, #0
 80006be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c0:	2300      	movs	r3, #0
 80006c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006cc:	f107 030c 	add.w	r3, r7, #12
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f001 fd58 	bl	8002188 <HAL_RCC_ClockConfig>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80006de:	f000 f9c8 	bl	8000a72 <Error_Handler>
  }
}
 80006e2:	bf00      	nop
 80006e4:	3750      	adds	r7, #80	@ 0x50
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40023800 	.word	0x40023800
 80006f0:	40007000 	.word	0x40007000

080006f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006fa:	463b      	mov	r3, r7
 80006fc:	2200      	movs	r2, #0
 80006fe:	601a      	str	r2, [r3, #0]
 8000700:	605a      	str	r2, [r3, #4]
 8000702:	609a      	str	r2, [r3, #8]
 8000704:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000706:	4b21      	ldr	r3, [pc, #132]	@ (800078c <MX_ADC1_Init+0x98>)
 8000708:	4a21      	ldr	r2, [pc, #132]	@ (8000790 <MX_ADC1_Init+0x9c>)
 800070a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800070c:	4b1f      	ldr	r3, [pc, #124]	@ (800078c <MX_ADC1_Init+0x98>)
 800070e:	2200      	movs	r2, #0
 8000710:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000712:	4b1e      	ldr	r3, [pc, #120]	@ (800078c <MX_ADC1_Init+0x98>)
 8000714:	2200      	movs	r2, #0
 8000716:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000718:	4b1c      	ldr	r3, [pc, #112]	@ (800078c <MX_ADC1_Init+0x98>)
 800071a:	2200      	movs	r2, #0
 800071c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800071e:	4b1b      	ldr	r3, [pc, #108]	@ (800078c <MX_ADC1_Init+0x98>)
 8000720:	2200      	movs	r2, #0
 8000722:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000724:	4b19      	ldr	r3, [pc, #100]	@ (800078c <MX_ADC1_Init+0x98>)
 8000726:	2200      	movs	r2, #0
 8000728:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800072c:	4b17      	ldr	r3, [pc, #92]	@ (800078c <MX_ADC1_Init+0x98>)
 800072e:	2200      	movs	r2, #0
 8000730:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000732:	4b16      	ldr	r3, [pc, #88]	@ (800078c <MX_ADC1_Init+0x98>)
 8000734:	4a17      	ldr	r2, [pc, #92]	@ (8000794 <MX_ADC1_Init+0xa0>)
 8000736:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000738:	4b14      	ldr	r3, [pc, #80]	@ (800078c <MX_ADC1_Init+0x98>)
 800073a:	2200      	movs	r2, #0
 800073c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800073e:	4b13      	ldr	r3, [pc, #76]	@ (800078c <MX_ADC1_Init+0x98>)
 8000740:	2201      	movs	r2, #1
 8000742:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000744:	4b11      	ldr	r3, [pc, #68]	@ (800078c <MX_ADC1_Init+0x98>)
 8000746:	2200      	movs	r2, #0
 8000748:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800074c:	4b0f      	ldr	r3, [pc, #60]	@ (800078c <MX_ADC1_Init+0x98>)
 800074e:	2201      	movs	r2, #1
 8000750:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000752:	480e      	ldr	r0, [pc, #56]	@ (800078c <MX_ADC1_Init+0x98>)
 8000754:	f000 fc84 	bl	8001060 <HAL_ADC_Init>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800075e:	f000 f988 	bl	8000a72 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000762:	2300      	movs	r3, #0
 8000764:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000766:	2301      	movs	r3, #1
 8000768:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800076a:	2300      	movs	r3, #0
 800076c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800076e:	463b      	mov	r3, r7
 8000770:	4619      	mov	r1, r3
 8000772:	4806      	ldr	r0, [pc, #24]	@ (800078c <MX_ADC1_Init+0x98>)
 8000774:	f000 fcb8 	bl	80010e8 <HAL_ADC_ConfigChannel>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800077e:	f000 f978 	bl	8000a72 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000782:	bf00      	nop
 8000784:	3710      	adds	r7, #16
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	2000007c 	.word	0x2000007c
 8000790:	40012000 	.word	0x40012000
 8000794:	0f000001 	.word	0x0f000001

08000798 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800079c:	4b12      	ldr	r3, [pc, #72]	@ (80007e8 <MX_I2C1_Init+0x50>)
 800079e:	4a13      	ldr	r2, [pc, #76]	@ (80007ec <MX_I2C1_Init+0x54>)
 80007a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007a2:	4b11      	ldr	r3, [pc, #68]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007a4:	4a12      	ldr	r2, [pc, #72]	@ (80007f0 <MX_I2C1_Init+0x58>)
 80007a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007a8:	4b0f      	ldr	r3, [pc, #60]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007ae:	4b0e      	ldr	r3, [pc, #56]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007b4:	4b0c      	ldr	r3, [pc, #48]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007ba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007bc:	4b0a      	ldr	r3, [pc, #40]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007be:	2200      	movs	r2, #0
 80007c0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007c2:	4b09      	ldr	r3, [pc, #36]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007c8:	4b07      	ldr	r3, [pc, #28]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007ce:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007d4:	4804      	ldr	r0, [pc, #16]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007d6:	f001 f91b 	bl	8001a10 <HAL_I2C_Init>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007e0:	f000 f947 	bl	8000a72 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007e4:	bf00      	nop
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	200000c4 	.word	0x200000c4
 80007ec:	40005400 	.word	0x40005400
 80007f0:	000186a0 	.word	0x000186a0

080007f4 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80007f8:	4b07      	ldr	r3, [pc, #28]	@ (8000818 <MX_IWDG_Init+0x24>)
 80007fa:	4a08      	ldr	r2, [pc, #32]	@ (800081c <MX_IWDG_Init+0x28>)
 80007fc:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 80007fe:	4b06      	ldr	r3, [pc, #24]	@ (8000818 <MX_IWDG_Init+0x24>)
 8000800:	2200      	movs	r2, #0
 8000802:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8000804:	4b04      	ldr	r3, [pc, #16]	@ (8000818 <MX_IWDG_Init+0x24>)
 8000806:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800080a:	609a      	str	r2, [r3, #8]
//  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800080c:	bf00      	nop
 800080e:	46bd      	mov	sp, r7
 8000810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	20000118 	.word	0x20000118
 800081c:	40003000 	.word	0x40003000

08000820 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000824:	4b17      	ldr	r3, [pc, #92]	@ (8000884 <MX_SPI1_Init+0x64>)
 8000826:	4a18      	ldr	r2, [pc, #96]	@ (8000888 <MX_SPI1_Init+0x68>)
 8000828:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800082a:	4b16      	ldr	r3, [pc, #88]	@ (8000884 <MX_SPI1_Init+0x64>)
 800082c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000830:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000832:	4b14      	ldr	r3, [pc, #80]	@ (8000884 <MX_SPI1_Init+0x64>)
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000838:	4b12      	ldr	r3, [pc, #72]	@ (8000884 <MX_SPI1_Init+0x64>)
 800083a:	2200      	movs	r2, #0
 800083c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800083e:	4b11      	ldr	r3, [pc, #68]	@ (8000884 <MX_SPI1_Init+0x64>)
 8000840:	2200      	movs	r2, #0
 8000842:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000844:	4b0f      	ldr	r3, [pc, #60]	@ (8000884 <MX_SPI1_Init+0x64>)
 8000846:	2200      	movs	r2, #0
 8000848:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800084a:	4b0e      	ldr	r3, [pc, #56]	@ (8000884 <MX_SPI1_Init+0x64>)
 800084c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000850:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000852:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <MX_SPI1_Init+0x64>)
 8000854:	2200      	movs	r2, #0
 8000856:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000858:	4b0a      	ldr	r3, [pc, #40]	@ (8000884 <MX_SPI1_Init+0x64>)
 800085a:	2200      	movs	r2, #0
 800085c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800085e:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <MX_SPI1_Init+0x64>)
 8000860:	2200      	movs	r2, #0
 8000862:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000864:	4b07      	ldr	r3, [pc, #28]	@ (8000884 <MX_SPI1_Init+0x64>)
 8000866:	2200      	movs	r2, #0
 8000868:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800086a:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <MX_SPI1_Init+0x64>)
 800086c:	220a      	movs	r2, #10
 800086e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000870:	4804      	ldr	r0, [pc, #16]	@ (8000884 <MX_SPI1_Init+0x64>)
 8000872:	f001 fe9b 	bl	80025ac <HAL_SPI_Init>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800087c:	f000 f8f9 	bl	8000a72 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000880:	bf00      	nop
 8000882:	bd80      	pop	{r7, pc}
 8000884:	20000124 	.word	0x20000124
 8000888:	40013000 	.word	0x40013000

0800088c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b092      	sub	sp, #72	@ 0x48
 8000890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000892:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
 800089a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800089c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]
 80008ac:	615a      	str	r2, [r3, #20]
 80008ae:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80008b0:	1d3b      	adds	r3, r7, #4
 80008b2:	2220      	movs	r2, #32
 80008b4:	2100      	movs	r1, #0
 80008b6:	4618      	mov	r0, r3
 80008b8:	f006 f8c6 	bl	8006a48 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80008bc:	4b33      	ldr	r3, [pc, #204]	@ (800098c <MX_TIM1_Init+0x100>)
 80008be:	4a34      	ldr	r2, [pc, #208]	@ (8000990 <MX_TIM1_Init+0x104>)
 80008c0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80008c2:	4b32      	ldr	r3, [pc, #200]	@ (800098c <MX_TIM1_Init+0x100>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008c8:	4b30      	ldr	r3, [pc, #192]	@ (800098c <MX_TIM1_Init+0x100>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80008ce:	4b2f      	ldr	r3, [pc, #188]	@ (800098c <MX_TIM1_Init+0x100>)
 80008d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80008d4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008d6:	4b2d      	ldr	r3, [pc, #180]	@ (800098c <MX_TIM1_Init+0x100>)
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80008dc:	4b2b      	ldr	r3, [pc, #172]	@ (800098c <MX_TIM1_Init+0x100>)
 80008de:	2200      	movs	r2, #0
 80008e0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008e2:	4b2a      	ldr	r3, [pc, #168]	@ (800098c <MX_TIM1_Init+0x100>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80008e8:	4828      	ldr	r0, [pc, #160]	@ (800098c <MX_TIM1_Init+0x100>)
 80008ea:	f001 ffa3 	bl	8002834 <HAL_TIM_PWM_Init>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80008f4:	f000 f8bd 	bl	8000a72 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008f8:	2300      	movs	r3, #0
 80008fa:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008fc:	2300      	movs	r3, #0
 80008fe:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000900:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000904:	4619      	mov	r1, r3
 8000906:	4821      	ldr	r0, [pc, #132]	@ (800098c <MX_TIM1_Init+0x100>)
 8000908:	f002 fbd0 	bl	80030ac <HAL_TIMEx_MasterConfigSynchronization>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8000912:	f000 f8ae 	bl	8000a72 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000916:	2360      	movs	r3, #96	@ 0x60
 8000918:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800091a:	2300      	movs	r3, #0
 800091c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800091e:	2300      	movs	r3, #0
 8000920:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000922:	2300      	movs	r3, #0
 8000924:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000926:	2300      	movs	r3, #0
 8000928:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800092a:	2300      	movs	r3, #0
 800092c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800092e:	2300      	movs	r3, #0
 8000930:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000932:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000936:	2200      	movs	r2, #0
 8000938:	4619      	mov	r1, r3
 800093a:	4814      	ldr	r0, [pc, #80]	@ (800098c <MX_TIM1_Init+0x100>)
 800093c:	f002 f8ba 	bl	8002ab4 <HAL_TIM_PWM_ConfigChannel>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8000946:	f000 f894 	bl	8000a72 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800094a:	2300      	movs	r3, #0
 800094c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800094e:	2300      	movs	r3, #0
 8000950:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000952:	2300      	movs	r3, #0
 8000954:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000956:	2300      	movs	r3, #0
 8000958:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800095a:	2300      	movs	r3, #0
 800095c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800095e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000962:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000964:	2300      	movs	r3, #0
 8000966:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000968:	1d3b      	adds	r3, r7, #4
 800096a:	4619      	mov	r1, r3
 800096c:	4807      	ldr	r0, [pc, #28]	@ (800098c <MX_TIM1_Init+0x100>)
 800096e:	f002 fc0b 	bl	8003188 <HAL_TIMEx_ConfigBreakDeadTime>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8000978:	f000 f87b 	bl	8000a72 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800097c:	4803      	ldr	r0, [pc, #12]	@ (800098c <MX_TIM1_Init+0x100>)
 800097e:	f000 f9a7 	bl	8000cd0 <HAL_TIM_MspPostInit>

}
 8000982:	bf00      	nop
 8000984:	3748      	adds	r7, #72	@ 0x48
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	2000017c 	.word	0x2000017c
 8000990:	40010000 	.word	0x40010000

08000994 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000998:	4b11      	ldr	r3, [pc, #68]	@ (80009e0 <MX_USART1_UART_Init+0x4c>)
 800099a:	4a12      	ldr	r2, [pc, #72]	@ (80009e4 <MX_USART1_UART_Init+0x50>)
 800099c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800099e:	4b10      	ldr	r3, [pc, #64]	@ (80009e0 <MX_USART1_UART_Init+0x4c>)
 80009a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009a6:	4b0e      	ldr	r3, [pc, #56]	@ (80009e0 <MX_USART1_UART_Init+0x4c>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009ac:	4b0c      	ldr	r3, [pc, #48]	@ (80009e0 <MX_USART1_UART_Init+0x4c>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009b2:	4b0b      	ldr	r3, [pc, #44]	@ (80009e0 <MX_USART1_UART_Init+0x4c>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009b8:	4b09      	ldr	r3, [pc, #36]	@ (80009e0 <MX_USART1_UART_Init+0x4c>)
 80009ba:	220c      	movs	r2, #12
 80009bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009be:	4b08      	ldr	r3, [pc, #32]	@ (80009e0 <MX_USART1_UART_Init+0x4c>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c4:	4b06      	ldr	r3, [pc, #24]	@ (80009e0 <MX_USART1_UART_Init+0x4c>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009ca:	4805      	ldr	r0, [pc, #20]	@ (80009e0 <MX_USART1_UART_Init+0x4c>)
 80009cc:	f002 fc42 	bl	8003254 <HAL_UART_Init>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009d6:	f000 f84c 	bl	8000a72 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	200001c4 	.word	0x200001c4
 80009e4:	40011000 	.word	0x40011000

080009e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b085      	sub	sp, #20
 80009ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	60fb      	str	r3, [r7, #12]
 80009f2:	4b17      	ldr	r3, [pc, #92]	@ (8000a50 <MX_GPIO_Init+0x68>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f6:	4a16      	ldr	r2, [pc, #88]	@ (8000a50 <MX_GPIO_Init+0x68>)
 80009f8:	f043 0301 	orr.w	r3, r3, #1
 80009fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fe:	4b14      	ldr	r3, [pc, #80]	@ (8000a50 <MX_GPIO_Init+0x68>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	60fb      	str	r3, [r7, #12]
 8000a08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60bb      	str	r3, [r7, #8]
 8000a0e:	4b10      	ldr	r3, [pc, #64]	@ (8000a50 <MX_GPIO_Init+0x68>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a12:	4a0f      	ldr	r2, [pc, #60]	@ (8000a50 <MX_GPIO_Init+0x68>)
 8000a14:	f043 0310 	orr.w	r3, r3, #16
 8000a18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000a50 <MX_GPIO_Init+0x68>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1e:	f003 0310 	and.w	r3, r3, #16
 8000a22:	60bb      	str	r3, [r7, #8]
 8000a24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	607b      	str	r3, [r7, #4]
 8000a2a:	4b09      	ldr	r3, [pc, #36]	@ (8000a50 <MX_GPIO_Init+0x68>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2e:	4a08      	ldr	r2, [pc, #32]	@ (8000a50 <MX_GPIO_Init+0x68>)
 8000a30:	f043 0302 	orr.w	r3, r3, #2
 8000a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a36:	4b06      	ldr	r3, [pc, #24]	@ (8000a50 <MX_GPIO_Init+0x68>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	f003 0302 	and.w	r3, r3, #2
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a42:	bf00      	nop
 8000a44:	3714      	adds	r7, #20
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	40023800 	.word	0x40023800

08000a54 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a64:	d101      	bne.n	8000a6a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000a66:	f000 fadb 	bl	8001020 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a6a:	bf00      	nop
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}

08000a72 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a76:	b672      	cpsid	i
}
 8000a78:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a7a:	bf00      	nop
 8000a7c:	e7fd      	b.n	8000a7a <Error_Handler+0x8>
	...

08000a80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	607b      	str	r3, [r7, #4]
 8000a8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ae0 <HAL_MspInit+0x60>)
 8000a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a8e:	4a14      	ldr	r2, [pc, #80]	@ (8000ae0 <HAL_MspInit+0x60>)
 8000a90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a94:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a96:	4b12      	ldr	r3, [pc, #72]	@ (8000ae0 <HAL_MspInit+0x60>)
 8000a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	603b      	str	r3, [r7, #0]
 8000aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae0 <HAL_MspInit+0x60>)
 8000aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aaa:	4a0d      	ldr	r2, [pc, #52]	@ (8000ae0 <HAL_MspInit+0x60>)
 8000aac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ab0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ab2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae0 <HAL_MspInit+0x60>)
 8000ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aba:	603b      	str	r3, [r7, #0]
 8000abc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 15, 0);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	210f      	movs	r1, #15
 8000ac2:	f06f 0004 	mvn.w	r0, #4
 8000ac6:	f000 fdf5 	bl	80016b4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000aca:	2200      	movs	r2, #0
 8000acc:	210f      	movs	r1, #15
 8000ace:	f06f 0001 	mvn.w	r0, #1
 8000ad2:	f000 fdef 	bl	80016b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	3708      	adds	r7, #8
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	40023800 	.word	0x40023800

08000ae4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b08a      	sub	sp, #40	@ 0x28
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
 8000afa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a17      	ldr	r2, [pc, #92]	@ (8000b60 <HAL_ADC_MspInit+0x7c>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d127      	bne.n	8000b56 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	613b      	str	r3, [r7, #16]
 8000b0a:	4b16      	ldr	r3, [pc, #88]	@ (8000b64 <HAL_ADC_MspInit+0x80>)
 8000b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b0e:	4a15      	ldr	r2, [pc, #84]	@ (8000b64 <HAL_ADC_MspInit+0x80>)
 8000b10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b14:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b16:	4b13      	ldr	r3, [pc, #76]	@ (8000b64 <HAL_ADC_MspInit+0x80>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b1e:	613b      	str	r3, [r7, #16]
 8000b20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	4b0f      	ldr	r3, [pc, #60]	@ (8000b64 <HAL_ADC_MspInit+0x80>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	4a0e      	ldr	r2, [pc, #56]	@ (8000b64 <HAL_ADC_MspInit+0x80>)
 8000b2c:	f043 0301 	orr.w	r3, r3, #1
 8000b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b32:	4b0c      	ldr	r3, [pc, #48]	@ (8000b64 <HAL_ADC_MspInit+0x80>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b42:	2303      	movs	r3, #3
 8000b44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b4a:	f107 0314 	add.w	r3, r7, #20
 8000b4e:	4619      	mov	r1, r3
 8000b50:	4805      	ldr	r0, [pc, #20]	@ (8000b68 <HAL_ADC_MspInit+0x84>)
 8000b52:	f000 fdd9 	bl	8001708 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000b56:	bf00      	nop
 8000b58:	3728      	adds	r7, #40	@ 0x28
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40012000 	.word	0x40012000
 8000b64:	40023800 	.word	0x40023800
 8000b68:	40020000 	.word	0x40020000

08000b6c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b08a      	sub	sp, #40	@ 0x28
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b74:	f107 0314 	add.w	r3, r7, #20
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
 8000b80:	60da      	str	r2, [r3, #12]
 8000b82:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a19      	ldr	r2, [pc, #100]	@ (8000bf0 <HAL_I2C_MspInit+0x84>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d12b      	bne.n	8000be6 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b8e:	2300      	movs	r3, #0
 8000b90:	613b      	str	r3, [r7, #16]
 8000b92:	4b18      	ldr	r3, [pc, #96]	@ (8000bf4 <HAL_I2C_MspInit+0x88>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b96:	4a17      	ldr	r2, [pc, #92]	@ (8000bf4 <HAL_I2C_MspInit+0x88>)
 8000b98:	f043 0302 	orr.w	r3, r3, #2
 8000b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b9e:	4b15      	ldr	r3, [pc, #84]	@ (8000bf4 <HAL_I2C_MspInit+0x88>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba2:	f003 0302 	and.w	r3, r3, #2
 8000ba6:	613b      	str	r3, [r7, #16]
 8000ba8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000baa:	23c0      	movs	r3, #192	@ 0xc0
 8000bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bae:	2312      	movs	r3, #18
 8000bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bba:	2304      	movs	r3, #4
 8000bbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bbe:	f107 0314 	add.w	r3, r7, #20
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	480c      	ldr	r0, [pc, #48]	@ (8000bf8 <HAL_I2C_MspInit+0x8c>)
 8000bc6:	f000 fd9f 	bl	8001708 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bca:	2300      	movs	r3, #0
 8000bcc:	60fb      	str	r3, [r7, #12]
 8000bce:	4b09      	ldr	r3, [pc, #36]	@ (8000bf4 <HAL_I2C_MspInit+0x88>)
 8000bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bd2:	4a08      	ldr	r2, [pc, #32]	@ (8000bf4 <HAL_I2C_MspInit+0x88>)
 8000bd4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000bd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bda:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <HAL_I2C_MspInit+0x88>)
 8000bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bde:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000be6:	bf00      	nop
 8000be8:	3728      	adds	r7, #40	@ 0x28
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	40005400 	.word	0x40005400
 8000bf4:	40023800 	.word	0x40023800
 8000bf8:	40020400 	.word	0x40020400

08000bfc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08a      	sub	sp, #40	@ 0x28
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c04:	f107 0314 	add.w	r3, r7, #20
 8000c08:	2200      	movs	r2, #0
 8000c0a:	601a      	str	r2, [r3, #0]
 8000c0c:	605a      	str	r2, [r3, #4]
 8000c0e:	609a      	str	r2, [r3, #8]
 8000c10:	60da      	str	r2, [r3, #12]
 8000c12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a19      	ldr	r2, [pc, #100]	@ (8000c80 <HAL_SPI_MspInit+0x84>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d12b      	bne.n	8000c76 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	613b      	str	r3, [r7, #16]
 8000c22:	4b18      	ldr	r3, [pc, #96]	@ (8000c84 <HAL_SPI_MspInit+0x88>)
 8000c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c26:	4a17      	ldr	r2, [pc, #92]	@ (8000c84 <HAL_SPI_MspInit+0x88>)
 8000c28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c2e:	4b15      	ldr	r3, [pc, #84]	@ (8000c84 <HAL_SPI_MspInit+0x88>)
 8000c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c36:	613b      	str	r3, [r7, #16]
 8000c38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60fb      	str	r3, [r7, #12]
 8000c3e:	4b11      	ldr	r3, [pc, #68]	@ (8000c84 <HAL_SPI_MspInit+0x88>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	4a10      	ldr	r2, [pc, #64]	@ (8000c84 <HAL_SPI_MspInit+0x88>)
 8000c44:	f043 0301 	orr.w	r3, r3, #1
 8000c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c84 <HAL_SPI_MspInit+0x88>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4e:	f003 0301 	and.w	r3, r3, #1
 8000c52:	60fb      	str	r3, [r7, #12]
 8000c54:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000c56:	23e0      	movs	r3, #224	@ 0xe0
 8000c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c62:	2303      	movs	r3, #3
 8000c64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c66:	2305      	movs	r3, #5
 8000c68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c6a:	f107 0314 	add.w	r3, r7, #20
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4805      	ldr	r0, [pc, #20]	@ (8000c88 <HAL_SPI_MspInit+0x8c>)
 8000c72:	f000 fd49 	bl	8001708 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000c76:	bf00      	nop
 8000c78:	3728      	adds	r7, #40	@ 0x28
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40013000 	.word	0x40013000
 8000c84:	40023800 	.word	0x40023800
 8000c88:	40020000 	.word	0x40020000

08000c8c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b085      	sub	sp, #20
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a0b      	ldr	r2, [pc, #44]	@ (8000cc8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d10d      	bne.n	8000cba <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60fb      	str	r3, [r7, #12]
 8000ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8000ccc <HAL_TIM_PWM_MspInit+0x40>)
 8000ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ca6:	4a09      	ldr	r2, [pc, #36]	@ (8000ccc <HAL_TIM_PWM_MspInit+0x40>)
 8000ca8:	f043 0301 	orr.w	r3, r3, #1
 8000cac:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cae:	4b07      	ldr	r3, [pc, #28]	@ (8000ccc <HAL_TIM_PWM_MspInit+0x40>)
 8000cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cb2:	f003 0301 	and.w	r3, r3, #1
 8000cb6:	60fb      	str	r3, [r7, #12]
 8000cb8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000cba:	bf00      	nop
 8000cbc:	3714      	adds	r7, #20
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	40010000 	.word	0x40010000
 8000ccc:	40023800 	.word	0x40023800

08000cd0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b088      	sub	sp, #32
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd8:	f107 030c 	add.w	r3, r7, #12
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
 8000ce6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a12      	ldr	r2, [pc, #72]	@ (8000d38 <HAL_TIM_MspPostInit+0x68>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d11e      	bne.n	8000d30 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	60bb      	str	r3, [r7, #8]
 8000cf6:	4b11      	ldr	r3, [pc, #68]	@ (8000d3c <HAL_TIM_MspPostInit+0x6c>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfa:	4a10      	ldr	r2, [pc, #64]	@ (8000d3c <HAL_TIM_MspPostInit+0x6c>)
 8000cfc:	f043 0310 	orr.w	r3, r3, #16
 8000d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d02:	4b0e      	ldr	r3, [pc, #56]	@ (8000d3c <HAL_TIM_MspPostInit+0x6c>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d06:	f003 0310 	and.w	r3, r3, #16
 8000d0a:	60bb      	str	r3, [r7, #8]
 8000d0c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d0e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d12:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d14:	2302      	movs	r3, #2
 8000d16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000d20:	2301      	movs	r3, #1
 8000d22:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d24:	f107 030c 	add.w	r3, r7, #12
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4805      	ldr	r0, [pc, #20]	@ (8000d40 <HAL_TIM_MspPostInit+0x70>)
 8000d2c:	f000 fcec 	bl	8001708 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000d30:	bf00      	nop
 8000d32:	3720      	adds	r7, #32
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40010000 	.word	0x40010000
 8000d3c:	40023800 	.word	0x40023800
 8000d40:	40021000 	.word	0x40021000

08000d44 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b08a      	sub	sp, #40	@ 0x28
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4c:	f107 0314 	add.w	r3, r7, #20
 8000d50:	2200      	movs	r2, #0
 8000d52:	601a      	str	r2, [r3, #0]
 8000d54:	605a      	str	r2, [r3, #4]
 8000d56:	609a      	str	r2, [r3, #8]
 8000d58:	60da      	str	r2, [r3, #12]
 8000d5a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a19      	ldr	r2, [pc, #100]	@ (8000dc8 <HAL_UART_MspInit+0x84>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d12c      	bne.n	8000dc0 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	613b      	str	r3, [r7, #16]
 8000d6a:	4b18      	ldr	r3, [pc, #96]	@ (8000dcc <HAL_UART_MspInit+0x88>)
 8000d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d6e:	4a17      	ldr	r2, [pc, #92]	@ (8000dcc <HAL_UART_MspInit+0x88>)
 8000d70:	f043 0310 	orr.w	r3, r3, #16
 8000d74:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d76:	4b15      	ldr	r3, [pc, #84]	@ (8000dcc <HAL_UART_MspInit+0x88>)
 8000d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d7a:	f003 0310 	and.w	r3, r3, #16
 8000d7e:	613b      	str	r3, [r7, #16]
 8000d80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	60fb      	str	r3, [r7, #12]
 8000d86:	4b11      	ldr	r3, [pc, #68]	@ (8000dcc <HAL_UART_MspInit+0x88>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8a:	4a10      	ldr	r2, [pc, #64]	@ (8000dcc <HAL_UART_MspInit+0x88>)
 8000d8c:	f043 0301 	orr.w	r3, r3, #1
 8000d90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d92:	4b0e      	ldr	r3, [pc, #56]	@ (8000dcc <HAL_UART_MspInit+0x88>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d96:	f003 0301 	and.w	r3, r3, #1
 8000d9a:	60fb      	str	r3, [r7, #12]
 8000d9c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d9e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000da2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da4:	2302      	movs	r3, #2
 8000da6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dac:	2303      	movs	r3, #3
 8000dae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000db0:	2307      	movs	r3, #7
 8000db2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db4:	f107 0314 	add.w	r3, r7, #20
 8000db8:	4619      	mov	r1, r3
 8000dba:	4805      	ldr	r0, [pc, #20]	@ (8000dd0 <HAL_UART_MspInit+0x8c>)
 8000dbc:	f000 fca4 	bl	8001708 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000dc0:	bf00      	nop
 8000dc2:	3728      	adds	r7, #40	@ 0x28
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	40011000 	.word	0x40011000
 8000dcc:	40023800 	.word	0x40023800
 8000dd0:	40020000 	.word	0x40020000

08000dd4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08e      	sub	sp, #56	@ 0x38
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000de0:	2300      	movs	r3, #0
 8000de2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000de4:	2300      	movs	r3, #0
 8000de6:	60fb      	str	r3, [r7, #12]
 8000de8:	4b34      	ldr	r3, [pc, #208]	@ (8000ebc <HAL_InitTick+0xe8>)
 8000dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dec:	4a33      	ldr	r2, [pc, #204]	@ (8000ebc <HAL_InitTick+0xe8>)
 8000dee:	f043 0301 	orr.w	r3, r3, #1
 8000df2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000df4:	4b31      	ldr	r3, [pc, #196]	@ (8000ebc <HAL_InitTick+0xe8>)
 8000df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000df8:	f003 0301 	and.w	r3, r3, #1
 8000dfc:	60fb      	str	r3, [r7, #12]
 8000dfe:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e00:	f107 0210 	add.w	r2, r7, #16
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	4611      	mov	r1, r2
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f001 fb9c 	bl	8002548 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000e10:	6a3b      	ldr	r3, [r7, #32]
 8000e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d103      	bne.n	8000e22 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000e1a:	f001 fb6d 	bl	80024f8 <HAL_RCC_GetPCLK1Freq>
 8000e1e:	6378      	str	r0, [r7, #52]	@ 0x34
 8000e20:	e004      	b.n	8000e2c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000e22:	f001 fb69 	bl	80024f8 <HAL_RCC_GetPCLK1Freq>
 8000e26:	4603      	mov	r3, r0
 8000e28:	005b      	lsls	r3, r3, #1
 8000e2a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e2e:	4a24      	ldr	r2, [pc, #144]	@ (8000ec0 <HAL_InitTick+0xec>)
 8000e30:	fba2 2303 	umull	r2, r3, r2, r3
 8000e34:	0c9b      	lsrs	r3, r3, #18
 8000e36:	3b01      	subs	r3, #1
 8000e38:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000e3a:	4b22      	ldr	r3, [pc, #136]	@ (8000ec4 <HAL_InitTick+0xf0>)
 8000e3c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000e40:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000e42:	4b20      	ldr	r3, [pc, #128]	@ (8000ec4 <HAL_InitTick+0xf0>)
 8000e44:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e48:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000e4a:	4a1e      	ldr	r2, [pc, #120]	@ (8000ec4 <HAL_InitTick+0xf0>)
 8000e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e4e:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000e50:	4b1c      	ldr	r3, [pc, #112]	@ (8000ec4 <HAL_InitTick+0xf0>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e56:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec4 <HAL_InitTick+0xf0>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e5c:	4b19      	ldr	r3, [pc, #100]	@ (8000ec4 <HAL_InitTick+0xf0>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8000e62:	4818      	ldr	r0, [pc, #96]	@ (8000ec4 <HAL_InitTick+0xf0>)
 8000e64:	f001 fc2b 	bl	80026be <HAL_TIM_Base_Init>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000e6e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d11b      	bne.n	8000eae <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8000e76:	4813      	ldr	r0, [pc, #76]	@ (8000ec4 <HAL_InitTick+0xf0>)
 8000e78:	f001 fc7a 	bl	8002770 <HAL_TIM_Base_Start_IT>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000e82:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d111      	bne.n	8000eae <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e8a:	201c      	movs	r0, #28
 8000e8c:	f000 fc2e 	bl	80016ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2b0f      	cmp	r3, #15
 8000e94:	d808      	bhi.n	8000ea8 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8000e96:	2200      	movs	r2, #0
 8000e98:	6879      	ldr	r1, [r7, #4]
 8000e9a:	201c      	movs	r0, #28
 8000e9c:	f000 fc0a 	bl	80016b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ea0:	4a09      	ldr	r2, [pc, #36]	@ (8000ec8 <HAL_InitTick+0xf4>)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6013      	str	r3, [r2, #0]
 8000ea6:	e002      	b.n	8000eae <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000eae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3738      	adds	r7, #56	@ 0x38
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	40023800 	.word	0x40023800
 8000ec0:	431bde83 	.word	0x431bde83
 8000ec4:	2000020c 	.word	0x2000020c
 8000ec8:	20000004 	.word	0x20000004

08000ecc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ed0:	bf00      	nop
 8000ed2:	e7fd      	b.n	8000ed0 <NMI_Handler+0x4>

08000ed4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
	...

08000ee4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000ee8:	4802      	ldr	r0, [pc, #8]	@ (8000ef4 <TIM2_IRQHandler+0x10>)
 8000eea:	f001 fcf2 	bl	80028d2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	2000020c 	.word	0x2000020c

08000ef8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b086      	sub	sp, #24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f00:	4a14      	ldr	r2, [pc, #80]	@ (8000f54 <_sbrk+0x5c>)
 8000f02:	4b15      	ldr	r3, [pc, #84]	@ (8000f58 <_sbrk+0x60>)
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f0c:	4b13      	ldr	r3, [pc, #76]	@ (8000f5c <_sbrk+0x64>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d102      	bne.n	8000f1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f14:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <_sbrk+0x64>)
 8000f16:	4a12      	ldr	r2, [pc, #72]	@ (8000f60 <_sbrk+0x68>)
 8000f18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f1a:	4b10      	ldr	r3, [pc, #64]	@ (8000f5c <_sbrk+0x64>)
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4413      	add	r3, r2
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d207      	bcs.n	8000f38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f28:	f005 fdf4 	bl	8006b14 <__errno>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	220c      	movs	r2, #12
 8000f30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f36:	e009      	b.n	8000f4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f38:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <_sbrk+0x64>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f3e:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <_sbrk+0x64>)
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4413      	add	r3, r2
 8000f46:	4a05      	ldr	r2, [pc, #20]	@ (8000f5c <_sbrk+0x64>)
 8000f48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3718      	adds	r7, #24
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20020000 	.word	0x20020000
 8000f58:	00000400 	.word	0x00000400
 8000f5c:	20000254 	.word	0x20000254
 8000f60:	20003160 	.word	0x20003160

08000f64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f68:	4b06      	ldr	r3, [pc, #24]	@ (8000f84 <SystemInit+0x20>)
 8000f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f6e:	4a05      	ldr	r2, [pc, #20]	@ (8000f84 <SystemInit+0x20>)
 8000f70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	e000ed00 	.word	0xe000ed00

08000f88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fc0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f8c:	f7ff ffea 	bl	8000f64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f90:	480c      	ldr	r0, [pc, #48]	@ (8000fc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f92:	490d      	ldr	r1, [pc, #52]	@ (8000fc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f94:	4a0d      	ldr	r2, [pc, #52]	@ (8000fcc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f98:	e002      	b.n	8000fa0 <LoopCopyDataInit>

08000f9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f9e:	3304      	adds	r3, #4

08000fa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fa0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fa2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fa4:	d3f9      	bcc.n	8000f9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fa6:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000fa8:	4c0a      	ldr	r4, [pc, #40]	@ (8000fd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000faa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fac:	e001      	b.n	8000fb2 <LoopFillZerobss>

08000fae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fb0:	3204      	adds	r2, #4

08000fb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fb4:	d3fb      	bcc.n	8000fae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fb6:	f005 fdb3 	bl	8006b20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fba:	f7ff faff 	bl	80005bc <main>
  bx  lr    
 8000fbe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000fc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fc8:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000fcc:	080074f4 	.word	0x080074f4
  ldr r2, =_sbss
 8000fd0:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000fd4:	2000315c 	.word	0x2000315c

08000fd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fd8:	e7fe      	b.n	8000fd8 <ADC_IRQHandler>
	...

08000fdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fe0:	4b0e      	ldr	r3, [pc, #56]	@ (800101c <HAL_Init+0x40>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a0d      	ldr	r2, [pc, #52]	@ (800101c <HAL_Init+0x40>)
 8000fe6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fec:	4b0b      	ldr	r3, [pc, #44]	@ (800101c <HAL_Init+0x40>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a0a      	ldr	r2, [pc, #40]	@ (800101c <HAL_Init+0x40>)
 8000ff2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ff6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff8:	4b08      	ldr	r3, [pc, #32]	@ (800101c <HAL_Init+0x40>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a07      	ldr	r2, [pc, #28]	@ (800101c <HAL_Init+0x40>)
 8000ffe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001002:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001004:	2003      	movs	r0, #3
 8001006:	f000 fb4a 	bl	800169e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800100a:	2001      	movs	r0, #1
 800100c:	f7ff fee2 	bl	8000dd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001010:	f7ff fd36 	bl	8000a80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40023c00 	.word	0x40023c00

08001020 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001024:	4b06      	ldr	r3, [pc, #24]	@ (8001040 <HAL_IncTick+0x20>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	461a      	mov	r2, r3
 800102a:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <HAL_IncTick+0x24>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4413      	add	r3, r2
 8001030:	4a04      	ldr	r2, [pc, #16]	@ (8001044 <HAL_IncTick+0x24>)
 8001032:	6013      	str	r3, [r2, #0]
}
 8001034:	bf00      	nop
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	20000008 	.word	0x20000008
 8001044:	20000258 	.word	0x20000258

08001048 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  return uwTick;
 800104c:	4b03      	ldr	r3, [pc, #12]	@ (800105c <HAL_GetTick+0x14>)
 800104e:	681b      	ldr	r3, [r3, #0]
}
 8001050:	4618      	mov	r0, r3
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	20000258 	.word	0x20000258

08001060 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001068:	2300      	movs	r3, #0
 800106a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d101      	bne.n	8001076 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
 8001074:	e033      	b.n	80010de <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107a:	2b00      	cmp	r3, #0
 800107c:	d109      	bne.n	8001092 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff fd30 	bl	8000ae4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001096:	f003 0310 	and.w	r3, r3, #16
 800109a:	2b00      	cmp	r3, #0
 800109c:	d118      	bne.n	80010d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80010a6:	f023 0302 	bic.w	r3, r3, #2
 80010aa:	f043 0202 	orr.w	r2, r3, #2
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f000 f94a 	bl	800134c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2200      	movs	r2, #0
 80010bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c2:	f023 0303 	bic.w	r3, r3, #3
 80010c6:	f043 0201 	orr.w	r2, r3, #1
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	641a      	str	r2, [r3, #64]	@ 0x40
 80010ce:	e001      	b.n	80010d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010d0:	2301      	movs	r3, #1
 80010d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2200      	movs	r2, #0
 80010d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
	...

080010e8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80010f2:	2300      	movs	r3, #0
 80010f4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d101      	bne.n	8001104 <HAL_ADC_ConfigChannel+0x1c>
 8001100:	2302      	movs	r3, #2
 8001102:	e113      	b.n	800132c <HAL_ADC_ConfigChannel+0x244>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2201      	movs	r2, #1
 8001108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	2b09      	cmp	r3, #9
 8001112:	d925      	bls.n	8001160 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	68d9      	ldr	r1, [r3, #12]
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	b29b      	uxth	r3, r3
 8001120:	461a      	mov	r2, r3
 8001122:	4613      	mov	r3, r2
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	4413      	add	r3, r2
 8001128:	3b1e      	subs	r3, #30
 800112a:	2207      	movs	r2, #7
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	43da      	mvns	r2, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	400a      	ands	r2, r1
 8001138:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	68d9      	ldr	r1, [r3, #12]
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	689a      	ldr	r2, [r3, #8]
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	b29b      	uxth	r3, r3
 800114a:	4618      	mov	r0, r3
 800114c:	4603      	mov	r3, r0
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	4403      	add	r3, r0
 8001152:	3b1e      	subs	r3, #30
 8001154:	409a      	lsls	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	430a      	orrs	r2, r1
 800115c:	60da      	str	r2, [r3, #12]
 800115e:	e022      	b.n	80011a6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	6919      	ldr	r1, [r3, #16]
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	b29b      	uxth	r3, r3
 800116c:	461a      	mov	r2, r3
 800116e:	4613      	mov	r3, r2
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	4413      	add	r3, r2
 8001174:	2207      	movs	r2, #7
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	43da      	mvns	r2, r3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	400a      	ands	r2, r1
 8001182:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	6919      	ldr	r1, [r3, #16]
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	689a      	ldr	r2, [r3, #8]
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	b29b      	uxth	r3, r3
 8001194:	4618      	mov	r0, r3
 8001196:	4603      	mov	r3, r0
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	4403      	add	r3, r0
 800119c:	409a      	lsls	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	430a      	orrs	r2, r1
 80011a4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	2b06      	cmp	r3, #6
 80011ac:	d824      	bhi.n	80011f8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	685a      	ldr	r2, [r3, #4]
 80011b8:	4613      	mov	r3, r2
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	4413      	add	r3, r2
 80011be:	3b05      	subs	r3, #5
 80011c0:	221f      	movs	r2, #31
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	43da      	mvns	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	400a      	ands	r2, r1
 80011ce:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	b29b      	uxth	r3, r3
 80011dc:	4618      	mov	r0, r3
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685a      	ldr	r2, [r3, #4]
 80011e2:	4613      	mov	r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	4413      	add	r3, r2
 80011e8:	3b05      	subs	r3, #5
 80011ea:	fa00 f203 	lsl.w	r2, r0, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	430a      	orrs	r2, r1
 80011f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80011f6:	e04c      	b.n	8001292 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	2b0c      	cmp	r3, #12
 80011fe:	d824      	bhi.n	800124a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685a      	ldr	r2, [r3, #4]
 800120a:	4613      	mov	r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	4413      	add	r3, r2
 8001210:	3b23      	subs	r3, #35	@ 0x23
 8001212:	221f      	movs	r2, #31
 8001214:	fa02 f303 	lsl.w	r3, r2, r3
 8001218:	43da      	mvns	r2, r3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	400a      	ands	r2, r1
 8001220:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	b29b      	uxth	r3, r3
 800122e:	4618      	mov	r0, r3
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	685a      	ldr	r2, [r3, #4]
 8001234:	4613      	mov	r3, r2
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	4413      	add	r3, r2
 800123a:	3b23      	subs	r3, #35	@ 0x23
 800123c:	fa00 f203 	lsl.w	r2, r0, r3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	430a      	orrs	r2, r1
 8001246:	631a      	str	r2, [r3, #48]	@ 0x30
 8001248:	e023      	b.n	8001292 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685a      	ldr	r2, [r3, #4]
 8001254:	4613      	mov	r3, r2
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	4413      	add	r3, r2
 800125a:	3b41      	subs	r3, #65	@ 0x41
 800125c:	221f      	movs	r2, #31
 800125e:	fa02 f303 	lsl.w	r3, r2, r3
 8001262:	43da      	mvns	r2, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	400a      	ands	r2, r1
 800126a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	b29b      	uxth	r3, r3
 8001278:	4618      	mov	r0, r3
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685a      	ldr	r2, [r3, #4]
 800127e:	4613      	mov	r3, r2
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	4413      	add	r3, r2
 8001284:	3b41      	subs	r3, #65	@ 0x41
 8001286:	fa00 f203 	lsl.w	r2, r0, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	430a      	orrs	r2, r1
 8001290:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001292:	4b29      	ldr	r3, [pc, #164]	@ (8001338 <HAL_ADC_ConfigChannel+0x250>)
 8001294:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a28      	ldr	r2, [pc, #160]	@ (800133c <HAL_ADC_ConfigChannel+0x254>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d10f      	bne.n	80012c0 <HAL_ADC_ConfigChannel+0x1d8>
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2b12      	cmp	r3, #18
 80012a6:	d10b      	bne.n	80012c0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a1d      	ldr	r2, [pc, #116]	@ (800133c <HAL_ADC_ConfigChannel+0x254>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d12b      	bne.n	8001322 <HAL_ADC_ConfigChannel+0x23a>
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001340 <HAL_ADC_ConfigChannel+0x258>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d003      	beq.n	80012dc <HAL_ADC_ConfigChannel+0x1f4>
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2b11      	cmp	r3, #17
 80012da:	d122      	bne.n	8001322 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a11      	ldr	r2, [pc, #68]	@ (8001340 <HAL_ADC_ConfigChannel+0x258>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d111      	bne.n	8001322 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012fe:	4b11      	ldr	r3, [pc, #68]	@ (8001344 <HAL_ADC_ConfigChannel+0x25c>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a11      	ldr	r2, [pc, #68]	@ (8001348 <HAL_ADC_ConfigChannel+0x260>)
 8001304:	fba2 2303 	umull	r2, r3, r2, r3
 8001308:	0c9a      	lsrs	r2, r3, #18
 800130a:	4613      	mov	r3, r2
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	4413      	add	r3, r2
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001314:	e002      	b.n	800131c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	3b01      	subs	r3, #1
 800131a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d1f9      	bne.n	8001316 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2200      	movs	r2, #0
 8001326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800132a:	2300      	movs	r3, #0
}
 800132c:	4618      	mov	r0, r3
 800132e:	3714      	adds	r7, #20
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	40012300 	.word	0x40012300
 800133c:	40012000 	.word	0x40012000
 8001340:	10000012 	.word	0x10000012
 8001344:	20000000 	.word	0x20000000
 8001348:	431bde83 	.word	0x431bde83

0800134c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800134c:	b480      	push	{r7}
 800134e:	b085      	sub	sp, #20
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001354:	4b79      	ldr	r3, [pc, #484]	@ (800153c <ADC_Init+0x1f0>)
 8001356:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	685a      	ldr	r2, [r3, #4]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	431a      	orrs	r2, r3
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	685a      	ldr	r2, [r3, #4]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001380:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	6859      	ldr	r1, [r3, #4]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	691b      	ldr	r3, [r3, #16]
 800138c:	021a      	lsls	r2, r3, #8
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	430a      	orrs	r2, r1
 8001394:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	685a      	ldr	r2, [r3, #4]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80013a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	6859      	ldr	r1, [r3, #4]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	689a      	ldr	r2, [r3, #8]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	430a      	orrs	r2, r1
 80013b6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	689a      	ldr	r2, [r3, #8]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80013c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	6899      	ldr	r1, [r3, #8]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	68da      	ldr	r2, [r3, #12]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	430a      	orrs	r2, r1
 80013d8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013de:	4a58      	ldr	r2, [pc, #352]	@ (8001540 <ADC_Init+0x1f4>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d022      	beq.n	800142a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	689a      	ldr	r2, [r3, #8]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80013f2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	6899      	ldr	r1, [r3, #8]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	430a      	orrs	r2, r1
 8001404:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	689a      	ldr	r2, [r3, #8]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001414:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	6899      	ldr	r1, [r3, #8]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	430a      	orrs	r2, r1
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	e00f      	b.n	800144a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	689a      	ldr	r2, [r3, #8]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001438:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	689a      	ldr	r2, [r3, #8]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001448:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	689a      	ldr	r2, [r3, #8]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f022 0202 	bic.w	r2, r2, #2
 8001458:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	6899      	ldr	r1, [r3, #8]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	7e1b      	ldrb	r3, [r3, #24]
 8001464:	005a      	lsls	r2, r3, #1
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	430a      	orrs	r2, r1
 800146c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d01b      	beq.n	80014b0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	685a      	ldr	r2, [r3, #4]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001486:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	685a      	ldr	r2, [r3, #4]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001496:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	6859      	ldr	r1, [r3, #4]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014a2:	3b01      	subs	r3, #1
 80014a4:	035a      	lsls	r2, r3, #13
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	430a      	orrs	r2, r1
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	e007      	b.n	80014c0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	685a      	ldr	r2, [r3, #4]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80014be:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80014ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	69db      	ldr	r3, [r3, #28]
 80014da:	3b01      	subs	r3, #1
 80014dc:	051a      	lsls	r2, r3, #20
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	430a      	orrs	r2, r1
 80014e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	689a      	ldr	r2, [r3, #8]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80014f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	6899      	ldr	r1, [r3, #8]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001502:	025a      	lsls	r2, r3, #9
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	430a      	orrs	r2, r1
 800150a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	689a      	ldr	r2, [r3, #8]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800151a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	6899      	ldr	r1, [r3, #8]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	695b      	ldr	r3, [r3, #20]
 8001526:	029a      	lsls	r2, r3, #10
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	430a      	orrs	r2, r1
 800152e:	609a      	str	r2, [r3, #8]
}
 8001530:	bf00      	nop
 8001532:	3714      	adds	r7, #20
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr
 800153c:	40012300 	.word	0x40012300
 8001540:	0f000001 	.word	0x0f000001

08001544 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f003 0307 	and.w	r3, r3, #7
 8001552:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001554:	4b0c      	ldr	r3, [pc, #48]	@ (8001588 <__NVIC_SetPriorityGrouping+0x44>)
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800155a:	68ba      	ldr	r2, [r7, #8]
 800155c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001560:	4013      	ands	r3, r2
 8001562:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800156c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001570:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001574:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001576:	4a04      	ldr	r2, [pc, #16]	@ (8001588 <__NVIC_SetPriorityGrouping+0x44>)
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	60d3      	str	r3, [r2, #12]
}
 800157c:	bf00      	nop
 800157e:	3714      	adds	r7, #20
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr
 8001588:	e000ed00 	.word	0xe000ed00

0800158c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001590:	4b04      	ldr	r3, [pc, #16]	@ (80015a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	0a1b      	lsrs	r3, r3, #8
 8001596:	f003 0307 	and.w	r3, r3, #7
}
 800159a:	4618      	mov	r0, r3
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr
 80015a4:	e000ed00 	.word	0xe000ed00

080015a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	db0b      	blt.n	80015d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	f003 021f 	and.w	r2, r3, #31
 80015c0:	4907      	ldr	r1, [pc, #28]	@ (80015e0 <__NVIC_EnableIRQ+0x38>)
 80015c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c6:	095b      	lsrs	r3, r3, #5
 80015c8:	2001      	movs	r0, #1
 80015ca:	fa00 f202 	lsl.w	r2, r0, r2
 80015ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015d2:	bf00      	nop
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	e000e100 	.word	0xe000e100

080015e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	6039      	str	r1, [r7, #0]
 80015ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	db0a      	blt.n	800160e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	490c      	ldr	r1, [pc, #48]	@ (8001630 <__NVIC_SetPriority+0x4c>)
 80015fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001602:	0112      	lsls	r2, r2, #4
 8001604:	b2d2      	uxtb	r2, r2
 8001606:	440b      	add	r3, r1
 8001608:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800160c:	e00a      	b.n	8001624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	b2da      	uxtb	r2, r3
 8001612:	4908      	ldr	r1, [pc, #32]	@ (8001634 <__NVIC_SetPriority+0x50>)
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	f003 030f 	and.w	r3, r3, #15
 800161a:	3b04      	subs	r3, #4
 800161c:	0112      	lsls	r2, r2, #4
 800161e:	b2d2      	uxtb	r2, r2
 8001620:	440b      	add	r3, r1
 8001622:	761a      	strb	r2, [r3, #24]
}
 8001624:	bf00      	nop
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr
 8001630:	e000e100 	.word	0xe000e100
 8001634:	e000ed00 	.word	0xe000ed00

08001638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001638:	b480      	push	{r7}
 800163a:	b089      	sub	sp, #36	@ 0x24
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f003 0307 	and.w	r3, r3, #7
 800164a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	f1c3 0307 	rsb	r3, r3, #7
 8001652:	2b04      	cmp	r3, #4
 8001654:	bf28      	it	cs
 8001656:	2304      	movcs	r3, #4
 8001658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	3304      	adds	r3, #4
 800165e:	2b06      	cmp	r3, #6
 8001660:	d902      	bls.n	8001668 <NVIC_EncodePriority+0x30>
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	3b03      	subs	r3, #3
 8001666:	e000      	b.n	800166a <NVIC_EncodePriority+0x32>
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800166c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001670:	69bb      	ldr	r3, [r7, #24]
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	43da      	mvns	r2, r3
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	401a      	ands	r2, r3
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001680:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	fa01 f303 	lsl.w	r3, r1, r3
 800168a:	43d9      	mvns	r1, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001690:	4313      	orrs	r3, r2
         );
}
 8001692:	4618      	mov	r0, r3
 8001694:	3724      	adds	r7, #36	@ 0x24
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr

0800169e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b082      	sub	sp, #8
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f7ff ff4c 	bl	8001544 <__NVIC_SetPriorityGrouping>
}
 80016ac:	bf00      	nop
 80016ae:	3708      	adds	r7, #8
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
 80016c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016c2:	2300      	movs	r3, #0
 80016c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016c6:	f7ff ff61 	bl	800158c <__NVIC_GetPriorityGrouping>
 80016ca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	68b9      	ldr	r1, [r7, #8]
 80016d0:	6978      	ldr	r0, [r7, #20]
 80016d2:	f7ff ffb1 	bl	8001638 <NVIC_EncodePriority>
 80016d6:	4602      	mov	r2, r0
 80016d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016dc:	4611      	mov	r1, r2
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff ff80 	bl	80015e4 <__NVIC_SetPriority>
}
 80016e4:	bf00      	nop
 80016e6:	3718      	adds	r7, #24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4603      	mov	r3, r0
 80016f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff ff54 	bl	80015a8 <__NVIC_EnableIRQ>
}
 8001700:	bf00      	nop
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001708:	b480      	push	{r7}
 800170a:	b089      	sub	sp, #36	@ 0x24
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001712:	2300      	movs	r3, #0
 8001714:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001716:	2300      	movs	r3, #0
 8001718:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800171a:	2300      	movs	r3, #0
 800171c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800171e:	2300      	movs	r3, #0
 8001720:	61fb      	str	r3, [r7, #28]
 8001722:	e159      	b.n	80019d8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001724:	2201      	movs	r2, #1
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	fa02 f303 	lsl.w	r3, r2, r3
 800172c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	697a      	ldr	r2, [r7, #20]
 8001734:	4013      	ands	r3, r2
 8001736:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	429a      	cmp	r2, r3
 800173e:	f040 8148 	bne.w	80019d2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f003 0303 	and.w	r3, r3, #3
 800174a:	2b01      	cmp	r3, #1
 800174c:	d005      	beq.n	800175a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001756:	2b02      	cmp	r3, #2
 8001758:	d130      	bne.n	80017bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	2203      	movs	r2, #3
 8001766:	fa02 f303 	lsl.w	r3, r2, r3
 800176a:	43db      	mvns	r3, r3
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	4013      	ands	r3, r2
 8001770:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	68da      	ldr	r2, [r3, #12]
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	69ba      	ldr	r2, [r7, #24]
 8001780:	4313      	orrs	r3, r2
 8001782:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	69ba      	ldr	r2, [r7, #24]
 8001788:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001790:	2201      	movs	r2, #1
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	43db      	mvns	r3, r3
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	4013      	ands	r3, r2
 800179e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	091b      	lsrs	r3, r3, #4
 80017a6:	f003 0201 	and.w	r2, r3, #1
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f003 0303 	and.w	r3, r3, #3
 80017c4:	2b03      	cmp	r3, #3
 80017c6:	d017      	beq.n	80017f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	2203      	movs	r2, #3
 80017d4:	fa02 f303 	lsl.w	r3, r2, r3
 80017d8:	43db      	mvns	r3, r3
 80017da:	69ba      	ldr	r2, [r7, #24]
 80017dc:	4013      	ands	r3, r2
 80017de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	689a      	ldr	r2, [r3, #8]
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	69ba      	ldr	r2, [r7, #24]
 80017f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f003 0303 	and.w	r3, r3, #3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d123      	bne.n	800184c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	08da      	lsrs	r2, r3, #3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	3208      	adds	r2, #8
 800180c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001810:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	f003 0307 	and.w	r3, r3, #7
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	220f      	movs	r2, #15
 800181c:	fa02 f303 	lsl.w	r3, r2, r3
 8001820:	43db      	mvns	r3, r3
 8001822:	69ba      	ldr	r2, [r7, #24]
 8001824:	4013      	ands	r3, r2
 8001826:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	691a      	ldr	r2, [r3, #16]
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	f003 0307 	and.w	r3, r3, #7
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	4313      	orrs	r3, r2
 800183c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	08da      	lsrs	r2, r3, #3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	3208      	adds	r2, #8
 8001846:	69b9      	ldr	r1, [r7, #24]
 8001848:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	2203      	movs	r2, #3
 8001858:	fa02 f303 	lsl.w	r3, r2, r3
 800185c:	43db      	mvns	r3, r3
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	4013      	ands	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f003 0203 	and.w	r2, r3, #3
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	4313      	orrs	r3, r2
 8001878:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001888:	2b00      	cmp	r3, #0
 800188a:	f000 80a2 	beq.w	80019d2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	4b57      	ldr	r3, [pc, #348]	@ (80019f0 <HAL_GPIO_Init+0x2e8>)
 8001894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001896:	4a56      	ldr	r2, [pc, #344]	@ (80019f0 <HAL_GPIO_Init+0x2e8>)
 8001898:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800189c:	6453      	str	r3, [r2, #68]	@ 0x44
 800189e:	4b54      	ldr	r3, [pc, #336]	@ (80019f0 <HAL_GPIO_Init+0x2e8>)
 80018a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018aa:	4a52      	ldr	r2, [pc, #328]	@ (80019f4 <HAL_GPIO_Init+0x2ec>)
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	089b      	lsrs	r3, r3, #2
 80018b0:	3302      	adds	r3, #2
 80018b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018b8:	69fb      	ldr	r3, [r7, #28]
 80018ba:	f003 0303 	and.w	r3, r3, #3
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	220f      	movs	r2, #15
 80018c2:	fa02 f303 	lsl.w	r3, r2, r3
 80018c6:	43db      	mvns	r3, r3
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	4013      	ands	r3, r2
 80018cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a49      	ldr	r2, [pc, #292]	@ (80019f8 <HAL_GPIO_Init+0x2f0>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d019      	beq.n	800190a <HAL_GPIO_Init+0x202>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a48      	ldr	r2, [pc, #288]	@ (80019fc <HAL_GPIO_Init+0x2f4>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d013      	beq.n	8001906 <HAL_GPIO_Init+0x1fe>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4a47      	ldr	r2, [pc, #284]	@ (8001a00 <HAL_GPIO_Init+0x2f8>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d00d      	beq.n	8001902 <HAL_GPIO_Init+0x1fa>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4a46      	ldr	r2, [pc, #280]	@ (8001a04 <HAL_GPIO_Init+0x2fc>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d007      	beq.n	80018fe <HAL_GPIO_Init+0x1f6>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4a45      	ldr	r2, [pc, #276]	@ (8001a08 <HAL_GPIO_Init+0x300>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d101      	bne.n	80018fa <HAL_GPIO_Init+0x1f2>
 80018f6:	2304      	movs	r3, #4
 80018f8:	e008      	b.n	800190c <HAL_GPIO_Init+0x204>
 80018fa:	2307      	movs	r3, #7
 80018fc:	e006      	b.n	800190c <HAL_GPIO_Init+0x204>
 80018fe:	2303      	movs	r3, #3
 8001900:	e004      	b.n	800190c <HAL_GPIO_Init+0x204>
 8001902:	2302      	movs	r3, #2
 8001904:	e002      	b.n	800190c <HAL_GPIO_Init+0x204>
 8001906:	2301      	movs	r3, #1
 8001908:	e000      	b.n	800190c <HAL_GPIO_Init+0x204>
 800190a:	2300      	movs	r3, #0
 800190c:	69fa      	ldr	r2, [r7, #28]
 800190e:	f002 0203 	and.w	r2, r2, #3
 8001912:	0092      	lsls	r2, r2, #2
 8001914:	4093      	lsls	r3, r2
 8001916:	69ba      	ldr	r2, [r7, #24]
 8001918:	4313      	orrs	r3, r2
 800191a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800191c:	4935      	ldr	r1, [pc, #212]	@ (80019f4 <HAL_GPIO_Init+0x2ec>)
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	089b      	lsrs	r3, r3, #2
 8001922:	3302      	adds	r3, #2
 8001924:	69ba      	ldr	r2, [r7, #24]
 8001926:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800192a:	4b38      	ldr	r3, [pc, #224]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	43db      	mvns	r3, r3
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	4013      	ands	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d003      	beq.n	800194e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	4313      	orrs	r3, r2
 800194c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800194e:	4a2f      	ldr	r2, [pc, #188]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001954:	4b2d      	ldr	r3, [pc, #180]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	43db      	mvns	r3, r3
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	4013      	ands	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d003      	beq.n	8001978 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	4313      	orrs	r3, r2
 8001976:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001978:	4a24      	ldr	r2, [pc, #144]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800197e:	4b23      	ldr	r3, [pc, #140]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	43db      	mvns	r3, r3
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	4013      	ands	r3, r2
 800198c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d003      	beq.n	80019a2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800199a:	69ba      	ldr	r2, [r7, #24]
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	4313      	orrs	r3, r2
 80019a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019a2:	4a1a      	ldr	r2, [pc, #104]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019a8:	4b18      	ldr	r3, [pc, #96]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	43db      	mvns	r3, r3
 80019b2:	69ba      	ldr	r2, [r7, #24]
 80019b4:	4013      	ands	r3, r2
 80019b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d003      	beq.n	80019cc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80019c4:	69ba      	ldr	r2, [r7, #24]
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019cc:	4a0f      	ldr	r2, [pc, #60]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	3301      	adds	r3, #1
 80019d6:	61fb      	str	r3, [r7, #28]
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	2b0f      	cmp	r3, #15
 80019dc:	f67f aea2 	bls.w	8001724 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80019e0:	bf00      	nop
 80019e2:	bf00      	nop
 80019e4:	3724      	adds	r7, #36	@ 0x24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	40023800 	.word	0x40023800
 80019f4:	40013800 	.word	0x40013800
 80019f8:	40020000 	.word	0x40020000
 80019fc:	40020400 	.word	0x40020400
 8001a00:	40020800 	.word	0x40020800
 8001a04:	40020c00 	.word	0x40020c00
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	40013c00 	.word	0x40013c00

08001a10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d101      	bne.n	8001a22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e12b      	b.n	8001c7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d106      	bne.n	8001a3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f7ff f898 	bl	8000b6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2224      	movs	r2, #36	@ 0x24
 8001a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f022 0201 	bic.w	r2, r2, #1
 8001a52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001a62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001a72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001a74:	f000 fd40 	bl	80024f8 <HAL_RCC_GetPCLK1Freq>
 8001a78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	4a81      	ldr	r2, [pc, #516]	@ (8001c84 <HAL_I2C_Init+0x274>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d807      	bhi.n	8001a94 <HAL_I2C_Init+0x84>
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	4a80      	ldr	r2, [pc, #512]	@ (8001c88 <HAL_I2C_Init+0x278>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	bf94      	ite	ls
 8001a8c:	2301      	movls	r3, #1
 8001a8e:	2300      	movhi	r3, #0
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	e006      	b.n	8001aa2 <HAL_I2C_Init+0x92>
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	4a7d      	ldr	r2, [pc, #500]	@ (8001c8c <HAL_I2C_Init+0x27c>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	bf94      	ite	ls
 8001a9c:	2301      	movls	r3, #1
 8001a9e:	2300      	movhi	r3, #0
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e0e7      	b.n	8001c7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	4a78      	ldr	r2, [pc, #480]	@ (8001c90 <HAL_I2C_Init+0x280>)
 8001aae:	fba2 2303 	umull	r2, r3, r2, r3
 8001ab2:	0c9b      	lsrs	r3, r3, #18
 8001ab4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	68ba      	ldr	r2, [r7, #8]
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	4a6a      	ldr	r2, [pc, #424]	@ (8001c84 <HAL_I2C_Init+0x274>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d802      	bhi.n	8001ae4 <HAL_I2C_Init+0xd4>
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	e009      	b.n	8001af8 <HAL_I2C_Init+0xe8>
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001aea:	fb02 f303 	mul.w	r3, r2, r3
 8001aee:	4a69      	ldr	r2, [pc, #420]	@ (8001c94 <HAL_I2C_Init+0x284>)
 8001af0:	fba2 2303 	umull	r2, r3, r2, r3
 8001af4:	099b      	lsrs	r3, r3, #6
 8001af6:	3301      	adds	r3, #1
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	6812      	ldr	r2, [r2, #0]
 8001afc:	430b      	orrs	r3, r1
 8001afe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	69db      	ldr	r3, [r3, #28]
 8001b06:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001b0a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	495c      	ldr	r1, [pc, #368]	@ (8001c84 <HAL_I2C_Init+0x274>)
 8001b14:	428b      	cmp	r3, r1
 8001b16:	d819      	bhi.n	8001b4c <HAL_I2C_Init+0x13c>
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	1e59      	subs	r1, r3, #1
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b26:	1c59      	adds	r1, r3, #1
 8001b28:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001b2c:	400b      	ands	r3, r1
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d00a      	beq.n	8001b48 <HAL_I2C_Init+0x138>
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	1e59      	subs	r1, r3, #1
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b40:	3301      	adds	r3, #1
 8001b42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b46:	e051      	b.n	8001bec <HAL_I2C_Init+0x1dc>
 8001b48:	2304      	movs	r3, #4
 8001b4a:	e04f      	b.n	8001bec <HAL_I2C_Init+0x1dc>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d111      	bne.n	8001b78 <HAL_I2C_Init+0x168>
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	1e58      	subs	r0, r3, #1
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6859      	ldr	r1, [r3, #4]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	440b      	add	r3, r1
 8001b62:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b66:	3301      	adds	r3, #1
 8001b68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	bf0c      	ite	eq
 8001b70:	2301      	moveq	r3, #1
 8001b72:	2300      	movne	r3, #0
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	e012      	b.n	8001b9e <HAL_I2C_Init+0x18e>
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	1e58      	subs	r0, r3, #1
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6859      	ldr	r1, [r3, #4]
 8001b80:	460b      	mov	r3, r1
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	440b      	add	r3, r1
 8001b86:	0099      	lsls	r1, r3, #2
 8001b88:	440b      	add	r3, r1
 8001b8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b8e:	3301      	adds	r3, #1
 8001b90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	bf0c      	ite	eq
 8001b98:	2301      	moveq	r3, #1
 8001b9a:	2300      	movne	r3, #0
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <HAL_I2C_Init+0x196>
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e022      	b.n	8001bec <HAL_I2C_Init+0x1dc>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d10e      	bne.n	8001bcc <HAL_I2C_Init+0x1bc>
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	1e58      	subs	r0, r3, #1
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6859      	ldr	r1, [r3, #4]
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	440b      	add	r3, r1
 8001bbc:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001bca:	e00f      	b.n	8001bec <HAL_I2C_Init+0x1dc>
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	1e58      	subs	r0, r3, #1
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6859      	ldr	r1, [r3, #4]
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	440b      	add	r3, r1
 8001bda:	0099      	lsls	r1, r3, #2
 8001bdc:	440b      	add	r3, r1
 8001bde:	fbb0 f3f3 	udiv	r3, r0, r3
 8001be2:	3301      	adds	r3, #1
 8001be4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001be8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001bec:	6879      	ldr	r1, [r7, #4]
 8001bee:	6809      	ldr	r1, [r1, #0]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	69da      	ldr	r2, [r3, #28]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a1b      	ldr	r3, [r3, #32]
 8001c06:	431a      	orrs	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001c1a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	6911      	ldr	r1, [r2, #16]
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	68d2      	ldr	r2, [r2, #12]
 8001c26:	4311      	orrs	r1, r2
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	6812      	ldr	r2, [r2, #0]
 8001c2c:	430b      	orrs	r3, r1
 8001c2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	68db      	ldr	r3, [r3, #12]
 8001c36:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	695a      	ldr	r2, [r3, #20]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	431a      	orrs	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f042 0201 	orr.w	r2, r2, #1
 8001c5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2220      	movs	r2, #32
 8001c66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2200      	movs	r2, #0
 8001c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	000186a0 	.word	0x000186a0
 8001c88:	001e847f 	.word	0x001e847f
 8001c8c:	003d08ff 	.word	0x003d08ff
 8001c90:	431bde83 	.word	0x431bde83
 8001c94:	10624dd3 	.word	0x10624dd3

08001c98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d101      	bne.n	8001caa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e267      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d075      	beq.n	8001da2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001cb6:	4b88      	ldr	r3, [pc, #544]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f003 030c 	and.w	r3, r3, #12
 8001cbe:	2b04      	cmp	r3, #4
 8001cc0:	d00c      	beq.n	8001cdc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cc2:	4b85      	ldr	r3, [pc, #532]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001cca:	2b08      	cmp	r3, #8
 8001ccc:	d112      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cce:	4b82      	ldr	r3, [pc, #520]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cd6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001cda:	d10b      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cdc:	4b7e      	ldr	r3, [pc, #504]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d05b      	beq.n	8001da0 <HAL_RCC_OscConfig+0x108>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d157      	bne.n	8001da0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e242      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cfc:	d106      	bne.n	8001d0c <HAL_RCC_OscConfig+0x74>
 8001cfe:	4b76      	ldr	r3, [pc, #472]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a75      	ldr	r2, [pc, #468]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001d04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d08:	6013      	str	r3, [r2, #0]
 8001d0a:	e01d      	b.n	8001d48 <HAL_RCC_OscConfig+0xb0>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d14:	d10c      	bne.n	8001d30 <HAL_RCC_OscConfig+0x98>
 8001d16:	4b70      	ldr	r3, [pc, #448]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a6f      	ldr	r2, [pc, #444]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001d1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d20:	6013      	str	r3, [r2, #0]
 8001d22:	4b6d      	ldr	r3, [pc, #436]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a6c      	ldr	r2, [pc, #432]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001d28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d2c:	6013      	str	r3, [r2, #0]
 8001d2e:	e00b      	b.n	8001d48 <HAL_RCC_OscConfig+0xb0>
 8001d30:	4b69      	ldr	r3, [pc, #420]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a68      	ldr	r2, [pc, #416]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001d36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d3a:	6013      	str	r3, [r2, #0]
 8001d3c:	4b66      	ldr	r3, [pc, #408]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a65      	ldr	r2, [pc, #404]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001d42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d013      	beq.n	8001d78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d50:	f7ff f97a 	bl	8001048 <HAL_GetTick>
 8001d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d56:	e008      	b.n	8001d6a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d58:	f7ff f976 	bl	8001048 <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	2b64      	cmp	r3, #100	@ 0x64
 8001d64:	d901      	bls.n	8001d6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e207      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d6a:	4b5b      	ldr	r3, [pc, #364]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d0f0      	beq.n	8001d58 <HAL_RCC_OscConfig+0xc0>
 8001d76:	e014      	b.n	8001da2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d78:	f7ff f966 	bl	8001048 <HAL_GetTick>
 8001d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d7e:	e008      	b.n	8001d92 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d80:	f7ff f962 	bl	8001048 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b64      	cmp	r3, #100	@ 0x64
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e1f3      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d92:	4b51      	ldr	r3, [pc, #324]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d1f0      	bne.n	8001d80 <HAL_RCC_OscConfig+0xe8>
 8001d9e:	e000      	b.n	8001da2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001da0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d063      	beq.n	8001e76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001dae:	4b4a      	ldr	r3, [pc, #296]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f003 030c 	and.w	r3, r3, #12
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d00b      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dba:	4b47      	ldr	r3, [pc, #284]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001dc2:	2b08      	cmp	r3, #8
 8001dc4:	d11c      	bne.n	8001e00 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dc6:	4b44      	ldr	r3, [pc, #272]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d116      	bne.n	8001e00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dd2:	4b41      	ldr	r3, [pc, #260]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 0302 	and.w	r3, r3, #2
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d005      	beq.n	8001dea <HAL_RCC_OscConfig+0x152>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	68db      	ldr	r3, [r3, #12]
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d001      	beq.n	8001dea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e1c7      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dea:	4b3b      	ldr	r3, [pc, #236]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	691b      	ldr	r3, [r3, #16]
 8001df6:	00db      	lsls	r3, r3, #3
 8001df8:	4937      	ldr	r1, [pc, #220]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dfe:	e03a      	b.n	8001e76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	68db      	ldr	r3, [r3, #12]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d020      	beq.n	8001e4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e08:	4b34      	ldr	r3, [pc, #208]	@ (8001edc <HAL_RCC_OscConfig+0x244>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e0e:	f7ff f91b 	bl	8001048 <HAL_GetTick>
 8001e12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e14:	e008      	b.n	8001e28 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e16:	f7ff f917 	bl	8001048 <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d901      	bls.n	8001e28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e24:	2303      	movs	r3, #3
 8001e26:	e1a8      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e28:	4b2b      	ldr	r3, [pc, #172]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 0302 	and.w	r3, r3, #2
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d0f0      	beq.n	8001e16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e34:	4b28      	ldr	r3, [pc, #160]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	691b      	ldr	r3, [r3, #16]
 8001e40:	00db      	lsls	r3, r3, #3
 8001e42:	4925      	ldr	r1, [pc, #148]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001e44:	4313      	orrs	r3, r2
 8001e46:	600b      	str	r3, [r1, #0]
 8001e48:	e015      	b.n	8001e76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e4a:	4b24      	ldr	r3, [pc, #144]	@ (8001edc <HAL_RCC_OscConfig+0x244>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e50:	f7ff f8fa 	bl	8001048 <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e58:	f7ff f8f6 	bl	8001048 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e187      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e6a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0302 	and.w	r3, r3, #2
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1f0      	bne.n	8001e58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0308 	and.w	r3, r3, #8
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d036      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	695b      	ldr	r3, [r3, #20]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d016      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e8a:	4b15      	ldr	r3, [pc, #84]	@ (8001ee0 <HAL_RCC_OscConfig+0x248>)
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e90:	f7ff f8da 	bl	8001048 <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e96:	e008      	b.n	8001eaa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e98:	f7ff f8d6 	bl	8001048 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	2b02      	cmp	r3, #2
 8001ea4:	d901      	bls.n	8001eaa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e167      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed8 <HAL_RCC_OscConfig+0x240>)
 8001eac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d0f0      	beq.n	8001e98 <HAL_RCC_OscConfig+0x200>
 8001eb6:	e01b      	b.n	8001ef0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eb8:	4b09      	ldr	r3, [pc, #36]	@ (8001ee0 <HAL_RCC_OscConfig+0x248>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ebe:	f7ff f8c3 	bl	8001048 <HAL_GetTick>
 8001ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ec4:	e00e      	b.n	8001ee4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ec6:	f7ff f8bf 	bl	8001048 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d907      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e150      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
 8001ed8:	40023800 	.word	0x40023800
 8001edc:	42470000 	.word	0x42470000
 8001ee0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ee4:	4b88      	ldr	r3, [pc, #544]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001ee6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ee8:	f003 0302 	and.w	r3, r3, #2
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d1ea      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 0304 	and.w	r3, r3, #4
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	f000 8097 	beq.w	800202c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001efe:	2300      	movs	r3, #0
 8001f00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f02:	4b81      	ldr	r3, [pc, #516]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d10f      	bne.n	8001f2e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60bb      	str	r3, [r7, #8]
 8001f12:	4b7d      	ldr	r3, [pc, #500]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f16:	4a7c      	ldr	r2, [pc, #496]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001f18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f1e:	4b7a      	ldr	r3, [pc, #488]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f26:	60bb      	str	r3, [r7, #8]
 8001f28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f2e:	4b77      	ldr	r3, [pc, #476]	@ (800210c <HAL_RCC_OscConfig+0x474>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d118      	bne.n	8001f6c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f3a:	4b74      	ldr	r3, [pc, #464]	@ (800210c <HAL_RCC_OscConfig+0x474>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a73      	ldr	r2, [pc, #460]	@ (800210c <HAL_RCC_OscConfig+0x474>)
 8001f40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f46:	f7ff f87f 	bl	8001048 <HAL_GetTick>
 8001f4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f4c:	e008      	b.n	8001f60 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f4e:	f7ff f87b 	bl	8001048 <HAL_GetTick>
 8001f52:	4602      	mov	r2, r0
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d901      	bls.n	8001f60 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	e10c      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f60:	4b6a      	ldr	r3, [pc, #424]	@ (800210c <HAL_RCC_OscConfig+0x474>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d0f0      	beq.n	8001f4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d106      	bne.n	8001f82 <HAL_RCC_OscConfig+0x2ea>
 8001f74:	4b64      	ldr	r3, [pc, #400]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001f76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f78:	4a63      	ldr	r2, [pc, #396]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001f7a:	f043 0301 	orr.w	r3, r3, #1
 8001f7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f80:	e01c      	b.n	8001fbc <HAL_RCC_OscConfig+0x324>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	2b05      	cmp	r3, #5
 8001f88:	d10c      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x30c>
 8001f8a:	4b5f      	ldr	r3, [pc, #380]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f8e:	4a5e      	ldr	r2, [pc, #376]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001f90:	f043 0304 	orr.w	r3, r3, #4
 8001f94:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f96:	4b5c      	ldr	r3, [pc, #368]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f9a:	4a5b      	ldr	r2, [pc, #364]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001f9c:	f043 0301 	orr.w	r3, r3, #1
 8001fa0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fa2:	e00b      	b.n	8001fbc <HAL_RCC_OscConfig+0x324>
 8001fa4:	4b58      	ldr	r3, [pc, #352]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001fa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fa8:	4a57      	ldr	r2, [pc, #348]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001faa:	f023 0301 	bic.w	r3, r3, #1
 8001fae:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fb0:	4b55      	ldr	r3, [pc, #340]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001fb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fb4:	4a54      	ldr	r2, [pc, #336]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001fb6:	f023 0304 	bic.w	r3, r3, #4
 8001fba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d015      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fc4:	f7ff f840 	bl	8001048 <HAL_GetTick>
 8001fc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fca:	e00a      	b.n	8001fe2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fcc:	f7ff f83c 	bl	8001048 <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e0cb      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fe2:	4b49      	ldr	r3, [pc, #292]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8001fe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d0ee      	beq.n	8001fcc <HAL_RCC_OscConfig+0x334>
 8001fee:	e014      	b.n	800201a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ff0:	f7ff f82a 	bl	8001048 <HAL_GetTick>
 8001ff4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ff6:	e00a      	b.n	800200e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ff8:	f7ff f826 	bl	8001048 <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002006:	4293      	cmp	r3, r2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e0b5      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800200e:	4b3e      	ldr	r3, [pc, #248]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8002010:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d1ee      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800201a:	7dfb      	ldrb	r3, [r7, #23]
 800201c:	2b01      	cmp	r3, #1
 800201e:	d105      	bne.n	800202c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002020:	4b39      	ldr	r3, [pc, #228]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8002022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002024:	4a38      	ldr	r2, [pc, #224]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8002026:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800202a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	699b      	ldr	r3, [r3, #24]
 8002030:	2b00      	cmp	r3, #0
 8002032:	f000 80a1 	beq.w	8002178 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002036:	4b34      	ldr	r3, [pc, #208]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f003 030c 	and.w	r3, r3, #12
 800203e:	2b08      	cmp	r3, #8
 8002040:	d05c      	beq.n	80020fc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	699b      	ldr	r3, [r3, #24]
 8002046:	2b02      	cmp	r3, #2
 8002048:	d141      	bne.n	80020ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800204a:	4b31      	ldr	r3, [pc, #196]	@ (8002110 <HAL_RCC_OscConfig+0x478>)
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002050:	f7fe fffa 	bl	8001048 <HAL_GetTick>
 8002054:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002056:	e008      	b.n	800206a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002058:	f7fe fff6 	bl	8001048 <HAL_GetTick>
 800205c:	4602      	mov	r2, r0
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	2b02      	cmp	r3, #2
 8002064:	d901      	bls.n	800206a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002066:	2303      	movs	r3, #3
 8002068:	e087      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800206a:	4b27      	ldr	r3, [pc, #156]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d1f0      	bne.n	8002058 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	69da      	ldr	r2, [r3, #28]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6a1b      	ldr	r3, [r3, #32]
 800207e:	431a      	orrs	r2, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002084:	019b      	lsls	r3, r3, #6
 8002086:	431a      	orrs	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800208c:	085b      	lsrs	r3, r3, #1
 800208e:	3b01      	subs	r3, #1
 8002090:	041b      	lsls	r3, r3, #16
 8002092:	431a      	orrs	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002098:	061b      	lsls	r3, r3, #24
 800209a:	491b      	ldr	r1, [pc, #108]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 800209c:	4313      	orrs	r3, r2
 800209e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002110 <HAL_RCC_OscConfig+0x478>)
 80020a2:	2201      	movs	r2, #1
 80020a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a6:	f7fe ffcf 	bl	8001048 <HAL_GetTick>
 80020aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020ac:	e008      	b.n	80020c0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ae:	f7fe ffcb 	bl	8001048 <HAL_GetTick>
 80020b2:	4602      	mov	r2, r0
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d901      	bls.n	80020c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80020bc:	2303      	movs	r3, #3
 80020be:	e05c      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020c0:	4b11      	ldr	r3, [pc, #68]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d0f0      	beq.n	80020ae <HAL_RCC_OscConfig+0x416>
 80020cc:	e054      	b.n	8002178 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ce:	4b10      	ldr	r3, [pc, #64]	@ (8002110 <HAL_RCC_OscConfig+0x478>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d4:	f7fe ffb8 	bl	8001048 <HAL_GetTick>
 80020d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020da:	e008      	b.n	80020ee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020dc:	f7fe ffb4 	bl	8001048 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d901      	bls.n	80020ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e045      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ee:	4b06      	ldr	r3, [pc, #24]	@ (8002108 <HAL_RCC_OscConfig+0x470>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d1f0      	bne.n	80020dc <HAL_RCC_OscConfig+0x444>
 80020fa:	e03d      	b.n	8002178 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	2b01      	cmp	r3, #1
 8002102:	d107      	bne.n	8002114 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e038      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
 8002108:	40023800 	.word	0x40023800
 800210c:	40007000 	.word	0x40007000
 8002110:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002114:	4b1b      	ldr	r3, [pc, #108]	@ (8002184 <HAL_RCC_OscConfig+0x4ec>)
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	699b      	ldr	r3, [r3, #24]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d028      	beq.n	8002174 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800212c:	429a      	cmp	r2, r3
 800212e:	d121      	bne.n	8002174 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800213a:	429a      	cmp	r2, r3
 800213c:	d11a      	bne.n	8002174 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002144:	4013      	ands	r3, r2
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800214a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800214c:	4293      	cmp	r3, r2
 800214e:	d111      	bne.n	8002174 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800215a:	085b      	lsrs	r3, r3, #1
 800215c:	3b01      	subs	r3, #1
 800215e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002160:	429a      	cmp	r2, r3
 8002162:	d107      	bne.n	8002174 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800216e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002170:	429a      	cmp	r2, r3
 8002172:	d001      	beq.n	8002178 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e000      	b.n	800217a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	3718      	adds	r7, #24
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40023800 	.word	0x40023800

08002188 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d101      	bne.n	800219c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e0cc      	b.n	8002336 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800219c:	4b68      	ldr	r3, [pc, #416]	@ (8002340 <HAL_RCC_ClockConfig+0x1b8>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0307 	and.w	r3, r3, #7
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d90c      	bls.n	80021c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021aa:	4b65      	ldr	r3, [pc, #404]	@ (8002340 <HAL_RCC_ClockConfig+0x1b8>)
 80021ac:	683a      	ldr	r2, [r7, #0]
 80021ae:	b2d2      	uxtb	r2, r2
 80021b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021b2:	4b63      	ldr	r3, [pc, #396]	@ (8002340 <HAL_RCC_ClockConfig+0x1b8>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 0307 	and.w	r3, r3, #7
 80021ba:	683a      	ldr	r2, [r7, #0]
 80021bc:	429a      	cmp	r2, r3
 80021be:	d001      	beq.n	80021c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e0b8      	b.n	8002336 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 0302 	and.w	r3, r3, #2
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d020      	beq.n	8002212 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0304 	and.w	r3, r3, #4
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d005      	beq.n	80021e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021dc:	4b59      	ldr	r3, [pc, #356]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	4a58      	ldr	r2, [pc, #352]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 80021e2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80021e6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0308 	and.w	r3, r3, #8
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d005      	beq.n	8002200 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021f4:	4b53      	ldr	r3, [pc, #332]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	4a52      	ldr	r2, [pc, #328]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 80021fa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80021fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002200:	4b50      	ldr	r3, [pc, #320]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	494d      	ldr	r1, [pc, #308]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 800220e:	4313      	orrs	r3, r2
 8002210:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0301 	and.w	r3, r3, #1
 800221a:	2b00      	cmp	r3, #0
 800221c:	d044      	beq.n	80022a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	2b01      	cmp	r3, #1
 8002224:	d107      	bne.n	8002236 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002226:	4b47      	ldr	r3, [pc, #284]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d119      	bne.n	8002266 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e07f      	b.n	8002336 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	2b02      	cmp	r3, #2
 800223c:	d003      	beq.n	8002246 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002242:	2b03      	cmp	r3, #3
 8002244:	d107      	bne.n	8002256 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002246:	4b3f      	ldr	r3, [pc, #252]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d109      	bne.n	8002266 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e06f      	b.n	8002336 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002256:	4b3b      	ldr	r3, [pc, #236]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e067      	b.n	8002336 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002266:	4b37      	ldr	r3, [pc, #220]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	f023 0203 	bic.w	r2, r3, #3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	4934      	ldr	r1, [pc, #208]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 8002274:	4313      	orrs	r3, r2
 8002276:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002278:	f7fe fee6 	bl	8001048 <HAL_GetTick>
 800227c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800227e:	e00a      	b.n	8002296 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002280:	f7fe fee2 	bl	8001048 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800228e:	4293      	cmp	r3, r2
 8002290:	d901      	bls.n	8002296 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002292:	2303      	movs	r3, #3
 8002294:	e04f      	b.n	8002336 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002296:	4b2b      	ldr	r3, [pc, #172]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f003 020c 	and.w	r2, r3, #12
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d1eb      	bne.n	8002280 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022a8:	4b25      	ldr	r3, [pc, #148]	@ (8002340 <HAL_RCC_ClockConfig+0x1b8>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0307 	and.w	r3, r3, #7
 80022b0:	683a      	ldr	r2, [r7, #0]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d20c      	bcs.n	80022d0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022b6:	4b22      	ldr	r3, [pc, #136]	@ (8002340 <HAL_RCC_ClockConfig+0x1b8>)
 80022b8:	683a      	ldr	r2, [r7, #0]
 80022ba:	b2d2      	uxtb	r2, r2
 80022bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022be:	4b20      	ldr	r3, [pc, #128]	@ (8002340 <HAL_RCC_ClockConfig+0x1b8>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0307 	and.w	r3, r3, #7
 80022c6:	683a      	ldr	r2, [r7, #0]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d001      	beq.n	80022d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e032      	b.n	8002336 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0304 	and.w	r3, r3, #4
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d008      	beq.n	80022ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022dc:	4b19      	ldr	r3, [pc, #100]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	4916      	ldr	r1, [pc, #88]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 80022ea:	4313      	orrs	r3, r2
 80022ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 0308 	and.w	r3, r3, #8
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d009      	beq.n	800230e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022fa:	4b12      	ldr	r3, [pc, #72]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	490e      	ldr	r1, [pc, #56]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 800230a:	4313      	orrs	r3, r2
 800230c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800230e:	f000 f821 	bl	8002354 <HAL_RCC_GetSysClockFreq>
 8002312:	4602      	mov	r2, r0
 8002314:	4b0b      	ldr	r3, [pc, #44]	@ (8002344 <HAL_RCC_ClockConfig+0x1bc>)
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	091b      	lsrs	r3, r3, #4
 800231a:	f003 030f 	and.w	r3, r3, #15
 800231e:	490a      	ldr	r1, [pc, #40]	@ (8002348 <HAL_RCC_ClockConfig+0x1c0>)
 8002320:	5ccb      	ldrb	r3, [r1, r3]
 8002322:	fa22 f303 	lsr.w	r3, r2, r3
 8002326:	4a09      	ldr	r2, [pc, #36]	@ (800234c <HAL_RCC_ClockConfig+0x1c4>)
 8002328:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800232a:	4b09      	ldr	r3, [pc, #36]	@ (8002350 <HAL_RCC_ClockConfig+0x1c8>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe fd50 	bl	8000dd4 <HAL_InitTick>

  return HAL_OK;
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	40023c00 	.word	0x40023c00
 8002344:	40023800 	.word	0x40023800
 8002348:	08007498 	.word	0x08007498
 800234c:	20000000 	.word	0x20000000
 8002350:	20000004 	.word	0x20000004

08002354 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002354:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002358:	b090      	sub	sp, #64	@ 0x40
 800235a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800235c:	2300      	movs	r3, #0
 800235e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002360:	2300      	movs	r3, #0
 8002362:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002364:	2300      	movs	r3, #0
 8002366:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002368:	2300      	movs	r3, #0
 800236a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800236c:	4b59      	ldr	r3, [pc, #356]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x180>)
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f003 030c 	and.w	r3, r3, #12
 8002374:	2b08      	cmp	r3, #8
 8002376:	d00d      	beq.n	8002394 <HAL_RCC_GetSysClockFreq+0x40>
 8002378:	2b08      	cmp	r3, #8
 800237a:	f200 80a1 	bhi.w	80024c0 <HAL_RCC_GetSysClockFreq+0x16c>
 800237e:	2b00      	cmp	r3, #0
 8002380:	d002      	beq.n	8002388 <HAL_RCC_GetSysClockFreq+0x34>
 8002382:	2b04      	cmp	r3, #4
 8002384:	d003      	beq.n	800238e <HAL_RCC_GetSysClockFreq+0x3a>
 8002386:	e09b      	b.n	80024c0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002388:	4b53      	ldr	r3, [pc, #332]	@ (80024d8 <HAL_RCC_GetSysClockFreq+0x184>)
 800238a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800238c:	e09b      	b.n	80024c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800238e:	4b53      	ldr	r3, [pc, #332]	@ (80024dc <HAL_RCC_GetSysClockFreq+0x188>)
 8002390:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002392:	e098      	b.n	80024c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002394:	4b4f      	ldr	r3, [pc, #316]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800239c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800239e:	4b4d      	ldr	r3, [pc, #308]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d028      	beq.n	80023fc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023aa:	4b4a      	ldr	r3, [pc, #296]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	099b      	lsrs	r3, r3, #6
 80023b0:	2200      	movs	r2, #0
 80023b2:	623b      	str	r3, [r7, #32]
 80023b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80023b6:	6a3b      	ldr	r3, [r7, #32]
 80023b8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80023bc:	2100      	movs	r1, #0
 80023be:	4b47      	ldr	r3, [pc, #284]	@ (80024dc <HAL_RCC_GetSysClockFreq+0x188>)
 80023c0:	fb03 f201 	mul.w	r2, r3, r1
 80023c4:	2300      	movs	r3, #0
 80023c6:	fb00 f303 	mul.w	r3, r0, r3
 80023ca:	4413      	add	r3, r2
 80023cc:	4a43      	ldr	r2, [pc, #268]	@ (80024dc <HAL_RCC_GetSysClockFreq+0x188>)
 80023ce:	fba0 1202 	umull	r1, r2, r0, r2
 80023d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80023d4:	460a      	mov	r2, r1
 80023d6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80023d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023da:	4413      	add	r3, r2
 80023dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023e0:	2200      	movs	r2, #0
 80023e2:	61bb      	str	r3, [r7, #24]
 80023e4:	61fa      	str	r2, [r7, #28]
 80023e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80023ee:	f7fd ff4f 	bl	8000290 <__aeabi_uldivmod>
 80023f2:	4602      	mov	r2, r0
 80023f4:	460b      	mov	r3, r1
 80023f6:	4613      	mov	r3, r2
 80023f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80023fa:	e053      	b.n	80024a4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023fc:	4b35      	ldr	r3, [pc, #212]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	099b      	lsrs	r3, r3, #6
 8002402:	2200      	movs	r2, #0
 8002404:	613b      	str	r3, [r7, #16]
 8002406:	617a      	str	r2, [r7, #20]
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800240e:	f04f 0b00 	mov.w	fp, #0
 8002412:	4652      	mov	r2, sl
 8002414:	465b      	mov	r3, fp
 8002416:	f04f 0000 	mov.w	r0, #0
 800241a:	f04f 0100 	mov.w	r1, #0
 800241e:	0159      	lsls	r1, r3, #5
 8002420:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002424:	0150      	lsls	r0, r2, #5
 8002426:	4602      	mov	r2, r0
 8002428:	460b      	mov	r3, r1
 800242a:	ebb2 080a 	subs.w	r8, r2, sl
 800242e:	eb63 090b 	sbc.w	r9, r3, fp
 8002432:	f04f 0200 	mov.w	r2, #0
 8002436:	f04f 0300 	mov.w	r3, #0
 800243a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800243e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002442:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002446:	ebb2 0408 	subs.w	r4, r2, r8
 800244a:	eb63 0509 	sbc.w	r5, r3, r9
 800244e:	f04f 0200 	mov.w	r2, #0
 8002452:	f04f 0300 	mov.w	r3, #0
 8002456:	00eb      	lsls	r3, r5, #3
 8002458:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800245c:	00e2      	lsls	r2, r4, #3
 800245e:	4614      	mov	r4, r2
 8002460:	461d      	mov	r5, r3
 8002462:	eb14 030a 	adds.w	r3, r4, sl
 8002466:	603b      	str	r3, [r7, #0]
 8002468:	eb45 030b 	adc.w	r3, r5, fp
 800246c:	607b      	str	r3, [r7, #4]
 800246e:	f04f 0200 	mov.w	r2, #0
 8002472:	f04f 0300 	mov.w	r3, #0
 8002476:	e9d7 4500 	ldrd	r4, r5, [r7]
 800247a:	4629      	mov	r1, r5
 800247c:	028b      	lsls	r3, r1, #10
 800247e:	4621      	mov	r1, r4
 8002480:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002484:	4621      	mov	r1, r4
 8002486:	028a      	lsls	r2, r1, #10
 8002488:	4610      	mov	r0, r2
 800248a:	4619      	mov	r1, r3
 800248c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800248e:	2200      	movs	r2, #0
 8002490:	60bb      	str	r3, [r7, #8]
 8002492:	60fa      	str	r2, [r7, #12]
 8002494:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002498:	f7fd fefa 	bl	8000290 <__aeabi_uldivmod>
 800249c:	4602      	mov	r2, r0
 800249e:	460b      	mov	r3, r1
 80024a0:	4613      	mov	r3, r2
 80024a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80024a4:	4b0b      	ldr	r3, [pc, #44]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	0c1b      	lsrs	r3, r3, #16
 80024aa:	f003 0303 	and.w	r3, r3, #3
 80024ae:	3301      	adds	r3, #1
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80024b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80024b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80024be:	e002      	b.n	80024c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024c0:	4b05      	ldr	r3, [pc, #20]	@ (80024d8 <HAL_RCC_GetSysClockFreq+0x184>)
 80024c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80024c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3740      	adds	r7, #64	@ 0x40
 80024cc:	46bd      	mov	sp, r7
 80024ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024d2:	bf00      	nop
 80024d4:	40023800 	.word	0x40023800
 80024d8:	00f42400 	.word	0x00f42400
 80024dc:	017d7840 	.word	0x017d7840

080024e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024e4:	4b03      	ldr	r3, [pc, #12]	@ (80024f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80024e6:	681b      	ldr	r3, [r3, #0]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	20000000 	.word	0x20000000

080024f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024fc:	f7ff fff0 	bl	80024e0 <HAL_RCC_GetHCLKFreq>
 8002500:	4602      	mov	r2, r0
 8002502:	4b05      	ldr	r3, [pc, #20]	@ (8002518 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	0a9b      	lsrs	r3, r3, #10
 8002508:	f003 0307 	and.w	r3, r3, #7
 800250c:	4903      	ldr	r1, [pc, #12]	@ (800251c <HAL_RCC_GetPCLK1Freq+0x24>)
 800250e:	5ccb      	ldrb	r3, [r1, r3]
 8002510:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002514:	4618      	mov	r0, r3
 8002516:	bd80      	pop	{r7, pc}
 8002518:	40023800 	.word	0x40023800
 800251c:	080074a8 	.word	0x080074a8

08002520 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002524:	f7ff ffdc 	bl	80024e0 <HAL_RCC_GetHCLKFreq>
 8002528:	4602      	mov	r2, r0
 800252a:	4b05      	ldr	r3, [pc, #20]	@ (8002540 <HAL_RCC_GetPCLK2Freq+0x20>)
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	0b5b      	lsrs	r3, r3, #13
 8002530:	f003 0307 	and.w	r3, r3, #7
 8002534:	4903      	ldr	r1, [pc, #12]	@ (8002544 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002536:	5ccb      	ldrb	r3, [r1, r3]
 8002538:	fa22 f303 	lsr.w	r3, r2, r3
}
 800253c:	4618      	mov	r0, r3
 800253e:	bd80      	pop	{r7, pc}
 8002540:	40023800 	.word	0x40023800
 8002544:	080074a8 	.word	0x080074a8

08002548 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	220f      	movs	r2, #15
 8002556:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002558:	4b12      	ldr	r3, [pc, #72]	@ (80025a4 <HAL_RCC_GetClockConfig+0x5c>)
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f003 0203 	and.w	r2, r3, #3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002564:	4b0f      	ldr	r3, [pc, #60]	@ (80025a4 <HAL_RCC_GetClockConfig+0x5c>)
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002570:	4b0c      	ldr	r3, [pc, #48]	@ (80025a4 <HAL_RCC_GetClockConfig+0x5c>)
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800257c:	4b09      	ldr	r3, [pc, #36]	@ (80025a4 <HAL_RCC_GetClockConfig+0x5c>)
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	08db      	lsrs	r3, r3, #3
 8002582:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800258a:	4b07      	ldr	r3, [pc, #28]	@ (80025a8 <HAL_RCC_GetClockConfig+0x60>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0207 	and.w	r2, r3, #7
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	601a      	str	r2, [r3, #0]
}
 8002596:	bf00      	nop
 8002598:	370c      	adds	r7, #12
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	40023800 	.word	0x40023800
 80025a8:	40023c00 	.word	0x40023c00

080025ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e07b      	b.n	80026b6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d108      	bne.n	80025d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80025ce:	d009      	beq.n	80025e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	61da      	str	r2, [r3, #28]
 80025d6:	e005      	b.n	80025e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d106      	bne.n	8002604 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f7fe fafc 	bl	8000bfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2202      	movs	r2, #2
 8002608:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800261a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800262c:	431a      	orrs	r2, r3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002636:	431a      	orrs	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	431a      	orrs	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	695b      	ldr	r3, [r3, #20]
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	431a      	orrs	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	699b      	ldr	r3, [r3, #24]
 8002650:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002654:	431a      	orrs	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	69db      	ldr	r3, [r3, #28]
 800265a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800265e:	431a      	orrs	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6a1b      	ldr	r3, [r3, #32]
 8002664:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002668:	ea42 0103 	orr.w	r1, r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002670:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	430a      	orrs	r2, r1
 800267a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	699b      	ldr	r3, [r3, #24]
 8002680:	0c1b      	lsrs	r3, r3, #16
 8002682:	f003 0104 	and.w	r1, r3, #4
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800268a:	f003 0210 	and.w	r2, r3, #16
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	430a      	orrs	r2, r1
 8002694:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	69da      	ldr	r2, [r3, #28]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026a4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80026b4:	2300      	movs	r3, #0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b082      	sub	sp, #8
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d101      	bne.n	80026d0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e041      	b.n	8002754 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d106      	bne.n	80026ea <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f000 f839 	bl	800275c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2202      	movs	r2, #2
 80026ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	3304      	adds	r3, #4
 80026fa:	4619      	mov	r1, r3
 80026fc:	4610      	mov	r0, r2
 80026fe:	f000 fac3 	bl	8002c88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2201      	movs	r2, #1
 8002706:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2201      	movs	r2, #1
 800270e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2201      	movs	r2, #1
 8002716:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2201      	movs	r2, #1
 800271e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2201      	movs	r2, #1
 8002726:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2201      	movs	r2, #1
 800272e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2201      	movs	r2, #1
 8002736:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2201      	movs	r2, #1
 800273e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2201      	movs	r2, #1
 8002746:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2201      	movs	r2, #1
 800274e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002752:	2300      	movs	r3, #0
}
 8002754:	4618      	mov	r0, r3
 8002756:	3708      	adds	r7, #8
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002764:	bf00      	nop
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002770:	b480      	push	{r7}
 8002772:	b085      	sub	sp, #20
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800277e:	b2db      	uxtb	r3, r3
 8002780:	2b01      	cmp	r3, #1
 8002782:	d001      	beq.n	8002788 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e044      	b.n	8002812 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2202      	movs	r2, #2
 800278c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	68da      	ldr	r2, [r3, #12]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f042 0201 	orr.w	r2, r2, #1
 800279e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a1e      	ldr	r2, [pc, #120]	@ (8002820 <HAL_TIM_Base_Start_IT+0xb0>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d018      	beq.n	80027dc <HAL_TIM_Base_Start_IT+0x6c>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027b2:	d013      	beq.n	80027dc <HAL_TIM_Base_Start_IT+0x6c>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a1a      	ldr	r2, [pc, #104]	@ (8002824 <HAL_TIM_Base_Start_IT+0xb4>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d00e      	beq.n	80027dc <HAL_TIM_Base_Start_IT+0x6c>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a19      	ldr	r2, [pc, #100]	@ (8002828 <HAL_TIM_Base_Start_IT+0xb8>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d009      	beq.n	80027dc <HAL_TIM_Base_Start_IT+0x6c>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a17      	ldr	r2, [pc, #92]	@ (800282c <HAL_TIM_Base_Start_IT+0xbc>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d004      	beq.n	80027dc <HAL_TIM_Base_Start_IT+0x6c>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a16      	ldr	r2, [pc, #88]	@ (8002830 <HAL_TIM_Base_Start_IT+0xc0>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d111      	bne.n	8002800 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f003 0307 	and.w	r3, r3, #7
 80027e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2b06      	cmp	r3, #6
 80027ec:	d010      	beq.n	8002810 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f042 0201 	orr.w	r2, r2, #1
 80027fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027fe:	e007      	b.n	8002810 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f042 0201 	orr.w	r2, r2, #1
 800280e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3714      	adds	r7, #20
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	40010000 	.word	0x40010000
 8002824:	40000400 	.word	0x40000400
 8002828:	40000800 	.word	0x40000800
 800282c:	40000c00 	.word	0x40000c00
 8002830:	40014000 	.word	0x40014000

08002834 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d101      	bne.n	8002846 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e041      	b.n	80028ca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800284c:	b2db      	uxtb	r3, r3
 800284e:	2b00      	cmp	r3, #0
 8002850:	d106      	bne.n	8002860 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f7fe fa16 	bl	8000c8c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2202      	movs	r2, #2
 8002864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	3304      	adds	r3, #4
 8002870:	4619      	mov	r1, r3
 8002872:	4610      	mov	r0, r2
 8002874:	f000 fa08 	bl	8002c88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2201      	movs	r2, #1
 8002884:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2201      	movs	r2, #1
 8002894:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2201      	movs	r2, #1
 800289c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2201      	movs	r2, #1
 80028a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2201      	movs	r2, #1
 80028ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2201      	movs	r2, #1
 80028b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3708      	adds	r7, #8
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b084      	sub	sp, #16
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	691b      	ldr	r3, [r3, #16]
 80028e8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	f003 0302 	and.w	r3, r3, #2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d020      	beq.n	8002936 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d01b      	beq.n	8002936 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f06f 0202 	mvn.w	r2, #2
 8002906:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	f003 0303 	and.w	r3, r3, #3
 8002918:	2b00      	cmp	r3, #0
 800291a:	d003      	beq.n	8002924 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f000 f995 	bl	8002c4c <HAL_TIM_IC_CaptureCallback>
 8002922:	e005      	b.n	8002930 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f000 f987 	bl	8002c38 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 f998 	bl	8002c60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	2b00      	cmp	r3, #0
 800293e:	d020      	beq.n	8002982 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f003 0304 	and.w	r3, r3, #4
 8002946:	2b00      	cmp	r3, #0
 8002948:	d01b      	beq.n	8002982 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f06f 0204 	mvn.w	r2, #4
 8002952:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2202      	movs	r2, #2
 8002958:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	699b      	ldr	r3, [r3, #24]
 8002960:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002964:	2b00      	cmp	r3, #0
 8002966:	d003      	beq.n	8002970 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f000 f96f 	bl	8002c4c <HAL_TIM_IC_CaptureCallback>
 800296e:	e005      	b.n	800297c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	f000 f961 	bl	8002c38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 f972 	bl	8002c60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	f003 0308 	and.w	r3, r3, #8
 8002988:	2b00      	cmp	r3, #0
 800298a:	d020      	beq.n	80029ce <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	f003 0308 	and.w	r3, r3, #8
 8002992:	2b00      	cmp	r3, #0
 8002994:	d01b      	beq.n	80029ce <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f06f 0208 	mvn.w	r2, #8
 800299e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2204      	movs	r2, #4
 80029a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	69db      	ldr	r3, [r3, #28]
 80029ac:	f003 0303 	and.w	r3, r3, #3
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d003      	beq.n	80029bc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f000 f949 	bl	8002c4c <HAL_TIM_IC_CaptureCallback>
 80029ba:	e005      	b.n	80029c8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f000 f93b 	bl	8002c38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 f94c 	bl	8002c60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	f003 0310 	and.w	r3, r3, #16
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d020      	beq.n	8002a1a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f003 0310 	and.w	r3, r3, #16
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d01b      	beq.n	8002a1a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f06f 0210 	mvn.w	r2, #16
 80029ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2208      	movs	r2, #8
 80029f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	69db      	ldr	r3, [r3, #28]
 80029f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d003      	beq.n	8002a08 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f000 f923 	bl	8002c4c <HAL_TIM_IC_CaptureCallback>
 8002a06:	e005      	b.n	8002a14 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f000 f915 	bl	8002c38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f000 f926 	bl	8002c60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	f003 0301 	and.w	r3, r3, #1
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d00c      	beq.n	8002a3e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d007      	beq.n	8002a3e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f06f 0201 	mvn.w	r2, #1
 8002a36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f7fe f80b 	bl	8000a54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d00c      	beq.n	8002a62 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d007      	beq.n	8002a62 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002a5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f000 fbef 	bl	8003240 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d00c      	beq.n	8002a86 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d007      	beq.n	8002a86 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002a7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f000 f8f7 	bl	8002c74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	f003 0320 	and.w	r3, r3, #32
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d00c      	beq.n	8002aaa <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f003 0320 	and.w	r3, r3, #32
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d007      	beq.n	8002aaa <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f06f 0220 	mvn.w	r2, #32
 8002aa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f000 fbc1 	bl	800322c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002aaa:	bf00      	nop
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
	...

08002ab4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d101      	bne.n	8002ad2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002ace:	2302      	movs	r3, #2
 8002ad0:	e0ae      	b.n	8002c30 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2b0c      	cmp	r3, #12
 8002ade:	f200 809f 	bhi.w	8002c20 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8002ae8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ae8:	08002b1d 	.word	0x08002b1d
 8002aec:	08002c21 	.word	0x08002c21
 8002af0:	08002c21 	.word	0x08002c21
 8002af4:	08002c21 	.word	0x08002c21
 8002af8:	08002b5d 	.word	0x08002b5d
 8002afc:	08002c21 	.word	0x08002c21
 8002b00:	08002c21 	.word	0x08002c21
 8002b04:	08002c21 	.word	0x08002c21
 8002b08:	08002b9f 	.word	0x08002b9f
 8002b0c:	08002c21 	.word	0x08002c21
 8002b10:	08002c21 	.word	0x08002c21
 8002b14:	08002c21 	.word	0x08002c21
 8002b18:	08002bdf 	.word	0x08002bdf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68b9      	ldr	r1, [r7, #8]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f000 f936 	bl	8002d94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	699a      	ldr	r2, [r3, #24]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f042 0208 	orr.w	r2, r2, #8
 8002b36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	699a      	ldr	r2, [r3, #24]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f022 0204 	bic.w	r2, r2, #4
 8002b46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	6999      	ldr	r1, [r3, #24]
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	691a      	ldr	r2, [r3, #16]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	430a      	orrs	r2, r1
 8002b58:	619a      	str	r2, [r3, #24]
      break;
 8002b5a:	e064      	b.n	8002c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	68b9      	ldr	r1, [r7, #8]
 8002b62:	4618      	mov	r0, r3
 8002b64:	f000 f97c 	bl	8002e60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	699a      	ldr	r2, [r3, #24]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	699a      	ldr	r2, [r3, #24]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	6999      	ldr	r1, [r3, #24]
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	021a      	lsls	r2, r3, #8
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	430a      	orrs	r2, r1
 8002b9a:	619a      	str	r2, [r3, #24]
      break;
 8002b9c:	e043      	b.n	8002c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	68b9      	ldr	r1, [r7, #8]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f000 f9c7 	bl	8002f38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	69da      	ldr	r2, [r3, #28]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f042 0208 	orr.w	r2, r2, #8
 8002bb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	69da      	ldr	r2, [r3, #28]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f022 0204 	bic.w	r2, r2, #4
 8002bc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	69d9      	ldr	r1, [r3, #28]
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	691a      	ldr	r2, [r3, #16]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	61da      	str	r2, [r3, #28]
      break;
 8002bdc:	e023      	b.n	8002c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	68b9      	ldr	r1, [r7, #8]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f000 fa11 	bl	800300c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	69da      	ldr	r2, [r3, #28]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002bf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	69da      	ldr	r2, [r3, #28]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	69d9      	ldr	r1, [r3, #28]
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	691b      	ldr	r3, [r3, #16]
 8002c14:	021a      	lsls	r2, r3, #8
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	61da      	str	r2, [r3, #28]
      break;
 8002c1e:	e002      	b.n	8002c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	75fb      	strb	r3, [r7, #23]
      break;
 8002c24:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002c2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3718      	adds	r7, #24
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c40:	bf00      	nop
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c54:	bf00      	nop
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr

08002c74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c7c:	bf00      	nop
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a37      	ldr	r2, [pc, #220]	@ (8002d78 <TIM_Base_SetConfig+0xf0>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d00f      	beq.n	8002cc0 <TIM_Base_SetConfig+0x38>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ca6:	d00b      	beq.n	8002cc0 <TIM_Base_SetConfig+0x38>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a34      	ldr	r2, [pc, #208]	@ (8002d7c <TIM_Base_SetConfig+0xf4>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d007      	beq.n	8002cc0 <TIM_Base_SetConfig+0x38>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a33      	ldr	r2, [pc, #204]	@ (8002d80 <TIM_Base_SetConfig+0xf8>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d003      	beq.n	8002cc0 <TIM_Base_SetConfig+0x38>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a32      	ldr	r2, [pc, #200]	@ (8002d84 <TIM_Base_SetConfig+0xfc>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d108      	bne.n	8002cd2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	68fa      	ldr	r2, [r7, #12]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a28      	ldr	r2, [pc, #160]	@ (8002d78 <TIM_Base_SetConfig+0xf0>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d01b      	beq.n	8002d12 <TIM_Base_SetConfig+0x8a>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ce0:	d017      	beq.n	8002d12 <TIM_Base_SetConfig+0x8a>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a25      	ldr	r2, [pc, #148]	@ (8002d7c <TIM_Base_SetConfig+0xf4>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d013      	beq.n	8002d12 <TIM_Base_SetConfig+0x8a>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a24      	ldr	r2, [pc, #144]	@ (8002d80 <TIM_Base_SetConfig+0xf8>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d00f      	beq.n	8002d12 <TIM_Base_SetConfig+0x8a>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a23      	ldr	r2, [pc, #140]	@ (8002d84 <TIM_Base_SetConfig+0xfc>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d00b      	beq.n	8002d12 <TIM_Base_SetConfig+0x8a>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a22      	ldr	r2, [pc, #136]	@ (8002d88 <TIM_Base_SetConfig+0x100>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d007      	beq.n	8002d12 <TIM_Base_SetConfig+0x8a>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a21      	ldr	r2, [pc, #132]	@ (8002d8c <TIM_Base_SetConfig+0x104>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d003      	beq.n	8002d12 <TIM_Base_SetConfig+0x8a>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a20      	ldr	r2, [pc, #128]	@ (8002d90 <TIM_Base_SetConfig+0x108>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d108      	bne.n	8002d24 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	68db      	ldr	r3, [r3, #12]
 8002d1e:	68fa      	ldr	r2, [r7, #12]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	695b      	ldr	r3, [r3, #20]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	689a      	ldr	r2, [r3, #8]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4a0c      	ldr	r2, [pc, #48]	@ (8002d78 <TIM_Base_SetConfig+0xf0>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d103      	bne.n	8002d52 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	691a      	ldr	r2, [r3, #16]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f043 0204 	orr.w	r2, r3, #4
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2201      	movs	r2, #1
 8002d62:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	68fa      	ldr	r2, [r7, #12]
 8002d68:	601a      	str	r2, [r3, #0]
}
 8002d6a:	bf00      	nop
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	40010000 	.word	0x40010000
 8002d7c:	40000400 	.word	0x40000400
 8002d80:	40000800 	.word	0x40000800
 8002d84:	40000c00 	.word	0x40000c00
 8002d88:	40014000 	.word	0x40014000
 8002d8c:	40014400 	.word	0x40014400
 8002d90:	40014800 	.word	0x40014800

08002d94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b087      	sub	sp, #28
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a1b      	ldr	r3, [r3, #32]
 8002da2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a1b      	ldr	r3, [r3, #32]
 8002da8:	f023 0201 	bic.w	r2, r3, #1
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f023 0303 	bic.w	r3, r3, #3
 8002dca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	68fa      	ldr	r2, [r7, #12]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	f023 0302 	bic.w	r3, r3, #2
 8002ddc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	4a1c      	ldr	r2, [pc, #112]	@ (8002e5c <TIM_OC1_SetConfig+0xc8>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d10c      	bne.n	8002e0a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	f023 0308 	bic.w	r3, r3, #8
 8002df6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	697a      	ldr	r2, [r7, #20]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	f023 0304 	bic.w	r3, r3, #4
 8002e08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a13      	ldr	r2, [pc, #76]	@ (8002e5c <TIM_OC1_SetConfig+0xc8>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d111      	bne.n	8002e36 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002e20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	695b      	ldr	r3, [r3, #20]
 8002e26:	693a      	ldr	r2, [r7, #16]
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	699b      	ldr	r3, [r3, #24]
 8002e30:	693a      	ldr	r2, [r7, #16]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	693a      	ldr	r2, [r7, #16]
 8002e3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	68fa      	ldr	r2, [r7, #12]
 8002e40:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	685a      	ldr	r2, [r3, #4]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	697a      	ldr	r2, [r7, #20]
 8002e4e:	621a      	str	r2, [r3, #32]
}
 8002e50:	bf00      	nop
 8002e52:	371c      	adds	r7, #28
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	40010000 	.word	0x40010000

08002e60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b087      	sub	sp, #28
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a1b      	ldr	r3, [r3, #32]
 8002e6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6a1b      	ldr	r3, [r3, #32]
 8002e74:	f023 0210 	bic.w	r2, r3, #16
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	021b      	lsls	r3, r3, #8
 8002e9e:	68fa      	ldr	r2, [r7, #12]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	f023 0320 	bic.w	r3, r3, #32
 8002eaa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	011b      	lsls	r3, r3, #4
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4a1e      	ldr	r2, [pc, #120]	@ (8002f34 <TIM_OC2_SetConfig+0xd4>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d10d      	bne.n	8002edc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ec6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	011b      	lsls	r3, r3, #4
 8002ece:	697a      	ldr	r2, [r7, #20]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002eda:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	4a15      	ldr	r2, [pc, #84]	@ (8002f34 <TIM_OC2_SetConfig+0xd4>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d113      	bne.n	8002f0c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002eea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002ef2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	695b      	ldr	r3, [r3, #20]
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	693a      	ldr	r2, [r7, #16]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	699b      	ldr	r3, [r3, #24]
 8002f04:	009b      	lsls	r3, r3, #2
 8002f06:	693a      	ldr	r2, [r7, #16]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	693a      	ldr	r2, [r7, #16]
 8002f10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	68fa      	ldr	r2, [r7, #12]
 8002f16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685a      	ldr	r2, [r3, #4]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	697a      	ldr	r2, [r7, #20]
 8002f24:	621a      	str	r2, [r3, #32]
}
 8002f26:	bf00      	nop
 8002f28:	371c      	adds	r7, #28
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	40010000 	.word	0x40010000

08002f38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b087      	sub	sp, #28
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a1b      	ldr	r3, [r3, #32]
 8002f46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	69db      	ldr	r3, [r3, #28]
 8002f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f023 0303 	bic.w	r3, r3, #3
 8002f6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	68fa      	ldr	r2, [r7, #12]
 8002f76:	4313      	orrs	r3, r2
 8002f78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002f80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	021b      	lsls	r3, r3, #8
 8002f88:	697a      	ldr	r2, [r7, #20]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a1d      	ldr	r2, [pc, #116]	@ (8003008 <TIM_OC3_SetConfig+0xd0>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d10d      	bne.n	8002fb2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002f9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	021b      	lsls	r3, r3, #8
 8002fa4:	697a      	ldr	r2, [r7, #20]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002fb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a14      	ldr	r2, [pc, #80]	@ (8003008 <TIM_OC3_SetConfig+0xd0>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d113      	bne.n	8002fe2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002fc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002fc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	695b      	ldr	r3, [r3, #20]
 8002fce:	011b      	lsls	r3, r3, #4
 8002fd0:	693a      	ldr	r2, [r7, #16]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	699b      	ldr	r3, [r3, #24]
 8002fda:	011b      	lsls	r3, r3, #4
 8002fdc:	693a      	ldr	r2, [r7, #16]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	693a      	ldr	r2, [r7, #16]
 8002fe6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	68fa      	ldr	r2, [r7, #12]
 8002fec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685a      	ldr	r2, [r3, #4]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	697a      	ldr	r2, [r7, #20]
 8002ffa:	621a      	str	r2, [r3, #32]
}
 8002ffc:	bf00      	nop
 8002ffe:	371c      	adds	r7, #28
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr
 8003008:	40010000 	.word	0x40010000

0800300c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800300c:	b480      	push	{r7}
 800300e:	b087      	sub	sp, #28
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a1b      	ldr	r3, [r3, #32]
 800301a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6a1b      	ldr	r3, [r3, #32]
 8003020:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800303a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003042:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	021b      	lsls	r3, r3, #8
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	4313      	orrs	r3, r2
 800304e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003056:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	031b      	lsls	r3, r3, #12
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	4313      	orrs	r3, r2
 8003062:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a10      	ldr	r2, [pc, #64]	@ (80030a8 <TIM_OC4_SetConfig+0x9c>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d109      	bne.n	8003080 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003072:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	695b      	ldr	r3, [r3, #20]
 8003078:	019b      	lsls	r3, r3, #6
 800307a:	697a      	ldr	r2, [r7, #20]
 800307c:	4313      	orrs	r3, r2
 800307e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	697a      	ldr	r2, [r7, #20]
 8003084:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	68fa      	ldr	r2, [r7, #12]
 800308a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685a      	ldr	r2, [r3, #4]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	693a      	ldr	r2, [r7, #16]
 8003098:	621a      	str	r2, [r3, #32]
}
 800309a:	bf00      	nop
 800309c:	371c      	adds	r7, #28
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	40010000 	.word	0x40010000

080030ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b085      	sub	sp, #20
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d101      	bne.n	80030c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80030c0:	2302      	movs	r3, #2
 80030c2:	e050      	b.n	8003166 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2202      	movs	r2, #2
 80030d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68fa      	ldr	r2, [r7, #12]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a1c      	ldr	r2, [pc, #112]	@ (8003174 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d018      	beq.n	800313a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003110:	d013      	beq.n	800313a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a18      	ldr	r2, [pc, #96]	@ (8003178 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d00e      	beq.n	800313a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a16      	ldr	r2, [pc, #88]	@ (800317c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d009      	beq.n	800313a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a15      	ldr	r2, [pc, #84]	@ (8003180 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d004      	beq.n	800313a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a13      	ldr	r2, [pc, #76]	@ (8003184 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d10c      	bne.n	8003154 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003140:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	68ba      	ldr	r2, [r7, #8]
 8003148:	4313      	orrs	r3, r2
 800314a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68ba      	ldr	r2, [r7, #8]
 8003152:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3714      	adds	r7, #20
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	40010000 	.word	0x40010000
 8003178:	40000400 	.word	0x40000400
 800317c:	40000800 	.word	0x40000800
 8003180:	40000c00 	.word	0x40000c00
 8003184:	40014000 	.word	0x40014000

08003188 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003192:	2300      	movs	r3, #0
 8003194:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800319c:	2b01      	cmp	r3, #1
 800319e:	d101      	bne.n	80031a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80031a0:	2302      	movs	r3, #2
 80031a2:	e03d      	b.n	8003220 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	691b      	ldr	r3, [r3, #16]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	695b      	ldr	r3, [r3, #20]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	4313      	orrs	r3, r2
 800320c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68fa      	ldr	r2, [r7, #12]
 8003214:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	3714      	adds	r7, #20
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr

0800322c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003234:	bf00      	nop
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr

08003240 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003248:	bf00      	nop
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr

08003254 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e042      	b.n	80032ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800326c:	b2db      	uxtb	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d106      	bne.n	8003280 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f7fd fd62 	bl	8000d44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2224      	movs	r2, #36	@ 0x24
 8003284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68da      	ldr	r2, [r3, #12]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003296:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f000 f9ad 	bl	80035f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	691a      	ldr	r2, [r3, #16]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80032ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	695a      	ldr	r2, [r3, #20]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80032bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68da      	ldr	r2, [r3, #12]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80032cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2220      	movs	r2, #32
 80032d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2220      	movs	r2, #32
 80032e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3708      	adds	r7, #8
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}

080032f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b08a      	sub	sp, #40	@ 0x28
 80032f8:	af02      	add	r7, sp, #8
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	60b9      	str	r1, [r7, #8]
 80032fe:	603b      	str	r3, [r7, #0]
 8003300:	4613      	mov	r3, r2
 8003302:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003304:	2300      	movs	r3, #0
 8003306:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800330e:	b2db      	uxtb	r3, r3
 8003310:	2b20      	cmp	r3, #32
 8003312:	d175      	bne.n	8003400 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d002      	beq.n	8003320 <HAL_UART_Transmit+0x2c>
 800331a:	88fb      	ldrh	r3, [r7, #6]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d101      	bne.n	8003324 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e06e      	b.n	8003402 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2200      	movs	r2, #0
 8003328:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2221      	movs	r2, #33	@ 0x21
 800332e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003332:	f7fd fe89 	bl	8001048 <HAL_GetTick>
 8003336:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	88fa      	ldrh	r2, [r7, #6]
 800333c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	88fa      	ldrh	r2, [r7, #6]
 8003342:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800334c:	d108      	bne.n	8003360 <HAL_UART_Transmit+0x6c>
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d104      	bne.n	8003360 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003356:	2300      	movs	r3, #0
 8003358:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	61bb      	str	r3, [r7, #24]
 800335e:	e003      	b.n	8003368 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003364:	2300      	movs	r3, #0
 8003366:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003368:	e02e      	b.n	80033c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	9300      	str	r3, [sp, #0]
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	2200      	movs	r2, #0
 8003372:	2180      	movs	r1, #128	@ 0x80
 8003374:	68f8      	ldr	r0, [r7, #12]
 8003376:	f000 f848 	bl	800340a <UART_WaitOnFlagUntilTimeout>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d005      	beq.n	800338c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2220      	movs	r2, #32
 8003384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003388:	2303      	movs	r3, #3
 800338a:	e03a      	b.n	8003402 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d10b      	bne.n	80033aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003392:	69bb      	ldr	r3, [r7, #24]
 8003394:	881b      	ldrh	r3, [r3, #0]
 8003396:	461a      	mov	r2, r3
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	3302      	adds	r3, #2
 80033a6:	61bb      	str	r3, [r7, #24]
 80033a8:	e007      	b.n	80033ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	781a      	ldrb	r2, [r3, #0]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	3301      	adds	r3, #1
 80033b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80033be:	b29b      	uxth	r3, r3
 80033c0:	3b01      	subs	r3, #1
 80033c2:	b29a      	uxth	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1cb      	bne.n	800336a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	9300      	str	r3, [sp, #0]
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	2200      	movs	r2, #0
 80033da:	2140      	movs	r1, #64	@ 0x40
 80033dc:	68f8      	ldr	r0, [r7, #12]
 80033de:	f000 f814 	bl	800340a <UART_WaitOnFlagUntilTimeout>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d005      	beq.n	80033f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2220      	movs	r2, #32
 80033ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	e006      	b.n	8003402 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2220      	movs	r2, #32
 80033f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80033fc:	2300      	movs	r3, #0
 80033fe:	e000      	b.n	8003402 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003400:	2302      	movs	r3, #2
  }
}
 8003402:	4618      	mov	r0, r3
 8003404:	3720      	adds	r7, #32
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}

0800340a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800340a:	b580      	push	{r7, lr}
 800340c:	b086      	sub	sp, #24
 800340e:	af00      	add	r7, sp, #0
 8003410:	60f8      	str	r0, [r7, #12]
 8003412:	60b9      	str	r1, [r7, #8]
 8003414:	603b      	str	r3, [r7, #0]
 8003416:	4613      	mov	r3, r2
 8003418:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800341a:	e03b      	b.n	8003494 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800341c:	6a3b      	ldr	r3, [r7, #32]
 800341e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003422:	d037      	beq.n	8003494 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003424:	f7fd fe10 	bl	8001048 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	6a3a      	ldr	r2, [r7, #32]
 8003430:	429a      	cmp	r2, r3
 8003432:	d302      	bcc.n	800343a <UART_WaitOnFlagUntilTimeout+0x30>
 8003434:	6a3b      	ldr	r3, [r7, #32]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e03a      	b.n	80034b4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	f003 0304 	and.w	r3, r3, #4
 8003448:	2b00      	cmp	r3, #0
 800344a:	d023      	beq.n	8003494 <UART_WaitOnFlagUntilTimeout+0x8a>
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	2b80      	cmp	r3, #128	@ 0x80
 8003450:	d020      	beq.n	8003494 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	2b40      	cmp	r3, #64	@ 0x40
 8003456:	d01d      	beq.n	8003494 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0308 	and.w	r3, r3, #8
 8003462:	2b08      	cmp	r3, #8
 8003464:	d116      	bne.n	8003494 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003466:	2300      	movs	r3, #0
 8003468:	617b      	str	r3, [r7, #20]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	617b      	str	r3, [r7, #20]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	617b      	str	r3, [r7, #20]
 800347a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800347c:	68f8      	ldr	r0, [r7, #12]
 800347e:	f000 f857 	bl	8003530 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2208      	movs	r2, #8
 8003486:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e00f      	b.n	80034b4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	4013      	ands	r3, r2
 800349e:	68ba      	ldr	r2, [r7, #8]
 80034a0:	429a      	cmp	r2, r3
 80034a2:	bf0c      	ite	eq
 80034a4:	2301      	moveq	r3, #1
 80034a6:	2300      	movne	r3, #0
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	461a      	mov	r2, r3
 80034ac:	79fb      	ldrb	r3, [r7, #7]
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d0b4      	beq.n	800341c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034b2:	2300      	movs	r3, #0
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3718      	adds	r7, #24
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}

080034bc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034bc:	b480      	push	{r7}
 80034be:	b085      	sub	sp, #20
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	60b9      	str	r1, [r7, #8]
 80034c6:	4613      	mov	r3, r2
 80034c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	68ba      	ldr	r2, [r7, #8]
 80034ce:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	88fa      	ldrh	r2, [r7, #6]
 80034d4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	88fa      	ldrh	r2, [r7, #6]
 80034da:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2222      	movs	r2, #34	@ 0x22
 80034e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d007      	beq.n	8003502 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	68da      	ldr	r2, [r3, #12]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003500:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	695a      	ldr	r2, [r3, #20]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f042 0201 	orr.w	r2, r2, #1
 8003510:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68da      	ldr	r2, [r3, #12]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f042 0220 	orr.w	r2, r2, #32
 8003520:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003522:	2300      	movs	r3, #0
}
 8003524:	4618      	mov	r0, r3
 8003526:	3714      	adds	r7, #20
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003530:	b480      	push	{r7}
 8003532:	b095      	sub	sp, #84	@ 0x54
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	330c      	adds	r3, #12
 800353e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003540:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003542:	e853 3f00 	ldrex	r3, [r3]
 8003546:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800354a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800354e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	330c      	adds	r3, #12
 8003556:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003558:	643a      	str	r2, [r7, #64]	@ 0x40
 800355a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800355c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800355e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003560:	e841 2300 	strex	r3, r2, [r1]
 8003564:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003568:	2b00      	cmp	r3, #0
 800356a:	d1e5      	bne.n	8003538 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	3314      	adds	r3, #20
 8003572:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003574:	6a3b      	ldr	r3, [r7, #32]
 8003576:	e853 3f00 	ldrex	r3, [r3]
 800357a:	61fb      	str	r3, [r7, #28]
   return(result);
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	f023 0301 	bic.w	r3, r3, #1
 8003582:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	3314      	adds	r3, #20
 800358a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800358c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800358e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003590:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003592:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003594:	e841 2300 	strex	r3, r2, [r1]
 8003598:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800359a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800359c:	2b00      	cmp	r3, #0
 800359e:	d1e5      	bne.n	800356c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d119      	bne.n	80035dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	330c      	adds	r3, #12
 80035ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	e853 3f00 	ldrex	r3, [r3]
 80035b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	f023 0310 	bic.w	r3, r3, #16
 80035be:	647b      	str	r3, [r7, #68]	@ 0x44
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	330c      	adds	r3, #12
 80035c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80035c8:	61ba      	str	r2, [r7, #24]
 80035ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035cc:	6979      	ldr	r1, [r7, #20]
 80035ce:	69ba      	ldr	r2, [r7, #24]
 80035d0:	e841 2300 	strex	r3, r2, [r1]
 80035d4:	613b      	str	r3, [r7, #16]
   return(result);
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1e5      	bne.n	80035a8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2220      	movs	r2, #32
 80035e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80035ea:	bf00      	nop
 80035ec:	3754      	adds	r7, #84	@ 0x54
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr
	...

080035f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035fc:	b0c0      	sub	sp, #256	@ 0x100
 80035fe:	af00      	add	r7, sp, #0
 8003600:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003614:	68d9      	ldr	r1, [r3, #12]
 8003616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	ea40 0301 	orr.w	r3, r0, r1
 8003620:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	431a      	orrs	r2, r3
 8003630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	431a      	orrs	r2, r3
 8003638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800363c:	69db      	ldr	r3, [r3, #28]
 800363e:	4313      	orrs	r3, r2
 8003640:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68db      	ldr	r3, [r3, #12]
 800364c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003650:	f021 010c 	bic.w	r1, r1, #12
 8003654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800365e:	430b      	orrs	r3, r1
 8003660:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800366e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003672:	6999      	ldr	r1, [r3, #24]
 8003674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	ea40 0301 	orr.w	r3, r0, r1
 800367e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	4b8f      	ldr	r3, [pc, #572]	@ (80038c4 <UART_SetConfig+0x2cc>)
 8003688:	429a      	cmp	r2, r3
 800368a:	d005      	beq.n	8003698 <UART_SetConfig+0xa0>
 800368c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	4b8d      	ldr	r3, [pc, #564]	@ (80038c8 <UART_SetConfig+0x2d0>)
 8003694:	429a      	cmp	r2, r3
 8003696:	d104      	bne.n	80036a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003698:	f7fe ff42 	bl	8002520 <HAL_RCC_GetPCLK2Freq>
 800369c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80036a0:	e003      	b.n	80036aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80036a2:	f7fe ff29 	bl	80024f8 <HAL_RCC_GetPCLK1Freq>
 80036a6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ae:	69db      	ldr	r3, [r3, #28]
 80036b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036b4:	f040 810c 	bne.w	80038d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80036b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036bc:	2200      	movs	r2, #0
 80036be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80036c2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80036c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80036ca:	4622      	mov	r2, r4
 80036cc:	462b      	mov	r3, r5
 80036ce:	1891      	adds	r1, r2, r2
 80036d0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80036d2:	415b      	adcs	r3, r3
 80036d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80036d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80036da:	4621      	mov	r1, r4
 80036dc:	eb12 0801 	adds.w	r8, r2, r1
 80036e0:	4629      	mov	r1, r5
 80036e2:	eb43 0901 	adc.w	r9, r3, r1
 80036e6:	f04f 0200 	mov.w	r2, #0
 80036ea:	f04f 0300 	mov.w	r3, #0
 80036ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036fa:	4690      	mov	r8, r2
 80036fc:	4699      	mov	r9, r3
 80036fe:	4623      	mov	r3, r4
 8003700:	eb18 0303 	adds.w	r3, r8, r3
 8003704:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003708:	462b      	mov	r3, r5
 800370a:	eb49 0303 	adc.w	r3, r9, r3
 800370e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800371e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003722:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003726:	460b      	mov	r3, r1
 8003728:	18db      	adds	r3, r3, r3
 800372a:	653b      	str	r3, [r7, #80]	@ 0x50
 800372c:	4613      	mov	r3, r2
 800372e:	eb42 0303 	adc.w	r3, r2, r3
 8003732:	657b      	str	r3, [r7, #84]	@ 0x54
 8003734:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003738:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800373c:	f7fc fda8 	bl	8000290 <__aeabi_uldivmod>
 8003740:	4602      	mov	r2, r0
 8003742:	460b      	mov	r3, r1
 8003744:	4b61      	ldr	r3, [pc, #388]	@ (80038cc <UART_SetConfig+0x2d4>)
 8003746:	fba3 2302 	umull	r2, r3, r3, r2
 800374a:	095b      	lsrs	r3, r3, #5
 800374c:	011c      	lsls	r4, r3, #4
 800374e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003752:	2200      	movs	r2, #0
 8003754:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003758:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800375c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003760:	4642      	mov	r2, r8
 8003762:	464b      	mov	r3, r9
 8003764:	1891      	adds	r1, r2, r2
 8003766:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003768:	415b      	adcs	r3, r3
 800376a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800376c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003770:	4641      	mov	r1, r8
 8003772:	eb12 0a01 	adds.w	sl, r2, r1
 8003776:	4649      	mov	r1, r9
 8003778:	eb43 0b01 	adc.w	fp, r3, r1
 800377c:	f04f 0200 	mov.w	r2, #0
 8003780:	f04f 0300 	mov.w	r3, #0
 8003784:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003788:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800378c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003790:	4692      	mov	sl, r2
 8003792:	469b      	mov	fp, r3
 8003794:	4643      	mov	r3, r8
 8003796:	eb1a 0303 	adds.w	r3, sl, r3
 800379a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800379e:	464b      	mov	r3, r9
 80037a0:	eb4b 0303 	adc.w	r3, fp, r3
 80037a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80037a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80037b4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80037b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80037bc:	460b      	mov	r3, r1
 80037be:	18db      	adds	r3, r3, r3
 80037c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80037c2:	4613      	mov	r3, r2
 80037c4:	eb42 0303 	adc.w	r3, r2, r3
 80037c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80037ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80037ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80037d2:	f7fc fd5d 	bl	8000290 <__aeabi_uldivmod>
 80037d6:	4602      	mov	r2, r0
 80037d8:	460b      	mov	r3, r1
 80037da:	4611      	mov	r1, r2
 80037dc:	4b3b      	ldr	r3, [pc, #236]	@ (80038cc <UART_SetConfig+0x2d4>)
 80037de:	fba3 2301 	umull	r2, r3, r3, r1
 80037e2:	095b      	lsrs	r3, r3, #5
 80037e4:	2264      	movs	r2, #100	@ 0x64
 80037e6:	fb02 f303 	mul.w	r3, r2, r3
 80037ea:	1acb      	subs	r3, r1, r3
 80037ec:	00db      	lsls	r3, r3, #3
 80037ee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80037f2:	4b36      	ldr	r3, [pc, #216]	@ (80038cc <UART_SetConfig+0x2d4>)
 80037f4:	fba3 2302 	umull	r2, r3, r3, r2
 80037f8:	095b      	lsrs	r3, r3, #5
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003800:	441c      	add	r4, r3
 8003802:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003806:	2200      	movs	r2, #0
 8003808:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800380c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003810:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003814:	4642      	mov	r2, r8
 8003816:	464b      	mov	r3, r9
 8003818:	1891      	adds	r1, r2, r2
 800381a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800381c:	415b      	adcs	r3, r3
 800381e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003820:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003824:	4641      	mov	r1, r8
 8003826:	1851      	adds	r1, r2, r1
 8003828:	6339      	str	r1, [r7, #48]	@ 0x30
 800382a:	4649      	mov	r1, r9
 800382c:	414b      	adcs	r3, r1
 800382e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003830:	f04f 0200 	mov.w	r2, #0
 8003834:	f04f 0300 	mov.w	r3, #0
 8003838:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800383c:	4659      	mov	r1, fp
 800383e:	00cb      	lsls	r3, r1, #3
 8003840:	4651      	mov	r1, sl
 8003842:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003846:	4651      	mov	r1, sl
 8003848:	00ca      	lsls	r2, r1, #3
 800384a:	4610      	mov	r0, r2
 800384c:	4619      	mov	r1, r3
 800384e:	4603      	mov	r3, r0
 8003850:	4642      	mov	r2, r8
 8003852:	189b      	adds	r3, r3, r2
 8003854:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003858:	464b      	mov	r3, r9
 800385a:	460a      	mov	r2, r1
 800385c:	eb42 0303 	adc.w	r3, r2, r3
 8003860:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003870:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003874:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003878:	460b      	mov	r3, r1
 800387a:	18db      	adds	r3, r3, r3
 800387c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800387e:	4613      	mov	r3, r2
 8003880:	eb42 0303 	adc.w	r3, r2, r3
 8003884:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003886:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800388a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800388e:	f7fc fcff 	bl	8000290 <__aeabi_uldivmod>
 8003892:	4602      	mov	r2, r0
 8003894:	460b      	mov	r3, r1
 8003896:	4b0d      	ldr	r3, [pc, #52]	@ (80038cc <UART_SetConfig+0x2d4>)
 8003898:	fba3 1302 	umull	r1, r3, r3, r2
 800389c:	095b      	lsrs	r3, r3, #5
 800389e:	2164      	movs	r1, #100	@ 0x64
 80038a0:	fb01 f303 	mul.w	r3, r1, r3
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	00db      	lsls	r3, r3, #3
 80038a8:	3332      	adds	r3, #50	@ 0x32
 80038aa:	4a08      	ldr	r2, [pc, #32]	@ (80038cc <UART_SetConfig+0x2d4>)
 80038ac:	fba2 2303 	umull	r2, r3, r2, r3
 80038b0:	095b      	lsrs	r3, r3, #5
 80038b2:	f003 0207 	and.w	r2, r3, #7
 80038b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4422      	add	r2, r4
 80038be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80038c0:	e106      	b.n	8003ad0 <UART_SetConfig+0x4d8>
 80038c2:	bf00      	nop
 80038c4:	40011000 	.word	0x40011000
 80038c8:	40011400 	.word	0x40011400
 80038cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80038d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038d4:	2200      	movs	r2, #0
 80038d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80038da:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80038de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80038e2:	4642      	mov	r2, r8
 80038e4:	464b      	mov	r3, r9
 80038e6:	1891      	adds	r1, r2, r2
 80038e8:	6239      	str	r1, [r7, #32]
 80038ea:	415b      	adcs	r3, r3
 80038ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80038ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80038f2:	4641      	mov	r1, r8
 80038f4:	1854      	adds	r4, r2, r1
 80038f6:	4649      	mov	r1, r9
 80038f8:	eb43 0501 	adc.w	r5, r3, r1
 80038fc:	f04f 0200 	mov.w	r2, #0
 8003900:	f04f 0300 	mov.w	r3, #0
 8003904:	00eb      	lsls	r3, r5, #3
 8003906:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800390a:	00e2      	lsls	r2, r4, #3
 800390c:	4614      	mov	r4, r2
 800390e:	461d      	mov	r5, r3
 8003910:	4643      	mov	r3, r8
 8003912:	18e3      	adds	r3, r4, r3
 8003914:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003918:	464b      	mov	r3, r9
 800391a:	eb45 0303 	adc.w	r3, r5, r3
 800391e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800392e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003932:	f04f 0200 	mov.w	r2, #0
 8003936:	f04f 0300 	mov.w	r3, #0
 800393a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800393e:	4629      	mov	r1, r5
 8003940:	008b      	lsls	r3, r1, #2
 8003942:	4621      	mov	r1, r4
 8003944:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003948:	4621      	mov	r1, r4
 800394a:	008a      	lsls	r2, r1, #2
 800394c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003950:	f7fc fc9e 	bl	8000290 <__aeabi_uldivmod>
 8003954:	4602      	mov	r2, r0
 8003956:	460b      	mov	r3, r1
 8003958:	4b60      	ldr	r3, [pc, #384]	@ (8003adc <UART_SetConfig+0x4e4>)
 800395a:	fba3 2302 	umull	r2, r3, r3, r2
 800395e:	095b      	lsrs	r3, r3, #5
 8003960:	011c      	lsls	r4, r3, #4
 8003962:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003966:	2200      	movs	r2, #0
 8003968:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800396c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003970:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003974:	4642      	mov	r2, r8
 8003976:	464b      	mov	r3, r9
 8003978:	1891      	adds	r1, r2, r2
 800397a:	61b9      	str	r1, [r7, #24]
 800397c:	415b      	adcs	r3, r3
 800397e:	61fb      	str	r3, [r7, #28]
 8003980:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003984:	4641      	mov	r1, r8
 8003986:	1851      	adds	r1, r2, r1
 8003988:	6139      	str	r1, [r7, #16]
 800398a:	4649      	mov	r1, r9
 800398c:	414b      	adcs	r3, r1
 800398e:	617b      	str	r3, [r7, #20]
 8003990:	f04f 0200 	mov.w	r2, #0
 8003994:	f04f 0300 	mov.w	r3, #0
 8003998:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800399c:	4659      	mov	r1, fp
 800399e:	00cb      	lsls	r3, r1, #3
 80039a0:	4651      	mov	r1, sl
 80039a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039a6:	4651      	mov	r1, sl
 80039a8:	00ca      	lsls	r2, r1, #3
 80039aa:	4610      	mov	r0, r2
 80039ac:	4619      	mov	r1, r3
 80039ae:	4603      	mov	r3, r0
 80039b0:	4642      	mov	r2, r8
 80039b2:	189b      	adds	r3, r3, r2
 80039b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039b8:	464b      	mov	r3, r9
 80039ba:	460a      	mov	r2, r1
 80039bc:	eb42 0303 	adc.w	r3, r2, r3
 80039c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80039c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80039ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80039d0:	f04f 0200 	mov.w	r2, #0
 80039d4:	f04f 0300 	mov.w	r3, #0
 80039d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80039dc:	4649      	mov	r1, r9
 80039de:	008b      	lsls	r3, r1, #2
 80039e0:	4641      	mov	r1, r8
 80039e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039e6:	4641      	mov	r1, r8
 80039e8:	008a      	lsls	r2, r1, #2
 80039ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80039ee:	f7fc fc4f 	bl	8000290 <__aeabi_uldivmod>
 80039f2:	4602      	mov	r2, r0
 80039f4:	460b      	mov	r3, r1
 80039f6:	4611      	mov	r1, r2
 80039f8:	4b38      	ldr	r3, [pc, #224]	@ (8003adc <UART_SetConfig+0x4e4>)
 80039fa:	fba3 2301 	umull	r2, r3, r3, r1
 80039fe:	095b      	lsrs	r3, r3, #5
 8003a00:	2264      	movs	r2, #100	@ 0x64
 8003a02:	fb02 f303 	mul.w	r3, r2, r3
 8003a06:	1acb      	subs	r3, r1, r3
 8003a08:	011b      	lsls	r3, r3, #4
 8003a0a:	3332      	adds	r3, #50	@ 0x32
 8003a0c:	4a33      	ldr	r2, [pc, #204]	@ (8003adc <UART_SetConfig+0x4e4>)
 8003a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a12:	095b      	lsrs	r3, r3, #5
 8003a14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a18:	441c      	add	r4, r3
 8003a1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a1e:	2200      	movs	r2, #0
 8003a20:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a22:	677a      	str	r2, [r7, #116]	@ 0x74
 8003a24:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003a28:	4642      	mov	r2, r8
 8003a2a:	464b      	mov	r3, r9
 8003a2c:	1891      	adds	r1, r2, r2
 8003a2e:	60b9      	str	r1, [r7, #8]
 8003a30:	415b      	adcs	r3, r3
 8003a32:	60fb      	str	r3, [r7, #12]
 8003a34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a38:	4641      	mov	r1, r8
 8003a3a:	1851      	adds	r1, r2, r1
 8003a3c:	6039      	str	r1, [r7, #0]
 8003a3e:	4649      	mov	r1, r9
 8003a40:	414b      	adcs	r3, r1
 8003a42:	607b      	str	r3, [r7, #4]
 8003a44:	f04f 0200 	mov.w	r2, #0
 8003a48:	f04f 0300 	mov.w	r3, #0
 8003a4c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003a50:	4659      	mov	r1, fp
 8003a52:	00cb      	lsls	r3, r1, #3
 8003a54:	4651      	mov	r1, sl
 8003a56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a5a:	4651      	mov	r1, sl
 8003a5c:	00ca      	lsls	r2, r1, #3
 8003a5e:	4610      	mov	r0, r2
 8003a60:	4619      	mov	r1, r3
 8003a62:	4603      	mov	r3, r0
 8003a64:	4642      	mov	r2, r8
 8003a66:	189b      	adds	r3, r3, r2
 8003a68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a6a:	464b      	mov	r3, r9
 8003a6c:	460a      	mov	r2, r1
 8003a6e:	eb42 0303 	adc.w	r3, r2, r3
 8003a72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a7e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003a80:	f04f 0200 	mov.w	r2, #0
 8003a84:	f04f 0300 	mov.w	r3, #0
 8003a88:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003a8c:	4649      	mov	r1, r9
 8003a8e:	008b      	lsls	r3, r1, #2
 8003a90:	4641      	mov	r1, r8
 8003a92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a96:	4641      	mov	r1, r8
 8003a98:	008a      	lsls	r2, r1, #2
 8003a9a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003a9e:	f7fc fbf7 	bl	8000290 <__aeabi_uldivmod>
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	460b      	mov	r3, r1
 8003aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8003adc <UART_SetConfig+0x4e4>)
 8003aa8:	fba3 1302 	umull	r1, r3, r3, r2
 8003aac:	095b      	lsrs	r3, r3, #5
 8003aae:	2164      	movs	r1, #100	@ 0x64
 8003ab0:	fb01 f303 	mul.w	r3, r1, r3
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	011b      	lsls	r3, r3, #4
 8003ab8:	3332      	adds	r3, #50	@ 0x32
 8003aba:	4a08      	ldr	r2, [pc, #32]	@ (8003adc <UART_SetConfig+0x4e4>)
 8003abc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac0:	095b      	lsrs	r3, r3, #5
 8003ac2:	f003 020f 	and.w	r2, r3, #15
 8003ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4422      	add	r2, r4
 8003ace:	609a      	str	r2, [r3, #8]
}
 8003ad0:	bf00      	nop
 8003ad2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003adc:	51eb851f 	.word	0x51eb851f

08003ae0 <__NVIC_SetPriority>:
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	6039      	str	r1, [r7, #0]
 8003aea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	db0a      	blt.n	8003b0a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	b2da      	uxtb	r2, r3
 8003af8:	490c      	ldr	r1, [pc, #48]	@ (8003b2c <__NVIC_SetPriority+0x4c>)
 8003afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003afe:	0112      	lsls	r2, r2, #4
 8003b00:	b2d2      	uxtb	r2, r2
 8003b02:	440b      	add	r3, r1
 8003b04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003b08:	e00a      	b.n	8003b20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	b2da      	uxtb	r2, r3
 8003b0e:	4908      	ldr	r1, [pc, #32]	@ (8003b30 <__NVIC_SetPriority+0x50>)
 8003b10:	79fb      	ldrb	r3, [r7, #7]
 8003b12:	f003 030f 	and.w	r3, r3, #15
 8003b16:	3b04      	subs	r3, #4
 8003b18:	0112      	lsls	r2, r2, #4
 8003b1a:	b2d2      	uxtb	r2, r2
 8003b1c:	440b      	add	r3, r1
 8003b1e:	761a      	strb	r2, [r3, #24]
}
 8003b20:	bf00      	nop
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr
 8003b2c:	e000e100 	.word	0xe000e100
 8003b30:	e000ed00 	.word	0xe000ed00

08003b34 <drv_cpu_interrupt_prio_set>:
//	HAL_IWDG_Refresh(wdg_handle.handle);
//}


void  drv_cpu_interrupt_prio_set(void)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
	/* Service Call interrupt might be configured before kernel start     */
	/* and when its priority is lower or equal to BASEPRI, svc intruction */
	/* causes a Hard Fault.                                               */
	NVIC_SetPriority (SVCall_IRQn, 0U);
 8003b38:	2100      	movs	r1, #0
 8003b3a:	f06f 0004 	mvn.w	r0, #4
 8003b3e:	f7ff ffcf 	bl	8003ae0 <__NVIC_SetPriority>
#endif
}
 8003b42:	bf00      	nop
 8003b44:	bd80      	pop	{r7, pc}

08003b46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b46:	b480      	push	{r7}
 8003b48:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003b4a:	b672      	cpsid	i
}
 8003b4c:	bf00      	nop
	//drv_serial_transmit(SERIAL_DEBUG_COMM, (uint8_t*)"[ FLT ] Hardware fault!\n\r",25);
#else
#warning "Error handler print disabled! As no serial_com_bus selected!!"
#endif
	__disable_irq();
  while (1)
 8003b4e:	bf00      	nop
 8003b50:	e7fd      	b.n	8003b4e <HardFault_Handler+0x8>

08003b52 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b52:	b480      	push	{r7}
 8003b54:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003b56:	b672      	cpsid	i
}
 8003b58:	bf00      	nop
	//drv_serial_transmit(SERIAL_DEBUG_COMM, (uint8_t*)"[ FLT ] Memory mgmt!\n\r",21);
#else
#warning "Error handler print disabled! As no serial_com_bus selected!!"
#endif
	__disable_irq();
  while (1)
 8003b5a:	bf00      	nop
 8003b5c:	e7fd      	b.n	8003b5a <MemManage_Handler+0x8>

08003b5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b5e:	b480      	push	{r7}
 8003b60:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003b62:	b672      	cpsid	i
}
 8003b64:	bf00      	nop
	//drv_serial_transmit(SERIAL_DEBUG_COMM, (uint8_t*)"[ FLT ] Bus fault!\n\r",19);
#else
#warning "Error handler print disabled! As no serial_com_bus selected!!"
#endif
	__disable_irq();
  while (1)
 8003b66:	bf00      	nop
 8003b68:	e7fd      	b.n	8003b66 <BusFault_Handler+0x8>

08003b6a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b6a:	b480      	push	{r7}
 8003b6c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003b6e:	b672      	cpsid	i
}
 8003b70:	bf00      	nop
	//drv_serial_transmit(SERIAL_DEBUG_COMM, (uint8_t*)"[ FLT ] illegal instruction!\n\r",27);
#else
#warning "Error handler print disabled! As no serial_com_bus selected!!"
#endif
	__disable_irq();
  while (1)
 8003b72:	bf00      	nop
 8003b74:	e7fd      	b.n	8003b72 <UsageFault_Handler+0x8>
	...

08003b78 <drv_timer_update_handle>:
 *
 *
 *
 * *****************************************************/
void	drv_timer_update_handle(__TYPE_HW_TIMER_HANDLE_TYPE * handle, uint8_t dev_id)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	460b      	mov	r3, r1
 8003b82:	70fb      	strb	r3, [r7, #3]
	if( (handle != NULL) && (dev_id < NO_OF_TIMER) )
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d009      	beq.n	8003b9e <drv_timer_update_handle+0x26>
 8003b8a:	78fb      	ldrb	r3, [r7, #3]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d106      	bne.n	8003b9e <drv_timer_update_handle+0x26>
	{
		timer_handle_ref->handle_hw_timer[dev_id] = handle;
 8003b90:	4b06      	ldr	r3, [pc, #24]	@ (8003bac <drv_timer_update_handle+0x34>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	78fa      	ldrb	r2, [r7, #3]
 8003b96:	3206      	adds	r2, #6
 8003b98:	6879      	ldr	r1, [r7, #4]
 8003b9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8003b9e:	bf00      	nop
 8003ba0:	370c      	adds	r7, #12
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr
 8003baa:	bf00      	nop
 8003bac:	2000025c 	.word	0x2000025c

08003bb0 <drv_time_get_ticks>:
 *
 *
 *
 * *****************************************************/
uint32_t drv_time_get_ticks(void)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8003bb4:	f7fd fa48 	bl	8001048 <HAL_GetTick>
 8003bb8:	4603      	mov	r3, r0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	bd80      	pop	{r7, pc}
	...

08003bc0 <drv_serial_update_handle>:
 *
 *
 *
 * *****************************************************/
void	drv_serial_update_handle(__TYPE_HW_UART_HANDLE_TYPE * handle, uint8_t dev_id)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	460b      	mov	r3, r1
 8003bca:	70fb      	strb	r3, [r7, #3]
	if( (handle != NULL) && (dev_id < NO_OF_UART) )
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d008      	beq.n	8003be4 <drv_serial_update_handle+0x24>
 8003bd2:	78fb      	ldrb	r3, [r7, #3]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d105      	bne.n	8003be4 <drv_serial_update_handle+0x24>
	{
		uart_handle_ref.handle_hw_uart[dev_id] = handle;
 8003bd8:	78fb      	ldrb	r3, [r7, #3]
 8003bda:	4a05      	ldr	r2, [pc, #20]	@ (8003bf0 <drv_serial_update_handle+0x30>)
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	4413      	add	r3, r2
 8003be0:	687a      	ldr	r2, [r7, #4]
 8003be2:	605a      	str	r2, [r3, #4]
	}
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr
 8003bf0:	20000260 	.word	0x20000260

08003bf4 <drv_serial_init>:
 *
 *
 *
 * *****************************************************/
status_type	drv_serial_init(uint8_t dev_id)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	71fb      	strb	r3, [r7, #7]
	status_type drv_staus = ERROR_NONE;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	60fb      	str	r3, [r7, #12]

	/* Check if the handles are NULL or not */
	if((uart_handle_ref.handle_hw_uart[dev_id] != NULL) && (dev_id < NO_OF_UART) )
 8003c02:	79fb      	ldrb	r3, [r7, #7]
 8003c04:	4a10      	ldr	r2, [pc, #64]	@ (8003c48 <drv_serial_init+0x54>)
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	4413      	add	r3, r2
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d012      	beq.n	8003c36 <drv_serial_init+0x42>
 8003c10:	79fb      	ldrb	r3, [r7, #7]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d10f      	bne.n	8003c36 <drv_serial_init+0x42>
	{
		/*Start the communication */
		drv_staus |= UART_Start_Receive_IT(uart_handle_ref.handle_hw_uart[dev_id], &temp_rx_char_buff, 1);
 8003c16:	79fb      	ldrb	r3, [r7, #7]
 8003c18:	4a0b      	ldr	r2, [pc, #44]	@ (8003c48 <drv_serial_init+0x54>)
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	4413      	add	r3, r2
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	2201      	movs	r2, #1
 8003c22:	490a      	ldr	r1, [pc, #40]	@ (8003c4c <drv_serial_init+0x58>)
 8003c24:	4618      	mov	r0, r3
 8003c26:	f7ff fc49 	bl	80034bc <UART_Start_Receive_IT>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	60fb      	str	r3, [r7, #12]
 8003c34:	e003      	b.n	8003c3e <drv_serial_init+0x4a>
	}
	else
	{
		drv_staus |= ERROR_OP;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f043 0301 	orr.w	r3, r3, #1
 8003c3c:	60fb      	str	r3, [r7, #12]
	}

	return drv_staus;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3710      	adds	r7, #16
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	20000260 	.word	0x20000260
 8003c4c:	2000027c 	.word	0x2000027c

08003c50 <drv_serial_transmit>:
 *
 *
 *
 * *****************************************************/
status_type	drv_serial_transmit(uint8_t dev_id, uint8_t* data, uint16_t len)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	4603      	mov	r3, r0
 8003c58:	6039      	str	r1, [r7, #0]
 8003c5a:	71fb      	strb	r3, [r7, #7]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	80bb      	strh	r3, [r7, #4]
	status_type status = ERROR_NONE;
 8003c60:	2300      	movs	r3, #0
 8003c62:	60fb      	str	r3, [r7, #12]

	/* Send one by one character if the handle is not null */
	if((uart_handle_ref.handle_hw_uart[dev_id] != NULL) && (dev_id < NO_OF_UART) )
 8003c64:	79fb      	ldrb	r3, [r7, #7]
 8003c66:	4a17      	ldr	r2, [pc, #92]	@ (8003cc4 <drv_serial_transmit+0x74>)
 8003c68:	009b      	lsls	r3, r3, #2
 8003c6a:	4413      	add	r3, r2
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d01e      	beq.n	8003cb0 <drv_serial_transmit+0x60>
 8003c72:	79fb      	ldrb	r3, [r7, #7]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d11b      	bne.n	8003cb0 <drv_serial_transmit+0x60>
	{
		/* Timeout 10mS*/
		for (int i = 0; i<len; i++)
 8003c78:	2300      	movs	r3, #0
 8003c7a:	60bb      	str	r3, [r7, #8]
 8003c7c:	e013      	b.n	8003ca6 <drv_serial_transmit+0x56>
		{
			status |= HAL_UART_Transmit(uart_handle_ref.handle_hw_uart[dev_id]
 8003c7e:	79fb      	ldrb	r3, [r7, #7]
 8003c80:	4a10      	ldr	r2, [pc, #64]	@ (8003cc4 <drv_serial_transmit+0x74>)
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	4413      	add	r3, r2
 8003c86:	6858      	ldr	r0, [r3, #4]
 8003c88:	68bb      	ldr	r3, [r7, #8]
										,&data[i]
 8003c8a:	683a      	ldr	r2, [r7, #0]
 8003c8c:	18d1      	adds	r1, r2, r3
			status |= HAL_UART_Transmit(uart_handle_ref.handle_hw_uart[dev_id]
 8003c8e:	230a      	movs	r3, #10
 8003c90:	2201      	movs	r2, #1
 8003c92:	f7ff fb2f 	bl	80032f4 <HAL_UART_Transmit>
 8003c96:	4603      	mov	r3, r0
 8003c98:	461a      	mov	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	60fb      	str	r3, [r7, #12]
		for (int i = 0; i<len; i++)
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	60bb      	str	r3, [r7, #8]
 8003ca6:	88bb      	ldrh	r3, [r7, #4]
 8003ca8:	68ba      	ldr	r2, [r7, #8]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	dbe7      	blt.n	8003c7e <drv_serial_transmit+0x2e>
 8003cae:	e003      	b.n	8003cb8 <drv_serial_transmit+0x68>
										);
		}
	}
	else
	{
		status |= ERROR_OP;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f043 0301 	orr.w	r3, r3, #1
 8003cb6:	60fb      	str	r3, [r7, #12]

	}

	return status;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3710      	adds	r7, #16
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	20000260 	.word	0x20000260

08003cc8 <os_add_drv_uart_handle>:
 *
 *
 *
 * *****************************************************/
void os_add_drv_uart_handle	(__TYPE_HW_UART_HANDLE_TYPE * handle, uint8_t hw_id)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	70fb      	strb	r3, [r7, #3]
	if(hw_id < NO_OF_UART)
 8003cd4:	78fb      	ldrb	r3, [r7, #3]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d105      	bne.n	8003ce6 <os_add_drv_uart_handle+0x1e>
	{
		handle_os_harware.handle_hw_uart[hw_id] = handle;
 8003cda:	78fb      	ldrb	r3, [r7, #3]
 8003cdc:	4a05      	ldr	r2, [pc, #20]	@ (8003cf4 <os_add_drv_uart_handle+0x2c>)
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	4413      	add	r3, r2
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	605a      	str	r2, [r3, #4]
	}
}
 8003ce6:	bf00      	nop
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	20000280 	.word	0x20000280

08003cf8 <os_add_drv_iic_handle>:
 *
 *
 *
 * *****************************************************/
void os_add_drv_iic_handle	(__TYPE_HW_IIC_HANDLE_TYPE * handle, uint8_t hw_id)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	460b      	mov	r3, r1
 8003d02:	70fb      	strb	r3, [r7, #3]
	if(hw_id < NO_OF_IIC)
 8003d04:	78fb      	ldrb	r3, [r7, #3]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d105      	bne.n	8003d16 <os_add_drv_iic_handle+0x1e>
	{
		handle_os_harware.handle_hw_iic[hw_id] = handle;
 8003d0a:	78fb      	ldrb	r3, [r7, #3]
 8003d0c:	4905      	ldr	r1, [pc, #20]	@ (8003d24 <os_add_drv_iic_handle+0x2c>)
 8003d0e:	3302      	adds	r3, #2
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
}
 8003d16:	bf00      	nop
 8003d18:	370c      	adds	r7, #12
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop
 8003d24:	20000280 	.word	0x20000280

08003d28 <os_add_drv_spi_handle>:
 *
 *
 *
 * *****************************************************/
void os_add_drv_spi_handle	(__TYPE_HW_SPI_HANDLE_TYPE * handle, uint8_t hw_id)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	460b      	mov	r3, r1
 8003d32:	70fb      	strb	r3, [r7, #3]
	if(hw_id < NO_OF_SPI)
 8003d34:	78fb      	ldrb	r3, [r7, #3]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d106      	bne.n	8003d48 <os_add_drv_spi_handle+0x20>
	{
		handle_os_harware.handle_hw_spi[hw_id] = handle;
 8003d3a:	78fb      	ldrb	r3, [r7, #3]
 8003d3c:	4a05      	ldr	r2, [pc, #20]	@ (8003d54 <os_add_drv_spi_handle+0x2c>)
 8003d3e:	3302      	adds	r3, #2
 8003d40:	009b      	lsls	r3, r3, #2
 8003d42:	4413      	add	r3, r2
 8003d44:	687a      	ldr	r2, [r7, #4]
 8003d46:	605a      	str	r2, [r3, #4]
	}
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr
 8003d54:	20000280 	.word	0x20000280

08003d58 <os_add_drv_adc_handle>:
 *
 *
 *
 * *****************************************************/
void os_add_drv_adc_handle	(__TYPE_HW_ADC_HANDLE_TYPE * handle, uint8_t hw_id)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	460b      	mov	r3, r1
 8003d62:	70fb      	strb	r3, [r7, #3]
	if(hw_id < NO_OF_ADC)
 8003d64:	78fb      	ldrb	r3, [r7, #3]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d105      	bne.n	8003d76 <os_add_drv_adc_handle+0x1e>
	{
		handle_os_harware.handle_hw_adc[hw_id] = handle;
 8003d6a:	78fb      	ldrb	r3, [r7, #3]
 8003d6c:	4905      	ldr	r1, [pc, #20]	@ (8003d84 <os_add_drv_adc_handle+0x2c>)
 8003d6e:	3304      	adds	r3, #4
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
}
 8003d76:	bf00      	nop
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop
 8003d84:	20000280 	.word	0x20000280

08003d88 <os_add_drv_timer_handle>:
 *
 *
 *
 * *****************************************************/
void os_add_drv_timer_handle	(__TYPE_HW_TIMER_HANDLE_TYPE * handle, uint8_t hw_id)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	460b      	mov	r3, r1
 8003d92:	70fb      	strb	r3, [r7, #3]
	if(hw_id < NO_OF_TIMER)
 8003d94:	78fb      	ldrb	r3, [r7, #3]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d105      	bne.n	8003da6 <os_add_drv_timer_handle+0x1e>
	{
		handle_os_harware.handle_hw_timer[hw_id] = handle;
 8003d9a:	78fb      	ldrb	r3, [r7, #3]
 8003d9c:	4905      	ldr	r1, [pc, #20]	@ (8003db4 <os_add_drv_timer_handle+0x2c>)
 8003d9e:	3306      	adds	r3, #6
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
}
 8003da6:	bf00      	nop
 8003da8:	370c      	adds	r7, #12
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop
 8003db4:	20000280 	.word	0x20000280

08003db8 <os_add_drv_iwdg_handle>:
 *
 *
 *
 * *****************************************************/
void os_add_drv_iwdg_handle	(__TYPE_HW_IWDG_HANDLE_TYPE * handle)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
	if(IWDG_INCLUDE == 1)
	{
		handle_os_harware.handle_hw_iwdg = handle;
 8003dc0:	4a04      	ldr	r2, [pc, #16]	@ (8003dd4 <os_add_drv_iwdg_handle+0x1c>)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6153      	str	r3, [r2, #20]
	}
}
 8003dc6:	bf00      	nop
 8003dc8:	370c      	adds	r7, #12
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	20000280 	.word	0x20000280

08003dd8 <os_entry>:
/**
 * OS entry function give control to kernel and start OS
 *
 */
void os_entry(void)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
	status_type status = ERROR_NONE;
 8003dde:	2300      	movs	r3, #0
 8003de0:	607b      	str	r3, [r7, #4]

	/*
	 * Send the driver handles to each driver
	 *  */
	for(int i = 0; i < NO_OF_UART; i++)
 8003de2:	2300      	movs	r3, #0
 8003de4:	60fb      	str	r3, [r7, #12]
 8003de6:	e00d      	b.n	8003e04 <os_entry+0x2c>
	{
		drv_serial_update_handle(handle_os_harware.handle_hw_uart[i], i);
 8003de8:	4a1c      	ldr	r2, [pc, #112]	@ (8003e5c <os_entry+0x84>)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	4413      	add	r3, r2
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	b2d2      	uxtb	r2, r2
 8003df6:	4611      	mov	r1, r2
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f7ff fee1 	bl	8003bc0 <drv_serial_update_handle>
	for(int i = 0; i < NO_OF_UART; i++)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	3301      	adds	r3, #1
 8003e02:	60fb      	str	r3, [r7, #12]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	ddee      	ble.n	8003de8 <os_entry+0x10>
	}

	for(int i = 0; i < NO_OF_TIMER; i++)
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	60bb      	str	r3, [r7, #8]
 8003e0e:	e00b      	b.n	8003e28 <os_entry+0x50>
	{
		drv_timer_update_handle(handle_os_harware.handle_hw_timer[i], i);
 8003e10:	4a12      	ldr	r2, [pc, #72]	@ (8003e5c <os_entry+0x84>)
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	3306      	adds	r3, #6
 8003e16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e1a:	68b9      	ldr	r1, [r7, #8]
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7ff feab 	bl	8003b78 <drv_timer_update_handle>
	for(int i = 0; i < NO_OF_TIMER; i++)
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	3301      	adds	r3, #1
 8003e26:	60bb      	str	r3, [r7, #8]
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	ddf0      	ble.n	8003e10 <os_entry+0x38>


	/*
	 * Initialize all the message queues
	 * */
	status |= ipc_mqueue_init();
 8003e2e:	f000 f817 	bl	8003e60 <ipc_mqueue_init>
 8003e32:	4602      	mov	r2, r0
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	607b      	str	r3, [r7, #4]

	/*
	 * Register all the kernel threads
	 * */
	status |= os_kernel_thread_register();
 8003e3a:	f002 fd07 	bl	800684c <os_kernel_thread_register>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	607b      	str	r3, [r7, #4]



	drv_cpu_interrupt_prio_set();
 8003e46:	f7ff fe75 	bl	8003b34 <drv_cpu_interrupt_prio_set>

	if(status == ERROR_NONE)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d102      	bne.n	8003e56 <os_entry+0x7e>
	{
		/*Start the schedular */
		vTaskStartScheduler();
 8003e50:	f001 f804 	bl	8004e5c <vTaskStartScheduler>
	}



	/* Program shouldn't go after that  */
	while(1)
 8003e54:	bf00      	nop
 8003e56:	bf00      	nop
 8003e58:	e7fd      	b.n	8003e56 <os_entry+0x7e>
 8003e5a:	bf00      	nop
 8003e5c:	20000280 	.word	0x20000280

08003e60 <ipc_mqueue_init>:
 *
 *
 *
 * *****************************************************/
status_type 	ipc_mqueue_init(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
	type_kernel_status status = ERROR_NONE;
 8003e66:	2300      	movs	r3, #0
 8003e68:	607b      	str	r3, [r7, #4]


#if(NO_OF_UART > 0)
	ringbuffer_init(&ipc_handle_uart_1_drv_rx_handle, ipc_handle_uart_1_drv_rx_storage, CONF_IPC_RD_UART_1_RX_SIZE);
 8003e6a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e6e:	4907      	ldr	r1, [pc, #28]	@ (8003e8c <ipc_mqueue_init+0x2c>)
 8003e70:	4807      	ldr	r0, [pc, #28]	@ (8003e90 <ipc_mqueue_init+0x30>)
 8003e72:	f002 fcb3 	bl	80067dc <ringbuffer_init>
	ringbuffer_init(&ipc_handle_printk_buffer, ipc_handle_printk_buffer_storage, CONF_IPC_PRINTK_BUFFER_SIZE);
 8003e76:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e7a:	4906      	ldr	r1, [pc, #24]	@ (8003e94 <ipc_mqueue_init+0x34>)
 8003e7c:	4806      	ldr	r0, [pc, #24]	@ (8003e98 <ipc_mqueue_init+0x38>)
 8003e7e:	f002 fcad 	bl	80067dc <ringbuffer_init>
//		status |= KERNEL_ERR;
//
//	}


	return status;
 8003e82:	687b      	ldr	r3, [r7, #4]
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3708      	adds	r7, #8
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	200002a8 	.word	0x200002a8
 8003e90:	2000029c 	.word	0x2000029c
 8003e94:	200006b4 	.word	0x200006b4
 8003e98:	200006a8 	.word	0x200006a8

08003e9c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003ea0:	4b05      	ldr	r3, [pc, #20]	@ (8003eb8 <SysTick_Handler+0x1c>)
 8003ea2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003ea4:	f001 fc3e 	bl	8005724 <xTaskGetSchedulerState>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d001      	beq.n	8003eb2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003eae:	f002 fa33 	bl	8006318 <xPortSysTickHandler>
  }
}
 8003eb2:	bf00      	nop
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	e000e010 	.word	0xe000e010

08003ebc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003ebc:	b480      	push	{r7}
 8003ebe:	b085      	sub	sp, #20
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	4a07      	ldr	r2, [pc, #28]	@ (8003ee8 <vApplicationGetIdleTaskMemory+0x2c>)
 8003ecc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	4a06      	ldr	r2, [pc, #24]	@ (8003eec <vApplicationGetIdleTaskMemory+0x30>)
 8003ed2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003eda:	601a      	str	r2, [r3, #0]
}
 8003edc:	bf00      	nop
 8003ede:	3714      	adds	r7, #20
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr
 8003ee8:	20000ab4 	.word	0x20000ab4
 8003eec:	20000b5c 	.word	0x20000b5c

08003ef0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003ef0:	b480      	push	{r7}
 8003ef2:	b085      	sub	sp, #20
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	4a07      	ldr	r2, [pc, #28]	@ (8003f1c <vApplicationGetTimerTaskMemory+0x2c>)
 8003f00:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	4a06      	ldr	r2, [pc, #24]	@ (8003f20 <vApplicationGetTimerTaskMemory+0x30>)
 8003f06:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f0e:	601a      	str	r2, [r3, #0]
}
 8003f10:	bf00      	nop
 8003f12:	3714      	adds	r7, #20
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr
 8003f1c:	2000135c 	.word	0x2000135c
 8003f20:	20001404 	.word	0x20001404

08003f24 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f103 0208 	add.w	r2, r3, #8
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003f3c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f103 0208 	add.w	r2, r3, #8
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f103 0208 	add.w	r2, r3, #8
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003f58:	bf00      	nop
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr

08003f64 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003f72:	bf00      	nop
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr

08003f7e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b085      	sub	sp, #20
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
 8003f86:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	68fa      	ldr	r2, [r7, #12]
 8003f92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	689a      	ldr	r2, [r3, #8]
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	683a      	ldr	r2, [r7, #0]
 8003fa2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	683a      	ldr	r2, [r7, #0]
 8003fa8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	1c5a      	adds	r2, r3, #1
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	601a      	str	r2, [r3, #0]
}
 8003fba:	bf00      	nop
 8003fbc:	3714      	adds	r7, #20
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr

08003fc6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003fc6:	b480      	push	{r7}
 8003fc8:	b085      	sub	sp, #20
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
 8003fce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003fdc:	d103      	bne.n	8003fe6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	60fb      	str	r3, [r7, #12]
 8003fe4:	e00c      	b.n	8004000 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	3308      	adds	r3, #8
 8003fea:	60fb      	str	r3, [r7, #12]
 8003fec:	e002      	b.n	8003ff4 <vListInsert+0x2e>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	60fb      	str	r3, [r7, #12]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d2f6      	bcs.n	8003fee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	685a      	ldr	r2, [r3, #4]
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	1c5a      	adds	r2, r3, #1
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	601a      	str	r2, [r3, #0]
}
 800402c:	bf00      	nop
 800402e:	3714      	adds	r7, #20
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004038:	b480      	push	{r7}
 800403a:	b085      	sub	sp, #20
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	691b      	ldr	r3, [r3, #16]
 8004044:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	6892      	ldr	r2, [r2, #8]
 800404e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	6852      	ldr	r2, [r2, #4]
 8004058:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	429a      	cmp	r2, r3
 8004062:	d103      	bne.n	800406c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689a      	ldr	r2, [r3, #8]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	1e5a      	subs	r2, r3, #1
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
}
 8004080:	4618      	mov	r0, r3
 8004082:	3714      	adds	r7, #20
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d10b      	bne.n	80040b8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80040a0:	f04f 0310 	mov.w	r3, #16
 80040a4:	f383 8811 	msr	BASEPRI, r3
 80040a8:	f3bf 8f6f 	isb	sy
 80040ac:	f3bf 8f4f 	dsb	sy
 80040b0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80040b2:	bf00      	nop
 80040b4:	bf00      	nop
 80040b6:	e7fd      	b.n	80040b4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80040b8:	f002 f89e 	bl	80061f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c4:	68f9      	ldr	r1, [r7, #12]
 80040c6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80040c8:	fb01 f303 	mul.w	r3, r1, r3
 80040cc:	441a      	add	r2, r3
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2200      	movs	r2, #0
 80040d6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040e8:	3b01      	subs	r3, #1
 80040ea:	68f9      	ldr	r1, [r7, #12]
 80040ec:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80040ee:	fb01 f303 	mul.w	r3, r1, r3
 80040f2:	441a      	add	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	22ff      	movs	r2, #255	@ 0xff
 80040fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	22ff      	movs	r2, #255	@ 0xff
 8004104:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d114      	bne.n	8004138 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d01a      	beq.n	800414c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	3310      	adds	r3, #16
 800411a:	4618      	mov	r0, r3
 800411c:	f001 f93c 	bl	8005398 <xTaskRemoveFromEventList>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d012      	beq.n	800414c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004126:	4b0d      	ldr	r3, [pc, #52]	@ (800415c <xQueueGenericReset+0xd0>)
 8004128:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800412c:	601a      	str	r2, [r3, #0]
 800412e:	f3bf 8f4f 	dsb	sy
 8004132:	f3bf 8f6f 	isb	sy
 8004136:	e009      	b.n	800414c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	3310      	adds	r3, #16
 800413c:	4618      	mov	r0, r3
 800413e:	f7ff fef1 	bl	8003f24 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	3324      	adds	r3, #36	@ 0x24
 8004146:	4618      	mov	r0, r3
 8004148:	f7ff feec 	bl	8003f24 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800414c:	f002 f886 	bl	800625c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004150:	2301      	movs	r3, #1
}
 8004152:	4618      	mov	r0, r3
 8004154:	3710      	adds	r7, #16
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	e000ed04 	.word	0xe000ed04

08004160 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004160:	b580      	push	{r7, lr}
 8004162:	b08e      	sub	sp, #56	@ 0x38
 8004164:	af02      	add	r7, sp, #8
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	607a      	str	r2, [r7, #4]
 800416c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d10b      	bne.n	800418c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004174:	f04f 0310 	mov.w	r3, #16
 8004178:	f383 8811 	msr	BASEPRI, r3
 800417c:	f3bf 8f6f 	isb	sy
 8004180:	f3bf 8f4f 	dsb	sy
 8004184:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004186:	bf00      	nop
 8004188:	bf00      	nop
 800418a:	e7fd      	b.n	8004188 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10b      	bne.n	80041aa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004192:	f04f 0310 	mov.w	r3, #16
 8004196:	f383 8811 	msr	BASEPRI, r3
 800419a:	f3bf 8f6f 	isb	sy
 800419e:	f3bf 8f4f 	dsb	sy
 80041a2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80041a4:	bf00      	nop
 80041a6:	bf00      	nop
 80041a8:	e7fd      	b.n	80041a6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d002      	beq.n	80041b6 <xQueueGenericCreateStatic+0x56>
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d001      	beq.n	80041ba <xQueueGenericCreateStatic+0x5a>
 80041b6:	2301      	movs	r3, #1
 80041b8:	e000      	b.n	80041bc <xQueueGenericCreateStatic+0x5c>
 80041ba:	2300      	movs	r3, #0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d10b      	bne.n	80041d8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80041c0:	f04f 0310 	mov.w	r3, #16
 80041c4:	f383 8811 	msr	BASEPRI, r3
 80041c8:	f3bf 8f6f 	isb	sy
 80041cc:	f3bf 8f4f 	dsb	sy
 80041d0:	623b      	str	r3, [r7, #32]
}
 80041d2:	bf00      	nop
 80041d4:	bf00      	nop
 80041d6:	e7fd      	b.n	80041d4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d102      	bne.n	80041e4 <xQueueGenericCreateStatic+0x84>
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d101      	bne.n	80041e8 <xQueueGenericCreateStatic+0x88>
 80041e4:	2301      	movs	r3, #1
 80041e6:	e000      	b.n	80041ea <xQueueGenericCreateStatic+0x8a>
 80041e8:	2300      	movs	r3, #0
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d10b      	bne.n	8004206 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80041ee:	f04f 0310 	mov.w	r3, #16
 80041f2:	f383 8811 	msr	BASEPRI, r3
 80041f6:	f3bf 8f6f 	isb	sy
 80041fa:	f3bf 8f4f 	dsb	sy
 80041fe:	61fb      	str	r3, [r7, #28]
}
 8004200:	bf00      	nop
 8004202:	bf00      	nop
 8004204:	e7fd      	b.n	8004202 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004206:	2350      	movs	r3, #80	@ 0x50
 8004208:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	2b50      	cmp	r3, #80	@ 0x50
 800420e:	d00b      	beq.n	8004228 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004210:	f04f 0310 	mov.w	r3, #16
 8004214:	f383 8811 	msr	BASEPRI, r3
 8004218:	f3bf 8f6f 	isb	sy
 800421c:	f3bf 8f4f 	dsb	sy
 8004220:	61bb      	str	r3, [r7, #24]
}
 8004222:	bf00      	nop
 8004224:	bf00      	nop
 8004226:	e7fd      	b.n	8004224 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004228:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800422e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004230:	2b00      	cmp	r3, #0
 8004232:	d00d      	beq.n	8004250 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800423c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004242:	9300      	str	r3, [sp, #0]
 8004244:	4613      	mov	r3, r2
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	68b9      	ldr	r1, [r7, #8]
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f000 f805 	bl	800425a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004252:	4618      	mov	r0, r3
 8004254:	3730      	adds	r7, #48	@ 0x30
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800425a:	b580      	push	{r7, lr}
 800425c:	b084      	sub	sp, #16
 800425e:	af00      	add	r7, sp, #0
 8004260:	60f8      	str	r0, [r7, #12]
 8004262:	60b9      	str	r1, [r7, #8]
 8004264:	607a      	str	r2, [r7, #4]
 8004266:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d103      	bne.n	8004276 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800426e:	69bb      	ldr	r3, [r7, #24]
 8004270:	69ba      	ldr	r2, [r7, #24]
 8004272:	601a      	str	r2, [r3, #0]
 8004274:	e002      	b.n	800427c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	68fa      	ldr	r2, [r7, #12]
 8004280:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004282:	69bb      	ldr	r3, [r7, #24]
 8004284:	68ba      	ldr	r2, [r7, #8]
 8004286:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004288:	2101      	movs	r1, #1
 800428a:	69b8      	ldr	r0, [r7, #24]
 800428c:	f7ff fefe 	bl	800408c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	78fa      	ldrb	r2, [r7, #3]
 8004294:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004298:	bf00      	nop
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b08e      	sub	sp, #56	@ 0x38
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	60b9      	str	r1, [r7, #8]
 80042aa:	607a      	str	r2, [r7, #4]
 80042ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80042ae:	2300      	movs	r3, #0
 80042b0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80042b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d10b      	bne.n	80042d4 <xQueueGenericSend+0x34>
	__asm volatile
 80042bc:	f04f 0310 	mov.w	r3, #16
 80042c0:	f383 8811 	msr	BASEPRI, r3
 80042c4:	f3bf 8f6f 	isb	sy
 80042c8:	f3bf 8f4f 	dsb	sy
 80042cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80042ce:	bf00      	nop
 80042d0:	bf00      	nop
 80042d2:	e7fd      	b.n	80042d0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d103      	bne.n	80042e2 <xQueueGenericSend+0x42>
 80042da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d101      	bne.n	80042e6 <xQueueGenericSend+0x46>
 80042e2:	2301      	movs	r3, #1
 80042e4:	e000      	b.n	80042e8 <xQueueGenericSend+0x48>
 80042e6:	2300      	movs	r3, #0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d10b      	bne.n	8004304 <xQueueGenericSend+0x64>
	__asm volatile
 80042ec:	f04f 0310 	mov.w	r3, #16
 80042f0:	f383 8811 	msr	BASEPRI, r3
 80042f4:	f3bf 8f6f 	isb	sy
 80042f8:	f3bf 8f4f 	dsb	sy
 80042fc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80042fe:	bf00      	nop
 8004300:	bf00      	nop
 8004302:	e7fd      	b.n	8004300 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	2b02      	cmp	r3, #2
 8004308:	d103      	bne.n	8004312 <xQueueGenericSend+0x72>
 800430a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800430c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800430e:	2b01      	cmp	r3, #1
 8004310:	d101      	bne.n	8004316 <xQueueGenericSend+0x76>
 8004312:	2301      	movs	r3, #1
 8004314:	e000      	b.n	8004318 <xQueueGenericSend+0x78>
 8004316:	2300      	movs	r3, #0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10b      	bne.n	8004334 <xQueueGenericSend+0x94>
	__asm volatile
 800431c:	f04f 0310 	mov.w	r3, #16
 8004320:	f383 8811 	msr	BASEPRI, r3
 8004324:	f3bf 8f6f 	isb	sy
 8004328:	f3bf 8f4f 	dsb	sy
 800432c:	623b      	str	r3, [r7, #32]
}
 800432e:	bf00      	nop
 8004330:	bf00      	nop
 8004332:	e7fd      	b.n	8004330 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004334:	f001 f9f6 	bl	8005724 <xTaskGetSchedulerState>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d102      	bne.n	8004344 <xQueueGenericSend+0xa4>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d101      	bne.n	8004348 <xQueueGenericSend+0xa8>
 8004344:	2301      	movs	r3, #1
 8004346:	e000      	b.n	800434a <xQueueGenericSend+0xaa>
 8004348:	2300      	movs	r3, #0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10b      	bne.n	8004366 <xQueueGenericSend+0xc6>
	__asm volatile
 800434e:	f04f 0310 	mov.w	r3, #16
 8004352:	f383 8811 	msr	BASEPRI, r3
 8004356:	f3bf 8f6f 	isb	sy
 800435a:	f3bf 8f4f 	dsb	sy
 800435e:	61fb      	str	r3, [r7, #28]
}
 8004360:	bf00      	nop
 8004362:	bf00      	nop
 8004364:	e7fd      	b.n	8004362 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004366:	f001 ff47 	bl	80061f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800436a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800436c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800436e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004370:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004372:	429a      	cmp	r2, r3
 8004374:	d302      	bcc.n	800437c <xQueueGenericSend+0xdc>
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	2b02      	cmp	r3, #2
 800437a:	d129      	bne.n	80043d0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800437c:	683a      	ldr	r2, [r7, #0]
 800437e:	68b9      	ldr	r1, [r7, #8]
 8004380:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004382:	f000 fa0f 	bl	80047a4 <prvCopyDataToQueue>
 8004386:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800438a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800438c:	2b00      	cmp	r3, #0
 800438e:	d010      	beq.n	80043b2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004392:	3324      	adds	r3, #36	@ 0x24
 8004394:	4618      	mov	r0, r3
 8004396:	f000 ffff 	bl	8005398 <xTaskRemoveFromEventList>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d013      	beq.n	80043c8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80043a0:	4b3f      	ldr	r3, [pc, #252]	@ (80044a0 <xQueueGenericSend+0x200>)
 80043a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043a6:	601a      	str	r2, [r3, #0]
 80043a8:	f3bf 8f4f 	dsb	sy
 80043ac:	f3bf 8f6f 	isb	sy
 80043b0:	e00a      	b.n	80043c8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80043b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d007      	beq.n	80043c8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80043b8:	4b39      	ldr	r3, [pc, #228]	@ (80044a0 <xQueueGenericSend+0x200>)
 80043ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043be:	601a      	str	r2, [r3, #0]
 80043c0:	f3bf 8f4f 	dsb	sy
 80043c4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80043c8:	f001 ff48 	bl	800625c <vPortExitCritical>
				return pdPASS;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e063      	b.n	8004498 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d103      	bne.n	80043de <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80043d6:	f001 ff41 	bl	800625c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80043da:	2300      	movs	r3, #0
 80043dc:	e05c      	b.n	8004498 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80043de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d106      	bne.n	80043f2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80043e4:	f107 0314 	add.w	r3, r7, #20
 80043e8:	4618      	mov	r0, r3
 80043ea:	f001 f839 	bl	8005460 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80043ee:	2301      	movs	r3, #1
 80043f0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80043f2:	f001 ff33 	bl	800625c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80043f6:	f000 fda1 	bl	8004f3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043fa:	f001 fefd 	bl	80061f8 <vPortEnterCritical>
 80043fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004400:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004404:	b25b      	sxtb	r3, r3
 8004406:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800440a:	d103      	bne.n	8004414 <xQueueGenericSend+0x174>
 800440c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800440e:	2200      	movs	r2, #0
 8004410:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004416:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800441a:	b25b      	sxtb	r3, r3
 800441c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004420:	d103      	bne.n	800442a <xQueueGenericSend+0x18a>
 8004422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004424:	2200      	movs	r2, #0
 8004426:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800442a:	f001 ff17 	bl	800625c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800442e:	1d3a      	adds	r2, r7, #4
 8004430:	f107 0314 	add.w	r3, r7, #20
 8004434:	4611      	mov	r1, r2
 8004436:	4618      	mov	r0, r3
 8004438:	f001 f828 	bl	800548c <xTaskCheckForTimeOut>
 800443c:	4603      	mov	r3, r0
 800443e:	2b00      	cmp	r3, #0
 8004440:	d124      	bne.n	800448c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004442:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004444:	f000 faa6 	bl	8004994 <prvIsQueueFull>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d018      	beq.n	8004480 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800444e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004450:	3310      	adds	r3, #16
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	4611      	mov	r1, r2
 8004456:	4618      	mov	r0, r3
 8004458:	f000 ff4c 	bl	80052f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800445c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800445e:	f000 fa31 	bl	80048c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004462:	f000 fd79 	bl	8004f58 <xTaskResumeAll>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	f47f af7c 	bne.w	8004366 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800446e:	4b0c      	ldr	r3, [pc, #48]	@ (80044a0 <xQueueGenericSend+0x200>)
 8004470:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004474:	601a      	str	r2, [r3, #0]
 8004476:	f3bf 8f4f 	dsb	sy
 800447a:	f3bf 8f6f 	isb	sy
 800447e:	e772      	b.n	8004366 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004480:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004482:	f000 fa1f 	bl	80048c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004486:	f000 fd67 	bl	8004f58 <xTaskResumeAll>
 800448a:	e76c      	b.n	8004366 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800448c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800448e:	f000 fa19 	bl	80048c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004492:	f000 fd61 	bl	8004f58 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004496:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004498:	4618      	mov	r0, r3
 800449a:	3738      	adds	r7, #56	@ 0x38
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	e000ed04 	.word	0xe000ed04

080044a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b090      	sub	sp, #64	@ 0x40
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	607a      	str	r2, [r7, #4]
 80044b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80044b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d10b      	bne.n	80044d4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80044bc:	f04f 0310 	mov.w	r3, #16
 80044c0:	f383 8811 	msr	BASEPRI, r3
 80044c4:	f3bf 8f6f 	isb	sy
 80044c8:	f3bf 8f4f 	dsb	sy
 80044cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80044ce:	bf00      	nop
 80044d0:	bf00      	nop
 80044d2:	e7fd      	b.n	80044d0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d103      	bne.n	80044e2 <xQueueGenericSendFromISR+0x3e>
 80044da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d101      	bne.n	80044e6 <xQueueGenericSendFromISR+0x42>
 80044e2:	2301      	movs	r3, #1
 80044e4:	e000      	b.n	80044e8 <xQueueGenericSendFromISR+0x44>
 80044e6:	2300      	movs	r3, #0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d10b      	bne.n	8004504 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80044ec:	f04f 0310 	mov.w	r3, #16
 80044f0:	f383 8811 	msr	BASEPRI, r3
 80044f4:	f3bf 8f6f 	isb	sy
 80044f8:	f3bf 8f4f 	dsb	sy
 80044fc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80044fe:	bf00      	nop
 8004500:	bf00      	nop
 8004502:	e7fd      	b.n	8004500 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	2b02      	cmp	r3, #2
 8004508:	d103      	bne.n	8004512 <xQueueGenericSendFromISR+0x6e>
 800450a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800450c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800450e:	2b01      	cmp	r3, #1
 8004510:	d101      	bne.n	8004516 <xQueueGenericSendFromISR+0x72>
 8004512:	2301      	movs	r3, #1
 8004514:	e000      	b.n	8004518 <xQueueGenericSendFromISR+0x74>
 8004516:	2300      	movs	r3, #0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d10b      	bne.n	8004534 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800451c:	f04f 0310 	mov.w	r3, #16
 8004520:	f383 8811 	msr	BASEPRI, r3
 8004524:	f3bf 8f6f 	isb	sy
 8004528:	f3bf 8f4f 	dsb	sy
 800452c:	623b      	str	r3, [r7, #32]
}
 800452e:	bf00      	nop
 8004530:	bf00      	nop
 8004532:	e7fd      	b.n	8004530 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004534:	f001 ff40 	bl	80063b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004538:	f3ef 8211 	mrs	r2, BASEPRI
 800453c:	f04f 0310 	mov.w	r3, #16
 8004540:	f383 8811 	msr	BASEPRI, r3
 8004544:	f3bf 8f6f 	isb	sy
 8004548:	f3bf 8f4f 	dsb	sy
 800454c:	61fa      	str	r2, [r7, #28]
 800454e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004550:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004552:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004556:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800455a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800455c:	429a      	cmp	r2, r3
 800455e:	d302      	bcc.n	8004566 <xQueueGenericSendFromISR+0xc2>
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	2b02      	cmp	r3, #2
 8004564:	d12f      	bne.n	80045c6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004568:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800456c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004574:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004576:	683a      	ldr	r2, [r7, #0]
 8004578:	68b9      	ldr	r1, [r7, #8]
 800457a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800457c:	f000 f912 	bl	80047a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004580:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004584:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004588:	d112      	bne.n	80045b0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800458a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800458c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800458e:	2b00      	cmp	r3, #0
 8004590:	d016      	beq.n	80045c0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004594:	3324      	adds	r3, #36	@ 0x24
 8004596:	4618      	mov	r0, r3
 8004598:	f000 fefe 	bl	8005398 <xTaskRemoveFromEventList>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00e      	beq.n	80045c0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d00b      	beq.n	80045c0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	601a      	str	r2, [r3, #0]
 80045ae:	e007      	b.n	80045c0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80045b0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80045b4:	3301      	adds	r3, #1
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	b25a      	sxtb	r2, r3
 80045ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80045c0:	2301      	movs	r3, #1
 80045c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80045c4:	e001      	b.n	80045ca <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045cc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80045d4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80045d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3740      	adds	r7, #64	@ 0x40
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}

080045e0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b08c      	sub	sp, #48	@ 0x30
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80045ec:	2300      	movs	r3, #0
 80045ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80045f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d10b      	bne.n	8004612 <xQueueReceive+0x32>
	__asm volatile
 80045fa:	f04f 0310 	mov.w	r3, #16
 80045fe:	f383 8811 	msr	BASEPRI, r3
 8004602:	f3bf 8f6f 	isb	sy
 8004606:	f3bf 8f4f 	dsb	sy
 800460a:	623b      	str	r3, [r7, #32]
}
 800460c:	bf00      	nop
 800460e:	bf00      	nop
 8004610:	e7fd      	b.n	800460e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d103      	bne.n	8004620 <xQueueReceive+0x40>
 8004618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800461a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800461c:	2b00      	cmp	r3, #0
 800461e:	d101      	bne.n	8004624 <xQueueReceive+0x44>
 8004620:	2301      	movs	r3, #1
 8004622:	e000      	b.n	8004626 <xQueueReceive+0x46>
 8004624:	2300      	movs	r3, #0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d10b      	bne.n	8004642 <xQueueReceive+0x62>
	__asm volatile
 800462a:	f04f 0310 	mov.w	r3, #16
 800462e:	f383 8811 	msr	BASEPRI, r3
 8004632:	f3bf 8f6f 	isb	sy
 8004636:	f3bf 8f4f 	dsb	sy
 800463a:	61fb      	str	r3, [r7, #28]
}
 800463c:	bf00      	nop
 800463e:	bf00      	nop
 8004640:	e7fd      	b.n	800463e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004642:	f001 f86f 	bl	8005724 <xTaskGetSchedulerState>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d102      	bne.n	8004652 <xQueueReceive+0x72>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d101      	bne.n	8004656 <xQueueReceive+0x76>
 8004652:	2301      	movs	r3, #1
 8004654:	e000      	b.n	8004658 <xQueueReceive+0x78>
 8004656:	2300      	movs	r3, #0
 8004658:	2b00      	cmp	r3, #0
 800465a:	d10b      	bne.n	8004674 <xQueueReceive+0x94>
	__asm volatile
 800465c:	f04f 0310 	mov.w	r3, #16
 8004660:	f383 8811 	msr	BASEPRI, r3
 8004664:	f3bf 8f6f 	isb	sy
 8004668:	f3bf 8f4f 	dsb	sy
 800466c:	61bb      	str	r3, [r7, #24]
}
 800466e:	bf00      	nop
 8004670:	bf00      	nop
 8004672:	e7fd      	b.n	8004670 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004674:	f001 fdc0 	bl	80061f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800467a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800467c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800467e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004680:	2b00      	cmp	r3, #0
 8004682:	d01f      	beq.n	80046c4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004684:	68b9      	ldr	r1, [r7, #8]
 8004686:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004688:	f000 f8f6 	bl	8004878 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800468c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468e:	1e5a      	subs	r2, r3, #1
 8004690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004692:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00f      	beq.n	80046bc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800469c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800469e:	3310      	adds	r3, #16
 80046a0:	4618      	mov	r0, r3
 80046a2:	f000 fe79 	bl	8005398 <xTaskRemoveFromEventList>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d007      	beq.n	80046bc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80046ac:	4b3c      	ldr	r3, [pc, #240]	@ (80047a0 <xQueueReceive+0x1c0>)
 80046ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046b2:	601a      	str	r2, [r3, #0]
 80046b4:	f3bf 8f4f 	dsb	sy
 80046b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80046bc:	f001 fdce 	bl	800625c <vPortExitCritical>
				return pdPASS;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e069      	b.n	8004798 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d103      	bne.n	80046d2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80046ca:	f001 fdc7 	bl	800625c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80046ce:	2300      	movs	r3, #0
 80046d0:	e062      	b.n	8004798 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80046d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d106      	bne.n	80046e6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80046d8:	f107 0310 	add.w	r3, r7, #16
 80046dc:	4618      	mov	r0, r3
 80046de:	f000 febf 	bl	8005460 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80046e2:	2301      	movs	r3, #1
 80046e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80046e6:	f001 fdb9 	bl	800625c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80046ea:	f000 fc27 	bl	8004f3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80046ee:	f001 fd83 	bl	80061f8 <vPortEnterCritical>
 80046f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80046f8:	b25b      	sxtb	r3, r3
 80046fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046fe:	d103      	bne.n	8004708 <xQueueReceive+0x128>
 8004700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004702:	2200      	movs	r2, #0
 8004704:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800470a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800470e:	b25b      	sxtb	r3, r3
 8004710:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004714:	d103      	bne.n	800471e <xQueueReceive+0x13e>
 8004716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004718:	2200      	movs	r2, #0
 800471a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800471e:	f001 fd9d 	bl	800625c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004722:	1d3a      	adds	r2, r7, #4
 8004724:	f107 0310 	add.w	r3, r7, #16
 8004728:	4611      	mov	r1, r2
 800472a:	4618      	mov	r0, r3
 800472c:	f000 feae 	bl	800548c <xTaskCheckForTimeOut>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d123      	bne.n	800477e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004736:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004738:	f000 f916 	bl	8004968 <prvIsQueueEmpty>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d017      	beq.n	8004772 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004744:	3324      	adds	r3, #36	@ 0x24
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	4611      	mov	r1, r2
 800474a:	4618      	mov	r0, r3
 800474c:	f000 fdd2 	bl	80052f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004750:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004752:	f000 f8b7 	bl	80048c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004756:	f000 fbff 	bl	8004f58 <xTaskResumeAll>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d189      	bne.n	8004674 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004760:	4b0f      	ldr	r3, [pc, #60]	@ (80047a0 <xQueueReceive+0x1c0>)
 8004762:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004766:	601a      	str	r2, [r3, #0]
 8004768:	f3bf 8f4f 	dsb	sy
 800476c:	f3bf 8f6f 	isb	sy
 8004770:	e780      	b.n	8004674 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004772:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004774:	f000 f8a6 	bl	80048c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004778:	f000 fbee 	bl	8004f58 <xTaskResumeAll>
 800477c:	e77a      	b.n	8004674 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800477e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004780:	f000 f8a0 	bl	80048c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004784:	f000 fbe8 	bl	8004f58 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004788:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800478a:	f000 f8ed 	bl	8004968 <prvIsQueueEmpty>
 800478e:	4603      	mov	r3, r0
 8004790:	2b00      	cmp	r3, #0
 8004792:	f43f af6f 	beq.w	8004674 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004796:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004798:	4618      	mov	r0, r3
 800479a:	3730      	adds	r7, #48	@ 0x30
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	e000ed04 	.word	0xe000ed04

080047a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b086      	sub	sp, #24
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80047b0:	2300      	movs	r3, #0
 80047b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d10d      	bne.n	80047de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d14d      	bne.n	8004866 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 ffc6 	bl	8005760 <xTaskPriorityDisinherit>
 80047d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2200      	movs	r2, #0
 80047da:	609a      	str	r2, [r3, #8]
 80047dc:	e043      	b.n	8004866 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d119      	bne.n	8004818 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6858      	ldr	r0, [r3, #4]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ec:	461a      	mov	r2, r3
 80047ee:	68b9      	ldr	r1, [r7, #8]
 80047f0:	f002 f9bc 	bl	8006b6c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	685a      	ldr	r2, [r3, #4]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047fc:	441a      	add	r2, r3
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	429a      	cmp	r2, r3
 800480c:	d32b      	bcc.n	8004866 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	605a      	str	r2, [r3, #4]
 8004816:	e026      	b.n	8004866 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	68d8      	ldr	r0, [r3, #12]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004820:	461a      	mov	r2, r3
 8004822:	68b9      	ldr	r1, [r7, #8]
 8004824:	f002 f9a2 	bl	8006b6c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	68da      	ldr	r2, [r3, #12]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004830:	425b      	negs	r3, r3
 8004832:	441a      	add	r2, r3
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	68da      	ldr	r2, [r3, #12]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	429a      	cmp	r2, r3
 8004842:	d207      	bcs.n	8004854 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	689a      	ldr	r2, [r3, #8]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800484c:	425b      	negs	r3, r3
 800484e:	441a      	add	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2b02      	cmp	r3, #2
 8004858:	d105      	bne.n	8004866 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d002      	beq.n	8004866 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	3b01      	subs	r3, #1
 8004864:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	1c5a      	adds	r2, r3, #1
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800486e:	697b      	ldr	r3, [r7, #20]
}
 8004870:	4618      	mov	r0, r3
 8004872:	3718      	adds	r7, #24
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004886:	2b00      	cmp	r3, #0
 8004888:	d018      	beq.n	80048bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004892:	441a      	add	r2, r3
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	68da      	ldr	r2, [r3, #12]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d303      	bcc.n	80048ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	68d9      	ldr	r1, [r3, #12]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b4:	461a      	mov	r2, r3
 80048b6:	6838      	ldr	r0, [r7, #0]
 80048b8:	f002 f958 	bl	8006b6c <memcpy>
	}
}
 80048bc:	bf00      	nop
 80048be:	3708      	adds	r7, #8
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}

080048c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80048cc:	f001 fc94 	bl	80061f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80048d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80048d8:	e011      	b.n	80048fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d012      	beq.n	8004908 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	3324      	adds	r3, #36	@ 0x24
 80048e6:	4618      	mov	r0, r3
 80048e8:	f000 fd56 	bl	8005398 <xTaskRemoveFromEventList>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d001      	beq.n	80048f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80048f2:	f000 fe2f 	bl	8005554 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80048f6:	7bfb      	ldrb	r3, [r7, #15]
 80048f8:	3b01      	subs	r3, #1
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80048fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004902:	2b00      	cmp	r3, #0
 8004904:	dce9      	bgt.n	80048da <prvUnlockQueue+0x16>
 8004906:	e000      	b.n	800490a <prvUnlockQueue+0x46>
					break;
 8004908:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	22ff      	movs	r2, #255	@ 0xff
 800490e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004912:	f001 fca3 	bl	800625c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004916:	f001 fc6f 	bl	80061f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004920:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004922:	e011      	b.n	8004948 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	691b      	ldr	r3, [r3, #16]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d012      	beq.n	8004952 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	3310      	adds	r3, #16
 8004930:	4618      	mov	r0, r3
 8004932:	f000 fd31 	bl	8005398 <xTaskRemoveFromEventList>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d001      	beq.n	8004940 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800493c:	f000 fe0a 	bl	8005554 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004940:	7bbb      	ldrb	r3, [r7, #14]
 8004942:	3b01      	subs	r3, #1
 8004944:	b2db      	uxtb	r3, r3
 8004946:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004948:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800494c:	2b00      	cmp	r3, #0
 800494e:	dce9      	bgt.n	8004924 <prvUnlockQueue+0x60>
 8004950:	e000      	b.n	8004954 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004952:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	22ff      	movs	r2, #255	@ 0xff
 8004958:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800495c:	f001 fc7e 	bl	800625c <vPortExitCritical>
}
 8004960:	bf00      	nop
 8004962:	3710      	adds	r7, #16
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004970:	f001 fc42 	bl	80061f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004978:	2b00      	cmp	r3, #0
 800497a:	d102      	bne.n	8004982 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800497c:	2301      	movs	r3, #1
 800497e:	60fb      	str	r3, [r7, #12]
 8004980:	e001      	b.n	8004986 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004982:	2300      	movs	r3, #0
 8004984:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004986:	f001 fc69 	bl	800625c <vPortExitCritical>

	return xReturn;
 800498a:	68fb      	ldr	r3, [r7, #12]
}
 800498c:	4618      	mov	r0, r3
 800498e:	3710      	adds	r7, #16
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}

08004994 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800499c:	f001 fc2c 	bl	80061f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d102      	bne.n	80049b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80049ac:	2301      	movs	r3, #1
 80049ae:	60fb      	str	r3, [r7, #12]
 80049b0:	e001      	b.n	80049b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80049b2:	2300      	movs	r3, #0
 80049b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80049b6:	f001 fc51 	bl	800625c <vPortExitCritical>

	return xReturn;
 80049ba:	68fb      	ldr	r3, [r7, #12]
}
 80049bc:	4618      	mov	r0, r3
 80049be:	3710      	adds	r7, #16
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}

080049c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80049c4:	b480      	push	{r7}
 80049c6:	b085      	sub	sp, #20
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80049ce:	2300      	movs	r3, #0
 80049d0:	60fb      	str	r3, [r7, #12]
 80049d2:	e014      	b.n	80049fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80049d4:	4a0f      	ldr	r2, [pc, #60]	@ (8004a14 <vQueueAddToRegistry+0x50>)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d10b      	bne.n	80049f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80049e0:	490c      	ldr	r1, [pc, #48]	@ (8004a14 <vQueueAddToRegistry+0x50>)
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	683a      	ldr	r2, [r7, #0]
 80049e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80049ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004a14 <vQueueAddToRegistry+0x50>)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	00db      	lsls	r3, r3, #3
 80049f0:	4413      	add	r3, r2
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80049f6:	e006      	b.n	8004a06 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	3301      	adds	r3, #1
 80049fc:	60fb      	str	r3, [r7, #12]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2b07      	cmp	r3, #7
 8004a02:	d9e7      	bls.n	80049d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004a04:	bf00      	nop
 8004a06:	bf00      	nop
 8004a08:	3714      	adds	r7, #20
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop
 8004a14:	20001804 	.word	0x20001804

08004a18 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004a28:	f001 fbe6 	bl	80061f8 <vPortEnterCritical>
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004a32:	b25b      	sxtb	r3, r3
 8004a34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a38:	d103      	bne.n	8004a42 <vQueueWaitForMessageRestricted+0x2a>
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a48:	b25b      	sxtb	r3, r3
 8004a4a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a4e:	d103      	bne.n	8004a58 <vQueueWaitForMessageRestricted+0x40>
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a58:	f001 fc00 	bl	800625c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d106      	bne.n	8004a72 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	3324      	adds	r3, #36	@ 0x24
 8004a68:	687a      	ldr	r2, [r7, #4]
 8004a6a:	68b9      	ldr	r1, [r7, #8]
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f000 fc67 	bl	8005340 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004a72:	6978      	ldr	r0, [r7, #20]
 8004a74:	f7ff ff26 	bl	80048c4 <prvUnlockQueue>
	}
 8004a78:	bf00      	nop
 8004a7a:	3718      	adds	r7, #24
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b08e      	sub	sp, #56	@ 0x38
 8004a84:	af04      	add	r7, sp, #16
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	607a      	str	r2, [r7, #4]
 8004a8c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d10b      	bne.n	8004aac <xTaskCreateStatic+0x2c>
	__asm volatile
 8004a94:	f04f 0310 	mov.w	r3, #16
 8004a98:	f383 8811 	msr	BASEPRI, r3
 8004a9c:	f3bf 8f6f 	isb	sy
 8004aa0:	f3bf 8f4f 	dsb	sy
 8004aa4:	623b      	str	r3, [r7, #32]
}
 8004aa6:	bf00      	nop
 8004aa8:	bf00      	nop
 8004aaa:	e7fd      	b.n	8004aa8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d10b      	bne.n	8004aca <xTaskCreateStatic+0x4a>
	__asm volatile
 8004ab2:	f04f 0310 	mov.w	r3, #16
 8004ab6:	f383 8811 	msr	BASEPRI, r3
 8004aba:	f3bf 8f6f 	isb	sy
 8004abe:	f3bf 8f4f 	dsb	sy
 8004ac2:	61fb      	str	r3, [r7, #28]
}
 8004ac4:	bf00      	nop
 8004ac6:	bf00      	nop
 8004ac8:	e7fd      	b.n	8004ac6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004aca:	23a8      	movs	r3, #168	@ 0xa8
 8004acc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	2ba8      	cmp	r3, #168	@ 0xa8
 8004ad2:	d00b      	beq.n	8004aec <xTaskCreateStatic+0x6c>
	__asm volatile
 8004ad4:	f04f 0310 	mov.w	r3, #16
 8004ad8:	f383 8811 	msr	BASEPRI, r3
 8004adc:	f3bf 8f6f 	isb	sy
 8004ae0:	f3bf 8f4f 	dsb	sy
 8004ae4:	61bb      	str	r3, [r7, #24]
}
 8004ae6:	bf00      	nop
 8004ae8:	bf00      	nop
 8004aea:	e7fd      	b.n	8004ae8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004aec:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d01e      	beq.n	8004b32 <xTaskCreateStatic+0xb2>
 8004af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d01b      	beq.n	8004b32 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004afc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b00:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004b02:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b06:	2202      	movs	r2, #2
 8004b08:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	9303      	str	r3, [sp, #12]
 8004b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b12:	9302      	str	r3, [sp, #8]
 8004b14:	f107 0314 	add.w	r3, r7, #20
 8004b18:	9301      	str	r3, [sp, #4]
 8004b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b1c:	9300      	str	r3, [sp, #0]
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	68b9      	ldr	r1, [r7, #8]
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f000 f80b 	bl	8004b40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004b2a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004b2c:	f000 f8b0 	bl	8004c90 <prvAddNewTaskToReadyList>
 8004b30:	e001      	b.n	8004b36 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004b32:	2300      	movs	r3, #0
 8004b34:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004b36:	697b      	ldr	r3, [r7, #20]
	}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3728      	adds	r7, #40	@ 0x28
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}

08004b40 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b088      	sub	sp, #32
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	607a      	str	r2, [r7, #4]
 8004b4c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b50:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	461a      	mov	r2, r3
 8004b58:	21a5      	movs	r1, #165	@ 0xa5
 8004b5a:	f001 ff75 	bl	8006a48 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004b68:	3b01      	subs	r3, #1
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	4413      	add	r3, r2
 8004b6e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004b70:	69bb      	ldr	r3, [r7, #24]
 8004b72:	f023 0307 	bic.w	r3, r3, #7
 8004b76:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	f003 0307 	and.w	r3, r3, #7
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d00b      	beq.n	8004b9a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004b82:	f04f 0310 	mov.w	r3, #16
 8004b86:	f383 8811 	msr	BASEPRI, r3
 8004b8a:	f3bf 8f6f 	isb	sy
 8004b8e:	f3bf 8f4f 	dsb	sy
 8004b92:	617b      	str	r3, [r7, #20]
}
 8004b94:	bf00      	nop
 8004b96:	bf00      	nop
 8004b98:	e7fd      	b.n	8004b96 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d01f      	beq.n	8004be0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	61fb      	str	r3, [r7, #28]
 8004ba4:	e012      	b.n	8004bcc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004ba6:	68ba      	ldr	r2, [r7, #8]
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	4413      	add	r3, r2
 8004bac:	7819      	ldrb	r1, [r3, #0]
 8004bae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	4413      	add	r3, r2
 8004bb4:	3334      	adds	r3, #52	@ 0x34
 8004bb6:	460a      	mov	r2, r1
 8004bb8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004bba:	68ba      	ldr	r2, [r7, #8]
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	781b      	ldrb	r3, [r3, #0]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d006      	beq.n	8004bd4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	3301      	adds	r3, #1
 8004bca:	61fb      	str	r3, [r7, #28]
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	2b0f      	cmp	r3, #15
 8004bd0:	d9e9      	bls.n	8004ba6 <prvInitialiseNewTask+0x66>
 8004bd2:	e000      	b.n	8004bd6 <prvInitialiseNewTask+0x96>
			{
				break;
 8004bd4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004bde:	e003      	b.n	8004be8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bea:	2b37      	cmp	r3, #55	@ 0x37
 8004bec:	d901      	bls.n	8004bf2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004bee:	2337      	movs	r3, #55	@ 0x37
 8004bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bf4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004bf6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bfa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004bfc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c00:	2200      	movs	r2, #0
 8004c02:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c06:	3304      	adds	r3, #4
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f7ff f9ab 	bl	8003f64 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c10:	3318      	adds	r3, #24
 8004c12:	4618      	mov	r0, r3
 8004c14:	f7ff f9a6 	bl	8003f64 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c1c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c20:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c26:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c2c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c30:	2200      	movs	r2, #0
 8004c32:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c40:	3354      	adds	r3, #84	@ 0x54
 8004c42:	224c      	movs	r2, #76	@ 0x4c
 8004c44:	2100      	movs	r1, #0
 8004c46:	4618      	mov	r0, r3
 8004c48:	f001 fefe 	bl	8006a48 <memset>
 8004c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c4e:	4a0d      	ldr	r2, [pc, #52]	@ (8004c84 <prvInitialiseNewTask+0x144>)
 8004c50:	659a      	str	r2, [r3, #88]	@ 0x58
 8004c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c54:	4a0c      	ldr	r2, [pc, #48]	@ (8004c88 <prvInitialiseNewTask+0x148>)
 8004c56:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c5a:	4a0c      	ldr	r2, [pc, #48]	@ (8004c8c <prvInitialiseNewTask+0x14c>)
 8004c5c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004c5e:	683a      	ldr	r2, [r7, #0]
 8004c60:	68f9      	ldr	r1, [r7, #12]
 8004c62:	69b8      	ldr	r0, [r7, #24]
 8004c64:	f001 f99a 	bl	8005f9c <pxPortInitialiseStack>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c6c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d002      	beq.n	8004c7a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c78:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c7a:	bf00      	nop
 8004c7c:	3720      	adds	r7, #32
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	20003014 	.word	0x20003014
 8004c88:	2000307c 	.word	0x2000307c
 8004c8c:	200030e4 	.word	0x200030e4

08004c90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004c98:	f001 faae 	bl	80061f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004c9c:	4b2d      	ldr	r3, [pc, #180]	@ (8004d54 <prvAddNewTaskToReadyList+0xc4>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	3301      	adds	r3, #1
 8004ca2:	4a2c      	ldr	r2, [pc, #176]	@ (8004d54 <prvAddNewTaskToReadyList+0xc4>)
 8004ca4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004ca6:	4b2c      	ldr	r3, [pc, #176]	@ (8004d58 <prvAddNewTaskToReadyList+0xc8>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d109      	bne.n	8004cc2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004cae:	4a2a      	ldr	r2, [pc, #168]	@ (8004d58 <prvAddNewTaskToReadyList+0xc8>)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004cb4:	4b27      	ldr	r3, [pc, #156]	@ (8004d54 <prvAddNewTaskToReadyList+0xc4>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d110      	bne.n	8004cde <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004cbc:	f000 fc6e 	bl	800559c <prvInitialiseTaskLists>
 8004cc0:	e00d      	b.n	8004cde <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004cc2:	4b26      	ldr	r3, [pc, #152]	@ (8004d5c <prvAddNewTaskToReadyList+0xcc>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d109      	bne.n	8004cde <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004cca:	4b23      	ldr	r3, [pc, #140]	@ (8004d58 <prvAddNewTaskToReadyList+0xc8>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d802      	bhi.n	8004cde <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004cd8:	4a1f      	ldr	r2, [pc, #124]	@ (8004d58 <prvAddNewTaskToReadyList+0xc8>)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004cde:	4b20      	ldr	r3, [pc, #128]	@ (8004d60 <prvAddNewTaskToReadyList+0xd0>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	4a1e      	ldr	r2, [pc, #120]	@ (8004d60 <prvAddNewTaskToReadyList+0xd0>)
 8004ce6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8004d60 <prvAddNewTaskToReadyList+0xd0>)
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cf4:	4b1b      	ldr	r3, [pc, #108]	@ (8004d64 <prvAddNewTaskToReadyList+0xd4>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d903      	bls.n	8004d04 <prvAddNewTaskToReadyList+0x74>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d00:	4a18      	ldr	r2, [pc, #96]	@ (8004d64 <prvAddNewTaskToReadyList+0xd4>)
 8004d02:	6013      	str	r3, [r2, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d08:	4613      	mov	r3, r2
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	4413      	add	r3, r2
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	4a15      	ldr	r2, [pc, #84]	@ (8004d68 <prvAddNewTaskToReadyList+0xd8>)
 8004d12:	441a      	add	r2, r3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	3304      	adds	r3, #4
 8004d18:	4619      	mov	r1, r3
 8004d1a:	4610      	mov	r0, r2
 8004d1c:	f7ff f92f 	bl	8003f7e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004d20:	f001 fa9c 	bl	800625c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004d24:	4b0d      	ldr	r3, [pc, #52]	@ (8004d5c <prvAddNewTaskToReadyList+0xcc>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d00e      	beq.n	8004d4a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8004d58 <prvAddNewTaskToReadyList+0xc8>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d207      	bcs.n	8004d4a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8004d6c <prvAddNewTaskToReadyList+0xdc>)
 8004d3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d40:	601a      	str	r2, [r3, #0]
 8004d42:	f3bf 8f4f 	dsb	sy
 8004d46:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d4a:	bf00      	nop
 8004d4c:	3708      	adds	r7, #8
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	bf00      	nop
 8004d54:	20001d18 	.word	0x20001d18
 8004d58:	20001844 	.word	0x20001844
 8004d5c:	20001d24 	.word	0x20001d24
 8004d60:	20001d34 	.word	0x20001d34
 8004d64:	20001d20 	.word	0x20001d20
 8004d68:	20001848 	.word	0x20001848
 8004d6c:	e000ed04 	.word	0xe000ed04

08004d70 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8004d78:	f001 fa3e 	bl	80061f8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d102      	bne.n	8004d88 <vTaskSuspend+0x18>
 8004d82:	4b30      	ldr	r3, [pc, #192]	@ (8004e44 <vTaskSuspend+0xd4>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	e000      	b.n	8004d8a <vTaskSuspend+0x1a>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	3304      	adds	r3, #4
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7ff f951 	bl	8004038 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d004      	beq.n	8004da8 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	3318      	adds	r3, #24
 8004da2:	4618      	mov	r0, r3
 8004da4:	f7ff f948 	bl	8004038 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	3304      	adds	r3, #4
 8004dac:	4619      	mov	r1, r3
 8004dae:	4826      	ldr	r0, [pc, #152]	@ (8004e48 <vTaskSuspend+0xd8>)
 8004db0:	f7ff f8e5 	bl	8003f7e <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d103      	bne.n	8004dc8 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8004dc8:	f001 fa48 	bl	800625c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8004dcc:	4b1f      	ldr	r3, [pc, #124]	@ (8004e4c <vTaskSuspend+0xdc>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d005      	beq.n	8004de0 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8004dd4:	f001 fa10 	bl	80061f8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8004dd8:	f000 fc84 	bl	80056e4 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8004ddc:	f001 fa3e 	bl	800625c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8004de0:	4b18      	ldr	r3, [pc, #96]	@ (8004e44 <vTaskSuspend+0xd4>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	68fa      	ldr	r2, [r7, #12]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d128      	bne.n	8004e3c <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 8004dea:	4b18      	ldr	r3, [pc, #96]	@ (8004e4c <vTaskSuspend+0xdc>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d018      	beq.n	8004e24 <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8004df2:	4b17      	ldr	r3, [pc, #92]	@ (8004e50 <vTaskSuspend+0xe0>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00b      	beq.n	8004e12 <vTaskSuspend+0xa2>
	__asm volatile
 8004dfa:	f04f 0310 	mov.w	r3, #16
 8004dfe:	f383 8811 	msr	BASEPRI, r3
 8004e02:	f3bf 8f6f 	isb	sy
 8004e06:	f3bf 8f4f 	dsb	sy
 8004e0a:	60bb      	str	r3, [r7, #8]
}
 8004e0c:	bf00      	nop
 8004e0e:	bf00      	nop
 8004e10:	e7fd      	b.n	8004e0e <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8004e12:	4b10      	ldr	r3, [pc, #64]	@ (8004e54 <vTaskSuspend+0xe4>)
 8004e14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e18:	601a      	str	r2, [r3, #0]
 8004e1a:	f3bf 8f4f 	dsb	sy
 8004e1e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004e22:	e00b      	b.n	8004e3c <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8004e24:	4b08      	ldr	r3, [pc, #32]	@ (8004e48 <vTaskSuspend+0xd8>)
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	4b0b      	ldr	r3, [pc, #44]	@ (8004e58 <vTaskSuspend+0xe8>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d103      	bne.n	8004e38 <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 8004e30:	4b04      	ldr	r3, [pc, #16]	@ (8004e44 <vTaskSuspend+0xd4>)
 8004e32:	2200      	movs	r2, #0
 8004e34:	601a      	str	r2, [r3, #0]
	}
 8004e36:	e001      	b.n	8004e3c <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 8004e38:	f000 f9f6 	bl	8005228 <vTaskSwitchContext>
	}
 8004e3c:	bf00      	nop
 8004e3e:	3710      	adds	r7, #16
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	20001844 	.word	0x20001844
 8004e48:	20001d04 	.word	0x20001d04
 8004e4c:	20001d24 	.word	0x20001d24
 8004e50:	20001d40 	.word	0x20001d40
 8004e54:	e000ed04 	.word	0xe000ed04
 8004e58:	20001d18 	.word	0x20001d18

08004e5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b08a      	sub	sp, #40	@ 0x28
 8004e60:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004e62:	2300      	movs	r3, #0
 8004e64:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004e66:	2300      	movs	r3, #0
 8004e68:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004e6a:	463a      	mov	r2, r7
 8004e6c:	1d39      	adds	r1, r7, #4
 8004e6e:	f107 0308 	add.w	r3, r7, #8
 8004e72:	4618      	mov	r0, r3
 8004e74:	f7ff f822 	bl	8003ebc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004e78:	6839      	ldr	r1, [r7, #0]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	68ba      	ldr	r2, [r7, #8]
 8004e7e:	9202      	str	r2, [sp, #8]
 8004e80:	9301      	str	r3, [sp, #4]
 8004e82:	2300      	movs	r3, #0
 8004e84:	9300      	str	r3, [sp, #0]
 8004e86:	2300      	movs	r3, #0
 8004e88:	460a      	mov	r2, r1
 8004e8a:	4924      	ldr	r1, [pc, #144]	@ (8004f1c <vTaskStartScheduler+0xc0>)
 8004e8c:	4824      	ldr	r0, [pc, #144]	@ (8004f20 <vTaskStartScheduler+0xc4>)
 8004e8e:	f7ff fdf7 	bl	8004a80 <xTaskCreateStatic>
 8004e92:	4603      	mov	r3, r0
 8004e94:	4a23      	ldr	r2, [pc, #140]	@ (8004f24 <vTaskStartScheduler+0xc8>)
 8004e96:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004e98:	4b22      	ldr	r3, [pc, #136]	@ (8004f24 <vTaskStartScheduler+0xc8>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d002      	beq.n	8004ea6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	617b      	str	r3, [r7, #20]
 8004ea4:	e001      	b.n	8004eaa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d102      	bne.n	8004eb6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004eb0:	f000 fd1a 	bl	80058e8 <xTimerCreateTimerTask>
 8004eb4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d11b      	bne.n	8004ef4 <vTaskStartScheduler+0x98>
	__asm volatile
 8004ebc:	f04f 0310 	mov.w	r3, #16
 8004ec0:	f383 8811 	msr	BASEPRI, r3
 8004ec4:	f3bf 8f6f 	isb	sy
 8004ec8:	f3bf 8f4f 	dsb	sy
 8004ecc:	613b      	str	r3, [r7, #16]
}
 8004ece:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004ed0:	4b15      	ldr	r3, [pc, #84]	@ (8004f28 <vTaskStartScheduler+0xcc>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	3354      	adds	r3, #84	@ 0x54
 8004ed6:	4a15      	ldr	r2, [pc, #84]	@ (8004f2c <vTaskStartScheduler+0xd0>)
 8004ed8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004eda:	4b15      	ldr	r3, [pc, #84]	@ (8004f30 <vTaskStartScheduler+0xd4>)
 8004edc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ee0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004ee2:	4b14      	ldr	r3, [pc, #80]	@ (8004f34 <vTaskStartScheduler+0xd8>)
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004ee8:	4b13      	ldr	r3, [pc, #76]	@ (8004f38 <vTaskStartScheduler+0xdc>)
 8004eea:	2200      	movs	r2, #0
 8004eec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004eee:	f001 f8df 	bl	80060b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004ef2:	e00f      	b.n	8004f14 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004efa:	d10b      	bne.n	8004f14 <vTaskStartScheduler+0xb8>
	__asm volatile
 8004efc:	f04f 0310 	mov.w	r3, #16
 8004f00:	f383 8811 	msr	BASEPRI, r3
 8004f04:	f3bf 8f6f 	isb	sy
 8004f08:	f3bf 8f4f 	dsb	sy
 8004f0c:	60fb      	str	r3, [r7, #12]
}
 8004f0e:	bf00      	nop
 8004f10:	bf00      	nop
 8004f12:	e7fd      	b.n	8004f10 <vTaskStartScheduler+0xb4>
}
 8004f14:	bf00      	nop
 8004f16:	3718      	adds	r7, #24
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}
 8004f1c:	08007418 	.word	0x08007418
 8004f20:	0800556d 	.word	0x0800556d
 8004f24:	20001d3c 	.word	0x20001d3c
 8004f28:	20001844 	.word	0x20001844
 8004f2c:	20000010 	.word	0x20000010
 8004f30:	20001d38 	.word	0x20001d38
 8004f34:	20001d24 	.word	0x20001d24
 8004f38:	20001d1c 	.word	0x20001d1c

08004f3c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004f40:	4b04      	ldr	r3, [pc, #16]	@ (8004f54 <vTaskSuspendAll+0x18>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	3301      	adds	r3, #1
 8004f46:	4a03      	ldr	r2, [pc, #12]	@ (8004f54 <vTaskSuspendAll+0x18>)
 8004f48:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004f4a:	bf00      	nop
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr
 8004f54:	20001d40 	.word	0x20001d40

08004f58 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004f62:	2300      	movs	r3, #0
 8004f64:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004f66:	4b42      	ldr	r3, [pc, #264]	@ (8005070 <xTaskResumeAll+0x118>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10b      	bne.n	8004f86 <xTaskResumeAll+0x2e>
	__asm volatile
 8004f6e:	f04f 0310 	mov.w	r3, #16
 8004f72:	f383 8811 	msr	BASEPRI, r3
 8004f76:	f3bf 8f6f 	isb	sy
 8004f7a:	f3bf 8f4f 	dsb	sy
 8004f7e:	603b      	str	r3, [r7, #0]
}
 8004f80:	bf00      	nop
 8004f82:	bf00      	nop
 8004f84:	e7fd      	b.n	8004f82 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004f86:	f001 f937 	bl	80061f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004f8a:	4b39      	ldr	r3, [pc, #228]	@ (8005070 <xTaskResumeAll+0x118>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	3b01      	subs	r3, #1
 8004f90:	4a37      	ldr	r2, [pc, #220]	@ (8005070 <xTaskResumeAll+0x118>)
 8004f92:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f94:	4b36      	ldr	r3, [pc, #216]	@ (8005070 <xTaskResumeAll+0x118>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d162      	bne.n	8005062 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004f9c:	4b35      	ldr	r3, [pc, #212]	@ (8005074 <xTaskResumeAll+0x11c>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d05e      	beq.n	8005062 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004fa4:	e02f      	b.n	8005006 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fa6:	4b34      	ldr	r3, [pc, #208]	@ (8005078 <xTaskResumeAll+0x120>)
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	3318      	adds	r3, #24
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f7ff f840 	bl	8004038 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	3304      	adds	r3, #4
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f7ff f83b 	bl	8004038 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fc6:	4b2d      	ldr	r3, [pc, #180]	@ (800507c <xTaskResumeAll+0x124>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	d903      	bls.n	8004fd6 <xTaskResumeAll+0x7e>
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fd2:	4a2a      	ldr	r2, [pc, #168]	@ (800507c <xTaskResumeAll+0x124>)
 8004fd4:	6013      	str	r3, [r2, #0]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fda:	4613      	mov	r3, r2
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	4413      	add	r3, r2
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	4a27      	ldr	r2, [pc, #156]	@ (8005080 <xTaskResumeAll+0x128>)
 8004fe4:	441a      	add	r2, r3
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	3304      	adds	r3, #4
 8004fea:	4619      	mov	r1, r3
 8004fec:	4610      	mov	r0, r2
 8004fee:	f7fe ffc6 	bl	8003f7e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ff6:	4b23      	ldr	r3, [pc, #140]	@ (8005084 <xTaskResumeAll+0x12c>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d302      	bcc.n	8005006 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005000:	4b21      	ldr	r3, [pc, #132]	@ (8005088 <xTaskResumeAll+0x130>)
 8005002:	2201      	movs	r2, #1
 8005004:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005006:	4b1c      	ldr	r3, [pc, #112]	@ (8005078 <xTaskResumeAll+0x120>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1cb      	bne.n	8004fa6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d001      	beq.n	8005018 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005014:	f000 fb66 	bl	80056e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005018:	4b1c      	ldr	r3, [pc, #112]	@ (800508c <xTaskResumeAll+0x134>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d010      	beq.n	8005046 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005024:	f000 f846 	bl	80050b4 <xTaskIncrementTick>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d002      	beq.n	8005034 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800502e:	4b16      	ldr	r3, [pc, #88]	@ (8005088 <xTaskResumeAll+0x130>)
 8005030:	2201      	movs	r2, #1
 8005032:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	3b01      	subs	r3, #1
 8005038:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d1f1      	bne.n	8005024 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005040:	4b12      	ldr	r3, [pc, #72]	@ (800508c <xTaskResumeAll+0x134>)
 8005042:	2200      	movs	r2, #0
 8005044:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005046:	4b10      	ldr	r3, [pc, #64]	@ (8005088 <xTaskResumeAll+0x130>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d009      	beq.n	8005062 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800504e:	2301      	movs	r3, #1
 8005050:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005052:	4b0f      	ldr	r3, [pc, #60]	@ (8005090 <xTaskResumeAll+0x138>)
 8005054:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005058:	601a      	str	r2, [r3, #0]
 800505a:	f3bf 8f4f 	dsb	sy
 800505e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005062:	f001 f8fb 	bl	800625c <vPortExitCritical>

	return xAlreadyYielded;
 8005066:	68bb      	ldr	r3, [r7, #8]
}
 8005068:	4618      	mov	r0, r3
 800506a:	3710      	adds	r7, #16
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}
 8005070:	20001d40 	.word	0x20001d40
 8005074:	20001d18 	.word	0x20001d18
 8005078:	20001cd8 	.word	0x20001cd8
 800507c:	20001d20 	.word	0x20001d20
 8005080:	20001848 	.word	0x20001848
 8005084:	20001844 	.word	0x20001844
 8005088:	20001d2c 	.word	0x20001d2c
 800508c:	20001d28 	.word	0x20001d28
 8005090:	e000ed04 	.word	0xe000ed04

08005094 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800509a:	4b05      	ldr	r3, [pc, #20]	@ (80050b0 <xTaskGetTickCount+0x1c>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80050a0:	687b      	ldr	r3, [r7, #4]
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	370c      	adds	r7, #12
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	20001d1c 	.word	0x20001d1c

080050b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b086      	sub	sp, #24
 80050b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80050ba:	2300      	movs	r3, #0
 80050bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050be:	4b4f      	ldr	r3, [pc, #316]	@ (80051fc <xTaskIncrementTick+0x148>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	f040 8090 	bne.w	80051e8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80050c8:	4b4d      	ldr	r3, [pc, #308]	@ (8005200 <xTaskIncrementTick+0x14c>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	3301      	adds	r3, #1
 80050ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80050d0:	4a4b      	ldr	r2, [pc, #300]	@ (8005200 <xTaskIncrementTick+0x14c>)
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d121      	bne.n	8005120 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80050dc:	4b49      	ldr	r3, [pc, #292]	@ (8005204 <xTaskIncrementTick+0x150>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d00b      	beq.n	80050fe <xTaskIncrementTick+0x4a>
	__asm volatile
 80050e6:	f04f 0310 	mov.w	r3, #16
 80050ea:	f383 8811 	msr	BASEPRI, r3
 80050ee:	f3bf 8f6f 	isb	sy
 80050f2:	f3bf 8f4f 	dsb	sy
 80050f6:	603b      	str	r3, [r7, #0]
}
 80050f8:	bf00      	nop
 80050fa:	bf00      	nop
 80050fc:	e7fd      	b.n	80050fa <xTaskIncrementTick+0x46>
 80050fe:	4b41      	ldr	r3, [pc, #260]	@ (8005204 <xTaskIncrementTick+0x150>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	60fb      	str	r3, [r7, #12]
 8005104:	4b40      	ldr	r3, [pc, #256]	@ (8005208 <xTaskIncrementTick+0x154>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a3e      	ldr	r2, [pc, #248]	@ (8005204 <xTaskIncrementTick+0x150>)
 800510a:	6013      	str	r3, [r2, #0]
 800510c:	4a3e      	ldr	r2, [pc, #248]	@ (8005208 <xTaskIncrementTick+0x154>)
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	6013      	str	r3, [r2, #0]
 8005112:	4b3e      	ldr	r3, [pc, #248]	@ (800520c <xTaskIncrementTick+0x158>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	3301      	adds	r3, #1
 8005118:	4a3c      	ldr	r2, [pc, #240]	@ (800520c <xTaskIncrementTick+0x158>)
 800511a:	6013      	str	r3, [r2, #0]
 800511c:	f000 fae2 	bl	80056e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005120:	4b3b      	ldr	r3, [pc, #236]	@ (8005210 <xTaskIncrementTick+0x15c>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	429a      	cmp	r2, r3
 8005128:	d349      	bcc.n	80051be <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800512a:	4b36      	ldr	r3, [pc, #216]	@ (8005204 <xTaskIncrementTick+0x150>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d104      	bne.n	800513e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005134:	4b36      	ldr	r3, [pc, #216]	@ (8005210 <xTaskIncrementTick+0x15c>)
 8005136:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800513a:	601a      	str	r2, [r3, #0]
					break;
 800513c:	e03f      	b.n	80051be <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800513e:	4b31      	ldr	r3, [pc, #196]	@ (8005204 <xTaskIncrementTick+0x150>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800514e:	693a      	ldr	r2, [r7, #16]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	429a      	cmp	r2, r3
 8005154:	d203      	bcs.n	800515e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005156:	4a2e      	ldr	r2, [pc, #184]	@ (8005210 <xTaskIncrementTick+0x15c>)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800515c:	e02f      	b.n	80051be <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	3304      	adds	r3, #4
 8005162:	4618      	mov	r0, r3
 8005164:	f7fe ff68 	bl	8004038 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800516c:	2b00      	cmp	r3, #0
 800516e:	d004      	beq.n	800517a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	3318      	adds	r3, #24
 8005174:	4618      	mov	r0, r3
 8005176:	f7fe ff5f 	bl	8004038 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800517e:	4b25      	ldr	r3, [pc, #148]	@ (8005214 <xTaskIncrementTick+0x160>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	429a      	cmp	r2, r3
 8005184:	d903      	bls.n	800518e <xTaskIncrementTick+0xda>
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800518a:	4a22      	ldr	r2, [pc, #136]	@ (8005214 <xTaskIncrementTick+0x160>)
 800518c:	6013      	str	r3, [r2, #0]
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005192:	4613      	mov	r3, r2
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	4413      	add	r3, r2
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	4a1f      	ldr	r2, [pc, #124]	@ (8005218 <xTaskIncrementTick+0x164>)
 800519c:	441a      	add	r2, r3
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	3304      	adds	r3, #4
 80051a2:	4619      	mov	r1, r3
 80051a4:	4610      	mov	r0, r2
 80051a6:	f7fe feea 	bl	8003f7e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051ae:	4b1b      	ldr	r3, [pc, #108]	@ (800521c <xTaskIncrementTick+0x168>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d3b8      	bcc.n	800512a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80051b8:	2301      	movs	r3, #1
 80051ba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051bc:	e7b5      	b.n	800512a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80051be:	4b17      	ldr	r3, [pc, #92]	@ (800521c <xTaskIncrementTick+0x168>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051c4:	4914      	ldr	r1, [pc, #80]	@ (8005218 <xTaskIncrementTick+0x164>)
 80051c6:	4613      	mov	r3, r2
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	4413      	add	r3, r2
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	440b      	add	r3, r1
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d901      	bls.n	80051da <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80051d6:	2301      	movs	r3, #1
 80051d8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80051da:	4b11      	ldr	r3, [pc, #68]	@ (8005220 <xTaskIncrementTick+0x16c>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d007      	beq.n	80051f2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80051e2:	2301      	movs	r3, #1
 80051e4:	617b      	str	r3, [r7, #20]
 80051e6:	e004      	b.n	80051f2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80051e8:	4b0e      	ldr	r3, [pc, #56]	@ (8005224 <xTaskIncrementTick+0x170>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	3301      	adds	r3, #1
 80051ee:	4a0d      	ldr	r2, [pc, #52]	@ (8005224 <xTaskIncrementTick+0x170>)
 80051f0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80051f2:	697b      	ldr	r3, [r7, #20]
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3718      	adds	r7, #24
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bd80      	pop	{r7, pc}
 80051fc:	20001d40 	.word	0x20001d40
 8005200:	20001d1c 	.word	0x20001d1c
 8005204:	20001cd0 	.word	0x20001cd0
 8005208:	20001cd4 	.word	0x20001cd4
 800520c:	20001d30 	.word	0x20001d30
 8005210:	20001d38 	.word	0x20001d38
 8005214:	20001d20 	.word	0x20001d20
 8005218:	20001848 	.word	0x20001848
 800521c:	20001844 	.word	0x20001844
 8005220:	20001d2c 	.word	0x20001d2c
 8005224:	20001d28 	.word	0x20001d28

08005228 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005228:	b480      	push	{r7}
 800522a:	b085      	sub	sp, #20
 800522c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800522e:	4b2b      	ldr	r3, [pc, #172]	@ (80052dc <vTaskSwitchContext+0xb4>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d003      	beq.n	800523e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005236:	4b2a      	ldr	r3, [pc, #168]	@ (80052e0 <vTaskSwitchContext+0xb8>)
 8005238:	2201      	movs	r2, #1
 800523a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800523c:	e047      	b.n	80052ce <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800523e:	4b28      	ldr	r3, [pc, #160]	@ (80052e0 <vTaskSwitchContext+0xb8>)
 8005240:	2200      	movs	r2, #0
 8005242:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005244:	4b27      	ldr	r3, [pc, #156]	@ (80052e4 <vTaskSwitchContext+0xbc>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	60fb      	str	r3, [r7, #12]
 800524a:	e011      	b.n	8005270 <vTaskSwitchContext+0x48>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d10b      	bne.n	800526a <vTaskSwitchContext+0x42>
	__asm volatile
 8005252:	f04f 0310 	mov.w	r3, #16
 8005256:	f383 8811 	msr	BASEPRI, r3
 800525a:	f3bf 8f6f 	isb	sy
 800525e:	f3bf 8f4f 	dsb	sy
 8005262:	607b      	str	r3, [r7, #4]
}
 8005264:	bf00      	nop
 8005266:	bf00      	nop
 8005268:	e7fd      	b.n	8005266 <vTaskSwitchContext+0x3e>
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	3b01      	subs	r3, #1
 800526e:	60fb      	str	r3, [r7, #12]
 8005270:	491d      	ldr	r1, [pc, #116]	@ (80052e8 <vTaskSwitchContext+0xc0>)
 8005272:	68fa      	ldr	r2, [r7, #12]
 8005274:	4613      	mov	r3, r2
 8005276:	009b      	lsls	r3, r3, #2
 8005278:	4413      	add	r3, r2
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	440b      	add	r3, r1
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d0e3      	beq.n	800524c <vTaskSwitchContext+0x24>
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	4613      	mov	r3, r2
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	4413      	add	r3, r2
 800528c:	009b      	lsls	r3, r3, #2
 800528e:	4a16      	ldr	r2, [pc, #88]	@ (80052e8 <vTaskSwitchContext+0xc0>)
 8005290:	4413      	add	r3, r2
 8005292:	60bb      	str	r3, [r7, #8]
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	685a      	ldr	r2, [r3, #4]
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	605a      	str	r2, [r3, #4]
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	685a      	ldr	r2, [r3, #4]
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	3308      	adds	r3, #8
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d104      	bne.n	80052b4 <vTaskSwitchContext+0x8c>
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	605a      	str	r2, [r3, #4]
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	4a0c      	ldr	r2, [pc, #48]	@ (80052ec <vTaskSwitchContext+0xc4>)
 80052bc:	6013      	str	r3, [r2, #0]
 80052be:	4a09      	ldr	r2, [pc, #36]	@ (80052e4 <vTaskSwitchContext+0xbc>)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80052c4:	4b09      	ldr	r3, [pc, #36]	@ (80052ec <vTaskSwitchContext+0xc4>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	3354      	adds	r3, #84	@ 0x54
 80052ca:	4a09      	ldr	r2, [pc, #36]	@ (80052f0 <vTaskSwitchContext+0xc8>)
 80052cc:	6013      	str	r3, [r2, #0]
}
 80052ce:	bf00      	nop
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	20001d40 	.word	0x20001d40
 80052e0:	20001d2c 	.word	0x20001d2c
 80052e4:	20001d20 	.word	0x20001d20
 80052e8:	20001848 	.word	0x20001848
 80052ec:	20001844 	.word	0x20001844
 80052f0:	20000010 	.word	0x20000010

080052f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d10b      	bne.n	800531c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005304:	f04f 0310 	mov.w	r3, #16
 8005308:	f383 8811 	msr	BASEPRI, r3
 800530c:	f3bf 8f6f 	isb	sy
 8005310:	f3bf 8f4f 	dsb	sy
 8005314:	60fb      	str	r3, [r7, #12]
}
 8005316:	bf00      	nop
 8005318:	bf00      	nop
 800531a:	e7fd      	b.n	8005318 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800531c:	4b07      	ldr	r3, [pc, #28]	@ (800533c <vTaskPlaceOnEventList+0x48>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	3318      	adds	r3, #24
 8005322:	4619      	mov	r1, r3
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f7fe fe4e 	bl	8003fc6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800532a:	2101      	movs	r1, #1
 800532c:	6838      	ldr	r0, [r7, #0]
 800532e:	f000 fa87 	bl	8005840 <prvAddCurrentTaskToDelayedList>
}
 8005332:	bf00      	nop
 8005334:	3710      	adds	r7, #16
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	20001844 	.word	0x20001844

08005340 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005340:	b580      	push	{r7, lr}
 8005342:	b086      	sub	sp, #24
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d10b      	bne.n	800536a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005352:	f04f 0310 	mov.w	r3, #16
 8005356:	f383 8811 	msr	BASEPRI, r3
 800535a:	f3bf 8f6f 	isb	sy
 800535e:	f3bf 8f4f 	dsb	sy
 8005362:	617b      	str	r3, [r7, #20]
}
 8005364:	bf00      	nop
 8005366:	bf00      	nop
 8005368:	e7fd      	b.n	8005366 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800536a:	4b0a      	ldr	r3, [pc, #40]	@ (8005394 <vTaskPlaceOnEventListRestricted+0x54>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	3318      	adds	r3, #24
 8005370:	4619      	mov	r1, r3
 8005372:	68f8      	ldr	r0, [r7, #12]
 8005374:	f7fe fe03 	bl	8003f7e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d002      	beq.n	8005384 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800537e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005382:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005384:	6879      	ldr	r1, [r7, #4]
 8005386:	68b8      	ldr	r0, [r7, #8]
 8005388:	f000 fa5a 	bl	8005840 <prvAddCurrentTaskToDelayedList>
	}
 800538c:	bf00      	nop
 800538e:	3718      	adds	r7, #24
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}
 8005394:	20001844 	.word	0x20001844

08005398 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b086      	sub	sp, #24
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d10b      	bne.n	80053c6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80053ae:	f04f 0310 	mov.w	r3, #16
 80053b2:	f383 8811 	msr	BASEPRI, r3
 80053b6:	f3bf 8f6f 	isb	sy
 80053ba:	f3bf 8f4f 	dsb	sy
 80053be:	60fb      	str	r3, [r7, #12]
}
 80053c0:	bf00      	nop
 80053c2:	bf00      	nop
 80053c4:	e7fd      	b.n	80053c2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	3318      	adds	r3, #24
 80053ca:	4618      	mov	r0, r3
 80053cc:	f7fe fe34 	bl	8004038 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005448 <xTaskRemoveFromEventList+0xb0>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d11d      	bne.n	8005414 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	3304      	adds	r3, #4
 80053dc:	4618      	mov	r0, r3
 80053de:	f7fe fe2b 	bl	8004038 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053e6:	4b19      	ldr	r3, [pc, #100]	@ (800544c <xTaskRemoveFromEventList+0xb4>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	d903      	bls.n	80053f6 <xTaskRemoveFromEventList+0x5e>
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f2:	4a16      	ldr	r2, [pc, #88]	@ (800544c <xTaskRemoveFromEventList+0xb4>)
 80053f4:	6013      	str	r3, [r2, #0]
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053fa:	4613      	mov	r3, r2
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	4413      	add	r3, r2
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	4a13      	ldr	r2, [pc, #76]	@ (8005450 <xTaskRemoveFromEventList+0xb8>)
 8005404:	441a      	add	r2, r3
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	3304      	adds	r3, #4
 800540a:	4619      	mov	r1, r3
 800540c:	4610      	mov	r0, r2
 800540e:	f7fe fdb6 	bl	8003f7e <vListInsertEnd>
 8005412:	e005      	b.n	8005420 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	3318      	adds	r3, #24
 8005418:	4619      	mov	r1, r3
 800541a:	480e      	ldr	r0, [pc, #56]	@ (8005454 <xTaskRemoveFromEventList+0xbc>)
 800541c:	f7fe fdaf 	bl	8003f7e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005424:	4b0c      	ldr	r3, [pc, #48]	@ (8005458 <xTaskRemoveFromEventList+0xc0>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800542a:	429a      	cmp	r2, r3
 800542c:	d905      	bls.n	800543a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800542e:	2301      	movs	r3, #1
 8005430:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005432:	4b0a      	ldr	r3, [pc, #40]	@ (800545c <xTaskRemoveFromEventList+0xc4>)
 8005434:	2201      	movs	r2, #1
 8005436:	601a      	str	r2, [r3, #0]
 8005438:	e001      	b.n	800543e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800543a:	2300      	movs	r3, #0
 800543c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800543e:	697b      	ldr	r3, [r7, #20]
}
 8005440:	4618      	mov	r0, r3
 8005442:	3718      	adds	r7, #24
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}
 8005448:	20001d40 	.word	0x20001d40
 800544c:	20001d20 	.word	0x20001d20
 8005450:	20001848 	.word	0x20001848
 8005454:	20001cd8 	.word	0x20001cd8
 8005458:	20001844 	.word	0x20001844
 800545c:	20001d2c 	.word	0x20001d2c

08005460 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005468:	4b06      	ldr	r3, [pc, #24]	@ (8005484 <vTaskInternalSetTimeOutState+0x24>)
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005470:	4b05      	ldr	r3, [pc, #20]	@ (8005488 <vTaskInternalSetTimeOutState+0x28>)
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	605a      	str	r2, [r3, #4]
}
 8005478:	bf00      	nop
 800547a:	370c      	adds	r7, #12
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr
 8005484:	20001d30 	.word	0x20001d30
 8005488:	20001d1c 	.word	0x20001d1c

0800548c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b088      	sub	sp, #32
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d10b      	bne.n	80054b4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800549c:	f04f 0310 	mov.w	r3, #16
 80054a0:	f383 8811 	msr	BASEPRI, r3
 80054a4:	f3bf 8f6f 	isb	sy
 80054a8:	f3bf 8f4f 	dsb	sy
 80054ac:	613b      	str	r3, [r7, #16]
}
 80054ae:	bf00      	nop
 80054b0:	bf00      	nop
 80054b2:	e7fd      	b.n	80054b0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d10b      	bne.n	80054d2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80054ba:	f04f 0310 	mov.w	r3, #16
 80054be:	f383 8811 	msr	BASEPRI, r3
 80054c2:	f3bf 8f6f 	isb	sy
 80054c6:	f3bf 8f4f 	dsb	sy
 80054ca:	60fb      	str	r3, [r7, #12]
}
 80054cc:	bf00      	nop
 80054ce:	bf00      	nop
 80054d0:	e7fd      	b.n	80054ce <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80054d2:	f000 fe91 	bl	80061f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80054d6:	4b1d      	ldr	r3, [pc, #116]	@ (800554c <xTaskCheckForTimeOut+0xc0>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	69ba      	ldr	r2, [r7, #24]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054ee:	d102      	bne.n	80054f6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80054f0:	2300      	movs	r3, #0
 80054f2:	61fb      	str	r3, [r7, #28]
 80054f4:	e023      	b.n	800553e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	4b15      	ldr	r3, [pc, #84]	@ (8005550 <xTaskCheckForTimeOut+0xc4>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	429a      	cmp	r2, r3
 8005500:	d007      	beq.n	8005512 <xTaskCheckForTimeOut+0x86>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	69ba      	ldr	r2, [r7, #24]
 8005508:	429a      	cmp	r2, r3
 800550a:	d302      	bcc.n	8005512 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800550c:	2301      	movs	r3, #1
 800550e:	61fb      	str	r3, [r7, #28]
 8005510:	e015      	b.n	800553e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	697a      	ldr	r2, [r7, #20]
 8005518:	429a      	cmp	r2, r3
 800551a:	d20b      	bcs.n	8005534 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	1ad2      	subs	r2, r2, r3
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f7ff ff99 	bl	8005460 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800552e:	2300      	movs	r3, #0
 8005530:	61fb      	str	r3, [r7, #28]
 8005532:	e004      	b.n	800553e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	2200      	movs	r2, #0
 8005538:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800553a:	2301      	movs	r3, #1
 800553c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800553e:	f000 fe8d 	bl	800625c <vPortExitCritical>

	return xReturn;
 8005542:	69fb      	ldr	r3, [r7, #28]
}
 8005544:	4618      	mov	r0, r3
 8005546:	3720      	adds	r7, #32
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	20001d1c 	.word	0x20001d1c
 8005550:	20001d30 	.word	0x20001d30

08005554 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005554:	b480      	push	{r7}
 8005556:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005558:	4b03      	ldr	r3, [pc, #12]	@ (8005568 <vTaskMissedYield+0x14>)
 800555a:	2201      	movs	r2, #1
 800555c:	601a      	str	r2, [r3, #0]
}
 800555e:	bf00      	nop
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr
 8005568:	20001d2c 	.word	0x20001d2c

0800556c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b082      	sub	sp, #8
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005574:	f000 f852 	bl	800561c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005578:	4b06      	ldr	r3, [pc, #24]	@ (8005594 <prvIdleTask+0x28>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d9f9      	bls.n	8005574 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005580:	4b05      	ldr	r3, [pc, #20]	@ (8005598 <prvIdleTask+0x2c>)
 8005582:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005586:	601a      	str	r2, [r3, #0]
 8005588:	f3bf 8f4f 	dsb	sy
 800558c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005590:	e7f0      	b.n	8005574 <prvIdleTask+0x8>
 8005592:	bf00      	nop
 8005594:	20001848 	.word	0x20001848
 8005598:	e000ed04 	.word	0xe000ed04

0800559c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80055a2:	2300      	movs	r3, #0
 80055a4:	607b      	str	r3, [r7, #4]
 80055a6:	e00c      	b.n	80055c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	4613      	mov	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	4413      	add	r3, r2
 80055b0:	009b      	lsls	r3, r3, #2
 80055b2:	4a12      	ldr	r2, [pc, #72]	@ (80055fc <prvInitialiseTaskLists+0x60>)
 80055b4:	4413      	add	r3, r2
 80055b6:	4618      	mov	r0, r3
 80055b8:	f7fe fcb4 	bl	8003f24 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	3301      	adds	r3, #1
 80055c0:	607b      	str	r3, [r7, #4]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2b37      	cmp	r3, #55	@ 0x37
 80055c6:	d9ef      	bls.n	80055a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80055c8:	480d      	ldr	r0, [pc, #52]	@ (8005600 <prvInitialiseTaskLists+0x64>)
 80055ca:	f7fe fcab 	bl	8003f24 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80055ce:	480d      	ldr	r0, [pc, #52]	@ (8005604 <prvInitialiseTaskLists+0x68>)
 80055d0:	f7fe fca8 	bl	8003f24 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80055d4:	480c      	ldr	r0, [pc, #48]	@ (8005608 <prvInitialiseTaskLists+0x6c>)
 80055d6:	f7fe fca5 	bl	8003f24 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80055da:	480c      	ldr	r0, [pc, #48]	@ (800560c <prvInitialiseTaskLists+0x70>)
 80055dc:	f7fe fca2 	bl	8003f24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80055e0:	480b      	ldr	r0, [pc, #44]	@ (8005610 <prvInitialiseTaskLists+0x74>)
 80055e2:	f7fe fc9f 	bl	8003f24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80055e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005614 <prvInitialiseTaskLists+0x78>)
 80055e8:	4a05      	ldr	r2, [pc, #20]	@ (8005600 <prvInitialiseTaskLists+0x64>)
 80055ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80055ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005618 <prvInitialiseTaskLists+0x7c>)
 80055ee:	4a05      	ldr	r2, [pc, #20]	@ (8005604 <prvInitialiseTaskLists+0x68>)
 80055f0:	601a      	str	r2, [r3, #0]
}
 80055f2:	bf00      	nop
 80055f4:	3708      	adds	r7, #8
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
 80055fa:	bf00      	nop
 80055fc:	20001848 	.word	0x20001848
 8005600:	20001ca8 	.word	0x20001ca8
 8005604:	20001cbc 	.word	0x20001cbc
 8005608:	20001cd8 	.word	0x20001cd8
 800560c:	20001cec 	.word	0x20001cec
 8005610:	20001d04 	.word	0x20001d04
 8005614:	20001cd0 	.word	0x20001cd0
 8005618:	20001cd4 	.word	0x20001cd4

0800561c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005622:	e019      	b.n	8005658 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005624:	f000 fde8 	bl	80061f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005628:	4b10      	ldr	r3, [pc, #64]	@ (800566c <prvCheckTasksWaitingTermination+0x50>)
 800562a:	68db      	ldr	r3, [r3, #12]
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	3304      	adds	r3, #4
 8005634:	4618      	mov	r0, r3
 8005636:	f7fe fcff 	bl	8004038 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800563a:	4b0d      	ldr	r3, [pc, #52]	@ (8005670 <prvCheckTasksWaitingTermination+0x54>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	3b01      	subs	r3, #1
 8005640:	4a0b      	ldr	r2, [pc, #44]	@ (8005670 <prvCheckTasksWaitingTermination+0x54>)
 8005642:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005644:	4b0b      	ldr	r3, [pc, #44]	@ (8005674 <prvCheckTasksWaitingTermination+0x58>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	3b01      	subs	r3, #1
 800564a:	4a0a      	ldr	r2, [pc, #40]	@ (8005674 <prvCheckTasksWaitingTermination+0x58>)
 800564c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800564e:	f000 fe05 	bl	800625c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 f810 	bl	8005678 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005658:	4b06      	ldr	r3, [pc, #24]	@ (8005674 <prvCheckTasksWaitingTermination+0x58>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d1e1      	bne.n	8005624 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005660:	bf00      	nop
 8005662:	bf00      	nop
 8005664:	3708      	adds	r7, #8
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
 800566a:	bf00      	nop
 800566c:	20001cec 	.word	0x20001cec
 8005670:	20001d18 	.word	0x20001d18
 8005674:	20001d00 	.word	0x20001d00

08005678 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	3354      	adds	r3, #84	@ 0x54
 8005684:	4618      	mov	r0, r3
 8005686:	f001 f9e7 	bl	8006a58 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005690:	2b00      	cmp	r3, #0
 8005692:	d108      	bne.n	80056a6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005698:	4618      	mov	r0, r3
 800569a:	f000 fecf 	bl	800643c <vPortFree>
				vPortFree( pxTCB );
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f000 fecc 	bl	800643c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80056a4:	e019      	b.n	80056da <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d103      	bne.n	80056b8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 fec3 	bl	800643c <vPortFree>
	}
 80056b6:	e010      	b.n	80056da <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80056be:	2b02      	cmp	r3, #2
 80056c0:	d00b      	beq.n	80056da <prvDeleteTCB+0x62>
	__asm volatile
 80056c2:	f04f 0310 	mov.w	r3, #16
 80056c6:	f383 8811 	msr	BASEPRI, r3
 80056ca:	f3bf 8f6f 	isb	sy
 80056ce:	f3bf 8f4f 	dsb	sy
 80056d2:	60fb      	str	r3, [r7, #12]
}
 80056d4:	bf00      	nop
 80056d6:	bf00      	nop
 80056d8:	e7fd      	b.n	80056d6 <prvDeleteTCB+0x5e>
	}
 80056da:	bf00      	nop
 80056dc:	3710      	adds	r7, #16
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
	...

080056e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056ea:	4b0c      	ldr	r3, [pc, #48]	@ (800571c <prvResetNextTaskUnblockTime+0x38>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d104      	bne.n	80056fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80056f4:	4b0a      	ldr	r3, [pc, #40]	@ (8005720 <prvResetNextTaskUnblockTime+0x3c>)
 80056f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80056fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80056fc:	e008      	b.n	8005710 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056fe:	4b07      	ldr	r3, [pc, #28]	@ (800571c <prvResetNextTaskUnblockTime+0x38>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	68db      	ldr	r3, [r3, #12]
 8005706:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	4a04      	ldr	r2, [pc, #16]	@ (8005720 <prvResetNextTaskUnblockTime+0x3c>)
 800570e:	6013      	str	r3, [r2, #0]
}
 8005710:	bf00      	nop
 8005712:	370c      	adds	r7, #12
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr
 800571c:	20001cd0 	.word	0x20001cd0
 8005720:	20001d38 	.word	0x20001d38

08005724 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800572a:	4b0b      	ldr	r3, [pc, #44]	@ (8005758 <xTaskGetSchedulerState+0x34>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d102      	bne.n	8005738 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005732:	2301      	movs	r3, #1
 8005734:	607b      	str	r3, [r7, #4]
 8005736:	e008      	b.n	800574a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005738:	4b08      	ldr	r3, [pc, #32]	@ (800575c <xTaskGetSchedulerState+0x38>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d102      	bne.n	8005746 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005740:	2302      	movs	r3, #2
 8005742:	607b      	str	r3, [r7, #4]
 8005744:	e001      	b.n	800574a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005746:	2300      	movs	r3, #0
 8005748:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800574a:	687b      	ldr	r3, [r7, #4]
	}
 800574c:	4618      	mov	r0, r3
 800574e:	370c      	adds	r7, #12
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr
 8005758:	20001d24 	.word	0x20001d24
 800575c:	20001d40 	.word	0x20001d40

08005760 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005760:	b580      	push	{r7, lr}
 8005762:	b086      	sub	sp, #24
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800576c:	2300      	movs	r3, #0
 800576e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d058      	beq.n	8005828 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005776:	4b2f      	ldr	r3, [pc, #188]	@ (8005834 <xTaskPriorityDisinherit+0xd4>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	693a      	ldr	r2, [r7, #16]
 800577c:	429a      	cmp	r2, r3
 800577e:	d00b      	beq.n	8005798 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005780:	f04f 0310 	mov.w	r3, #16
 8005784:	f383 8811 	msr	BASEPRI, r3
 8005788:	f3bf 8f6f 	isb	sy
 800578c:	f3bf 8f4f 	dsb	sy
 8005790:	60fb      	str	r3, [r7, #12]
}
 8005792:	bf00      	nop
 8005794:	bf00      	nop
 8005796:	e7fd      	b.n	8005794 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800579c:	2b00      	cmp	r3, #0
 800579e:	d10b      	bne.n	80057b8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80057a0:	f04f 0310 	mov.w	r3, #16
 80057a4:	f383 8811 	msr	BASEPRI, r3
 80057a8:	f3bf 8f6f 	isb	sy
 80057ac:	f3bf 8f4f 	dsb	sy
 80057b0:	60bb      	str	r3, [r7, #8]
}
 80057b2:	bf00      	nop
 80057b4:	bf00      	nop
 80057b6:	e7fd      	b.n	80057b4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057bc:	1e5a      	subs	r2, r3, #1
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d02c      	beq.n	8005828 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d128      	bne.n	8005828 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	3304      	adds	r3, #4
 80057da:	4618      	mov	r0, r3
 80057dc:	f7fe fc2c 	bl	8004038 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005838 <xTaskPriorityDisinherit+0xd8>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d903      	bls.n	8005808 <xTaskPriorityDisinherit+0xa8>
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005804:	4a0c      	ldr	r2, [pc, #48]	@ (8005838 <xTaskPriorityDisinherit+0xd8>)
 8005806:	6013      	str	r3, [r2, #0]
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800580c:	4613      	mov	r3, r2
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	4413      	add	r3, r2
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	4a09      	ldr	r2, [pc, #36]	@ (800583c <xTaskPriorityDisinherit+0xdc>)
 8005816:	441a      	add	r2, r3
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	3304      	adds	r3, #4
 800581c:	4619      	mov	r1, r3
 800581e:	4610      	mov	r0, r2
 8005820:	f7fe fbad 	bl	8003f7e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005824:	2301      	movs	r3, #1
 8005826:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005828:	697b      	ldr	r3, [r7, #20]
	}
 800582a:	4618      	mov	r0, r3
 800582c:	3718      	adds	r7, #24
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	20001844 	.word	0x20001844
 8005838:	20001d20 	.word	0x20001d20
 800583c:	20001848 	.word	0x20001848

08005840 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800584a:	4b21      	ldr	r3, [pc, #132]	@ (80058d0 <prvAddCurrentTaskToDelayedList+0x90>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005850:	4b20      	ldr	r3, [pc, #128]	@ (80058d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	3304      	adds	r3, #4
 8005856:	4618      	mov	r0, r3
 8005858:	f7fe fbee 	bl	8004038 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005862:	d10a      	bne.n	800587a <prvAddCurrentTaskToDelayedList+0x3a>
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d007      	beq.n	800587a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800586a:	4b1a      	ldr	r3, [pc, #104]	@ (80058d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	3304      	adds	r3, #4
 8005870:	4619      	mov	r1, r3
 8005872:	4819      	ldr	r0, [pc, #100]	@ (80058d8 <prvAddCurrentTaskToDelayedList+0x98>)
 8005874:	f7fe fb83 	bl	8003f7e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005878:	e026      	b.n	80058c8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800587a:	68fa      	ldr	r2, [r7, #12]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	4413      	add	r3, r2
 8005880:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005882:	4b14      	ldr	r3, [pc, #80]	@ (80058d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68ba      	ldr	r2, [r7, #8]
 8005888:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800588a:	68ba      	ldr	r2, [r7, #8]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	429a      	cmp	r2, r3
 8005890:	d209      	bcs.n	80058a6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005892:	4b12      	ldr	r3, [pc, #72]	@ (80058dc <prvAddCurrentTaskToDelayedList+0x9c>)
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	4b0f      	ldr	r3, [pc, #60]	@ (80058d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	3304      	adds	r3, #4
 800589c:	4619      	mov	r1, r3
 800589e:	4610      	mov	r0, r2
 80058a0:	f7fe fb91 	bl	8003fc6 <vListInsert>
}
 80058a4:	e010      	b.n	80058c8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80058a6:	4b0e      	ldr	r3, [pc, #56]	@ (80058e0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	4b0a      	ldr	r3, [pc, #40]	@ (80058d4 <prvAddCurrentTaskToDelayedList+0x94>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	3304      	adds	r3, #4
 80058b0:	4619      	mov	r1, r3
 80058b2:	4610      	mov	r0, r2
 80058b4:	f7fe fb87 	bl	8003fc6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80058b8:	4b0a      	ldr	r3, [pc, #40]	@ (80058e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68ba      	ldr	r2, [r7, #8]
 80058be:	429a      	cmp	r2, r3
 80058c0:	d202      	bcs.n	80058c8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80058c2:	4a08      	ldr	r2, [pc, #32]	@ (80058e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	6013      	str	r3, [r2, #0]
}
 80058c8:	bf00      	nop
 80058ca:	3710      	adds	r7, #16
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	20001d1c 	.word	0x20001d1c
 80058d4:	20001844 	.word	0x20001844
 80058d8:	20001d04 	.word	0x20001d04
 80058dc:	20001cd4 	.word	0x20001cd4
 80058e0:	20001cd0 	.word	0x20001cd0
 80058e4:	20001d38 	.word	0x20001d38

080058e8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b08a      	sub	sp, #40	@ 0x28
 80058ec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80058ee:	2300      	movs	r3, #0
 80058f0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80058f2:	f000 fb13 	bl	8005f1c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80058f6:	4b1d      	ldr	r3, [pc, #116]	@ (800596c <xTimerCreateTimerTask+0x84>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d021      	beq.n	8005942 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80058fe:	2300      	movs	r3, #0
 8005900:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005902:	2300      	movs	r3, #0
 8005904:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005906:	1d3a      	adds	r2, r7, #4
 8005908:	f107 0108 	add.w	r1, r7, #8
 800590c:	f107 030c 	add.w	r3, r7, #12
 8005910:	4618      	mov	r0, r3
 8005912:	f7fe faed 	bl	8003ef0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005916:	6879      	ldr	r1, [r7, #4]
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	68fa      	ldr	r2, [r7, #12]
 800591c:	9202      	str	r2, [sp, #8]
 800591e:	9301      	str	r3, [sp, #4]
 8005920:	2302      	movs	r3, #2
 8005922:	9300      	str	r3, [sp, #0]
 8005924:	2300      	movs	r3, #0
 8005926:	460a      	mov	r2, r1
 8005928:	4911      	ldr	r1, [pc, #68]	@ (8005970 <xTimerCreateTimerTask+0x88>)
 800592a:	4812      	ldr	r0, [pc, #72]	@ (8005974 <xTimerCreateTimerTask+0x8c>)
 800592c:	f7ff f8a8 	bl	8004a80 <xTaskCreateStatic>
 8005930:	4603      	mov	r3, r0
 8005932:	4a11      	ldr	r2, [pc, #68]	@ (8005978 <xTimerCreateTimerTask+0x90>)
 8005934:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005936:	4b10      	ldr	r3, [pc, #64]	@ (8005978 <xTimerCreateTimerTask+0x90>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d001      	beq.n	8005942 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800593e:	2301      	movs	r3, #1
 8005940:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d10b      	bne.n	8005960 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005948:	f04f 0310 	mov.w	r3, #16
 800594c:	f383 8811 	msr	BASEPRI, r3
 8005950:	f3bf 8f6f 	isb	sy
 8005954:	f3bf 8f4f 	dsb	sy
 8005958:	613b      	str	r3, [r7, #16]
}
 800595a:	bf00      	nop
 800595c:	bf00      	nop
 800595e:	e7fd      	b.n	800595c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005960:	697b      	ldr	r3, [r7, #20]
}
 8005962:	4618      	mov	r0, r3
 8005964:	3718      	adds	r7, #24
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop
 800596c:	20001d74 	.word	0x20001d74
 8005970:	08007420 	.word	0x08007420
 8005974:	08005ab5 	.word	0x08005ab5
 8005978:	20001d78 	.word	0x20001d78

0800597c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b08a      	sub	sp, #40	@ 0x28
 8005980:	af00      	add	r7, sp, #0
 8005982:	60f8      	str	r0, [r7, #12]
 8005984:	60b9      	str	r1, [r7, #8]
 8005986:	607a      	str	r2, [r7, #4]
 8005988:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800598a:	2300      	movs	r3, #0
 800598c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d10b      	bne.n	80059ac <xTimerGenericCommand+0x30>
	__asm volatile
 8005994:	f04f 0310 	mov.w	r3, #16
 8005998:	f383 8811 	msr	BASEPRI, r3
 800599c:	f3bf 8f6f 	isb	sy
 80059a0:	f3bf 8f4f 	dsb	sy
 80059a4:	623b      	str	r3, [r7, #32]
}
 80059a6:	bf00      	nop
 80059a8:	bf00      	nop
 80059aa:	e7fd      	b.n	80059a8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80059ac:	4b19      	ldr	r3, [pc, #100]	@ (8005a14 <xTimerGenericCommand+0x98>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d02a      	beq.n	8005a0a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	2b05      	cmp	r3, #5
 80059c4:	dc18      	bgt.n	80059f8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80059c6:	f7ff fead 	bl	8005724 <xTaskGetSchedulerState>
 80059ca:	4603      	mov	r3, r0
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	d109      	bne.n	80059e4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80059d0:	4b10      	ldr	r3, [pc, #64]	@ (8005a14 <xTimerGenericCommand+0x98>)
 80059d2:	6818      	ldr	r0, [r3, #0]
 80059d4:	f107 0110 	add.w	r1, r7, #16
 80059d8:	2300      	movs	r3, #0
 80059da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059dc:	f7fe fc60 	bl	80042a0 <xQueueGenericSend>
 80059e0:	6278      	str	r0, [r7, #36]	@ 0x24
 80059e2:	e012      	b.n	8005a0a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80059e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005a14 <xTimerGenericCommand+0x98>)
 80059e6:	6818      	ldr	r0, [r3, #0]
 80059e8:	f107 0110 	add.w	r1, r7, #16
 80059ec:	2300      	movs	r3, #0
 80059ee:	2200      	movs	r2, #0
 80059f0:	f7fe fc56 	bl	80042a0 <xQueueGenericSend>
 80059f4:	6278      	str	r0, [r7, #36]	@ 0x24
 80059f6:	e008      	b.n	8005a0a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80059f8:	4b06      	ldr	r3, [pc, #24]	@ (8005a14 <xTimerGenericCommand+0x98>)
 80059fa:	6818      	ldr	r0, [r3, #0]
 80059fc:	f107 0110 	add.w	r1, r7, #16
 8005a00:	2300      	movs	r3, #0
 8005a02:	683a      	ldr	r2, [r7, #0]
 8005a04:	f7fe fd4e 	bl	80044a4 <xQueueGenericSendFromISR>
 8005a08:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3728      	adds	r7, #40	@ 0x28
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}
 8005a14:	20001d74 	.word	0x20001d74

08005a18 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b088      	sub	sp, #32
 8005a1c:	af02      	add	r7, sp, #8
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a22:	4b23      	ldr	r3, [pc, #140]	@ (8005ab0 <prvProcessExpiredTimer+0x98>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	3304      	adds	r3, #4
 8005a30:	4618      	mov	r0, r3
 8005a32:	f7fe fb01 	bl	8004038 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a3c:	f003 0304 	and.w	r3, r3, #4
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d023      	beq.n	8005a8c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	699a      	ldr	r2, [r3, #24]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	18d1      	adds	r1, r2, r3
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	683a      	ldr	r2, [r7, #0]
 8005a50:	6978      	ldr	r0, [r7, #20]
 8005a52:	f000 f8d5 	bl	8005c00 <prvInsertTimerInActiveList>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d020      	beq.n	8005a9e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	9300      	str	r3, [sp, #0]
 8005a60:	2300      	movs	r3, #0
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	2100      	movs	r1, #0
 8005a66:	6978      	ldr	r0, [r7, #20]
 8005a68:	f7ff ff88 	bl	800597c <xTimerGenericCommand>
 8005a6c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d114      	bne.n	8005a9e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005a74:	f04f 0310 	mov.w	r3, #16
 8005a78:	f383 8811 	msr	BASEPRI, r3
 8005a7c:	f3bf 8f6f 	isb	sy
 8005a80:	f3bf 8f4f 	dsb	sy
 8005a84:	60fb      	str	r3, [r7, #12]
}
 8005a86:	bf00      	nop
 8005a88:	bf00      	nop
 8005a8a:	e7fd      	b.n	8005a88 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a92:	f023 0301 	bic.w	r3, r3, #1
 8005a96:	b2da      	uxtb	r2, r3
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	6a1b      	ldr	r3, [r3, #32]
 8005aa2:	6978      	ldr	r0, [r7, #20]
 8005aa4:	4798      	blx	r3
}
 8005aa6:	bf00      	nop
 8005aa8:	3718      	adds	r7, #24
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	20001d6c 	.word	0x20001d6c

08005ab4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005abc:	f107 0308 	add.w	r3, r7, #8
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f000 f859 	bl	8005b78 <prvGetNextExpireTime>
 8005ac6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	4619      	mov	r1, r3
 8005acc:	68f8      	ldr	r0, [r7, #12]
 8005ace:	f000 f805 	bl	8005adc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005ad2:	f000 f8d7 	bl	8005c84 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005ad6:	bf00      	nop
 8005ad8:	e7f0      	b.n	8005abc <prvTimerTask+0x8>
	...

08005adc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005ae6:	f7ff fa29 	bl	8004f3c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005aea:	f107 0308 	add.w	r3, r7, #8
 8005aee:	4618      	mov	r0, r3
 8005af0:	f000 f866 	bl	8005bc0 <prvSampleTimeNow>
 8005af4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d130      	bne.n	8005b5e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d10a      	bne.n	8005b18 <prvProcessTimerOrBlockTask+0x3c>
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d806      	bhi.n	8005b18 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005b0a:	f7ff fa25 	bl	8004f58 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005b0e:	68f9      	ldr	r1, [r7, #12]
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f7ff ff81 	bl	8005a18 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005b16:	e024      	b.n	8005b62 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d008      	beq.n	8005b30 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005b1e:	4b13      	ldr	r3, [pc, #76]	@ (8005b6c <prvProcessTimerOrBlockTask+0x90>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d101      	bne.n	8005b2c <prvProcessTimerOrBlockTask+0x50>
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e000      	b.n	8005b2e <prvProcessTimerOrBlockTask+0x52>
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005b30:	4b0f      	ldr	r3, [pc, #60]	@ (8005b70 <prvProcessTimerOrBlockTask+0x94>)
 8005b32:	6818      	ldr	r0, [r3, #0]
 8005b34:	687a      	ldr	r2, [r7, #4]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	683a      	ldr	r2, [r7, #0]
 8005b3c:	4619      	mov	r1, r3
 8005b3e:	f7fe ff6b 	bl	8004a18 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005b42:	f7ff fa09 	bl	8004f58 <xTaskResumeAll>
 8005b46:	4603      	mov	r3, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d10a      	bne.n	8005b62 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005b4c:	4b09      	ldr	r3, [pc, #36]	@ (8005b74 <prvProcessTimerOrBlockTask+0x98>)
 8005b4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b52:	601a      	str	r2, [r3, #0]
 8005b54:	f3bf 8f4f 	dsb	sy
 8005b58:	f3bf 8f6f 	isb	sy
}
 8005b5c:	e001      	b.n	8005b62 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005b5e:	f7ff f9fb 	bl	8004f58 <xTaskResumeAll>
}
 8005b62:	bf00      	nop
 8005b64:	3710      	adds	r7, #16
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	20001d70 	.word	0x20001d70
 8005b70:	20001d74 	.word	0x20001d74
 8005b74:	e000ed04 	.word	0xe000ed04

08005b78 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005b80:	4b0e      	ldr	r3, [pc, #56]	@ (8005bbc <prvGetNextExpireTime+0x44>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d101      	bne.n	8005b8e <prvGetNextExpireTime+0x16>
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	e000      	b.n	8005b90 <prvGetNextExpireTime+0x18>
 8005b8e:	2200      	movs	r2, #0
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d105      	bne.n	8005ba8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005b9c:	4b07      	ldr	r3, [pc, #28]	@ (8005bbc <prvGetNextExpireTime+0x44>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	60fb      	str	r3, [r7, #12]
 8005ba6:	e001      	b.n	8005bac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005bac:	68fb      	ldr	r3, [r7, #12]
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3714      	adds	r7, #20
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr
 8005bba:	bf00      	nop
 8005bbc:	20001d6c 	.word	0x20001d6c

08005bc0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b084      	sub	sp, #16
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005bc8:	f7ff fa64 	bl	8005094 <xTaskGetTickCount>
 8005bcc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005bce:	4b0b      	ldr	r3, [pc, #44]	@ (8005bfc <prvSampleTimeNow+0x3c>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d205      	bcs.n	8005be4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005bd8:	f000 f93a 	bl	8005e50 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	601a      	str	r2, [r3, #0]
 8005be2:	e002      	b.n	8005bea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005bea:	4a04      	ldr	r2, [pc, #16]	@ (8005bfc <prvSampleTimeNow+0x3c>)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3710      	adds	r7, #16
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	20001d7c 	.word	0x20001d7c

08005c00 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b086      	sub	sp, #24
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	60f8      	str	r0, [r7, #12]
 8005c08:	60b9      	str	r1, [r7, #8]
 8005c0a:	607a      	str	r2, [r7, #4]
 8005c0c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	68ba      	ldr	r2, [r7, #8]
 8005c16:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	68fa      	ldr	r2, [r7, #12]
 8005c1c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005c1e:	68ba      	ldr	r2, [r7, #8]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d812      	bhi.n	8005c4c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	1ad2      	subs	r2, r2, r3
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d302      	bcc.n	8005c3a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005c34:	2301      	movs	r3, #1
 8005c36:	617b      	str	r3, [r7, #20]
 8005c38:	e01b      	b.n	8005c72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005c3a:	4b10      	ldr	r3, [pc, #64]	@ (8005c7c <prvInsertTimerInActiveList+0x7c>)
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	3304      	adds	r3, #4
 8005c42:	4619      	mov	r1, r3
 8005c44:	4610      	mov	r0, r2
 8005c46:	f7fe f9be 	bl	8003fc6 <vListInsert>
 8005c4a:	e012      	b.n	8005c72 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d206      	bcs.n	8005c62 <prvInsertTimerInActiveList+0x62>
 8005c54:	68ba      	ldr	r2, [r7, #8]
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d302      	bcc.n	8005c62 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	617b      	str	r3, [r7, #20]
 8005c60:	e007      	b.n	8005c72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005c62:	4b07      	ldr	r3, [pc, #28]	@ (8005c80 <prvInsertTimerInActiveList+0x80>)
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	3304      	adds	r3, #4
 8005c6a:	4619      	mov	r1, r3
 8005c6c:	4610      	mov	r0, r2
 8005c6e:	f7fe f9aa 	bl	8003fc6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005c72:	697b      	ldr	r3, [r7, #20]
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3718      	adds	r7, #24
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	20001d70 	.word	0x20001d70
 8005c80:	20001d6c 	.word	0x20001d6c

08005c84 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b08e      	sub	sp, #56	@ 0x38
 8005c88:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005c8a:	e0ce      	b.n	8005e2a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	da19      	bge.n	8005cc6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005c92:	1d3b      	adds	r3, r7, #4
 8005c94:	3304      	adds	r3, #4
 8005c96:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d10b      	bne.n	8005cb6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005c9e:	f04f 0310 	mov.w	r3, #16
 8005ca2:	f383 8811 	msr	BASEPRI, r3
 8005ca6:	f3bf 8f6f 	isb	sy
 8005caa:	f3bf 8f4f 	dsb	sy
 8005cae:	61fb      	str	r3, [r7, #28]
}
 8005cb0:	bf00      	nop
 8005cb2:	bf00      	nop
 8005cb4:	e7fd      	b.n	8005cb2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cbc:	6850      	ldr	r0, [r2, #4]
 8005cbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cc0:	6892      	ldr	r2, [r2, #8]
 8005cc2:	4611      	mov	r1, r2
 8005cc4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	f2c0 80ae 	blt.w	8005e2a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cd4:	695b      	ldr	r3, [r3, #20]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d004      	beq.n	8005ce4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cdc:	3304      	adds	r3, #4
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f7fe f9aa 	bl	8004038 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005ce4:	463b      	mov	r3, r7
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f7ff ff6a 	bl	8005bc0 <prvSampleTimeNow>
 8005cec:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2b09      	cmp	r3, #9
 8005cf2:	f200 8097 	bhi.w	8005e24 <prvProcessReceivedCommands+0x1a0>
 8005cf6:	a201      	add	r2, pc, #4	@ (adr r2, 8005cfc <prvProcessReceivedCommands+0x78>)
 8005cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cfc:	08005d25 	.word	0x08005d25
 8005d00:	08005d25 	.word	0x08005d25
 8005d04:	08005d25 	.word	0x08005d25
 8005d08:	08005d9b 	.word	0x08005d9b
 8005d0c:	08005daf 	.word	0x08005daf
 8005d10:	08005dfb 	.word	0x08005dfb
 8005d14:	08005d25 	.word	0x08005d25
 8005d18:	08005d25 	.word	0x08005d25
 8005d1c:	08005d9b 	.word	0x08005d9b
 8005d20:	08005daf 	.word	0x08005daf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d2a:	f043 0301 	orr.w	r3, r3, #1
 8005d2e:	b2da      	uxtb	r2, r3
 8005d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005d36:	68ba      	ldr	r2, [r7, #8]
 8005d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d3a:	699b      	ldr	r3, [r3, #24]
 8005d3c:	18d1      	adds	r1, r2, r3
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d44:	f7ff ff5c 	bl	8005c00 <prvInsertTimerInActiveList>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d06c      	beq.n	8005e28 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d50:	6a1b      	ldr	r3, [r3, #32]
 8005d52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d54:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d5c:	f003 0304 	and.w	r3, r3, #4
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d061      	beq.n	8005e28 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005d64:	68ba      	ldr	r2, [r7, #8]
 8005d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d68:	699b      	ldr	r3, [r3, #24]
 8005d6a:	441a      	add	r2, r3
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	9300      	str	r3, [sp, #0]
 8005d70:	2300      	movs	r3, #0
 8005d72:	2100      	movs	r1, #0
 8005d74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d76:	f7ff fe01 	bl	800597c <xTimerGenericCommand>
 8005d7a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005d7c:	6a3b      	ldr	r3, [r7, #32]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d152      	bne.n	8005e28 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005d82:	f04f 0310 	mov.w	r3, #16
 8005d86:	f383 8811 	msr	BASEPRI, r3
 8005d8a:	f3bf 8f6f 	isb	sy
 8005d8e:	f3bf 8f4f 	dsb	sy
 8005d92:	61bb      	str	r3, [r7, #24]
}
 8005d94:	bf00      	nop
 8005d96:	bf00      	nop
 8005d98:	e7fd      	b.n	8005d96 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005da0:	f023 0301 	bic.w	r3, r3, #1
 8005da4:	b2da      	uxtb	r2, r3
 8005da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005dac:	e03d      	b.n	8005e2a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005db4:	f043 0301 	orr.w	r3, r3, #1
 8005db8:	b2da      	uxtb	r2, r3
 8005dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dbc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005dc0:	68ba      	ldr	r2, [r7, #8]
 8005dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dc4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dc8:	699b      	ldr	r3, [r3, #24]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d10b      	bne.n	8005de6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005dce:	f04f 0310 	mov.w	r3, #16
 8005dd2:	f383 8811 	msr	BASEPRI, r3
 8005dd6:	f3bf 8f6f 	isb	sy
 8005dda:	f3bf 8f4f 	dsb	sy
 8005dde:	617b      	str	r3, [r7, #20]
}
 8005de0:	bf00      	nop
 8005de2:	bf00      	nop
 8005de4:	e7fd      	b.n	8005de2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005de8:	699a      	ldr	r2, [r3, #24]
 8005dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dec:	18d1      	adds	r1, r2, r3
 8005dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005df2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005df4:	f7ff ff04 	bl	8005c00 <prvInsertTimerInActiveList>
					break;
 8005df8:	e017      	b.n	8005e2a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dfc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e00:	f003 0302 	and.w	r3, r3, #2
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d103      	bne.n	8005e10 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005e08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e0a:	f000 fb17 	bl	800643c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005e0e:	e00c      	b.n	8005e2a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e16:	f023 0301 	bic.w	r3, r3, #1
 8005e1a:	b2da      	uxtb	r2, r3
 8005e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005e22:	e002      	b.n	8005e2a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005e24:	bf00      	nop
 8005e26:	e000      	b.n	8005e2a <prvProcessReceivedCommands+0x1a6>
					break;
 8005e28:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005e2a:	4b08      	ldr	r3, [pc, #32]	@ (8005e4c <prvProcessReceivedCommands+0x1c8>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	1d39      	adds	r1, r7, #4
 8005e30:	2200      	movs	r2, #0
 8005e32:	4618      	mov	r0, r3
 8005e34:	f7fe fbd4 	bl	80045e0 <xQueueReceive>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	f47f af26 	bne.w	8005c8c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005e40:	bf00      	nop
 8005e42:	bf00      	nop
 8005e44:	3730      	adds	r7, #48	@ 0x30
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
 8005e4a:	bf00      	nop
 8005e4c:	20001d74 	.word	0x20001d74

08005e50 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b088      	sub	sp, #32
 8005e54:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005e56:	e049      	b.n	8005eec <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005e58:	4b2e      	ldr	r3, [pc, #184]	@ (8005f14 <prvSwitchTimerLists+0xc4>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	68db      	ldr	r3, [r3, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e62:	4b2c      	ldr	r3, [pc, #176]	@ (8005f14 <prvSwitchTimerLists+0xc4>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	3304      	adds	r3, #4
 8005e70:	4618      	mov	r0, r3
 8005e72:	f7fe f8e1 	bl	8004038 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6a1b      	ldr	r3, [r3, #32]
 8005e7a:	68f8      	ldr	r0, [r7, #12]
 8005e7c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e84:	f003 0304 	and.w	r3, r3, #4
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d02f      	beq.n	8005eec <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	699b      	ldr	r3, [r3, #24]
 8005e90:	693a      	ldr	r2, [r7, #16]
 8005e92:	4413      	add	r3, r2
 8005e94:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005e96:	68ba      	ldr	r2, [r7, #8]
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d90e      	bls.n	8005ebc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	68ba      	ldr	r2, [r7, #8]
 8005ea2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005eaa:	4b1a      	ldr	r3, [pc, #104]	@ (8005f14 <prvSwitchTimerLists+0xc4>)
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	3304      	adds	r3, #4
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	4610      	mov	r0, r2
 8005eb6:	f7fe f886 	bl	8003fc6 <vListInsert>
 8005eba:	e017      	b.n	8005eec <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	9300      	str	r3, [sp, #0]
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	693a      	ldr	r2, [r7, #16]
 8005ec4:	2100      	movs	r1, #0
 8005ec6:	68f8      	ldr	r0, [r7, #12]
 8005ec8:	f7ff fd58 	bl	800597c <xTimerGenericCommand>
 8005ecc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d10b      	bne.n	8005eec <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005ed4:	f04f 0310 	mov.w	r3, #16
 8005ed8:	f383 8811 	msr	BASEPRI, r3
 8005edc:	f3bf 8f6f 	isb	sy
 8005ee0:	f3bf 8f4f 	dsb	sy
 8005ee4:	603b      	str	r3, [r7, #0]
}
 8005ee6:	bf00      	nop
 8005ee8:	bf00      	nop
 8005eea:	e7fd      	b.n	8005ee8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005eec:	4b09      	ldr	r3, [pc, #36]	@ (8005f14 <prvSwitchTimerLists+0xc4>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d1b0      	bne.n	8005e58 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005ef6:	4b07      	ldr	r3, [pc, #28]	@ (8005f14 <prvSwitchTimerLists+0xc4>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005efc:	4b06      	ldr	r3, [pc, #24]	@ (8005f18 <prvSwitchTimerLists+0xc8>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a04      	ldr	r2, [pc, #16]	@ (8005f14 <prvSwitchTimerLists+0xc4>)
 8005f02:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005f04:	4a04      	ldr	r2, [pc, #16]	@ (8005f18 <prvSwitchTimerLists+0xc8>)
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	6013      	str	r3, [r2, #0]
}
 8005f0a:	bf00      	nop
 8005f0c:	3718      	adds	r7, #24
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
 8005f12:	bf00      	nop
 8005f14:	20001d6c 	.word	0x20001d6c
 8005f18:	20001d70 	.word	0x20001d70

08005f1c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b082      	sub	sp, #8
 8005f20:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005f22:	f000 f969 	bl	80061f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005f26:	4b15      	ldr	r3, [pc, #84]	@ (8005f7c <prvCheckForValidListAndQueue+0x60>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d120      	bne.n	8005f70 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005f2e:	4814      	ldr	r0, [pc, #80]	@ (8005f80 <prvCheckForValidListAndQueue+0x64>)
 8005f30:	f7fd fff8 	bl	8003f24 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005f34:	4813      	ldr	r0, [pc, #76]	@ (8005f84 <prvCheckForValidListAndQueue+0x68>)
 8005f36:	f7fd fff5 	bl	8003f24 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005f3a:	4b13      	ldr	r3, [pc, #76]	@ (8005f88 <prvCheckForValidListAndQueue+0x6c>)
 8005f3c:	4a10      	ldr	r2, [pc, #64]	@ (8005f80 <prvCheckForValidListAndQueue+0x64>)
 8005f3e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005f40:	4b12      	ldr	r3, [pc, #72]	@ (8005f8c <prvCheckForValidListAndQueue+0x70>)
 8005f42:	4a10      	ldr	r2, [pc, #64]	@ (8005f84 <prvCheckForValidListAndQueue+0x68>)
 8005f44:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005f46:	2300      	movs	r3, #0
 8005f48:	9300      	str	r3, [sp, #0]
 8005f4a:	4b11      	ldr	r3, [pc, #68]	@ (8005f90 <prvCheckForValidListAndQueue+0x74>)
 8005f4c:	4a11      	ldr	r2, [pc, #68]	@ (8005f94 <prvCheckForValidListAndQueue+0x78>)
 8005f4e:	2110      	movs	r1, #16
 8005f50:	200a      	movs	r0, #10
 8005f52:	f7fe f905 	bl	8004160 <xQueueGenericCreateStatic>
 8005f56:	4603      	mov	r3, r0
 8005f58:	4a08      	ldr	r2, [pc, #32]	@ (8005f7c <prvCheckForValidListAndQueue+0x60>)
 8005f5a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005f5c:	4b07      	ldr	r3, [pc, #28]	@ (8005f7c <prvCheckForValidListAndQueue+0x60>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d005      	beq.n	8005f70 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005f64:	4b05      	ldr	r3, [pc, #20]	@ (8005f7c <prvCheckForValidListAndQueue+0x60>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	490b      	ldr	r1, [pc, #44]	@ (8005f98 <prvCheckForValidListAndQueue+0x7c>)
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f7fe fd2a 	bl	80049c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005f70:	f000 f974 	bl	800625c <vPortExitCritical>
}
 8005f74:	bf00      	nop
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	20001d74 	.word	0x20001d74
 8005f80:	20001d44 	.word	0x20001d44
 8005f84:	20001d58 	.word	0x20001d58
 8005f88:	20001d6c 	.word	0x20001d6c
 8005f8c:	20001d70 	.word	0x20001d70
 8005f90:	20001e20 	.word	0x20001e20
 8005f94:	20001d80 	.word	0x20001d80
 8005f98:	08007428 	.word	0x08007428

08005f9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b085      	sub	sp, #20
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	3b04      	subs	r3, #4
 8005fac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005fb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	3b04      	subs	r3, #4
 8005fba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	f023 0201 	bic.w	r2, r3, #1
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	3b04      	subs	r3, #4
 8005fca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005fcc:	4a0c      	ldr	r2, [pc, #48]	@ (8006000 <pxPortInitialiseStack+0x64>)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	3b14      	subs	r3, #20
 8005fd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	3b04      	subs	r3, #4
 8005fe2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f06f 0202 	mvn.w	r2, #2
 8005fea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	3b20      	subs	r3, #32
 8005ff0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3714      	adds	r7, #20
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr
 8006000:	08006005 	.word	0x08006005

08006004 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006004:	b480      	push	{r7}
 8006006:	b085      	sub	sp, #20
 8006008:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800600a:	2300      	movs	r3, #0
 800600c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800600e:	4b13      	ldr	r3, [pc, #76]	@ (800605c <prvTaskExitError+0x58>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006016:	d00b      	beq.n	8006030 <prvTaskExitError+0x2c>
	__asm volatile
 8006018:	f04f 0310 	mov.w	r3, #16
 800601c:	f383 8811 	msr	BASEPRI, r3
 8006020:	f3bf 8f6f 	isb	sy
 8006024:	f3bf 8f4f 	dsb	sy
 8006028:	60fb      	str	r3, [r7, #12]
}
 800602a:	bf00      	nop
 800602c:	bf00      	nop
 800602e:	e7fd      	b.n	800602c <prvTaskExitError+0x28>
	__asm volatile
 8006030:	f04f 0310 	mov.w	r3, #16
 8006034:	f383 8811 	msr	BASEPRI, r3
 8006038:	f3bf 8f6f 	isb	sy
 800603c:	f3bf 8f4f 	dsb	sy
 8006040:	60bb      	str	r3, [r7, #8]
}
 8006042:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006044:	bf00      	nop
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d0fc      	beq.n	8006046 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800604c:	bf00      	nop
 800604e:	bf00      	nop
 8006050:	3714      	adds	r7, #20
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr
 800605a:	bf00      	nop
 800605c:	2000000c 	.word	0x2000000c

08006060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006060:	4b07      	ldr	r3, [pc, #28]	@ (8006080 <pxCurrentTCBConst2>)
 8006062:	6819      	ldr	r1, [r3, #0]
 8006064:	6808      	ldr	r0, [r1, #0]
 8006066:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800606a:	f380 8809 	msr	PSP, r0
 800606e:	f3bf 8f6f 	isb	sy
 8006072:	f04f 0000 	mov.w	r0, #0
 8006076:	f380 8811 	msr	BASEPRI, r0
 800607a:	4770      	bx	lr
 800607c:	f3af 8000 	nop.w

08006080 <pxCurrentTCBConst2>:
 8006080:	20001844 	.word	0x20001844
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006084:	bf00      	nop
 8006086:	bf00      	nop

08006088 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006088:	4808      	ldr	r0, [pc, #32]	@ (80060ac <prvPortStartFirstTask+0x24>)
 800608a:	6800      	ldr	r0, [r0, #0]
 800608c:	6800      	ldr	r0, [r0, #0]
 800608e:	f380 8808 	msr	MSP, r0
 8006092:	f04f 0000 	mov.w	r0, #0
 8006096:	f380 8814 	msr	CONTROL, r0
 800609a:	b662      	cpsie	i
 800609c:	b661      	cpsie	f
 800609e:	f3bf 8f4f 	dsb	sy
 80060a2:	f3bf 8f6f 	isb	sy
 80060a6:	df00      	svc	0
 80060a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80060aa:	bf00      	nop
 80060ac:	e000ed08 	.word	0xe000ed08

080060b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80060b6:	4b47      	ldr	r3, [pc, #284]	@ (80061d4 <xPortStartScheduler+0x124>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a47      	ldr	r2, [pc, #284]	@ (80061d8 <xPortStartScheduler+0x128>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d10b      	bne.n	80060d8 <xPortStartScheduler+0x28>
	__asm volatile
 80060c0:	f04f 0310 	mov.w	r3, #16
 80060c4:	f383 8811 	msr	BASEPRI, r3
 80060c8:	f3bf 8f6f 	isb	sy
 80060cc:	f3bf 8f4f 	dsb	sy
 80060d0:	60fb      	str	r3, [r7, #12]
}
 80060d2:	bf00      	nop
 80060d4:	bf00      	nop
 80060d6:	e7fd      	b.n	80060d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80060d8:	4b3e      	ldr	r3, [pc, #248]	@ (80061d4 <xPortStartScheduler+0x124>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a3f      	ldr	r2, [pc, #252]	@ (80061dc <xPortStartScheduler+0x12c>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d10b      	bne.n	80060fa <xPortStartScheduler+0x4a>
	__asm volatile
 80060e2:	f04f 0310 	mov.w	r3, #16
 80060e6:	f383 8811 	msr	BASEPRI, r3
 80060ea:	f3bf 8f6f 	isb	sy
 80060ee:	f3bf 8f4f 	dsb	sy
 80060f2:	613b      	str	r3, [r7, #16]
}
 80060f4:	bf00      	nop
 80060f6:	bf00      	nop
 80060f8:	e7fd      	b.n	80060f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80060fa:	4b39      	ldr	r3, [pc, #228]	@ (80061e0 <xPortStartScheduler+0x130>)
 80060fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	781b      	ldrb	r3, [r3, #0]
 8006102:	b2db      	uxtb	r3, r3
 8006104:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	22ff      	movs	r2, #255	@ 0xff
 800610a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	781b      	ldrb	r3, [r3, #0]
 8006110:	b2db      	uxtb	r3, r3
 8006112:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006114:	78fb      	ldrb	r3, [r7, #3]
 8006116:	b2db      	uxtb	r3, r3
 8006118:	f003 0310 	and.w	r3, r3, #16
 800611c:	b2da      	uxtb	r2, r3
 800611e:	4b31      	ldr	r3, [pc, #196]	@ (80061e4 <xPortStartScheduler+0x134>)
 8006120:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006122:	4b31      	ldr	r3, [pc, #196]	@ (80061e8 <xPortStartScheduler+0x138>)
 8006124:	2207      	movs	r2, #7
 8006126:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006128:	e009      	b.n	800613e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800612a:	4b2f      	ldr	r3, [pc, #188]	@ (80061e8 <xPortStartScheduler+0x138>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	3b01      	subs	r3, #1
 8006130:	4a2d      	ldr	r2, [pc, #180]	@ (80061e8 <xPortStartScheduler+0x138>)
 8006132:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006134:	78fb      	ldrb	r3, [r7, #3]
 8006136:	b2db      	uxtb	r3, r3
 8006138:	005b      	lsls	r3, r3, #1
 800613a:	b2db      	uxtb	r3, r3
 800613c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800613e:	78fb      	ldrb	r3, [r7, #3]
 8006140:	b2db      	uxtb	r3, r3
 8006142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006146:	2b80      	cmp	r3, #128	@ 0x80
 8006148:	d0ef      	beq.n	800612a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800614a:	4b27      	ldr	r3, [pc, #156]	@ (80061e8 <xPortStartScheduler+0x138>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f1c3 0307 	rsb	r3, r3, #7
 8006152:	2b04      	cmp	r3, #4
 8006154:	d00b      	beq.n	800616e <xPortStartScheduler+0xbe>
	__asm volatile
 8006156:	f04f 0310 	mov.w	r3, #16
 800615a:	f383 8811 	msr	BASEPRI, r3
 800615e:	f3bf 8f6f 	isb	sy
 8006162:	f3bf 8f4f 	dsb	sy
 8006166:	60bb      	str	r3, [r7, #8]
}
 8006168:	bf00      	nop
 800616a:	bf00      	nop
 800616c:	e7fd      	b.n	800616a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800616e:	4b1e      	ldr	r3, [pc, #120]	@ (80061e8 <xPortStartScheduler+0x138>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	021b      	lsls	r3, r3, #8
 8006174:	4a1c      	ldr	r2, [pc, #112]	@ (80061e8 <xPortStartScheduler+0x138>)
 8006176:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006178:	4b1b      	ldr	r3, [pc, #108]	@ (80061e8 <xPortStartScheduler+0x138>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006180:	4a19      	ldr	r2, [pc, #100]	@ (80061e8 <xPortStartScheduler+0x138>)
 8006182:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	b2da      	uxtb	r2, r3
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800618c:	4b17      	ldr	r3, [pc, #92]	@ (80061ec <xPortStartScheduler+0x13c>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a16      	ldr	r2, [pc, #88]	@ (80061ec <xPortStartScheduler+0x13c>)
 8006192:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006196:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006198:	4b14      	ldr	r3, [pc, #80]	@ (80061ec <xPortStartScheduler+0x13c>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a13      	ldr	r2, [pc, #76]	@ (80061ec <xPortStartScheduler+0x13c>)
 800619e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80061a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80061a4:	f000 f8da 	bl	800635c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80061a8:	4b11      	ldr	r3, [pc, #68]	@ (80061f0 <xPortStartScheduler+0x140>)
 80061aa:	2200      	movs	r2, #0
 80061ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80061ae:	f000 f8f9 	bl	80063a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80061b2:	4b10      	ldr	r3, [pc, #64]	@ (80061f4 <xPortStartScheduler+0x144>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a0f      	ldr	r2, [pc, #60]	@ (80061f4 <xPortStartScheduler+0x144>)
 80061b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80061bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80061be:	f7ff ff63 	bl	8006088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80061c2:	f7ff f831 	bl	8005228 <vTaskSwitchContext>
	prvTaskExitError();
 80061c6:	f7ff ff1d 	bl	8006004 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3718      	adds	r7, #24
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}
 80061d4:	e000ed00 	.word	0xe000ed00
 80061d8:	410fc271 	.word	0x410fc271
 80061dc:	410fc270 	.word	0x410fc270
 80061e0:	e000e400 	.word	0xe000e400
 80061e4:	20001e70 	.word	0x20001e70
 80061e8:	20001e74 	.word	0x20001e74
 80061ec:	e000ed20 	.word	0xe000ed20
 80061f0:	2000000c 	.word	0x2000000c
 80061f4:	e000ef34 	.word	0xe000ef34

080061f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
	__asm volatile
 80061fe:	f04f 0310 	mov.w	r3, #16
 8006202:	f383 8811 	msr	BASEPRI, r3
 8006206:	f3bf 8f6f 	isb	sy
 800620a:	f3bf 8f4f 	dsb	sy
 800620e:	607b      	str	r3, [r7, #4]
}
 8006210:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006212:	4b10      	ldr	r3, [pc, #64]	@ (8006254 <vPortEnterCritical+0x5c>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	3301      	adds	r3, #1
 8006218:	4a0e      	ldr	r2, [pc, #56]	@ (8006254 <vPortEnterCritical+0x5c>)
 800621a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800621c:	4b0d      	ldr	r3, [pc, #52]	@ (8006254 <vPortEnterCritical+0x5c>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2b01      	cmp	r3, #1
 8006222:	d110      	bne.n	8006246 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006224:	4b0c      	ldr	r3, [pc, #48]	@ (8006258 <vPortEnterCritical+0x60>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	b2db      	uxtb	r3, r3
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00b      	beq.n	8006246 <vPortEnterCritical+0x4e>
	__asm volatile
 800622e:	f04f 0310 	mov.w	r3, #16
 8006232:	f383 8811 	msr	BASEPRI, r3
 8006236:	f3bf 8f6f 	isb	sy
 800623a:	f3bf 8f4f 	dsb	sy
 800623e:	603b      	str	r3, [r7, #0]
}
 8006240:	bf00      	nop
 8006242:	bf00      	nop
 8006244:	e7fd      	b.n	8006242 <vPortEnterCritical+0x4a>
	}
}
 8006246:	bf00      	nop
 8006248:	370c      	adds	r7, #12
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop
 8006254:	2000000c 	.word	0x2000000c
 8006258:	e000ed04 	.word	0xe000ed04

0800625c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006262:	4b12      	ldr	r3, [pc, #72]	@ (80062ac <vPortExitCritical+0x50>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d10b      	bne.n	8006282 <vPortExitCritical+0x26>
	__asm volatile
 800626a:	f04f 0310 	mov.w	r3, #16
 800626e:	f383 8811 	msr	BASEPRI, r3
 8006272:	f3bf 8f6f 	isb	sy
 8006276:	f3bf 8f4f 	dsb	sy
 800627a:	607b      	str	r3, [r7, #4]
}
 800627c:	bf00      	nop
 800627e:	bf00      	nop
 8006280:	e7fd      	b.n	800627e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006282:	4b0a      	ldr	r3, [pc, #40]	@ (80062ac <vPortExitCritical+0x50>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	3b01      	subs	r3, #1
 8006288:	4a08      	ldr	r2, [pc, #32]	@ (80062ac <vPortExitCritical+0x50>)
 800628a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800628c:	4b07      	ldr	r3, [pc, #28]	@ (80062ac <vPortExitCritical+0x50>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d105      	bne.n	80062a0 <vPortExitCritical+0x44>
 8006294:	2300      	movs	r3, #0
 8006296:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	f383 8811 	msr	BASEPRI, r3
}
 800629e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80062a0:	bf00      	nop
 80062a2:	370c      	adds	r7, #12
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr
 80062ac:	2000000c 	.word	0x2000000c

080062b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80062b0:	f3ef 8009 	mrs	r0, PSP
 80062b4:	f3bf 8f6f 	isb	sy
 80062b8:	4b15      	ldr	r3, [pc, #84]	@ (8006310 <pxCurrentTCBConst>)
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	f01e 0f10 	tst.w	lr, #16
 80062c0:	bf08      	it	eq
 80062c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80062c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ca:	6010      	str	r0, [r2, #0]
 80062cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80062d0:	f04f 0010 	mov.w	r0, #16
 80062d4:	f380 8811 	msr	BASEPRI, r0
 80062d8:	f3bf 8f4f 	dsb	sy
 80062dc:	f3bf 8f6f 	isb	sy
 80062e0:	f7fe ffa2 	bl	8005228 <vTaskSwitchContext>
 80062e4:	f04f 0000 	mov.w	r0, #0
 80062e8:	f380 8811 	msr	BASEPRI, r0
 80062ec:	bc09      	pop	{r0, r3}
 80062ee:	6819      	ldr	r1, [r3, #0]
 80062f0:	6808      	ldr	r0, [r1, #0]
 80062f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062f6:	f01e 0f10 	tst.w	lr, #16
 80062fa:	bf08      	it	eq
 80062fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006300:	f380 8809 	msr	PSP, r0
 8006304:	f3bf 8f6f 	isb	sy
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop
 800630c:	f3af 8000 	nop.w

08006310 <pxCurrentTCBConst>:
 8006310:	20001844 	.word	0x20001844
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006314:	bf00      	nop
 8006316:	bf00      	nop

08006318 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b082      	sub	sp, #8
 800631c:	af00      	add	r7, sp, #0
	__asm volatile
 800631e:	f04f 0310 	mov.w	r3, #16
 8006322:	f383 8811 	msr	BASEPRI, r3
 8006326:	f3bf 8f6f 	isb	sy
 800632a:	f3bf 8f4f 	dsb	sy
 800632e:	607b      	str	r3, [r7, #4]
}
 8006330:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006332:	f7fe febf 	bl	80050b4 <xTaskIncrementTick>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d003      	beq.n	8006344 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800633c:	4b06      	ldr	r3, [pc, #24]	@ (8006358 <xPortSysTickHandler+0x40>)
 800633e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006342:	601a      	str	r2, [r3, #0]
 8006344:	2300      	movs	r3, #0
 8006346:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	f383 8811 	msr	BASEPRI, r3
}
 800634e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006350:	bf00      	nop
 8006352:	3708      	adds	r7, #8
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}
 8006358:	e000ed04 	.word	0xe000ed04

0800635c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800635c:	b480      	push	{r7}
 800635e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006360:	4b0b      	ldr	r3, [pc, #44]	@ (8006390 <vPortSetupTimerInterrupt+0x34>)
 8006362:	2200      	movs	r2, #0
 8006364:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006366:	4b0b      	ldr	r3, [pc, #44]	@ (8006394 <vPortSetupTimerInterrupt+0x38>)
 8006368:	2200      	movs	r2, #0
 800636a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800636c:	4b0a      	ldr	r3, [pc, #40]	@ (8006398 <vPortSetupTimerInterrupt+0x3c>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a0a      	ldr	r2, [pc, #40]	@ (800639c <vPortSetupTimerInterrupt+0x40>)
 8006372:	fba2 2303 	umull	r2, r3, r2, r3
 8006376:	0a5b      	lsrs	r3, r3, #9
 8006378:	4a09      	ldr	r2, [pc, #36]	@ (80063a0 <vPortSetupTimerInterrupt+0x44>)
 800637a:	3b01      	subs	r3, #1
 800637c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800637e:	4b04      	ldr	r3, [pc, #16]	@ (8006390 <vPortSetupTimerInterrupt+0x34>)
 8006380:	2207      	movs	r2, #7
 8006382:	601a      	str	r2, [r3, #0]
}
 8006384:	bf00      	nop
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	e000e010 	.word	0xe000e010
 8006394:	e000e018 	.word	0xe000e018
 8006398:	20000000 	.word	0x20000000
 800639c:	10624dd3 	.word	0x10624dd3
 80063a0:	e000e014 	.word	0xe000e014

080063a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80063a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80063b4 <vPortEnableVFP+0x10>
 80063a8:	6801      	ldr	r1, [r0, #0]
 80063aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80063ae:	6001      	str	r1, [r0, #0]
 80063b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80063b2:	bf00      	nop
 80063b4:	e000ed88 	.word	0xe000ed88

080063b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80063b8:	b480      	push	{r7}
 80063ba:	b085      	sub	sp, #20
 80063bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80063be:	f3ef 8305 	mrs	r3, IPSR
 80063c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2b0f      	cmp	r3, #15
 80063c8:	d915      	bls.n	80063f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80063ca:	4a18      	ldr	r2, [pc, #96]	@ (800642c <vPortValidateInterruptPriority+0x74>)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	4413      	add	r3, r2
 80063d0:	781b      	ldrb	r3, [r3, #0]
 80063d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80063d4:	4b16      	ldr	r3, [pc, #88]	@ (8006430 <vPortValidateInterruptPriority+0x78>)
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	7afa      	ldrb	r2, [r7, #11]
 80063da:	429a      	cmp	r2, r3
 80063dc:	d20b      	bcs.n	80063f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80063de:	f04f 0310 	mov.w	r3, #16
 80063e2:	f383 8811 	msr	BASEPRI, r3
 80063e6:	f3bf 8f6f 	isb	sy
 80063ea:	f3bf 8f4f 	dsb	sy
 80063ee:	607b      	str	r3, [r7, #4]
}
 80063f0:	bf00      	nop
 80063f2:	bf00      	nop
 80063f4:	e7fd      	b.n	80063f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80063f6:	4b0f      	ldr	r3, [pc, #60]	@ (8006434 <vPortValidateInterruptPriority+0x7c>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80063fe:	4b0e      	ldr	r3, [pc, #56]	@ (8006438 <vPortValidateInterruptPriority+0x80>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	429a      	cmp	r2, r3
 8006404:	d90b      	bls.n	800641e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006406:	f04f 0310 	mov.w	r3, #16
 800640a:	f383 8811 	msr	BASEPRI, r3
 800640e:	f3bf 8f6f 	isb	sy
 8006412:	f3bf 8f4f 	dsb	sy
 8006416:	603b      	str	r3, [r7, #0]
}
 8006418:	bf00      	nop
 800641a:	bf00      	nop
 800641c:	e7fd      	b.n	800641a <vPortValidateInterruptPriority+0x62>
	}
 800641e:	bf00      	nop
 8006420:	3714      	adds	r7, #20
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop
 800642c:	e000e3f0 	.word	0xe000e3f0
 8006430:	20001e70 	.word	0x20001e70
 8006434:	e000ed0c 	.word	0xe000ed0c
 8006438:	20001e74 	.word	0x20001e74

0800643c <vPortFree>:
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b086      	sub	sp, #24
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d04f      	beq.n	80064ee <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800644e:	2308      	movs	r3, #8
 8006450:	425b      	negs	r3, r3
 8006452:	697a      	ldr	r2, [r7, #20]
 8006454:	4413      	add	r3, r2
 8006456:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	685a      	ldr	r2, [r3, #4]
 8006460:	4b25      	ldr	r3, [pc, #148]	@ (80064f8 <vPortFree+0xbc>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4013      	ands	r3, r2
 8006466:	2b00      	cmp	r3, #0
 8006468:	d10b      	bne.n	8006482 <vPortFree+0x46>
	__asm volatile
 800646a:	f04f 0310 	mov.w	r3, #16
 800646e:	f383 8811 	msr	BASEPRI, r3
 8006472:	f3bf 8f6f 	isb	sy
 8006476:	f3bf 8f4f 	dsb	sy
 800647a:	60fb      	str	r3, [r7, #12]
}
 800647c:	bf00      	nop
 800647e:	bf00      	nop
 8006480:	e7fd      	b.n	800647e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d00b      	beq.n	80064a2 <vPortFree+0x66>
	__asm volatile
 800648a:	f04f 0310 	mov.w	r3, #16
 800648e:	f383 8811 	msr	BASEPRI, r3
 8006492:	f3bf 8f6f 	isb	sy
 8006496:	f3bf 8f4f 	dsb	sy
 800649a:	60bb      	str	r3, [r7, #8]
}
 800649c:	bf00      	nop
 800649e:	bf00      	nop
 80064a0:	e7fd      	b.n	800649e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	685a      	ldr	r2, [r3, #4]
 80064a6:	4b14      	ldr	r3, [pc, #80]	@ (80064f8 <vPortFree+0xbc>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4013      	ands	r3, r2
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d01e      	beq.n	80064ee <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d11a      	bne.n	80064ee <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	685a      	ldr	r2, [r3, #4]
 80064bc:	4b0e      	ldr	r3, [pc, #56]	@ (80064f8 <vPortFree+0xbc>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	43db      	mvns	r3, r3
 80064c2:	401a      	ands	r2, r3
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80064c8:	f7fe fd38 	bl	8004f3c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	685a      	ldr	r2, [r3, #4]
 80064d0:	4b0a      	ldr	r3, [pc, #40]	@ (80064fc <vPortFree+0xc0>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4413      	add	r3, r2
 80064d6:	4a09      	ldr	r2, [pc, #36]	@ (80064fc <vPortFree+0xc0>)
 80064d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80064da:	6938      	ldr	r0, [r7, #16]
 80064dc:	f000 f812 	bl	8006504 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80064e0:	4b07      	ldr	r3, [pc, #28]	@ (8006500 <vPortFree+0xc4>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	3301      	adds	r3, #1
 80064e6:	4a06      	ldr	r2, [pc, #24]	@ (8006500 <vPortFree+0xc4>)
 80064e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80064ea:	f7fe fd35 	bl	8004f58 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80064ee:	bf00      	nop
 80064f0:	3718      	adds	r7, #24
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	20001e8c 	.word	0x20001e8c
 80064fc:	20001e84 	.word	0x20001e84
 8006500:	20001e88 	.word	0x20001e88

08006504 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006504:	b480      	push	{r7}
 8006506:	b085      	sub	sp, #20
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800650c:	4b28      	ldr	r3, [pc, #160]	@ (80065b0 <prvInsertBlockIntoFreeList+0xac>)
 800650e:	60fb      	str	r3, [r7, #12]
 8006510:	e002      	b.n	8006518 <prvInsertBlockIntoFreeList+0x14>
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	60fb      	str	r3, [r7, #12]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	429a      	cmp	r2, r3
 8006520:	d8f7      	bhi.n	8006512 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	68ba      	ldr	r2, [r7, #8]
 800652c:	4413      	add	r3, r2
 800652e:	687a      	ldr	r2, [r7, #4]
 8006530:	429a      	cmp	r2, r3
 8006532:	d108      	bne.n	8006546 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	685a      	ldr	r2, [r3, #4]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	441a      	add	r2, r3
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	68ba      	ldr	r2, [r7, #8]
 8006550:	441a      	add	r2, r3
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	429a      	cmp	r2, r3
 8006558:	d118      	bne.n	800658c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	4b15      	ldr	r3, [pc, #84]	@ (80065b4 <prvInsertBlockIntoFreeList+0xb0>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	429a      	cmp	r2, r3
 8006564:	d00d      	beq.n	8006582 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685a      	ldr	r2, [r3, #4]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	441a      	add	r2, r3
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	601a      	str	r2, [r3, #0]
 8006580:	e008      	b.n	8006594 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006582:	4b0c      	ldr	r3, [pc, #48]	@ (80065b4 <prvInsertBlockIntoFreeList+0xb0>)
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	601a      	str	r2, [r3, #0]
 800658a:	e003      	b.n	8006594 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006594:	68fa      	ldr	r2, [r7, #12]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	429a      	cmp	r2, r3
 800659a:	d002      	beq.n	80065a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80065a2:	bf00      	nop
 80065a4:	3714      	adds	r7, #20
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr
 80065ae:	bf00      	nop
 80065b0:	20001e78 	.word	0x20001e78
 80065b4:	20001e80 	.word	0x20001e80

080065b8 <ringbuffer_status>:
#include <string.h>
#include <inttypes.h>

#define ASSERT(EX)                                                         \

__inline enum ringbuffer_state ringbuffer_status(struct ringbuffer *rb) {
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
	if (rb->read_index == rb->write_index) {
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	889b      	ldrh	r3, [r3, #4]
 80065c4:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80065c8:	b29a      	uxth	r2, r3
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	88db      	ldrh	r3, [r3, #6]
 80065ce:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d10f      	bne.n	80065f8 <ringbuffer_status+0x40>
		if (rb->read_mirror == rb->write_mirror)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	791b      	ldrb	r3, [r3, #4]
 80065dc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80065e0:	b2da      	uxtb	r2, r3
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	799b      	ldrb	r3, [r3, #6]
 80065e6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d101      	bne.n	80065f4 <ringbuffer_status+0x3c>
			return RT_RINGBUFFER_EMPTY;
 80065f0:	2300      	movs	r3, #0
 80065f2:	e002      	b.n	80065fa <ringbuffer_status+0x42>
		else
			return RT_RINGBUFFER_FULL;
 80065f4:	2301      	movs	r3, #1
 80065f6:	e000      	b.n	80065fa <ringbuffer_status+0x42>
	}
	return RT_RINGBUFFER_HALFFULL;
 80065f8:	2302      	movs	r3, #2
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	370c      	adds	r7, #12
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr

08006606 <ringbuffer_data_len>:

/** return the size of data in rb */
uint16_t ringbuffer_data_len(struct ringbuffer *rb) {
 8006606:	b580      	push	{r7, lr}
 8006608:	b082      	sub	sp, #8
 800660a:	af00      	add	r7, sp, #0
 800660c:	6078      	str	r0, [r7, #4]
	switch (ringbuffer_status(rb)) {
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f7ff ffd2 	bl	80065b8 <ringbuffer_status>
 8006614:	4603      	mov	r3, r0
 8006616:	2b00      	cmp	r3, #0
 8006618:	d002      	beq.n	8006620 <ringbuffer_data_len+0x1a>
 800661a:	2b01      	cmp	r3, #1
 800661c:	d002      	beq.n	8006624 <ringbuffer_data_len+0x1e>
 800661e:	e006      	b.n	800662e <ringbuffer_data_len+0x28>
	case RT_RINGBUFFER_EMPTY:
		return 0;
 8006620:	2300      	movs	r3, #0
 8006622:	e031      	b.n	8006688 <ringbuffer_data_len+0x82>
	case RT_RINGBUFFER_FULL:
		return rb->buffer_size;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800662a:	b29b      	uxth	r3, r3
 800662c:	e02c      	b.n	8006688 <ringbuffer_data_len+0x82>
	case RT_RINGBUFFER_HALFFULL:
	default:
		if (rb->write_index > rb->read_index)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	88db      	ldrh	r3, [r3, #6]
 8006632:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8006636:	b29a      	uxth	r2, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	889b      	ldrh	r3, [r3, #4]
 800663c:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8006640:	b29b      	uxth	r3, r3
 8006642:	429a      	cmp	r2, r3
 8006644:	d90d      	bls.n	8006662 <ringbuffer_data_len+0x5c>
			return rb->write_index - rb->read_index;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	88db      	ldrh	r3, [r3, #6]
 800664a:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800664e:	b29b      	uxth	r3, r3
 8006650:	461a      	mov	r2, r3
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	889b      	ldrh	r3, [r3, #4]
 8006656:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800665a:	b29b      	uxth	r3, r3
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	b29b      	uxth	r3, r3
 8006660:	e012      	b.n	8006688 <ringbuffer_data_len+0x82>
		else
			return rb->buffer_size - (rb->read_index - rb->write_index);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006668:	b29a      	uxth	r2, r3
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	88db      	ldrh	r3, [r3, #6]
 800666e:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8006672:	b29b      	uxth	r3, r3
 8006674:	4619      	mov	r1, r3
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	889b      	ldrh	r3, [r3, #4]
 800667a:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800667e:	b29b      	uxth	r3, r3
 8006680:	1acb      	subs	r3, r1, r3
 8006682:	b29b      	uxth	r3, r3
 8006684:	4413      	add	r3, r2
 8006686:	b29b      	uxth	r3, r3
	};
}
 8006688:	4618      	mov	r0, r3
 800668a:	3708      	adds	r7, #8
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <ringbuffer_putchar>:
}

/**
 * put a character into ring buffer
 */
uint32_t ringbuffer_putchar(struct ringbuffer *rb, const uint8_t ch) {
 8006690:	b590      	push	{r4, r7, lr}
 8006692:	b083      	sub	sp, #12
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	460b      	mov	r3, r1
 800669a:	70fb      	strb	r3, [r7, #3]
	ASSERT(rb != NULL);

	/* whether has enough space */
	if (!ringbuffer_empty_space(rb))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80066a2:	461c      	mov	r4, r3
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f7ff ffae 	bl	8006606 <ringbuffer_data_len>
 80066aa:	4603      	mov	r3, r0
 80066ac:	429c      	cmp	r4, r3
 80066ae:	bf0c      	ite	eq
 80066b0:	2301      	moveq	r3, #1
 80066b2:	2300      	movne	r3, #0
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d001      	beq.n	80066be <ringbuffer_putchar+0x2e>
		return 0;
 80066ba:	2300      	movs	r3, #0
 80066bc:	e039      	b.n	8006732 <ringbuffer_putchar+0xa2>

	rb->buffer_ptr[rb->write_index] = ch;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	88d2      	ldrh	r2, [r2, #6]
 80066c6:	f3c2 024e 	ubfx	r2, r2, #1, #15
 80066ca:	b292      	uxth	r2, r2
 80066cc:	4413      	add	r3, r2
 80066ce:	78fa      	ldrb	r2, [r7, #3]
 80066d0:	701a      	strb	r2, [r3, #0]

	/* flip mirror */
	if (rb->write_index == rb->buffer_size - 1) {
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	88db      	ldrh	r3, [r3, #6]
 80066d6:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80066da:	b29b      	uxth	r3, r3
 80066dc:	461a      	mov	r2, r3
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80066e4:	3b01      	subs	r3, #1
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d114      	bne.n	8006714 <ringbuffer_putchar+0x84>
		rb->write_mirror = ~rb->write_mirror;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	799b      	ldrb	r3, [r3, #6]
 80066ee:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80066f2:	b2db      	uxtb	r3, r3
 80066f4:	43db      	mvns	r3, r3
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	f003 0301 	and.w	r3, r3, #1
 80066fc:	b2d9      	uxtb	r1, r3
 80066fe:	687a      	ldr	r2, [r7, #4]
 8006700:	7993      	ldrb	r3, [r2, #6]
 8006702:	f361 0300 	bfi	r3, r1, #0, #1
 8006706:	7193      	strb	r3, [r2, #6]
		rb->write_index = 0;
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	88d3      	ldrh	r3, [r2, #6]
 800670c:	f36f 034f 	bfc	r3, #1, #15
 8006710:	80d3      	strh	r3, [r2, #6]
 8006712:	e00d      	b.n	8006730 <ringbuffer_putchar+0xa0>
	} else {
		rb->write_index++;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	88db      	ldrh	r3, [r3, #6]
 8006718:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800671c:	b29b      	uxth	r3, r3
 800671e:	3301      	adds	r3, #1
 8006720:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006724:	b299      	uxth	r1, r3
 8006726:	687a      	ldr	r2, [r7, #4]
 8006728:	88d3      	ldrh	r3, [r2, #6]
 800672a:	f361 034f 	bfi	r3, r1, #1, #15
 800672e:	80d3      	strh	r3, [r2, #6]
	}

	return 1;
 8006730:	2301      	movs	r3, #1
}
 8006732:	4618      	mov	r0, r3
 8006734:	370c      	adds	r7, #12
 8006736:	46bd      	mov	sp, r7
 8006738:	bd90      	pop	{r4, r7, pc}

0800673a <ringbuffer_getchar>:
}

/**
 * get a character from a ringbuffer
 */
uint32_t ringbuffer_getchar(struct ringbuffer *rb, uint8_t *ch) {
 800673a:	b580      	push	{r7, lr}
 800673c:	b082      	sub	sp, #8
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
 8006742:	6039      	str	r1, [r7, #0]
	ASSERT(rb != NULL);

	/* ringbuffer is empty */
	if (!ringbuffer_data_len(rb))
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f7ff ff5e 	bl	8006606 <ringbuffer_data_len>
 800674a:	4603      	mov	r3, r0
 800674c:	2b00      	cmp	r3, #0
 800674e:	bf0c      	ite	eq
 8006750:	2301      	moveq	r3, #1
 8006752:	2300      	movne	r3, #0
 8006754:	b2db      	uxtb	r3, r3
 8006756:	2b00      	cmp	r3, #0
 8006758:	d001      	beq.n	800675e <ringbuffer_getchar+0x24>
		return 0;
 800675a:	2300      	movs	r3, #0
 800675c:	e03a      	b.n	80067d4 <ringbuffer_getchar+0x9a>

	/* put character */
	*ch = rb->buffer_ptr[rb->read_index];
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	687a      	ldr	r2, [r7, #4]
 8006764:	8892      	ldrh	r2, [r2, #4]
 8006766:	f3c2 024e 	ubfx	r2, r2, #1, #15
 800676a:	b292      	uxth	r2, r2
 800676c:	4413      	add	r3, r2
 800676e:	781a      	ldrb	r2, [r3, #0]
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	701a      	strb	r2, [r3, #0]

	if (rb->read_index == rb->buffer_size - 1) {
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	889b      	ldrh	r3, [r3, #4]
 8006778:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800677c:	b29b      	uxth	r3, r3
 800677e:	461a      	mov	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006786:	3b01      	subs	r3, #1
 8006788:	429a      	cmp	r2, r3
 800678a:	d114      	bne.n	80067b6 <ringbuffer_getchar+0x7c>
		rb->read_mirror = ~rb->read_mirror;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	791b      	ldrb	r3, [r3, #4]
 8006790:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006794:	b2db      	uxtb	r3, r3
 8006796:	43db      	mvns	r3, r3
 8006798:	b2db      	uxtb	r3, r3
 800679a:	f003 0301 	and.w	r3, r3, #1
 800679e:	b2d9      	uxtb	r1, r3
 80067a0:	687a      	ldr	r2, [r7, #4]
 80067a2:	7913      	ldrb	r3, [r2, #4]
 80067a4:	f361 0300 	bfi	r3, r1, #0, #1
 80067a8:	7113      	strb	r3, [r2, #4]
		rb->read_index = 0;
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	8893      	ldrh	r3, [r2, #4]
 80067ae:	f36f 034f 	bfc	r3, #1, #15
 80067b2:	8093      	strh	r3, [r2, #4]
 80067b4:	e00d      	b.n	80067d2 <ringbuffer_getchar+0x98>
	} else {
		rb->read_index++;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	889b      	ldrh	r3, [r3, #4]
 80067ba:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80067be:	b29b      	uxth	r3, r3
 80067c0:	3301      	adds	r3, #1
 80067c2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80067c6:	b299      	uxth	r1, r3
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	8893      	ldrh	r3, [r2, #4]
 80067cc:	f361 034f 	bfi	r3, r1, #1, #15
 80067d0:	8093      	strh	r3, [r2, #4]
	}

	return 1;
 80067d2:	2301      	movs	r3, #1
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3708      	adds	r7, #8
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <ringbuffer_init>:
	/* initialize read and write index */
	rb->read_mirror = rb->read_index = 0;
	rb->write_mirror = rb->write_index = 0;
}

void ringbuffer_init(struct ringbuffer *rb, uint8_t *pool, int16_t size) {
 80067dc:	b480      	push	{r7}
 80067de:	b085      	sub	sp, #20
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	60b9      	str	r1, [r7, #8]
 80067e6:	4613      	mov	r3, r2
 80067e8:	80fb      	strh	r3, [r7, #6]
	ASSERT(rb != NULL); ASSERT(size > 0);

	/* initialize read and write index */
	rb->read_mirror = rb->read_index = 0;
 80067ea:	68fa      	ldr	r2, [r7, #12]
 80067ec:	8893      	ldrh	r3, [r2, #4]
 80067ee:	f36f 034f 	bfc	r3, #1, #15
 80067f2:	8093      	strh	r3, [r2, #4]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	889b      	ldrh	r3, [r3, #4]
 80067f8:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	f003 0301 	and.w	r3, r3, #1
 8006802:	b2d9      	uxtb	r1, r3
 8006804:	68fa      	ldr	r2, [r7, #12]
 8006806:	7913      	ldrb	r3, [r2, #4]
 8006808:	f361 0300 	bfi	r3, r1, #0, #1
 800680c:	7113      	strb	r3, [r2, #4]
	rb->write_mirror = rb->write_index = 0;
 800680e:	68fa      	ldr	r2, [r7, #12]
 8006810:	88d3      	ldrh	r3, [r2, #6]
 8006812:	f36f 034f 	bfc	r3, #1, #15
 8006816:	80d3      	strh	r3, [r2, #6]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	88db      	ldrh	r3, [r3, #6]
 800681c:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8006820:	b29b      	uxth	r3, r3
 8006822:	f003 0301 	and.w	r3, r3, #1
 8006826:	b2d9      	uxtb	r1, r3
 8006828:	68fa      	ldr	r2, [r7, #12]
 800682a:	7993      	ldrb	r3, [r2, #6]
 800682c:	f361 0300 	bfi	r3, r1, #0, #1
 8006830:	7193      	strb	r3, [r2, #6]

	/* set buffer pool and size */
	rb->buffer_ptr = pool;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	68ba      	ldr	r2, [r7, #8]
 8006836:	601a      	str	r2, [r3, #0]
	rb->buffer_size = size; //ALIGN_DOWN(size, ALIGN_SIZE);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	88fa      	ldrh	r2, [r7, #6]
 800683c:	811a      	strh	r2, [r3, #8]
}
 800683e:	bf00      	nop
 8006840:	3714      	adds	r7, #20
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr
	...

0800684c <os_kernel_thread_register>:
 *
 *
 *
 * *****************************************************/
status_type os_kernel_thread_register(void)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b086      	sub	sp, #24
 8006850:	af04      	add	r7, sp, #16
	status_type status = ERROR_NONE;
 8006852:	2300      	movs	r3, #0
 8006854:	607b      	str	r3, [r7, #4]

	/* Register serial management task */
	thread_handle_service_uart_mgmt = xTaskCreateStatic( thread_uart_mgmt,
 8006856:	4b0f      	ldr	r3, [pc, #60]	@ (8006894 <os_kernel_thread_register+0x48>)
 8006858:	9302      	str	r3, [sp, #8]
 800685a:	4b0f      	ldr	r3, [pc, #60]	@ (8006898 <os_kernel_thread_register+0x4c>)
 800685c:	9301      	str	r3, [sp, #4]
 800685e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006862:	9300      	str	r3, [sp, #0]
 8006864:	2300      	movs	r3, #0
 8006866:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800686a:	490c      	ldr	r1, [pc, #48]	@ (800689c <os_kernel_thread_register+0x50>)
 800686c:	480c      	ldr	r0, [pc, #48]	@ (80068a0 <os_kernel_thread_register+0x54>)
 800686e:	f7fe f907 	bl	8004a80 <xTaskCreateStatic>
 8006872:	4603      	mov	r3, r0
 8006874:	4a0b      	ldr	r2, [pc, #44]	@ (80068a4 <os_kernel_thread_register+0x58>)
 8006876:	6013      	str	r3, [r2, #0]
													    NULL,
														CONF_THREAD_UART_MGMT_PRIORITY,
														thread_stack_service_uart_mgmt,
													    &thread_buff_service_uart_mgmt
		                							   );
	if( thread_handle_service_uart_mgmt == NULL )
 8006878:	4b0a      	ldr	r3, [pc, #40]	@ (80068a4 <os_kernel_thread_register+0x58>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d103      	bne.n	8006888 <os_kernel_thread_register+0x3c>
	{
		/* Exception mechanism */
		status |= ERROR_OP;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f043 0301 	orr.w	r3, r3, #1
 8006886:	607b      	str	r3, [r7, #4]





	return status;
 8006888:	687b      	ldr	r3, [r7, #4]
}
 800688a:	4618      	mov	r0, r3
 800688c:	3708      	adds	r7, #8
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}
 8006892:	bf00      	nop
 8006894:	20001e94 	.word	0x20001e94
 8006898:	20001f3c 	.word	0x20001f3c
 800689c:	08007430 	.word	0x08007430
 80068a0:	0800697d 	.word	0x0800697d
 80068a4:	20001e90 	.word	0x20001e90

080068a8 <printk>:
 *
 *
 *
 * *****************************************************/
int32_t	printk(char* ch)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b08a      	sub	sp, #40	@ 0x28
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
	__asm volatile
 80068b0:	f3ef 8211 	mrs	r2, BASEPRI
 80068b4:	f04f 0310 	mov.w	r3, #16
 80068b8:	f383 8811 	msr	BASEPRI, r3
 80068bc:	f3bf 8f6f 	isb	sy
 80068c0:	f3bf 8f4f 	dsb	sy
 80068c4:	617a      	str	r2, [r7, #20]
 80068c6:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80068c8:	697b      	ldr	r3, [r7, #20]
#if (NO_OF_UART > 0)

	ATOMIC_ENTER_CRITICAL();
 80068ca:	623b      	str	r3, [r7, #32]

	int 	len, DataIdx;
	char 	temp_byte_buff;

	memset(temp_time_buffer, 0, 10);
 80068cc:	220a      	movs	r2, #10
 80068ce:	2100      	movs	r1, #0
 80068d0:	4826      	ldr	r0, [pc, #152]	@ (800696c <printk+0xc4>)
 80068d2:	f000 f8b9 	bl	8006a48 <memset>
	memset(temp_char_buffer, 0, CONF_MAX_CHAR_IN_PRINTK);
 80068d6:	22c8      	movs	r2, #200	@ 0xc8
 80068d8:	2100      	movs	r1, #0
 80068da:	4825      	ldr	r0, [pc, #148]	@ (8006970 <printk+0xc8>)
 80068dc:	f000 f8b4 	bl	8006a48 <memset>

	/*
	 * Print the time-stamp
	 * */

	sprintf(temp_time_buffer,"[%d] ",(int)drv_time_get_ticks());
 80068e0:	f7fd f966 	bl	8003bb0 <drv_time_get_ticks>
 80068e4:	4603      	mov	r3, r0
 80068e6:	461a      	mov	r2, r3
 80068e8:	4922      	ldr	r1, [pc, #136]	@ (8006974 <printk+0xcc>)
 80068ea:	4820      	ldr	r0, [pc, #128]	@ (800696c <printk+0xc4>)
 80068ec:	f000 f88a 	bl	8006a04 <siprintf>
	len = strlen((char*)temp_time_buffer);
 80068f0:	481e      	ldr	r0, [pc, #120]	@ (800696c <printk+0xc4>)
 80068f2:	f7f9 fc75 	bl	80001e0 <strlen>
 80068f6:	4603      	mov	r3, r0
 80068f8:	61fb      	str	r3, [r7, #28]

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80068fa:	2300      	movs	r3, #0
 80068fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80068fe:	e00c      	b.n	800691a <printk+0x72>
	{
		temp_byte_buff = temp_time_buffer[DataIdx];
 8006900:	4a1a      	ldr	r2, [pc, #104]	@ (800696c <printk+0xc4>)
 8006902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006904:	4413      	add	r3, r2
 8006906:	781b      	ldrb	r3, [r3, #0]
 8006908:	76fb      	strb	r3, [r7, #27]
		ringbuffer_putchar(&ipc_handle_printk_buffer, temp_byte_buff);
 800690a:	7efb      	ldrb	r3, [r7, #27]
 800690c:	4619      	mov	r1, r3
 800690e:	481a      	ldr	r0, [pc, #104]	@ (8006978 <printk+0xd0>)
 8006910:	f7ff febe 	bl	8006690 <ringbuffer_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006916:	3301      	adds	r3, #1
 8006918:	627b      	str	r3, [r7, #36]	@ 0x24
 800691a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800691c:	69fb      	ldr	r3, [r7, #28]
 800691e:	429a      	cmp	r2, r3
 8006920:	dbee      	blt.n	8006900 <printk+0x58>
	}

	/*
	 * Print actual message
	 * */
	len = strlen(ch);
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f7f9 fc5c 	bl	80001e0 <strlen>
 8006928:	4603      	mov	r3, r0
 800692a:	61fb      	str	r3, [r7, #28]

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800692c:	2300      	movs	r3, #0
 800692e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006930:	e00c      	b.n	800694c <printk+0xa4>
	{
		temp_byte_buff = ch[DataIdx];
 8006932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	4413      	add	r3, r2
 8006938:	781b      	ldrb	r3, [r3, #0]
 800693a:	76fb      	strb	r3, [r7, #27]
		ringbuffer_putchar(&ipc_handle_printk_buffer, temp_byte_buff);
 800693c:	7efb      	ldrb	r3, [r7, #27]
 800693e:	4619      	mov	r1, r3
 8006940:	480d      	ldr	r0, [pc, #52]	@ (8006978 <printk+0xd0>)
 8006942:	f7ff fea5 	bl	8006690 <ringbuffer_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006948:	3301      	adds	r3, #1
 800694a:	627b      	str	r3, [r7, #36]	@ 0x24
 800694c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800694e:	69fb      	ldr	r3, [r7, #28]
 8006950:	429a      	cmp	r2, r3
 8006952:	dbee      	blt.n	8006932 <printk+0x8a>
 8006954:	6a3b      	ldr	r3, [r7, #32]
 8006956:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f383 8811 	msr	BASEPRI, r3
}
 800695e:	bf00      	nop
	}

	ATOMIC_EXIT_CRITICAL();
#endif
}
 8006960:	bf00      	nop
 8006962:	4618      	mov	r0, r3
 8006964:	3728      	adds	r7, #40	@ 0x28
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}
 800696a:	bf00      	nop
 800696c:	20002f3c 	.word	0x20002f3c
 8006970:	20002f48 	.word	0x20002f48
 8006974:	08007444 	.word	0x08007444
 8006978:	200006a8 	.word	0x200006a8

0800697c <thread_uart_mgmt>:
 *
 *
 *
 * *****************************************************/
void thread_uart_mgmt(void * arg)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b082      	sub	sp, #8
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
	if(thread_uart_mgmt_init() != ERROR_NONE)
 8006984:	f000 f822 	bl	80069cc <thread_uart_mgmt_init>
 8006988:	4603      	mov	r3, r0
 800698a:	2b00      	cmp	r3, #0
 800698c:	d005      	beq.n	800699a <thread_uart_mgmt+0x1e>
	{
		printk("[ ERR ] UART Management suspended!\n\r");
 800698e:	480b      	ldr	r0, [pc, #44]	@ (80069bc <thread_uart_mgmt+0x40>)
 8006990:	f7ff ff8a 	bl	80068a8 <printk>
		vTaskSuspend(NULL);
 8006994:	2000      	movs	r0, #0
 8006996:	f7fe f9eb 	bl	8004d70 <vTaskSuspend>
	}
	{
		printk("[ OK ] UART Management started!\n\r");
 800699a:	4809      	ldr	r0, [pc, #36]	@ (80069c0 <thread_uart_mgmt+0x44>)
 800699c:	f7ff ff84 	bl	80068a8 <printk>

	while(1)
	{
		/* Printk related prints */
#if defined(COMM_PRINTK_HW_ID)
		if( ringbuffer_getchar(&ipc_handle_printk_buffer, (uint8_t*)&temp_char) == FLAG_SET)
 80069a0:	4908      	ldr	r1, [pc, #32]	@ (80069c4 <thread_uart_mgmt+0x48>)
 80069a2:	4809      	ldr	r0, [pc, #36]	@ (80069c8 <thread_uart_mgmt+0x4c>)
 80069a4:	f7ff fec9 	bl	800673a <ringbuffer_getchar>
 80069a8:	4603      	mov	r3, r0
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d1f8      	bne.n	80069a0 <thread_uart_mgmt+0x24>
		{
			drv_serial_transmit(COMM_PRINTK_HW_ID, (uint8_t*)&temp_char, 1);
 80069ae:	2201      	movs	r2, #1
 80069b0:	4904      	ldr	r1, [pc, #16]	@ (80069c4 <thread_uart_mgmt+0x48>)
 80069b2:	2000      	movs	r0, #0
 80069b4:	f7fd f94c 	bl	8003c50 <drv_serial_transmit>
		if( ringbuffer_getchar(&ipc_handle_printk_buffer, (uint8_t*)&temp_char) == FLAG_SET)
 80069b8:	e7f2      	b.n	80069a0 <thread_uart_mgmt+0x24>
 80069ba:	bf00      	nop
 80069bc:	0800744c 	.word	0x0800744c
 80069c0:	08007474 	.word	0x08007474
 80069c4:	20003010 	.word	0x20003010
 80069c8:	200006a8 	.word	0x200006a8

080069cc <thread_uart_mgmt_init>:

	}
}

status_type thread_uart_mgmt_init(void)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b082      	sub	sp, #8
 80069d0:	af00      	add	r7, sp, #0
	status_type status = ERROR_NONE;
 80069d2:	2300      	movs	r3, #0
 80069d4:	607b      	str	r3, [r7, #4]

	/* Initialize all the UART drivers */
	for(int i = 0; i < NO_OF_UART; i++)
 80069d6:	2300      	movs	r3, #0
 80069d8:	603b      	str	r3, [r7, #0]
 80069da:	e00b      	b.n	80069f4 <thread_uart_mgmt_init+0x28>
	{
		status |= drv_serial_init( i );
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	b2db      	uxtb	r3, r3
 80069e0:	4618      	mov	r0, r3
 80069e2:	f7fd f907 	bl	8003bf4 <drv_serial_init>
 80069e6:	4602      	mov	r2, r0
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	607b      	str	r3, [r7, #4]
	for(int i = 0; i < NO_OF_UART; i++)
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	3301      	adds	r3, #1
 80069f2:	603b      	str	r3, [r7, #0]
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	ddf0      	ble.n	80069dc <thread_uart_mgmt_init+0x10>
	}




	return status;
 80069fa:	687b      	ldr	r3, [r7, #4]
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3708      	adds	r7, #8
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <siprintf>:
 8006a04:	b40e      	push	{r1, r2, r3}
 8006a06:	b510      	push	{r4, lr}
 8006a08:	b09d      	sub	sp, #116	@ 0x74
 8006a0a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006a0c:	9002      	str	r0, [sp, #8]
 8006a0e:	9006      	str	r0, [sp, #24]
 8006a10:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006a14:	480a      	ldr	r0, [pc, #40]	@ (8006a40 <siprintf+0x3c>)
 8006a16:	9107      	str	r1, [sp, #28]
 8006a18:	9104      	str	r1, [sp, #16]
 8006a1a:	490a      	ldr	r1, [pc, #40]	@ (8006a44 <siprintf+0x40>)
 8006a1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a20:	9105      	str	r1, [sp, #20]
 8006a22:	2400      	movs	r4, #0
 8006a24:	a902      	add	r1, sp, #8
 8006a26:	6800      	ldr	r0, [r0, #0]
 8006a28:	9301      	str	r3, [sp, #4]
 8006a2a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006a2c:	f000 fa00 	bl	8006e30 <_svfiprintf_r>
 8006a30:	9b02      	ldr	r3, [sp, #8]
 8006a32:	701c      	strb	r4, [r3, #0]
 8006a34:	b01d      	add	sp, #116	@ 0x74
 8006a36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a3a:	b003      	add	sp, #12
 8006a3c:	4770      	bx	lr
 8006a3e:	bf00      	nop
 8006a40:	20000010 	.word	0x20000010
 8006a44:	ffff0208 	.word	0xffff0208

08006a48 <memset>:
 8006a48:	4402      	add	r2, r0
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d100      	bne.n	8006a52 <memset+0xa>
 8006a50:	4770      	bx	lr
 8006a52:	f803 1b01 	strb.w	r1, [r3], #1
 8006a56:	e7f9      	b.n	8006a4c <memset+0x4>

08006a58 <_reclaim_reent>:
 8006a58:	4b2d      	ldr	r3, [pc, #180]	@ (8006b10 <_reclaim_reent+0xb8>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4283      	cmp	r3, r0
 8006a5e:	b570      	push	{r4, r5, r6, lr}
 8006a60:	4604      	mov	r4, r0
 8006a62:	d053      	beq.n	8006b0c <_reclaim_reent+0xb4>
 8006a64:	69c3      	ldr	r3, [r0, #28]
 8006a66:	b31b      	cbz	r3, 8006ab0 <_reclaim_reent+0x58>
 8006a68:	68db      	ldr	r3, [r3, #12]
 8006a6a:	b163      	cbz	r3, 8006a86 <_reclaim_reent+0x2e>
 8006a6c:	2500      	movs	r5, #0
 8006a6e:	69e3      	ldr	r3, [r4, #28]
 8006a70:	68db      	ldr	r3, [r3, #12]
 8006a72:	5959      	ldr	r1, [r3, r5]
 8006a74:	b9b1      	cbnz	r1, 8006aa4 <_reclaim_reent+0x4c>
 8006a76:	3504      	adds	r5, #4
 8006a78:	2d80      	cmp	r5, #128	@ 0x80
 8006a7a:	d1f8      	bne.n	8006a6e <_reclaim_reent+0x16>
 8006a7c:	69e3      	ldr	r3, [r4, #28]
 8006a7e:	4620      	mov	r0, r4
 8006a80:	68d9      	ldr	r1, [r3, #12]
 8006a82:	f000 f881 	bl	8006b88 <_free_r>
 8006a86:	69e3      	ldr	r3, [r4, #28]
 8006a88:	6819      	ldr	r1, [r3, #0]
 8006a8a:	b111      	cbz	r1, 8006a92 <_reclaim_reent+0x3a>
 8006a8c:	4620      	mov	r0, r4
 8006a8e:	f000 f87b 	bl	8006b88 <_free_r>
 8006a92:	69e3      	ldr	r3, [r4, #28]
 8006a94:	689d      	ldr	r5, [r3, #8]
 8006a96:	b15d      	cbz	r5, 8006ab0 <_reclaim_reent+0x58>
 8006a98:	4629      	mov	r1, r5
 8006a9a:	4620      	mov	r0, r4
 8006a9c:	682d      	ldr	r5, [r5, #0]
 8006a9e:	f000 f873 	bl	8006b88 <_free_r>
 8006aa2:	e7f8      	b.n	8006a96 <_reclaim_reent+0x3e>
 8006aa4:	680e      	ldr	r6, [r1, #0]
 8006aa6:	4620      	mov	r0, r4
 8006aa8:	f000 f86e 	bl	8006b88 <_free_r>
 8006aac:	4631      	mov	r1, r6
 8006aae:	e7e1      	b.n	8006a74 <_reclaim_reent+0x1c>
 8006ab0:	6961      	ldr	r1, [r4, #20]
 8006ab2:	b111      	cbz	r1, 8006aba <_reclaim_reent+0x62>
 8006ab4:	4620      	mov	r0, r4
 8006ab6:	f000 f867 	bl	8006b88 <_free_r>
 8006aba:	69e1      	ldr	r1, [r4, #28]
 8006abc:	b111      	cbz	r1, 8006ac4 <_reclaim_reent+0x6c>
 8006abe:	4620      	mov	r0, r4
 8006ac0:	f000 f862 	bl	8006b88 <_free_r>
 8006ac4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006ac6:	b111      	cbz	r1, 8006ace <_reclaim_reent+0x76>
 8006ac8:	4620      	mov	r0, r4
 8006aca:	f000 f85d 	bl	8006b88 <_free_r>
 8006ace:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ad0:	b111      	cbz	r1, 8006ad8 <_reclaim_reent+0x80>
 8006ad2:	4620      	mov	r0, r4
 8006ad4:	f000 f858 	bl	8006b88 <_free_r>
 8006ad8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006ada:	b111      	cbz	r1, 8006ae2 <_reclaim_reent+0x8a>
 8006adc:	4620      	mov	r0, r4
 8006ade:	f000 f853 	bl	8006b88 <_free_r>
 8006ae2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006ae4:	b111      	cbz	r1, 8006aec <_reclaim_reent+0x94>
 8006ae6:	4620      	mov	r0, r4
 8006ae8:	f000 f84e 	bl	8006b88 <_free_r>
 8006aec:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006aee:	b111      	cbz	r1, 8006af6 <_reclaim_reent+0x9e>
 8006af0:	4620      	mov	r0, r4
 8006af2:	f000 f849 	bl	8006b88 <_free_r>
 8006af6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006af8:	b111      	cbz	r1, 8006b00 <_reclaim_reent+0xa8>
 8006afa:	4620      	mov	r0, r4
 8006afc:	f000 f844 	bl	8006b88 <_free_r>
 8006b00:	6a23      	ldr	r3, [r4, #32]
 8006b02:	b11b      	cbz	r3, 8006b0c <_reclaim_reent+0xb4>
 8006b04:	4620      	mov	r0, r4
 8006b06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006b0a:	4718      	bx	r3
 8006b0c:	bd70      	pop	{r4, r5, r6, pc}
 8006b0e:	bf00      	nop
 8006b10:	20000010 	.word	0x20000010

08006b14 <__errno>:
 8006b14:	4b01      	ldr	r3, [pc, #4]	@ (8006b1c <__errno+0x8>)
 8006b16:	6818      	ldr	r0, [r3, #0]
 8006b18:	4770      	bx	lr
 8006b1a:	bf00      	nop
 8006b1c:	20000010 	.word	0x20000010

08006b20 <__libc_init_array>:
 8006b20:	b570      	push	{r4, r5, r6, lr}
 8006b22:	4d0d      	ldr	r5, [pc, #52]	@ (8006b58 <__libc_init_array+0x38>)
 8006b24:	4c0d      	ldr	r4, [pc, #52]	@ (8006b5c <__libc_init_array+0x3c>)
 8006b26:	1b64      	subs	r4, r4, r5
 8006b28:	10a4      	asrs	r4, r4, #2
 8006b2a:	2600      	movs	r6, #0
 8006b2c:	42a6      	cmp	r6, r4
 8006b2e:	d109      	bne.n	8006b44 <__libc_init_array+0x24>
 8006b30:	4d0b      	ldr	r5, [pc, #44]	@ (8006b60 <__libc_init_array+0x40>)
 8006b32:	4c0c      	ldr	r4, [pc, #48]	@ (8006b64 <__libc_init_array+0x44>)
 8006b34:	f000 fc64 	bl	8007400 <_init>
 8006b38:	1b64      	subs	r4, r4, r5
 8006b3a:	10a4      	asrs	r4, r4, #2
 8006b3c:	2600      	movs	r6, #0
 8006b3e:	42a6      	cmp	r6, r4
 8006b40:	d105      	bne.n	8006b4e <__libc_init_array+0x2e>
 8006b42:	bd70      	pop	{r4, r5, r6, pc}
 8006b44:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b48:	4798      	blx	r3
 8006b4a:	3601      	adds	r6, #1
 8006b4c:	e7ee      	b.n	8006b2c <__libc_init_array+0xc>
 8006b4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b52:	4798      	blx	r3
 8006b54:	3601      	adds	r6, #1
 8006b56:	e7f2      	b.n	8006b3e <__libc_init_array+0x1e>
 8006b58:	080074ec 	.word	0x080074ec
 8006b5c:	080074ec 	.word	0x080074ec
 8006b60:	080074ec 	.word	0x080074ec
 8006b64:	080074f0 	.word	0x080074f0

08006b68 <__retarget_lock_acquire_recursive>:
 8006b68:	4770      	bx	lr

08006b6a <__retarget_lock_release_recursive>:
 8006b6a:	4770      	bx	lr

08006b6c <memcpy>:
 8006b6c:	440a      	add	r2, r1
 8006b6e:	4291      	cmp	r1, r2
 8006b70:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006b74:	d100      	bne.n	8006b78 <memcpy+0xc>
 8006b76:	4770      	bx	lr
 8006b78:	b510      	push	{r4, lr}
 8006b7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b82:	4291      	cmp	r1, r2
 8006b84:	d1f9      	bne.n	8006b7a <memcpy+0xe>
 8006b86:	bd10      	pop	{r4, pc}

08006b88 <_free_r>:
 8006b88:	b538      	push	{r3, r4, r5, lr}
 8006b8a:	4605      	mov	r5, r0
 8006b8c:	2900      	cmp	r1, #0
 8006b8e:	d041      	beq.n	8006c14 <_free_r+0x8c>
 8006b90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b94:	1f0c      	subs	r4, r1, #4
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	bfb8      	it	lt
 8006b9a:	18e4      	addlt	r4, r4, r3
 8006b9c:	f000 f8e0 	bl	8006d60 <__malloc_lock>
 8006ba0:	4a1d      	ldr	r2, [pc, #116]	@ (8006c18 <_free_r+0x90>)
 8006ba2:	6813      	ldr	r3, [r2, #0]
 8006ba4:	b933      	cbnz	r3, 8006bb4 <_free_r+0x2c>
 8006ba6:	6063      	str	r3, [r4, #4]
 8006ba8:	6014      	str	r4, [r2, #0]
 8006baa:	4628      	mov	r0, r5
 8006bac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006bb0:	f000 b8dc 	b.w	8006d6c <__malloc_unlock>
 8006bb4:	42a3      	cmp	r3, r4
 8006bb6:	d908      	bls.n	8006bca <_free_r+0x42>
 8006bb8:	6820      	ldr	r0, [r4, #0]
 8006bba:	1821      	adds	r1, r4, r0
 8006bbc:	428b      	cmp	r3, r1
 8006bbe:	bf01      	itttt	eq
 8006bc0:	6819      	ldreq	r1, [r3, #0]
 8006bc2:	685b      	ldreq	r3, [r3, #4]
 8006bc4:	1809      	addeq	r1, r1, r0
 8006bc6:	6021      	streq	r1, [r4, #0]
 8006bc8:	e7ed      	b.n	8006ba6 <_free_r+0x1e>
 8006bca:	461a      	mov	r2, r3
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	b10b      	cbz	r3, 8006bd4 <_free_r+0x4c>
 8006bd0:	42a3      	cmp	r3, r4
 8006bd2:	d9fa      	bls.n	8006bca <_free_r+0x42>
 8006bd4:	6811      	ldr	r1, [r2, #0]
 8006bd6:	1850      	adds	r0, r2, r1
 8006bd8:	42a0      	cmp	r0, r4
 8006bda:	d10b      	bne.n	8006bf4 <_free_r+0x6c>
 8006bdc:	6820      	ldr	r0, [r4, #0]
 8006bde:	4401      	add	r1, r0
 8006be0:	1850      	adds	r0, r2, r1
 8006be2:	4283      	cmp	r3, r0
 8006be4:	6011      	str	r1, [r2, #0]
 8006be6:	d1e0      	bne.n	8006baa <_free_r+0x22>
 8006be8:	6818      	ldr	r0, [r3, #0]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	6053      	str	r3, [r2, #4]
 8006bee:	4408      	add	r0, r1
 8006bf0:	6010      	str	r0, [r2, #0]
 8006bf2:	e7da      	b.n	8006baa <_free_r+0x22>
 8006bf4:	d902      	bls.n	8006bfc <_free_r+0x74>
 8006bf6:	230c      	movs	r3, #12
 8006bf8:	602b      	str	r3, [r5, #0]
 8006bfa:	e7d6      	b.n	8006baa <_free_r+0x22>
 8006bfc:	6820      	ldr	r0, [r4, #0]
 8006bfe:	1821      	adds	r1, r4, r0
 8006c00:	428b      	cmp	r3, r1
 8006c02:	bf04      	itt	eq
 8006c04:	6819      	ldreq	r1, [r3, #0]
 8006c06:	685b      	ldreq	r3, [r3, #4]
 8006c08:	6063      	str	r3, [r4, #4]
 8006c0a:	bf04      	itt	eq
 8006c0c:	1809      	addeq	r1, r1, r0
 8006c0e:	6021      	streq	r1, [r4, #0]
 8006c10:	6054      	str	r4, [r2, #4]
 8006c12:	e7ca      	b.n	8006baa <_free_r+0x22>
 8006c14:	bd38      	pop	{r3, r4, r5, pc}
 8006c16:	bf00      	nop
 8006c18:	20003158 	.word	0x20003158

08006c1c <sbrk_aligned>:
 8006c1c:	b570      	push	{r4, r5, r6, lr}
 8006c1e:	4e0f      	ldr	r6, [pc, #60]	@ (8006c5c <sbrk_aligned+0x40>)
 8006c20:	460c      	mov	r4, r1
 8006c22:	6831      	ldr	r1, [r6, #0]
 8006c24:	4605      	mov	r5, r0
 8006c26:	b911      	cbnz	r1, 8006c2e <sbrk_aligned+0x12>
 8006c28:	f000 fba4 	bl	8007374 <_sbrk_r>
 8006c2c:	6030      	str	r0, [r6, #0]
 8006c2e:	4621      	mov	r1, r4
 8006c30:	4628      	mov	r0, r5
 8006c32:	f000 fb9f 	bl	8007374 <_sbrk_r>
 8006c36:	1c43      	adds	r3, r0, #1
 8006c38:	d103      	bne.n	8006c42 <sbrk_aligned+0x26>
 8006c3a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006c3e:	4620      	mov	r0, r4
 8006c40:	bd70      	pop	{r4, r5, r6, pc}
 8006c42:	1cc4      	adds	r4, r0, #3
 8006c44:	f024 0403 	bic.w	r4, r4, #3
 8006c48:	42a0      	cmp	r0, r4
 8006c4a:	d0f8      	beq.n	8006c3e <sbrk_aligned+0x22>
 8006c4c:	1a21      	subs	r1, r4, r0
 8006c4e:	4628      	mov	r0, r5
 8006c50:	f000 fb90 	bl	8007374 <_sbrk_r>
 8006c54:	3001      	adds	r0, #1
 8006c56:	d1f2      	bne.n	8006c3e <sbrk_aligned+0x22>
 8006c58:	e7ef      	b.n	8006c3a <sbrk_aligned+0x1e>
 8006c5a:	bf00      	nop
 8006c5c:	20003154 	.word	0x20003154

08006c60 <_malloc_r>:
 8006c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c64:	1ccd      	adds	r5, r1, #3
 8006c66:	f025 0503 	bic.w	r5, r5, #3
 8006c6a:	3508      	adds	r5, #8
 8006c6c:	2d0c      	cmp	r5, #12
 8006c6e:	bf38      	it	cc
 8006c70:	250c      	movcc	r5, #12
 8006c72:	2d00      	cmp	r5, #0
 8006c74:	4606      	mov	r6, r0
 8006c76:	db01      	blt.n	8006c7c <_malloc_r+0x1c>
 8006c78:	42a9      	cmp	r1, r5
 8006c7a:	d904      	bls.n	8006c86 <_malloc_r+0x26>
 8006c7c:	230c      	movs	r3, #12
 8006c7e:	6033      	str	r3, [r6, #0]
 8006c80:	2000      	movs	r0, #0
 8006c82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006d5c <_malloc_r+0xfc>
 8006c8a:	f000 f869 	bl	8006d60 <__malloc_lock>
 8006c8e:	f8d8 3000 	ldr.w	r3, [r8]
 8006c92:	461c      	mov	r4, r3
 8006c94:	bb44      	cbnz	r4, 8006ce8 <_malloc_r+0x88>
 8006c96:	4629      	mov	r1, r5
 8006c98:	4630      	mov	r0, r6
 8006c9a:	f7ff ffbf 	bl	8006c1c <sbrk_aligned>
 8006c9e:	1c43      	adds	r3, r0, #1
 8006ca0:	4604      	mov	r4, r0
 8006ca2:	d158      	bne.n	8006d56 <_malloc_r+0xf6>
 8006ca4:	f8d8 4000 	ldr.w	r4, [r8]
 8006ca8:	4627      	mov	r7, r4
 8006caa:	2f00      	cmp	r7, #0
 8006cac:	d143      	bne.n	8006d36 <_malloc_r+0xd6>
 8006cae:	2c00      	cmp	r4, #0
 8006cb0:	d04b      	beq.n	8006d4a <_malloc_r+0xea>
 8006cb2:	6823      	ldr	r3, [r4, #0]
 8006cb4:	4639      	mov	r1, r7
 8006cb6:	4630      	mov	r0, r6
 8006cb8:	eb04 0903 	add.w	r9, r4, r3
 8006cbc:	f000 fb5a 	bl	8007374 <_sbrk_r>
 8006cc0:	4581      	cmp	r9, r0
 8006cc2:	d142      	bne.n	8006d4a <_malloc_r+0xea>
 8006cc4:	6821      	ldr	r1, [r4, #0]
 8006cc6:	1a6d      	subs	r5, r5, r1
 8006cc8:	4629      	mov	r1, r5
 8006cca:	4630      	mov	r0, r6
 8006ccc:	f7ff ffa6 	bl	8006c1c <sbrk_aligned>
 8006cd0:	3001      	adds	r0, #1
 8006cd2:	d03a      	beq.n	8006d4a <_malloc_r+0xea>
 8006cd4:	6823      	ldr	r3, [r4, #0]
 8006cd6:	442b      	add	r3, r5
 8006cd8:	6023      	str	r3, [r4, #0]
 8006cda:	f8d8 3000 	ldr.w	r3, [r8]
 8006cde:	685a      	ldr	r2, [r3, #4]
 8006ce0:	bb62      	cbnz	r2, 8006d3c <_malloc_r+0xdc>
 8006ce2:	f8c8 7000 	str.w	r7, [r8]
 8006ce6:	e00f      	b.n	8006d08 <_malloc_r+0xa8>
 8006ce8:	6822      	ldr	r2, [r4, #0]
 8006cea:	1b52      	subs	r2, r2, r5
 8006cec:	d420      	bmi.n	8006d30 <_malloc_r+0xd0>
 8006cee:	2a0b      	cmp	r2, #11
 8006cf0:	d917      	bls.n	8006d22 <_malloc_r+0xc2>
 8006cf2:	1961      	adds	r1, r4, r5
 8006cf4:	42a3      	cmp	r3, r4
 8006cf6:	6025      	str	r5, [r4, #0]
 8006cf8:	bf18      	it	ne
 8006cfa:	6059      	strne	r1, [r3, #4]
 8006cfc:	6863      	ldr	r3, [r4, #4]
 8006cfe:	bf08      	it	eq
 8006d00:	f8c8 1000 	streq.w	r1, [r8]
 8006d04:	5162      	str	r2, [r4, r5]
 8006d06:	604b      	str	r3, [r1, #4]
 8006d08:	4630      	mov	r0, r6
 8006d0a:	f000 f82f 	bl	8006d6c <__malloc_unlock>
 8006d0e:	f104 000b 	add.w	r0, r4, #11
 8006d12:	1d23      	adds	r3, r4, #4
 8006d14:	f020 0007 	bic.w	r0, r0, #7
 8006d18:	1ac2      	subs	r2, r0, r3
 8006d1a:	bf1c      	itt	ne
 8006d1c:	1a1b      	subne	r3, r3, r0
 8006d1e:	50a3      	strne	r3, [r4, r2]
 8006d20:	e7af      	b.n	8006c82 <_malloc_r+0x22>
 8006d22:	6862      	ldr	r2, [r4, #4]
 8006d24:	42a3      	cmp	r3, r4
 8006d26:	bf0c      	ite	eq
 8006d28:	f8c8 2000 	streq.w	r2, [r8]
 8006d2c:	605a      	strne	r2, [r3, #4]
 8006d2e:	e7eb      	b.n	8006d08 <_malloc_r+0xa8>
 8006d30:	4623      	mov	r3, r4
 8006d32:	6864      	ldr	r4, [r4, #4]
 8006d34:	e7ae      	b.n	8006c94 <_malloc_r+0x34>
 8006d36:	463c      	mov	r4, r7
 8006d38:	687f      	ldr	r7, [r7, #4]
 8006d3a:	e7b6      	b.n	8006caa <_malloc_r+0x4a>
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	42a3      	cmp	r3, r4
 8006d42:	d1fb      	bne.n	8006d3c <_malloc_r+0xdc>
 8006d44:	2300      	movs	r3, #0
 8006d46:	6053      	str	r3, [r2, #4]
 8006d48:	e7de      	b.n	8006d08 <_malloc_r+0xa8>
 8006d4a:	230c      	movs	r3, #12
 8006d4c:	6033      	str	r3, [r6, #0]
 8006d4e:	4630      	mov	r0, r6
 8006d50:	f000 f80c 	bl	8006d6c <__malloc_unlock>
 8006d54:	e794      	b.n	8006c80 <_malloc_r+0x20>
 8006d56:	6005      	str	r5, [r0, #0]
 8006d58:	e7d6      	b.n	8006d08 <_malloc_r+0xa8>
 8006d5a:	bf00      	nop
 8006d5c:	20003158 	.word	0x20003158

08006d60 <__malloc_lock>:
 8006d60:	4801      	ldr	r0, [pc, #4]	@ (8006d68 <__malloc_lock+0x8>)
 8006d62:	f7ff bf01 	b.w	8006b68 <__retarget_lock_acquire_recursive>
 8006d66:	bf00      	nop
 8006d68:	20003150 	.word	0x20003150

08006d6c <__malloc_unlock>:
 8006d6c:	4801      	ldr	r0, [pc, #4]	@ (8006d74 <__malloc_unlock+0x8>)
 8006d6e:	f7ff befc 	b.w	8006b6a <__retarget_lock_release_recursive>
 8006d72:	bf00      	nop
 8006d74:	20003150 	.word	0x20003150

08006d78 <__ssputs_r>:
 8006d78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d7c:	688e      	ldr	r6, [r1, #8]
 8006d7e:	461f      	mov	r7, r3
 8006d80:	42be      	cmp	r6, r7
 8006d82:	680b      	ldr	r3, [r1, #0]
 8006d84:	4682      	mov	sl, r0
 8006d86:	460c      	mov	r4, r1
 8006d88:	4690      	mov	r8, r2
 8006d8a:	d82d      	bhi.n	8006de8 <__ssputs_r+0x70>
 8006d8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d90:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006d94:	d026      	beq.n	8006de4 <__ssputs_r+0x6c>
 8006d96:	6965      	ldr	r5, [r4, #20]
 8006d98:	6909      	ldr	r1, [r1, #16]
 8006d9a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006d9e:	eba3 0901 	sub.w	r9, r3, r1
 8006da2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006da6:	1c7b      	adds	r3, r7, #1
 8006da8:	444b      	add	r3, r9
 8006daa:	106d      	asrs	r5, r5, #1
 8006dac:	429d      	cmp	r5, r3
 8006dae:	bf38      	it	cc
 8006db0:	461d      	movcc	r5, r3
 8006db2:	0553      	lsls	r3, r2, #21
 8006db4:	d527      	bpl.n	8006e06 <__ssputs_r+0x8e>
 8006db6:	4629      	mov	r1, r5
 8006db8:	f7ff ff52 	bl	8006c60 <_malloc_r>
 8006dbc:	4606      	mov	r6, r0
 8006dbe:	b360      	cbz	r0, 8006e1a <__ssputs_r+0xa2>
 8006dc0:	6921      	ldr	r1, [r4, #16]
 8006dc2:	464a      	mov	r2, r9
 8006dc4:	f7ff fed2 	bl	8006b6c <memcpy>
 8006dc8:	89a3      	ldrh	r3, [r4, #12]
 8006dca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006dce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dd2:	81a3      	strh	r3, [r4, #12]
 8006dd4:	6126      	str	r6, [r4, #16]
 8006dd6:	6165      	str	r5, [r4, #20]
 8006dd8:	444e      	add	r6, r9
 8006dda:	eba5 0509 	sub.w	r5, r5, r9
 8006dde:	6026      	str	r6, [r4, #0]
 8006de0:	60a5      	str	r5, [r4, #8]
 8006de2:	463e      	mov	r6, r7
 8006de4:	42be      	cmp	r6, r7
 8006de6:	d900      	bls.n	8006dea <__ssputs_r+0x72>
 8006de8:	463e      	mov	r6, r7
 8006dea:	6820      	ldr	r0, [r4, #0]
 8006dec:	4632      	mov	r2, r6
 8006dee:	4641      	mov	r1, r8
 8006df0:	f000 faa6 	bl	8007340 <memmove>
 8006df4:	68a3      	ldr	r3, [r4, #8]
 8006df6:	1b9b      	subs	r3, r3, r6
 8006df8:	60a3      	str	r3, [r4, #8]
 8006dfa:	6823      	ldr	r3, [r4, #0]
 8006dfc:	4433      	add	r3, r6
 8006dfe:	6023      	str	r3, [r4, #0]
 8006e00:	2000      	movs	r0, #0
 8006e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e06:	462a      	mov	r2, r5
 8006e08:	f000 fac4 	bl	8007394 <_realloc_r>
 8006e0c:	4606      	mov	r6, r0
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	d1e0      	bne.n	8006dd4 <__ssputs_r+0x5c>
 8006e12:	6921      	ldr	r1, [r4, #16]
 8006e14:	4650      	mov	r0, sl
 8006e16:	f7ff feb7 	bl	8006b88 <_free_r>
 8006e1a:	230c      	movs	r3, #12
 8006e1c:	f8ca 3000 	str.w	r3, [sl]
 8006e20:	89a3      	ldrh	r3, [r4, #12]
 8006e22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e26:	81a3      	strh	r3, [r4, #12]
 8006e28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e2c:	e7e9      	b.n	8006e02 <__ssputs_r+0x8a>
	...

08006e30 <_svfiprintf_r>:
 8006e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e34:	4698      	mov	r8, r3
 8006e36:	898b      	ldrh	r3, [r1, #12]
 8006e38:	061b      	lsls	r3, r3, #24
 8006e3a:	b09d      	sub	sp, #116	@ 0x74
 8006e3c:	4607      	mov	r7, r0
 8006e3e:	460d      	mov	r5, r1
 8006e40:	4614      	mov	r4, r2
 8006e42:	d510      	bpl.n	8006e66 <_svfiprintf_r+0x36>
 8006e44:	690b      	ldr	r3, [r1, #16]
 8006e46:	b973      	cbnz	r3, 8006e66 <_svfiprintf_r+0x36>
 8006e48:	2140      	movs	r1, #64	@ 0x40
 8006e4a:	f7ff ff09 	bl	8006c60 <_malloc_r>
 8006e4e:	6028      	str	r0, [r5, #0]
 8006e50:	6128      	str	r0, [r5, #16]
 8006e52:	b930      	cbnz	r0, 8006e62 <_svfiprintf_r+0x32>
 8006e54:	230c      	movs	r3, #12
 8006e56:	603b      	str	r3, [r7, #0]
 8006e58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e5c:	b01d      	add	sp, #116	@ 0x74
 8006e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e62:	2340      	movs	r3, #64	@ 0x40
 8006e64:	616b      	str	r3, [r5, #20]
 8006e66:	2300      	movs	r3, #0
 8006e68:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e6a:	2320      	movs	r3, #32
 8006e6c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006e70:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e74:	2330      	movs	r3, #48	@ 0x30
 8006e76:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007014 <_svfiprintf_r+0x1e4>
 8006e7a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006e7e:	f04f 0901 	mov.w	r9, #1
 8006e82:	4623      	mov	r3, r4
 8006e84:	469a      	mov	sl, r3
 8006e86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e8a:	b10a      	cbz	r2, 8006e90 <_svfiprintf_r+0x60>
 8006e8c:	2a25      	cmp	r2, #37	@ 0x25
 8006e8e:	d1f9      	bne.n	8006e84 <_svfiprintf_r+0x54>
 8006e90:	ebba 0b04 	subs.w	fp, sl, r4
 8006e94:	d00b      	beq.n	8006eae <_svfiprintf_r+0x7e>
 8006e96:	465b      	mov	r3, fp
 8006e98:	4622      	mov	r2, r4
 8006e9a:	4629      	mov	r1, r5
 8006e9c:	4638      	mov	r0, r7
 8006e9e:	f7ff ff6b 	bl	8006d78 <__ssputs_r>
 8006ea2:	3001      	adds	r0, #1
 8006ea4:	f000 80a7 	beq.w	8006ff6 <_svfiprintf_r+0x1c6>
 8006ea8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006eaa:	445a      	add	r2, fp
 8006eac:	9209      	str	r2, [sp, #36]	@ 0x24
 8006eae:	f89a 3000 	ldrb.w	r3, [sl]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	f000 809f 	beq.w	8006ff6 <_svfiprintf_r+0x1c6>
 8006eb8:	2300      	movs	r3, #0
 8006eba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ebe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ec2:	f10a 0a01 	add.w	sl, sl, #1
 8006ec6:	9304      	str	r3, [sp, #16]
 8006ec8:	9307      	str	r3, [sp, #28]
 8006eca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006ece:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ed0:	4654      	mov	r4, sl
 8006ed2:	2205      	movs	r2, #5
 8006ed4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ed8:	484e      	ldr	r0, [pc, #312]	@ (8007014 <_svfiprintf_r+0x1e4>)
 8006eda:	f7f9 f989 	bl	80001f0 <memchr>
 8006ede:	9a04      	ldr	r2, [sp, #16]
 8006ee0:	b9d8      	cbnz	r0, 8006f1a <_svfiprintf_r+0xea>
 8006ee2:	06d0      	lsls	r0, r2, #27
 8006ee4:	bf44      	itt	mi
 8006ee6:	2320      	movmi	r3, #32
 8006ee8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006eec:	0711      	lsls	r1, r2, #28
 8006eee:	bf44      	itt	mi
 8006ef0:	232b      	movmi	r3, #43	@ 0x2b
 8006ef2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ef6:	f89a 3000 	ldrb.w	r3, [sl]
 8006efa:	2b2a      	cmp	r3, #42	@ 0x2a
 8006efc:	d015      	beq.n	8006f2a <_svfiprintf_r+0xfa>
 8006efe:	9a07      	ldr	r2, [sp, #28]
 8006f00:	4654      	mov	r4, sl
 8006f02:	2000      	movs	r0, #0
 8006f04:	f04f 0c0a 	mov.w	ip, #10
 8006f08:	4621      	mov	r1, r4
 8006f0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f0e:	3b30      	subs	r3, #48	@ 0x30
 8006f10:	2b09      	cmp	r3, #9
 8006f12:	d94b      	bls.n	8006fac <_svfiprintf_r+0x17c>
 8006f14:	b1b0      	cbz	r0, 8006f44 <_svfiprintf_r+0x114>
 8006f16:	9207      	str	r2, [sp, #28]
 8006f18:	e014      	b.n	8006f44 <_svfiprintf_r+0x114>
 8006f1a:	eba0 0308 	sub.w	r3, r0, r8
 8006f1e:	fa09 f303 	lsl.w	r3, r9, r3
 8006f22:	4313      	orrs	r3, r2
 8006f24:	9304      	str	r3, [sp, #16]
 8006f26:	46a2      	mov	sl, r4
 8006f28:	e7d2      	b.n	8006ed0 <_svfiprintf_r+0xa0>
 8006f2a:	9b03      	ldr	r3, [sp, #12]
 8006f2c:	1d19      	adds	r1, r3, #4
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	9103      	str	r1, [sp, #12]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	bfbb      	ittet	lt
 8006f36:	425b      	neglt	r3, r3
 8006f38:	f042 0202 	orrlt.w	r2, r2, #2
 8006f3c:	9307      	strge	r3, [sp, #28]
 8006f3e:	9307      	strlt	r3, [sp, #28]
 8006f40:	bfb8      	it	lt
 8006f42:	9204      	strlt	r2, [sp, #16]
 8006f44:	7823      	ldrb	r3, [r4, #0]
 8006f46:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f48:	d10a      	bne.n	8006f60 <_svfiprintf_r+0x130>
 8006f4a:	7863      	ldrb	r3, [r4, #1]
 8006f4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f4e:	d132      	bne.n	8006fb6 <_svfiprintf_r+0x186>
 8006f50:	9b03      	ldr	r3, [sp, #12]
 8006f52:	1d1a      	adds	r2, r3, #4
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	9203      	str	r2, [sp, #12]
 8006f58:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006f5c:	3402      	adds	r4, #2
 8006f5e:	9305      	str	r3, [sp, #20]
 8006f60:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007024 <_svfiprintf_r+0x1f4>
 8006f64:	7821      	ldrb	r1, [r4, #0]
 8006f66:	2203      	movs	r2, #3
 8006f68:	4650      	mov	r0, sl
 8006f6a:	f7f9 f941 	bl	80001f0 <memchr>
 8006f6e:	b138      	cbz	r0, 8006f80 <_svfiprintf_r+0x150>
 8006f70:	9b04      	ldr	r3, [sp, #16]
 8006f72:	eba0 000a 	sub.w	r0, r0, sl
 8006f76:	2240      	movs	r2, #64	@ 0x40
 8006f78:	4082      	lsls	r2, r0
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	3401      	adds	r4, #1
 8006f7e:	9304      	str	r3, [sp, #16]
 8006f80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f84:	4824      	ldr	r0, [pc, #144]	@ (8007018 <_svfiprintf_r+0x1e8>)
 8006f86:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006f8a:	2206      	movs	r2, #6
 8006f8c:	f7f9 f930 	bl	80001f0 <memchr>
 8006f90:	2800      	cmp	r0, #0
 8006f92:	d036      	beq.n	8007002 <_svfiprintf_r+0x1d2>
 8006f94:	4b21      	ldr	r3, [pc, #132]	@ (800701c <_svfiprintf_r+0x1ec>)
 8006f96:	bb1b      	cbnz	r3, 8006fe0 <_svfiprintf_r+0x1b0>
 8006f98:	9b03      	ldr	r3, [sp, #12]
 8006f9a:	3307      	adds	r3, #7
 8006f9c:	f023 0307 	bic.w	r3, r3, #7
 8006fa0:	3308      	adds	r3, #8
 8006fa2:	9303      	str	r3, [sp, #12]
 8006fa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fa6:	4433      	add	r3, r6
 8006fa8:	9309      	str	r3, [sp, #36]	@ 0x24
 8006faa:	e76a      	b.n	8006e82 <_svfiprintf_r+0x52>
 8006fac:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fb0:	460c      	mov	r4, r1
 8006fb2:	2001      	movs	r0, #1
 8006fb4:	e7a8      	b.n	8006f08 <_svfiprintf_r+0xd8>
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	3401      	adds	r4, #1
 8006fba:	9305      	str	r3, [sp, #20]
 8006fbc:	4619      	mov	r1, r3
 8006fbe:	f04f 0c0a 	mov.w	ip, #10
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006fc8:	3a30      	subs	r2, #48	@ 0x30
 8006fca:	2a09      	cmp	r2, #9
 8006fcc:	d903      	bls.n	8006fd6 <_svfiprintf_r+0x1a6>
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d0c6      	beq.n	8006f60 <_svfiprintf_r+0x130>
 8006fd2:	9105      	str	r1, [sp, #20]
 8006fd4:	e7c4      	b.n	8006f60 <_svfiprintf_r+0x130>
 8006fd6:	fb0c 2101 	mla	r1, ip, r1, r2
 8006fda:	4604      	mov	r4, r0
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e7f0      	b.n	8006fc2 <_svfiprintf_r+0x192>
 8006fe0:	ab03      	add	r3, sp, #12
 8006fe2:	9300      	str	r3, [sp, #0]
 8006fe4:	462a      	mov	r2, r5
 8006fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8007020 <_svfiprintf_r+0x1f0>)
 8006fe8:	a904      	add	r1, sp, #16
 8006fea:	4638      	mov	r0, r7
 8006fec:	f3af 8000 	nop.w
 8006ff0:	1c42      	adds	r2, r0, #1
 8006ff2:	4606      	mov	r6, r0
 8006ff4:	d1d6      	bne.n	8006fa4 <_svfiprintf_r+0x174>
 8006ff6:	89ab      	ldrh	r3, [r5, #12]
 8006ff8:	065b      	lsls	r3, r3, #25
 8006ffa:	f53f af2d 	bmi.w	8006e58 <_svfiprintf_r+0x28>
 8006ffe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007000:	e72c      	b.n	8006e5c <_svfiprintf_r+0x2c>
 8007002:	ab03      	add	r3, sp, #12
 8007004:	9300      	str	r3, [sp, #0]
 8007006:	462a      	mov	r2, r5
 8007008:	4b05      	ldr	r3, [pc, #20]	@ (8007020 <_svfiprintf_r+0x1f0>)
 800700a:	a904      	add	r1, sp, #16
 800700c:	4638      	mov	r0, r7
 800700e:	f000 f879 	bl	8007104 <_printf_i>
 8007012:	e7ed      	b.n	8006ff0 <_svfiprintf_r+0x1c0>
 8007014:	080074b0 	.word	0x080074b0
 8007018:	080074ba 	.word	0x080074ba
 800701c:	00000000 	.word	0x00000000
 8007020:	08006d79 	.word	0x08006d79
 8007024:	080074b6 	.word	0x080074b6

08007028 <_printf_common>:
 8007028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800702c:	4616      	mov	r6, r2
 800702e:	4698      	mov	r8, r3
 8007030:	688a      	ldr	r2, [r1, #8]
 8007032:	690b      	ldr	r3, [r1, #16]
 8007034:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007038:	4293      	cmp	r3, r2
 800703a:	bfb8      	it	lt
 800703c:	4613      	movlt	r3, r2
 800703e:	6033      	str	r3, [r6, #0]
 8007040:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007044:	4607      	mov	r7, r0
 8007046:	460c      	mov	r4, r1
 8007048:	b10a      	cbz	r2, 800704e <_printf_common+0x26>
 800704a:	3301      	adds	r3, #1
 800704c:	6033      	str	r3, [r6, #0]
 800704e:	6823      	ldr	r3, [r4, #0]
 8007050:	0699      	lsls	r1, r3, #26
 8007052:	bf42      	ittt	mi
 8007054:	6833      	ldrmi	r3, [r6, #0]
 8007056:	3302      	addmi	r3, #2
 8007058:	6033      	strmi	r3, [r6, #0]
 800705a:	6825      	ldr	r5, [r4, #0]
 800705c:	f015 0506 	ands.w	r5, r5, #6
 8007060:	d106      	bne.n	8007070 <_printf_common+0x48>
 8007062:	f104 0a19 	add.w	sl, r4, #25
 8007066:	68e3      	ldr	r3, [r4, #12]
 8007068:	6832      	ldr	r2, [r6, #0]
 800706a:	1a9b      	subs	r3, r3, r2
 800706c:	42ab      	cmp	r3, r5
 800706e:	dc26      	bgt.n	80070be <_printf_common+0x96>
 8007070:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007074:	6822      	ldr	r2, [r4, #0]
 8007076:	3b00      	subs	r3, #0
 8007078:	bf18      	it	ne
 800707a:	2301      	movne	r3, #1
 800707c:	0692      	lsls	r2, r2, #26
 800707e:	d42b      	bmi.n	80070d8 <_printf_common+0xb0>
 8007080:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007084:	4641      	mov	r1, r8
 8007086:	4638      	mov	r0, r7
 8007088:	47c8      	blx	r9
 800708a:	3001      	adds	r0, #1
 800708c:	d01e      	beq.n	80070cc <_printf_common+0xa4>
 800708e:	6823      	ldr	r3, [r4, #0]
 8007090:	6922      	ldr	r2, [r4, #16]
 8007092:	f003 0306 	and.w	r3, r3, #6
 8007096:	2b04      	cmp	r3, #4
 8007098:	bf02      	ittt	eq
 800709a:	68e5      	ldreq	r5, [r4, #12]
 800709c:	6833      	ldreq	r3, [r6, #0]
 800709e:	1aed      	subeq	r5, r5, r3
 80070a0:	68a3      	ldr	r3, [r4, #8]
 80070a2:	bf0c      	ite	eq
 80070a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070a8:	2500      	movne	r5, #0
 80070aa:	4293      	cmp	r3, r2
 80070ac:	bfc4      	itt	gt
 80070ae:	1a9b      	subgt	r3, r3, r2
 80070b0:	18ed      	addgt	r5, r5, r3
 80070b2:	2600      	movs	r6, #0
 80070b4:	341a      	adds	r4, #26
 80070b6:	42b5      	cmp	r5, r6
 80070b8:	d11a      	bne.n	80070f0 <_printf_common+0xc8>
 80070ba:	2000      	movs	r0, #0
 80070bc:	e008      	b.n	80070d0 <_printf_common+0xa8>
 80070be:	2301      	movs	r3, #1
 80070c0:	4652      	mov	r2, sl
 80070c2:	4641      	mov	r1, r8
 80070c4:	4638      	mov	r0, r7
 80070c6:	47c8      	blx	r9
 80070c8:	3001      	adds	r0, #1
 80070ca:	d103      	bne.n	80070d4 <_printf_common+0xac>
 80070cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80070d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070d4:	3501      	adds	r5, #1
 80070d6:	e7c6      	b.n	8007066 <_printf_common+0x3e>
 80070d8:	18e1      	adds	r1, r4, r3
 80070da:	1c5a      	adds	r2, r3, #1
 80070dc:	2030      	movs	r0, #48	@ 0x30
 80070de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80070e2:	4422      	add	r2, r4
 80070e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80070e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80070ec:	3302      	adds	r3, #2
 80070ee:	e7c7      	b.n	8007080 <_printf_common+0x58>
 80070f0:	2301      	movs	r3, #1
 80070f2:	4622      	mov	r2, r4
 80070f4:	4641      	mov	r1, r8
 80070f6:	4638      	mov	r0, r7
 80070f8:	47c8      	blx	r9
 80070fa:	3001      	adds	r0, #1
 80070fc:	d0e6      	beq.n	80070cc <_printf_common+0xa4>
 80070fe:	3601      	adds	r6, #1
 8007100:	e7d9      	b.n	80070b6 <_printf_common+0x8e>
	...

08007104 <_printf_i>:
 8007104:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007108:	7e0f      	ldrb	r7, [r1, #24]
 800710a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800710c:	2f78      	cmp	r7, #120	@ 0x78
 800710e:	4691      	mov	r9, r2
 8007110:	4680      	mov	r8, r0
 8007112:	460c      	mov	r4, r1
 8007114:	469a      	mov	sl, r3
 8007116:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800711a:	d807      	bhi.n	800712c <_printf_i+0x28>
 800711c:	2f62      	cmp	r7, #98	@ 0x62
 800711e:	d80a      	bhi.n	8007136 <_printf_i+0x32>
 8007120:	2f00      	cmp	r7, #0
 8007122:	f000 80d1 	beq.w	80072c8 <_printf_i+0x1c4>
 8007126:	2f58      	cmp	r7, #88	@ 0x58
 8007128:	f000 80b8 	beq.w	800729c <_printf_i+0x198>
 800712c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007130:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007134:	e03a      	b.n	80071ac <_printf_i+0xa8>
 8007136:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800713a:	2b15      	cmp	r3, #21
 800713c:	d8f6      	bhi.n	800712c <_printf_i+0x28>
 800713e:	a101      	add	r1, pc, #4	@ (adr r1, 8007144 <_printf_i+0x40>)
 8007140:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007144:	0800719d 	.word	0x0800719d
 8007148:	080071b1 	.word	0x080071b1
 800714c:	0800712d 	.word	0x0800712d
 8007150:	0800712d 	.word	0x0800712d
 8007154:	0800712d 	.word	0x0800712d
 8007158:	0800712d 	.word	0x0800712d
 800715c:	080071b1 	.word	0x080071b1
 8007160:	0800712d 	.word	0x0800712d
 8007164:	0800712d 	.word	0x0800712d
 8007168:	0800712d 	.word	0x0800712d
 800716c:	0800712d 	.word	0x0800712d
 8007170:	080072af 	.word	0x080072af
 8007174:	080071db 	.word	0x080071db
 8007178:	08007269 	.word	0x08007269
 800717c:	0800712d 	.word	0x0800712d
 8007180:	0800712d 	.word	0x0800712d
 8007184:	080072d1 	.word	0x080072d1
 8007188:	0800712d 	.word	0x0800712d
 800718c:	080071db 	.word	0x080071db
 8007190:	0800712d 	.word	0x0800712d
 8007194:	0800712d 	.word	0x0800712d
 8007198:	08007271 	.word	0x08007271
 800719c:	6833      	ldr	r3, [r6, #0]
 800719e:	1d1a      	adds	r2, r3, #4
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	6032      	str	r2, [r6, #0]
 80071a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80071a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80071ac:	2301      	movs	r3, #1
 80071ae:	e09c      	b.n	80072ea <_printf_i+0x1e6>
 80071b0:	6833      	ldr	r3, [r6, #0]
 80071b2:	6820      	ldr	r0, [r4, #0]
 80071b4:	1d19      	adds	r1, r3, #4
 80071b6:	6031      	str	r1, [r6, #0]
 80071b8:	0606      	lsls	r6, r0, #24
 80071ba:	d501      	bpl.n	80071c0 <_printf_i+0xbc>
 80071bc:	681d      	ldr	r5, [r3, #0]
 80071be:	e003      	b.n	80071c8 <_printf_i+0xc4>
 80071c0:	0645      	lsls	r5, r0, #25
 80071c2:	d5fb      	bpl.n	80071bc <_printf_i+0xb8>
 80071c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80071c8:	2d00      	cmp	r5, #0
 80071ca:	da03      	bge.n	80071d4 <_printf_i+0xd0>
 80071cc:	232d      	movs	r3, #45	@ 0x2d
 80071ce:	426d      	negs	r5, r5
 80071d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071d4:	4858      	ldr	r0, [pc, #352]	@ (8007338 <_printf_i+0x234>)
 80071d6:	230a      	movs	r3, #10
 80071d8:	e011      	b.n	80071fe <_printf_i+0xfa>
 80071da:	6821      	ldr	r1, [r4, #0]
 80071dc:	6833      	ldr	r3, [r6, #0]
 80071de:	0608      	lsls	r0, r1, #24
 80071e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80071e4:	d402      	bmi.n	80071ec <_printf_i+0xe8>
 80071e6:	0649      	lsls	r1, r1, #25
 80071e8:	bf48      	it	mi
 80071ea:	b2ad      	uxthmi	r5, r5
 80071ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80071ee:	4852      	ldr	r0, [pc, #328]	@ (8007338 <_printf_i+0x234>)
 80071f0:	6033      	str	r3, [r6, #0]
 80071f2:	bf14      	ite	ne
 80071f4:	230a      	movne	r3, #10
 80071f6:	2308      	moveq	r3, #8
 80071f8:	2100      	movs	r1, #0
 80071fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80071fe:	6866      	ldr	r6, [r4, #4]
 8007200:	60a6      	str	r6, [r4, #8]
 8007202:	2e00      	cmp	r6, #0
 8007204:	db05      	blt.n	8007212 <_printf_i+0x10e>
 8007206:	6821      	ldr	r1, [r4, #0]
 8007208:	432e      	orrs	r6, r5
 800720a:	f021 0104 	bic.w	r1, r1, #4
 800720e:	6021      	str	r1, [r4, #0]
 8007210:	d04b      	beq.n	80072aa <_printf_i+0x1a6>
 8007212:	4616      	mov	r6, r2
 8007214:	fbb5 f1f3 	udiv	r1, r5, r3
 8007218:	fb03 5711 	mls	r7, r3, r1, r5
 800721c:	5dc7      	ldrb	r7, [r0, r7]
 800721e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007222:	462f      	mov	r7, r5
 8007224:	42bb      	cmp	r3, r7
 8007226:	460d      	mov	r5, r1
 8007228:	d9f4      	bls.n	8007214 <_printf_i+0x110>
 800722a:	2b08      	cmp	r3, #8
 800722c:	d10b      	bne.n	8007246 <_printf_i+0x142>
 800722e:	6823      	ldr	r3, [r4, #0]
 8007230:	07df      	lsls	r7, r3, #31
 8007232:	d508      	bpl.n	8007246 <_printf_i+0x142>
 8007234:	6923      	ldr	r3, [r4, #16]
 8007236:	6861      	ldr	r1, [r4, #4]
 8007238:	4299      	cmp	r1, r3
 800723a:	bfde      	ittt	le
 800723c:	2330      	movle	r3, #48	@ 0x30
 800723e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007242:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007246:	1b92      	subs	r2, r2, r6
 8007248:	6122      	str	r2, [r4, #16]
 800724a:	f8cd a000 	str.w	sl, [sp]
 800724e:	464b      	mov	r3, r9
 8007250:	aa03      	add	r2, sp, #12
 8007252:	4621      	mov	r1, r4
 8007254:	4640      	mov	r0, r8
 8007256:	f7ff fee7 	bl	8007028 <_printf_common>
 800725a:	3001      	adds	r0, #1
 800725c:	d14a      	bne.n	80072f4 <_printf_i+0x1f0>
 800725e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007262:	b004      	add	sp, #16
 8007264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007268:	6823      	ldr	r3, [r4, #0]
 800726a:	f043 0320 	orr.w	r3, r3, #32
 800726e:	6023      	str	r3, [r4, #0]
 8007270:	4832      	ldr	r0, [pc, #200]	@ (800733c <_printf_i+0x238>)
 8007272:	2778      	movs	r7, #120	@ 0x78
 8007274:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007278:	6823      	ldr	r3, [r4, #0]
 800727a:	6831      	ldr	r1, [r6, #0]
 800727c:	061f      	lsls	r7, r3, #24
 800727e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007282:	d402      	bmi.n	800728a <_printf_i+0x186>
 8007284:	065f      	lsls	r7, r3, #25
 8007286:	bf48      	it	mi
 8007288:	b2ad      	uxthmi	r5, r5
 800728a:	6031      	str	r1, [r6, #0]
 800728c:	07d9      	lsls	r1, r3, #31
 800728e:	bf44      	itt	mi
 8007290:	f043 0320 	orrmi.w	r3, r3, #32
 8007294:	6023      	strmi	r3, [r4, #0]
 8007296:	b11d      	cbz	r5, 80072a0 <_printf_i+0x19c>
 8007298:	2310      	movs	r3, #16
 800729a:	e7ad      	b.n	80071f8 <_printf_i+0xf4>
 800729c:	4826      	ldr	r0, [pc, #152]	@ (8007338 <_printf_i+0x234>)
 800729e:	e7e9      	b.n	8007274 <_printf_i+0x170>
 80072a0:	6823      	ldr	r3, [r4, #0]
 80072a2:	f023 0320 	bic.w	r3, r3, #32
 80072a6:	6023      	str	r3, [r4, #0]
 80072a8:	e7f6      	b.n	8007298 <_printf_i+0x194>
 80072aa:	4616      	mov	r6, r2
 80072ac:	e7bd      	b.n	800722a <_printf_i+0x126>
 80072ae:	6833      	ldr	r3, [r6, #0]
 80072b0:	6825      	ldr	r5, [r4, #0]
 80072b2:	6961      	ldr	r1, [r4, #20]
 80072b4:	1d18      	adds	r0, r3, #4
 80072b6:	6030      	str	r0, [r6, #0]
 80072b8:	062e      	lsls	r6, r5, #24
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	d501      	bpl.n	80072c2 <_printf_i+0x1be>
 80072be:	6019      	str	r1, [r3, #0]
 80072c0:	e002      	b.n	80072c8 <_printf_i+0x1c4>
 80072c2:	0668      	lsls	r0, r5, #25
 80072c4:	d5fb      	bpl.n	80072be <_printf_i+0x1ba>
 80072c6:	8019      	strh	r1, [r3, #0]
 80072c8:	2300      	movs	r3, #0
 80072ca:	6123      	str	r3, [r4, #16]
 80072cc:	4616      	mov	r6, r2
 80072ce:	e7bc      	b.n	800724a <_printf_i+0x146>
 80072d0:	6833      	ldr	r3, [r6, #0]
 80072d2:	1d1a      	adds	r2, r3, #4
 80072d4:	6032      	str	r2, [r6, #0]
 80072d6:	681e      	ldr	r6, [r3, #0]
 80072d8:	6862      	ldr	r2, [r4, #4]
 80072da:	2100      	movs	r1, #0
 80072dc:	4630      	mov	r0, r6
 80072de:	f7f8 ff87 	bl	80001f0 <memchr>
 80072e2:	b108      	cbz	r0, 80072e8 <_printf_i+0x1e4>
 80072e4:	1b80      	subs	r0, r0, r6
 80072e6:	6060      	str	r0, [r4, #4]
 80072e8:	6863      	ldr	r3, [r4, #4]
 80072ea:	6123      	str	r3, [r4, #16]
 80072ec:	2300      	movs	r3, #0
 80072ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072f2:	e7aa      	b.n	800724a <_printf_i+0x146>
 80072f4:	6923      	ldr	r3, [r4, #16]
 80072f6:	4632      	mov	r2, r6
 80072f8:	4649      	mov	r1, r9
 80072fa:	4640      	mov	r0, r8
 80072fc:	47d0      	blx	sl
 80072fe:	3001      	adds	r0, #1
 8007300:	d0ad      	beq.n	800725e <_printf_i+0x15a>
 8007302:	6823      	ldr	r3, [r4, #0]
 8007304:	079b      	lsls	r3, r3, #30
 8007306:	d413      	bmi.n	8007330 <_printf_i+0x22c>
 8007308:	68e0      	ldr	r0, [r4, #12]
 800730a:	9b03      	ldr	r3, [sp, #12]
 800730c:	4298      	cmp	r0, r3
 800730e:	bfb8      	it	lt
 8007310:	4618      	movlt	r0, r3
 8007312:	e7a6      	b.n	8007262 <_printf_i+0x15e>
 8007314:	2301      	movs	r3, #1
 8007316:	4632      	mov	r2, r6
 8007318:	4649      	mov	r1, r9
 800731a:	4640      	mov	r0, r8
 800731c:	47d0      	blx	sl
 800731e:	3001      	adds	r0, #1
 8007320:	d09d      	beq.n	800725e <_printf_i+0x15a>
 8007322:	3501      	adds	r5, #1
 8007324:	68e3      	ldr	r3, [r4, #12]
 8007326:	9903      	ldr	r1, [sp, #12]
 8007328:	1a5b      	subs	r3, r3, r1
 800732a:	42ab      	cmp	r3, r5
 800732c:	dcf2      	bgt.n	8007314 <_printf_i+0x210>
 800732e:	e7eb      	b.n	8007308 <_printf_i+0x204>
 8007330:	2500      	movs	r5, #0
 8007332:	f104 0619 	add.w	r6, r4, #25
 8007336:	e7f5      	b.n	8007324 <_printf_i+0x220>
 8007338:	080074c1 	.word	0x080074c1
 800733c:	080074d2 	.word	0x080074d2

08007340 <memmove>:
 8007340:	4288      	cmp	r0, r1
 8007342:	b510      	push	{r4, lr}
 8007344:	eb01 0402 	add.w	r4, r1, r2
 8007348:	d902      	bls.n	8007350 <memmove+0x10>
 800734a:	4284      	cmp	r4, r0
 800734c:	4623      	mov	r3, r4
 800734e:	d807      	bhi.n	8007360 <memmove+0x20>
 8007350:	1e43      	subs	r3, r0, #1
 8007352:	42a1      	cmp	r1, r4
 8007354:	d008      	beq.n	8007368 <memmove+0x28>
 8007356:	f811 2b01 	ldrb.w	r2, [r1], #1
 800735a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800735e:	e7f8      	b.n	8007352 <memmove+0x12>
 8007360:	4402      	add	r2, r0
 8007362:	4601      	mov	r1, r0
 8007364:	428a      	cmp	r2, r1
 8007366:	d100      	bne.n	800736a <memmove+0x2a>
 8007368:	bd10      	pop	{r4, pc}
 800736a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800736e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007372:	e7f7      	b.n	8007364 <memmove+0x24>

08007374 <_sbrk_r>:
 8007374:	b538      	push	{r3, r4, r5, lr}
 8007376:	4d06      	ldr	r5, [pc, #24]	@ (8007390 <_sbrk_r+0x1c>)
 8007378:	2300      	movs	r3, #0
 800737a:	4604      	mov	r4, r0
 800737c:	4608      	mov	r0, r1
 800737e:	602b      	str	r3, [r5, #0]
 8007380:	f7f9 fdba 	bl	8000ef8 <_sbrk>
 8007384:	1c43      	adds	r3, r0, #1
 8007386:	d102      	bne.n	800738e <_sbrk_r+0x1a>
 8007388:	682b      	ldr	r3, [r5, #0]
 800738a:	b103      	cbz	r3, 800738e <_sbrk_r+0x1a>
 800738c:	6023      	str	r3, [r4, #0]
 800738e:	bd38      	pop	{r3, r4, r5, pc}
 8007390:	2000314c 	.word	0x2000314c

08007394 <_realloc_r>:
 8007394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007398:	4607      	mov	r7, r0
 800739a:	4614      	mov	r4, r2
 800739c:	460d      	mov	r5, r1
 800739e:	b921      	cbnz	r1, 80073aa <_realloc_r+0x16>
 80073a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073a4:	4611      	mov	r1, r2
 80073a6:	f7ff bc5b 	b.w	8006c60 <_malloc_r>
 80073aa:	b92a      	cbnz	r2, 80073b8 <_realloc_r+0x24>
 80073ac:	f7ff fbec 	bl	8006b88 <_free_r>
 80073b0:	4625      	mov	r5, r4
 80073b2:	4628      	mov	r0, r5
 80073b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073b8:	f000 f81a 	bl	80073f0 <_malloc_usable_size_r>
 80073bc:	4284      	cmp	r4, r0
 80073be:	4606      	mov	r6, r0
 80073c0:	d802      	bhi.n	80073c8 <_realloc_r+0x34>
 80073c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80073c6:	d8f4      	bhi.n	80073b2 <_realloc_r+0x1e>
 80073c8:	4621      	mov	r1, r4
 80073ca:	4638      	mov	r0, r7
 80073cc:	f7ff fc48 	bl	8006c60 <_malloc_r>
 80073d0:	4680      	mov	r8, r0
 80073d2:	b908      	cbnz	r0, 80073d8 <_realloc_r+0x44>
 80073d4:	4645      	mov	r5, r8
 80073d6:	e7ec      	b.n	80073b2 <_realloc_r+0x1e>
 80073d8:	42b4      	cmp	r4, r6
 80073da:	4622      	mov	r2, r4
 80073dc:	4629      	mov	r1, r5
 80073de:	bf28      	it	cs
 80073e0:	4632      	movcs	r2, r6
 80073e2:	f7ff fbc3 	bl	8006b6c <memcpy>
 80073e6:	4629      	mov	r1, r5
 80073e8:	4638      	mov	r0, r7
 80073ea:	f7ff fbcd 	bl	8006b88 <_free_r>
 80073ee:	e7f1      	b.n	80073d4 <_realloc_r+0x40>

080073f0 <_malloc_usable_size_r>:
 80073f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073f4:	1f18      	subs	r0, r3, #4
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	bfbc      	itt	lt
 80073fa:	580b      	ldrlt	r3, [r1, r0]
 80073fc:	18c0      	addlt	r0, r0, r3
 80073fe:	4770      	bx	lr

08007400 <_init>:
 8007400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007402:	bf00      	nop
 8007404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007406:	bc08      	pop	{r3}
 8007408:	469e      	mov	lr, r3
 800740a:	4770      	bx	lr

0800740c <_fini>:
 800740c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800740e:	bf00      	nop
 8007410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007412:	bc08      	pop	{r3}
 8007414:	469e      	mov	lr, r3
 8007416:	4770      	bx	lr
