Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_Inst_cru_clk_gen_pll_CLKOUT2_BUF = PER | SETUP   |    -8.240ns|    14.239ns|    6860|    25361606
  IOD TIMEGRP         "Inst_cru_clk_gen_pll | HOLD    |     0.188ns|            |       0|           0
  _CLKOUT2_BUF" TS_REFCLK_100MHz / 1.666666 |         |            |            |        |            
  67 HIGH         50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  ts_tx_meta_protect_0 = MAXDELAY FROM TIME | SETUP   |     0.084ns|     4.916ns|       0|           0
  GRP "tx_metastable_0" 5 ns         DATAPA | HOLD    |     0.468ns|            |       0|           0
  THONLY                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP  | SETUP   |     0.166ns|     7.534ns|       0|           0
  "v5_emac_v1_5_gtp_clk" 7.7 ns HIGH        | HOLD    |     0.191ns|            |       0|           0
    50%                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_Inst_cru_clk_gen_pll_CLKOUT1_BUF = PER | SETUP   |     1.076ns|     0.924ns|       0|           0
  IOD TIMEGRP         "Inst_cru_clk_gen_pll | HOLD    |     0.360ns|            |       0|           0
  _CLKOUT1_BUF" TS_REFCLK_100MHz / 5 HIGH 5 |         |            |            |        |            
  0%                                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_Inst_cru_clk_gen_pll_CLKOUT4_BUF = PER | SETUP   |     2.476ns|     2.524ns|       0|           0
  IOD TIMEGRP         "Inst_cru_clk_gen_pll | HOLD    |     0.364ns|            |       0|           0
  _CLKOUT4_BUF" TS_REFCLK_100MHz / 2 HIGH 5 |         |            |            |        |            
  0%                                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP  | SETUP   |     4.464ns|     3.036ns|       0|           0
  "fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH        | HOLD    |     0.298ns|            |       0|           0
    50%                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP | SETUP   |     8.535ns|     1.465ns|       0|           0
   "tx_addr_rd_0" TO TIMEGRP         "tx_ad | HOLD    |     0.338ns|            |       0|           0
  dr_wr_0" 10 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIME | N/A     |         N/A|         N/A|     N/A|         N/A
  GRP "v5_emac_v1_5_clk_phy_rx0" 7.5 ns     |         |            |            |        |            
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP "fe_ | N/A     |         N/A|         N/A|     N/A|         N/A
  TEMAC_tx_clk0" 7.7 ns HIGH 50%            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP "fe | N/A     |         N/A|         N/A|     N/A|         N/A
  _TEMAC_gtx_clk0" 8 ns HIGH 50%            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_REFCLK_100MHz = PERIOD TIMEGRP "REFCLK | N/A     |         N/A|         N/A|     N/A|         N/A
  _100MHz" 10 ns HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_REFCLK_100MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_REFCLK_100MHz               |     10.000ns|          N/A|     23.732ns|            0|         6860|            0|     14693857|
| TS_Inst_cru_clk_gen_pll_CLKOUT|      2.000ns|      0.924ns|          N/A|            0|            0|            1|            0|
| 1_BUF                         |             |             |             |             |             |             |             |
| TS_Inst_cru_clk_gen_pll_CLKOUT|      6.000ns|     14.239ns|          N/A|         6860|            0|     14693842|            0|
| 2_BUF                         |             |             |             |             |             |             |             |
| TS_Inst_cru_clk_gen_pll_CLKOUT|      5.000ns|      2.524ns|          N/A|            0|            0|           14|            0|
| 4_BUF                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


