--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf atlys.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock unbuf_clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
button_center|    4.471(R)|      SLOW  |   -2.308(R)|      FAST  |cclk              |   0.000|
rstb_button  |    4.405(R)|      SLOW  |   -2.266(R)|      FAST  |cclk              |   0.000|
switch<0>    |    8.567(R)|      SLOW  |   -4.731(R)|      FAST  |cclk              |   0.000|
switch<1>    |    9.256(R)|      SLOW  |   -5.218(R)|      FAST  |cclk              |   0.000|
switch<2>    |    9.125(R)|      SLOW  |   -5.135(R)|      FAST  |cclk              |   0.000|
switch<3>    |    8.243(R)|      SLOW  |   -4.601(R)|      FAST  |cclk              |   0.000|
switch<4>    |    7.205(R)|      SLOW  |   -3.920(R)|      FAST  |cclk              |   0.000|
switch<5>    |    8.151(R)|      SLOW  |   -4.539(R)|      FAST  |cclk              |   0.000|
switch<6>    |    8.129(R)|      SLOW  |   -4.566(R)|      FAST  |cclk              |   0.000|
switch<7>    |    8.104(R)|      SLOW  |   -4.623(R)|      FAST  |cclk              |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock unbuf_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |         7.858(R)|      SLOW  |         4.516(R)|      FAST  |cclk              |   0.000|
led<1>      |         7.962(R)|      SLOW  |         4.248(R)|      FAST  |cclk              |   0.000|
led<2>      |         8.063(R)|      SLOW  |         4.333(R)|      FAST  |cclk              |   0.000|
led<3>      |         8.540(R)|      SLOW  |         4.538(R)|      FAST  |cclk              |   0.000|
led<4>      |         9.260(R)|      SLOW  |         5.551(R)|      FAST  |cclk              |   0.000|
led<5>      |        12.206(R)|      SLOW  |         7.286(R)|      FAST  |cclk              |   0.000|
led<6>      |         9.946(R)|      SLOW  |         5.699(R)|      FAST  |cclk              |   0.000|
led<7>      |         9.581(R)|      SLOW  |         5.518(R)|      FAST  |cclk              |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock unbuf_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
unbuf_clk      |    4.287|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch<7>      |led<0>         |   13.805|
switch<7>      |led<1>         |   13.909|
switch<7>      |led<2>         |   13.787|
switch<7>      |led<3>         |   14.264|
switch<7>      |led<4>         |   13.645|
switch<7>      |led<5>         |   16.505|
switch<7>      |led<6>         |   15.356|
switch<7>      |led<7>         |   14.991|
---------------+---------------+---------+


Analysis completed Fri Oct 14 13:18:51 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 186 MB



