$date
	Mon Jan 23 09:59:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sixBitShiftReg_tb $end
$var wire 1 ! o $end
$var reg 1 " clk $end
$var reg 1 # inp $end
$scope module fbr $end
$var wire 1 " clk $end
$var wire 1 # inp $end
$var wire 5 $ t [4:0] $end
$var wire 1 ! o $end
$scope module ff1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 % q $end
$upscope $end
$scope module ff2 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var reg 1 ' q $end
$upscope $end
$scope module ff3 $end
$var wire 1 " clk $end
$var wire 1 ( d $end
$var reg 1 ) q $end
$upscope $end
$scope module ff4 $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var reg 1 + q $end
$upscope $end
$scope module ff5 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var reg 1 - q $end
$upscope $end
$scope module ff6 $end
$var wire 1 " clk $end
$var wire 1 . d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
bx $
1#
0"
x!
$end
#10
1&
b1xxxx $
1%
1"
#15
0#
#20
0"
#30
1(
0&
1'
b1xxx $
0%
1"
#35
1#
#40
0"
#50
1&
0(
1*
1%
0'
b101xx $
1)
1"
#60
0"
#70
1,
0*
1(
1+
0)
b1101x $
1'
1"
#75
0#
#80
0"
#90
0&
1*
0,
1.
0%
1)
0+
b1101 $
1-
1"
#100
0"
#110
0.
1,
0(
1!
0-
1+
b110 $
0'
1"
#120
0"
#130
0*
1.
0)
b11 $
1-
0!
1"
#140
0"
#150
0,
1!
b1 $
0+
1"
#160
0"
#170
0.
b0 $
0-
1"
#180
0"
#190
0!
1"
#200
0"
#210
1"
#220
0"
#230
1"
#240
0"
#250
1"
#260
0"
#270
1"
#280
0"
