INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_project/Memorizer/Memorizer.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_project/Memorizer/Memorizer.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
ERROR: [VRFC 10-1412] syntax error near nixie_tube [D:/FPGA_project/Memorizer/Memorizer.srcs/sources_1/new/Memory.v:53]
ERROR: [VRFC 10-2865] module 'RAM' ignored due to previous errors [D:/FPGA_project/Memorizer/Memorizer.srcs/sources_1/new/Memory.v:24]
