Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Project/CA_LAB_Project/CPU_4Bit_isim_beh.exe -prj D:/Project/CA_LAB_Project/CPU_4Bit_beh.prj work.CPU_4Bit 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "I:/vhd_files/CPU4Bit.vhd" into library work
WARNING:HDLCompiler:946 - "I:/vhd_files/CPU4Bit.vhd" Line 59: Actual for formal port address is neither a static name nor a globally static expression
Starting static elaboration
WARNING:HDLCompiler:89 - "I:/vhd_files/CPU4Bit.vhd" Line 58: <cpu_instruction_mem> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "I:/vhd_files/CPU4Bit.vhd" Line 68: <cpu_register_file> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "I:/vhd_files/CPU4Bit.vhd" Line 78: <cpu_alu> remains a black-box since it has no binding entity.
Completed static elaboration
WARNING:Simulator:648 - "I:/vhd_files/CPU4Bit.vhd" Line 58. Instance cpu_instruction_mem is unbound
WARNING:Simulator:648 - "I:/vhd_files/CPU4Bit.vhd" Line 68. Instance cpu_register_file is unbound
WARNING:Simulator:648 - "I:/vhd_files/CPU4Bit.vhd" Line 78. Instance cpu_alu is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity cpu_4bit
Time Resolution for simulation is 1ps.
Compiled 4 VHDL Units
Built simulation executable D:/Project/CA_LAB_Project/CPU_4Bit_isim_beh.exe
Fuse Memory Usage: 36208 KB
Fuse CPU Usage: 1575 ms
