(* UkLeaf.v -- the PER-INSTRUCTION leaves of the user-mode-ON-KERNEL tier:
   WpUmodeLeaf.v's leaves, stated against the kernel's U-mode bundle
   [UexecRet.uvb] with the table-re-binding continuation [ukc], over the
   UkStep.v engine (claude-notes/design/uk-engine.md).

   Every leaf is a thin wrapper over ONE of the two drivers in UkStep.v:

     [wp_uk_retire]  for a retiring, memory-preserving instruction: supply
                     the [uk_instr] fact, the [ExecuteAs] expansion (if the
                     instruction is compressed / redirecting), the state
                     effect as an optional nextPC redirect [jt] and an
                     optional gpr write [wr], and the value-precise
                     [exec (execute ...)] fact at the post-fetch state;
     [wp_uk_ecall]   for [ecall].

   The statements are WpUmodeLeaf.v's with [uv_cap_gpr C pt Ψ M m ∗ pc_is pc]
   read as [uvb C pt Rfd Rut sz π fdv cw gn cs M m pc] and the continuation
   [∀ CID0, uv_cap_gpr … M m' -∗ pc_is pc' -∗ WP] read as [ukcq Qp π M sz fdv cw gn cs m' pc'];
   the pure premises, the value convention and the proofs are unchanged
   (each proof is one application of the funnel).  The section carries the
   ambient table's guard ([loop_ok C pt], [perm_of (ud_um pt) sz = π]), which
   is what lets the retiring arm hand the bundle at THIS table to a
   continuation that accepts any table. *)
From Stdlib Require Import ZArith Bool Lia.
From stdpp Require Import gmap bitvector.definitions.
From iris.proofmode Require Import proofmode.
From iris.base_logic.lib Require Import invariants.
From iris.program_logic Require Import language lifting.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import Riscv.rv64d_types Riscv.rv64d Riscv.riscv_extras.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values SailStdpp.MachineWord.
Require Import RiscvLang RiscvPtsto RiscvExec RiscvExtras.
Require Import WpGpr RegFile.
Require Import ExecCommon WpMmodeLeafBase WpMmodeShiftiop.
Require Import UserBits.
Require Import HartMemRun UserFrame UserExecFacts.
Require UserTotalU.
Require Import UserPtTree UserExec.
Require Import WpUmodeStep.
Require Import UserPerm UexecWp UexecRet UkStep.
Require Import FdSlots.      (* [fdstate] -- the key's descriptor view *)
Require Import TsoCtx.   (* [CurCtx]: ambient, per the WpUmode* precedent *)
Require Import ChildTok.  (* [genF] -- the capacity the slot's fork arms name *)
Local Open Scope Z_scope.
Import Defs.
Set Printing Depth 40.

(* [exec_execute_JAL_gpr_zca] -- JAL's target-alignment check under the C
   extension: only bit 0 has to be clear (the decoder appends it), NOT bit
   1, because [jump_to] takes the Zca-relaxed branch.  A verbatim copy of
   WpSmodePtCtl.v's [Local Lemma] of the same name; RELOCATION DEBT: the
   operand-generic form belongs beside [exec_execute_JAL_gpr] in
   WpMmodeJal.v / WpMmodeLeafBase.v, but hoisting it there would rebuild
   the whole S-mode leaf tower, so it is kept Local here (as it already is
   in WpSmodePtCtl.v and WpSconfCtl.v -- three copies now). *)
Local Lemma exec_execute_JAL_gpr_zca (imm : mword 21) (rd : mword 5) s :
  uint rd <> 0 ->
  eq_vec (access_vec_dec (add_vec (register_lookup PC s.(sregs)) (sign_extend' 64 imm)) 0) ('b"0") = true ->
  exec (currentlyEnabled Ext_Zca) s = Some (true, s) ->
  exec (execute_JAL imm (Regidx rd)) s
  = Some (RETIRE_SUCCESS,
          set_reg (set_reg s nextPC (add_vec (register_lookup PC s.(sregs)) (sign_extend' 64 imm)))
                  (R_bitvector_64 (gpr_of_Z (uint rd)))
                  (regval_into_reg (register_lookup nextPC s.(sregs)))).
Proof.
  intros Hrd Halign Hzca.
  unfold execute_JAL, get_next_pc.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg nextPC s)).
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg PC s)).
  rewrite (exec_bind_Some _ _ _ _ _ (exec_jump_to_zca _ s Halign Hzca)).
  cbn match.
  match goal with |- context[Defs.bind0 ?wx _] =>
    assert (Hwx : exec wx (set_reg s nextPC (add_vec (register_lookup PC s.(sregs)) (sign_extend' 64 imm)))
                  = Some (tt, set_reg (set_reg s nextPC (add_vec (register_lookup PC s.(sregs)) (sign_extend' 64 imm)))
                                (R_bitvector_64 (gpr_of_Z (uint rd)))
                                (regval_into_reg (register_lookup nextPC s.(sregs)))))
  end.
  { rewrite (exec_wX_bits_gpr rd (register_lookup nextPC s.(sregs)) _).
    replace (Z.eqb (uint rd) 0) with false by (symmetry; apply Z.eqb_neq; exact Hrd).
    reflexivity. }
  rewrite (exec_bind0_Some _ _ _ _ _ Hwx).
  apply exec_returnm.
Qed.

(* [exec_execute_JAL_zreg_zca] -- the rd = x0 companion of the lemma above,
   needed by [wp_uk_cj]: c.j expands to [jal x0, off], which still sets
   nextPC but whose link write is the x0 no-op, so the post state has NO
   gpr layer at all.  Same Zca-relaxed alignment check (only bit 0).
   Another verbatim copy (WpSconfCtl.v and ProofSpin.v hold the others);
   RELOCATION DEBT: the operand-generic form belongs beside
   [exec_execute_JAL_gpr] in WpMmodeJal.v / WpMmodeLeafBase.v, but hoisting
   it there would rebuild the whole S-mode leaf tower. *)
Local Lemma exec_execute_JAL_zreg_zca (imm : mword 21) s :
  eq_vec (access_vec_dec (add_vec (register_lookup PC s.(sregs)) (sign_extend' 64 imm)) 0) ('b"0") = true ->
  exec (currentlyEnabled Ext_Zca) s = Some (true, s) ->
  exec (execute_JAL imm zreg) s
  = Some (RETIRE_SUCCESS,
          set_reg s nextPC (add_vec (register_lookup PC s.(sregs)) (sign_extend' 64 imm))).
Proof.
  intros Halign Hzca.
  unfold execute_JAL, get_next_pc.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg nextPC s)).
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg PC s)).
  rewrite (exec_bind_Some _ _ _ _ _ (exec_jump_to_zca _ s Halign Hzca)).
  cbn match.
  unfold zreg.
  rewrite (exec_bind0_Some _ _ _ _ _
    (exec_wX_bits_gpr (zero_extend' 5 ('b"00")) (register_lookup nextPC s.(sregs))
       (set_reg s nextPC (add_vec (register_lookup PC s.(sregs)) (sign_extend' 64 imm))))).
  apply exec_returnm.
Qed.

(* [exec_execute_DIVU_gpr_uv] / [exec_execute_REMU_gpr_uv] -- the two
   M-extension execute facts at is_unsigned = true, operand-generic in the
   register triple.  DIVISION BY ZERO IS DEFINED in RISC-V (quotient
   all-ones, remainder the dividend) and the model implements exactly that,
   which is why neither carries a "divisor nonzero" side condition; taking
   is_unsigned = true is also what collapses the model's signed-overflow
   fixup.  RELOCATION DEBT: both already exist, in this exact shape, as
   WpMmodeMul.v's [exec_execute_DIVU_gpr]/[exec_execute_REMU_gpr] -- these
   copies exist only so the verified-user leaf layer need not Require the
   M-mode multiply chain; retire them in favour of the originals when the
   two files may meet. *)
Local Lemma exec_execute_DIVU_gpr_uv (rs2 rs1 rd : mword 5) s :
  uint rd <> 0 ->
  exec (execute (DIV (Regidx rs2, Regidx rs1, Regidx rd, true))) s
  = Some (RETIRE_SUCCESS,
          set_reg s (R_bitvector_64 (gpr_of_Z (uint rd)))
            (regval_into_reg
               (to_bits_truncate 64
                  (if Z.eqb (uint (gpr_src rs2 s)) 0 then -1
                   else Z.quot (uint (gpr_src rs1 s)) (uint (gpr_src rs2 s)))))).
Proof.
  intro Hrd. unfold gpr_src.
  change (execute (DIV (Regidx rs2, Regidx rs1, Regidx rd, true)))
    with (execute_DIV (Regidx rs2) (Regidx rs1) (Regidx rd) true).
  unfold execute_DIV.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_rX_bits_gpr rs1 s)).
  rewrite (exec_bind_Some _ _ _ _ _ (exec_rX_bits_gpr rs2 s)).
  cbn zeta.
  rewrite (exec_bind0_Some _ _ _ _ _ (exec_wX_bits_gpr rd _ s)).
  replace (Z.eqb (uint rd) 0) with false by (symmetry; apply Z.eqb_neq; exact Hrd).
  apply exec_returnm.
Qed.

Local Lemma exec_execute_REMU_gpr_uv (rs2 rs1 rd : mword 5) s :
  uint rd <> 0 ->
  exec (execute (REM (Regidx rs2, Regidx rs1, Regidx rd, true))) s
  = Some (RETIRE_SUCCESS,
          set_reg s (R_bitvector_64 (gpr_of_Z (uint rd)))
            (regval_into_reg
               (to_bits_truncate 64
                  (if Z.eqb (uint (gpr_src rs2 s)) 0 then uint (gpr_src rs1 s)
                   else Z.rem (uint (gpr_src rs1 s)) (uint (gpr_src rs2 s)))))).
Proof.
  intro Hrd. unfold gpr_src.
  change (execute (REM (Regidx rs2, Regidx rs1, Regidx rd, true)))
    with (execute_REM (Regidx rs2) (Regidx rs1) (Regidx rd) true).
  unfold execute_REM.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_rX_bits_gpr rs1 s)).
  rewrite (exec_bind_Some _ _ _ _ _ (exec_rX_bits_gpr rs2 s)).
  cbn zeta.
  rewrite (exec_bind0_Some _ _ _ _ _ (exec_wX_bits_gpr rd _ s)).
  replace (Z.eqb (uint rd) 0) with false by (symmetry; apply Z.eqb_neq; exact Hrd).
  apply exec_returnm.
Qed.

Require Import UexecSG.   (* [uexecSG] / [uprogSG]: the ARM deposit class *)

Section UkLeaf.
  Context `{!riscvGS Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.
  Context (C : ucfg) (pt : uptd) (Rfd : list fdstate -> iProp Σ) (Rut : uptd -> iProp Σ)
          (π : gmap (mword 27) uperm) (sz : Z).
  (* [ChildTok.ctokG]: the slot's fork arms name the generation's pieces,
     and this file binds no whole-system bundle. *)
  Context `{!ctokG Σ}.
  Context {SG : uexecSG Σ}.
  (* the payload the run keeps -- implicit, read off the continuation
     ([UexecRet.ukcq]); no call site names it *)
  Context {Qp : Z -> iProp Σ}.
  Hypothesis (Hlo : loop_ok C pt) (Hpm : perm_of (ud_um pt) sz = π).
  (* A6.140: the loop borrows the running token out of [Rut pt] per step *)
  Hypothesis (HRut : forall pt' : uptd,
                       ⊢ Rut pt' -∗ TsoCtx.own_context XI ∗
                                    (TsoCtx.own_context XI -∗ Rut pt')).
  (* the fill row (lane KILL-PAY, milestone LAZY-ROW), on [Hlo]/[Hpm]'s
     footing: the section's [pt] is fixed, so the slot guard's row is a
     section hypothesis here and the caller supplies it out of [urun]. *)
  Hypothesis (Hlf0 : lazy_free (ud_um pt) sz).

  (* =================================================================== *)
  (* THE THREE GENERIC gpr-WRITE LEAVES, indexed by SOURCE ARITY rather   *)
  (* than by AST constructor.                                             *)
  (*                                                                      *)
  (* Every non-jumping, memory-preserving instruction that writes exactly *)
  (* one gpr has the same model shape: read 0/1/2 source registers, apply *)
  (* a pure function of those reads (and, for AUIPC, of the pc), write    *)
  (* rd.  So the op-specific content is exactly ONE value function [vf]   *)
  (* and ONE [exec (execute ...)] fact, both taken as parameters, and     *)
  (* ADD/SUB/AND/SLTU/ADDW/SUBW/DIVU/REMU (2 sources),                    *)
  (* ADDI/ANDI/XORI/SLTIU/SLLI/SRLI/SLLIW/ADDIW (1) and LUI/AUIPC (0) are *)
  (* CORROLARIES rather than clones.  This subsumes the earlier           *)
  (* [wp_uk_shiftiop] (which abstracted one family only): abstracting     *)
  (* over the AST CONSTRUCTOR as well costs nothing, because the funnel   *)
  (* already takes the instruction and its expansion as parameters.       *)
  (*                                                                      *)
  (* The same genericity covers the COMPRESSED half of each family for    *)
  (* free: the [ExecuteAs] expansion rides the funnel's own [o], so c.add *)
  (* is [wp_uk_alu2] at [o := Some (RTYPE ...)] and c.lui is              *)
  (* [wp_uk_alu0] at [o := Some (UTYPE ...)] -- no compressed-specific    *)
  (* engine exists or is needed.                                          *)
  (*                                                                      *)
  (* [gpr_src] (WpMmodeShiftiop.v) is the model's uniform register read   *)
  (* (x0 -> zero_reg), which is exactly what the funnel's register-read   *)
  (* premise equates to [m !!! _].  The [if uint rd =? 0] guard the exec  *)
  (* facts carry is kept in the premise, so a fact already in that shape  *)
  (* needs no bridge; the handful stated instead with a [uint rd <> 0]    *)
  (* hypothesis (AND / SLTU / DIVU / REMU) get a three-line [assert].     *)
  (*                                                                      *)
  (* TWO leaves below are deliberately NOT instances: [wp_uk_cli] and     *)
  (* [wp_uk_cmv] read x0 as a SOURCE and spell their written value with   *)
  (* [zero_reg], whereas an instance would have to state it as            *)
  (* [vf (m !!! Regidx x0)].  The two are equal -- the funnel's own       *)
  (* register-read premise pins [m !!! Regidx x0 = zero_reg] -- but only  *)
  (* INSIDE the proof, and the [wval] premise is consumed before that, so *)
  (* the conversion is not available where it would be needed.            *)
  (* =================================================================== *)

  (* zero sources: the value is fixed by the leaf, and the pc is offered  *)
  (* to the premise because AUIPC -- alone in this family -- reads it.    *)
  Lemma wp_uk_alu0 (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (is_rvc : bool) (i : instruction) (o : option instruction)
      (rd : mword 5) (wval : mword 64) :
    uk_instr π M pc is_rvc i ->
    uv_redirect i o ->
    is_lpad_instruction i = false ->
    uint rd <> 0 ->
    (forall s : mstate, goodmb Du_r Du_w (execute i) s ∅ = true) ->
    (forall s : mstate, goodmb Du_r Du_w (execute (uv_exp i o)) s ∅ = true) ->
    (forall s : mstate,
       register_lookup PC s.(sregs) = pc ->
       exec (execute (uv_exp i o)) s
       = Some (RETIRE_SUCCESS,
               if Z.eqb (uint rd) 0 then s
               else set_reg s (R_bitvector_64 (gpr_of_Z (uint rd)))
                      (regval_into_reg wval))) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc (if is_rvc then 2 else 4)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hred Hlpad Hrd Hg1 Hg2 Hop.
    iIntros "Hb Hcont".
    iApply (wp_uk_retire C pt Rfd Rut π sz Hlo Hpm HRut Hlf0 M m pc fdv cw gn cs pidv is_rvc i o None (Some (rd, wval))
              Hui Hred Hlpad Hrd
              (fun s _ _ _ _ _ => Hg1 s) (fun s _ _ _ _ _ => Hg2 s)
              with "Hb Hcont").
    intros s_pc Lpc _ _ _ _.
    cbn [uv_post uv_jmp uv_wr].
    rewrite (Hop s_pc Lpc).
    replace (Z.eqb (uint rd) 0) with false
      by (symmetry; apply Z.eqb_neq; exact Hrd).
    reflexivity.
  Qed.

  (* one source. *)
  Lemma wp_uk_alu1 (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (is_rvc : bool) (i : instruction) (o : option instruction)
      (rs1 rd : mword 5) (vf : mword 64 -> mword 64) (wval : mword 64) :
    uk_instr π M pc is_rvc i ->
    uv_redirect i o ->
    is_lpad_instruction i = false ->
    uint rd <> 0 ->
    (forall s : mstate, goodmb Du_r Du_w (execute i) s ∅ = true) ->
    (forall s : mstate, goodmb Du_r Du_w (execute (uv_exp i o)) s ∅ = true) ->
    (forall s : mstate,
       exec (execute (uv_exp i o)) s
       = Some (RETIRE_SUCCESS,
               if Z.eqb (uint rd) 0 then s
               else set_reg s (R_bitvector_64 (gpr_of_Z (uint rd)))
                      (regval_into_reg (vf (gpr_src rs1 s))))) ->
    wval = vf (m !!! Regidx rs1) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc (if is_rvc then 2 else 4)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hred Hlpad Hrd Hg1 Hg2 Hop Hwval.
    iIntros "Hb Hcont".
    iApply (wp_uk_retire C pt Rfd Rut π sz Hlo Hpm HRut Hlf0 M m pc fdv cw gn cs pidv is_rvc i o None (Some (rd, wval))
              Hui Hred Hlpad Hrd
              (fun s _ _ _ _ _ => Hg1 s) (fun s _ _ _ _ _ => Hg2 s)
              with "Hb Hcont").
    intros s_pc _ _ _ _ Hvals.
    cbn [uv_post uv_jmp uv_wr].
    rewrite (Hop s_pc).
    unfold gpr_src. rewrite (Hvals rs1).
    replace (Z.eqb (uint rd) 0) with false
      by (symmetry; apply Z.eqb_neq; exact Hrd).
    rewrite Hwval. reflexivity.
  Qed.

  (* two sources.  [rs1] and [rs2] are the LEMMA's own binders, so the two *)
  (* register-read rewrites below never collide even when a call site      *)
  (* instantiates them to the same index (c.add is rd += rs2).             *)
  Lemma wp_uk_alu2 (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (is_rvc : bool) (i : instruction) (o : option instruction)
      (rs1 rs2 rd : mword 5) (vf : mword 64 -> mword 64 -> mword 64)
      (wval : mword 64) :
    uk_instr π M pc is_rvc i ->
    uv_redirect i o ->
    is_lpad_instruction i = false ->
    uint rd <> 0 ->
    (forall s : mstate, goodmb Du_r Du_w (execute i) s ∅ = true) ->
    (forall s : mstate, goodmb Du_r Du_w (execute (uv_exp i o)) s ∅ = true) ->
    (forall s : mstate,
       exec (execute (uv_exp i o)) s
       = Some (RETIRE_SUCCESS,
               if Z.eqb (uint rd) 0 then s
               else set_reg s (R_bitvector_64 (gpr_of_Z (uint rd)))
                      (regval_into_reg (vf (gpr_src rs1 s) (gpr_src rs2 s))))) ->
    wval = vf (m !!! Regidx rs1) (m !!! Regidx rs2) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc (if is_rvc then 2 else 4)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hred Hlpad Hrd Hg1 Hg2 Hop Hwval.
    iIntros "Hb Hcont".
    iApply (wp_uk_retire C pt Rfd Rut π sz Hlo Hpm HRut Hlf0 M m pc fdv cw gn cs pidv is_rvc i o None (Some (rd, wval))
              Hui Hred Hlpad Hrd
              (fun s _ _ _ _ _ => Hg1 s) (fun s _ _ _ _ _ => Hg2 s)
              with "Hb Hcont").
    intros s_pc _ _ _ _ Hvals.
    cbn [uv_post uv_jmp uv_wr].
    rewrite (Hop s_pc).
    unfold gpr_src. rewrite (Hvals rs1). rewrite (Hvals rs2).
    replace (Z.eqb (uint rd) 0) with false
      by (symmetry; apply Z.eqb_neq; exact Hrd).
    rewrite Hwval. reflexivity.
  Qed.

  (* ------------------------------------------------------------------- *)
  (* c.li rd, imm -- the pilot leaf.                                       *)
  (*                                                                       *)
  (* Compressed, so the retire funnel drives it through the [ExecuteAs]    *)
  (* expansion [C_LI (imm, rd) -> ITYPE (sign_extend' 12 imm, x0, rd,      *)
  (* ADDI)] ([exec_execute_C_LI]); no jump ([jt := None]), one gpr write    *)
  (* ([wr := Some (rd, wval)]), memory untouched.                          *)
  (*                                                                       *)
  (* [uint rd <> 0] is a PREMISE, not a consequence: [uinstr] only says     *)
  (* what the word decodes to, and the AST carries whatever index the       *)
  (* decoder produced (c.li with rd = x0 is a HINT the model still decodes  *)
  (* to [C_LI]).  Every real call site discharges it by [vm_compute].       *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_cli (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 6) (rd : mword 5) (wval : mword 64) :
    uk_instr π M pc true (C_LI (imm, Regidx rd)) ->
    uint rd <> 0 ->
    wval = add_vec zero_reg (sign_extend' 64 (sign_extend' 12 imm)) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 2) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    iIntros "Hb Hcont".
    iApply (wp_uk_retire C pt Rfd Rut π sz Hlo Hpm HRut Hlf0 M m pc fdv cw gn cs pidv true (C_LI (imm, Regidx rd))
              (Some (ITYPE (sign_extend' 12 imm, zreg, Regidx rd, ADDI)))
              None (Some (rd, wval)) Hui
              ltac:(intro s; apply exec_execute_C_LI)
              eq_refl Hrd
              (fun s _ _ _ _ _ => UserTotalU.goodmb_execute_C_LI Du_r Du_w imm (Regidx rd) s)
              (fun s _ _ _ _ _ => goodmb_execute_ITYPE_total Du_r Du_w
                          (sign_extend' 12 imm) (zero_extend' 5 ('b"00")) rd ADDI s
                          (Du_gpr_of_Z_r (zero_extend' 5 ('b"00"))) (Du_gpr_of_Z rd))
              with "Hb Hcont").
    intros s_pc _ _ _ _ _.
    cbn [uv_exp uv_post uv_jmp uv_wr].
    change zreg with (Regidx (zero_extend' 5 ('b"00") : mword 5)).
    rewrite (exec_execute_ITYPE_ADDI_gpr (zero_extend' 5 ('b"00")) rd
               (sign_extend' 12 imm) s_pc).
    replace (Z.eqb (uint rd) 0) with false
      by (symmetry; apply Z.eqb_neq; exact Hrd).
    unfold gpr_addi_val.
    replace (Z.eqb (uint (zero_extend' 5 ('b"00") : mword 5)) 0) with true
      by (vm_compute; reflexivity).
    rewrite Hwval. reflexivity.
  Qed.

  (* ------------------------------------------------------------------- *)
  (* c.addi rd, imm -- rd += sext(imm).  The sp-adjust of every prologue,  *)
  (* so rd = sp is the NORMAL case and must not be excluded: the funnel    *)
  (* constrains a gpr write only by [uv_wrok] (rd <> x0), and the register *)
  (* file's sp slot is an ordinary slot -- unlike the kernel's [sie_cap],  *)
  (* the verified user tier reserves no stack headroom, so moving sp is    *)
  (* just an arithmetic write.                                            *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_caddi (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 6) (rd : mword 5) (wval : mword 64) :
    uk_instr π M pc true (C_ADDI (imm, Regidx rd)) ->
    uint rd <> 0 ->
    wval = add_vec (m !!! Regidx rd) (sign_extend' 64 (sign_extend' 12 imm)) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 2) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    exact (wp_uk_alu1 M m pc fdv cw gn cs pidv true (C_ADDI (imm, Regidx rd))
             (Some (ITYPE (sign_extend' 12 imm, Regidx rd, Regidx rd, ADDI)))
             rd rd (fun a => add_vec a (sign_extend' 64 (sign_extend' 12 imm)))
             wval Hui (fun s => exec_execute_C_ADDI imm (Regidx rd) s) eq_refl Hrd
             (fun s => UserTotalU.goodmb_execute_C_ADDI Du_r Du_w imm (Regidx rd) s)
             (fun s => goodmb_execute_ITYPE_total Du_r Du_w (sign_extend' 12 imm)
                         rd rd ADDI s (Du_gpr_of_Z_r rd) (Du_gpr_of_Z rd))
             (fun s => exec_execute_ITYPE_ADDI_gpr rd rd (sign_extend' 12 imm) s)
             Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* c.addi4spn rd', nzimm -- rd' := sp + zext(nzimm*4).  The compressed   *)
  (* frame-pointer set-up: base is ALWAYS sp, destination is a COMPRESSED  *)
  (* register index, so the leaf takes the expanded index [rd] with the    *)
  (* decoder's expansion as a pure premise (one [vm_compute] at the call). *)
  (* The immediate is the model's own [caddi4spn_imm] (a 12-bit ZERO-      *)
  (* extension of nzimm ++ 00), which the ADDI then sign-extends -- the    *)
  (* value form is taken verbatim from the execute fact.                   *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_caddi4spn (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (cr : mword 3) (nzimm : mword 8) (rd : mword 5)
      (wval : mword 64) :
    uk_instr π M pc true (C_ADDI4SPN (Cregidx cr, nzimm)) ->
    creg2reg_idx (Cregidx cr) = Regidx rd ->
    uint rd <> 0 ->
    wval = add_vec (m !!! Regidx csp_rs1)
             (sign_extend' 64 (caddi4spn_imm nzimm)) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 2) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hcr Hrd Hwval.
    assert (Hred : uv_redirect (C_ADDI4SPN (Cregidx cr, nzimm))
                     (Some (ITYPE (caddi4spn_imm nzimm, Regidx csp_rs1,
                                   Regidx rd, ADDI)))).
    { intro s. rewrite (exec_execute_C_ADDI4SPN (Cregidx cr) nzimm s).
      rewrite Hcr. reflexivity. }
    exact (wp_uk_alu1 M m pc fdv cw gn cs pidv true (C_ADDI4SPN (Cregidx cr, nzimm))
             (Some (ITYPE (caddi4spn_imm nzimm, Regidx csp_rs1, Regidx rd, ADDI)))
             csp_rs1 rd (fun a => add_vec a (sign_extend' 64 (caddi4spn_imm nzimm)))
             wval Hui Hred eq_refl Hrd
             (fun s => UserTotalU.goodmb_execute_C_ADDI4SPN Du_r Du_w (Cregidx cr) nzimm s)
             (fun s => goodmb_execute_ITYPE_total Du_r Du_w (caddi4spn_imm nzimm)
                         csp_rs1 rd ADDI s (Du_gpr_of_Z_r csp_rs1) (Du_gpr_of_Z rd))
             (fun s => exec_execute_ITYPE_ADDI_gpr csp_rs1 rd (caddi4spn_imm nzimm) s)
             Hwval).
  Qed.

  (* =================================================================== *)
  (* THE FOUR JUMP LEAVES ([wp_uk_jal], [wp_uk_cjr], [wp_uk_cj],         *)
  (* [wp_uk_jalr]) are the reason the funnel's two [goodmb] premises      *)
  (* carry a state guard (WpUmodeStep.v, the block above                  *)
  (* [wp_uk_retire_later]).  At an unconstrained [s] the certificate is   *)
  (* FALSE for anything reaching [jump_to] -- it asserts bit 0 of the     *)
  (* target is clear, and a failed [assert_exp] is a [GenericFail] node   *)
  (* on which [goodmb] answers [false].  Each leaf below therefore takes  *)
  (* the guard's [register_lookup PC s = pc] and turns its OWN target-    *)
  (* alignment premise into [goodmb_execute_JAL_total]'s (the very        *)
  (* rewrite the [exec] argument beside it already performs), and reads   *)
  (* the two extension gates off the guard's [agree_on D_u s dstateU]     *)
  (* ([UserTotalU.u_gm_zca] for the certificate, [agree_u_zca] for the    *)
  (* value).  Nothing new is proved: these are the catalogue lemmas at    *)
  (* the state the engine actually runs the execute in.                   *)
  (* =================================================================== *)

  (* ------------------------------------------------------------------- *)
  (* jal rd, imm -- the base (4-byte) call: rd := pc+4 AND nextPC :=       *)
  (* target, so BOTH funnel layers fire ([jt] then [wr], in the model's    *)
  (* order).  The target's 2-alignment is all the C extension requires:    *)
  (* [jump_to] takes the Zca branch, and Zca is read off the funnel's      *)
  (* config agreement, so the leaf's only side condition is target bit 0   *)
  (* (a decoder invariant -- the immediate's low bit is appended -- that   *)
  (* every call site discharges by [vm_compute]).                          *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_jal (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 21) (rd : mword 5) (tgt wval : mword 64) :
    uk_instr π M pc false (JAL (imm, Regidx rd)) ->
    uint rd <> 0 ->
    tgt = add_vec pc (sign_extend' 64 imm) ->
    wval = add_vec_int pc 4 ->
    eq_vec (access_vec_dec tgt 0) ('b"0") = true ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) tgt -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Htgt Hwval Hal0.
    iIntros "Hb Hcont".
    iApply (wp_uk_retire C pt Rfd Rut π sz Hlo Hpm HRut Hlf0 M m pc fdv cw gn cs pidv false (JAL (imm, Regidx rd)) None
              (Some tgt) (Some (rd, wval)) Hui
              ltac:(intro s; exact I)
              eq_refl Hrd
              ltac:(intros s Lpc _ _ Hag _;
                    exact (goodmb_execute_JAL_total Du_r Du_w imm rd s
                             UserTotalU.Du_r_nPC UserTotalU.Du_r_PC
                             UserTotalU.Du_w_nPC (Du_gpr_of_Z rd)
                             (UserTotalU.u_gm_zca s Hag) (agree_u_zca s Hag)
                             ltac:(rewrite Lpc; rewrite <- Htgt; exact Hal0)))
              ltac:(intros s Lpc _ _ Hag _;
                    exact (goodmb_execute_JAL_total Du_r Du_w imm rd s
                             UserTotalU.Du_r_nPC UserTotalU.Du_r_PC
                             UserTotalU.Du_w_nPC (Du_gpr_of_Z rd)
                             (UserTotalU.u_gm_zca s Hag) (agree_u_zca s Hag)
                             ltac:(rewrite Lpc; rewrite <- Htgt; exact Hal0)))
              with "Hb Hcont").
    intros s_pc Lpc Lnpc _ Hag _.
    cbn [uv_exp uv_post uv_jmp uv_wr].
    change (execute (JAL (imm, Regidx rd))) with (execute_JAL imm (Regidx rd)).
    rewrite (exec_execute_JAL_gpr_zca imm rd s_pc Hrd
               ltac:(rewrite Lpc; rewrite <- Htgt; exact Hal0)
               (agree_u_zca s_pc Hag)).
    rewrite Lpc Lnpc. rewrite <- Htgt. rewrite Hwval. reflexivity.
  Qed.

  (* ------------------------------------------------------------------- *)
  (* c.jr rs1 -- the function RETURN (c.jr ra).  Expands to                *)
  (* [jalr x0, 0(rs1)]: rd = x0, so the link write is a no-op and the      *)
  (* funnel's write layer is [wr := None] ([uv_wrok] is then vacuous and   *)
  (* the register file comes back UNCHANGED).  JALR clears bit 0 of the    *)
  (* target itself, so there is no alignment side condition at all; the    *)
  (* two extension gates it does consult (Zicfilp for [update_elp_state],  *)
  (* Zca for [jump_to]) come off the funnel's config agreement.            *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_cjr (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (rs1 : mword 5) (tgt : mword 64) :
    uk_instr π M pc true (C_JR (Regidx rs1)) ->
    uint rs1 <> 0 ->
    tgt = ret_pc (m !!! Regidx rs1) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv m tgt -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrs1 Htgt.
    iIntros "Hb Hcont".
    iApply (wp_uk_retire C pt Rfd Rut π sz Hlo Hpm HRut Hlf0 M m pc fdv cw gn cs pidv true (C_JR (Regidx rs1))
              (Some (JALR (zeros' 12, Regidx rs1, zreg)))
              (Some tgt) None Hui
              ltac:(intro s; apply exec_execute_C_JR)
              eq_refl I
              (fun s _ _ _ _ _ =>
                 UserTotalU.goodmb_execute_C_JR Du_r Du_w (Regidx rs1) s)
              ltac:(intros s _ _ _ Hag _;
                    exact (goodmb_execute_JALR_total Du_r Du_w (zeros' 12) rs1
                             (zero_extend' 5 ('b"00")) s
                             UserTotalU.Du_r_nPC UserTotalU.Du_w_nPC
                             (Du_gpr_of_Z_r rs1)
                             (Du_gpr_of_Z (zero_extend' 5 ('b"00")))
                             (UserTotalU.u_gm_zicfilp s Hag) (agree_u_zicfilp s Hag)
                             (UserTotalU.u_gm_zca s Hag) (agree_u_zca s Hag)))
              with "Hb Hcont").
    intros s_pc _ _ _ Hag Hvals.
    cbn [uv_exp uv_post uv_jmp uv_wr uv_upd].
    assert (Hrsv : register_lookup (R_bitvector_64 (gpr_of_Z (uint rs1))) s_pc.(sregs)
                   = m !!! Regidx rs1).
    { pose proof (Hvals rs1) as Hv.
      replace (Z.eqb (uint rs1) 0) with false in Hv
        by (symmetry; apply Z.eqb_neq; exact Hrs1).
      exact Hv. }
    change (execute (JALR (zeros' 12, Regidx rs1, zreg)))
      with (execute_JALR (zeros' 12) (Regidx rs1) zreg).
    change zreg with (Regidx cli_rs1).
    rewrite (exec_execute_JALR_ret_zca (zeros' 12) rs1 cli_rs1 s_pc Hrs1
               ltac:(vm_compute; reflexivity)
               (agree_u_zicfilp s_pc Hag) (agree_u_zca s_pc Hag)
               ltac:(apply bit0_update0_64)).
    rewrite Hrsv. rewrite ret_pc_jalr. rewrite Htgt. reflexivity.
  Qed.

  (* =================================================================== *)
  (* COMPRESSED leaves (is_rvc = true, pc += 2, [o] = the ExecuteAs       *)
  (* expansion).                                                         *)
  (* =================================================================== *)

  (* ------------------------------------------------------------------- *)
  (* c.addi16sp nzimm -- sp += sext(nzimm*16), the 16-byte-granular stack  *)
  (* adjust of a NON-leaf prologue (0x7139 = addi sp,sp,-64).  Its source  *)
  (* AND destination are BOTH hard-wired to sp, so unlike c.addi it takes  *)
  (* no register operand at all and its [uv_wrok] is a closed fact         *)
  (* ([uint sp = 2 <> 0], discharged here rather than pushed on the        *)
  (* caller).  The immediate is the model's own [caddi16sp_imm].           *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_caddi16sp (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 6) (wval : mword 64) :
    uk_instr π M pc true (C_ADDI16SP imm) ->
    wval = add_vec (m !!! Regidx csp_rs1)
             (sign_extend' 64 (caddi16sp_imm imm)) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx csp_rs1 := regval_into_reg wval]> m) (add_vec_int pc 2) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hwval.
    assert (Hsp : uint csp_rs1 <> 0) by (vm_compute; discriminate).
    exact (wp_uk_alu1 M m pc fdv cw gn cs pidv true (C_ADDI16SP imm)
             (Some (ITYPE (caddi16sp_imm imm, Regidx csp_rs1, Regidx csp_rs1, ADDI)))
             csp_rs1 csp_rs1
             (fun a => add_vec a (sign_extend' 64 (caddi16sp_imm imm)))
             wval Hui (fun s => exec_execute_C_ADDI16SP imm s) eq_refl Hsp
             (fun s => UserTotalU.goodmb_execute_C_ADDI16SP Du_r Du_w imm s)
             (fun s => goodmb_execute_ITYPE_total Du_r Du_w (caddi16sp_imm imm)
                         csp_rs1 csp_rs1 ADDI s
                         (Du_gpr_of_Z_r csp_rs1) (Du_gpr_of_Z csp_rs1))
             (fun s => exec_execute_ITYPE_ADDI_gpr csp_rs1 csp_rs1
                         (caddi16sp_imm imm) s)
             Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* c.mv rd, rs2 -- register move.  The model has no move: it expands to  *)
  (* [add rd, x0, rs2] ([exec_execute_C_MV]), so the leaf rides the        *)
  (* operand-generic [exec_execute_RTYPE_ADD_gpr] (WpGpr.v) with rs1 = x0  *)
  (* -- the SAME fact [wp_uk_add] below uses, which is why no ADD-specific *)
  (* helper is needed here.  The written value keeps the model's           *)
  (* [add_vec zero_reg _] shape (the [wp_uk_cli] convention), and rs2 = x0 *)
  (* needs no premise: the funnel's register-read fact is uniform in the   *)
  (* x0 case.                                                             *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_cmv (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (rd rs2 : mword 5) (wval : mword 64) :
    uk_instr π M pc true (C_MV (Regidx rd, Regidx rs2)) ->
    uint rd <> 0 ->
    wval = add_vec zero_reg (m !!! Regidx rs2) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 2) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    iIntros "Hb Hcont".
    iApply (wp_uk_retire C pt Rfd Rut π sz Hlo Hpm HRut Hlf0 M m pc fdv cw gn cs pidv true (C_MV (Regidx rd, Regidx rs2))
              (Some (RTYPE (Regidx rs2, zreg, Regidx rd, ADD)))
              None (Some (rd, wval)) Hui
              ltac:(intro s; apply exec_execute_C_MV)
              eq_refl Hrd
              (fun s _ _ _ _ _ => UserTotalU.goodmb_execute_C_MV Du_r Du_w
                          (Regidx rd) (Regidx rs2) s)
              (fun s _ _ _ _ _ => goodmb_execute_RTYPE_total Du_r Du_w rs2
                          (zero_extend' 5 ('b"00")) rd ADD s
                          (Du_gpr_of_Z_r (zero_extend' 5 ('b"00")))
                          (Du_gpr_of_Z_r rs2) (Du_gpr_of_Z rd))
              with "Hb Hcont").
    intros s_pc _ _ _ _ Hvals.
    cbn [uv_exp uv_post uv_jmp uv_wr].
    change zreg with (Regidx cli_rs1).
    change (execute (RTYPE (Regidx rs2, Regidx cli_rs1, Regidx rd, ADD)))
      with (execute_RTYPE (Regidx rs2) (Regidx cli_rs1) (Regidx rd) ADD).
    rewrite (exec_execute_RTYPE_ADD_gpr rs2 cli_rs1 rd s_pc).
    unfold gpr_rd_val.
    rewrite (Hvals rs2).
    replace (Z.eqb (uint cli_rs1) 0) with true by (vm_compute; reflexivity).
    replace (Z.eqb (uint rd) 0) with false
      by (symmetry; apply Z.eqb_neq; exact Hrd).
    rewrite Hwval. reflexivity.
  Qed.

  (* ------------------------------------------------------------------- *)
  (* c.addiw rd, imm (0x3579) -- the 32-bit add-immediate: rd :=           *)
  (* sext32(rd + sext(imm)).  Source and destination coincide (like        *)
  (* c.addi), but the expansion is a base [ADDIW], NOT an [ITYPE], so the  *)
  (* value carries the model's truncate-then-sign-extend                   *)
  (* ([gpr_addiw_val]'s shape) -- this is C's `int` arithmetic, and the    *)
  (* leaf must not silently present it as 64-bit.                          *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_caddiw (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 6) (rd : mword 5) (wval : mword 64) :
    uk_instr π M pc true (C_ADDIW (imm, Regidx rd)) ->
    uint rd <> 0 ->
    wval = sign_extend' 64
             (subrange_vec_dec
                (add_vec (m !!! Regidx rd)
                         (sign_extend' 64 (sign_extend' 12 imm))) 31 0) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 2) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    exact (wp_uk_alu1 M m pc fdv cw gn cs pidv true (C_ADDIW (imm, Regidx rd))
             (Some (ADDIW (sign_extend' 12 imm, Regidx rd, Regidx rd)))
             rd rd
             (fun a => sign_extend' 64
                         (subrange_vec_dec
                            (add_vec a (sign_extend' 64 (sign_extend' 12 imm)))
                            31 0))
             wval Hui (fun s => exec_execute_C_ADDIW imm (Regidx rd) s) eq_refl Hrd
             (fun s => UserTotalU.goodmb_execute_C_ADDIW Du_r Du_w imm (Regidx rd) s)
             (fun s => goodmb_execute_ADDIW_total Du_r Du_w (sign_extend' 12 imm)
                         rd rd s (Du_gpr_of_Z_r rd) (Du_gpr_of_Z rd))
             (fun s => exec_execute_ADDIW_gpr rd rd (sign_extend' 12 imm) s) Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* c.j off (0xa809 / 0xbfdd) -- the compressed unconditional jump, and   *)
  (* the compressed mirror of [wp_uk_jal]: it expands to [jal x0, off], so *)
  (* the link write is the x0 no-op and the leaf is a JUMP-ONLY funnel     *)
  (* instance ([jt := Some tgt], [wr := None], [uv_wrok] vacuous, register *)
  (* file unchanged).  That is exactly why [exec_execute_JAL_gpr_zca] --   *)
  (* which REQUIRES [uint rd <> 0] -- cannot serve it and the x0 companion *)
  (* [exec_execute_JAL_zreg_zca] is needed.  Zca comes off the funnel's    *)
  (* config agreement; the target's bit 0 (a decoder invariant: the        *)
  (* immediate is [imm ++ 0]) stays a call-site [vm_compute].              *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_cj (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 11) (tgt : mword 64) :
    uk_instr π M pc true (C_J imm) ->
    tgt = add_vec pc (sign_extend' 64 (sign_extend' 21 (concat_vec imm ('b"0")))) ->
    eq_vec (access_vec_dec tgt 0) ('b"0") = true ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv m tgt -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Htgt Hal0.
    iIntros "Hb Hcont".
    iApply (wp_uk_retire C pt Rfd Rut π sz Hlo Hpm HRut Hlf0 M m pc fdv cw gn cs pidv true (C_J imm)
              (Some (JAL (sign_extend' 21 (concat_vec imm ('b"0")), zreg)))
              (Some tgt) None Hui
              ltac:(intro s; apply exec_execute_C_J)
              eq_refl I
              (fun s _ _ _ _ _ => UserTotalU.goodmb_execute_C_J_U Du_r Du_w imm s)
              ltac:(intros s Lpc _ _ Hag _;
                    exact (goodmb_execute_JAL_total Du_r Du_w
                             (sign_extend' 21 (concat_vec imm ('b"0")))
                             (zero_extend' 5 ('b"00")) s
                             UserTotalU.Du_r_nPC UserTotalU.Du_r_PC
                             UserTotalU.Du_w_nPC
                             (Du_gpr_of_Z (zero_extend' 5 ('b"00")))
                             (UserTotalU.u_gm_zca s Hag) (agree_u_zca s Hag)
                             ltac:(rewrite Lpc; rewrite <- Htgt; exact Hal0)))
              with "Hb Hcont").
    intros s_pc Lpc _ _ Hag _.
    cbn [uv_exp uv_post uv_jmp uv_wr uv_upd].
    change (execute (JAL (sign_extend' 21 (concat_vec imm ('b"0")), zreg)))
      with (execute_JAL (sign_extend' 21 (concat_vec imm ('b"0"))) zreg).
    rewrite (exec_execute_JAL_zreg_zca (sign_extend' 21 (concat_vec imm ('b"0"))) s_pc
               ltac:(rewrite Lpc; rewrite <- Htgt; exact Hal0)
               (agree_u_zca s_pc Hag)).
    rewrite Lpc. rewrite <- Htgt. reflexivity.
  Qed.

  (* =================================================================== *)
  (* BASE leaves (is_rvc = false, pc += 4, no ExecuteAs redirect).        *)
  (* =================================================================== *)

  (* ------------------------------------------------------------------- *)
  (* addi rd, rs1, imm -- the uncompressed add-immediate, reached whenever *)
  (* the immediate or a register index does not fit the RVC form.  It is   *)
  (* the SAME [exec_execute_ITYPE_ADDI_gpr] leaf [wp_uk_cli] /             *)
  (* [wp_uk_caddi] / [wp_uk_caddi4spn] reach through their expansions,     *)
  (* here with [o := None] and a 4-byte pc tick.  rs1 = x0 (the `li'       *)
  (* pseudo-instruction) needs no premise -- the funnel's register-read    *)
  (* fact is uniform in the x0 case.                                       *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_addi (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 12) (rs1 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (ITYPE (imm, Regidx rs1, Regidx rd, ADDI)) ->
    uint rd <> 0 ->
    wval = add_vec (m !!! Regidx rs1) (sign_extend' 64 imm) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w (execute (ITYPE (imm, Regidx rs1, Regidx rd, ADDI)))
                s ∅ = true)
      by (intro s; exact (goodmb_execute_ITYPE_total Du_r Du_w imm rs1 rd ADDI s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu1 M m pc fdv cw gn cs pidv false (ITYPE (imm, Regidx rs1, Regidx rd, ADDI))
             None rs1 rd (fun a => add_vec a (sign_extend' 64 imm)) wval Hui
             (fun _ : mstate => I) eq_refl Hrd Hg Hg
             (fun s => exec_execute_ITYPE_ADDI_gpr rs1 rd imm s) Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* add rd, rs1, rs2 -- the two-source 64-bit add.  Shares                *)
  (* [exec_execute_RTYPE_ADD_gpr] with [wp_uk_cmv] (which is this          *)
  (* instruction at rs1 = x0), which is why that fact is stated            *)
  (* operand-generically.  Both sources may be x0.                         *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_add (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (rs1 rs2 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (RTYPE (Regidx rs2, Regidx rs1, Regidx rd, ADD)) ->
    uint rd <> 0 ->
    wval = add_vec (m !!! Regidx rs1) (m !!! Regidx rs2) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w
                (execute (RTYPE (Regidx rs2, Regidx rs1, Regidx rd, ADD))) s ∅ = true)
      by (intro s; exact (goodmb_execute_RTYPE_total Du_r Du_w rs2 rs1 rd ADD s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z_r rs2) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu2 M m pc fdv cw gn cs pidv false (RTYPE (Regidx rs2, Regidx rs1, Regidx rd, ADD))
             None rs1 rs2 rd (fun a b => add_vec a b) wval Hui
             (fun _ : mstate => I) eq_refl Hrd Hg Hg
             (fun s => exec_execute_RTYPE_ADD_gpr rs2 rs1 rd s) Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* The SHIFTIOP family.  The model's [execute_SHIFTIOP] is uniform in    *)
  (* the op -- read rs1, apply an op-indexed pure function of the source   *)
  (* and the shamt, write rd -- i.e. it is exactly [wp_uk_alu1]'s shape,   *)
  (* so slli/srli are direct instances and a third op (srai) costs a       *)
  (* corollary, not a clone.  There is no separate family engine: the      *)
  (* op-generic [wp_uk_shiftiop] this file used to carry said nothing      *)
  (* [wp_uk_alu1] does not.                                                *)
  (* ------------------------------------------------------------------- *)

  (* slli rd, rs1, shamt -- [wp_uk_alu1] at SLLI. *)
  Lemma wp_uk_slli (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (shamt : mword 6) (rs1 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (SHIFTIOP (shamt, Regidx rs1, Regidx rd, SLLI)) ->
    uint rd <> 0 ->
    wval = shift_bits_left (m !!! Regidx rs1)
             (subrange_vec_dec shamt (Z.sub log2_xlen 1) 0) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w
                (execute (SHIFTIOP (shamt, Regidx rs1, Regidx rd, SLLI))) s ∅ = true)
      by (intro s; exact (goodmb_execute_SHIFTIOP_total Du_r Du_w shamt rs1 rd SLLI s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu1 M m pc fdv cw gn cs pidv false (SHIFTIOP (shamt, Regidx rs1, Regidx rd, SLLI))
             None rs1 rd
             (fun a => shift_bits_left a (subrange_vec_dec shamt (Z.sub log2_xlen 1) 0))
             wval Hui (fun _ : mstate => I) eq_refl Hrd Hg Hg
             (fun s => exec_execute_SHIFTIOP_SLLI_gpr rs1 rd shamt s) Hwval).
  Qed.

  (* srli rd, rs1, shamt -- [wp_uk_alu1] at SRLI. *)
  Lemma wp_uk_srli (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (shamt : mword 6) (rs1 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (SHIFTIOP (shamt, Regidx rs1, Regidx rd, SRLI)) ->
    uint rd <> 0 ->
    wval = shift_bits_right (m !!! Regidx rs1)
             (subrange_vec_dec shamt (Z.sub log2_xlen 1) 0) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w
                (execute (SHIFTIOP (shamt, Regidx rs1, Regidx rd, SRLI))) s ∅ = true)
      by (intro s; exact (goodmb_execute_SHIFTIOP_total Du_r Du_w shamt rs1 rd SRLI s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu1 M m pc fdv cw gn cs pidv false (SHIFTIOP (shamt, Regidx rs1, Regidx rd, SRLI))
             None rs1 rd
             (fun a => shift_bits_right a (subrange_vec_dec shamt (Z.sub log2_xlen 1) 0))
             wval Hui (fun _ : mstate => I) eq_refl Hrd Hg Hg
             (fun s => exec_execute_SHIFTIOP_SRLI_gpr rs1 rd shamt s) Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* subw rd, rs1, rs2 -- the 32-bit subtract, sign-extended back to 64:   *)
  (* C's `int' difference.  RTYPEW, not RTYPE, so it does NOT share        *)
  (* [wp_uk_add]'s execute fact, and the value must expose the truncation  *)
  (* (both sources are cut to 32 bits BEFORE the subtract) -- a leaf that  *)
  (* presented [sub_vec] on the full 64 bits would be wrong.               *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_subw (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (rs1 rs2 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (RTYPEW (Regidx rs2, Regidx rs1, Regidx rd, SUBW)) ->
    uint rd <> 0 ->
    wval = sign_extend' 64
             (sub_vec (subrange_vec_dec (m !!! Regidx rs1) 31 0 : mword 32)
                      (subrange_vec_dec (m !!! Regidx rs2) 31 0 : mword 32)) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w
                (execute (RTYPEW (Regidx rs2, Regidx rs1, Regidx rd, SUBW))) s ∅ = true)
      by (intro s; exact (goodmb_execute_RTYPEW_total Du_r Du_w rs2 rs1 rd SUBW s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z_r rs2) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu2 M m pc fdv cw gn cs pidv false (RTYPEW (Regidx rs2, Regidx rs1, Regidx rd, SUBW))
             None rs1 rs2 rd
             (fun a b => sign_extend' 64
                           (sub_vec (subrange_vec_dec a 31 0 : mword 32)
                                    (subrange_vec_dec b 31 0 : mword 32)))
             wval Hui (fun _ : mstate => I) eq_refl Hrd Hg Hg
             (fun s => exec_execute_RTYPEW_SUBW_gpr rs2 rs1 rd s) Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* auipc rd, imm -- rd := pc + (imm << 12).  The only leaf here whose    *)
  (* written value is a function of the PROGRAM COUNTER rather than of the *)
  (* register file, so [wval] is pinned against [pc] and the funnel's      *)
  (* [register_lookup PC s_pc.(sregs) = pc] premise is what closes the gap *)
  (* (the same premise [wp_uk_jal] uses for its target).  Note the model   *)
  (* reads the ARCHITECTURAL pc, which at the post-fetch state is still    *)
  (* the instruction's own address -- the pc tick is the funnel's job.     *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_auipc (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 20) (rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (UTYPE (imm, Regidx rd, AUIPC)) ->
    uint rd <> 0 ->
    wval = add_vec pc (auipc_off imm) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w (execute (UTYPE (imm, Regidx rd, AUIPC))) s ∅ = true)
      by (intro s; exact (goodmb_execute_UTYPE_total Du_r Du_w imm rd AUIPC s
                            UserTotalU.Du_r_PC (Du_gpr_of_Z rd))).
    apply (wp_uk_alu0 M m pc fdv cw gn cs pidv false (UTYPE (imm, Regidx rd, AUIPC)) None rd wval
             Hui (fun _ : mstate => I) eq_refl Hrd Hg Hg).
    intros s Lpc. rewrite (exec_execute_UTYPE_AUIPC_gpr rd imm s).
    rewrite Lpc. rewrite Hwval. reflexivity.
  Qed.

  (* ------------------------------------------------------------------- *)
  (* sub rd, rs1, rs2 -- the two-source 64-bit subtract.  [neg rd,rs] is   *)
  (* this instruction at rs1 = x0 and needs no premise for it: the         *)
  (* funnel's register-read fact is uniform in the x0 case.                *)
  (* [exec_execute_RTYPE_SUB_gpr] is already in [wp_uk_alu2]'s shape (it   *)
  (* carries the [if uint rd =? 0] guard itself), so the leaf is a pure    *)
  (* instance with no bridge.                                             *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_sub (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (rs1 rs2 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (RTYPE (Regidx rs2, Regidx rs1, Regidx rd, SUB)) ->
    uint rd <> 0 ->
    wval = sub_vec (m !!! Regidx rs1) (m !!! Regidx rs2) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w
                (execute (RTYPE (Regidx rs2, Regidx rs1, Regidx rd, SUB))) s ∅ = true)
      by (intro s; exact (goodmb_execute_RTYPE_total Du_r Du_w rs2 rs1 rd SUB s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z_r rs2) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu2 M m pc fdv cw gn cs pidv false (RTYPE (Regidx rs2, Regidx rs1, Regidx rd, SUB))
             None rs1 rs2 rd (fun a b => sub_vec a b) wval Hui
             (fun _ : mstate => I) eq_refl Hrd Hg Hg
             (fun s => exec_execute_RTYPE_SUB_gpr rs2 rs1 rd s) Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* and rd, rs1, rs2.  Its execute fact is stated with a [uint rd <> 0]   *)
  (* HYPOTHESIS rather than with the [if uint rd =? 0] guard the rest of   *)
  (* the family carries, so the leaf spends three lines turning the one    *)
  (* shape into the other; the same [assert] appears in [wp_uk_sltu],      *)
  (* [wp_uk_divu] and [wp_uk_remu], which are the file's only other        *)
  (* consumers of a hypothesis-form fact.                                  *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_and (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (rs1 rs2 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (RTYPE (Regidx rs2, Regidx rs1, Regidx rd, AND)) ->
    uint rd <> 0 ->
    wval = and_vec (m !!! Regidx rs1) (m !!! Regidx rs2) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hop : forall s : mstate,
              exec (execute (RTYPE (Regidx rs2, Regidx rs1, Regidx rd, AND))) s
              = Some (RETIRE_SUCCESS,
                      if Z.eqb (uint rd) 0 then s
                      else set_reg s (R_bitvector_64 (gpr_of_Z (uint rd)))
                             (regval_into_reg (and_vec (gpr_src rs1 s) (gpr_src rs2 s))))).
    { intro s.
      replace (Z.eqb (uint rd) 0) with false
        by (symmetry; apply Z.eqb_neq; exact Hrd).
      exact (exec_execute_RTYPE_AND_gpr rs2 rs1 rd s Hrd). }
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w
                (execute (RTYPE (Regidx rs2, Regidx rs1, Regidx rd, AND))) s ∅ = true)
      by (intro s; exact (goodmb_execute_RTYPE_total Du_r Du_w rs2 rs1 rd AND s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z_r rs2) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu2 M m pc fdv cw gn cs pidv false (RTYPE (Regidx rs2, Regidx rs1, Regidx rd, AND))
             None rs1 rs2 rd (fun a b => and_vec a b) wval Hui
             (fun _ : mstate => I) eq_refl Hrd Hg Hg Hop Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* sltu rd, rs1, rs2 -- the unsigned set-less-than, and the `snez rd,rs' *)
  (* pseudo-instruction (SLTU rd, x0, rs).  Its value is a BOOLEAN         *)
  (* zero-extended to 64 bits, not an arithmetic result, so the leaf must  *)
  (* present the model's [bool_to_bit (zopz0zI_u ...)] rather than a       *)
  (* comparison in the caller's own vocabulary.                            *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_sltu (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (rs1 rs2 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (RTYPE (Regidx rs2, Regidx rs1, Regidx rd, SLTU)) ->
    uint rd <> 0 ->
    wval = zero_extend' 64
             (bool_to_bit (zopz0zI_u (m !!! Regidx rs1) (m !!! Regidx rs2))) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hop : forall s : mstate,
              exec (execute (RTYPE (Regidx rs2, Regidx rs1, Regidx rd, SLTU))) s
              = Some (RETIRE_SUCCESS,
                      if Z.eqb (uint rd) 0 then s
                      else set_reg s (R_bitvector_64 (gpr_of_Z (uint rd)))
                             (regval_into_reg
                                (zero_extend' 64
                                   (bool_to_bit (zopz0zI_u (gpr_src rs1 s)
                                                           (gpr_src rs2 s))))))).
    { intro s.
      replace (Z.eqb (uint rd) 0) with false
        by (symmetry; apply Z.eqb_neq; exact Hrd).
      exact (exec_execute_RTYPE_SLTU_gpr rs2 rs1 rd s Hrd). }
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w
                (execute (RTYPE (Regidx rs2, Regidx rs1, Regidx rd, SLTU))) s ∅ = true)
      by (intro s; exact (goodmb_execute_RTYPE_total Du_r Du_w rs2 rs1 rd SLTU s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z_r rs2) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu2 M m pc fdv cw gn cs pidv false (RTYPE (Regidx rs2, Regidx rs1, Regidx rd, SLTU))
             None rs1 rs2 rd
             (fun a b => zero_extend' 64 (bool_to_bit (zopz0zI_u a b)))
             wval Hui (fun _ : mstate => I) eq_refl Hrd Hg Hg Hop Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* addw rd, rs1, rs2 -- the 32-bit add, sign-extended back to 64: C's    *)
  (* `int' sum, the mirror of the existing [wp_uk_subw].  RTYPEW, so the   *)
  (* value must expose the truncation of BOTH sources before the add.      *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_addw (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (rs1 rs2 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (RTYPEW (Regidx rs2, Regidx rs1, Regidx rd, ADDW)) ->
    uint rd <> 0 ->
    wval = sign_extend' 64
             (add_vec (subrange_vec_dec (m !!! Regidx rs1) 31 0 : mword 32)
                      (subrange_vec_dec (m !!! Regidx rs2) 31 0 : mword 32)) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w
                (execute (RTYPEW (Regidx rs2, Regidx rs1, Regidx rd, ADDW))) s ∅ = true)
      by (intro s; exact (goodmb_execute_RTYPEW_total Du_r Du_w rs2 rs1 rd ADDW s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z_r rs2) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu2 M m pc fdv cw gn cs pidv false (RTYPEW (Regidx rs2, Regidx rs1, Regidx rd, ADDW))
             None rs1 rs2 rd
             (fun a b => sign_extend' 64
                           (add_vec (subrange_vec_dec a 31 0 : mword 32)
                                    (subrange_vec_dec b 31 0 : mword 32)))
             wval Hui (fun _ : mstate => I) eq_refl Hrd Hg Hg
             (fun s => exec_execute_RTYPEW_ADDW_gpr rs2 rs1 rd s) Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* sltiu rd, rs1, imm -- and, at imm = 1, the `seqz rd,rs' pseudo-       *)
  (* instruction (rd := (rs == 0)), which is how the shell tests a         *)
  (* pointer.  The immediate is SIGN-extended and the comparison is        *)
  (* UNSIGNED -- that mismatch is architectural, so the leaf presents the  *)
  (* model's [sign_extend' 64 imm] verbatim rather than a zero-extension.  *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_sltiu (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 12) (rs1 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (ITYPE (imm, Regidx rs1, Regidx rd, SLTIU)) ->
    uint rd <> 0 ->
    wval = zero_extend' 64
             (bool_to_bit (zopz0zI_u (m !!! Regidx rs1) (sign_extend' 64 imm))) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w
                (execute (ITYPE (imm, Regidx rs1, Regidx rd, SLTIU))) s ∅ = true)
      by (intro s; exact (goodmb_execute_ITYPE_total Du_r Du_w imm rs1 rd SLTIU s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu1 M m pc fdv cw gn cs pidv false (ITYPE (imm, Regidx rs1, Regidx rd, SLTIU))
             None rs1 rd
             (fun a => zero_extend' 64
                         (bool_to_bit (zopz0zI_u a (sign_extend' 64 imm))))
             wval Hui (fun _ : mstate => I) eq_refl Hrd Hg Hg
             (fun s => exec_execute_ITYPE_SLTIU_gpr rs1 rd imm s) Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* andi rd, rs1, imm -- and, at imm = 255, `zext.b'.  The immediate is   *)
  (* sign-extended before the mask, which is why 255 is expressible in 12  *)
  (* bits at all.                                                          *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_andi (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 12) (rs1 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (ITYPE (imm, Regidx rs1, Regidx rd, ANDI)) ->
    uint rd <> 0 ->
    wval = and_vec (m !!! Regidx rs1) (sign_extend' 64 imm) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w
                (execute (ITYPE (imm, Regidx rs1, Regidx rd, ANDI))) s ∅ = true)
      by (intro s; exact (goodmb_execute_ITYPE_total Du_r Du_w imm rs1 rd ANDI s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu1 M m pc fdv cw gn cs pidv false (ITYPE (imm, Regidx rs1, Regidx rd, ANDI))
             None rs1 rd (fun a => and_vec a (sign_extend' 64 imm))
             wval Hui (fun _ : mstate => I) eq_refl Hrd Hg Hg
             (fun s => exec_execute_ITYPE_ANDI_gpr rs1 rd imm s) Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* xori rd, rs1, imm -- and, at imm = -1, the `not rd,rs' pseudo-        *)
  (* instruction.                                                          *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_xori (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 12) (rs1 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (ITYPE (imm, Regidx rs1, Regidx rd, XORI)) ->
    uint rd <> 0 ->
    wval = xor_vec (m !!! Regidx rs1) (sign_extend' 64 imm) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w
                (execute (ITYPE (imm, Regidx rs1, Regidx rd, XORI))) s ∅ = true)
      by (intro s; exact (goodmb_execute_ITYPE_total Du_r Du_w imm rs1 rd XORI s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu1 M m pc fdv cw gn cs pidv false (ITYPE (imm, Regidx rs1, Regidx rd, XORI))
             None rs1 rd (fun a => xor_vec a (sign_extend' 64 imm))
             wval Hui (fun _ : mstate => I) eq_refl Hrd Hg Hg
             (fun s => exec_execute_ITYPE_XORI_gpr rs1 rd imm s) Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* addiw rd, rs1, imm -- the BASE 32-bit add-immediate, and at imm = 0   *)
  (* the `sext.w rd,rs' pseudo-instruction (which is how gcc materialises  *)
  (* a C `int' out of a 64-bit register).  The existing [wp_uk_caddiw] is  *)
  (* the COMPRESSED form and does not cover this one: c.addiw's source and *)
  (* destination coincide and its immediate is 6 bits, so `sext.w rd,rs'   *)
  (* with rd <> rs has no compressed encoding at all.                      *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_addiw (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 12) (rs1 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (ADDIW (imm, Regidx rs1, Regidx rd)) ->
    uint rd <> 0 ->
    wval = sign_extend' 64
             (subrange_vec_dec
                (add_vec (m !!! Regidx rs1) (sign_extend' 64 imm)) 31 0) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w (execute (ADDIW (imm, Regidx rs1, Regidx rd))) s ∅ = true)
      by (intro s; exact (goodmb_execute_ADDIW_total Du_r Du_w imm rs1 rd s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu1 M m pc fdv cw gn cs pidv false (ADDIW (imm, Regidx rs1, Regidx rd))
             None rs1 rd
             (fun a => sign_extend' 64
                         (subrange_vec_dec (add_vec a (sign_extend' 64 imm)) 31 0))
             wval Hui (fun _ : mstate => I) eq_refl Hrd Hg Hg
             (fun s => exec_execute_ADDIW_gpr rs1 rd imm s) Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* slliw rd, rs1, shamt -- the 32-bit shift-left-immediate.  The model's *)
  (* [execute_SHIFTIWOP] is uniform in the op exactly as [execute_SHIFTIOP]*)
  (* is (read rs1, truncate to 32, apply an op-indexed 32-bit shift,       *)
  (* sign-extend back), so this is again a direct [wp_uk_alu1] instance    *)
  (* and srliw/sraiw would each be one corollary.                          *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_slliw (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (shamt : mword 5) (rs1 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (SHIFTIWOP (shamt, Regidx rs1, Regidx rd, SLLIW)) ->
    uint rd <> 0 ->
    wval = sign_extend' 64
             (shift_bits_left (subrange_vec_dec (m !!! Regidx rs1) 31 0 : mword 32)
                              shamt) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w
                (execute (SHIFTIWOP (shamt, Regidx rs1, Regidx rd, SLLIW))) s ∅ = true)
      by (intro s; exact (goodmb_execute_SHIFTIWOP_total Du_r Du_w shamt rs1 rd SLLIW s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu1 M m pc fdv cw gn cs pidv false (SHIFTIWOP (shamt, Regidx rs1, Regidx rd, SLLIW))
             None rs1 rd
             (fun a => sign_extend' 64
                         (shift_bits_left (subrange_vec_dec a 31 0 : mword 32) shamt))
             wval Hui (fun _ : mstate => I) eq_refl Hrd Hg Hg
             (fun s => exec_execute_SHIFTIWOP_SLLIW_gpr rs1 rd shamt s) Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* lui rd, imm -- rd := sext(imm ++ 0x000).  The sibling of              *)
  (* [wp_uk_auipc] in the UTYPE family and the reason [wp_uk_alu0]'s       *)
  (* premise is offered the pc: LUI ignores it, AUIPC does not.            *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_lui (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 20) (rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (UTYPE (imm, Regidx rd, LUI)) ->
    uint rd <> 0 ->
    wval = luival imm ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w (execute (UTYPE (imm, Regidx rd, LUI))) s ∅ = true)
      by (intro s; exact (goodmb_execute_UTYPE_total Du_r Du_w imm rd LUI s
                            UserTotalU.Du_r_PC (Du_gpr_of_Z rd))).
    apply (wp_uk_alu0 M m pc fdv cw gn cs pidv false (UTYPE (imm, Regidx rd, LUI)) None rd wval
             Hui (fun _ : mstate => I) eq_refl Hrd Hg Hg).
    intros s _. rewrite Hwval. exact (exec_execute_UTYPE_LUI_gpr rd imm s).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* divu / remu rd, rs1, rs2 -- the two M-extension ops the shell uses    *)
  (* (printf's digit loop).  DIVISION BY ZERO IS DEFINED in RISC-V (the    *)
  (* quotient is all-ones, the remainder is the dividend) and the model    *)
  (* implements exactly that, so these leaves carry NO "divisor nonzero"   *)
  (* premise: the value function branches on the divisor instead, and a    *)
  (* caller that knows the divisor is nonzero simplifies its own copy.     *)
  (* Both are taken at [is_unsigned = true], which is what collapses the   *)
  (* model's signed-overflow fixup.                                        *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_divu (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (rs1 rs2 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (DIV (Regidx rs2, Regidx rs1, Regidx rd, true)) ->
    uint rd <> 0 ->
    wval = to_bits_truncate 64
             (if Z.eqb (uint (m !!! Regidx rs2)) 0 then -1
              else Z.quot (uint (m !!! Regidx rs1)) (uint (m !!! Regidx rs2))) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hop : forall s : mstate,
              exec (execute (DIV (Regidx rs2, Regidx rs1, Regidx rd, true))) s
              = Some (RETIRE_SUCCESS,
                      if Z.eqb (uint rd) 0 then s
                      else set_reg s (R_bitvector_64 (gpr_of_Z (uint rd)))
                             (regval_into_reg
                                (to_bits_truncate 64
                                   (if Z.eqb (uint (gpr_src rs2 s)) 0 then -1
                                    else Z.quot (uint (gpr_src rs1 s))
                                                (uint (gpr_src rs2 s))))))).
    { intro s.
      replace (Z.eqb (uint rd) 0) with false
        by (symmetry; apply Z.eqb_neq; exact Hrd).
      exact (exec_execute_DIVU_gpr_uv rs2 rs1 rd s Hrd). }
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w
                (execute (DIV (Regidx rs2, Regidx rs1, Regidx rd, true))) s ∅ = true)
      by (intro s; exact (goodmb_execute_DIV_total Du_r Du_w rs2 rs1 rd true s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z_r rs2) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu2 M m pc fdv cw gn cs pidv false (DIV (Regidx rs2, Regidx rs1, Regidx rd, true))
             None rs1 rs2 rd
             (fun a b => to_bits_truncate 64
                           (if Z.eqb (uint b) 0 then -1 else Z.quot (uint a) (uint b)))
             wval Hui (fun _ : mstate => I) eq_refl Hrd Hg Hg Hop Hwval).
  Qed.

  Lemma wp_uk_remu (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (rs1 rs2 rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false (REM (Regidx rs2, Regidx rs1, Regidx rd, true)) ->
    uint rd <> 0 ->
    wval = to_bits_truncate 64
             (if Z.eqb (uint (m !!! Regidx rs2)) 0 then uint (m !!! Regidx rs1)
              else Z.rem (uint (m !!! Regidx rs1)) (uint (m !!! Regidx rs2))) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    assert (Hop : forall s : mstate,
              exec (execute (REM (Regidx rs2, Regidx rs1, Regidx rd, true))) s
              = Some (RETIRE_SUCCESS,
                      if Z.eqb (uint rd) 0 then s
                      else set_reg s (R_bitvector_64 (gpr_of_Z (uint rd)))
                             (regval_into_reg
                                (to_bits_truncate 64
                                   (if Z.eqb (uint (gpr_src rs2 s)) 0
                                    then uint (gpr_src rs1 s)
                                    else Z.rem (uint (gpr_src rs1 s))
                                               (uint (gpr_src rs2 s))))))).
    { intro s.
      replace (Z.eqb (uint rd) 0) with false
        by (symmetry; apply Z.eqb_neq; exact Hrd).
      exact (exec_execute_REMU_gpr_uv rs2 rs1 rd s Hrd). }
    assert (Hg : forall s : mstate,
              goodmb Du_r Du_w
                (execute (REM (Regidx rs2, Regidx rs1, Regidx rd, true))) s ∅ = true)
      by (intro s; exact (goodmb_execute_REM_total Du_r Du_w rs2 rs1 rd true s
                            (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z_r rs2) (Du_gpr_of_Z rd))).
    exact (wp_uk_alu2 M m pc fdv cw gn cs pidv false (REM (Regidx rs2, Regidx rs1, Regidx rd, true))
             None rs1 rs2 rd
             (fun a b => to_bits_truncate 64
                           (if Z.eqb (uint b) 0 then uint a else Z.rem (uint a) (uint b)))
             wval Hui (fun _ : mstate => I) eq_refl Hrd Hg Hg Hop Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* jalr rd, imm(rs1) -- the base indirect jump, covering BOTH the        *)
  (* linking form and `jr rs1' (rd = x0) in ONE leaf: the two differ only  *)
  (* in the funnel's write layer, so [wr] is a parameter and the premise   *)
  (* below says which of the two shapes it is.  Cloning the surrounding    *)
  (* thirty lines per form would be a near-duplicate; the corollary        *)
  (* [wp_uk_jr] recovers the common rd = x0 case with the register file    *)
  (* spelled [m] rather than [uv_upd m None].                              *)
  (*                                                                       *)
  (* JALR clears bit 0 of the target itself, so there is NO alignment side *)
  (* condition; the two extension gates it consults (Zicfilp for           *)
  (* [update_elp_state], Zca for [jump_to]) come off the funnel's config   *)
  (* agreement.  [uint rs1 <> 0] IS required -- both exec facts read the   *)
  (* base register through the nonzero branch.                             *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_jalr (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 12) (rs1 rd : mword 5)
      (wr : option (mword 5 * mword 64)) (tgt : mword 64) :
    uk_instr π M pc false (JALR (imm, Regidx rs1, Regidx rd)) ->
    uint rs1 <> 0 ->
    (uint rd = 0 /\ wr = None) \/
    (uint rd <> 0 /\ wr = Some (rd, add_vec_int pc 4)) ->
    tgt = ret_pc (add_vec (m !!! Regidx rs1) (sign_extend' 64 imm)) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (uv_upd m wr) tgt -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrs1 Hwr Htgt.
    assert (Hwrok : uv_wrok wr).
    { destruct Hwr as [[_ ->] | [Hrd ->]]; [ exact I | exact Hrd ]. }
    iIntros "Hb Hcont".
    iApply (wp_uk_retire C pt Rfd Rut π sz Hlo Hpm HRut Hlf0 M m pc fdv cw gn cs pidv false (JALR (imm, Regidx rs1, Regidx rd))
              None (Some tgt) wr Hui (fun _ : mstate => I) eq_refl Hwrok
              ltac:(intros s _ _ _ Hag _;
                    exact (goodmb_execute_JALR_total Du_r Du_w imm rs1 rd s
                             UserTotalU.Du_r_nPC UserTotalU.Du_w_nPC
                             (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z rd)
                             (UserTotalU.u_gm_zicfilp s Hag) (agree_u_zicfilp s Hag)
                             (UserTotalU.u_gm_zca s Hag) (agree_u_zca s Hag)))
              ltac:(intros s _ _ _ Hag _;
                    exact (goodmb_execute_JALR_total Du_r Du_w imm rs1 rd s
                             UserTotalU.Du_r_nPC UserTotalU.Du_w_nPC
                             (Du_gpr_of_Z_r rs1) (Du_gpr_of_Z rd)
                             (UserTotalU.u_gm_zicfilp s Hag) (agree_u_zicfilp s Hag)
                             (UserTotalU.u_gm_zca s Hag) (agree_u_zca s Hag)))
              with "Hb Hcont").
    intros s_pc _ Lnpc _ Hag Hvals.
    assert (Hrsv : register_lookup (R_bitvector_64 (gpr_of_Z (uint rs1))) s_pc.(sregs)
                   = m !!! Regidx rs1).
    { pose proof (Hvals rs1) as Hv.
      replace (Z.eqb (uint rs1) 0) with false in Hv
        by (symmetry; apply Z.eqb_neq; exact Hrs1).
      exact Hv. }
    change (execute (uv_exp (JALR (imm, Regidx rs1, Regidx rd)) None))
      with (execute_JALR imm (Regidx rs1) (Regidx rd)).
    destruct Hwr as [[Hrd0 Hw] | [Hrd0 Hw]]; subst wr.
    - rewrite (exec_execute_JALR_ret_zca imm rs1 rd s_pc Hrs1 Hrd0
                 (agree_u_zicfilp s_pc Hag) (agree_u_zca s_pc Hag)
                 ltac:(apply bit0_update0_64)).
      cbn [uv_post uv_jmp uv_wr].
      rewrite Hrsv. rewrite Htgt. unfold ret_pc. reflexivity.
    - rewrite (exec_execute_JALR_link_zca imm rs1 rd s_pc Hrs1 Hrd0
                 (agree_u_zicfilp s_pc Hag) (agree_u_zca s_pc Hag)
                 ltac:(apply bit0_update0_64)).
      cbn [uv_post uv_jmp uv_wr].
      rewrite Hrsv. rewrite Lnpc. rewrite Htgt. unfold ret_pc. reflexivity.
  Qed.

  (* jr rs1 -- [wp_uk_jalr] at rd = x0, where the register file is         *)
  (* untouched.  (`ret' is the COMPRESSED form of this and has its own     *)
  (* leaf, [wp_uk_cjr].) *)
  Lemma wp_uk_jr (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 12) (rs1 rd : mword 5) (tgt : mword 64) :
    uk_instr π M pc false (JALR (imm, Regidx rs1, Regidx rd)) ->
    uint rs1 <> 0 ->
    uint rd = 0 ->
    tgt = ret_pc (add_vec (m !!! Regidx rs1) (sign_extend' 64 imm)) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv m tgt -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrs1 Hrd Htgt.
    exact (wp_uk_jalr M m pc fdv cw gn cs pidv imm rs1 rd None tgt Hui Hrs1
             (or_introl (conj Hrd eq_refl)) Htgt).
  Qed.

  (* =================================================================== *)
  (* The COMPRESSED half of the ALU families.  Each is the SAME generic   *)
  (* leaf as its base sibling, at [o := Some <the ExecuteAs expansion>]   *)
  (* and [is_rvc := true] (pc += 2) -- no compressed-specific engine.     *)
  (* The creg-form ones (c.and, c.addw, c.srli) additionally take the     *)
  (* expanded 5-bit index with the decoder's expansion as a pure premise, *)
  (* one [vm_compute] at the call site, exactly as [wp_uk_caddi4spn].     *)
  (* =================================================================== *)

  (* c.add rd, rs2 (rd += rs2) -- the register-form compressed add.  Its  *)
  (* expansion's rs1 and rd COINCIDE, which is harmless: [wp_uk_alu2]'s   *)
  (* two register-read rewrites are over its own distinct binders.        *)
  Lemma wp_uk_cadd (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (rd rs2 : mword 5) (wval : mword 64) :
    uk_instr π M pc true (C_ADD (Regidx rd, Regidx rs2)) ->
    uint rd <> 0 ->
    wval = add_vec (m !!! Regidx rd) (m !!! Regidx rs2) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 2) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    exact (wp_uk_alu2 M m pc fdv cw gn cs pidv true (C_ADD (Regidx rd, Regidx rs2))
             (Some (RTYPE (Regidx rs2, Regidx rd, Regidx rd, ADD)))
             rd rs2 rd (fun a b => add_vec a b) wval Hui
             (fun s => exec_execute_C_ADD (Regidx rd) (Regidx rs2) s) eq_refl Hrd
             (fun s => UserTotalU.goodmb_execute_C_ADD Du_r Du_w
                         (Regidx rd) (Regidx rs2) s)
             (fun s => goodmb_execute_RTYPE_total Du_r Du_w rs2 rd rd ADD s
                         (Du_gpr_of_Z_r rd) (Du_gpr_of_Z_r rs2) (Du_gpr_of_Z rd))
             (fun s => exec_execute_RTYPE_ADD_gpr rs2 rd rd s) Hwval).
  Qed.

  (* c.and rd', rs2' -- creg-form, expanding to RTYPE AND. *)
  Lemma wp_uk_cand (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (crd crs2 : mword 3) (rd rs2 : mword 5) (wval : mword 64) :
    uk_instr π M pc true (C_AND (Cregidx crd, Cregidx crs2)) ->
    creg2reg_idx (Cregidx crd) = Regidx rd ->
    creg2reg_idx (Cregidx crs2) = Regidx rs2 ->
    uint rd <> 0 ->
    wval = and_vec (m !!! Regidx rd) (m !!! Regidx rs2) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 2) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hcrd Hcrs2 Hrd Hwval.
    assert (Hred : uv_redirect (C_AND (Cregidx crd, Cregidx crs2))
                     (Some (RTYPE (Regidx rs2, Regidx rd, Regidx rd, AND)))).
    { intro s. rewrite (exec_execute_C_AND (Cregidx crd) (Cregidx crs2) s).
      rewrite Hcrd. rewrite Hcrs2. reflexivity. }
    assert (Hop : forall s : mstate,
              exec (execute (RTYPE (Regidx rs2, Regidx rd, Regidx rd, AND))) s
              = Some (RETIRE_SUCCESS,
                      if Z.eqb (uint rd) 0 then s
                      else set_reg s (R_bitvector_64 (gpr_of_Z (uint rd)))
                             (regval_into_reg (and_vec (gpr_src rd s) (gpr_src rs2 s))))).
    { intro s.
      replace (Z.eqb (uint rd) 0) with false
        by (symmetry; apply Z.eqb_neq; exact Hrd).
      exact (exec_execute_RTYPE_AND_gpr rs2 rd rd s Hrd). }
    exact (wp_uk_alu2 M m pc fdv cw gn cs pidv true (C_AND (Cregidx crd, Cregidx crs2))
             (Some (RTYPE (Regidx rs2, Regidx rd, Regidx rd, AND)))
             rd rs2 rd (fun a b => and_vec a b) wval Hui Hred eq_refl Hrd
             (fun s => UserTotalU.goodmb_execute_C_AND Du_r Du_w
                         (Cregidx crd) (Cregidx crs2) s)
             (fun s => goodmb_execute_RTYPE_total Du_r Du_w rs2 rd rd AND s
                         (Du_gpr_of_Z_r rd) (Du_gpr_of_Z_r rs2) (Du_gpr_of_Z rd))
             Hop Hwval).
  Qed.

  (* c.addw rd', rs2' -- creg-form, expanding to RTYPEW ADDW (C's `int'    *)
  (* add-assign). *)
  Lemma wp_uk_caddw (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (crd crs2 : mword 3) (rd rs2 : mword 5) (wval : mword 64) :
    uk_instr π M pc true (C_ADDW (Cregidx crd, Cregidx crs2)) ->
    creg2reg_idx (Cregidx crd) = Regidx rd ->
    creg2reg_idx (Cregidx crs2) = Regidx rs2 ->
    uint rd <> 0 ->
    wval = sign_extend' 64
             (add_vec (subrange_vec_dec (m !!! Regidx rd) 31 0 : mword 32)
                      (subrange_vec_dec (m !!! Regidx rs2) 31 0 : mword 32)) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 2) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hcrd Hcrs2 Hrd Hwval.
    assert (Hred : uv_redirect (C_ADDW (Cregidx crd, Cregidx crs2))
                     (Some (RTYPEW (Regidx rs2, Regidx rd, Regidx rd, ADDW)))).
    { intro s. rewrite (exec_execute_C_ADDW (Cregidx crd) (Cregidx crs2) s).
      rewrite Hcrd. rewrite Hcrs2. reflexivity. }
    exact (wp_uk_alu2 M m pc fdv cw gn cs pidv true (C_ADDW (Cregidx crd, Cregidx crs2))
             (Some (RTYPEW (Regidx rs2, Regidx rd, Regidx rd, ADDW)))
             rd rs2 rd
             (fun a b => sign_extend' 64
                           (add_vec (subrange_vec_dec a 31 0 : mword 32)
                                    (subrange_vec_dec b 31 0 : mword 32)))
             wval Hui Hred eq_refl Hrd
             (fun s => goodmb_execute_C_ADDW Du_r Du_w (Cregidx crd) (Cregidx crs2) s)
             (fun s => goodmb_execute_RTYPEW_total Du_r Du_w rs2 rd rd ADDW s
                         (Du_gpr_of_Z_r rd) (Du_gpr_of_Z_r rs2) (Du_gpr_of_Z rd))
             (fun s => exec_execute_RTYPEW_ADDW_gpr rs2 rd rd s) Hwval).
  Qed.

  (* c.lui rd, imm -- the compressed load-upper-immediate.  The decoder's  *)
  (* 6-bit immediate is SIGN-extended to the base form's 20 bits BEFORE    *)
  (* [luival] shifts it, which is what lets c.lui reach the negative       *)
  (* constants gcc uses for address bases.                                 *)
  Lemma wp_uk_clui (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 6) (rd : mword 5) (wval : mword 64) :
    uk_instr π M pc true (C_LUI (imm, Regidx rd)) ->
    uint rd <> 0 ->
    wval = luival (sign_extend' 20 imm) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 2) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    apply (wp_uk_alu0 M m pc fdv cw gn cs pidv true (C_LUI (imm, Regidx rd))
             (Some (UTYPE (sign_extend' 20 imm, Regidx rd, LUI))) rd wval Hui
             (fun s => exec_execute_C_LUI imm (Regidx rd) s) eq_refl Hrd
             (fun s => UserTotalU.goodmb_execute_C_LUI Du_r Du_w imm (Regidx rd) s)
             (fun s => goodmb_execute_UTYPE_total Du_r Du_w (sign_extend' 20 imm)
                         rd LUI s UserTotalU.Du_r_PC (Du_gpr_of_Z rd))).
    intros s _. rewrite Hwval.
    exact (exec_execute_UTYPE_LUI_gpr rd (sign_extend' 20 imm) s).
  Qed.

  (* c.slli rd, shamt -- register-form (NOT creg), source = destination.   *)
  Lemma wp_uk_cslli (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (shamt : mword 6) (rd : mword 5) (wval : mword 64) :
    uk_instr π M pc true (C_SLLI (shamt, Regidx rd)) ->
    uint rd <> 0 ->
    wval = shift_bits_left (m !!! Regidx rd)
             (subrange_vec_dec shamt (Z.sub log2_xlen 1) 0) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 2) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwval.
    exact (wp_uk_alu1 M m pc fdv cw gn cs pidv true (C_SLLI (shamt, Regidx rd))
             (Some (SHIFTIOP (shamt, Regidx rd, Regidx rd, SLLI))) rd rd
             (fun a => shift_bits_left a (subrange_vec_dec shamt (Z.sub log2_xlen 1) 0))
             wval Hui (fun s => exec_execute_C_SLLI shamt (Regidx rd) s) eq_refl Hrd
             (fun s => UserTotalU.goodmb_execute_C_SLLI Du_r Du_w shamt (Regidx rd) s)
             (fun s => goodmb_execute_SHIFTIOP_total Du_r Du_w shamt rd rd SLLI s
                         (Du_gpr_of_Z_r rd) (Du_gpr_of_Z rd))
             (fun s => exec_execute_SHIFTIOP_SLLI_gpr rd rd shamt s) Hwval).
  Qed.

  (* c.srli rd', shamt -- creg-form, source = destination. *)
  Lemma wp_uk_csrli (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (shamt : mword 6) (crd : mword 3) (rd : mword 5)
      (wval : mword 64) :
    uk_instr π M pc true (C_SRLI (shamt, Cregidx crd)) ->
    creg2reg_idx (Cregidx crd) = Regidx rd ->
    uint rd <> 0 ->
    wval = shift_bits_right (m !!! Regidx rd)
             (subrange_vec_dec shamt (Z.sub log2_xlen 1) 0) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 2) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hcrd Hrd Hwval.
    assert (Hred : uv_redirect (C_SRLI (shamt, Cregidx crd))
                     (Some (SHIFTIOP (shamt, Regidx rd, Regidx rd, SRLI)))).
    { intro s. rewrite (exec_execute_C_SRLI shamt (Cregidx crd) s).
      rewrite Hcrd. reflexivity. }
    exact (wp_uk_alu1 M m pc fdv cw gn cs pidv true (C_SRLI (shamt, Cregidx crd))
             (Some (SHIFTIOP (shamt, Regidx rd, Regidx rd, SRLI))) rd rd
             (fun a => shift_bits_right a (subrange_vec_dec shamt (Z.sub log2_xlen 1) 0))
             wval Hui Hred eq_refl Hrd
             (fun s => UserTotalU.goodmb_execute_C_SRLI Du_r Du_w shamt (Cregidx crd) s)
             (fun s => goodmb_execute_SHIFTIOP_total Du_r Du_w shamt rd rd SRLI s
                         (Du_gpr_of_Z_r rd) (Du_gpr_of_Z rd))
             (fun s => exec_execute_SHIFTIOP_SRLI_gpr rd rd shamt s) Hwval).
  Qed.

  (* ------------------------------------------------------------------- *)
  (* li rd,imm -- the BASE pseudo-instruction, [addi rd,x0,imm].  Like     *)
  (* [wp_uk_cli] it reads x0 as a SOURCE, so the value premise cannot be   *)
  (* stated over [m] alone; x0's value is taken off [gpr_file] here.       *)
  (* (init's vprintf has two: [li s5,37] and [li s8,100].)                 *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_uk_li (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (imm : mword 12) (rd : mword 5) (wval : mword 64) :
    uk_instr π M pc false
      (ITYPE (imm, Regidx (mword_of_int 0 : mword 5), Regidx rd, ADDI)) ->
    uint rd <> 0 ->
    wval = add_vec zero_reg (sign_extend' 64 imm) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false ProcDefs.secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (<[Regidx rd := regval_into_reg wval]> m) (add_vec_int pc 4) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hrd Hwv.
    iIntros "Hb Hcont".
    iDestruct (uvb_x0 with "Hb") as "[%Hz Hb]".
    iApply (wp_uk_addi M m pc fdv cw gn cs pidv imm (mword_of_int 0 : mword 5) rd wval
              Hui Hrd ltac:(rewrite Hz; exact Hwv)
              with "Hb Hcont").
  Qed.

End UkLeaf.

