$date
	Sun Oct 23 09:14:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#725658
b10110 &
b10110 %
1$
b10110 !
1"
#725659
0"
#725662
b1011 &
b1011 %
#725666
b100010 &
b100010 %
#725670
b10001 &
b10001 %
#725674
b110100 &
b110100 %
#725678
b11010 &
b11010 %
#725682
b1101 &
b1101 %
#725686
b101000 &
b101000 %
#725690
b10100 &
b10100 %
#725694
b1010 &
b1010 %
#725698
b101 &
b101 %
#725702
b10000 &
b10000 %
#725706
b1000 &
b1000 %
#725710
b100 &
b100 %
#725714
b10 &
b10 %
#725718
b1 &
1#
b1 %
#725722
b0 &
b0 %
0#
0$
#1674499
b101 !
1"
#1674502
b101 &
b101 %
1$
#1674503
0"
#1674506
b10000 &
b10000 %
#1674510
b1000 &
b1000 %
#1674514
b100 &
b100 %
#1674518
b10 &
b10 %
#1674522
b1 &
b1 %
1#
#1674526
b0 &
0#
b0 %
0$
#2716686
b100 &
b100 %
1$
b100 !
1"
#2716687
0"
#2716690
b10 &
b10 %
#2716694
b1 &
1#
b1 %
#2716698
b0 &
b0 %
0#
0$
#4500012
