// Seed: 3644022066
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2
);
  assign id_2 = id_0;
  assign id_2 = id_1;
  logic id_3;
  wire  id_4;
  assign id_4[1] = {id_0{id_0}};
  type_1 id_5 (
      .id_0(""),
      .id_1(1 - id_3),
      .id_2(1),
      .id_3(id_4),
      .id_4(1),
      .id_5(1),
      .id_6(id_4)
  );
  assign id_2 = id_1;
  logic id_7;
  logic id_8;
endmodule
