# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../controlador_robot/trigger.vhd" \
"../../../../../controlador_robot/trigger_test.vhd" \

# Do not sort compile order
nosort
