{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730281775187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730281775187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 18:49:35 2024 " "Processing started: Wed Oct 30 18:49:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730281775187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1730281775187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicCircuit -c LogicCircuit --convert_bdf_to_verilog=C:/LogicCircuit/week10/b2seg_bus.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicCircuit -c LogicCircuit --convert_bdf_to_verilog=C:/LogicCircuit/week10/b2seg_bus.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1730281775187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week10/b2seg_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week10/b2seg_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg_bus " "Found entity 1: b2seg_bus" {  } { { "week10/b2seg_bus.bdf" "" { Schematic "C:/LogicCircuit/week10/b2seg_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730281775511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730281775511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1730281775537 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst11 " "Block or symbol \"AND2\" of instance \"inst11\" overlaps another block or symbol" {  } { { "week10/b2seg_bus.bdf" "" { Schematic "C:/LogicCircuit/week10/b2seg_bus.bdf" { { 872 1056 1120 920 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1730281775541 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst19 " "Block or symbol \"OR2\" of instance \"inst19\" overlaps another block or symbol" {  } { { "week10/b2seg_bus.bdf" "" { Schematic "C:/LogicCircuit/week10/b2seg_bus.bdf" { { 408 1304 1368 456 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1730281775541 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "week10/b2seg_bus.bdf" "" { Schematic "C:/LogicCircuit/week10/b2seg_bus.bdf" { { 488 624 672 520 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Design Software" 0 -1 1730281775542 ""}
{ "Warning" "WGDFX_COMPONENT_IS_NOT_INSTANTIATED" "NOT Verilog " "Component \"NOT\" is not instantiated in the \"Verilog\" design because none of its input ports or output ports are connected." {  } { { "week10/b2seg_bus.bdf" "" { Schematic "C:/LogicCircuit/week10/b2seg_bus.bdf" { { 488 624 672 520 "inst" "" } } } }  } 0 275017 "Component \"%1!s!\" is not instantiated in the \"%2!s!\" design because none of its input ports or output ports are connected." 0 0 "Design Software" 0 -1 1730281775542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 4 s Quartus Prime " "Quartus Prime Create Verilog File was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730281775551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 18:49:35 2024 " "Processing ended: Wed Oct 30 18:49:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730281775551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730281775551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730281775551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1730281775551 ""}
