$date
	Tue Nov 21 15:08:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module csr_tb $end
$var wire 3 ! w [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 3 & w [2:0] $end
$scope module stg0 $end
$var wire 1 $ clk $end
$var wire 1 ' r $end
$var wire 1 % reset $end
$var wire 1 ( s $end
$var reg 1 ) q $end
$upscope $end
$scope module stg1 $end
$var wire 1 $ clk $end
$var wire 1 * r $end
$var wire 1 % reset $end
$var wire 1 + s $end
$var reg 1 , q $end
$upscope $end
$scope module stg2 $end
$var wire 1 $ clk $end
$var wire 1 - r $end
$var wire 1 % reset $end
$var wire 1 . s $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
1.
0-
0,
1+
0*
0)
1(
0'
b0 &
1%
0$
1#
0"
b0 !
$end
#10
1"
1$
#20
0"
0$
0#
0%
#30
0*
0+
0(
1-
0.
1)
1,
1/
b111 !
b111 &
1"
1$
#40
0"
0$
#50
1*
0-
1.
0/
b110 !
b110 &
1"
1$
#60
0"
0$
#70
0*
1'
0.
0,
1/
b101 !
b101 &
1"
1$
#80
0"
0$
#90
1-
1+
0'
0)
b1 !
b1 &
1"
1$
#100
0"
0$
#110
0+
0-
1.
1,
0/
b10 !
b10 &
1"
1$
#120
0"
0$
#130
1*
1-
0.
1/
b11 !
b11 &
1"
1$
#140
0"
0$
#150
1+
1(
0*
0-
1.
0,
0/
b0 !
b0 &
1"
1$
#160
0"
0$
#170
0(
1-
0+
0*
0.
0'
1/
1,
1)
b111 !
b111 &
1"
1$
#180
0"
0$
