# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
# Date created = 16:48:02  październik 17, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX II"
set_global_assignment -name DEVICE EPM240T100C5
set_global_assignment -name TOP_LEVEL_ENTITY Test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.0.2
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:48:02  PAźDZIERNIK 17, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "17.0.2 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR "-1"
set_global_assignment -name POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR 3.3V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name VHDL_FILE Test.vhd
set_location_assignment PIN_12 -to clk
set_location_assignment PIN_52 -to led[1]
set_location_assignment PIN_51 -to led[0]
set_location_assignment PIN_53 -to led[2]
set_location_assignment PIN_54 -to led[3]
set_location_assignment PIN_55 -to led[4]
set_location_assignment PIN_56 -to led[5]
set_location_assignment PIN_57 -to led[6]
set_location_assignment PIN_58 -to led[7]
set_location_assignment PIN_50 -to bell
set_location_assignment PIN_26 -to sw[3]
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to sw[3]
set_location_assignment PIN_27 -to sw[2]
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to sw[2]
set_location_assignment PIN_28 -to sw[1]
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to sw[1]
set_location_assignment PIN_29 -to sw[0]
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to sw[0]
set_location_assignment PIN_86 -to sseg_sel[0]
set_location_assignment PIN_87 -to sseg_sel[1]
set_location_assignment PIN_96 -to sseg_sel[2]
set_location_assignment PIN_89 -to sseg_sel[3]
set_location_assignment PIN_97 -to sseg_sel[4]
set_location_assignment PIN_91 -to sseg_sel[5]
set_location_assignment PIN_92 -to sseg_sel[6]
set_location_assignment PIN_95 -to sseg_sel[7]
set_location_assignment PIN_85 -to sseg[0]
set_location_assignment PIN_84 -to sseg[1]
set_location_assignment PIN_83 -to sseg[2]
set_location_assignment PIN_82 -to sseg[3]
set_location_assignment PIN_81 -to sseg[4]
set_location_assignment PIN_78 -to sseg[5]
set_location_assignment PIN_77 -to sseg[6]
set_location_assignment PIN_76 -to sseg[7]