
*** Running vivado
    with args -log ov7670_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov7670_top.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ov7670_top.tcl -notrace
Command: synth_design -top ov7670_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13789 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1343.965 ; gain = 81.898 ; free physical = 6201 ; free virtual = 10136
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ov7670_top' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FZTEBUMILV7T646.vhd:37]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/F5IR32HILV7T64J.vhd:11' bound to instance 'btn_debounce' of component 'debounce' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FZTEBUMILV7T646.vhd:127]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/F5IR32HILV7T64J.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/F5IR32HILV7T64J.vhd:17]
INFO: [Synth 8-3491] module 'vga' declared at '/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FN0FBA2ILV7T649.vhd:11' bound to instance 'Inst_vga' of component 'vga' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FZTEBUMILV7T646.vhd:133]
INFO: [Synth 8-638] synthesizing module 'vga' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FN0FBA2ILV7T649.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'vga' (2#1) [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FN0FBA2ILV7T649.vhd:24]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at '/home/saba/Documents/workstation4_image_processing/project_1/project_1.runs/synth_1/.Xil/Vivado-13772-saba-VirtualBox/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'fb' of component 'blk_mem_gen_0' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FZTEBUMILV7T646.vhd:144]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.runs/synth_1/.Xil/Vivado-13772-saba-VirtualBox/realtime/blk_mem_gen_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'ov7670_capture' declared at '/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/F6SJNRTILV7T642.vhd:11' bound to instance 'capture' of component 'ov7670_capture' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FZTEBUMILV7T646.vhd:158]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/F6SJNRTILV7T642.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (3#1) [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/F6SJNRTILV7T642.vhd:21]
INFO: [Synth 8-3491] module 'ov7670_controller' declared at '/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/F0UU05JILV7T644.vhd:11' bound to instance 'controller' of component 'ov7670_controller' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FZTEBUMILV7T646.vhd:168]
INFO: [Synth 8-638] synthesizing module 'ov7670_controller' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/F0UU05JILV7T644.vhd:23]
INFO: [Synth 8-3491] module 'i2c_sender' declared at '/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FQTSFQ5ILV7T63Z.vhd:11' bound to instance 'Inst_i2c_sender' of component 'i2c_sender' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/F0UU05JILV7T644.vhd:58]
INFO: [Synth 8-638] synthesizing module 'i2c_sender' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FQTSFQ5ILV7T63Z.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'i2c_sender' (4#1) [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FQTSFQ5ILV7T63Z.vhd:22]
INFO: [Synth 8-3491] module 'ov7670_registers' declared at '/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FNTSDZZILV7T645.vhd:12' bound to instance 'Inst_ov7670_registers' of component 'ov7670_registers' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/F0UU05JILV7T644.vhd:73]
INFO: [Synth 8-638] synthesizing module 'ov7670_registers' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FNTSDZZILV7T645.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ov7670_registers' (5#1) [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FNTSDZZILV7T645.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ov7670_controller' (6#1) [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/F0UU05JILV7T644.vhd:23]
INFO: [Synth 8-3491] module 'clocking' declared at '/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FLW9TWWILV7T64G.vhd:75' bound to instance 'your_instance_name' of component 'clocking' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FZTEBUMILV7T646.vhd:179]
INFO: [Synth 8-638] synthesizing module 'clocking' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FLW9TWWILV7T64G.vhd:85]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFG' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FLW9TWWILV7T64G.vhd:119]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FLW9TWWILV7T64G.vhd:130]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FLW9TWWILV7T64G.vhd:193]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FLW9TWWILV7T64G.vhd:199]
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFG' [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FLW9TWWILV7T64G.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'clocking' (7#1) [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FLW9TWWILV7T64G.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'ov7670_top' (8#1) [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/imports/Downloads/FZTEBUMILV7T646.vhd:37]
WARNING: [Synth 8-3917] design ov7670_top has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[1] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1388.590 ; gain = 126.523 ; free physical = 6213 ; free virtual = 10149
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1388.590 ; gain = 126.523 ; free physical = 6213 ; free virtual = 10148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1388.590 ; gain = 126.523 ; free physical = 6213 ; free virtual = 10148
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'fb'
Finished Parsing XDC File [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'fb'
Parsing XDC File [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/constrs_1/imports/Downloads/F5QMAYQILV7T6TF.xdc]
WARNING: [Vivado 12-507] No nets matched 'OV7670_PCLK_IBUF'. [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/constrs_1/imports/Downloads/F5QMAYQILV7T6TF.xdc:92]
Finished Parsing XDC File [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/constrs_1/imports/Downloads/F5QMAYQILV7T6TF.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/constrs_1/imports/Downloads/F5QMAYQILV7T6TF.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ov7670_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/constrs_1/imports/Downloads/F5QMAYQILV7T6TF.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov7670_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov7670_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFG => IBUF: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1725.551 ; gain = 0.000 ; free physical = 5941 ; free virtual = 9877
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1725.551 ; gain = 463.484 ; free physical = 6011 ; free virtual = 9947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1725.551 ; gain = 463.484 ; free physical = 6011 ; free virtual = 9947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fb. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1725.551 ; gain = 463.484 ; free physical = 6013 ; free virtual = 9949
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "taken" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finished" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "sreg" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 1725.551 ; gain = 463.484 ; free physical = 6004 ; free virtual = 9941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ov7670_capture 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module i2c_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ov7670_registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ov7670_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "btn_debounce/o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_vga/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controller/Inst_i2c_sender/divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controller/Inst_i2c_sender/taken" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controller/Inst_ov7670_registers/finished" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design ov7670_top has port OV7670_RESET driven by constant 1
WARNING: [Synth 8-3917] design ov7670_top has port OV7670_PWDN driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[1] driven by constant 0
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\controller/Inst_i2c_sender/data_sr_reg[0] )
WARNING: [Synth 8-3332] Sequential element (capture/d_latch_reg[11]) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (controller/Inst_i2c_sender/data_sr_reg[0]) is unused and will be removed from module ov7670_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1725.551 ; gain = 463.484 ; free physical = 5993 ; free virtual = 9931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------------------------------+---------------+----------------+
|Module Name | RTL Object                            | Depth x Width | Implemented As | 
+------------+---------------------------------------+---------------+----------------+
|ov7670_top  | controller/Inst_ov7670_registers/sreg | 32x16         | LUT            | 
+------------+---------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:55 . Memory (MB): peak = 1725.551 ; gain = 463.484 ; free physical = 5867 ; free virtual = 9804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:55 . Memory (MB): peak = 1725.551 ; gain = 463.484 ; free physical = 5866 ; free virtual = 9804
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:55 . Memory (MB): peak = 1726.559 ; gain = 464.492 ; free physical = 5864 ; free virtual = 9802
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 1726.559 ; gain = 464.492 ; free physical = 5864 ; free virtual = 9802
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 1726.559 ; gain = 464.492 ; free physical = 5864 ; free virtual = 9802
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 1726.559 ; gain = 464.492 ; free physical = 5864 ; free virtual = 9802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 1726.559 ; gain = 464.492 ; free physical = 5864 ; free virtual = 9802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 1726.559 ; gain = 464.492 ; free physical = 5864 ; free virtual = 9802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 1726.559 ; gain = 464.492 ; free physical = 5864 ; free virtual = 9802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox_0 |     1|
|2     |BUFG                 |     4|
|3     |CARRY4               |    16|
|4     |LUT1                 |    11|
|5     |LUT2                 |    43|
|6     |LUT3                 |    25|
|7     |LUT4                 |    17|
|8     |LUT5                 |    32|
|9     |LUT6                 |    23|
|10    |MMCME2_ADV           |     1|
|11    |FDRE                 |   197|
|12    |FDSE                 |    48|
|13    |IBUF                 |    12|
|14    |IBUFG                |     1|
|15    |OBUF                 |    26|
|16    |OBUFT                |     1|
+------+---------------------+------+

Report Instance Areas: 
+------+--------------------------+------------------+------+
|      |Instance                  |Module            |Cells |
+------+--------------------------+------------------+------+
|1     |top                       |                  |   469|
|2     |  Inst_vga                |vga               |    94|
|3     |  btn_debounce            |debounce          |    38|
|4     |  capture                 |ov7670_capture    |    76|
|5     |  controller              |ov7670_controller |   204|
|6     |    Inst_i2c_sender       |i2c_sender        |   144|
|7     |    Inst_ov7670_registers |ov7670_registers  |    58|
|8     |  your_instance_name      |clocking          |     5|
+------+--------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 1726.559 ; gain = 464.492 ; free physical = 5864 ; free virtual = 9802
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1726.559 ; gain = 127.531 ; free physical = 5922 ; free virtual = 9860
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 1726.566 ; gain = 464.492 ; free physical = 5922 ; free virtual = 9860
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFG => IBUF: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1726.566 ; gain = 476.055 ; free physical = 5915 ; free virtual = 9853
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/saba/Documents/workstation4_image_processing/project_1/project_1.runs/synth_1/ov7670_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ov7670_top_utilization_synth.rpt -pb ov7670_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1750.570 ; gain = 0.000 ; free physical = 5915 ; free virtual = 9853
INFO: [Common 17-206] Exiting Vivado at Sat Dec  1 11:33:40 2018...
