$date
	Sat Oct 22 21:34:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#791900
b1000 !
1"
#791902
b1000 &
b1000 %
1$
#791903
0"
#791906
b100 &
b100 %
#791910
b10 &
b10 %
#791914
b1 &
b1 %
1#
#791918
b0 &
0#
b0 %
0$
#1747801
b1 !
1"
#1747802
b1 &
b1 %
1$
#1747803
0"
#1747806
1#
#1747810
b0 &
b0 %
0#
0$
#2716278
b11010 &
b11010 %
1$
b11010 !
1"
#2716279
0"
#2716282
b1101 &
b1101 %
#2716286
b101000 &
b101000 %
#2716290
b10100 &
b10100 %
#2716294
b1010 &
b1010 %
#2716298
b101 &
b101 %
#2716302
b10000 &
b10000 %
#2716306
b1000 &
b1000 %
#2716310
b100 &
b100 %
#2716314
b10 &
b10 %
#2716318
b1 &
1#
b1 %
#2716322
b0 &
b0 %
0#
0$
#4500012
