// Seed: 2360177591
module module_0 #(
    parameter id_1 = 32'd38
);
  wire _id_1;
  parameter [id_1 : id_1] id_2 = (-1);
endmodule
module module_1 #(
    parameter id_3 = 32'd59,
    parameter id_5 = 32'd4,
    parameter id_9 = 32'd17
) (
    output wand id_0,
    output tri0 id_1,
    output wor id_2,
    input supply0 _id_3,
    input supply1 id_4
    , id_16,
    output wire _id_5,
    input supply1 id_6,
    output uwire id_7,
    input wor id_8,
    output supply1 _id_9,
    output tri id_10,
    output wire id_11,
    output uwire id_12,
    output uwire id_13,
    input supply0 id_14
    , id_17
);
  wire id_18;
  module_0 modCall_1 ();
  wire id_19;
  logic [id_9 : id_3  -  id_5] id_20;
endmodule
