#-----------------------------------------------------------
# xsim v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Feb  3 10:34:12 2023
# Process ID: 263957
# Current directory: /home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/example/xsim_script.tcl}
# Log file: /home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/xsim.log
# Journal file: /home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/example/xsim_script.tcl
source example.tcl
