<profile>

<section name = "Vitis HLS Report for 'hls_real2xfft'" level="0">
<item name = "Date">Sat Mar 26 21:15:24 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">fe_vhls_prj</item>
<item name = "Solution">IPXACTExport (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.150 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1549, 1552, 6.196 us, 6.208 us, 512, 512, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="Loop_sliding_win_delay_proc1_U0">Loop_sliding_win_delay_proc1, 512, 513, 2.048 us, 2.052 us, 512, 512, loop rewind stp(delay=0 clock cycles(s))</column>
<column name="Loop_sliding_win_output_proc2_U0">Loop_sliding_win_output_proc2, 514, 515, 2.056 us, 2.060 us, 512, 512, loop rewind stp(delay=0 clock cycles(s))</column>
<column name="window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0">window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s, 518, 519, 2.072 us, 2.076 us, 512, 512, loop rewind stp(delay=1 clock cycles(s))</column>
<column name="Loop_real2xfft_output_proc3_U0">Loop_real2xfft_output_proc3, 514, 515, 2.056 us, 2.060 us, 512, 512, loop rewind stp(delay=1 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">4, -, 640, 312, -</column>
<column name="Instance">2, 2, 881, 724, -</column>
<column name="Memory">4, -, 64, 0, 0</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 4, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">3, ~0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Loop_real2xfft_output_proc3_U0">Loop_real2xfft_output_proc3, 0, 0, 94, 147, 0</column>
<column name="Loop_sliding_win_delay_proc1_U0">Loop_sliding_win_delay_proc1, 0, 0, 121, 176, 0</column>
<column name="Loop_sliding_win_output_proc2_U0">Loop_sliding_win_output_proc2, 0, 0, 373, 246, 0</column>
<column name="window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0">window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s, 2, 2, 293, 155, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data2window_V_U">data2window_V_RAM_AUTO_2R1W, 1, 16, 0, 0, 512, 16, 1, 8192</column>
<column name="data2window_V_2_U">data2window_V_RAM_AUTO_2R1W, 1, 16, 0, 0, 512, 16, 1, 8192</column>
<column name="windowed_V_U">data2window_V_RAM_AUTO_2R1W, 1, 16, 0, 0, 512, 16, 1, 8192</column>
<column name="windowed_V_1_U">data2window_V_RAM_AUTO_2R1W, 1, 16, 0, 0, 512, 16, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="delayed_V_1_U">1, 159, 0, -, 256, 16, 4096</column>
<column name="delayed_V_U">1, 159, 0, -, 256, 16, 4096</column>
<column name="nodelay_V_1_U">1, 161, 0, -, 512, 16, 8192</column>
<column name="nodelay_V_U">1, 161, 0, -, 512, 16, 8192</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Loop_real2xfft_output_proc3_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_sliding_win_output_proc2_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_data2window_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_data2window_V_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_windowed_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_windowed_V_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_data2window_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_data2window_V_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_windowed_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_windowed_V_1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_data2window_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_data2window_V_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_windowed_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_windowed_V_1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_data2window_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_data2window_V_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_windowed_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_windowed_V_1">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_local_block">out, 1, ap_ctrl_hs, hls_real2xfft, return value</column>
<column name="ap_local_deadlock">out, 1, ap_ctrl_hs, hls_real2xfft, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, hls_real2xfft, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, hls_real2xfft, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hls_real2xfft, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hls_real2xfft, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hls_real2xfft, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hls_real2xfft, return value</column>
<column name="din_TDATA">in, 16, axis, din, pointer</column>
<column name="din_TVALID">in, 1, axis, din, pointer</column>
<column name="din_TREADY">out, 1, axis, din, pointer</column>
<column name="dout_TDATA">out, 48, axis, dout, pointer</column>
<column name="dout_TVALID">out, 1, axis, dout, pointer</column>
<column name="dout_TREADY">in, 1, axis, dout, pointer</column>
</table>
</item>
</section>
</profile>
