
*** Running vivado
    with args -log design_1_v_frm_wr_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_frm_wr_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_v_frm_wr_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zynqmp_cam_isp_demo/xil_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source D:/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'bianxinquan' on host 'legion-bianxinq' (Windows NT_amd64 version 6.2) on Sat Dec 17 00:27:15 +0800 2022
INFO: [HLS 200-10] In directory 'D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1'
Sourcing Tcl script 'D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project 'D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_frmbuf_wr 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution 'D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2lv-c 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/v_frmbuf_wr_config.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/v_frmbuf_wr_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/v_frmbuf_wr.cpp 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/v_frmbuf_wr.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/v_frmbuf_wr.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/v_frmbuf_wr.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls -I d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src  d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 10 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_flush_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=false 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_1_v_frm_wr_0_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 2.4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] Analyzing design file 'd:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/v_frmbuf_wr.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'dstImg2' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1068:30)
WARNING: [HLS 207-5292] unused parameter 'dstImg3' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1069:15)
WARNING: [HLS 207-5292] unused parameter 'VideoFormat' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1073:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 45.617 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>&)' into 'hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<60, false>::ap_range_ref(ap_int_base<60, false>*, int, int)' into 'ap_int_base<60, false>::range(int, int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<60, false>::range(int, int)' into 'ap_int_base<60, false>::operator()(int, int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1131:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<60, false>::get() const' into 'ap_int_base<10, false>::ap_int_base<60, false>(ap_range_ref<60, false> const&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base<60, false>(ap_range_ref<60, false> const&)' into 'ap_uint<10>::ap_uint<60, false>(ap_range_ref<60, false> const&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:266:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<60, false>::operator()(int, int)' into 'void hls::AXIGetBitFields<60, ap_uint<10> >(ap_uint<60>, int, int, ap_uint<10>&)' (d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_axi_io.h:49:14)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<60, ap_uint<10> >(ap_uint<60>, int, int, ap_uint<10>&)' into 'void hls::AXIGetBitFields<60, ap_uint<10> >(hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, int, int, ap_uint<10>&)' (d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<6, ap_uint<10> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:182:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:254:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:253:17)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<60, ap_uint<10> >(hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:233:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:198:17)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<60, ap_uint<10> >(hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:231:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:199:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<60, ap_uint<10> >(hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:229:2)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:212:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:215:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:214:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb0EEC2EDq10_j' into 'ap_int_base<10, false>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base(int)' into 'ap_int_base<10, false>::RType<10, false>::arg1 operator>><10, false>(ap_int_base<10, false> const&, int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'ap_int_base<16, false>::operator()(int, int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1131:18)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base<10, false>(ap_int_base<10, false> const&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<10, false>(ap_int_base<10, false> const&)' into 'ap_range_ref<16, false>& ap_range_ref<16, false>::operator=<10, false>(ap_int_base<10, false> const&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<128, false>::ap_range_ref(ap_int_base<128, false>*, int, int)' into 'ap_int_base<128, false>::range(int, int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::range(int, int)' into 'ap_int_base<128, false>::operator()(int, int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1131:18)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_range_ref<128, false>& ap_range_ref<128, false>::operator=<16, false>(ap_int_base<16, false> const&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_uint<20>::ap_uint(int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(int)' into 'ap_uint<128>::ap_uint(int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<20, false>::ap_range_ref(ap_int_base<20, false>*, int, int)' into 'ap_int_base<20, false>::range(int, int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::range(int, int)' into 'ap_int_base<20, false>::operator()(int, int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1131:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base<10, false>(ap_int_base<10, false> const&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base<10, false>(ap_int_base<10, false> const&)' into 'ap_range_ref<20, false>& ap_range_ref<20, false>::operator=<10, false>(ap_int_base<10, false> const&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<20, false>(ap_int_base<20, false> const&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<20, false>(ap_int_base<20, false> const&)' into 'ap_range_ref<128, false>& ap_range_ref<128, false>::operator=<20, false>(ap_int_base<20, false> const&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<128, false>::get() const' into 'ap_int_base<128, false>::ap_int_base<128, false>(ap_range_ref<128, false> const&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<128, false>(ap_range_ref<128, false> const&)' into 'ap_range_ref<128, false>::operator=(ap_range_ref<128, false> const&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:422:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<128, false>& ap_range_ref<128, false>::operator=<128, false>(ap_int_base<128, false> const&)' into 'ap_range_ref<128, false>::operator=(ap_range_ref<128, false> const&)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:422:12)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<6, ap_uint<10> >::Scalar()' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:273:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<128, false>::operator=(ap_range_ref<128, false> const&)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:981:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::operator()(int, int)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:981:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::operator()(int, int)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:981:39)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<128, false>& ap_range_ref<128, false>::operator=<20, false>(ap_int_base<20, false> const&)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:978:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::operator()(int, int)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:977:6)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<20, false>& ap_range_ref<20, false>::operator=<10, false>(ap_int_base<10, false> const&)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:974:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::operator()(int, int)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:974:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<10, false>::arg1 operator>><10, false>(ap_int_base<10, false> const&, int)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:975:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<128, false>& ap_range_ref<128, false>::operator=<16, false>(ap_int_base<16, false> const&)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:941:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::operator()(int, int)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:940:6)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>& ap_range_ref<16, false>::operator=<10, false>(ap_int_base<10, false> const&)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:937:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator()(int, int)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:937:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<10, false>::arg1 operator>><10, false>(ap_int_base<10, false> const&, int)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:938:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:182:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:273:18)
INFO: [HLS 214-210] Disaggregating variable 'bytePlanes' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:35:16)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_932_2' is marked as complete unroll implied by the pipeline pragma (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:932:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_936_3' is marked as complete unroll implied by the pipeline pragma (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:936:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_968_5' is marked as complete unroll implied by the pipeline pragma (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:968:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_973_6' is marked as complete unroll implied by the pipeline pragma (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:973:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_980_7' is marked as complete unroll implied by the pipeline pragma (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:980:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_224_1' is marked as complete unroll implied by the pipeline pragma (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:224:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_225_2' is marked as complete unroll implied by the pipeline pragma (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:225:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_932_2' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:932:20) in function 'MultiPixStream2Bytes' completely with a factor of 8 (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_936_3' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:936:24) in function 'MultiPixStream2Bytes' completely with a factor of 2 (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_968_5' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:968:20) in function 'MultiPixStream2Bytes' completely with a factor of 6 (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_973_6' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:973:24) in function 'MultiPixStream2Bytes' completely with a factor of 2 (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_980_7' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:980:23) in function 'MultiPixStream2Bytes' completely with a factor of 4 (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_224_1' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:224:22) in function 'AXIvideo2MultiPixStream' completely with a factor of 2 (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_225_2' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:225:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:176:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'img' with compact=bit mode in 60-bits (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:34:18)
INFO: [HLS 214-241] Aggregating maxi variable 'frm_buffer' with compact=none mode in 128-bits
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_1086_1'(D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1086:21) has been inferred on bundle 'mm_video'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1086:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<60>s.i60' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i60.s_class.hls::Scalar<6, ap_uint<10> >s.1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_class.hls::Scalar<6, ap_uint<10> >s' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<60>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a2s_struct.ap_uint<10>s' into '_llvm.fpga.unpack.bits.s_class.hls::Scalar<6, ap_uint<10> >s.i60.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<6, ap_uint<10> >s.i60.1' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&) (.1)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint<128>s' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&) (.1)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.66 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.102 GB.
WARNING: [HLS 200-805] An internal stream 'img' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'FrmbufWrHlsDataFlow' (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:35:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'AXIvideo2MultiPixStream'
	 'MultiPixStream2Bytes'
	 'Bytes2AXIMMvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:207:15) in function 'AXIvideo2MultiPixStream'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_frmbuf_wr' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_966_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 7, loop 'VITIS_LOOP_966_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_930_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'VITIS_LOOP_930_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1086_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1086_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrmbufWrHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln138) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4' pipeline 'VITIS_LOOP_966_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1' pipeline 'VITIS_LOOP_930_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_12ns_5ns_12_16_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1' pipeline 'VITIS_LOOP_1086_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1/m_axi_mm_video_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1/m_axi_mm_video_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1/m_axi_mm_video_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1/m_axi_mm_video_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1/m_axi_mm_video_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1/m_axi_mm_video_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1/m_axi_mm_video_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1/m_axi_mm_video_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1/m_axi_mm_video_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1/m_axi_mm_video_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1/m_axi_mm_video_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1/m_axi_mm_video_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1/m_axi_mm_video_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrmbufWrHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrmbufWrHlsDataFlow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/mm_video' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/video_format' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_frmbuf_wr' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'width', 'height', 'stride', 'video_format', 'frm_buffer', 'frm_buffer2', 'frm_buffer3' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_3ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_14ns_15ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_frmbuf_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.102 GB.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer_c_U(design_1_v_frm_wr_0_0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'WidthInBytes_c9_U(design_1_v_frm_wr_0_0_fifo_w15_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stride_c_U(design_1_v_frm_wr_0_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'video_format_c_U(design_1_v_frm_wr_0_0_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_U(design_1_v_frm_wr_0_0_fifo_w60_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c_U(design_1_v_frm_wr_0_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c10_U(design_1_v_frm_wr_0_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane0_U(design_1_v_frm_wr_0_0_fifo_w128_d480_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'WidthInBytes_c_U(design_1_v_frm_wr_0_0_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c_U(design_1_v_frm_wr_0_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2Bytes_U0_U(design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Bytes2AXIMMvideo_U0_U(design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_frm_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_frm_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.391 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.871 seconds; current allocated memory: 1.102 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_frmbuf_wr with prefix design_1_v_frm_wr_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_frmbuf_wr with prefix design_1_v_frm_wr_0_0_.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 2 seconds. Elapsed time: 70.493 seconds; current allocated memory: 46.039 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Dec 17 00:28:41 2022...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 14.862 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 23 seconds. Total CPU system time: 3 seconds. Total elapsed time: 87.036 seconds; peak allocated memory: 1.102 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Dec 17 00:28:42 2022...
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:01:29 . Memory (MB): peak = 1279.895 ; gain = 0.000
Command: synth_design -top design_1_v_frm_wr_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26424
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.934 ; gain = 319.047
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_v_frmbuf_wr.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_frm_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.dat' is read successfully [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_frm_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.dat' is read successfully [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_FrmbufWrHlsDataFlow' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_FrmbufWrHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_entry_proc' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_entry_proc' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_flow_control_loop_pipe_sequential_init' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_flow_control_loop_pipe_sequential_init' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mux_83_10_1_1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mux_83_10_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mux_83_10_1_1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mux_83_10_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_reg_unsigned_short_s' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_reg_unsigned_short_s' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_MultiPixStream2Bytes' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MultiPixStream2Bytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1_divseq' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1_divseq' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1.v:83]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_MultiPixStream2Bytes' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MultiPixStream2Bytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_Bytes2AXIMMvideo' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_Bytes2AXIMMvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_Bytes2AXIMMvideo' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_Bytes2AXIMMvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w32_d4_S' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w32_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w32_d4_S_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w32_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w32_d4_S_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w32_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w32_d4_S' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w32_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d3_S' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d3_S_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d3_S_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d3_S' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w16_d4_S' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w16_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w16_d4_S_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w16_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w16_d4_S_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w16_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w16_d4_S' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w16_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w6_d3_S' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w6_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w6_d3_S_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w6_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w6_d3_S_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w6_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w6_d3_S' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w6_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w60_d2_S' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w60_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w60_d2_S_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w60_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w60_d2_S_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w60_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w60_d2_S' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w60_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w12_d2_S' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w12_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w12_d2_S_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w12_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w12_d2_S_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w12_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w12_d2_S' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w12_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w128_d480_B' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w128_d480_B.v:52]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w128_d480_B.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w128_d480_B.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w128_d480_B' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w128_d480_B.v:52]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d2_S' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d2_S_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d2_S_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d2_S' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:43]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_FrmbufWrHlsDataFlow' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_FrmbufWrHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_CTRL_s_axi' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_CTRL_s_axi.v:252]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_CTRL_s_axi' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_store' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:814]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_mem' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2952]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_mem' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2952]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized2' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized2' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_store' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:814]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_load' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:358]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized3' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_mem__parameterized0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2952]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_mem__parameterized0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2952]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized3' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_load' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:358]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_write' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:1886]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized4' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized2' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized2' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized4' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_throttle' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2394]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized5' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized3' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized3' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized5' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized6' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized4' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized4' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized6' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_throttle' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2394]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2389]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_write' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:1886]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_read' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:1502]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized2' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized2' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized7' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized5' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized5' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized7' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:1878]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_read' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:1502]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_flushManager' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:1359]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_flushManager' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:1359]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mul_12ns_3ns_15_1_1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mul_12ns_3ns_15_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mul_12ns_3ns_15_1_1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mul_12ns_3ns_15_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_regslice_both' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_regslice_both' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_regslice_both__parameterized0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_regslice_both__parameterized0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_regslice_both__parameterized1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_regslice_both__parameterized1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_v_frmbuf_wr.v:10]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_AWID' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_AWUSER' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_WID' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_WUSER' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_ARID' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_ARUSER' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_RID' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_RUSER' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_BID' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_BUSER' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7023] instance 'inst' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' has 74 connections declared, but only 64 given [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1.v:149]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_CTRL_s_axi.v:340]
WARNING: [Synth 8-7129] Port rst in module design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module design_1_v_frm_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module design_1_v_frm_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module design_1_v_frm_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module design_1_v_frm_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module design_1_v_frm_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module design_1_v_frm_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module design_1_v_frm_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module design_1_v_frm_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[9] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[8] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[7] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[6] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[5] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[4] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[3] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[2] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[1] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[0] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[9] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[8] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[7] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[6] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[5] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[4] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[3] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[2] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[1] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[0] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_AWREADY in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_ARREADY in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RVALID in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[127] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[126] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[125] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[124] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[123] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[122] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[121] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[120] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[119] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[118] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[117] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[116] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[115] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[114] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[113] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[112] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[111] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[110] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[109] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[108] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[107] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[106] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[105] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[104] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[103] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[102] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[101] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[100] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[99] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[98] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[97] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[96] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[95] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[94] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[93] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[92] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[91] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[90] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[89] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[88] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[87] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[86] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[85] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[84] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[83] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[82] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[81] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[80] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[79] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[78] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[77] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[76] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[75] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[74] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[73] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[72] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[71] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[70] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[69] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[68] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[67] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[66] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[65] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[64] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[63] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[62] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[61] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[60] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1909.629 ; gain = 524.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1909.629 ; gain = 524.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1909.629 ; gain = 524.742
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.538 . Memory (MB): peak = 1909.629 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/design_1_v_frm_wr_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/design_1_v_frm_wr_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/design_1_v_frm_wr_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/design_1_v_frm_wr_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1984.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.468 . Memory (MB): peak = 1990.117 ; gain = 5.301
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1990.117 ; gain = 605.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1990.117 ; gain = 605.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1990.117 ; gain = 605.230
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_frm_wr_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'design_1_v_frm_wr_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln132_reg_347_reg' and it is trimmed from '16' to '6' bits. [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_v_frmbuf_wr.v:785]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_frm_wr_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'design_1_v_frm_wr_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1990.117 ; gain = 605.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 11    
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 11    
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 19    
	   2 Input    2 Bit       Adders := 21    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              145 Bit    Registers := 1     
	              144 Bit    Registers := 1     
	              130 Bit    Registers := 1     
	              129 Bit    Registers := 2     
	              128 Bit    Registers := 4     
	              109 Bit    Registers := 1     
	               64 Bit    Registers := 8     
	               60 Bit    Registers := 5     
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 18    
	               28 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 36    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 47    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 30    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 231   
+---RAMs : 
	              59K Bit	(479 X 128 bit)          RAMs := 1     
	              32K Bit	(255 X 130 bit)          RAMs := 1     
	               2K Bit	(15 X 144 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 5     
	   3 Input  109 Bit        Muxes := 1     
	   2 Input  109 Bit        Muxes := 1     
	 110 Input  109 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   60 Bit        Muxes := 5     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 10    
	  12 Input   32 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	  23 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 5     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 45    
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 20    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 5     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 13    
	   2 Input    4 Bit        Muxes := 20    
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 16    
	   2 Input    2 Bit        Muxes := 84    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 247   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'urem_12ns_5ns_12_16_seq_1_U94/remd_reg' and it is trimmed from '12' to '4' bits. [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1.v:150]
WARNING: [Synth 8-3936] Found unconnected internal register 'urem_12ns_5ns_12_16_seq_1_U94/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '12' to '11' bits. [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1.v:40]
DSP Report: Generating DSP mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((A:0x5556)'*B2)'.
DSP Report: register mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module design_1_v_frm_wr_0_0_v_frmbuf_wr.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module design_1_v_frm_wr_0_0_v_frmbuf_wr.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module design_1_v_frm_wr_0_0_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module design_1_v_frm_wr_0_0_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg) is unused and will be removed from module design_1_v_frm_wr_0_0_v_frmbuf_wr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1990.117 ; gain = 605.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------------------------------+------------+---------------+----------------+
|Module Name                                       | RTL Object | Depth x Width | Implemented As | 
+--------------------------------------------------+------------+---------------+----------------+
|design_1_v_frm_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R | ram        | 64x3          | LUT            | 
|design_1_v_frm_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R     | ram        | 64x3          | LUT            | 
|design_1_v_frm_wr_0_0_v_frmbuf_wr                 | p_0_out    | 64x3          | LUT            | 
|design_1_v_frm_wr_0_0_v_frmbuf_wr                 | p_0_out    | 64x3          | LUT            | 
+--------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                         | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/grp_FrmbufWrHlsDataFlow_fu_184 | bytePlanes_plane0_U/U_design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram/mem_reg | 479 x 128(READ_FIRST)  | W |   | 479 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|inst/mm_video_m_axi_U               | store_unit/buff_wdata/U_fifo_mem/mem_reg                                 | 15 x 144(READ_FIRST)   | W |   | 15 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                            | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0 | ((A:0x5556)'*B2)' | 15     | 16     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+-------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 2438.062 ; gain = 1053.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 2510.406 ; gain = 1125.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                         | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/grp_FrmbufWrHlsDataFlow_fu_184 | bytePlanes_plane0_U/U_design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram/mem_reg | 479 x 128(READ_FIRST)  | W |   | 479 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|inst/mm_video_m_axi_U               | store_unit/buff_wdata/U_fifo_mem/mem_reg                                 | 15 x 144(READ_FIRST)   | W |   | 15 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 2518.953 ; gain = 1134.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 2533.477 ; gain = 1148.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 2533.477 ; gain = 1148.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 2533.477 ; gain = 1148.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 2533.477 ; gain = 1148.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 2533.477 ; gain = 1148.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 2533.477 ; gain = 1148.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 15     | 15         | 15     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[3] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[2] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[103]   | 64     | 64         | 0      | 256     | 128    | 64     | 0      | 
|dsrl__6     | mem_reg[2]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[103]   | 1      | 1          | 0      | 4       | 2      | 1      | 0      | 
|dsrl__8     | mem_reg[2]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[2]     | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]    | 145    | 145        | 145    | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                            | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0 | ((A'*B)')'  | 14     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+-------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    50|
|2     |DSP_ALU         |     1|
|3     |DSP_A_B_DATA    |     1|
|4     |DSP_C_DATA      |     1|
|5     |DSP_MULTIPLIER  |     1|
|6     |DSP_M_DATA      |     1|
|7     |DSP_OUTPUT      |     1|
|8     |DSP_PREADD      |     1|
|9     |DSP_PREADD_DATA |     1|
|10    |LUT1            |    68|
|11    |LUT2            |   185|
|12    |LUT3            |   379|
|13    |LUT4            |   503|
|14    |LUT5            |   308|
|15    |LUT6            |   720|
|16    |MUXF7           |    80|
|17    |MUXF8           |    40|
|18    |RAMB36E2        |     4|
|20    |SRL16E          |   245|
|21    |SRLC32E         |   160|
|22    |FDRE            |  2597|
|23    |FDSE            |    46|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 2533.477 ; gain = 1148.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 486 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:24 . Memory (MB): peak = 2533.477 ; gain = 1068.102
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 2533.477 ; gain = 1148.590
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 2545.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2568.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 

Synth Design complete, checksum: 48dff15a
INFO: [Common 17-83] Releasing license: Synthesis
193 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 2568.359 ; gain = 1288.465
INFO: [Common 17-1381] The checkpoint 'D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/design_1_v_frm_wr_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_frm_wr_0_0, cache-ID = 9267406891fe01cd
INFO: [Common 17-1381] The checkpoint 'D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/design_1_v_frm_wr_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_frm_wr_0_0_utilization_synth.rpt -pb design_1_v_frm_wr_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 17 00:30:34 2022...
