#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr  1 18:48:42 2024
# Process ID: 11828
# Current directory: C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_4_synth_1
# Command line: vivado.exe -log FIR_Test_filt_0_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_Test_filt_0_4.tcl
# Log file: C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_4_synth_1/FIR_Test_filt_0_4.vds
# Journal file: C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_4_synth_1\vivado.jou
# Running On: DESKTOP-G7JA666, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34065 MB
#-----------------------------------------------------------
source FIR_Test_filt_0_4.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 566.742 ; gain = 182.023
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_4_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FIR_Test_filt_0_4
Command: synth_design -top FIR_Test_filt_0_4 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21408
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1439.797 ; gain = 439.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIR_Test_filt_0_4' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_filt_0_4/synth/FIR_Test_filt_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'filt' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt.v:9]
INFO: [Synth 8-6157] synthesizing module 'filt_filt_Pipeline_VITIS_LOOP_18_1' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_filt_Pipeline_VITIS_LOOP_18_1.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'filt_mul_16s_16s_16_1_1' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mul_16s_16s_16_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'filt_mul_16s_16s_16_1_1' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mul_16s_16s_16_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'filt_mac_muladd_16s_16s_16ns_16_4_1' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'filt_mac_muladd_16s_16s_16ns_16_4_1' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'filt_flow_control_loop_pipe_sequential_init' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt_filt_Pipeline_VITIS_LOOP_18_1' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_filt_Pipeline_VITIS_LOOP_18_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'filt_control_s_axi' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_control_s_axi.v:169]
INFO: [Synth 8-6155] done synthesizing module 'filt_control_s_axi' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_store' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_srl' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_srl' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized0' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_srl__parameterized0' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_srl__parameterized0' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized0' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized1' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_mem' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_mem' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized1' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized2' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_srl__parameterized1' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_srl__parameterized1' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized2' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized3' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_srl__parameterized2' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_srl__parameterized2' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized3' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_store' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_load' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized4' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_srl__parameterized3' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_srl__parameterized3' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized4' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized5' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_mem__parameterized0' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_mem__parameterized0' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized5' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_load' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_write' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_burst_converter' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_reg_slice' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_reg_slice' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_burst_converter' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized6' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_srl__parameterized4' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_srl__parameterized4' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized6' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_throttle' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_reg_slice__parameterized0' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized7' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_srl__parameterized5' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_srl__parameterized5' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized7' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized8' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_srl__parameterized6' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_srl__parameterized6' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized8' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_throttle' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_reg_slice__parameterized1' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_write' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_read' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_reg_slice__parameterized2' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_read' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'filt_regslice_both' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt_regslice_both' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'filt_regslice_both__parameterized0' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt_regslice_both__parameterized0' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'filt_regslice_both__parameterized1' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt_regslice_both__parameterized1' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Test_filt_0_4' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_filt_0_4/synth/FIR_Test_filt_0_4.v:53]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module filt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module filt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module filt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module filt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module filt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module filt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module filt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module filt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1589.930 ; gain = 589.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1589.930 ; gain = 589.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1589.930 ; gain = 589.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.367 . Memory (MB): peak = 1589.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_filt_0_4/constraints/filt_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_filt_0_4/constraints/filt_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_4_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_4_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1681.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.433 . Memory (MB): peak = 1683.320 ; gain = 1.488
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1683.320 ; gain = 682.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1683.320 ; gain = 682.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_4_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1683.320 ; gain = 682.750
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'filt_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'filt_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'filt_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'filt_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'filt_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'filt_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'filt_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'filt_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'filt_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'filt_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'filt_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'filt_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1683.320 ; gain = 682.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 5     
	   3 Input   16 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 23    
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 5     
	   3 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 7     
	               52 Bit    Registers := 2     
	               45 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 8     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 18    
	               16 Bit    Registers := 116   
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 46    
	                1 Bit    Registers := 172   
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              558 Bit	(31 X 18 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 6     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   45 Bit        Muxes := 2     
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 6     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 22    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 88    
	   3 Input    2 Bit        Muxes := 16    
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 20    
	   2 Input    1 Bit        Muxes := 147   
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/6c8c/hdl/verilog/filt_mac_muladd_16s_16s_16ns_16_4_1.v:33]
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register gmem_addr_read_reg_333_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/tmp_data_reg_1198_pp0_iter1_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register gmem_addr_read_32_reg_493_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_1_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/lowfreq_accumulate_reg_1391_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U14/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_reg_1396_pp0_iter4_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register gmem_addr_read_31_reg_488_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_reg_1396_pp0_iter4_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_2_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_reg_1396_pp0_iter4_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_1_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_reg_1396_pp0_iter4_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_reg_1396_pp0_iter4_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_reg_1396_pp0_iter4_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_reg_1396_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_reg_1396_pp0_iter4_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U15/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_reg_1396_pp0_iter4_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register gmem_addr_read_30_reg_483_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_2_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U33/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register gmem_addr_read_28_reg_473_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_4_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(ACIN''*B2)')'.
DSP Report: register gmem_addr_read_29_reg_478_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_3_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25_reg_1265_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_2_reg_1406_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U16/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_4_reg_1276_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register gmem_addr_read_27_reg_468_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_4_reg_1276_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_6_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_4_reg_1276_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_5_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_4_reg_1276_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_4_reg_1276_pp0_iter3_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_4_reg_1276_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_4_reg_1276_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_4_reg_1276_pp0_iter3_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U2/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_4_reg_1276_pp0_iter3_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register gmem_addr_read_26_reg_463_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_6_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U22/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_6_reg_1286_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register gmem_addr_read_25_reg_458_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_6_reg_1286_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_8_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_6_reg_1286_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_7_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_6_reg_1286_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_6_reg_1286_pp0_iter3_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_6_reg_1286_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_6_reg_1286_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_6_reg_1286_pp0_iter3_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U3/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_6_reg_1286_pp0_iter3_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register gmem_addr_read_24_reg_453_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_8_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U23/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_8_reg_1296_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register gmem_addr_read_23_reg_448_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_8_reg_1296_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_10_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_8_reg_1296_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_9_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_8_reg_1296_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_8_reg_1296_pp0_iter3_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_8_reg_1296_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_8_reg_1296_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_8_reg_1296_pp0_iter3_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U4/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_8_reg_1296_pp0_iter3_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register gmem_addr_read_22_reg_443_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_10_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U24/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_10_reg_1306_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register gmem_addr_read_21_reg_438_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_10_reg_1306_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_12_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_10_reg_1306_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_11_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_10_reg_1306_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_10_reg_1306_pp0_iter3_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_10_reg_1306_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_10_reg_1306_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_10_reg_1306_pp0_iter3_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U5/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_10_reg_1306_pp0_iter3_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register gmem_addr_read_20_reg_433_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_12_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U25/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_12_reg_1316_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register gmem_addr_read_19_reg_428_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_12_reg_1316_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_14_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_12_reg_1316_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_13_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_12_reg_1316_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_12_reg_1316_pp0_iter3_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_12_reg_1316_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_12_reg_1316_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_12_reg_1316_pp0_iter3_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U6/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_12_reg_1316_pp0_iter3_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register gmem_addr_read_18_reg_423_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_14_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U26/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_14_reg_1326_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register gmem_addr_read_17_reg_418_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_14_reg_1326_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_16_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_14_reg_1326_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_15_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_14_reg_1326_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_14_reg_1326_pp0_iter3_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_14_reg_1326_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_14_reg_1326_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_14_reg_1326_pp0_iter3_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U7/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_14_reg_1326_pp0_iter3_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register gmem_addr_read_16_reg_413_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_16_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U27/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_16_reg_1336_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register gmem_addr_read_15_reg_408_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_16_reg_1336_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_18_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_16_reg_1336_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_17_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_16_reg_1336_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_16_reg_1336_pp0_iter3_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_16_reg_1336_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_16_reg_1336_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_16_reg_1336_pp0_iter3_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U8/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_16_reg_1336_pp0_iter3_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register gmem_addr_read_14_reg_403_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_18_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U28/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_18_reg_1346_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register gmem_addr_read_13_reg_398_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_18_reg_1346_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_20_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_18_reg_1346_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_19_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_18_reg_1346_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_18_reg_1346_pp0_iter3_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_18_reg_1346_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_18_reg_1346_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_18_reg_1346_pp0_iter3_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U9/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_18_reg_1346_pp0_iter3_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register gmem_addr_read_12_reg_393_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_20_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U29/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_20_reg_1356_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register gmem_addr_read_11_reg_388_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_20_reg_1356_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_20_reg_1356_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_21_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_20_reg_1356_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_20_reg_1356_pp0_iter3_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_20_reg_1356_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_20_reg_1356_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_20_reg_1356_pp0_iter3_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U10/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_20_reg_1356_pp0_iter3_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register gmem_addr_read_10_reg_383_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U30/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_22_reg_1366_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register gmem_addr_read_9_reg_378_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_22_reg_1366_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_22_reg_1366_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_22_reg_1366_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_22_reg_1366_pp0_iter3_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_22_reg_1366_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_22_reg_1366_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_22_reg_1366_pp0_iter3_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U11/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_22_reg_1366_pp0_iter3_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register gmem_addr_read_8_reg_373_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U31/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_24_reg_1376_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register gmem_addr_read_7_reg_368_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_24_reg_1376_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_24_reg_1376_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_24_reg_1376_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_24_reg_1376_pp0_iter3_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_24_reg_1376_pp0_iter3_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_24_reg_1376_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_24_reg_1376_pp0_iter3_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U12/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_24_reg_1376_pp0_iter3_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register gmem_addr_read_6_reg_363_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U32/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register gmem_addr_read_1_reg_338_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(ACIN''*B2)')'.
DSP Report: register gmem_addr_read_2_reg_343_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load_reg_1233_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_29_reg_1260_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U1/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register gmem_addr_read_3_reg_348_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U19/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register gmem_addr_read_4_reg_353_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(ACIN''*B2)')'.
DSP Report: register gmem_addr_read_5_reg_358_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load_reg_1244_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_26_reg_1386_reg is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_16s_16s_16_1_1_U13/tmp_product is absorbed into DSP grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U18/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module filt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module filt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module filt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module filt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module filt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module filt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module filt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module filt_gmem_m_axi_write is either unconnected or has no load
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module filt_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module filt_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module filt_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module filt_gmem_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1683.320 ; gain = 682.750
---------------------------------------------------------------------------------
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg_0 : 0 0 : 2017 10242 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg_0 : 0 1 : 2064 10242 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg_0 : 0 2 : 2080 10242 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg_0 : 0 3 : 2017 10242 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U17/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg_0 : 0 4 : 2064 10242 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_10_reg_1306_pp0_iter3_reg_reg_d : 0 0 : 2017 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_10_reg_1306_pp0_iter3_reg_reg_d : 0 1 : 2080 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_12_reg_1316_pp0_iter3_reg_reg_c : 0 0 : 2017 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_12_reg_1316_pp0_iter3_reg_reg_c : 0 1 : 2080 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_14_reg_1326_pp0_iter3_reg_reg_b : 0 0 : 2017 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_14_reg_1326_pp0_iter3_reg_reg_b : 0 1 : 2080 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_16_reg_1336_pp0_iter3_reg_reg_a : 0 0 : 2017 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_16_reg_1336_pp0_iter3_reg_reg_a : 0 1 : 2080 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_18_reg_1346_pp0_iter3_reg_reg_9 : 0 0 : 2017 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_18_reg_1346_pp0_iter3_reg_reg_9 : 0 1 : 2080 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_20_reg_1356_pp0_iter3_reg_reg_8 : 0 0 : 2017 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_20_reg_1356_pp0_iter3_reg_reg_8 : 0 1 : 2080 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_22_reg_1366_pp0_iter3_reg_reg_7 : 0 0 : 2017 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_22_reg_1366_pp0_iter3_reg_reg_7 : 0 1 : 2080 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_24_reg_1376_pp0_iter3_reg_reg_4 : 0 0 : 2017 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_24_reg_1376_pp0_iter3_reg_reg_4 : 0 1 : 2080 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_4_reg_1276_pp0_iter3_reg_reg_10 : 0 0 : 2017 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_4_reg_1276_pp0_iter3_reg_reg_10 : 0 1 : 2080 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_6_reg_1286_pp0_iter3_reg_reg_f : 0 0 : 2017 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_6_reg_1286_pp0_iter3_reg_reg_f : 0 1 : 2080 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_8_reg_1296_pp0_iter3_reg_reg_e : 0 0 : 2017 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_8_reg_1296_pp0_iter3_reg_reg_e : 0 1 : 2080 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_reg_1396_pp0_iter4_reg_reg_12 : 0 0 : 2017 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mul_ln39_reg_1396_pp0_iter4_reg_reg_12 : 0 1 : 2080 4097 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg_13 : 0 0 : 2017 4081 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U20/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg_13 : 0 1 : 2064 4081 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg_11 : 0 0 : 2017 4081 : Used 1 time 0
 Sort Area is  grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/mac_muladd_16s_16s_16ns_16_4_1_U21/filt_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg_11 : 0 1 : 2064 4081 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|filt        | (A''*B'')'           | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|filt        | (PCIN+(A''*B2)')'    | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B2)'            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')'   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B'')'           | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|filt        | (PCIN+(ACIN''*B2)')' | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B2)'            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')'   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B2)'            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')'   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B2)'            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')'   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B2)'            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')'   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B2)'            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')'   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B2)'            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')'   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B2)'            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')'   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B2)'            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')'   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B2)'            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')'   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B2)'            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')'   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B2)'            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')'   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B'')'           | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|filt        | (PCIN+(ACIN''*B2)')' | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')'   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (ACIN''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|filt        | (PCIN+(ACIN''*B2)')' | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:13 . Memory (MB): peak = 1683.320 ; gain = 682.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1683.320 ; gain = 682.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:20 . Memory (MB): peak = 1693.094 ; gain = 692.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:31 . Memory (MB): peak = 1705.254 ; gain = 704.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:31 . Memory (MB): peak = 1705.254 ; gain = 704.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:31 . Memory (MB): peak = 1705.254 ; gain = 704.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:31 . Memory (MB): peak = 1705.254 ; gain = 704.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:31 . Memory (MB): peak = 1705.281 ; gain = 704.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:31 . Memory (MB): peak = 1705.281 ; gain = 704.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|filt        | grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/ap_loop_exit_ready_pp0_iter6_reg_reg                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_reg[15] | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|filt        | grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/tmp_keep_reg_1203_pp0_iter6_reg_reg[1]                      | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|filt        | grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/tmp_strb_reg_1208_pp0_iter6_reg_reg[1]                      | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|filt        | grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/tmp_user_reg_1213_pp0_iter6_reg_reg[0]                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/tmp_last_reg_1218_pp0_iter6_reg_reg[0]                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/tmp_id_reg_1223_pp0_iter6_reg_reg[0]                        | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178/tmp_dest_reg_1228_pp0_iter6_reg_reg[0]                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|filt        | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B'')'         | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B'')'         | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 0      | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 30     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B'')'         | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (A''*B'')'         | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 0      | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 30     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 30     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 30     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 30     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 30     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 30     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 30     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 30     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 30     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 30     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 30     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filt        | (PCIN+(A''*B'')')' | 30     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    90|
|2     |DSP48E1  |    33|
|11    |LUT1     |    20|
|12    |LUT2     |   138|
|13    |LUT3     |   450|
|14    |LUT4     |   228|
|15    |LUT5     |   159|
|16    |LUT6     |   117|
|17    |RAMB18E1 |     1|
|18    |SRL16E   |    93|
|19    |FDRE     |  1868|
|20    |FDSE     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:31 . Memory (MB): peak = 1705.281 ; gain = 704.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 84 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:01:24 . Memory (MB): peak = 1705.281 ; gain = 611.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:32 . Memory (MB): peak = 1705.281 ; gain = 704.711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1717.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1722.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a9c8625d
INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:44 . Memory (MB): peak = 1722.977 ; gain = 1139.512
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1722.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_4_synth_1/FIR_Test_filt_0_4.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP FIR_Test_filt_0_4, cache-ID = a40e76cb129aad56
INFO: [Coretcl 2-1174] Renamed 69 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1722.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Test/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_4_synth_1/FIR_Test_filt_0_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_Test_filt_0_4_utilization_synth.rpt -pb FIR_Test_filt_0_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  1 18:50:53 2024...
