
2-1. BNO080.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ea0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  08008030  08008030  00009030  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084d4  080084d4  0000a1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080084d4  080084d4  000094d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084dc  080084dc  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084dc  080084dc  000094dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080084e0  080084e0  000094e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  080084e4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1d8  2**0
                  CONTENTS
 10 .bss          00000248  200001d8  200001d8  0000a1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000420  20000420  0000a1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a32d  00000000  00000000  0000a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026a6  00000000  00000000  00014535  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c58  00000000  00000000  00016be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000912  00000000  00000000  00017838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023770  00000000  00000000  0001814a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d43a  00000000  00000000  0003b8ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9d3f  00000000  00000000  00048cf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00112a33  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004398  00000000  00000000  00112a78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007c  00000000  00000000  00116e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008018 	.word	0x08008018

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08008018 	.word	0x08008018

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	601a      	str	r2, [r3, #0]
}
 8000ee8:	bf00      	nop
 8000eea:	370c      	adds	r7, #12
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	f023 0210 	bic.w	r2, r3, #16
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	431a      	orrs	r2, r3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	605a      	str	r2, [r3, #4]
}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr

08000f1a <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(const SPI_TypeDef *SPIx)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	b083      	sub	sp, #12
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	f003 0301 	and.w	r3, r3, #1
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d101      	bne.n	8000f32 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e000      	b.n	8000f34 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000f32:	2300      	movs	r3, #0
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(const SPI_TypeDef *SPIx)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	f003 0302 	and.w	r3, r3, #2
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d101      	bne.n	8000f58 <LL_SPI_IsActiveFlag_TXE+0x18>
 8000f54:	2301      	movs	r3, #1
 8000f56:	e000      	b.n	8000f5a <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000f58:	2300      	movs	r3, #0
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr

08000f66 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000f66:	b480      	push	{r7}
 8000f68:	b083      	sub	sp, #12
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	330c      	adds	r3, #12
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	b2db      	uxtb	r3, r3
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr

08000f82 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000f82:	b480      	push	{r7}
 8000f84:	b085      	sub	sp, #20
 8000f86:	af00      	add	r7, sp, #0
 8000f88:	6078      	str	r0, [r7, #4]
 8000f8a:	460b      	mov	r3, r1
 8000f8c:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	330c      	adds	r3, #12
 8000f92:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	78fa      	ldrb	r2, [r7, #3]
 8000f98:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8000f9a:	bf00      	nop
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	b083      	sub	sp, #12
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
 8000fae:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	691a      	ldr	r2, [r3, #16]
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	683a      	ldr	r2, [r7, #0]
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	bf0c      	ite	eq
 8000fbe:	2301      	moveq	r3, #1
 8000fc0:	2300      	movne	r3, #0
 8000fc2:	b2db      	uxtb	r3, r3
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	683a      	ldr	r2, [r7, #0]
 8000fde:	619a      	str	r2, [r3, #24]
}
 8000fe0:	bf00      	nop
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	041a      	lsls	r2, r3, #16
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	619a      	str	r2, [r3, #24]
}
 8000ffe:	bf00      	nop
 8001000:	370c      	adds	r7, #12
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
	...

0800100c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800100c:	b480      	push	{r7}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001014:	4b08      	ldr	r3, [pc, #32]	@ (8001038 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001016:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001018:	4907      	ldr	r1, [pc, #28]	@ (8001038 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4313      	orrs	r3, r2
 800101e:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001020:	4b05      	ldr	r3, [pc, #20]	@ (8001038 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001022:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4013      	ands	r3, r2
 8001028:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800102a:	68fb      	ldr	r3, [r7, #12]
}
 800102c:	bf00      	nop
 800102e:	3714      	adds	r7, #20
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr
 8001038:	40023800 	.word	0x40023800

0800103c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001044:	4b08      	ldr	r3, [pc, #32]	@ (8001068 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001046:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001048:	4907      	ldr	r1, [pc, #28]	@ (8001068 <LL_APB1_GRP1_EnableClock+0x2c>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4313      	orrs	r3, r2
 800104e:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001050:	4b05      	ldr	r3, [pc, #20]	@ (8001068 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001052:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	4013      	ands	r3, r2
 8001058:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800105a:	68fb      	ldr	r3, [r7, #12]
}
 800105c:	bf00      	nop
 800105e:	3714      	adds	r7, #20
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	40023800 	.word	0x40023800

0800106c <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b090      	sub	sp, #64	@ 0x40
 8001070:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001072:	f107 0318 	add.w	r3, r7, #24
 8001076:	2228      	movs	r2, #40	@ 0x28
 8001078:	2100      	movs	r1, #0
 800107a:	4618      	mov	r0, r3
 800107c:	f004 fae8 	bl	8005650 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001080:	463b      	mov	r3, r7
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	605a      	str	r2, [r3, #4]
 8001088:	609a      	str	r2, [r3, #8]
 800108a:	60da      	str	r2, [r3, #12]
 800108c:	611a      	str	r2, [r3, #16]
 800108e:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001090:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001094:	f7ff ffd2 	bl	800103c <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001098:	2002      	movs	r0, #2
 800109a:	f7ff ffb7 	bl	800100c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800109e:	2004      	movs	r0, #4
 80010a0:	f7ff ffb4 	bl	800100c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ffb1 	bl	800100c <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 80010aa:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80010ae:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80010b0:	2302      	movs	r3, #2
 80010b2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80010b4:	2303      	movs	r3, #3
 80010b6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80010b8:	2300      	movs	r3, #0
 80010ba:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010bc:	2300      	movs	r3, #0
 80010be:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80010c0:	2305      	movs	r3, #5
 80010c2:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c4:	463b      	mov	r3, r7
 80010c6:	4619      	mov	r1, r3
 80010c8:	4841      	ldr	r0, [pc, #260]	@ (80011d0 <BNO080_GPIO_SPI_Initialization+0x164>)
 80010ca:	f002 fc56 	bl	800397a <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80010ce:	2300      	movs	r3, #0
 80010d0:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80010d2:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80010d6:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80010d8:	2300      	movs	r3, #0
 80010da:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80010dc:	2302      	movs	r3, #2
 80010de:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80010e0:	2301      	movs	r3, #1
 80010e2:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80010e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80010ea:	2318      	movs	r3, #24
 80010ec:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80010ee:	2300      	movs	r3, #0
 80010f0:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80010f2:	2300      	movs	r3, #0
 80010f4:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 80010f6:	230a      	movs	r3, #10
 80010f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 80010fa:	f107 0318 	add.w	r3, r7, #24
 80010fe:	4619      	mov	r1, r3
 8001100:	4834      	ldr	r0, [pc, #208]	@ (80011d4 <BNO080_GPIO_SPI_Initialization+0x168>)
 8001102:	f002 fe18 	bl	8003d36 <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8001106:	2100      	movs	r1, #0
 8001108:	4832      	ldr	r0, [pc, #200]	@ (80011d4 <BNO080_GPIO_SPI_Initialization+0x168>)
 800110a:	f7ff fef3 	bl	8000ef4 <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 800110e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001112:	4831      	ldr	r0, [pc, #196]	@ (80011d8 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001114:	f7ff ff6a 	bl	8000fec <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 8001118:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800111c:	482c      	ldr	r0, [pc, #176]	@ (80011d0 <BNO080_GPIO_SPI_Initialization+0x164>)
 800111e:	f7ff ff65 	bl	8000fec <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 8001122:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001126:	482d      	ldr	r0, [pc, #180]	@ (80011dc <BNO080_GPIO_SPI_Initialization+0x170>)
 8001128:	f7ff ff60 	bl	8000fec <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 800112c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001130:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001132:	2301      	movs	r3, #1
 8001134:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001136:	2303      	movs	r3, #3
 8001138:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800113a:	2300      	movs	r3, #0
 800113c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800113e:	2300      	movs	r3, #0
 8001140:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 8001142:	463b      	mov	r3, r7
 8001144:	4619      	mov	r1, r3
 8001146:	4822      	ldr	r0, [pc, #136]	@ (80011d0 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001148:	f002 fc17 	bl	800397a <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 800114c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001150:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001152:	2301      	movs	r3, #1
 8001154:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001156:	2303      	movs	r3, #3
 8001158:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800115e:	2300      	movs	r3, #0
 8001160:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 8001162:	463b      	mov	r3, r7
 8001164:	4619      	mov	r1, r3
 8001166:	481c      	ldr	r0, [pc, #112]	@ (80011d8 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001168:	f002 fc07 	bl	800397a <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 800116c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001170:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001172:	2301      	movs	r3, #1
 8001174:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001176:	2303      	movs	r3, #3
 8001178:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 8001182:	463b      	mov	r3, r7
 8001184:	4619      	mov	r1, r3
 8001186:	4815      	ldr	r0, [pc, #84]	@ (80011dc <BNO080_GPIO_SPI_Initialization+0x170>)
 8001188:	f002 fbf7 	bl	800397a <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 800118c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001190:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001192:	2300      	movs	r3, #0
 8001194:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001196:	2301      	movs	r3, #1
 8001198:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 800119a:	463b      	mov	r3, r7
 800119c:	4619      	mov	r1, r3
 800119e:	480e      	ldr	r0, [pc, #56]	@ (80011d8 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80011a0:	f002 fbeb 	bl	800397a <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 80011a4:	480b      	ldr	r0, [pc, #44]	@ (80011d4 <BNO080_GPIO_SPI_Initialization+0x168>)
 80011a6:	f7ff fe95 	bl	8000ed4 <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 80011aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011ae:	4808      	ldr	r0, [pc, #32]	@ (80011d0 <BNO080_GPIO_SPI_Initialization+0x164>)
 80011b0:	f7ff ff0e 	bl	8000fd0 <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 80011b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011b8:	4808      	ldr	r0, [pc, #32]	@ (80011dc <BNO080_GPIO_SPI_Initialization+0x170>)
 80011ba:	f7ff ff09 	bl	8000fd0 <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 80011be:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011c2:	4805      	ldr	r0, [pc, #20]	@ (80011d8 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80011c4:	f7ff ff04 	bl	8000fd0 <LL_GPIO_SetOutputPin>
}
 80011c8:	bf00      	nop
 80011ca:	3740      	adds	r7, #64	@ 0x40
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40020400 	.word	0x40020400
 80011d4:	40003800 	.word	0x40003800
 80011d8:	40020800 	.word	0x40020800
 80011dc:	40020000 	.word	0x40020000

080011e0 <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 80011e6:	f7ff ff41 	bl	800106c <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 80011ea:	482e      	ldr	r0, [pc, #184]	@ (80012a4 <BNO080_Initialization+0xc4>)
 80011ec:	f004 f8e8 	bl	80053c0 <iprintf>
	
	//SW NSS
	CHIP_DESELECT(BNO080);
 80011f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011f4:	482c      	ldr	r0, [pc, #176]	@ (80012a8 <BNO080_Initialization+0xc8>)
 80011f6:	f7ff feeb 	bl	8000fd0 <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 80011fa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011fe:	482b      	ldr	r0, [pc, #172]	@ (80012ac <BNO080_Initialization+0xcc>)
 8001200:	f7ff fee6 	bl	8000fd0 <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 8001204:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001208:	4829      	ldr	r0, [pc, #164]	@ (80012b0 <BNO080_Initialization+0xd0>)
 800120a:	f7ff feef 	bl	8000fec <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 800120e:	20c8      	movs	r0, #200	@ 0xc8
 8001210:	f001 fcfa 	bl	8002c08 <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 8001214:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001218:	4825      	ldr	r0, [pc, #148]	@ (80012b0 <BNO080_Initialization+0xd0>)
 800121a:	f7ff fed9 	bl	8000fd0 <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 800121e:	f000 fb2b 	bl	8001878 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 8001222:	f000 fb29 	bl	8001878 <BNO080_waitForSPI>
	BNO080_receivePacket();
 8001226:	f000 fb4b 	bl	80018c0 <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 800122a:	f000 fb25 	bl	8001878 <BNO080_waitForSPI>
	BNO080_receivePacket();
 800122e:	f000 fb47 	bl	80018c0 <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 8001232:	4b20      	ldr	r3, [pc, #128]	@ (80012b4 <BNO080_Initialization+0xd4>)
 8001234:	22f9      	movs	r2, #249	@ 0xf9
 8001236:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 8001238:	4b1e      	ldr	r3, [pc, #120]	@ (80012b4 <BNO080_Initialization+0xd4>)
 800123a:	2200      	movs	r2, #0
 800123c:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 800123e:	2102      	movs	r1, #2
 8001240:	2002      	movs	r0, #2
 8001242:	f000 fbaf 	bl	80019a4 <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 8001246:	f000 fb17 	bl	8001878 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 800124a:	f000 fb39 	bl	80018c0 <BNO080_receivePacket>
 800124e:	4603      	mov	r3, r0
 8001250:	2b01      	cmp	r3, #1
 8001252:	d11b      	bne.n	800128c <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 8001254:	4b18      	ldr	r3, [pc, #96]	@ (80012b8 <BNO080_Initialization+0xd8>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	4619      	mov	r1, r3
 800125a:	4b17      	ldr	r3, [pc, #92]	@ (80012b8 <BNO080_Initialization+0xd8>)
 800125c:	785b      	ldrb	r3, [r3, #1]
 800125e:	461a      	mov	r2, r3
 8001260:	4b15      	ldr	r3, [pc, #84]	@ (80012b8 <BNO080_Initialization+0xd8>)
 8001262:	789b      	ldrb	r3, [r3, #2]
 8001264:	4618      	mov	r0, r3
 8001266:	4b14      	ldr	r3, [pc, #80]	@ (80012b8 <BNO080_Initialization+0xd8>)
 8001268:	78db      	ldrb	r3, [r3, #3]
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	4603      	mov	r3, r0
 800126e:	4813      	ldr	r0, [pc, #76]	@ (80012bc <BNO080_Initialization+0xdc>)
 8001270:	f004 f8a6 	bl	80053c0 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 8001274:	4b0f      	ldr	r3, [pc, #60]	@ (80012b4 <BNO080_Initialization+0xd4>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2bf8      	cmp	r3, #248	@ 0xf8
 800127a:	d107      	bne.n	800128c <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 800127c:	4b0d      	ldr	r3, [pc, #52]	@ (80012b4 <BNO080_Initialization+0xd4>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	4619      	mov	r1, r3
 8001282:	480f      	ldr	r0, [pc, #60]	@ (80012c0 <BNO080_Initialization+0xe0>)
 8001284:	f004 f89c 	bl	80053c0 <iprintf>
			return (0);
 8001288:	2300      	movs	r3, #0
 800128a:	e007      	b.n	800129c <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 800128c:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <BNO080_Initialization+0xd4>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	22f8      	movs	r2, #248	@ 0xf8
 8001292:	4619      	mov	r1, r3
 8001294:	480b      	ldr	r0, [pc, #44]	@ (80012c4 <BNO080_Initialization+0xe4>)
 8001296:	f004 f893 	bl	80053c0 <iprintf>
	return (1); //Something went wrong
 800129a:	2301      	movs	r3, #1
}
 800129c:	4618      	mov	r0, r3
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	08008030 	.word	0x08008030
 80012a8:	40020400 	.word	0x40020400
 80012ac:	40020000 	.word	0x40020000
 80012b0:	40020800 	.word	0x40020800
 80012b4:	200001f8 	.word	0x200001f8
 80012b8:	200001f4 	.word	0x200001f4
 80012bc:	08008044 	.word	0x08008044
 80012c0:	0800805c 	.word	0x0800805c
 80012c4:	0800807c 	.word	0x0800807c

080012c8 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 80012d2:	bf00      	nop
 80012d4:	480c      	ldr	r0, [pc, #48]	@ (8001308 <SPI2_SendByte+0x40>)
 80012d6:	f7ff fe33 	bl	8000f40 <LL_SPI_IsActiveFlag_TXE>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d0f9      	beq.n	80012d4 <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 80012e0:	79fb      	ldrb	r3, [r7, #7]
 80012e2:	4619      	mov	r1, r3
 80012e4:	4808      	ldr	r0, [pc, #32]	@ (8001308 <SPI2_SendByte+0x40>)
 80012e6:	f7ff fe4c 	bl	8000f82 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 80012ea:	bf00      	nop
 80012ec:	4806      	ldr	r0, [pc, #24]	@ (8001308 <SPI2_SendByte+0x40>)
 80012ee:	f7ff fe14 	bl	8000f1a <LL_SPI_IsActiveFlag_RXNE>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d0f9      	beq.n	80012ec <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 80012f8:	4803      	ldr	r0, [pc, #12]	@ (8001308 <SPI2_SendByte+0x40>)
 80012fa:	f7ff fe34 	bl	8000f66 <LL_SPI_ReceiveData8>
 80012fe:	4603      	mov	r3, r0
}
 8001300:	4618      	mov	r0, r3
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40003800 	.word	0x40003800

0800130c <BNO080_dataAvailable>:
//////////////////////////////////////////////////////////////////////////

//Updates the latest variables if possible
//Returns false if new readings are not available
int BNO080_dataAvailable(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
	//If we have an interrupt pin connection available, check if data is available.
	//If int pin is NULL, then we'll rely on BNO080_receivePacket() to timeout
	//See issue 13: https://github.com/sparkfun/SparkFun_BNO080_Arduino_Library/issues/13
	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 8001310:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001314:	4811      	ldr	r0, [pc, #68]	@ (800135c <BNO080_dataAvailable+0x50>)
 8001316:	f7ff fe46 	bl	8000fa6 <LL_GPIO_IsInputPinSet>
 800131a:	4603      	mov	r3, r0
 800131c:	2b01      	cmp	r3, #1
 800131e:	d101      	bne.n	8001324 <BNO080_dataAvailable+0x18>
		return (0);
 8001320:	2300      	movs	r3, #0
 8001322:	e019      	b.n	8001358 <BNO080_dataAvailable+0x4c>

	if (BNO080_receivePacket() == 1)
 8001324:	f000 facc 	bl	80018c0 <BNO080_receivePacket>
 8001328:	4603      	mov	r3, r0
 800132a:	2b01      	cmp	r3, #1
 800132c:	d113      	bne.n	8001356 <BNO080_dataAvailable+0x4a>
	{
		//Check to see if this packet is a sensor reporting its data to us
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 800132e:	4b0c      	ldr	r3, [pc, #48]	@ (8001360 <BNO080_dataAvailable+0x54>)
 8001330:	789b      	ldrb	r3, [r3, #2]
 8001332:	2b03      	cmp	r3, #3
 8001334:	d107      	bne.n	8001346 <BNO080_dataAvailable+0x3a>
 8001336:	4b0b      	ldr	r3, [pc, #44]	@ (8001364 <BNO080_dataAvailable+0x58>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	2bfb      	cmp	r3, #251	@ 0xfb
 800133c:	d103      	bne.n	8001346 <BNO080_dataAvailable+0x3a>
		{
			BNO080_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 800133e:	f000 f82f 	bl	80013a0 <BNO080_parseInputReport>
			return (1);
 8001342:	2301      	movs	r3, #1
 8001344:	e008      	b.n	8001358 <BNO080_dataAvailable+0x4c>
		}
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 8001346:	4b06      	ldr	r3, [pc, #24]	@ (8001360 <BNO080_dataAvailable+0x54>)
 8001348:	789b      	ldrb	r3, [r3, #2]
 800134a:	2b02      	cmp	r3, #2
 800134c:	d103      	bne.n	8001356 <BNO080_dataAvailable+0x4a>
		{
			BNO080_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 800134e:	f000 f80b 	bl	8001368 <BNO080_parseCommandReport>
			return (1);
 8001352:	2301      	movs	r3, #1
 8001354:	e000      	b.n	8001358 <BNO080_dataAvailable+0x4c>
		}
	}
	return (0);
 8001356:	2300      	movs	r3, #0
}
 8001358:	4618      	mov	r0, r3
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40020800 	.word	0x40020800
 8001360:	200001f4 	.word	0x200001f4
 8001364:	200001f8 	.word	0x200001f8

08001368 <BNO080_parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void BNO080_parseCommandReport(void)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 800136e:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <BNO080_parseCommandReport+0x30>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	2bf1      	cmp	r3, #241	@ 0xf1
 8001374:	d109      	bne.n	800138a <BNO080_parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 8001376:	4b08      	ldr	r3, [pc, #32]	@ (8001398 <BNO080_parseCommandReport+0x30>)
 8001378:	789b      	ldrb	r3, [r3, #2]
 800137a:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	2b07      	cmp	r3, #7
 8001380:	d103      	bne.n	800138a <BNO080_parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 8001382:	4b05      	ldr	r3, [pc, #20]	@ (8001398 <BNO080_parseCommandReport+0x30>)
 8001384:	795a      	ldrb	r2, [r3, #5]
 8001386:	4b05      	ldr	r3, [pc, #20]	@ (800139c <BNO080_parseCommandReport+0x34>)
 8001388:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 800138a:	bf00      	nop
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	200001f8 	.word	0x200001f8
 800139c:	200002b8 	.word	0x200002b8

080013a0 <BNO080_parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void BNO080_parseInputReport(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b087      	sub	sp, #28
 80013a4:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 80013a6:	4b9b      	ldr	r3, [pc, #620]	@ (8001614 <BNO080_parseInputReport+0x274>)
 80013a8:	785b      	ldrb	r3, [r3, #1]
 80013aa:	b21b      	sxth	r3, r3
 80013ac:	021b      	lsls	r3, r3, #8
 80013ae:	b21a      	sxth	r2, r3
 80013b0:	4b98      	ldr	r3, [pc, #608]	@ (8001614 <BNO080_parseInputReport+0x274>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	b21b      	sxth	r3, r3
 80013b6:	4313      	orrs	r3, r2
 80013b8:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 80013ba:	8a3b      	ldrh	r3, [r7, #16]
 80013bc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80013c0:	823b      	strh	r3, [r7, #16]
	//Ignore it for now. TODO catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 80013c2:	8a3b      	ldrh	r3, [r7, #16]
 80013c4:	3b04      	subs	r3, #4
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 80013ca:	4b93      	ldr	r3, [pc, #588]	@ (8001618 <BNO080_parseInputReport+0x278>)
 80013cc:	791b      	ldrb	r3, [r3, #4]
 80013ce:	061a      	lsls	r2, r3, #24
 80013d0:	4b91      	ldr	r3, [pc, #580]	@ (8001618 <BNO080_parseInputReport+0x278>)
 80013d2:	78db      	ldrb	r3, [r3, #3]
 80013d4:	041b      	lsls	r3, r3, #16
 80013d6:	431a      	orrs	r2, r3
 80013d8:	4b8f      	ldr	r3, [pc, #572]	@ (8001618 <BNO080_parseInputReport+0x278>)
 80013da:	789b      	ldrb	r3, [r3, #2]
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	4313      	orrs	r3, r2
 80013e0:	4a8d      	ldr	r2, [pc, #564]	@ (8001618 <BNO080_parseInputReport+0x278>)
 80013e2:	7852      	ldrb	r2, [r2, #1]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	4a8d      	ldr	r2, [pc, #564]	@ (800161c <BNO080_parseInputReport+0x27c>)
 80013e8:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 80013ea:	4b8b      	ldr	r3, [pc, #556]	@ (8001618 <BNO080_parseInputReport+0x278>)
 80013ec:	79db      	ldrb	r3, [r3, #7]
 80013ee:	f003 0303 	and.w	r3, r3, #3
 80013f2:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 80013f4:	4b88      	ldr	r3, [pc, #544]	@ (8001618 <BNO080_parseInputReport+0x278>)
 80013f6:	7a9b      	ldrb	r3, [r3, #10]
 80013f8:	b21b      	sxth	r3, r3
 80013fa:	021b      	lsls	r3, r3, #8
 80013fc:	b21a      	sxth	r2, r3
 80013fe:	4b86      	ldr	r3, [pc, #536]	@ (8001618 <BNO080_parseInputReport+0x278>)
 8001400:	7a5b      	ldrb	r3, [r3, #9]
 8001402:	b21b      	sxth	r3, r3
 8001404:	4313      	orrs	r3, r2
 8001406:	b21b      	sxth	r3, r3
 8001408:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 800140a:	4b83      	ldr	r3, [pc, #524]	@ (8001618 <BNO080_parseInputReport+0x278>)
 800140c:	7b1b      	ldrb	r3, [r3, #12]
 800140e:	b21b      	sxth	r3, r3
 8001410:	021b      	lsls	r3, r3, #8
 8001412:	b21a      	sxth	r2, r3
 8001414:	4b80      	ldr	r3, [pc, #512]	@ (8001618 <BNO080_parseInputReport+0x278>)
 8001416:	7adb      	ldrb	r3, [r3, #11]
 8001418:	b21b      	sxth	r3, r3
 800141a:	4313      	orrs	r3, r2
 800141c:	b21b      	sxth	r3, r3
 800141e:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 8001420:	4b7d      	ldr	r3, [pc, #500]	@ (8001618 <BNO080_parseInputReport+0x278>)
 8001422:	7b9b      	ldrb	r3, [r3, #14]
 8001424:	b21b      	sxth	r3, r3
 8001426:	021b      	lsls	r3, r3, #8
 8001428:	b21a      	sxth	r2, r3
 800142a:	4b7b      	ldr	r3, [pc, #492]	@ (8001618 <BNO080_parseInputReport+0x278>)
 800142c:	7b5b      	ldrb	r3, [r3, #13]
 800142e:	b21b      	sxth	r3, r3
 8001430:	4313      	orrs	r3, r2
 8001432:	b21b      	sxth	r3, r3
 8001434:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 8001436:	2300      	movs	r3, #0
 8001438:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 800143a:	2300      	movs	r3, #0
 800143c:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 800143e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001442:	2b0e      	cmp	r3, #14
 8001444:	dd0a      	ble.n	800145c <BNO080_parseInputReport+0xbc>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 8001446:	4b74      	ldr	r3, [pc, #464]	@ (8001618 <BNO080_parseInputReport+0x278>)
 8001448:	7c1b      	ldrb	r3, [r3, #16]
 800144a:	b21b      	sxth	r3, r3
 800144c:	021b      	lsls	r3, r3, #8
 800144e:	b21a      	sxth	r2, r3
 8001450:	4b71      	ldr	r3, [pc, #452]	@ (8001618 <BNO080_parseInputReport+0x278>)
 8001452:	7bdb      	ldrb	r3, [r3, #15]
 8001454:	b21b      	sxth	r3, r3
 8001456:	4313      	orrs	r3, r2
 8001458:	b21b      	sxth	r3, r3
 800145a:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 800145c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001460:	2b10      	cmp	r3, #16
 8001462:	dd0a      	ble.n	800147a <BNO080_parseInputReport+0xda>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 8001464:	4b6c      	ldr	r3, [pc, #432]	@ (8001618 <BNO080_parseInputReport+0x278>)
 8001466:	7c9b      	ldrb	r3, [r3, #18]
 8001468:	b21b      	sxth	r3, r3
 800146a:	021b      	lsls	r3, r3, #8
 800146c:	b21a      	sxth	r2, r3
 800146e:	4b6a      	ldr	r3, [pc, #424]	@ (8001618 <BNO080_parseInputReport+0x278>)
 8001470:	7c5b      	ldrb	r3, [r3, #17]
 8001472:	b21b      	sxth	r3, r3
 8001474:	4313      	orrs	r3, r2
 8001476:	b21b      	sxth	r3, r3
 8001478:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 800147a:	4b67      	ldr	r3, [pc, #412]	@ (8001618 <BNO080_parseInputReport+0x278>)
 800147c:	795b      	ldrb	r3, [r3, #5]
 800147e:	2b1e      	cmp	r3, #30
 8001480:	dc46      	bgt.n	8001510 <BNO080_parseInputReport+0x170>
 8001482:	2b00      	cmp	r3, #0
 8001484:	f340 80bf 	ble.w	8001606 <BNO080_parseInputReport+0x266>
 8001488:	3b01      	subs	r3, #1
 800148a:	2b1d      	cmp	r3, #29
 800148c:	f200 80bb 	bhi.w	8001606 <BNO080_parseInputReport+0x266>
 8001490:	a201      	add	r2, pc, #4	@ (adr r2, 8001498 <BNO080_parseInputReport+0xf8>)
 8001492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001496:	bf00      	nop
 8001498:	08001517 	.word	0x08001517
 800149c:	0800154f 	.word	0x0800154f
 80014a0:	0800156b 	.word	0x0800156b
 80014a4:	08001533 	.word	0x08001533
 80014a8:	08001587 	.word	0x08001587
 80014ac:	08001607 	.word	0x08001607
 80014b0:	08001607 	.word	0x08001607
 80014b4:	08001587 	.word	0x08001587
 80014b8:	08001607 	.word	0x08001607
 80014bc:	08001607 	.word	0x08001607
 80014c0:	08001607 	.word	0x08001607
 80014c4:	08001607 	.word	0x08001607
 80014c8:	08001607 	.word	0x08001607
 80014cc:	08001607 	.word	0x08001607
 80014d0:	08001607 	.word	0x08001607
 80014d4:	08001607 	.word	0x08001607
 80014d8:	080015af 	.word	0x080015af
 80014dc:	08001607 	.word	0x08001607
 80014e0:	080015b7 	.word	0x080015b7
 80014e4:	08001607 	.word	0x08001607
 80014e8:	08001607 	.word	0x08001607
 80014ec:	08001607 	.word	0x08001607
 80014f0:	08001607 	.word	0x08001607
 80014f4:	08001607 	.word	0x08001607
 80014f8:	08001607 	.word	0x08001607
 80014fc:	08001607 	.word	0x08001607
 8001500:	08001607 	.word	0x08001607
 8001504:	08001607 	.word	0x08001607
 8001508:	08001607 	.word	0x08001607
 800150c:	080015c1 	.word	0x080015c1
 8001510:	2bf1      	cmp	r3, #241	@ 0xf1
 8001512:	d06d      	beq.n	80015f0 <BNO080_parseInputReport+0x250>
			//See reference manual to add additional feature reports as needed
		}
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 8001514:	e077      	b.n	8001606 <BNO080_parseInputReport+0x266>
			accelAccuracy = status;
 8001516:	7bfb      	ldrb	r3, [r7, #15]
 8001518:	b29a      	uxth	r2, r3
 800151a:	4b41      	ldr	r3, [pc, #260]	@ (8001620 <BNO080_parseInputReport+0x280>)
 800151c:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 800151e:	4a41      	ldr	r2, [pc, #260]	@ (8001624 <BNO080_parseInputReport+0x284>)
 8001520:	89bb      	ldrh	r3, [r7, #12]
 8001522:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 8001524:	4a40      	ldr	r2, [pc, #256]	@ (8001628 <BNO080_parseInputReport+0x288>)
 8001526:	897b      	ldrh	r3, [r7, #10]
 8001528:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 800152a:	4a40      	ldr	r2, [pc, #256]	@ (800162c <BNO080_parseInputReport+0x28c>)
 800152c:	893b      	ldrh	r3, [r7, #8]
 800152e:	8013      	strh	r3, [r2, #0]
			break;
 8001530:	e069      	b.n	8001606 <BNO080_parseInputReport+0x266>
			accelLinAccuracy = status;
 8001532:	7bfb      	ldrb	r3, [r7, #15]
 8001534:	b29a      	uxth	r2, r3
 8001536:	4b3e      	ldr	r3, [pc, #248]	@ (8001630 <BNO080_parseInputReport+0x290>)
 8001538:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 800153a:	4a3e      	ldr	r2, [pc, #248]	@ (8001634 <BNO080_parseInputReport+0x294>)
 800153c:	89bb      	ldrh	r3, [r7, #12]
 800153e:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 8001540:	4a3d      	ldr	r2, [pc, #244]	@ (8001638 <BNO080_parseInputReport+0x298>)
 8001542:	897b      	ldrh	r3, [r7, #10]
 8001544:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 8001546:	4a3d      	ldr	r2, [pc, #244]	@ (800163c <BNO080_parseInputReport+0x29c>)
 8001548:	893b      	ldrh	r3, [r7, #8]
 800154a:	8013      	strh	r3, [r2, #0]
			break;
 800154c:	e05b      	b.n	8001606 <BNO080_parseInputReport+0x266>
			gyroAccuracy = status;
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	b29a      	uxth	r2, r3
 8001552:	4b3b      	ldr	r3, [pc, #236]	@ (8001640 <BNO080_parseInputReport+0x2a0>)
 8001554:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 8001556:	4a3b      	ldr	r2, [pc, #236]	@ (8001644 <BNO080_parseInputReport+0x2a4>)
 8001558:	89bb      	ldrh	r3, [r7, #12]
 800155a:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 800155c:	4a3a      	ldr	r2, [pc, #232]	@ (8001648 <BNO080_parseInputReport+0x2a8>)
 800155e:	897b      	ldrh	r3, [r7, #10]
 8001560:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 8001562:	4a3a      	ldr	r2, [pc, #232]	@ (800164c <BNO080_parseInputReport+0x2ac>)
 8001564:	893b      	ldrh	r3, [r7, #8]
 8001566:	8013      	strh	r3, [r2, #0]
			break;
 8001568:	e04d      	b.n	8001606 <BNO080_parseInputReport+0x266>
			magAccuracy = status;
 800156a:	7bfb      	ldrb	r3, [r7, #15]
 800156c:	b29a      	uxth	r2, r3
 800156e:	4b38      	ldr	r3, [pc, #224]	@ (8001650 <BNO080_parseInputReport+0x2b0>)
 8001570:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 8001572:	4a38      	ldr	r2, [pc, #224]	@ (8001654 <BNO080_parseInputReport+0x2b4>)
 8001574:	89bb      	ldrh	r3, [r7, #12]
 8001576:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 8001578:	4a37      	ldr	r2, [pc, #220]	@ (8001658 <BNO080_parseInputReport+0x2b8>)
 800157a:	897b      	ldrh	r3, [r7, #10]
 800157c:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 800157e:	4a37      	ldr	r2, [pc, #220]	@ (800165c <BNO080_parseInputReport+0x2bc>)
 8001580:	893b      	ldrh	r3, [r7, #8]
 8001582:	8013      	strh	r3, [r2, #0]
			break;
 8001584:	e03f      	b.n	8001606 <BNO080_parseInputReport+0x266>
			quatAccuracy = status;
 8001586:	7bfb      	ldrb	r3, [r7, #15]
 8001588:	b29a      	uxth	r2, r3
 800158a:	4b35      	ldr	r3, [pc, #212]	@ (8001660 <BNO080_parseInputReport+0x2c0>)
 800158c:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 800158e:	4a35      	ldr	r2, [pc, #212]	@ (8001664 <BNO080_parseInputReport+0x2c4>)
 8001590:	89bb      	ldrh	r3, [r7, #12]
 8001592:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 8001594:	4a34      	ldr	r2, [pc, #208]	@ (8001668 <BNO080_parseInputReport+0x2c8>)
 8001596:	897b      	ldrh	r3, [r7, #10]
 8001598:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 800159a:	4a34      	ldr	r2, [pc, #208]	@ (800166c <BNO080_parseInputReport+0x2cc>)
 800159c:	893b      	ldrh	r3, [r7, #8]
 800159e:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 80015a0:	4a33      	ldr	r2, [pc, #204]	@ (8001670 <BNO080_parseInputReport+0x2d0>)
 80015a2:	8afb      	ldrh	r3, [r7, #22]
 80015a4:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 80015a6:	4a33      	ldr	r2, [pc, #204]	@ (8001674 <BNO080_parseInputReport+0x2d4>)
 80015a8:	8abb      	ldrh	r3, [r7, #20]
 80015aa:	8013      	strh	r3, [r2, #0]
			break;
 80015ac:	e02b      	b.n	8001606 <BNO080_parseInputReport+0x266>
			stepCount = data3; //Bytes 8/9
 80015ae:	4a32      	ldr	r2, [pc, #200]	@ (8001678 <BNO080_parseInputReport+0x2d8>)
 80015b0:	893b      	ldrh	r3, [r7, #8]
 80015b2:	8013      	strh	r3, [r2, #0]
			break;
 80015b4:	e027      	b.n	8001606 <BNO080_parseInputReport+0x266>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 80015b6:	4b18      	ldr	r3, [pc, #96]	@ (8001618 <BNO080_parseInputReport+0x278>)
 80015b8:	7a5a      	ldrb	r2, [r3, #9]
 80015ba:	4b30      	ldr	r3, [pc, #192]	@ (800167c <BNO080_parseInputReport+0x2dc>)
 80015bc:	701a      	strb	r2, [r3, #0]
			break;
 80015be:	e022      	b.n	8001606 <BNO080_parseInputReport+0x266>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 80015c0:	4b15      	ldr	r3, [pc, #84]	@ (8001618 <BNO080_parseInputReport+0x278>)
 80015c2:	7a9a      	ldrb	r2, [r3, #10]
 80015c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001680 <BNO080_parseInputReport+0x2e0>)
 80015c6:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80015c8:	2300      	movs	r3, #0
 80015ca:	74fb      	strb	r3, [r7, #19]
 80015cc:	e00c      	b.n	80015e8 <BNO080_parseInputReport+0x248>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 80015ce:	7cfb      	ldrb	r3, [r7, #19]
 80015d0:	f103 020b 	add.w	r2, r3, #11
 80015d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001684 <BNO080_parseInputReport+0x2e4>)
 80015d6:	6819      	ldr	r1, [r3, #0]
 80015d8:	7cfb      	ldrb	r3, [r7, #19]
 80015da:	440b      	add	r3, r1
 80015dc:	490e      	ldr	r1, [pc, #56]	@ (8001618 <BNO080_parseInputReport+0x278>)
 80015de:	5c8a      	ldrb	r2, [r1, r2]
 80015e0:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80015e2:	7cfb      	ldrb	r3, [r7, #19]
 80015e4:	3301      	adds	r3, #1
 80015e6:	74fb      	strb	r3, [r7, #19]
 80015e8:	7cfb      	ldrb	r3, [r7, #19]
 80015ea:	2b08      	cmp	r3, #8
 80015ec:	d9ef      	bls.n	80015ce <BNO080_parseInputReport+0x22e>
			break;
 80015ee:	e00a      	b.n	8001606 <BNO080_parseInputReport+0x266>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 80015f0:	4b09      	ldr	r3, [pc, #36]	@ (8001618 <BNO080_parseInputReport+0x278>)
 80015f2:	79db      	ldrb	r3, [r3, #7]
 80015f4:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 80015f6:	79fb      	ldrb	r3, [r7, #7]
 80015f8:	2b07      	cmp	r3, #7
 80015fa:	d103      	bne.n	8001604 <BNO080_parseInputReport+0x264>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 80015fc:	4b06      	ldr	r3, [pc, #24]	@ (8001618 <BNO080_parseInputReport+0x278>)
 80015fe:	7a9a      	ldrb	r2, [r3, #10]
 8001600:	4b21      	ldr	r3, [pc, #132]	@ (8001688 <BNO080_parseInputReport+0x2e8>)
 8001602:	701a      	strb	r2, [r3, #0]
			break;
 8001604:	bf00      	nop
}
 8001606:	bf00      	nop
 8001608:	371c      	adds	r7, #28
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	200001f4 	.word	0x200001f4
 8001618:	200001f8 	.word	0x200001f8
 800161c:	200002ac 	.word	0x200002ac
 8001620:	20000284 	.word	0x20000284
 8001624:	2000027e 	.word	0x2000027e
 8001628:	20000280 	.word	0x20000280
 800162c:	20000282 	.word	0x20000282
 8001630:	2000028c 	.word	0x2000028c
 8001634:	20000286 	.word	0x20000286
 8001638:	20000288 	.word	0x20000288
 800163c:	2000028a 	.word	0x2000028a
 8001640:	20000294 	.word	0x20000294
 8001644:	2000028e 	.word	0x2000028e
 8001648:	20000290 	.word	0x20000290
 800164c:	20000292 	.word	0x20000292
 8001650:	2000029c 	.word	0x2000029c
 8001654:	20000296 	.word	0x20000296
 8001658:	20000298 	.word	0x20000298
 800165c:	2000029a 	.word	0x2000029a
 8001660:	200002a8 	.word	0x200002a8
 8001664:	2000029e 	.word	0x2000029e
 8001668:	200002a0 	.word	0x200002a0
 800166c:	200002a2 	.word	0x200002a2
 8001670:	200002a4 	.word	0x200002a4
 8001674:	200002a6 	.word	0x200002a6
 8001678:	200002aa 	.word	0x200002aa
 800167c:	200002b0 	.word	0x200002b0
 8001680:	200002b1 	.word	0x200002b1
 8001684:	200002b4 	.word	0x200002b4
 8001688:	200002b8 	.word	0x200002b8

0800168c <BNO080_getQuatI>:

//Return the rotation vector quaternion I
float BNO080_getQuatI()
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatI, rotationVector_Q1);
 8001690:	4b07      	ldr	r3, [pc, #28]	@ (80016b0 <BNO080_getQuatI+0x24>)
 8001692:	881b      	ldrh	r3, [r3, #0]
 8001694:	b21b      	sxth	r3, r3
 8001696:	4a07      	ldr	r2, [pc, #28]	@ (80016b4 <BNO080_getQuatI+0x28>)
 8001698:	f9b2 2000 	ldrsh.w	r2, [r2]
 800169c:	b2d2      	uxtb	r2, r2
 800169e:	4611      	mov	r1, r2
 80016a0:	4618      	mov	r0, r3
 80016a2:	f000 f861 	bl	8001768 <BNO080_qToFloat>
 80016a6:	eef0 7a40 	vmov.f32	s15, s0
}
 80016aa:	eeb0 0a67 	vmov.f32	s0, s15
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	2000029e 	.word	0x2000029e
 80016b4:	20000000 	.word	0x20000000

080016b8 <BNO080_getQuatJ>:

//Return the rotation vector quaternion J
float BNO080_getQuatJ()
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatJ, rotationVector_Q1);
 80016bc:	4b07      	ldr	r3, [pc, #28]	@ (80016dc <BNO080_getQuatJ+0x24>)
 80016be:	881b      	ldrh	r3, [r3, #0]
 80016c0:	b21b      	sxth	r3, r3
 80016c2:	4a07      	ldr	r2, [pc, #28]	@ (80016e0 <BNO080_getQuatJ+0x28>)
 80016c4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80016c8:	b2d2      	uxtb	r2, r2
 80016ca:	4611      	mov	r1, r2
 80016cc:	4618      	mov	r0, r3
 80016ce:	f000 f84b 	bl	8001768 <BNO080_qToFloat>
 80016d2:	eef0 7a40 	vmov.f32	s15, s0
}
 80016d6:	eeb0 0a67 	vmov.f32	s0, s15
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	200002a0 	.word	0x200002a0
 80016e0:	20000000 	.word	0x20000000

080016e4 <BNO080_getQuatK>:

//Return the rotation vector quaternion K
float BNO080_getQuatK()
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatK, rotationVector_Q1);
 80016e8:	4b07      	ldr	r3, [pc, #28]	@ (8001708 <BNO080_getQuatK+0x24>)
 80016ea:	881b      	ldrh	r3, [r3, #0]
 80016ec:	b21b      	sxth	r3, r3
 80016ee:	4a07      	ldr	r2, [pc, #28]	@ (800170c <BNO080_getQuatK+0x28>)
 80016f0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	4611      	mov	r1, r2
 80016f8:	4618      	mov	r0, r3
 80016fa:	f000 f835 	bl	8001768 <BNO080_qToFloat>
 80016fe:	eef0 7a40 	vmov.f32	s15, s0
}
 8001702:	eeb0 0a67 	vmov.f32	s0, s15
 8001706:	bd80      	pop	{r7, pc}
 8001708:	200002a2 	.word	0x200002a2
 800170c:	20000000 	.word	0x20000000

08001710 <BNO080_getQuatReal>:

//Return the rotation vector quaternion Real
float BNO080_getQuatReal()
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatReal, rotationVector_Q1);
 8001714:	4b07      	ldr	r3, [pc, #28]	@ (8001734 <BNO080_getQuatReal+0x24>)
 8001716:	881b      	ldrh	r3, [r3, #0]
 8001718:	b21b      	sxth	r3, r3
 800171a:	4a07      	ldr	r2, [pc, #28]	@ (8001738 <BNO080_getQuatReal+0x28>)
 800171c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001720:	b2d2      	uxtb	r2, r2
 8001722:	4611      	mov	r1, r2
 8001724:	4618      	mov	r0, r3
 8001726:	f000 f81f 	bl	8001768 <BNO080_qToFloat>
 800172a:	eef0 7a40 	vmov.f32	s15, s0
}
 800172e:	eeb0 0a67 	vmov.f32	s0, s15
 8001732:	bd80      	pop	{r7, pc}
 8001734:	200002a4 	.word	0x200002a4
 8001738:	20000000 	.word	0x20000000

0800173c <BNO080_getQuatRadianAccuracy>:

//Return the rotation vector accuracy
float BNO080_getQuatRadianAccuracy()
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatRadianAccuracy, rotationVector_Q1);
 8001740:	4b07      	ldr	r3, [pc, #28]	@ (8001760 <BNO080_getQuatRadianAccuracy+0x24>)
 8001742:	881b      	ldrh	r3, [r3, #0]
 8001744:	b21b      	sxth	r3, r3
 8001746:	4a07      	ldr	r2, [pc, #28]	@ (8001764 <BNO080_getQuatRadianAccuracy+0x28>)
 8001748:	f9b2 2000 	ldrsh.w	r2, [r2]
 800174c:	b2d2      	uxtb	r2, r2
 800174e:	4611      	mov	r1, r2
 8001750:	4618      	mov	r0, r3
 8001752:	f000 f809 	bl	8001768 <BNO080_qToFloat>
 8001756:	eef0 7a40 	vmov.f32	s15, s0
}
 800175a:	eeb0 0a67 	vmov.f32	s0, s15
 800175e:	bd80      	pop	{r7, pc}
 8001760:	200002a6 	.word	0x200002a6
 8001764:	20000000 	.word	0x20000000

08001768 <BNO080_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float BNO080_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	ed2d 8b02 	vpush	{d8}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	460a      	mov	r2, r1
 8001776:	80fb      	strh	r3, [r7, #6]
 8001778:	4613      	mov	r3, r2
 800177a:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 800177c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001780:	ee07 3a90 	vmov	s15, r3
 8001784:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001788:	797b      	ldrb	r3, [r7, #5]
 800178a:	425b      	negs	r3, r3
 800178c:	ee07 3a90 	vmov	s15, r3
 8001790:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001794:	eef0 0a67 	vmov.f32	s1, s15
 8001798:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800179c:	f005 fe18 	bl	80073d0 <powf>
 80017a0:	eef0 7a40 	vmov.f32	s15, s0
 80017a4:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 80017a8:	eeb0 0a67 	vmov.f32	s0, s15
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	ecbd 8b02 	vpop	{d8}
 80017b4:	bd80      	pop	{r7, pc}

080017b6 <BNO080_enableRotationVector>:

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b082      	sub	sp, #8
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	4603      	mov	r3, r0
 80017be:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 80017c0:	88fb      	ldrh	r3, [r7, #6]
 80017c2:	2200      	movs	r2, #0
 80017c4:	4619      	mov	r1, r3
 80017c6:	2005      	movs	r0, #5
 80017c8:	f000 f804 	bl	80017d4 <BNO080_setFeatureCommand>
}
 80017cc:	bf00      	nop
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
 80017e0:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 80017e2:	4b24      	ldr	r3, [pc, #144]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 80017e4:	22fd      	movs	r2, #253	@ 0xfd
 80017e6:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 80017e8:	4a22      	ldr	r2, [pc, #136]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 80017ea:	7bfb      	ldrb	r3, [r7, #15]
 80017ec:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 80017ee:	4b21      	ldr	r3, [pc, #132]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 80017f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 80017fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	b2da      	uxtb	r2, r3
 8001804:	4b1b      	ldr	r3, [pc, #108]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 8001806:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	0a1b      	lsrs	r3, r3, #8
 800180c:	b2da      	uxtb	r2, r3
 800180e:	4b19      	ldr	r3, [pc, #100]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 8001810:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	0c1b      	lsrs	r3, r3, #16
 8001816:	b2da      	uxtb	r2, r3
 8001818:	4b16      	ldr	r3, [pc, #88]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 800181a:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	0e1b      	lsrs	r3, r3, #24
 8001820:	b2da      	uxtb	r2, r3
 8001822:	4b14      	ldr	r3, [pc, #80]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 8001824:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8001826:	4b13      	ldr	r3, [pc, #76]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 8001828:	2200      	movs	r2, #0
 800182a:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 800182c:	4b11      	ldr	r3, [pc, #68]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 800182e:	2200      	movs	r2, #0
 8001830:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 8001832:	4b10      	ldr	r3, [pc, #64]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 8001834:	2200      	movs	r2, #0
 8001836:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8001838:	4b0e      	ldr	r3, [pc, #56]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 800183a:	2200      	movs	r2, #0
 800183c:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	b2da      	uxtb	r2, r3
 8001842:	4b0c      	ldr	r3, [pc, #48]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 8001844:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	0a1b      	lsrs	r3, r3, #8
 800184a:	b2da      	uxtb	r2, r3
 800184c:	4b09      	ldr	r3, [pc, #36]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 800184e:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	0c1b      	lsrs	r3, r3, #16
 8001854:	b2da      	uxtb	r2, r3
 8001856:	4b07      	ldr	r3, [pc, #28]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 8001858:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	0e1b      	lsrs	r3, r3, #24
 800185e:	b2da      	uxtb	r2, r3
 8001860:	4b04      	ldr	r3, [pc, #16]	@ (8001874 <BNO080_setFeatureCommand+0xa0>)
 8001862:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8001864:	2111      	movs	r1, #17
 8001866:	2002      	movs	r0, #2
 8001868:	f000 f89c 	bl	80019a4 <BNO080_sendPacket>
}
 800186c:	bf00      	nop
 800186e:	3710      	adds	r7, #16
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	200001f8 	.word	0x200001f8

08001878 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 800187e:	2300      	movs	r3, #0
 8001880:	607b      	str	r3, [r7, #4]
 8001882:	e00c      	b.n	800189e <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 8001884:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001888:	480b      	ldr	r0, [pc, #44]	@ (80018b8 <BNO080_waitForSPI+0x40>)
 800188a:	f7ff fb8c 	bl	8000fa6 <LL_GPIO_IsInputPinSet>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d101      	bne.n	8001898 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 8001894:	2301      	movs	r3, #1
 8001896:	e00a      	b.n	80018ae <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	3301      	adds	r3, #1
 800189c:	607b      	str	r3, [r7, #4]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018a4:	d1ee      	bne.n	8001884 <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 80018a6:	4805      	ldr	r0, [pc, #20]	@ (80018bc <BNO080_waitForSPI+0x44>)
 80018a8:	f003 fdf2 	bl	8005490 <puts>
	return (0);
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40020800 	.word	0x40020800
 80018bc:	080080c8 	.word	0x080080c8

080018c0 <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 80018c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018ca:	4832      	ldr	r0, [pc, #200]	@ (8001994 <BNO080_receivePacket+0xd4>)
 80018cc:	f7ff fb6b 	bl	8000fa6 <LL_GPIO_IsInputPinSet>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d101      	bne.n	80018da <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 80018d6:	2300      	movs	r3, #0
 80018d8:	e057      	b.n	800198a <BNO080_receivePacket+0xca>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 80018da:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018de:	482e      	ldr	r0, [pc, #184]	@ (8001998 <BNO080_receivePacket+0xd8>)
 80018e0:	f7ff fb84 	bl	8000fec <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 80018e4:	2000      	movs	r0, #0
 80018e6:	f7ff fcef 	bl	80012c8 <SPI2_SendByte>
 80018ea:	4603      	mov	r3, r0
 80018ec:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 80018ee:	2000      	movs	r0, #0
 80018f0:	f7ff fcea 	bl	80012c8 <SPI2_SendByte>
 80018f4:	4603      	mov	r3, r0
 80018f6:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 80018f8:	2000      	movs	r0, #0
 80018fa:	f7ff fce5 	bl	80012c8 <SPI2_SendByte>
 80018fe:	4603      	mov	r3, r0
 8001900:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 8001902:	2000      	movs	r0, #0
 8001904:	f7ff fce0 	bl	80012c8 <SPI2_SendByte>
 8001908:	4603      	mov	r3, r0
 800190a:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 800190c:	4a23      	ldr	r2, [pc, #140]	@ (800199c <BNO080_receivePacket+0xdc>)
 800190e:	7b7b      	ldrb	r3, [r7, #13]
 8001910:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 8001912:	4a22      	ldr	r2, [pc, #136]	@ (800199c <BNO080_receivePacket+0xdc>)
 8001914:	7b3b      	ldrb	r3, [r7, #12]
 8001916:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8001918:	4a20      	ldr	r2, [pc, #128]	@ (800199c <BNO080_receivePacket+0xdc>)
 800191a:	7afb      	ldrb	r3, [r7, #11]
 800191c:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 800191e:	4a1f      	ldr	r2, [pc, #124]	@ (800199c <BNO080_receivePacket+0xdc>)
 8001920:	7abb      	ldrb	r3, [r7, #10]
 8001922:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8001924:	7b3b      	ldrb	r3, [r7, #12]
 8001926:	b21b      	sxth	r3, r3
 8001928:	021b      	lsls	r3, r3, #8
 800192a:	b21a      	sxth	r2, r3
 800192c:	7b7b      	ldrb	r3, [r7, #13]
 800192e:	b21b      	sxth	r3, r3
 8001930:	4313      	orrs	r3, r2
 8001932:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 8001934:	893b      	ldrh	r3, [r7, #8]
 8001936:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800193a:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 800193c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d101      	bne.n	8001948 <BNO080_receivePacket+0x88>
	{
		//Packet is empty
		return (0); //All done
 8001944:	2300      	movs	r3, #0
 8001946:	e020      	b.n	800198a <BNO080_receivePacket+0xca>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8001948:	893b      	ldrh	r3, [r7, #8]
 800194a:	3b04      	subs	r3, #4
 800194c:	b29b      	uxth	r3, r3
 800194e:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001950:	2300      	movs	r3, #0
 8001952:	81fb      	strh	r3, [r7, #14]
 8001954:	e00e      	b.n	8001974 <BNO080_receivePacket+0xb4>
	{
		incoming = SPI2_SendByte(0xFF);
 8001956:	20ff      	movs	r0, #255	@ 0xff
 8001958:	f7ff fcb6 	bl	80012c8 <SPI2_SendByte>
 800195c:	4603      	mov	r3, r0
 800195e:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 8001960:	89fb      	ldrh	r3, [r7, #14]
 8001962:	2b7f      	cmp	r3, #127	@ 0x7f
 8001964:	d803      	bhi.n	800196e <BNO080_receivePacket+0xae>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8001966:	89fb      	ldrh	r3, [r7, #14]
 8001968:	490d      	ldr	r1, [pc, #52]	@ (80019a0 <BNO080_receivePacket+0xe0>)
 800196a:	79fa      	ldrb	r2, [r7, #7]
 800196c:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 800196e:	89fb      	ldrh	r3, [r7, #14]
 8001970:	3301      	adds	r3, #1
 8001972:	81fb      	strh	r3, [r7, #14]
 8001974:	89fa      	ldrh	r2, [r7, #14]
 8001976:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800197a:	429a      	cmp	r2, r3
 800197c:	dbeb      	blt.n	8001956 <BNO080_receivePacket+0x96>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 800197e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001982:	4805      	ldr	r0, [pc, #20]	@ (8001998 <BNO080_receivePacket+0xd8>)
 8001984:	f7ff fb24 	bl	8000fd0 <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 8001988:	2301      	movs	r3, #1
}
 800198a:	4618      	mov	r0, r3
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	40020800 	.word	0x40020800
 8001998:	40020400 	.word	0x40020400
 800199c:	200001f4 	.word	0x200001f4
 80019a0:	200001f8 	.word	0x200001f8

080019a4 <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	460a      	mov	r2, r1
 80019ae:	71fb      	strb	r3, [r7, #7]
 80019b0:	4613      	mov	r3, r2
 80019b2:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 80019b4:	79bb      	ldrb	r3, [r7, #6]
 80019b6:	3304      	adds	r3, #4
 80019b8:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 80019ba:	f7ff ff5d 	bl	8001878 <BNO080_waitForSPI>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d101      	bne.n	80019c8 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 80019c4:	2300      	movs	r3, #0
 80019c6:	e032      	b.n	8001a2e <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 80019c8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019cc:	481a      	ldr	r0, [pc, #104]	@ (8001a38 <BNO080_sendPacket+0x94>)
 80019ce:	f7ff fb0d 	bl	8000fec <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 80019d2:	7bbb      	ldrb	r3, [r7, #14]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7ff fc77 	bl	80012c8 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 80019da:	7bbb      	ldrb	r3, [r7, #14]
 80019dc:	121b      	asrs	r3, r3, #8
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7ff fc71 	bl	80012c8 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff fc6d 	bl	80012c8 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 80019ee:	79fb      	ldrb	r3, [r7, #7]
 80019f0:	4a12      	ldr	r2, [pc, #72]	@ (8001a3c <BNO080_sendPacket+0x98>)
 80019f2:	5cd2      	ldrb	r2, [r2, r3]
 80019f4:	1c51      	adds	r1, r2, #1
 80019f6:	b2c8      	uxtb	r0, r1
 80019f8:	4910      	ldr	r1, [pc, #64]	@ (8001a3c <BNO080_sendPacket+0x98>)
 80019fa:	54c8      	strb	r0, [r1, r3]
 80019fc:	4610      	mov	r0, r2
 80019fe:	f7ff fc63 	bl	80012c8 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 8001a02:	2300      	movs	r3, #0
 8001a04:	73fb      	strb	r3, [r7, #15]
 8001a06:	e008      	b.n	8001a1a <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 8001a08:	7bfb      	ldrb	r3, [r7, #15]
 8001a0a:	4a0d      	ldr	r2, [pc, #52]	@ (8001a40 <BNO080_sendPacket+0x9c>)
 8001a0c:	5cd3      	ldrb	r3, [r2, r3]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff fc5a 	bl	80012c8 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8001a14:	7bfb      	ldrb	r3, [r7, #15]
 8001a16:	3301      	adds	r3, #1
 8001a18:	73fb      	strb	r3, [r7, #15]
 8001a1a:	7bfa      	ldrb	r2, [r7, #15]
 8001a1c:	79bb      	ldrb	r3, [r7, #6]
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d3f2      	bcc.n	8001a08 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 8001a22:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a26:	4804      	ldr	r0, [pc, #16]	@ (8001a38 <BNO080_sendPacket+0x94>)
 8001a28:	f7ff fad2 	bl	8000fd0 <LL_GPIO_SetOutputPin>

	return (1);
 8001a2c:	2301      	movs	r3, #1
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3710      	adds	r7, #16
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40020400 	.word	0x40020400
 8001a3c:	20000278 	.word	0x20000278
 8001a40:	200001f8 	.word	0x200001f8

08001a44 <Quaternion_Update>:
float BNO080_Roll;
float BNO080_Pitch;
float BNO080_Yaw;

void Quaternion_Update(float* q)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b088      	sub	sp, #32
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
	float q1, q2, q3, q4;
	float norm;

	norm = invSqrt(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);    // normalize quaternion, 
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	ed93 7a00 	vldr	s14, [r3]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	edd3 7a00 	vldr	s15, [r3]
 8001a58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	3304      	adds	r3, #4
 8001a60:	edd3 6a00 	vldr	s13, [r3]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3304      	adds	r3, #4
 8001a68:	edd3 7a00 	vldr	s15, [r3]
 8001a6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	3308      	adds	r3, #8
 8001a78:	edd3 6a00 	vldr	s13, [r3]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	3308      	adds	r3, #8
 8001a80:	edd3 7a00 	vldr	s15, [r3]
 8001a84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	330c      	adds	r3, #12
 8001a90:	edd3 6a00 	vldr	s13, [r3]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	330c      	adds	r3, #12
 8001a98:	edd3 7a00 	vldr	s15, [r3]
 8001a9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aa4:	eeb0 0a67 	vmov.f32	s0, s15
 8001aa8:	f000 f90e 	bl	8001cc8 <invSqrt>
 8001aac:	ed87 0a07 	vstr	s0, [r7, #28]
	
	q1 = q[0] * norm; //x
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	edd3 7a00 	vldr	s15, [r3]
 8001ab6:	ed97 7a07 	vldr	s14, [r7, #28]
 8001aba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001abe:	edc7 7a06 	vstr	s15, [r7, #24]
	q2 = q[1] * norm; //y
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	3304      	adds	r3, #4
 8001ac6:	edd3 7a00 	vldr	s15, [r3]
 8001aca:	ed97 7a07 	vldr	s14, [r7, #28]
 8001ace:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ad2:	edc7 7a05 	vstr	s15, [r7, #20]
	q3 = q[2] * norm; //z
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	3308      	adds	r3, #8
 8001ada:	edd3 7a00 	vldr	s15, [r3]
 8001ade:	ed97 7a07 	vldr	s14, [r7, #28]
 8001ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ae6:	edc7 7a04 	vstr	s15, [r7, #16]
	q4 = q[3] * norm; //w
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	330c      	adds	r3, #12
 8001aee:	edd3 7a00 	vldr	s15, [r3]
 8001af2:	ed97 7a07 	vldr	s14, [r7, #28]
 8001af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001afa:	edc7 7a03 	vstr	s15, [r7, #12]

	//    
	BNO080_Pitch = atan2f(2.0f * (q2*q3 + q1*q4), q1*q1 + q2*q2 - q3*q3 - q4*q4);
 8001afe:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b02:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b06:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b0a:	edd7 6a06 	vldr	s13, [r7, #24]
 8001b0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b1a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001b1e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b22:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001b26:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b2a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001b2e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b32:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b36:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001b3a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b3e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b42:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001b46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b4a:	eef0 0a67 	vmov.f32	s1, s15
 8001b4e:	eeb0 0a66 	vmov.f32	s0, s13
 8001b52:	f005 fc3b 	bl	80073cc <atan2f>
 8001b56:	eef0 7a40 	vmov.f32	s15, s0
 8001b5a:	4b55      	ldr	r3, [pc, #340]	@ (8001cb0 <Quaternion_Update+0x26c>)
 8001b5c:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  = -asinf(2.0f * (q2*q4 - q1*q3));
 8001b60:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b64:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b6c:	edd7 6a06 	vldr	s13, [r7, #24]
 8001b70:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b7c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b80:	eeb0 0a67 	vmov.f32	s0, s15
 8001b84:	f005 fbf6 	bl	8007374 <asinf>
 8001b88:	eef0 7a40 	vmov.f32	s15, s0
 8001b8c:	eef1 7a67 	vneg.f32	s15, s15
 8001b90:	4b48      	ldr	r3, [pc, #288]	@ (8001cb4 <Quaternion_Update+0x270>)
 8001b92:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   = atan2f(2.0f * (q1*q2 + q3*q4), q1*q1 - q2*q2 - q3*q3 + q4*q4);
 8001b96:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b9a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ba2:	edd7 6a04 	vldr	s13, [r7, #16]
 8001ba6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001baa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001bb6:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bba:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001bbe:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bc2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001bc6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001bca:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bce:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001bd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001bd6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bda:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001bde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001be2:	eef0 0a67 	vmov.f32	s1, s15
 8001be6:	eeb0 0a66 	vmov.f32	s0, s13
 8001bea:	f005 fbef 	bl	80073cc <atan2f>
 8001bee:	eef0 7a40 	vmov.f32	s15, s0
 8001bf2:	4b31      	ldr	r3, [pc, #196]	@ (8001cb8 <Quaternion_Update+0x274>)
 8001bf4:	edc3 7a00 	vstr	s15, [r3]

	// degree 
	BNO080_Pitch *= _180_DIV_PI;
 8001bf8:	4b2d      	ldr	r3, [pc, #180]	@ (8001cb0 <Quaternion_Update+0x26c>)
 8001bfa:	edd3 7a00 	vldr	s15, [r3]
 8001bfe:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001cbc <Quaternion_Update+0x278>
 8001c02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c06:	4b2a      	ldr	r3, [pc, #168]	@ (8001cb0 <Quaternion_Update+0x26c>)
 8001c08:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  *= _180_DIV_PI;
 8001c0c:	4b29      	ldr	r3, [pc, #164]	@ (8001cb4 <Quaternion_Update+0x270>)
 8001c0e:	edd3 7a00 	vldr	s15, [r3]
 8001c12:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001cbc <Quaternion_Update+0x278>
 8001c16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c1a:	4b26      	ldr	r3, [pc, #152]	@ (8001cb4 <Quaternion_Update+0x270>)
 8001c1c:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   *= _180_DIV_PI;
 8001c20:	4b25      	ldr	r3, [pc, #148]	@ (8001cb8 <Quaternion_Update+0x274>)
 8001c22:	edd3 7a00 	vldr	s15, [r3]
 8001c26:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001cbc <Quaternion_Update+0x278>
 8001c2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c2e:	4b22      	ldr	r3, [pc, #136]	@ (8001cb8 <Quaternion_Update+0x274>)
 8001c30:	edc3 7a00 	vstr	s15, [r3]
	
	if(BNO080_Yaw>=0)
 8001c34:	4b20      	ldr	r3, [pc, #128]	@ (8001cb8 <Quaternion_Update+0x274>)
 8001c36:	edd3 7a00 	vldr	s15, [r3]
 8001c3a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c42:	db0a      	blt.n	8001c5a <Quaternion_Update+0x216>
		BNO080_Yaw = 360.f - BNO080_Yaw;
 8001c44:	4b1c      	ldr	r3, [pc, #112]	@ (8001cb8 <Quaternion_Update+0x274>)
 8001c46:	edd3 7a00 	vldr	s15, [r3]
 8001c4a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001cc0 <Quaternion_Update+0x27c>
 8001c4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c52:	4b19      	ldr	r3, [pc, #100]	@ (8001cb8 <Quaternion_Update+0x274>)
 8001c54:	edc3 7a00 	vstr	s15, [r3]
 8001c58:	e007      	b.n	8001c6a <Quaternion_Update+0x226>
	else	
		BNO080_Yaw = -BNO080_Yaw;
 8001c5a:	4b17      	ldr	r3, [pc, #92]	@ (8001cb8 <Quaternion_Update+0x274>)
 8001c5c:	edd3 7a00 	vldr	s15, [r3]
 8001c60:	eef1 7a67 	vneg.f32	s15, s15
 8001c64:	4b14      	ldr	r3, [pc, #80]	@ (8001cb8 <Quaternion_Update+0x274>)
 8001c66:	edc3 7a00 	vstr	s15, [r3]
	
	
	if(BNO080_Pitch>=0)
 8001c6a:	4b11      	ldr	r3, [pc, #68]	@ (8001cb0 <Quaternion_Update+0x26c>)
 8001c6c:	edd3 7a00 	vldr	s15, [r3]
 8001c70:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c78:	db0a      	blt.n	8001c90 <Quaternion_Update+0x24c>
		BNO080_Pitch = 180.f - BNO080_Pitch;
 8001c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb0 <Quaternion_Update+0x26c>)
 8001c7c:	edd3 7a00 	vldr	s15, [r3]
 8001c80:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001cc4 <Quaternion_Update+0x280>
 8001c84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c88:	4b09      	ldr	r3, [pc, #36]	@ (8001cb0 <Quaternion_Update+0x26c>)
 8001c8a:	edc3 7a00 	vstr	s15, [r3]
	else
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
}
 8001c8e:	e00b      	b.n	8001ca8 <Quaternion_Update+0x264>
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
 8001c90:	4b07      	ldr	r3, [pc, #28]	@ (8001cb0 <Quaternion_Update+0x26c>)
 8001c92:	edd3 7a00 	vldr	s15, [r3]
 8001c96:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001cc4 <Quaternion_Update+0x280>
 8001c9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c9e:	eef1 7a67 	vneg.f32	s15, s15
 8001ca2:	4b03      	ldr	r3, [pc, #12]	@ (8001cb0 <Quaternion_Update+0x26c>)
 8001ca4:	edc3 7a00 	vstr	s15, [r3]
}
 8001ca8:	bf00      	nop
 8001caa:	3720      	adds	r7, #32
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	200002c0 	.word	0x200002c0
 8001cb4:	200002bc 	.word	0x200002bc
 8001cb8:	200002c4 	.word	0x200002c4
 8001cbc:	42652ee1 	.word	0x42652ee1
 8001cc0:	43b40000 	.word	0x43b40000
 8001cc4:	43340000 	.word	0x43340000

08001cc8 <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root
//  
float invSqrt(float x)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b087      	sub	sp, #28
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8001cd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cd6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001cda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cde:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8001ce6:	f107 0310 	add.w	r3, r7, #16
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	105a      	asrs	r2, r3, #1
 8001cf2:	4b12      	ldr	r3, [pc, #72]	@ (8001d3c <invSqrt+0x74>)
 8001cf4:	1a9b      	subs	r3, r3, r2
 8001cf6:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8001cf8:	f107 030c 	add.w	r3, r7, #12
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8001d00:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d04:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d0c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d14:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001d18:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d1c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d24:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	ee07 3a90 	vmov	s15, r3
}
 8001d2e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d32:	371c      	adds	r7, #28
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	5f3759df 	.word	0x5f3759df

08001d40 <LL_GPIO_ResetOutputPin>:
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	041a      	lsls	r2, r3, #16
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	619a      	str	r2, [r3, #24]
}
 8001d52:	bf00      	nop
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
	...

08001d60 <LL_AHB1_GRP1_EnableClock>:
{
 8001d60:	b480      	push	{r7}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001d68:	4b08      	ldr	r3, [pc, #32]	@ (8001d8c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d6a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d6c:	4907      	ldr	r1, [pc, #28]	@ (8001d8c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001d74:	4b05      	ldr	r3, [pc, #20]	@ (8001d8c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
}
 8001d80:	bf00      	nop
 8001d82:	3714      	adds	r7, #20
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	40023800 	.word	0x40023800

08001d90 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d96:	463b      	mov	r3, r7
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	605a      	str	r2, [r3, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
 8001da0:	60da      	str	r2, [r3, #12]
 8001da2:	611a      	str	r2, [r3, #16]
 8001da4:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001da6:	2080      	movs	r0, #128	@ 0x80
 8001da8:	f7ff ffda 	bl	8001d60 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001dac:	2004      	movs	r0, #4
 8001dae:	f7ff ffd7 	bl	8001d60 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001db2:	2002      	movs	r0, #2
 8001db4:	f7ff ffd4 	bl	8001d60 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001db8:	2001      	movs	r0, #1
 8001dba:	f7ff ffd1 	bl	8001d60 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_9);
 8001dbe:	f240 2107 	movw	r1, #519	@ 0x207
 8001dc2:	4826      	ldr	r0, [pc, #152]	@ (8001e5c <MX_GPIO_Init+0xcc>)
 8001dc4:	f7ff ffbc 	bl	8001d40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12);
 8001dc8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001dcc:	4824      	ldr	r0, [pc, #144]	@ (8001e60 <MX_GPIO_Init+0xd0>)
 8001dce:	f7ff ffb7 	bl	8001d40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8001dd2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001dd6:	4823      	ldr	r0, [pc, #140]	@ (8001e64 <MX_GPIO_Init+0xd4>)
 8001dd8:	f7ff ffb2 	bl	8001d40 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_9;
 8001ddc:	f240 2307 	movw	r3, #519	@ 0x207
 8001de0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001de2:	2301      	movs	r3, #1
 8001de4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001de6:	2300      	movs	r3, #0
 8001de8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dee:	2300      	movs	r3, #0
 8001df0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001df2:	463b      	mov	r3, r7
 8001df4:	4619      	mov	r1, r3
 8001df6:	4819      	ldr	r0, [pc, #100]	@ (8001e5c <MX_GPIO_Init+0xcc>)
 8001df8:	f001 fdbf 	bl	800397a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8001dfc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e00:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e02:	2301      	movs	r3, #1
 8001e04:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e06:	2300      	movs	r3, #0
 8001e08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e12:	463b      	mov	r3, r7
 8001e14:	4619      	mov	r1, r3
 8001e16:	4812      	ldr	r0, [pc, #72]	@ (8001e60 <MX_GPIO_Init+0xd0>)
 8001e18:	f001 fdaf 	bl	800397a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8001e1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e20:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001e22:	2300      	movs	r3, #0
 8001e24:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e26:	2300      	movs	r3, #0
 8001e28:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e2a:	463b      	mov	r3, r7
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	480b      	ldr	r0, [pc, #44]	@ (8001e5c <MX_GPIO_Init+0xcc>)
 8001e30:	f001 fda3 	bl	800397a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8001e34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e38:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e46:	2300      	movs	r3, #0
 8001e48:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4a:	463b      	mov	r3, r7
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4805      	ldr	r0, [pc, #20]	@ (8001e64 <MX_GPIO_Init+0xd4>)
 8001e50:	f001 fd93 	bl	800397a <LL_GPIO_Init>

}
 8001e54:	bf00      	nop
 8001e56:	3718      	adds	r7, #24
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40020800 	.word	0x40020800
 8001e60:	40020400 	.word	0x40020400
 8001e64:	40020000 	.word	0x40020000

08001e68 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f043 0201 	orr.w	r2, r3, #1
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	601a      	str	r2, [r3, #0]
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6a1a      	ldr	r2, [r3, #32]
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	431a      	orrs	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	621a      	str	r2, [r3, #32]
}
 8001e9e:	bf00      	nop
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr

08001eaa <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	b083      	sub	sp, #12
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
 8001eb2:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6a1a      	ldr	r2, [r3, #32]
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	43db      	mvns	r3, r3
 8001ebc:	401a      	ands	r2, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	621a      	str	r2, [r3, #32]
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b089      	sub	sp, #36	@ 0x24
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	330c      	adds	r3, #12
 8001eda:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	e853 3f00 	ldrex	r3, [r3]
 8001ee2:	60bb      	str	r3, [r7, #8]
   return(result);
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	f043 0320 	orr.w	r3, r3, #32
 8001eea:	61fb      	str	r3, [r7, #28]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	330c      	adds	r3, #12
 8001ef0:	69fa      	ldr	r2, [r7, #28]
 8001ef2:	61ba      	str	r2, [r7, #24]
 8001ef4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ef6:	6979      	ldr	r1, [r7, #20]
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	e841 2300 	strex	r3, r2, [r1]
 8001efe:	613b      	str	r3, [r7, #16]
   return(result);
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d1e7      	bne.n	8001ed6 <LL_USART_EnableIT_RXNE+0x8>
}
 8001f06:	bf00      	nop
 8001f08:	bf00      	nop
 8001f0a:	3724      	adds	r7, #36	@ 0x24
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001f20:	78fa      	ldrb	r2, [r7, #3]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	605a      	str	r2, [r3, #4]
}
 8001f26:	bf00      	nop
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char* p, int len)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b086      	sub	sp, #24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
	for(int i=0;i<len;i++)
 8001f40:	2300      	movs	r3, #0
 8001f42:	617b      	str	r3, [r7, #20]
 8001f44:	e00d      	b.n	8001f62 <_write+0x2e>
	{
		LL_USART_TransmitData8(USART6, *(p+i));
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	68ba      	ldr	r2, [r7, #8]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4808      	ldr	r0, [pc, #32]	@ (8001f74 <_write+0x40>)
 8001f52:	f7ff ffdf 	bl	8001f14 <LL_USART_TransmitData8>
		HAL_Delay(1);
 8001f56:	2001      	movs	r0, #1
 8001f58:	f000 fe56 	bl	8002c08 <HAL_Delay>
	for(int i=0;i<len;i++)
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	3301      	adds	r3, #1
 8001f60:	617b      	str	r3, [r7, #20]
 8001f62:	697a      	ldr	r2, [r7, #20]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	dbed      	blt.n	8001f46 <_write+0x12>
	}
}
 8001f6a:	bf00      	nop
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3718      	adds	r7, #24
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40011400 	.word	0x40011400

08001f78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f7e:	f000 fdd1 	bl	8002b24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f82:	f000 f88b 	bl	800209c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f86:	f7ff ff03 	bl	8001d90 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001f8a:	f000 fbef 	bl	800276c <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8001f8e:	f000 fd3f 	bl	8002a10 <MX_USART6_UART_Init>

  //SPI 
  MX_SPI2_Init();
 8001f92:	f000 f937 	bl	8002204 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  //  PWM    
  LL_TIM_EnableCounter(TIM3);
 8001f96:	483a      	ldr	r0, [pc, #232]	@ (8002080 <main+0x108>)
 8001f98:	f7ff ff66 	bl	8001e68 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8001f9c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001fa0:	4837      	ldr	r0, [pc, #220]	@ (8002080 <main+0x108>)
 8001fa2:	f7ff ff71 	bl	8001e88 <LL_TIM_CC_EnableChannel>

  TIM3->PSC = 2000;
 8001fa6:	4b36      	ldr	r3, [pc, #216]	@ (8002080 <main+0x108>)
 8001fa8:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001fac:	629a      	str	r2, [r3, #40]	@ 0x28
  HAL_Delay(100);
 8001fae:	2064      	movs	r0, #100	@ 0x64
 8001fb0:	f000 fe2a 	bl	8002c08 <HAL_Delay>
  TIM3->PSC = 1500;
 8001fb4:	4b32      	ldr	r3, [pc, #200]	@ (8002080 <main+0x108>)
 8001fb6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001fba:	629a      	str	r2, [r3, #40]	@ 0x28
  HAL_Delay(100);
 8001fbc:	2064      	movs	r0, #100	@ 0x64
 8001fbe:	f000 fe23 	bl	8002c08 <HAL_Delay>
  TIM3->PSC = 1000;
 8001fc2:	4b2f      	ldr	r3, [pc, #188]	@ (8002080 <main+0x108>)
 8001fc4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001fc8:	629a      	str	r2, [r3, #40]	@ 0x28
  HAL_Delay(100);
 8001fca:	2064      	movs	r0, #100	@ 0x64
 8001fcc:	f000 fe1c 	bl	8002c08 <HAL_Delay>

  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8001fd0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001fd4:	482a      	ldr	r0, [pc, #168]	@ (8002080 <main+0x108>)
 8001fd6:	f7ff ff68 	bl	8001eaa <LL_TIM_CC_DisableChannel>

  //   
  LL_USART_EnableIT_RXNE(USART6);
 8001fda:	482a      	ldr	r0, [pc, #168]	@ (8002084 <main+0x10c>)
 8001fdc:	f7ff ff77 	bl	8001ece <LL_USART_EnableIT_RXNE>

  //SPI2 ,   
  BNO080_Initialization();
 8001fe0:	f7ff f8fe 	bl	80011e0 <BNO080_Initialization>
  //400Hz 2500 
  BNO080_enableRotationVector(2500);
 8001fe4:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001fe8:	f7ff fbe5 	bl	80017b6 <BNO080_enableRotationVector>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	//2.5ms   
	if(BNO080_dataAvailable() == 1)
 8001fec:	f7ff f98e 	bl	800130c <BNO080_dataAvailable>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d1fa      	bne.n	8001fec <main+0x74>
	{
		q[0] = BNO080_getQuatI();
 8001ff6:	f7ff fb49 	bl	800168c <BNO080_getQuatI>
 8001ffa:	eef0 7a40 	vmov.f32	s15, s0
 8001ffe:	edc7 7a01 	vstr	s15, [r7, #4]
		q[1] = BNO080_getQuatJ();
 8002002:	f7ff fb59 	bl	80016b8 <BNO080_getQuatJ>
 8002006:	eef0 7a40 	vmov.f32	s15, s0
 800200a:	edc7 7a02 	vstr	s15, [r7, #8]
		q[2] = BNO080_getQuatK();
 800200e:	f7ff fb69 	bl	80016e4 <BNO080_getQuatK>
 8002012:	eef0 7a40 	vmov.f32	s15, s0
 8002016:	edc7 7a03 	vstr	s15, [r7, #12]
		q[3] = BNO080_getQuatReal();
 800201a:	f7ff fb79 	bl	8001710 <BNO080_getQuatReal>
 800201e:	eef0 7a40 	vmov.f32	s15, s0
 8002022:	edc7 7a04 	vstr	s15, [r7, #16]
		quatRadianAccuracy = BNO080_getQuatRadianAccuracy();
 8002026:	f7ff fb89 	bl	800173c <BNO080_getQuatRadianAccuracy>
 800202a:	ed87 0a05 	vstr	s0, [r7, #20]

		//   
		Quaternion_Update(&q[0]);
 800202e:	1d3b      	adds	r3, r7, #4
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff fd07 	bl	8001a44 <Quaternion_Update>
		// 
		printf("%d,%d,%d\n",(int)(BNO080_Roll*100), (int)(BNO080_Pitch*100), (int)(BNO080_Yaw*100));
 8002036:	4b14      	ldr	r3, [pc, #80]	@ (8002088 <main+0x110>)
 8002038:	edd3 7a00 	vldr	s15, [r3]
 800203c:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800208c <main+0x114>
 8002040:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002044:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002048:	4b11      	ldr	r3, [pc, #68]	@ (8002090 <main+0x118>)
 800204a:	edd3 7a00 	vldr	s15, [r3]
 800204e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800208c <main+0x114>
 8002052:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002056:	eebd 6ae7 	vcvt.s32.f32	s12, s15
 800205a:	4b0e      	ldr	r3, [pc, #56]	@ (8002094 <main+0x11c>)
 800205c:	edd3 7a00 	vldr	s15, [r3]
 8002060:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800208c <main+0x114>
 8002064:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002068:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800206c:	ee17 3a90 	vmov	r3, s15
 8002070:	ee16 2a10 	vmov	r2, s12
 8002074:	ee16 1a90 	vmov	r1, s13
 8002078:	4807      	ldr	r0, [pc, #28]	@ (8002098 <main+0x120>)
 800207a:	f003 f9a1 	bl	80053c0 <iprintf>
	if(BNO080_dataAvailable() == 1)
 800207e:	e7b5      	b.n	8001fec <main+0x74>
 8002080:	40000400 	.word	0x40000400
 8002084:	40011400 	.word	0x40011400
 8002088:	200002bc 	.word	0x200002bc
 800208c:	42c80000 	.word	0x42c80000
 8002090:	200002c0 	.word	0x200002c0
 8002094:	200002c4 	.word	0x200002c4
 8002098:	080080dc 	.word	0x080080dc

0800209c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b094      	sub	sp, #80	@ 0x50
 80020a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020a2:	f107 0320 	add.w	r3, r7, #32
 80020a6:	2230      	movs	r2, #48	@ 0x30
 80020a8:	2100      	movs	r1, #0
 80020aa:	4618      	mov	r0, r3
 80020ac:	f003 fad0 	bl	8005650 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020b0:	f107 030c 	add.w	r3, r7, #12
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	605a      	str	r2, [r3, #4]
 80020ba:	609a      	str	r2, [r3, #8]
 80020bc:	60da      	str	r2, [r3, #12]
 80020be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020c0:	2300      	movs	r3, #0
 80020c2:	60bb      	str	r3, [r7, #8]
 80020c4:	4b28      	ldr	r3, [pc, #160]	@ (8002168 <SystemClock_Config+0xcc>)
 80020c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c8:	4a27      	ldr	r2, [pc, #156]	@ (8002168 <SystemClock_Config+0xcc>)
 80020ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80020d0:	4b25      	ldr	r3, [pc, #148]	@ (8002168 <SystemClock_Config+0xcc>)
 80020d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020d8:	60bb      	str	r3, [r7, #8]
 80020da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020dc:	2300      	movs	r3, #0
 80020de:	607b      	str	r3, [r7, #4]
 80020e0:	4b22      	ldr	r3, [pc, #136]	@ (800216c <SystemClock_Config+0xd0>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a21      	ldr	r2, [pc, #132]	@ (800216c <SystemClock_Config+0xd0>)
 80020e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020ea:	6013      	str	r3, [r2, #0]
 80020ec:	4b1f      	ldr	r3, [pc, #124]	@ (800216c <SystemClock_Config+0xd0>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020f4:	607b      	str	r3, [r7, #4]
 80020f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020f8:	2301      	movs	r3, #1
 80020fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002100:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002102:	2302      	movs	r3, #2
 8002104:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002106:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800210a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800210c:	2304      	movs	r3, #4
 800210e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002110:	23a8      	movs	r3, #168	@ 0xa8
 8002112:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002114:	2302      	movs	r3, #2
 8002116:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002118:	2304      	movs	r3, #4
 800211a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800211c:	f107 0320 	add.w	r3, r7, #32
 8002120:	4618      	mov	r0, r3
 8002122:	f000 fe7b 	bl	8002e1c <HAL_RCC_OscConfig>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800212c:	f000 f820 	bl	8002170 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002130:	230f      	movs	r3, #15
 8002132:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002134:	2302      	movs	r3, #2
 8002136:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800213c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002140:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002142:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002146:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002148:	f107 030c 	add.w	r3, r7, #12
 800214c:	2105      	movs	r1, #5
 800214e:	4618      	mov	r0, r3
 8002150:	f001 f8dc 	bl	800330c <HAL_RCC_ClockConfig>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800215a:	f000 f809 	bl	8002170 <Error_Handler>
  }
}
 800215e:	bf00      	nop
 8002160:	3750      	adds	r7, #80	@ 0x50
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800
 800216c:	40007000 	.word	0x40007000

08002170 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002174:	b672      	cpsid	i
}
 8002176:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002178:	bf00      	nop
 800217a:	e7fd      	b.n	8002178 <Error_Handler+0x8>

0800217c <LL_SPI_SetStandard>:
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f023 0210 	bic.w	r2, r3, #16
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	431a      	orrs	r2, r3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	605a      	str	r2, [r3, #4]
}
 8002196:	bf00      	nop
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
	...

080021a4 <LL_AHB1_GRP1_EnableClock>:
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80021ac:	4b08      	ldr	r3, [pc, #32]	@ (80021d0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021b0:	4907      	ldr	r1, [pc, #28]	@ (80021d0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80021b8:	4b05      	ldr	r3, [pc, #20]	@ (80021d0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4013      	ands	r3, r2
 80021c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021c2:	68fb      	ldr	r3, [r7, #12]
}
 80021c4:	bf00      	nop
 80021c6:	3714      	adds	r7, #20
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	40023800 	.word	0x40023800

080021d4 <LL_APB1_GRP1_EnableClock>:
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80021dc:	4b08      	ldr	r3, [pc, #32]	@ (8002200 <LL_APB1_GRP1_EnableClock+0x2c>)
 80021de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021e0:	4907      	ldr	r1, [pc, #28]	@ (8002200 <LL_APB1_GRP1_EnableClock+0x2c>)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80021e8:	4b05      	ldr	r3, [pc, #20]	@ (8002200 <LL_APB1_GRP1_EnableClock+0x2c>)
 80021ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4013      	ands	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021f2:	68fb      	ldr	r3, [r7, #12]
}
 80021f4:	bf00      	nop
 80021f6:	3714      	adds	r7, #20
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr
 8002200:	40023800 	.word	0x40023800

08002204 <MX_SPI2_Init>:

/* USER CODE END 0 */

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b090      	sub	sp, #64	@ 0x40
 8002208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

	//LL_SPI_InitTypeDef LL_GPIO_InitTypeDef  SPI GPIO  
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800220a:	f107 0318 	add.w	r3, r7, #24
 800220e:	2228      	movs	r2, #40	@ 0x28
 8002210:	2100      	movs	r1, #0
 8002212:	4618      	mov	r0, r3
 8002214:	f003 fa1c 	bl	8005650 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002218:	463b      	mov	r3, r7
 800221a:	2200      	movs	r2, #0
 800221c:	601a      	str	r2, [r3, #0]
 800221e:	605a      	str	r2, [r3, #4]
 8002220:	609a      	str	r2, [r3, #8]
 8002222:	60da      	str	r2, [r3, #12]
 8002224:	611a      	str	r2, [r3, #16]
 8002226:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  //SPI2   , SPI2    
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002228:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800222c:	f7ff ffd2 	bl	80021d4 <LL_APB1_GRP1_EnableClock>
  //GPIOB   , SPI2  GPIOB     
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002230:	2002      	movs	r0, #2
 8002232:	f7ff ffb7 	bl	80021a4 <LL_AHB1_GRP1_EnableClock>
  //  **  (Very High)**       
  //  (Push-Pull)      
  ///       
  //  GPIO   5 (SPI2  )  

  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8002236:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800223a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800223c:	2302      	movs	r3, #2
 800223e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002240:	2303      	movs	r3, #3
 8002242:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002244:	2300      	movs	r3, #0
 8002246:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002248:	2300      	movs	r3, #0
 800224a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800224c:	2305      	movs	r3, #5
 800224e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002250:	463b      	mov	r3, r7
 8002252:	4619      	mov	r1, r3
 8002254:	4813      	ldr	r0, [pc, #76]	@ (80022a4 <MX_SPI2_Init+0xa0>)
 8002256:	f001 fb90 	bl	800397a <LL_GPIO_Init>
  //SPI Baud Rate 16  (DIV16)    .
  //**MSB (Most Significant Bit)**   .
  //CRC  .    CRC   ,    .
  //CRC  10 , CRC    .

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800225a:	2300      	movs	r3, #0
 800225c:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800225e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8002262:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002264:	2300      	movs	r3, #0
 8002266:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002268:	2302      	movs	r3, #2
 800226a:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800226c:	2301      	movs	r3, #1
 800226e:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002270:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002274:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8002276:	2318      	movs	r3, #24
 8002278:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800227a:	2300      	movs	r3, #0
 800227c:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800227e:	2300      	movs	r3, #0
 8002280:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002282:	230a      	movs	r3, #10
 8002284:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002286:	f107 0318 	add.w	r3, r7, #24
 800228a:	4619      	mov	r1, r3
 800228c:	4806      	ldr	r0, [pc, #24]	@ (80022a8 <MX_SPI2_Init+0xa4>)
 800228e:	f001 fd52 	bl	8003d36 <LL_SPI_Init>

  //Motorola          
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8002292:	2100      	movs	r1, #0
 8002294:	4804      	ldr	r0, [pc, #16]	@ (80022a8 <MX_SPI2_Init+0xa4>)
 8002296:	f7ff ff71 	bl	800217c <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800229a:	bf00      	nop
 800229c:	3740      	adds	r7, #64	@ 0x40
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	40020400 	.word	0x40020400
 80022a8:	40003800 	.word	0x40003800

080022ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	607b      	str	r3, [r7, #4]
 80022b6:	4b10      	ldr	r3, [pc, #64]	@ (80022f8 <HAL_MspInit+0x4c>)
 80022b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ba:	4a0f      	ldr	r2, [pc, #60]	@ (80022f8 <HAL_MspInit+0x4c>)
 80022bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80022c2:	4b0d      	ldr	r3, [pc, #52]	@ (80022f8 <HAL_MspInit+0x4c>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022ca:	607b      	str	r3, [r7, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	603b      	str	r3, [r7, #0]
 80022d2:	4b09      	ldr	r3, [pc, #36]	@ (80022f8 <HAL_MspInit+0x4c>)
 80022d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d6:	4a08      	ldr	r2, [pc, #32]	@ (80022f8 <HAL_MspInit+0x4c>)
 80022d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80022de:	4b06      	ldr	r3, [pc, #24]	@ (80022f8 <HAL_MspInit+0x4c>)
 80022e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022e6:	603b      	str	r3, [r7, #0]
 80022e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	40023800 	.word	0x40023800

080022fc <LL_USART_IsActiveFlag_RXNE>:
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0320 	and.w	r3, r3, #32
 800230c:	2b20      	cmp	r3, #32
 800230e:	bf0c      	ite	eq
 8002310:	2301      	moveq	r3, #1
 8002312:	2300      	movne	r3, #0
 8002314:	b2db      	uxtb	r3, r3
}
 8002316:	4618      	mov	r0, r3
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr

08002322 <LL_USART_ClearFlag_RXNE>:
{
 8002322:	b480      	push	{r7}
 8002324:	b083      	sub	sp, #12
 8002326:	af00      	add	r7, sp, #0
 8002328:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f06f 0220 	mvn.w	r2, #32
 8002330:	601a      	str	r2, [r3, #0]
}
 8002332:	bf00      	nop
 8002334:	370c      	adds	r7, #12
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr

0800233e <LL_USART_ReceiveData8>:
{
 800233e:	b480      	push	{r7}
 8002340:	b083      	sub	sp, #12
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	b2db      	uxtb	r3, r3
}
 800234c:	4618      	mov	r0, r3
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800235c:	bf00      	nop
 800235e:	e7fd      	b.n	800235c <NMI_Handler+0x4>

08002360 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002364:	bf00      	nop
 8002366:	e7fd      	b.n	8002364 <HardFault_Handler+0x4>

08002368 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800236c:	bf00      	nop
 800236e:	e7fd      	b.n	800236c <MemManage_Handler+0x4>

08002370 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002374:	bf00      	nop
 8002376:	e7fd      	b.n	8002374 <BusFault_Handler+0x4>

08002378 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800237c:	bf00      	nop
 800237e:	e7fd      	b.n	800237c <UsageFault_Handler+0x4>

08002380 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002384:	bf00      	nop
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800238e:	b480      	push	{r7}
 8002390:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002392:	bf00      	nop
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023a0:	bf00      	nop
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023aa:	b580      	push	{r7, lr}
 80023ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023ae:	f000 fc0b 	bl	8002bc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023b2:	bf00      	nop
 80023b4:	bd80      	pop	{r7, pc}
	...

080023b8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART6))
 80023bc:	480a      	ldr	r0, [pc, #40]	@ (80023e8 <USART6_IRQHandler+0x30>)
 80023be:	f7ff ff9d 	bl	80022fc <LL_USART_IsActiveFlag_RXNE>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d00c      	beq.n	80023e2 <USART6_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART6);
 80023c8:	4807      	ldr	r0, [pc, #28]	@ (80023e8 <USART6_IRQHandler+0x30>)
 80023ca:	f7ff ffaa 	bl	8002322 <LL_USART_ClearFlag_RXNE>
		uart6_rx_data = LL_USART_ReceiveData8(USART6);
 80023ce:	4806      	ldr	r0, [pc, #24]	@ (80023e8 <USART6_IRQHandler+0x30>)
 80023d0:	f7ff ffb5 	bl	800233e <LL_USART_ReceiveData8>
 80023d4:	4603      	mov	r3, r0
 80023d6:	461a      	mov	r2, r3
 80023d8:	4b04      	ldr	r3, [pc, #16]	@ (80023ec <USART6_IRQHandler+0x34>)
 80023da:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1;
 80023dc:	4b04      	ldr	r3, [pc, #16]	@ (80023f0 <USART6_IRQHandler+0x38>)
 80023de:	2201      	movs	r2, #1
 80023e0:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80023e2:	bf00      	nop
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40011400 	.word	0x40011400
 80023ec:	200002c9 	.word	0x200002c9
 80023f0:	200002c8 	.word	0x200002c8

080023f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  return 1;
 80023f8:	2301      	movs	r3, #1
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <_kill>:

int _kill(int pid, int sig)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800240e:	f003 f971 	bl	80056f4 <__errno>
 8002412:	4603      	mov	r3, r0
 8002414:	2216      	movs	r2, #22
 8002416:	601a      	str	r2, [r3, #0]
  return -1;
 8002418:	f04f 33ff 	mov.w	r3, #4294967295
}
 800241c:	4618      	mov	r0, r3
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <_exit>:

void _exit (int status)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800242c:	f04f 31ff 	mov.w	r1, #4294967295
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f7ff ffe7 	bl	8002404 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002436:	bf00      	nop
 8002438:	e7fd      	b.n	8002436 <_exit+0x12>

0800243a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800243a:	b580      	push	{r7, lr}
 800243c:	b086      	sub	sp, #24
 800243e:	af00      	add	r7, sp, #0
 8002440:	60f8      	str	r0, [r7, #12]
 8002442:	60b9      	str	r1, [r7, #8]
 8002444:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002446:	2300      	movs	r3, #0
 8002448:	617b      	str	r3, [r7, #20]
 800244a:	e00a      	b.n	8002462 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800244c:	f3af 8000 	nop.w
 8002450:	4601      	mov	r1, r0
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	1c5a      	adds	r2, r3, #1
 8002456:	60ba      	str	r2, [r7, #8]
 8002458:	b2ca      	uxtb	r2, r1
 800245a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	3301      	adds	r3, #1
 8002460:	617b      	str	r3, [r7, #20]
 8002462:	697a      	ldr	r2, [r7, #20]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	429a      	cmp	r2, r3
 8002468:	dbf0      	blt.n	800244c <_read+0x12>
  }

  return len;
 800246a:	687b      	ldr	r3, [r7, #4]
}
 800246c:	4618      	mov	r0, r3
 800246e:	3718      	adds	r7, #24
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800247c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002480:	4618      	mov	r0, r3
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800249c:	605a      	str	r2, [r3, #4]
  return 0;
 800249e:	2300      	movs	r3, #0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <_isatty>:

int _isatty(int file)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024b4:	2301      	movs	r3, #1
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr

080024c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024c2:	b480      	push	{r7}
 80024c4:	b085      	sub	sp, #20
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	60f8      	str	r0, [r7, #12]
 80024ca:	60b9      	str	r1, [r7, #8]
 80024cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3714      	adds	r7, #20
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b086      	sub	sp, #24
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024e4:	4a14      	ldr	r2, [pc, #80]	@ (8002538 <_sbrk+0x5c>)
 80024e6:	4b15      	ldr	r3, [pc, #84]	@ (800253c <_sbrk+0x60>)
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024f0:	4b13      	ldr	r3, [pc, #76]	@ (8002540 <_sbrk+0x64>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d102      	bne.n	80024fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024f8:	4b11      	ldr	r3, [pc, #68]	@ (8002540 <_sbrk+0x64>)
 80024fa:	4a12      	ldr	r2, [pc, #72]	@ (8002544 <_sbrk+0x68>)
 80024fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024fe:	4b10      	ldr	r3, [pc, #64]	@ (8002540 <_sbrk+0x64>)
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4413      	add	r3, r2
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	429a      	cmp	r2, r3
 800250a:	d207      	bcs.n	800251c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800250c:	f003 f8f2 	bl	80056f4 <__errno>
 8002510:	4603      	mov	r3, r0
 8002512:	220c      	movs	r2, #12
 8002514:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002516:	f04f 33ff 	mov.w	r3, #4294967295
 800251a:	e009      	b.n	8002530 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800251c:	4b08      	ldr	r3, [pc, #32]	@ (8002540 <_sbrk+0x64>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002522:	4b07      	ldr	r3, [pc, #28]	@ (8002540 <_sbrk+0x64>)
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4413      	add	r3, r2
 800252a:	4a05      	ldr	r2, [pc, #20]	@ (8002540 <_sbrk+0x64>)
 800252c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800252e:	68fb      	ldr	r3, [r7, #12]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3718      	adds	r7, #24
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	20020000 	.word	0x20020000
 800253c:	00000400 	.word	0x00000400
 8002540:	200002cc 	.word	0x200002cc
 8002544:	20000420 	.word	0x20000420

08002548 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800254c:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <SystemInit+0x20>)
 800254e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002552:	4a05      	ldr	r2, [pc, #20]	@ (8002568 <SystemInit+0x20>)
 8002554:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002558:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800255c:	bf00      	nop
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	e000ed00 	.word	0xe000ed00

0800256c <LL_TIM_EnableARRPreload>:
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	601a      	str	r2, [r3, #0]
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <LL_TIM_OC_EnableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	2b01      	cmp	r3, #1
 800259a:	d01c      	beq.n	80025d6 <LL_TIM_OC_EnableFast+0x4a>
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	2b04      	cmp	r3, #4
 80025a0:	d017      	beq.n	80025d2 <LL_TIM_OC_EnableFast+0x46>
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	2b10      	cmp	r3, #16
 80025a6:	d012      	beq.n	80025ce <LL_TIM_OC_EnableFast+0x42>
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	2b40      	cmp	r3, #64	@ 0x40
 80025ac:	d00d      	beq.n	80025ca <LL_TIM_OC_EnableFast+0x3e>
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025b4:	d007      	beq.n	80025c6 <LL_TIM_OC_EnableFast+0x3a>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025bc:	d101      	bne.n	80025c2 <LL_TIM_OC_EnableFast+0x36>
 80025be:	2305      	movs	r3, #5
 80025c0:	e00a      	b.n	80025d8 <LL_TIM_OC_EnableFast+0x4c>
 80025c2:	2306      	movs	r3, #6
 80025c4:	e008      	b.n	80025d8 <LL_TIM_OC_EnableFast+0x4c>
 80025c6:	2304      	movs	r3, #4
 80025c8:	e006      	b.n	80025d8 <LL_TIM_OC_EnableFast+0x4c>
 80025ca:	2303      	movs	r3, #3
 80025cc:	e004      	b.n	80025d8 <LL_TIM_OC_EnableFast+0x4c>
 80025ce:	2302      	movs	r3, #2
 80025d0:	e002      	b.n	80025d8 <LL_TIM_OC_EnableFast+0x4c>
 80025d2:	2301      	movs	r3, #1
 80025d4:	e000      	b.n	80025d8 <LL_TIM_OC_EnableFast+0x4c>
 80025d6:	2300      	movs	r3, #0
 80025d8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	3318      	adds	r3, #24
 80025de:	4619      	mov	r1, r3
 80025e0:	7bfb      	ldrb	r3, [r7, #15]
 80025e2:	4a0a      	ldr	r2, [pc, #40]	@ (800260c <LL_TIM_OC_EnableFast+0x80>)
 80025e4:	5cd3      	ldrb	r3, [r2, r3]
 80025e6:	440b      	add	r3, r1
 80025e8:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	7bfb      	ldrb	r3, [r7, #15]
 80025f0:	4907      	ldr	r1, [pc, #28]	@ (8002610 <LL_TIM_OC_EnableFast+0x84>)
 80025f2:	5ccb      	ldrb	r3, [r1, r3]
 80025f4:	4619      	mov	r1, r3
 80025f6:	2304      	movs	r3, #4
 80025f8:	408b      	lsls	r3, r1
 80025fa:	431a      	orrs	r2, r3
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	601a      	str	r2, [r3, #0]

}
 8002600:	bf00      	nop
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	08008100 	.word	0x08008100
 8002610:	08008108 	.word	0x08008108

08002614 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d01c      	beq.n	800265e <LL_TIM_OC_EnablePreload+0x4a>
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	2b04      	cmp	r3, #4
 8002628:	d017      	beq.n	800265a <LL_TIM_OC_EnablePreload+0x46>
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	2b10      	cmp	r3, #16
 800262e:	d012      	beq.n	8002656 <LL_TIM_OC_EnablePreload+0x42>
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	2b40      	cmp	r3, #64	@ 0x40
 8002634:	d00d      	beq.n	8002652 <LL_TIM_OC_EnablePreload+0x3e>
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800263c:	d007      	beq.n	800264e <LL_TIM_OC_EnablePreload+0x3a>
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002644:	d101      	bne.n	800264a <LL_TIM_OC_EnablePreload+0x36>
 8002646:	2305      	movs	r3, #5
 8002648:	e00a      	b.n	8002660 <LL_TIM_OC_EnablePreload+0x4c>
 800264a:	2306      	movs	r3, #6
 800264c:	e008      	b.n	8002660 <LL_TIM_OC_EnablePreload+0x4c>
 800264e:	2304      	movs	r3, #4
 8002650:	e006      	b.n	8002660 <LL_TIM_OC_EnablePreload+0x4c>
 8002652:	2303      	movs	r3, #3
 8002654:	e004      	b.n	8002660 <LL_TIM_OC_EnablePreload+0x4c>
 8002656:	2302      	movs	r3, #2
 8002658:	e002      	b.n	8002660 <LL_TIM_OC_EnablePreload+0x4c>
 800265a:	2301      	movs	r3, #1
 800265c:	e000      	b.n	8002660 <LL_TIM_OC_EnablePreload+0x4c>
 800265e:	2300      	movs	r3, #0
 8002660:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	3318      	adds	r3, #24
 8002666:	4619      	mov	r1, r3
 8002668:	7bfb      	ldrb	r3, [r7, #15]
 800266a:	4a0a      	ldr	r2, [pc, #40]	@ (8002694 <LL_TIM_OC_EnablePreload+0x80>)
 800266c:	5cd3      	ldrb	r3, [r2, r3]
 800266e:	440b      	add	r3, r1
 8002670:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	7bfb      	ldrb	r3, [r7, #15]
 8002678:	4907      	ldr	r1, [pc, #28]	@ (8002698 <LL_TIM_OC_EnablePreload+0x84>)
 800267a:	5ccb      	ldrb	r3, [r1, r3]
 800267c:	4619      	mov	r1, r3
 800267e:	2308      	movs	r3, #8
 8002680:	408b      	lsls	r3, r1
 8002682:	431a      	orrs	r2, r3
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	601a      	str	r2, [r3, #0]
}
 8002688:	bf00      	nop
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	08008100 	.word	0x08008100
 8002698:	08008108 	.word	0x08008108

0800269c <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80026ae:	f023 0307 	bic.w	r3, r3, #7
 80026b2:	683a      	ldr	r2, [r7, #0]
 80026b4:	431a      	orrs	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	609a      	str	r2, [r3, #8]
}
 80026ba:	bf00      	nop
 80026bc:	370c      	adds	r7, #12
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr

080026c6 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80026c6:	b480      	push	{r7}
 80026c8:	b083      	sub	sp, #12
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
 80026ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	431a      	orrs	r2, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	605a      	str	r2, [r3, #4]
}
 80026e0:	bf00      	nop
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	609a      	str	r2, [r3, #8]
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <LL_AHB1_GRP1_EnableClock>:
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002714:	4b08      	ldr	r3, [pc, #32]	@ (8002738 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002716:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002718:	4907      	ldr	r1, [pc, #28]	@ (8002738 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4313      	orrs	r3, r2
 800271e:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002720:	4b05      	ldr	r3, [pc, #20]	@ (8002738 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002722:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4013      	ands	r3, r2
 8002728:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800272a:	68fb      	ldr	r3, [r7, #12]
}
 800272c:	bf00      	nop
 800272e:	3714      	adds	r7, #20
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	40023800 	.word	0x40023800

0800273c <LL_APB1_GRP1_EnableClock>:
{
 800273c:	b480      	push	{r7}
 800273e:	b085      	sub	sp, #20
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002744:	4b08      	ldr	r3, [pc, #32]	@ (8002768 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002746:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002748:	4907      	ldr	r1, [pc, #28]	@ (8002768 <LL_APB1_GRP1_EnableClock+0x2c>)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4313      	orrs	r3, r2
 800274e:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002750:	4b05      	ldr	r3, [pc, #20]	@ (8002768 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002752:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4013      	ands	r3, r2
 8002758:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800275a:	68fb      	ldr	r3, [r7, #12]
}
 800275c:	bf00      	nop
 800275e:	3714      	adds	r7, #20
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr
 8002768:	40023800 	.word	0x40023800

0800276c <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b094      	sub	sp, #80	@ 0x50
 8002770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002772:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002776:	2200      	movs	r2, #0
 8002778:	601a      	str	r2, [r3, #0]
 800277a:	605a      	str	r2, [r3, #4]
 800277c:	609a      	str	r2, [r3, #8]
 800277e:	60da      	str	r2, [r3, #12]
 8002780:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002782:	f107 031c 	add.w	r3, r7, #28
 8002786:	2220      	movs	r2, #32
 8002788:	2100      	movs	r1, #0
 800278a:	4618      	mov	r0, r3
 800278c:	f002 ff60 	bl	8005650 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002790:	1d3b      	adds	r3, r7, #4
 8002792:	2200      	movs	r2, #0
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	605a      	str	r2, [r3, #4]
 8002798:	609a      	str	r2, [r3, #8]
 800279a:	60da      	str	r2, [r3, #12]
 800279c:	611a      	str	r2, [r3, #16]
 800279e:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80027a0:	2002      	movs	r0, #2
 80027a2:	f7ff ffcb 	bl	800273c <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 999;
 80027a6:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80027aa:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80027ac:	2300      	movs	r3, #0
 80027ae:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 20;
 80027b0:	2314      	movs	r3, #20
 80027b2:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80027b4:	2300      	movs	r3, #0
 80027b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80027b8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80027bc:	4619      	mov	r1, r3
 80027be:	4822      	ldr	r0, [pc, #136]	@ (8002848 <MX_TIM3_Init+0xdc>)
 80027c0:	f001 fb7e 	bl	8003ec0 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 80027c4:	4820      	ldr	r0, [pc, #128]	@ (8002848 <MX_TIM3_Init+0xdc>)
 80027c6:	f7ff fed1 	bl	800256c <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 80027ca:	2100      	movs	r1, #0
 80027cc:	481e      	ldr	r0, [pc, #120]	@ (8002848 <MX_TIM3_Init+0xdc>)
 80027ce:	f7ff ff65 	bl	800269c <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 80027d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027d6:	481c      	ldr	r0, [pc, #112]	@ (8002848 <MX_TIM3_Init+0xdc>)
 80027d8:	f7ff ff1c 	bl	8002614 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80027dc:	2360      	movs	r3, #96	@ 0x60
 80027de:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80027e0:	2300      	movs	r3, #0
 80027e2:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80027e4:	2300      	movs	r3, #0
 80027e6:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 10;
 80027e8:	230a      	movs	r3, #10
 80027ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80027ec:	2300      	movs	r3, #0
 80027ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 80027f0:	f107 031c 	add.w	r3, r7, #28
 80027f4:	461a      	mov	r2, r3
 80027f6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027fa:	4813      	ldr	r0, [pc, #76]	@ (8002848 <MX_TIM3_Init+0xdc>)
 80027fc:	f001 fbfa 	bl	8003ff4 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8002800:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002804:	4810      	ldr	r0, [pc, #64]	@ (8002848 <MX_TIM3_Init+0xdc>)
 8002806:	f7ff fec1 	bl	800258c <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 800280a:	2100      	movs	r1, #0
 800280c:	480e      	ldr	r0, [pc, #56]	@ (8002848 <MX_TIM3_Init+0xdc>)
 800280e:	f7ff ff5a 	bl	80026c6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8002812:	480d      	ldr	r0, [pc, #52]	@ (8002848 <MX_TIM3_Init+0xdc>)
 8002814:	f7ff ff6a 	bl	80026ec <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002818:	2002      	movs	r0, #2
 800281a:	f7ff ff77 	bl	800270c <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 800281e:	2302      	movs	r3, #2
 8002820:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002822:	2302      	movs	r3, #2
 8002824:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002826:	2300      	movs	r3, #0
 8002828:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800282a:	2300      	movs	r3, #0
 800282c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800282e:	2300      	movs	r3, #0
 8002830:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002832:	2302      	movs	r3, #2
 8002834:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002836:	1d3b      	adds	r3, r7, #4
 8002838:	4619      	mov	r1, r3
 800283a:	4804      	ldr	r0, [pc, #16]	@ (800284c <MX_TIM3_Init+0xe0>)
 800283c:	f001 f89d 	bl	800397a <LL_GPIO_Init>

}
 8002840:	bf00      	nop
 8002842:	3750      	adds	r7, #80	@ 0x50
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	40000400 	.word	0x40000400
 800284c:	40020400 	.word	0x40020400

08002850 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002854:	4b04      	ldr	r3, [pc, #16]	@ (8002868 <__NVIC_GetPriorityGrouping+0x18>)
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	0a1b      	lsrs	r3, r3, #8
 800285a:	f003 0307 	and.w	r3, r3, #7
}
 800285e:	4618      	mov	r0, r3
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr
 8002868:	e000ed00 	.word	0xe000ed00

0800286c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	4603      	mov	r3, r0
 8002874:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287a:	2b00      	cmp	r3, #0
 800287c:	db0b      	blt.n	8002896 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800287e:	79fb      	ldrb	r3, [r7, #7]
 8002880:	f003 021f 	and.w	r2, r3, #31
 8002884:	4907      	ldr	r1, [pc, #28]	@ (80028a4 <__NVIC_EnableIRQ+0x38>)
 8002886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800288a:	095b      	lsrs	r3, r3, #5
 800288c:	2001      	movs	r0, #1
 800288e:	fa00 f202 	lsl.w	r2, r0, r2
 8002892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002896:	bf00      	nop
 8002898:	370c      	adds	r7, #12
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	e000e100 	.word	0xe000e100

080028a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4603      	mov	r3, r0
 80028b0:	6039      	str	r1, [r7, #0]
 80028b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	db0a      	blt.n	80028d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	b2da      	uxtb	r2, r3
 80028c0:	490c      	ldr	r1, [pc, #48]	@ (80028f4 <__NVIC_SetPriority+0x4c>)
 80028c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c6:	0112      	lsls	r2, r2, #4
 80028c8:	b2d2      	uxtb	r2, r2
 80028ca:	440b      	add	r3, r1
 80028cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028d0:	e00a      	b.n	80028e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	b2da      	uxtb	r2, r3
 80028d6:	4908      	ldr	r1, [pc, #32]	@ (80028f8 <__NVIC_SetPriority+0x50>)
 80028d8:	79fb      	ldrb	r3, [r7, #7]
 80028da:	f003 030f 	and.w	r3, r3, #15
 80028de:	3b04      	subs	r3, #4
 80028e0:	0112      	lsls	r2, r2, #4
 80028e2:	b2d2      	uxtb	r2, r2
 80028e4:	440b      	add	r3, r1
 80028e6:	761a      	strb	r2, [r3, #24]
}
 80028e8:	bf00      	nop
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr
 80028f4:	e000e100 	.word	0xe000e100
 80028f8:	e000ed00 	.word	0xe000ed00

080028fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b089      	sub	sp, #36	@ 0x24
 8002900:	af00      	add	r7, sp, #0
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f003 0307 	and.w	r3, r3, #7
 800290e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	f1c3 0307 	rsb	r3, r3, #7
 8002916:	2b04      	cmp	r3, #4
 8002918:	bf28      	it	cs
 800291a:	2304      	movcs	r3, #4
 800291c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	3304      	adds	r3, #4
 8002922:	2b06      	cmp	r3, #6
 8002924:	d902      	bls.n	800292c <NVIC_EncodePriority+0x30>
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	3b03      	subs	r3, #3
 800292a:	e000      	b.n	800292e <NVIC_EncodePriority+0x32>
 800292c:	2300      	movs	r3, #0
 800292e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002930:	f04f 32ff 	mov.w	r2, #4294967295
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	43da      	mvns	r2, r3
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	401a      	ands	r2, r3
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002944:	f04f 31ff 	mov.w	r1, #4294967295
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	fa01 f303 	lsl.w	r3, r1, r3
 800294e:	43d9      	mvns	r1, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002954:	4313      	orrs	r3, r2
         );
}
 8002956:	4618      	mov	r0, r3
 8002958:	3724      	adds	r7, #36	@ 0x24
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr

08002962 <LL_USART_Enable>:
{
 8002962:	b480      	push	{r7}
 8002964:	b083      	sub	sp, #12
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	60da      	str	r2, [r3, #12]
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <LL_USART_ConfigAsyncMode>:
{
 8002982:	b480      	push	{r7}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	691b      	ldr	r3, [r3, #16]
 800298e:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	695b      	ldr	r3, [r3, #20]
 800299a:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	615a      	str	r2, [r3, #20]
}
 80029a2:	bf00      	nop
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
	...

080029b0 <LL_AHB1_GRP1_EnableClock>:
{
 80029b0:	b480      	push	{r7}
 80029b2:	b085      	sub	sp, #20
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80029b8:	4b08      	ldr	r3, [pc, #32]	@ (80029dc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80029ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029bc:	4907      	ldr	r1, [pc, #28]	@ (80029dc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80029c4:	4b05      	ldr	r3, [pc, #20]	@ (80029dc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80029c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4013      	ands	r3, r2
 80029cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029ce:	68fb      	ldr	r3, [r7, #12]
}
 80029d0:	bf00      	nop
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	40023800 	.word	0x40023800

080029e0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80029e8:	4b08      	ldr	r3, [pc, #32]	@ (8002a0c <LL_APB2_GRP1_EnableClock+0x2c>)
 80029ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029ec:	4907      	ldr	r1, [pc, #28]	@ (8002a0c <LL_APB2_GRP1_EnableClock+0x2c>)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80029f4:	4b05      	ldr	r3, [pc, #20]	@ (8002a0c <LL_APB2_GRP1_EnableClock+0x2c>)
 80029f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	4013      	ands	r3, r2
 80029fc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029fe:	68fb      	ldr	r3, [r7, #12]
}
 8002a00:	bf00      	nop
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr
 8002a0c:	40023800 	.word	0x40023800

08002a10 <MX_USART6_UART_Init>:
/* USER CODE END 0 */

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b08e      	sub	sp, #56	@ 0x38
 8002a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002a16:	f107 031c 	add.w	r3, r7, #28
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	605a      	str	r2, [r3, #4]
 8002a20:	609a      	str	r2, [r3, #8]
 8002a22:	60da      	str	r2, [r3, #12]
 8002a24:	611a      	str	r2, [r3, #16]
 8002a26:	615a      	str	r2, [r3, #20]
 8002a28:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a2a:	1d3b      	adds	r3, r7, #4
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	601a      	str	r2, [r3, #0]
 8002a30:	605a      	str	r2, [r3, #4]
 8002a32:	609a      	str	r2, [r3, #8]
 8002a34:	60da      	str	r2, [r3, #12]
 8002a36:	611a      	str	r2, [r3, #16]
 8002a38:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8002a3a:	2020      	movs	r0, #32
 8002a3c:	f7ff ffd0 	bl	80029e0 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002a40:	2004      	movs	r0, #4
 8002a42:	f7ff ffb5 	bl	80029b0 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002a46:	23c0      	movs	r3, #192	@ 0xc0
 8002a48:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a52:	2300      	movs	r3, #0
 8002a54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a56:	2300      	movs	r3, #0
 8002a58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002a5a:	2308      	movs	r3, #8
 8002a5c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a5e:	1d3b      	adds	r3, r7, #4
 8002a60:	4619      	mov	r1, r3
 8002a62:	4819      	ldr	r0, [pc, #100]	@ (8002ac8 <MX_USART6_UART_Init+0xb8>)
 8002a64:	f000 ff89 	bl	800397a <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002a68:	f7ff fef2 	bl	8002850 <__NVIC_GetPriorityGrouping>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2200      	movs	r2, #0
 8002a70:	2100      	movs	r1, #0
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff ff42 	bl	80028fc <NVIC_EncodePriority>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	2047      	movs	r0, #71	@ 0x47
 8002a7e:	f7ff ff13 	bl	80028a8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8002a82:	2047      	movs	r0, #71	@ 0x47
 8002a84:	f7ff fef2 	bl	800286c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 921600;
 8002a88:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
 8002a8c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002a92:	2300      	movs	r3, #0
 8002a94:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002a96:	2300      	movs	r3, #0
 8002a98:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002a9a:	230c      	movs	r3, #12
 8002a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8002aa6:	f107 031c 	add.w	r3, r7, #28
 8002aaa:	4619      	mov	r1, r3
 8002aac:	4807      	ldr	r0, [pc, #28]	@ (8002acc <MX_USART6_UART_Init+0xbc>)
 8002aae:	f001 feef 	bl	8004890 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8002ab2:	4806      	ldr	r0, [pc, #24]	@ (8002acc <MX_USART6_UART_Init+0xbc>)
 8002ab4:	f7ff ff65 	bl	8002982 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8002ab8:	4804      	ldr	r0, [pc, #16]	@ (8002acc <MX_USART6_UART_Init+0xbc>)
 8002aba:	f7ff ff52 	bl	8002962 <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002abe:	bf00      	nop
 8002ac0:	3738      	adds	r7, #56	@ 0x38
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	40020800 	.word	0x40020800
 8002acc:	40011400 	.word	0x40011400

08002ad0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002ad0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b08 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002ad4:	f7ff fd38 	bl	8002548 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ad8:	480c      	ldr	r0, [pc, #48]	@ (8002b0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ada:	490d      	ldr	r1, [pc, #52]	@ (8002b10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002adc:	4a0d      	ldr	r2, [pc, #52]	@ (8002b14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ade:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ae0:	e002      	b.n	8002ae8 <LoopCopyDataInit>

08002ae2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ae2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ae4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ae6:	3304      	adds	r3, #4

08002ae8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ae8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002aea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002aec:	d3f9      	bcc.n	8002ae2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002aee:	4a0a      	ldr	r2, [pc, #40]	@ (8002b18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002af0:	4c0a      	ldr	r4, [pc, #40]	@ (8002b1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002af2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002af4:	e001      	b.n	8002afa <LoopFillZerobss>

08002af6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002af6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002af8:	3204      	adds	r2, #4

08002afa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002afa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002afc:	d3fb      	bcc.n	8002af6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002afe:	f002 fdff 	bl	8005700 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b02:	f7ff fa39 	bl	8001f78 <main>
  bx  lr    
 8002b06:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002b08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b10:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002b14:	080084e4 	.word	0x080084e4
  ldr r2, =_sbss
 8002b18:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002b1c:	20000420 	.word	0x20000420

08002b20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b20:	e7fe      	b.n	8002b20 <ADC_IRQHandler>
	...

08002b24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b28:	4b0e      	ldr	r3, [pc, #56]	@ (8002b64 <HAL_Init+0x40>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b64 <HAL_Init+0x40>)
 8002b2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b34:	4b0b      	ldr	r3, [pc, #44]	@ (8002b64 <HAL_Init+0x40>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a0a      	ldr	r2, [pc, #40]	@ (8002b64 <HAL_Init+0x40>)
 8002b3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b40:	4b08      	ldr	r3, [pc, #32]	@ (8002b64 <HAL_Init+0x40>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a07      	ldr	r2, [pc, #28]	@ (8002b64 <HAL_Init+0x40>)
 8002b46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b4c:	2003      	movs	r0, #3
 8002b4e:	f000 f931 	bl	8002db4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b52:	200f      	movs	r0, #15
 8002b54:	f000 f808 	bl	8002b68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b58:	f7ff fba8 	bl	80022ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	40023c00 	.word	0x40023c00

08002b68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b70:	4b12      	ldr	r3, [pc, #72]	@ (8002bbc <HAL_InitTick+0x54>)
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	4b12      	ldr	r3, [pc, #72]	@ (8002bc0 <HAL_InitTick+0x58>)
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	4619      	mov	r1, r3
 8002b7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b86:	4618      	mov	r0, r3
 8002b88:	f000 f93b 	bl	8002e02 <HAL_SYSTICK_Config>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d001      	beq.n	8002b96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e00e      	b.n	8002bb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2b0f      	cmp	r3, #15
 8002b9a:	d80a      	bhi.n	8002bb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	6879      	ldr	r1, [r7, #4]
 8002ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ba4:	f000 f911 	bl	8002dca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ba8:	4a06      	ldr	r2, [pc, #24]	@ (8002bc4 <HAL_InitTick+0x5c>)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	e000      	b.n	8002bb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3708      	adds	r7, #8
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	20000004 	.word	0x20000004
 8002bc0:	2000000c 	.word	0x2000000c
 8002bc4:	20000008 	.word	0x20000008

08002bc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bcc:	4b06      	ldr	r3, [pc, #24]	@ (8002be8 <HAL_IncTick+0x20>)
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	4b06      	ldr	r3, [pc, #24]	@ (8002bec <HAL_IncTick+0x24>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	4a04      	ldr	r2, [pc, #16]	@ (8002bec <HAL_IncTick+0x24>)
 8002bda:	6013      	str	r3, [r2, #0]
}
 8002bdc:	bf00      	nop
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	2000000c 	.word	0x2000000c
 8002bec:	200002d0 	.word	0x200002d0

08002bf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  return uwTick;
 8002bf4:	4b03      	ldr	r3, [pc, #12]	@ (8002c04 <HAL_GetTick+0x14>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	200002d0 	.word	0x200002d0

08002c08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c10:	f7ff ffee 	bl	8002bf0 <HAL_GetTick>
 8002c14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c20:	d005      	beq.n	8002c2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c22:	4b0a      	ldr	r3, [pc, #40]	@ (8002c4c <HAL_Delay+0x44>)
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	461a      	mov	r2, r3
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c2e:	bf00      	nop
 8002c30:	f7ff ffde 	bl	8002bf0 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d8f7      	bhi.n	8002c30 <HAL_Delay+0x28>
  {
  }
}
 8002c40:	bf00      	nop
 8002c42:	bf00      	nop
 8002c44:	3710      	adds	r7, #16
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	2000000c 	.word	0x2000000c

08002c50 <__NVIC_SetPriorityGrouping>:
{
 8002c50:	b480      	push	{r7}
 8002c52:	b085      	sub	sp, #20
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f003 0307 	and.w	r3, r3, #7
 8002c5e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c60:	4b0c      	ldr	r3, [pc, #48]	@ (8002c94 <__NVIC_SetPriorityGrouping+0x44>)
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c66:	68ba      	ldr	r2, [r7, #8]
 8002c68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c82:	4a04      	ldr	r2, [pc, #16]	@ (8002c94 <__NVIC_SetPriorityGrouping+0x44>)
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	60d3      	str	r3, [r2, #12]
}
 8002c88:	bf00      	nop
 8002c8a:	3714      	adds	r7, #20
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr
 8002c94:	e000ed00 	.word	0xe000ed00

08002c98 <__NVIC_GetPriorityGrouping>:
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c9c:	4b04      	ldr	r3, [pc, #16]	@ (8002cb0 <__NVIC_GetPriorityGrouping+0x18>)
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	0a1b      	lsrs	r3, r3, #8
 8002ca2:	f003 0307 	and.w	r3, r3, #7
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr
 8002cb0:	e000ed00 	.word	0xe000ed00

08002cb4 <__NVIC_SetPriority>:
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	4603      	mov	r3, r0
 8002cbc:	6039      	str	r1, [r7, #0]
 8002cbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	db0a      	blt.n	8002cde <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	b2da      	uxtb	r2, r3
 8002ccc:	490c      	ldr	r1, [pc, #48]	@ (8002d00 <__NVIC_SetPriority+0x4c>)
 8002cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd2:	0112      	lsls	r2, r2, #4
 8002cd4:	b2d2      	uxtb	r2, r2
 8002cd6:	440b      	add	r3, r1
 8002cd8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002cdc:	e00a      	b.n	8002cf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	b2da      	uxtb	r2, r3
 8002ce2:	4908      	ldr	r1, [pc, #32]	@ (8002d04 <__NVIC_SetPriority+0x50>)
 8002ce4:	79fb      	ldrb	r3, [r7, #7]
 8002ce6:	f003 030f 	and.w	r3, r3, #15
 8002cea:	3b04      	subs	r3, #4
 8002cec:	0112      	lsls	r2, r2, #4
 8002cee:	b2d2      	uxtb	r2, r2
 8002cf0:	440b      	add	r3, r1
 8002cf2:	761a      	strb	r2, [r3, #24]
}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr
 8002d00:	e000e100 	.word	0xe000e100
 8002d04:	e000ed00 	.word	0xe000ed00

08002d08 <NVIC_EncodePriority>:
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b089      	sub	sp, #36	@ 0x24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f003 0307 	and.w	r3, r3, #7
 8002d1a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	f1c3 0307 	rsb	r3, r3, #7
 8002d22:	2b04      	cmp	r3, #4
 8002d24:	bf28      	it	cs
 8002d26:	2304      	movcs	r3, #4
 8002d28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	3304      	adds	r3, #4
 8002d2e:	2b06      	cmp	r3, #6
 8002d30:	d902      	bls.n	8002d38 <NVIC_EncodePriority+0x30>
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	3b03      	subs	r3, #3
 8002d36:	e000      	b.n	8002d3a <NVIC_EncodePriority+0x32>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	fa02 f303 	lsl.w	r3, r2, r3
 8002d46:	43da      	mvns	r2, r3
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	401a      	ands	r2, r3
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d50:	f04f 31ff 	mov.w	r1, #4294967295
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5a:	43d9      	mvns	r1, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d60:	4313      	orrs	r3, r2
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3724      	adds	r7, #36	@ 0x24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
	...

08002d70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d80:	d301      	bcc.n	8002d86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d82:	2301      	movs	r3, #1
 8002d84:	e00f      	b.n	8002da6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d86:	4a0a      	ldr	r2, [pc, #40]	@ (8002db0 <SysTick_Config+0x40>)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d8e:	210f      	movs	r1, #15
 8002d90:	f04f 30ff 	mov.w	r0, #4294967295
 8002d94:	f7ff ff8e 	bl	8002cb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d98:	4b05      	ldr	r3, [pc, #20]	@ (8002db0 <SysTick_Config+0x40>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d9e:	4b04      	ldr	r3, [pc, #16]	@ (8002db0 <SysTick_Config+0x40>)
 8002da0:	2207      	movs	r2, #7
 8002da2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	e000e010 	.word	0xe000e010

08002db4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f7ff ff47 	bl	8002c50 <__NVIC_SetPriorityGrouping>
}
 8002dc2:	bf00      	nop
 8002dc4:	3708      	adds	r7, #8
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b086      	sub	sp, #24
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	60b9      	str	r1, [r7, #8]
 8002dd4:	607a      	str	r2, [r7, #4]
 8002dd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ddc:	f7ff ff5c 	bl	8002c98 <__NVIC_GetPriorityGrouping>
 8002de0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	68b9      	ldr	r1, [r7, #8]
 8002de6:	6978      	ldr	r0, [r7, #20]
 8002de8:	f7ff ff8e 	bl	8002d08 <NVIC_EncodePriority>
 8002dec:	4602      	mov	r2, r0
 8002dee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002df2:	4611      	mov	r1, r2
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7ff ff5d 	bl	8002cb4 <__NVIC_SetPriority>
}
 8002dfa:	bf00      	nop
 8002dfc:	3718      	adds	r7, #24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}

08002e02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e02:	b580      	push	{r7, lr}
 8002e04:	b082      	sub	sp, #8
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f7ff ffb0 	bl	8002d70 <SysTick_Config>
 8002e10:	4603      	mov	r3, r0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3708      	adds	r7, #8
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
	...

08002e1c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d101      	bne.n	8002e2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e267      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d075      	beq.n	8002f26 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e3a:	4b88      	ldr	r3, [pc, #544]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f003 030c 	and.w	r3, r3, #12
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	d00c      	beq.n	8002e60 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e46:	4b85      	ldr	r3, [pc, #532]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e4e:	2b08      	cmp	r3, #8
 8002e50:	d112      	bne.n	8002e78 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e52:	4b82      	ldr	r3, [pc, #520]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e5e:	d10b      	bne.n	8002e78 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e60:	4b7e      	ldr	r3, [pc, #504]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d05b      	beq.n	8002f24 <HAL_RCC_OscConfig+0x108>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d157      	bne.n	8002f24 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e242      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e80:	d106      	bne.n	8002e90 <HAL_RCC_OscConfig+0x74>
 8002e82:	4b76      	ldr	r3, [pc, #472]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a75      	ldr	r2, [pc, #468]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002e88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e8c:	6013      	str	r3, [r2, #0]
 8002e8e:	e01d      	b.n	8002ecc <HAL_RCC_OscConfig+0xb0>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e98:	d10c      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x98>
 8002e9a:	4b70      	ldr	r3, [pc, #448]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a6f      	ldr	r2, [pc, #444]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002ea0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ea4:	6013      	str	r3, [r2, #0]
 8002ea6:	4b6d      	ldr	r3, [pc, #436]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a6c      	ldr	r2, [pc, #432]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002eac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eb0:	6013      	str	r3, [r2, #0]
 8002eb2:	e00b      	b.n	8002ecc <HAL_RCC_OscConfig+0xb0>
 8002eb4:	4b69      	ldr	r3, [pc, #420]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a68      	ldr	r2, [pc, #416]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002eba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ebe:	6013      	str	r3, [r2, #0]
 8002ec0:	4b66      	ldr	r3, [pc, #408]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a65      	ldr	r2, [pc, #404]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002ec6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002eca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d013      	beq.n	8002efc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed4:	f7ff fe8c 	bl	8002bf0 <HAL_GetTick>
 8002ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eda:	e008      	b.n	8002eee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002edc:	f7ff fe88 	bl	8002bf0 <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	2b64      	cmp	r3, #100	@ 0x64
 8002ee8:	d901      	bls.n	8002eee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	e207      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eee:	4b5b      	ldr	r3, [pc, #364]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d0f0      	beq.n	8002edc <HAL_RCC_OscConfig+0xc0>
 8002efa:	e014      	b.n	8002f26 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002efc:	f7ff fe78 	bl	8002bf0 <HAL_GetTick>
 8002f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f02:	e008      	b.n	8002f16 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f04:	f7ff fe74 	bl	8002bf0 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	2b64      	cmp	r3, #100	@ 0x64
 8002f10:	d901      	bls.n	8002f16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f12:	2303      	movs	r3, #3
 8002f14:	e1f3      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f16:	4b51      	ldr	r3, [pc, #324]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d1f0      	bne.n	8002f04 <HAL_RCC_OscConfig+0xe8>
 8002f22:	e000      	b.n	8002f26 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0302 	and.w	r3, r3, #2
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d063      	beq.n	8002ffa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f32:	4b4a      	ldr	r3, [pc, #296]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f003 030c 	and.w	r3, r3, #12
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d00b      	beq.n	8002f56 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f3e:	4b47      	ldr	r3, [pc, #284]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f46:	2b08      	cmp	r3, #8
 8002f48:	d11c      	bne.n	8002f84 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f4a:	4b44      	ldr	r3, [pc, #272]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d116      	bne.n	8002f84 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f56:	4b41      	ldr	r3, [pc, #260]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0302 	and.w	r3, r3, #2
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d005      	beq.n	8002f6e <HAL_RCC_OscConfig+0x152>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d001      	beq.n	8002f6e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e1c7      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f6e:	4b3b      	ldr	r3, [pc, #236]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	691b      	ldr	r3, [r3, #16]
 8002f7a:	00db      	lsls	r3, r3, #3
 8002f7c:	4937      	ldr	r1, [pc, #220]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f82:	e03a      	b.n	8002ffa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d020      	beq.n	8002fce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f8c:	4b34      	ldr	r3, [pc, #208]	@ (8003060 <HAL_RCC_OscConfig+0x244>)
 8002f8e:	2201      	movs	r2, #1
 8002f90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f92:	f7ff fe2d 	bl	8002bf0 <HAL_GetTick>
 8002f96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f98:	e008      	b.n	8002fac <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f9a:	f7ff fe29 	bl	8002bf0 <HAL_GetTick>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d901      	bls.n	8002fac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	e1a8      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fac:	4b2b      	ldr	r3, [pc, #172]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d0f0      	beq.n	8002f9a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fb8:	4b28      	ldr	r3, [pc, #160]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	691b      	ldr	r3, [r3, #16]
 8002fc4:	00db      	lsls	r3, r3, #3
 8002fc6:	4925      	ldr	r1, [pc, #148]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	600b      	str	r3, [r1, #0]
 8002fcc:	e015      	b.n	8002ffa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fce:	4b24      	ldr	r3, [pc, #144]	@ (8003060 <HAL_RCC_OscConfig+0x244>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd4:	f7ff fe0c 	bl	8002bf0 <HAL_GetTick>
 8002fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fda:	e008      	b.n	8002fee <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fdc:	f7ff fe08 	bl	8002bf0 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e187      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fee:	4b1b      	ldr	r3, [pc, #108]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1f0      	bne.n	8002fdc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0308 	and.w	r3, r3, #8
 8003002:	2b00      	cmp	r3, #0
 8003004:	d036      	beq.n	8003074 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	695b      	ldr	r3, [r3, #20]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d016      	beq.n	800303c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800300e:	4b15      	ldr	r3, [pc, #84]	@ (8003064 <HAL_RCC_OscConfig+0x248>)
 8003010:	2201      	movs	r2, #1
 8003012:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003014:	f7ff fdec 	bl	8002bf0 <HAL_GetTick>
 8003018:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800301a:	e008      	b.n	800302e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800301c:	f7ff fde8 	bl	8002bf0 <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	2b02      	cmp	r3, #2
 8003028:	d901      	bls.n	800302e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800302a:	2303      	movs	r3, #3
 800302c:	e167      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800302e:	4b0b      	ldr	r3, [pc, #44]	@ (800305c <HAL_RCC_OscConfig+0x240>)
 8003030:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d0f0      	beq.n	800301c <HAL_RCC_OscConfig+0x200>
 800303a:	e01b      	b.n	8003074 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800303c:	4b09      	ldr	r3, [pc, #36]	@ (8003064 <HAL_RCC_OscConfig+0x248>)
 800303e:	2200      	movs	r2, #0
 8003040:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003042:	f7ff fdd5 	bl	8002bf0 <HAL_GetTick>
 8003046:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003048:	e00e      	b.n	8003068 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800304a:	f7ff fdd1 	bl	8002bf0 <HAL_GetTick>
 800304e:	4602      	mov	r2, r0
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	2b02      	cmp	r3, #2
 8003056:	d907      	bls.n	8003068 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e150      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
 800305c:	40023800 	.word	0x40023800
 8003060:	42470000 	.word	0x42470000
 8003064:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003068:	4b88      	ldr	r3, [pc, #544]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 800306a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800306c:	f003 0302 	and.w	r3, r3, #2
 8003070:	2b00      	cmp	r3, #0
 8003072:	d1ea      	bne.n	800304a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b00      	cmp	r3, #0
 800307e:	f000 8097 	beq.w	80031b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003082:	2300      	movs	r3, #0
 8003084:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003086:	4b81      	ldr	r3, [pc, #516]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 8003088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d10f      	bne.n	80030b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003092:	2300      	movs	r3, #0
 8003094:	60bb      	str	r3, [r7, #8]
 8003096:	4b7d      	ldr	r3, [pc, #500]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 8003098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309a:	4a7c      	ldr	r2, [pc, #496]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 800309c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80030a2:	4b7a      	ldr	r3, [pc, #488]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 80030a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030aa:	60bb      	str	r3, [r7, #8]
 80030ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030ae:	2301      	movs	r3, #1
 80030b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030b2:	4b77      	ldr	r3, [pc, #476]	@ (8003290 <HAL_RCC_OscConfig+0x474>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d118      	bne.n	80030f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030be:	4b74      	ldr	r3, [pc, #464]	@ (8003290 <HAL_RCC_OscConfig+0x474>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a73      	ldr	r2, [pc, #460]	@ (8003290 <HAL_RCC_OscConfig+0x474>)
 80030c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030ca:	f7ff fd91 	bl	8002bf0 <HAL_GetTick>
 80030ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d0:	e008      	b.n	80030e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030d2:	f7ff fd8d 	bl	8002bf0 <HAL_GetTick>
 80030d6:	4602      	mov	r2, r0
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d901      	bls.n	80030e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e10c      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030e4:	4b6a      	ldr	r3, [pc, #424]	@ (8003290 <HAL_RCC_OscConfig+0x474>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d0f0      	beq.n	80030d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d106      	bne.n	8003106 <HAL_RCC_OscConfig+0x2ea>
 80030f8:	4b64      	ldr	r3, [pc, #400]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 80030fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030fc:	4a63      	ldr	r2, [pc, #396]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 80030fe:	f043 0301 	orr.w	r3, r3, #1
 8003102:	6713      	str	r3, [r2, #112]	@ 0x70
 8003104:	e01c      	b.n	8003140 <HAL_RCC_OscConfig+0x324>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	2b05      	cmp	r3, #5
 800310c:	d10c      	bne.n	8003128 <HAL_RCC_OscConfig+0x30c>
 800310e:	4b5f      	ldr	r3, [pc, #380]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 8003110:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003112:	4a5e      	ldr	r2, [pc, #376]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 8003114:	f043 0304 	orr.w	r3, r3, #4
 8003118:	6713      	str	r3, [r2, #112]	@ 0x70
 800311a:	4b5c      	ldr	r3, [pc, #368]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 800311c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800311e:	4a5b      	ldr	r2, [pc, #364]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 8003120:	f043 0301 	orr.w	r3, r3, #1
 8003124:	6713      	str	r3, [r2, #112]	@ 0x70
 8003126:	e00b      	b.n	8003140 <HAL_RCC_OscConfig+0x324>
 8003128:	4b58      	ldr	r3, [pc, #352]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 800312a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800312c:	4a57      	ldr	r2, [pc, #348]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 800312e:	f023 0301 	bic.w	r3, r3, #1
 8003132:	6713      	str	r3, [r2, #112]	@ 0x70
 8003134:	4b55      	ldr	r3, [pc, #340]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 8003136:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003138:	4a54      	ldr	r2, [pc, #336]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 800313a:	f023 0304 	bic.w	r3, r3, #4
 800313e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d015      	beq.n	8003174 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003148:	f7ff fd52 	bl	8002bf0 <HAL_GetTick>
 800314c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800314e:	e00a      	b.n	8003166 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003150:	f7ff fd4e 	bl	8002bf0 <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800315e:	4293      	cmp	r3, r2
 8003160:	d901      	bls.n	8003166 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e0cb      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003166:	4b49      	ldr	r3, [pc, #292]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 8003168:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800316a:	f003 0302 	and.w	r3, r3, #2
 800316e:	2b00      	cmp	r3, #0
 8003170:	d0ee      	beq.n	8003150 <HAL_RCC_OscConfig+0x334>
 8003172:	e014      	b.n	800319e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003174:	f7ff fd3c 	bl	8002bf0 <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800317a:	e00a      	b.n	8003192 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800317c:	f7ff fd38 	bl	8002bf0 <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	f241 3288 	movw	r2, #5000	@ 0x1388
 800318a:	4293      	cmp	r3, r2
 800318c:	d901      	bls.n	8003192 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e0b5      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003192:	4b3e      	ldr	r3, [pc, #248]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 8003194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1ee      	bne.n	800317c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800319e:	7dfb      	ldrb	r3, [r7, #23]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d105      	bne.n	80031b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031a4:	4b39      	ldr	r3, [pc, #228]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 80031a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a8:	4a38      	ldr	r2, [pc, #224]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 80031aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031ae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	699b      	ldr	r3, [r3, #24]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	f000 80a1 	beq.w	80032fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031ba:	4b34      	ldr	r3, [pc, #208]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f003 030c 	and.w	r3, r3, #12
 80031c2:	2b08      	cmp	r3, #8
 80031c4:	d05c      	beq.n	8003280 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d141      	bne.n	8003252 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031ce:	4b31      	ldr	r3, [pc, #196]	@ (8003294 <HAL_RCC_OscConfig+0x478>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d4:	f7ff fd0c 	bl	8002bf0 <HAL_GetTick>
 80031d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031da:	e008      	b.n	80031ee <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031dc:	f7ff fd08 	bl	8002bf0 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e087      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031ee:	4b27      	ldr	r3, [pc, #156]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1f0      	bne.n	80031dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	69da      	ldr	r2, [r3, #28]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6a1b      	ldr	r3, [r3, #32]
 8003202:	431a      	orrs	r2, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003208:	019b      	lsls	r3, r3, #6
 800320a:	431a      	orrs	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003210:	085b      	lsrs	r3, r3, #1
 8003212:	3b01      	subs	r3, #1
 8003214:	041b      	lsls	r3, r3, #16
 8003216:	431a      	orrs	r2, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800321c:	061b      	lsls	r3, r3, #24
 800321e:	491b      	ldr	r1, [pc, #108]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 8003220:	4313      	orrs	r3, r2
 8003222:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003224:	4b1b      	ldr	r3, [pc, #108]	@ (8003294 <HAL_RCC_OscConfig+0x478>)
 8003226:	2201      	movs	r2, #1
 8003228:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800322a:	f7ff fce1 	bl	8002bf0 <HAL_GetTick>
 800322e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003230:	e008      	b.n	8003244 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003232:	f7ff fcdd 	bl	8002bf0 <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	2b02      	cmp	r3, #2
 800323e:	d901      	bls.n	8003244 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e05c      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003244:	4b11      	ldr	r3, [pc, #68]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d0f0      	beq.n	8003232 <HAL_RCC_OscConfig+0x416>
 8003250:	e054      	b.n	80032fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003252:	4b10      	ldr	r3, [pc, #64]	@ (8003294 <HAL_RCC_OscConfig+0x478>)
 8003254:	2200      	movs	r2, #0
 8003256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003258:	f7ff fcca 	bl	8002bf0 <HAL_GetTick>
 800325c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800325e:	e008      	b.n	8003272 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003260:	f7ff fcc6 	bl	8002bf0 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	2b02      	cmp	r3, #2
 800326c:	d901      	bls.n	8003272 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e045      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003272:	4b06      	ldr	r3, [pc, #24]	@ (800328c <HAL_RCC_OscConfig+0x470>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d1f0      	bne.n	8003260 <HAL_RCC_OscConfig+0x444>
 800327e:	e03d      	b.n	80032fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	2b01      	cmp	r3, #1
 8003286:	d107      	bne.n	8003298 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e038      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
 800328c:	40023800 	.word	0x40023800
 8003290:	40007000 	.word	0x40007000
 8003294:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003298:	4b1b      	ldr	r3, [pc, #108]	@ (8003308 <HAL_RCC_OscConfig+0x4ec>)
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	699b      	ldr	r3, [r3, #24]
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d028      	beq.n	80032f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d121      	bne.n	80032f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032be:	429a      	cmp	r2, r3
 80032c0:	d11a      	bne.n	80032f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032c2:	68fa      	ldr	r2, [r7, #12]
 80032c4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80032c8:	4013      	ands	r3, r2
 80032ca:	687a      	ldr	r2, [r7, #4]
 80032cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80032ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d111      	bne.n	80032f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032de:	085b      	lsrs	r3, r3, #1
 80032e0:	3b01      	subs	r3, #1
 80032e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032e4:	429a      	cmp	r2, r3
 80032e6:	d107      	bne.n	80032f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d001      	beq.n	80032fc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e000      	b.n	80032fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3718      	adds	r7, #24
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	40023800 	.word	0x40023800

0800330c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d101      	bne.n	8003320 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e0cc      	b.n	80034ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003320:	4b68      	ldr	r3, [pc, #416]	@ (80034c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0307 	and.w	r3, r3, #7
 8003328:	683a      	ldr	r2, [r7, #0]
 800332a:	429a      	cmp	r2, r3
 800332c:	d90c      	bls.n	8003348 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800332e:	4b65      	ldr	r3, [pc, #404]	@ (80034c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003330:	683a      	ldr	r2, [r7, #0]
 8003332:	b2d2      	uxtb	r2, r2
 8003334:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003336:	4b63      	ldr	r3, [pc, #396]	@ (80034c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0307 	and.w	r3, r3, #7
 800333e:	683a      	ldr	r2, [r7, #0]
 8003340:	429a      	cmp	r2, r3
 8003342:	d001      	beq.n	8003348 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e0b8      	b.n	80034ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 0302 	and.w	r3, r3, #2
 8003350:	2b00      	cmp	r3, #0
 8003352:	d020      	beq.n	8003396 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0304 	and.w	r3, r3, #4
 800335c:	2b00      	cmp	r3, #0
 800335e:	d005      	beq.n	800336c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003360:	4b59      	ldr	r3, [pc, #356]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	4a58      	ldr	r2, [pc, #352]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003366:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800336a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 0308 	and.w	r3, r3, #8
 8003374:	2b00      	cmp	r3, #0
 8003376:	d005      	beq.n	8003384 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003378:	4b53      	ldr	r3, [pc, #332]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	4a52      	ldr	r2, [pc, #328]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 800337e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003382:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003384:	4b50      	ldr	r3, [pc, #320]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	494d      	ldr	r1, [pc, #308]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003392:	4313      	orrs	r3, r2
 8003394:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0301 	and.w	r3, r3, #1
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d044      	beq.n	800342c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d107      	bne.n	80033ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033aa:	4b47      	ldr	r3, [pc, #284]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d119      	bne.n	80033ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e07f      	b.n	80034ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d003      	beq.n	80033ca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033c6:	2b03      	cmp	r3, #3
 80033c8:	d107      	bne.n	80033da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ca:	4b3f      	ldr	r3, [pc, #252]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d109      	bne.n	80033ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e06f      	b.n	80034ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033da:	4b3b      	ldr	r3, [pc, #236]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d101      	bne.n	80033ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e067      	b.n	80034ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033ea:	4b37      	ldr	r3, [pc, #220]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f023 0203 	bic.w	r2, r3, #3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	4934      	ldr	r1, [pc, #208]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 80033f8:	4313      	orrs	r3, r2
 80033fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033fc:	f7ff fbf8 	bl	8002bf0 <HAL_GetTick>
 8003400:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003402:	e00a      	b.n	800341a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003404:	f7ff fbf4 	bl	8002bf0 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003412:	4293      	cmp	r3, r2
 8003414:	d901      	bls.n	800341a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e04f      	b.n	80034ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800341a:	4b2b      	ldr	r3, [pc, #172]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	f003 020c 	and.w	r2, r3, #12
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	429a      	cmp	r2, r3
 800342a:	d1eb      	bne.n	8003404 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800342c:	4b25      	ldr	r3, [pc, #148]	@ (80034c4 <HAL_RCC_ClockConfig+0x1b8>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0307 	and.w	r3, r3, #7
 8003434:	683a      	ldr	r2, [r7, #0]
 8003436:	429a      	cmp	r2, r3
 8003438:	d20c      	bcs.n	8003454 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800343a:	4b22      	ldr	r3, [pc, #136]	@ (80034c4 <HAL_RCC_ClockConfig+0x1b8>)
 800343c:	683a      	ldr	r2, [r7, #0]
 800343e:	b2d2      	uxtb	r2, r2
 8003440:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003442:	4b20      	ldr	r3, [pc, #128]	@ (80034c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0307 	and.w	r3, r3, #7
 800344a:	683a      	ldr	r2, [r7, #0]
 800344c:	429a      	cmp	r2, r3
 800344e:	d001      	beq.n	8003454 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e032      	b.n	80034ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	2b00      	cmp	r3, #0
 800345e:	d008      	beq.n	8003472 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003460:	4b19      	ldr	r3, [pc, #100]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	4916      	ldr	r1, [pc, #88]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 800346e:	4313      	orrs	r3, r2
 8003470:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0308 	and.w	r3, r3, #8
 800347a:	2b00      	cmp	r3, #0
 800347c:	d009      	beq.n	8003492 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800347e:	4b12      	ldr	r3, [pc, #72]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	00db      	lsls	r3, r3, #3
 800348c:	490e      	ldr	r1, [pc, #56]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 800348e:	4313      	orrs	r3, r2
 8003490:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003492:	f000 f821 	bl	80034d8 <HAL_RCC_GetSysClockFreq>
 8003496:	4602      	mov	r2, r0
 8003498:	4b0b      	ldr	r3, [pc, #44]	@ (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	091b      	lsrs	r3, r3, #4
 800349e:	f003 030f 	and.w	r3, r3, #15
 80034a2:	490a      	ldr	r1, [pc, #40]	@ (80034cc <HAL_RCC_ClockConfig+0x1c0>)
 80034a4:	5ccb      	ldrb	r3, [r1, r3]
 80034a6:	fa22 f303 	lsr.w	r3, r2, r3
 80034aa:	4a09      	ldr	r2, [pc, #36]	@ (80034d0 <HAL_RCC_ClockConfig+0x1c4>)
 80034ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80034ae:	4b09      	ldr	r3, [pc, #36]	@ (80034d4 <HAL_RCC_ClockConfig+0x1c8>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7ff fb58 	bl	8002b68 <HAL_InitTick>

  return HAL_OK;
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3710      	adds	r7, #16
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	40023c00 	.word	0x40023c00
 80034c8:	40023800 	.word	0x40023800
 80034cc:	080080e8 	.word	0x080080e8
 80034d0:	20000004 	.word	0x20000004
 80034d4:	20000008 	.word	0x20000008

080034d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034dc:	b094      	sub	sp, #80	@ 0x50
 80034de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80034e0:	2300      	movs	r3, #0
 80034e2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80034e4:	2300      	movs	r3, #0
 80034e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80034e8:	2300      	movs	r3, #0
 80034ea:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80034ec:	2300      	movs	r3, #0
 80034ee:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80034f0:	4b79      	ldr	r3, [pc, #484]	@ (80036d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f003 030c 	and.w	r3, r3, #12
 80034f8:	2b08      	cmp	r3, #8
 80034fa:	d00d      	beq.n	8003518 <HAL_RCC_GetSysClockFreq+0x40>
 80034fc:	2b08      	cmp	r3, #8
 80034fe:	f200 80e1 	bhi.w	80036c4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003502:	2b00      	cmp	r3, #0
 8003504:	d002      	beq.n	800350c <HAL_RCC_GetSysClockFreq+0x34>
 8003506:	2b04      	cmp	r3, #4
 8003508:	d003      	beq.n	8003512 <HAL_RCC_GetSysClockFreq+0x3a>
 800350a:	e0db      	b.n	80036c4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800350c:	4b73      	ldr	r3, [pc, #460]	@ (80036dc <HAL_RCC_GetSysClockFreq+0x204>)
 800350e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003510:	e0db      	b.n	80036ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003512:	4b73      	ldr	r3, [pc, #460]	@ (80036e0 <HAL_RCC_GetSysClockFreq+0x208>)
 8003514:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003516:	e0d8      	b.n	80036ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003518:	4b6f      	ldr	r3, [pc, #444]	@ (80036d8 <HAL_RCC_GetSysClockFreq+0x200>)
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003520:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003522:	4b6d      	ldr	r3, [pc, #436]	@ (80036d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d063      	beq.n	80035f6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800352e:	4b6a      	ldr	r3, [pc, #424]	@ (80036d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	099b      	lsrs	r3, r3, #6
 8003534:	2200      	movs	r2, #0
 8003536:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003538:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800353a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800353c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003540:	633b      	str	r3, [r7, #48]	@ 0x30
 8003542:	2300      	movs	r3, #0
 8003544:	637b      	str	r3, [r7, #52]	@ 0x34
 8003546:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800354a:	4622      	mov	r2, r4
 800354c:	462b      	mov	r3, r5
 800354e:	f04f 0000 	mov.w	r0, #0
 8003552:	f04f 0100 	mov.w	r1, #0
 8003556:	0159      	lsls	r1, r3, #5
 8003558:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800355c:	0150      	lsls	r0, r2, #5
 800355e:	4602      	mov	r2, r0
 8003560:	460b      	mov	r3, r1
 8003562:	4621      	mov	r1, r4
 8003564:	1a51      	subs	r1, r2, r1
 8003566:	6139      	str	r1, [r7, #16]
 8003568:	4629      	mov	r1, r5
 800356a:	eb63 0301 	sbc.w	r3, r3, r1
 800356e:	617b      	str	r3, [r7, #20]
 8003570:	f04f 0200 	mov.w	r2, #0
 8003574:	f04f 0300 	mov.w	r3, #0
 8003578:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800357c:	4659      	mov	r1, fp
 800357e:	018b      	lsls	r3, r1, #6
 8003580:	4651      	mov	r1, sl
 8003582:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003586:	4651      	mov	r1, sl
 8003588:	018a      	lsls	r2, r1, #6
 800358a:	4651      	mov	r1, sl
 800358c:	ebb2 0801 	subs.w	r8, r2, r1
 8003590:	4659      	mov	r1, fp
 8003592:	eb63 0901 	sbc.w	r9, r3, r1
 8003596:	f04f 0200 	mov.w	r2, #0
 800359a:	f04f 0300 	mov.w	r3, #0
 800359e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035aa:	4690      	mov	r8, r2
 80035ac:	4699      	mov	r9, r3
 80035ae:	4623      	mov	r3, r4
 80035b0:	eb18 0303 	adds.w	r3, r8, r3
 80035b4:	60bb      	str	r3, [r7, #8]
 80035b6:	462b      	mov	r3, r5
 80035b8:	eb49 0303 	adc.w	r3, r9, r3
 80035bc:	60fb      	str	r3, [r7, #12]
 80035be:	f04f 0200 	mov.w	r2, #0
 80035c2:	f04f 0300 	mov.w	r3, #0
 80035c6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80035ca:	4629      	mov	r1, r5
 80035cc:	024b      	lsls	r3, r1, #9
 80035ce:	4621      	mov	r1, r4
 80035d0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80035d4:	4621      	mov	r1, r4
 80035d6:	024a      	lsls	r2, r1, #9
 80035d8:	4610      	mov	r0, r2
 80035da:	4619      	mov	r1, r3
 80035dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035de:	2200      	movs	r2, #0
 80035e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80035e8:	f7fd fade 	bl	8000ba8 <__aeabi_uldivmod>
 80035ec:	4602      	mov	r2, r0
 80035ee:	460b      	mov	r3, r1
 80035f0:	4613      	mov	r3, r2
 80035f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035f4:	e058      	b.n	80036a8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035f6:	4b38      	ldr	r3, [pc, #224]	@ (80036d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	099b      	lsrs	r3, r3, #6
 80035fc:	2200      	movs	r2, #0
 80035fe:	4618      	mov	r0, r3
 8003600:	4611      	mov	r1, r2
 8003602:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003606:	623b      	str	r3, [r7, #32]
 8003608:	2300      	movs	r3, #0
 800360a:	627b      	str	r3, [r7, #36]	@ 0x24
 800360c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003610:	4642      	mov	r2, r8
 8003612:	464b      	mov	r3, r9
 8003614:	f04f 0000 	mov.w	r0, #0
 8003618:	f04f 0100 	mov.w	r1, #0
 800361c:	0159      	lsls	r1, r3, #5
 800361e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003622:	0150      	lsls	r0, r2, #5
 8003624:	4602      	mov	r2, r0
 8003626:	460b      	mov	r3, r1
 8003628:	4641      	mov	r1, r8
 800362a:	ebb2 0a01 	subs.w	sl, r2, r1
 800362e:	4649      	mov	r1, r9
 8003630:	eb63 0b01 	sbc.w	fp, r3, r1
 8003634:	f04f 0200 	mov.w	r2, #0
 8003638:	f04f 0300 	mov.w	r3, #0
 800363c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003640:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003644:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003648:	ebb2 040a 	subs.w	r4, r2, sl
 800364c:	eb63 050b 	sbc.w	r5, r3, fp
 8003650:	f04f 0200 	mov.w	r2, #0
 8003654:	f04f 0300 	mov.w	r3, #0
 8003658:	00eb      	lsls	r3, r5, #3
 800365a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800365e:	00e2      	lsls	r2, r4, #3
 8003660:	4614      	mov	r4, r2
 8003662:	461d      	mov	r5, r3
 8003664:	4643      	mov	r3, r8
 8003666:	18e3      	adds	r3, r4, r3
 8003668:	603b      	str	r3, [r7, #0]
 800366a:	464b      	mov	r3, r9
 800366c:	eb45 0303 	adc.w	r3, r5, r3
 8003670:	607b      	str	r3, [r7, #4]
 8003672:	f04f 0200 	mov.w	r2, #0
 8003676:	f04f 0300 	mov.w	r3, #0
 800367a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800367e:	4629      	mov	r1, r5
 8003680:	028b      	lsls	r3, r1, #10
 8003682:	4621      	mov	r1, r4
 8003684:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003688:	4621      	mov	r1, r4
 800368a:	028a      	lsls	r2, r1, #10
 800368c:	4610      	mov	r0, r2
 800368e:	4619      	mov	r1, r3
 8003690:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003692:	2200      	movs	r2, #0
 8003694:	61bb      	str	r3, [r7, #24]
 8003696:	61fa      	str	r2, [r7, #28]
 8003698:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800369c:	f7fd fa84 	bl	8000ba8 <__aeabi_uldivmod>
 80036a0:	4602      	mov	r2, r0
 80036a2:	460b      	mov	r3, r1
 80036a4:	4613      	mov	r3, r2
 80036a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80036a8:	4b0b      	ldr	r3, [pc, #44]	@ (80036d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	0c1b      	lsrs	r3, r3, #16
 80036ae:	f003 0303 	and.w	r3, r3, #3
 80036b2:	3301      	adds	r3, #1
 80036b4:	005b      	lsls	r3, r3, #1
 80036b6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80036b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80036ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036c2:	e002      	b.n	80036ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036c4:	4b05      	ldr	r3, [pc, #20]	@ (80036dc <HAL_RCC_GetSysClockFreq+0x204>)
 80036c6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3750      	adds	r7, #80	@ 0x50
 80036d0:	46bd      	mov	sp, r7
 80036d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036d6:	bf00      	nop
 80036d8:	40023800 	.word	0x40023800
 80036dc:	00f42400 	.word	0x00f42400
 80036e0:	007a1200 	.word	0x007a1200

080036e4 <LL_GPIO_SetPinMode>:
{
 80036e4:	b480      	push	{r7}
 80036e6:	b08b      	sub	sp, #44	@ 0x2c
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	fa93 f3a3 	rbit	r3, r3
 80036fe:	613b      	str	r3, [r7, #16]
  return result;
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003704:	69bb      	ldr	r3, [r7, #24]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d101      	bne.n	800370e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800370a:	2320      	movs	r3, #32
 800370c:	e003      	b.n	8003716 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	fab3 f383 	clz	r3, r3
 8003714:	b2db      	uxtb	r3, r3
 8003716:	005b      	lsls	r3, r3, #1
 8003718:	2103      	movs	r1, #3
 800371a:	fa01 f303 	lsl.w	r3, r1, r3
 800371e:	43db      	mvns	r3, r3
 8003720:	401a      	ands	r2, r3
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003726:	6a3b      	ldr	r3, [r7, #32]
 8003728:	fa93 f3a3 	rbit	r3, r3
 800372c:	61fb      	str	r3, [r7, #28]
  return result;
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003734:	2b00      	cmp	r3, #0
 8003736:	d101      	bne.n	800373c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8003738:	2320      	movs	r3, #32
 800373a:	e003      	b.n	8003744 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800373c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800373e:	fab3 f383 	clz	r3, r3
 8003742:	b2db      	uxtb	r3, r3
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	6879      	ldr	r1, [r7, #4]
 8003748:	fa01 f303 	lsl.w	r3, r1, r3
 800374c:	431a      	orrs	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	601a      	str	r2, [r3, #0]
}
 8003752:	bf00      	nop
 8003754:	372c      	adds	r7, #44	@ 0x2c
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr

0800375e <LL_GPIO_SetPinOutputType>:
{
 800375e:	b480      	push	{r7}
 8003760:	b085      	sub	sp, #20
 8003762:	af00      	add	r7, sp, #0
 8003764:	60f8      	str	r0, [r7, #12]
 8003766:	60b9      	str	r1, [r7, #8]
 8003768:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	43db      	mvns	r3, r3
 8003772:	401a      	ands	r2, r3
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	6879      	ldr	r1, [r7, #4]
 8003778:	fb01 f303 	mul.w	r3, r1, r3
 800377c:	431a      	orrs	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	605a      	str	r2, [r3, #4]
}
 8003782:	bf00      	nop
 8003784:	3714      	adds	r7, #20
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr

0800378e <LL_GPIO_SetPinSpeed>:
{
 800378e:	b480      	push	{r7}
 8003790:	b08b      	sub	sp, #44	@ 0x2c
 8003792:	af00      	add	r7, sp, #0
 8003794:	60f8      	str	r0, [r7, #12]
 8003796:	60b9      	str	r1, [r7, #8]
 8003798:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	689a      	ldr	r2, [r3, #8]
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	fa93 f3a3 	rbit	r3, r3
 80037a8:	613b      	str	r3, [r7, #16]
  return result;
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d101      	bne.n	80037b8 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80037b4:	2320      	movs	r3, #32
 80037b6:	e003      	b.n	80037c0 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80037b8:	69bb      	ldr	r3, [r7, #24]
 80037ba:	fab3 f383 	clz	r3, r3
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	005b      	lsls	r3, r3, #1
 80037c2:	2103      	movs	r1, #3
 80037c4:	fa01 f303 	lsl.w	r3, r1, r3
 80037c8:	43db      	mvns	r3, r3
 80037ca:	401a      	ands	r2, r3
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d0:	6a3b      	ldr	r3, [r7, #32]
 80037d2:	fa93 f3a3 	rbit	r3, r3
 80037d6:	61fb      	str	r3, [r7, #28]
  return result;
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80037dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80037e2:	2320      	movs	r3, #32
 80037e4:	e003      	b.n	80037ee <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80037e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e8:	fab3 f383 	clz	r3, r3
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	005b      	lsls	r3, r3, #1
 80037f0:	6879      	ldr	r1, [r7, #4]
 80037f2:	fa01 f303 	lsl.w	r3, r1, r3
 80037f6:	431a      	orrs	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	609a      	str	r2, [r3, #8]
}
 80037fc:	bf00      	nop
 80037fe:	372c      	adds	r7, #44	@ 0x2c
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <LL_GPIO_SetPinPull>:
{
 8003808:	b480      	push	{r7}
 800380a:	b08b      	sub	sp, #44	@ 0x2c
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	68da      	ldr	r2, [r3, #12]
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	fa93 f3a3 	rbit	r3, r3
 8003822:	613b      	str	r3, [r7, #16]
  return result;
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d101      	bne.n	8003832 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800382e:	2320      	movs	r3, #32
 8003830:	e003      	b.n	800383a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8003832:	69bb      	ldr	r3, [r7, #24]
 8003834:	fab3 f383 	clz	r3, r3
 8003838:	b2db      	uxtb	r3, r3
 800383a:	005b      	lsls	r3, r3, #1
 800383c:	2103      	movs	r1, #3
 800383e:	fa01 f303 	lsl.w	r3, r1, r3
 8003842:	43db      	mvns	r3, r3
 8003844:	401a      	ands	r2, r3
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800384a:	6a3b      	ldr	r3, [r7, #32]
 800384c:	fa93 f3a3 	rbit	r3, r3
 8003850:	61fb      	str	r3, [r7, #28]
  return result;
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003858:	2b00      	cmp	r3, #0
 800385a:	d101      	bne.n	8003860 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800385c:	2320      	movs	r3, #32
 800385e:	e003      	b.n	8003868 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8003860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003862:	fab3 f383 	clz	r3, r3
 8003866:	b2db      	uxtb	r3, r3
 8003868:	005b      	lsls	r3, r3, #1
 800386a:	6879      	ldr	r1, [r7, #4]
 800386c:	fa01 f303 	lsl.w	r3, r1, r3
 8003870:	431a      	orrs	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	60da      	str	r2, [r3, #12]
}
 8003876:	bf00      	nop
 8003878:	372c      	adds	r7, #44	@ 0x2c
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr

08003882 <LL_GPIO_SetAFPin_0_7>:
{
 8003882:	b480      	push	{r7}
 8003884:	b08b      	sub	sp, #44	@ 0x2c
 8003886:	af00      	add	r7, sp, #0
 8003888:	60f8      	str	r0, [r7, #12]
 800388a:	60b9      	str	r1, [r7, #8]
 800388c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6a1a      	ldr	r2, [r3, #32]
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	fa93 f3a3 	rbit	r3, r3
 800389c:	613b      	str	r3, [r7, #16]
  return result;
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80038a2:	69bb      	ldr	r3, [r7, #24]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d101      	bne.n	80038ac <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80038a8:	2320      	movs	r3, #32
 80038aa:	e003      	b.n	80038b4 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	fab3 f383 	clz	r3, r3
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	210f      	movs	r1, #15
 80038b8:	fa01 f303 	lsl.w	r3, r1, r3
 80038bc:	43db      	mvns	r3, r3
 80038be:	401a      	ands	r2, r3
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c4:	6a3b      	ldr	r3, [r7, #32]
 80038c6:	fa93 f3a3 	rbit	r3, r3
 80038ca:	61fb      	str	r3, [r7, #28]
  return result;
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80038d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80038d6:	2320      	movs	r3, #32
 80038d8:	e003      	b.n	80038e2 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80038da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038dc:	fab3 f383 	clz	r3, r3
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	6879      	ldr	r1, [r7, #4]
 80038e6:	fa01 f303 	lsl.w	r3, r1, r3
 80038ea:	431a      	orrs	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	621a      	str	r2, [r3, #32]
}
 80038f0:	bf00      	nop
 80038f2:	372c      	adds	r7, #44	@ 0x2c
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr

080038fc <LL_GPIO_SetAFPin_8_15>:
{
 80038fc:	b480      	push	{r7}
 80038fe:	b08b      	sub	sp, #44	@ 0x2c
 8003900:	af00      	add	r7, sp, #0
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	60b9      	str	r1, [r7, #8]
 8003906:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	0a1b      	lsrs	r3, r3, #8
 8003910:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	fa93 f3a3 	rbit	r3, r3
 8003918:	613b      	str	r3, [r7, #16]
  return result;
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d101      	bne.n	8003928 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8003924:	2320      	movs	r3, #32
 8003926:	e003      	b.n	8003930 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	fab3 f383 	clz	r3, r3
 800392e:	b2db      	uxtb	r3, r3
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	210f      	movs	r1, #15
 8003934:	fa01 f303 	lsl.w	r3, r1, r3
 8003938:	43db      	mvns	r3, r3
 800393a:	401a      	ands	r2, r3
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	0a1b      	lsrs	r3, r3, #8
 8003940:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003942:	6a3b      	ldr	r3, [r7, #32]
 8003944:	fa93 f3a3 	rbit	r3, r3
 8003948:	61fb      	str	r3, [r7, #28]
  return result;
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800394e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003950:	2b00      	cmp	r3, #0
 8003952:	d101      	bne.n	8003958 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8003954:	2320      	movs	r3, #32
 8003956:	e003      	b.n	8003960 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8003958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800395a:	fab3 f383 	clz	r3, r3
 800395e:	b2db      	uxtb	r3, r3
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	6879      	ldr	r1, [r7, #4]
 8003964:	fa01 f303 	lsl.w	r3, r1, r3
 8003968:	431a      	orrs	r2, r3
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800396e:	bf00      	nop
 8003970:	372c      	adds	r7, #44	@ 0x2c
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr

0800397a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800397a:	b580      	push	{r7, lr}
 800397c:	b08a      	sub	sp, #40	@ 0x28
 800397e:	af00      	add	r7, sp, #0
 8003980:	6078      	str	r0, [r7, #4]
 8003982:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8003984:	2300      	movs	r3, #0
 8003986:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 8003988:	2300      	movs	r3, #0
 800398a:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	fa93 f3a3 	rbit	r3, r3
 8003998:	617b      	str	r3, [r7, #20]
  return result;
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d101      	bne.n	80039a8 <LL_GPIO_Init+0x2e>
    return 32U;
 80039a4:	2320      	movs	r3, #32
 80039a6:	e003      	b.n	80039b0 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	fab3 f383 	clz	r3, r3
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80039b2:	e057      	b.n	8003a64 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	2101      	movs	r1, #1
 80039ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039bc:	fa01 f303 	lsl.w	r3, r1, r3
 80039c0:	4013      	ands	r3, r2
 80039c2:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 80039c4:	6a3b      	ldr	r3, [r7, #32]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d049      	beq.n	8003a5e <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d003      	beq.n	80039da <LL_GPIO_Init+0x60>
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d10d      	bne.n	80039f6 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	461a      	mov	r2, r3
 80039e0:	6a39      	ldr	r1, [r7, #32]
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f7ff fed3 	bl	800378e <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	461a      	mov	r2, r3
 80039ee:	6a39      	ldr	r1, [r7, #32]
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f7ff feb4 	bl	800375e <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	461a      	mov	r2, r3
 80039fc:	6a39      	ldr	r1, [r7, #32]
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f7ff ff02 	bl	8003808 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d121      	bne.n	8003a50 <LL_GPIO_Init+0xd6>
 8003a0c:	6a3b      	ldr	r3, [r7, #32]
 8003a0e:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	fa93 f3a3 	rbit	r3, r3
 8003a16:	60bb      	str	r3, [r7, #8]
  return result;
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d101      	bne.n	8003a26 <LL_GPIO_Init+0xac>
    return 32U;
 8003a22:	2320      	movs	r3, #32
 8003a24:	e003      	b.n	8003a2e <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	fab3 f383 	clz	r3, r3
 8003a2c:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8003a2e:	2b07      	cmp	r3, #7
 8003a30:	d807      	bhi.n	8003a42 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	695b      	ldr	r3, [r3, #20]
 8003a36:	461a      	mov	r2, r3
 8003a38:	6a39      	ldr	r1, [r7, #32]
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f7ff ff21 	bl	8003882 <LL_GPIO_SetAFPin_0_7>
 8003a40:	e006      	b.n	8003a50 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	695b      	ldr	r3, [r3, #20]
 8003a46:	461a      	mov	r2, r3
 8003a48:	6a39      	ldr	r1, [r7, #32]
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f7ff ff56 	bl	80038fc <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	461a      	mov	r2, r3
 8003a56:	6a39      	ldr	r1, [r7, #32]
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f7ff fe43 	bl	80036e4 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a60:	3301      	adds	r3, #1
 8003a62:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a6a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1a0      	bne.n	80039b4 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3728      	adds	r7, #40	@ 0x28
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003a80:	4b04      	ldr	r3, [pc, #16]	@ (8003a94 <LL_RCC_GetSysClkSource+0x18>)
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f003 030c 	and.w	r3, r3, #12
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	40023800 	.word	0x40023800

08003a98 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003a9c:	4b04      	ldr	r3, [pc, #16]	@ (8003ab0 <LL_RCC_GetAHBPrescaler+0x18>)
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	40023800 	.word	0x40023800

08003ab4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003ab8:	4b04      	ldr	r3, [pc, #16]	@ (8003acc <LL_RCC_GetAPB1Prescaler+0x18>)
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	40023800 	.word	0x40023800

08003ad0 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003ad4:	4b04      	ldr	r3, [pc, #16]	@ (8003ae8 <LL_RCC_GetAPB2Prescaler+0x18>)
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop
 8003ae8:	40023800 	.word	0x40023800

08003aec <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003af0:	4b04      	ldr	r3, [pc, #16]	@ (8003b04 <LL_RCC_PLL_GetMainSource+0x18>)
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	40023800 	.word	0x40023800

08003b08 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003b0c:	4b04      	ldr	r3, [pc, #16]	@ (8003b20 <LL_RCC_PLL_GetN+0x18>)
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	099b      	lsrs	r3, r3, #6
 8003b12:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr
 8003b20:	40023800 	.word	0x40023800

08003b24 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8003b24:	b480      	push	{r7}
 8003b26:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8003b28:	4b04      	ldr	r3, [pc, #16]	@ (8003b3c <LL_RCC_PLL_GetP+0x18>)
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	40023800 	.word	0x40023800

08003b40 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003b40:	b480      	push	{r7}
 8003b42:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003b44:	4b04      	ldr	r3, [pc, #16]	@ (8003b58 <LL_RCC_PLL_GetDivider+0x18>)
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	40023800 	.word	0x40023800

08003b5c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8003b64:	f000 f820 	bl	8003ba8 <RCC_GetSystemClockFreq>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f000 f840 	bl	8003bf8 <RCC_GetHCLKClockFreq>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f000 f84e 	bl	8003c24 <RCC_GetPCLK1ClockFreq>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	4618      	mov	r0, r3
 8003b94:	f000 f85a 	bl	8003c4c <RCC_GetPCLK2ClockFreq>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	60da      	str	r2, [r3, #12]
}
 8003b9e:	bf00      	nop
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
	...

08003ba8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003bb2:	f7ff ff63 	bl	8003a7c <LL_RCC_GetSysClkSource>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b08      	cmp	r3, #8
 8003bba:	d00c      	beq.n	8003bd6 <RCC_GetSystemClockFreq+0x2e>
 8003bbc:	2b08      	cmp	r3, #8
 8003bbe:	d80f      	bhi.n	8003be0 <RCC_GetSystemClockFreq+0x38>
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d002      	beq.n	8003bca <RCC_GetSystemClockFreq+0x22>
 8003bc4:	2b04      	cmp	r3, #4
 8003bc6:	d003      	beq.n	8003bd0 <RCC_GetSystemClockFreq+0x28>
 8003bc8:	e00a      	b.n	8003be0 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003bca:	4b09      	ldr	r3, [pc, #36]	@ (8003bf0 <RCC_GetSystemClockFreq+0x48>)
 8003bcc:	607b      	str	r3, [r7, #4]
      break;
 8003bce:	e00a      	b.n	8003be6 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003bd0:	4b08      	ldr	r3, [pc, #32]	@ (8003bf4 <RCC_GetSystemClockFreq+0x4c>)
 8003bd2:	607b      	str	r3, [r7, #4]
      break;
 8003bd4:	e007      	b.n	8003be6 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8003bd6:	2008      	movs	r0, #8
 8003bd8:	f000 f84c 	bl	8003c74 <RCC_PLL_GetFreqDomain_SYS>
 8003bdc:	6078      	str	r0, [r7, #4]
      break;
 8003bde:	e002      	b.n	8003be6 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8003be0:	4b03      	ldr	r3, [pc, #12]	@ (8003bf0 <RCC_GetSystemClockFreq+0x48>)
 8003be2:	607b      	str	r3, [r7, #4]
      break;
 8003be4:	bf00      	nop
  }

  return frequency;
 8003be6:	687b      	ldr	r3, [r7, #4]
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3708      	adds	r7, #8
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	00f42400 	.word	0x00f42400
 8003bf4:	007a1200 	.word	0x007a1200

08003bf8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003c00:	f7ff ff4a 	bl	8003a98 <LL_RCC_GetAHBPrescaler>
 8003c04:	4603      	mov	r3, r0
 8003c06:	091b      	lsrs	r3, r3, #4
 8003c08:	f003 030f 	and.w	r3, r3, #15
 8003c0c:	4a04      	ldr	r2, [pc, #16]	@ (8003c20 <RCC_GetHCLKClockFreq+0x28>)
 8003c0e:	5cd3      	ldrb	r3, [r2, r3]
 8003c10:	461a      	mov	r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	40d3      	lsrs	r3, r2
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3708      	adds	r7, #8
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	080080e8 	.word	0x080080e8

08003c24 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003c2c:	f7ff ff42 	bl	8003ab4 <LL_RCC_GetAPB1Prescaler>
 8003c30:	4603      	mov	r3, r0
 8003c32:	0a9b      	lsrs	r3, r3, #10
 8003c34:	4a04      	ldr	r2, [pc, #16]	@ (8003c48 <RCC_GetPCLK1ClockFreq+0x24>)
 8003c36:	5cd3      	ldrb	r3, [r2, r3]
 8003c38:	461a      	mov	r2, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	40d3      	lsrs	r3, r2
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3708      	adds	r7, #8
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	080080f8 	.word	0x080080f8

08003c4c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003c54:	f7ff ff3c 	bl	8003ad0 <LL_RCC_GetAPB2Prescaler>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	0b5b      	lsrs	r3, r3, #13
 8003c5c:	4a04      	ldr	r2, [pc, #16]	@ (8003c70 <RCC_GetPCLK2ClockFreq+0x24>)
 8003c5e:	5cd3      	ldrb	r3, [r2, r3]
 8003c60:	461a      	mov	r2, r3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	40d3      	lsrs	r3, r2
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3708      	adds	r7, #8
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	080080f8 	.word	0x080080f8

08003c74 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8003c74:	b590      	push	{r4, r7, lr}
 8003c76:	b087      	sub	sp, #28
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8003c80:	2300      	movs	r3, #0
 8003c82:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8003c84:	2300      	movs	r3, #0
 8003c86:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003c88:	f7ff ff30 	bl	8003aec <LL_RCC_PLL_GetMainSource>
 8003c8c:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d004      	beq.n	8003c9e <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c9a:	d003      	beq.n	8003ca4 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8003c9c:	e005      	b.n	8003caa <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003c9e:	4b12      	ldr	r3, [pc, #72]	@ (8003ce8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003ca0:	617b      	str	r3, [r7, #20]
      break;
 8003ca2:	e005      	b.n	8003cb0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003ca4:	4b11      	ldr	r3, [pc, #68]	@ (8003cec <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8003ca6:	617b      	str	r3, [r7, #20]
      break;
 8003ca8:	e002      	b.n	8003cb0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8003caa:	4b0f      	ldr	r3, [pc, #60]	@ (8003ce8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003cac:	617b      	str	r3, [r7, #20]
      break;
 8003cae:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2b08      	cmp	r3, #8
 8003cb4:	d113      	bne.n	8003cde <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003cb6:	f7ff ff43 	bl	8003b40 <LL_RCC_PLL_GetDivider>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	fbb3 f4f2 	udiv	r4, r3, r2
 8003cc2:	f7ff ff21 	bl	8003b08 <LL_RCC_PLL_GetN>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	fb03 f404 	mul.w	r4, r3, r4
 8003ccc:	f7ff ff2a 	bl	8003b24 <LL_RCC_PLL_GetP>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	0c1b      	lsrs	r3, r3, #16
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	005b      	lsls	r3, r3, #1
 8003cd8:	fbb4 f3f3 	udiv	r3, r4, r3
 8003cdc:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8003cde:	693b      	ldr	r3, [r7, #16]
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	371c      	adds	r7, #28
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd90      	pop	{r4, r7, pc}
 8003ce8:	00f42400 	.word	0x00f42400
 8003cec:	007a1200 	.word	0x007a1200

08003cf0 <LL_SPI_IsEnabled>:
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d00:	2b40      	cmp	r3, #64	@ 0x40
 8003d02:	d101      	bne.n	8003d08 <LL_SPI_IsEnabled+0x18>
 8003d04:	2301      	movs	r3, #1
 8003d06:	e000      	b.n	8003d0a <LL_SPI_IsEnabled+0x1a>
 8003d08:	2300      	movs	r3, #0
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	370c      	adds	r7, #12
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr

08003d16 <LL_SPI_SetCRCPolynomial>:
{
 8003d16:	b480      	push	{r7}
 8003d18:	b083      	sub	sp, #12
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	6078      	str	r0, [r7, #4]
 8003d1e:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	461a      	mov	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	611a      	str	r2, [r3, #16]
}
 8003d2a:	bf00      	nop
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr

08003d36 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8003d36:	b580      	push	{r7, lr}
 8003d38:	b084      	sub	sp, #16
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
 8003d3e:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f7ff ffd3 	bl	8003cf0 <LL_SPI_IsEnabled>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d139      	bne.n	8003dc4 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d58:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8003d5c:	683a      	ldr	r2, [r7, #0]
 8003d5e:	6811      	ldr	r1, [r2, #0]
 8003d60:	683a      	ldr	r2, [r7, #0]
 8003d62:	6852      	ldr	r2, [r2, #4]
 8003d64:	4311      	orrs	r1, r2
 8003d66:	683a      	ldr	r2, [r7, #0]
 8003d68:	6892      	ldr	r2, [r2, #8]
 8003d6a:	4311      	orrs	r1, r2
 8003d6c:	683a      	ldr	r2, [r7, #0]
 8003d6e:	68d2      	ldr	r2, [r2, #12]
 8003d70:	4311      	orrs	r1, r2
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	6912      	ldr	r2, [r2, #16]
 8003d76:	4311      	orrs	r1, r2
 8003d78:	683a      	ldr	r2, [r7, #0]
 8003d7a:	6952      	ldr	r2, [r2, #20]
 8003d7c:	4311      	orrs	r1, r2
 8003d7e:	683a      	ldr	r2, [r7, #0]
 8003d80:	6992      	ldr	r2, [r2, #24]
 8003d82:	4311      	orrs	r1, r2
 8003d84:	683a      	ldr	r2, [r7, #0]
 8003d86:	69d2      	ldr	r2, [r2, #28]
 8003d88:	4311      	orrs	r1, r2
 8003d8a:	683a      	ldr	r2, [r7, #0]
 8003d8c:	6a12      	ldr	r2, [r2, #32]
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	431a      	orrs	r2, r3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f023 0204 	bic.w	r2, r3, #4
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	0c1b      	lsrs	r3, r3, #16
 8003da4:	431a      	orrs	r2, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	6a1b      	ldr	r3, [r3, #32]
 8003dae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003db2:	d105      	bne.n	8003dc0 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db8:	4619      	mov	r1, r3
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f7ff ffab 	bl	8003d16 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	69db      	ldr	r3, [r3, #28]
 8003dc8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	61da      	str	r2, [r3, #28]
  return status;
 8003dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3710      	adds	r7, #16
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}

08003dda <LL_TIM_SetPrescaler>:
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b083      	sub	sp, #12
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
 8003de2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	683a      	ldr	r2, [r7, #0]
 8003de8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003dea:	bf00      	nop
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr

08003df6 <LL_TIM_SetAutoReload>:
{
 8003df6:	b480      	push	{r7}
 8003df8:	b083      	sub	sp, #12
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	6078      	str	r0, [r7, #4]
 8003dfe:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	683a      	ldr	r2, [r7, #0]
 8003e04:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8003e06:	bf00      	nop
 8003e08:	370c      	adds	r7, #12
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr

08003e12 <LL_TIM_SetRepetitionCounter>:
{
 8003e12:	b480      	push	{r7}
 8003e14:	b083      	sub	sp, #12
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	6078      	str	r0, [r7, #4]
 8003e1a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	683a      	ldr	r2, [r7, #0]
 8003e20:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr

08003e2e <LL_TIM_OC_SetCompareCH1>:
{
 8003e2e:	b480      	push	{r7}
 8003e30:	b083      	sub	sp, #12
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
 8003e36:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	683a      	ldr	r2, [r7, #0]
 8003e3c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003e3e:	bf00      	nop
 8003e40:	370c      	adds	r7, #12
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr

08003e4a <LL_TIM_OC_SetCompareCH2>:
{
 8003e4a:	b480      	push	{r7}
 8003e4c:	b083      	sub	sp, #12
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	6078      	str	r0, [r7, #4]
 8003e52:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	683a      	ldr	r2, [r7, #0]
 8003e58:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003e5a:	bf00      	nop
 8003e5c:	370c      	adds	r7, #12
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr

08003e66 <LL_TIM_OC_SetCompareCH3>:
{
 8003e66:	b480      	push	{r7}
 8003e68:	b083      	sub	sp, #12
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
 8003e6e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	683a      	ldr	r2, [r7, #0]
 8003e74:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8003e76:	bf00      	nop
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr

08003e82 <LL_TIM_OC_SetCompareCH4>:
{
 8003e82:	b480      	push	{r7}
 8003e84:	b083      	sub	sp, #12
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
 8003e8a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003e92:	bf00      	nop
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr

08003e9e <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b083      	sub	sp, #12
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	695b      	ldr	r3, [r3, #20]
 8003eaa:	f043 0201 	orr.w	r2, r3, #1
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	615a      	str	r2, [r3, #20]
}
 8003eb2:	bf00      	nop
 8003eb4:	370c      	adds	r7, #12
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
	...

08003ec0 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	4a3d      	ldr	r2, [pc, #244]	@ (8003fc8 <LL_TIM_Init+0x108>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d013      	beq.n	8003f00 <LL_TIM_Init+0x40>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ede:	d00f      	beq.n	8003f00 <LL_TIM_Init+0x40>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	4a3a      	ldr	r2, [pc, #232]	@ (8003fcc <LL_TIM_Init+0x10c>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d00b      	beq.n	8003f00 <LL_TIM_Init+0x40>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4a39      	ldr	r2, [pc, #228]	@ (8003fd0 <LL_TIM_Init+0x110>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d007      	beq.n	8003f00 <LL_TIM_Init+0x40>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4a38      	ldr	r2, [pc, #224]	@ (8003fd4 <LL_TIM_Init+0x114>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d003      	beq.n	8003f00 <LL_TIM_Init+0x40>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a37      	ldr	r2, [pc, #220]	@ (8003fd8 <LL_TIM_Init+0x118>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d106      	bne.n	8003f0e <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a2d      	ldr	r2, [pc, #180]	@ (8003fc8 <LL_TIM_Init+0x108>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d02b      	beq.n	8003f6e <LL_TIM_Init+0xae>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f1c:	d027      	beq.n	8003f6e <LL_TIM_Init+0xae>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a2a      	ldr	r2, [pc, #168]	@ (8003fcc <LL_TIM_Init+0x10c>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d023      	beq.n	8003f6e <LL_TIM_Init+0xae>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a29      	ldr	r2, [pc, #164]	@ (8003fd0 <LL_TIM_Init+0x110>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d01f      	beq.n	8003f6e <LL_TIM_Init+0xae>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a28      	ldr	r2, [pc, #160]	@ (8003fd4 <LL_TIM_Init+0x114>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d01b      	beq.n	8003f6e <LL_TIM_Init+0xae>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a27      	ldr	r2, [pc, #156]	@ (8003fd8 <LL_TIM_Init+0x118>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d017      	beq.n	8003f6e <LL_TIM_Init+0xae>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a26      	ldr	r2, [pc, #152]	@ (8003fdc <LL_TIM_Init+0x11c>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d013      	beq.n	8003f6e <LL_TIM_Init+0xae>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a25      	ldr	r2, [pc, #148]	@ (8003fe0 <LL_TIM_Init+0x120>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d00f      	beq.n	8003f6e <LL_TIM_Init+0xae>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a24      	ldr	r2, [pc, #144]	@ (8003fe4 <LL_TIM_Init+0x124>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d00b      	beq.n	8003f6e <LL_TIM_Init+0xae>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a23      	ldr	r2, [pc, #140]	@ (8003fe8 <LL_TIM_Init+0x128>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d007      	beq.n	8003f6e <LL_TIM_Init+0xae>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a22      	ldr	r2, [pc, #136]	@ (8003fec <LL_TIM_Init+0x12c>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d003      	beq.n	8003f6e <LL_TIM_Init+0xae>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a21      	ldr	r2, [pc, #132]	@ (8003ff0 <LL_TIM_Init+0x130>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d106      	bne.n	8003f7c <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	4619      	mov	r1, r3
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f7ff ff34 	bl	8003df6 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	881b      	ldrh	r3, [r3, #0]
 8003f92:	4619      	mov	r1, r3
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	f7ff ff20 	bl	8003dda <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a0a      	ldr	r2, [pc, #40]	@ (8003fc8 <LL_TIM_Init+0x108>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d003      	beq.n	8003faa <LL_TIM_Init+0xea>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a0c      	ldr	r2, [pc, #48]	@ (8003fd8 <LL_TIM_Init+0x118>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d105      	bne.n	8003fb6 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	4619      	mov	r1, r3
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f7ff ff2e 	bl	8003e12 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f7ff ff71 	bl	8003e9e <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3710      	adds	r7, #16
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	40010000 	.word	0x40010000
 8003fcc:	40000400 	.word	0x40000400
 8003fd0:	40000800 	.word	0x40000800
 8003fd4:	40000c00 	.word	0x40000c00
 8003fd8:	40010400 	.word	0x40010400
 8003fdc:	40014000 	.word	0x40014000
 8003fe0:	40014400 	.word	0x40014400
 8003fe4:	40014800 	.word	0x40014800
 8003fe8:	40001800 	.word	0x40001800
 8003fec:	40001c00 	.word	0x40001c00
 8003ff0:	40002000 	.word	0x40002000

08003ff4 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b086      	sub	sp, #24
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	60f8      	str	r0, [r7, #12]
 8003ffc:	60b9      	str	r1, [r7, #8]
 8003ffe:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800400a:	d027      	beq.n	800405c <LL_TIM_OC_Init+0x68>
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004012:	d82a      	bhi.n	800406a <LL_TIM_OC_Init+0x76>
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800401a:	d018      	beq.n	800404e <LL_TIM_OC_Init+0x5a>
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004022:	d822      	bhi.n	800406a <LL_TIM_OC_Init+0x76>
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	2b01      	cmp	r3, #1
 8004028:	d003      	beq.n	8004032 <LL_TIM_OC_Init+0x3e>
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	2b10      	cmp	r3, #16
 800402e:	d007      	beq.n	8004040 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8004030:	e01b      	b.n	800406a <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	68f8      	ldr	r0, [r7, #12]
 8004036:	f000 f81f 	bl	8004078 <OC1Config>
 800403a:	4603      	mov	r3, r0
 800403c:	75fb      	strb	r3, [r7, #23]
      break;
 800403e:	e015      	b.n	800406c <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8004040:	6879      	ldr	r1, [r7, #4]
 8004042:	68f8      	ldr	r0, [r7, #12]
 8004044:	f000 f884 	bl	8004150 <OC2Config>
 8004048:	4603      	mov	r3, r0
 800404a:	75fb      	strb	r3, [r7, #23]
      break;
 800404c:	e00e      	b.n	800406c <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800404e:	6879      	ldr	r1, [r7, #4]
 8004050:	68f8      	ldr	r0, [r7, #12]
 8004052:	f000 f8ed 	bl	8004230 <OC3Config>
 8004056:	4603      	mov	r3, r0
 8004058:	75fb      	strb	r3, [r7, #23]
      break;
 800405a:	e007      	b.n	800406c <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800405c:	6879      	ldr	r1, [r7, #4]
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	f000 f956 	bl	8004310 <OC4Config>
 8004064:	4603      	mov	r3, r0
 8004066:	75fb      	strb	r3, [r7, #23]
      break;
 8004068:	e000      	b.n	800406c <LL_TIM_OC_Init+0x78>
      break;
 800406a:	bf00      	nop
  }

  return result;
 800406c:	7dfb      	ldrb	r3, [r7, #23]
}
 800406e:	4618      	mov	r0, r3
 8004070:	3718      	adds	r7, #24
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
	...

08004078 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b086      	sub	sp, #24
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a1b      	ldr	r3, [r3, #32]
 8004086:	f023 0201 	bic.w	r2, r3, #1
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	699b      	ldr	r3, [r3, #24]
 800409e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f023 0303 	bic.w	r3, r3, #3
 80040a6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	f023 0202 	bic.w	r2, r3, #2
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	691b      	ldr	r3, [r3, #16]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	f023 0201 	bic.w	r2, r3, #1
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a1c      	ldr	r2, [pc, #112]	@ (8004148 <OC1Config+0xd0>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d003      	beq.n	80040e2 <OC1Config+0x6a>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a1b      	ldr	r2, [pc, #108]	@ (800414c <OC1Config+0xd4>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d11e      	bne.n	8004120 <OC1Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	f023 0208 	bic.w	r2, r3, #8
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	695b      	ldr	r3, [r3, #20]
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	4313      	orrs	r3, r2
 80040f0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	f023 0204 	bic.w	r2, r3, #4
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	4313      	orrs	r3, r2
 8004100:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	699b      	ldr	r3, [r3, #24]
 800410c:	4313      	orrs	r3, r2
 800410e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	69db      	ldr	r3, [r3, #28]
 800411a:	005b      	lsls	r3, r3, #1
 800411c:	4313      	orrs	r3, r2
 800411e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	693a      	ldr	r2, [r7, #16]
 8004124:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	68fa      	ldr	r2, [r7, #12]
 800412a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	4619      	mov	r1, r3
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f7ff fe7b 	bl	8003e2e <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	697a      	ldr	r2, [r7, #20]
 800413c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	3718      	adds	r7, #24
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}
 8004148:	40010000 	.word	0x40010000
 800414c:	40010400 	.word	0x40010400

08004150 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b086      	sub	sp, #24
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6a1b      	ldr	r3, [r3, #32]
 800415e:	f023 0210 	bic.w	r2, r3, #16
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a1b      	ldr	r3, [r3, #32]
 800416a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	699b      	ldr	r3, [r3, #24]
 8004176:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800417e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	021b      	lsls	r3, r3, #8
 800418c:	4313      	orrs	r3, r2
 800418e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	f023 0220 	bic.w	r2, r3, #32
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	691b      	ldr	r3, [r3, #16]
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	4313      	orrs	r3, r2
 800419e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	f023 0210 	bic.w	r2, r3, #16
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	011b      	lsls	r3, r3, #4
 80041ac:	4313      	orrs	r3, r2
 80041ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a1d      	ldr	r2, [pc, #116]	@ (8004228 <OC2Config+0xd8>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d003      	beq.n	80041c0 <OC2Config+0x70>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4a1c      	ldr	r2, [pc, #112]	@ (800422c <OC2Config+0xdc>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d11f      	bne.n	8004200 <OC2Config+0xb0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	019b      	lsls	r3, r3, #6
 80041cc:	4313      	orrs	r3, r2
 80041ce:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	019b      	lsls	r3, r3, #6
 80041dc:	4313      	orrs	r3, r2
 80041de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	4313      	orrs	r3, r2
 80041ee:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	69db      	ldr	r3, [r3, #28]
 80041fa:	00db      	lsls	r3, r3, #3
 80041fc:	4313      	orrs	r3, r2
 80041fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	693a      	ldr	r2, [r7, #16]
 8004204:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	68fa      	ldr	r2, [r7, #12]
 800420a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	4619      	mov	r1, r3
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7ff fe19 	bl	8003e4a <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	697a      	ldr	r2, [r7, #20]
 800421c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800421e:	2300      	movs	r3, #0
}
 8004220:	4618      	mov	r0, r3
 8004222:	3718      	adds	r7, #24
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}
 8004228:	40010000 	.word	0x40010000
 800422c:	40010400 	.word	0x40010400

08004230 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b086      	sub	sp, #24
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a1b      	ldr	r3, [r3, #32]
 800423e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a1b      	ldr	r3, [r3, #32]
 800424a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	69db      	ldr	r3, [r3, #28]
 8004256:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f023 0303 	bic.w	r3, r3, #3
 800425e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4313      	orrs	r3, r2
 800426c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	691b      	ldr	r3, [r3, #16]
 8004278:	021b      	lsls	r3, r3, #8
 800427a:	4313      	orrs	r3, r2
 800427c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	021b      	lsls	r3, r3, #8
 800428a:	4313      	orrs	r3, r2
 800428c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a1d      	ldr	r2, [pc, #116]	@ (8004308 <OC3Config+0xd8>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d003      	beq.n	800429e <OC3Config+0x6e>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a1c      	ldr	r2, [pc, #112]	@ (800430c <OC3Config+0xdc>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d11f      	bne.n	80042de <OC3Config+0xae>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	695b      	ldr	r3, [r3, #20]
 80042a8:	029b      	lsls	r3, r3, #10
 80042aa:	4313      	orrs	r3, r2
 80042ac:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	029b      	lsls	r3, r3, #10
 80042ba:	4313      	orrs	r3, r2
 80042bc:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	699b      	ldr	r3, [r3, #24]
 80042c8:	011b      	lsls	r3, r3, #4
 80042ca:	4313      	orrs	r3, r2
 80042cc:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	69db      	ldr	r3, [r3, #28]
 80042d8:	015b      	lsls	r3, r3, #5
 80042da:	4313      	orrs	r3, r2
 80042dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68fa      	ldr	r2, [r7, #12]
 80042e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	4619      	mov	r1, r3
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f7ff fdb8 	bl	8003e66 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	697a      	ldr	r2, [r7, #20]
 80042fa:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80042fc:	2300      	movs	r3, #0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3718      	adds	r7, #24
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	40010000 	.word	0x40010000
 800430c:	40010400 	.word	0x40010400

08004310 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b086      	sub	sp, #24
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a1b      	ldr	r3, [r3, #32]
 800431e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a1b      	ldr	r3, [r3, #32]
 800432a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	69db      	ldr	r3, [r3, #28]
 8004336:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800433e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	021b      	lsls	r3, r3, #8
 800434c:	4313      	orrs	r3, r2
 800434e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	031b      	lsls	r3, r3, #12
 800435c:	4313      	orrs	r3, r2
 800435e:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	031b      	lsls	r3, r3, #12
 800436c:	4313      	orrs	r3, r2
 800436e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a11      	ldr	r2, [pc, #68]	@ (80043b8 <OC4Config+0xa8>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d003      	beq.n	8004380 <OC4Config+0x70>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a10      	ldr	r2, [pc, #64]	@ (80043bc <OC4Config+0xac>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d107      	bne.n	8004390 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	019b      	lsls	r3, r3, #6
 800438c:	4313      	orrs	r3, r2
 800438e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	697a      	ldr	r2, [r7, #20]
 8004394:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	68fa      	ldr	r2, [r7, #12]
 800439a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	4619      	mov	r1, r3
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f7ff fd6d 	bl	8003e82 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80043ae:	2300      	movs	r3, #0
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3718      	adds	r7, #24
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	40010000 	.word	0x40010000
 80043bc:	40010400 	.word	0x40010400

080043c0 <LL_USART_IsEnabled>:
{
 80043c0:	b480      	push	{r7}
 80043c2:	b083      	sub	sp, #12
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043d4:	bf0c      	ite	eq
 80043d6:	2301      	moveq	r3, #1
 80043d8:	2300      	movne	r3, #0
 80043da:	b2db      	uxtb	r3, r3
}
 80043dc:	4618      	mov	r0, r3
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr

080043e8 <LL_USART_SetStopBitsLength>:
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	431a      	orrs	r2, r3
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	611a      	str	r2, [r3, #16]
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr

0800440e <LL_USART_SetHWFlowCtrl>:
{
 800440e:	b480      	push	{r7}
 8004410:	b083      	sub	sp, #12
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
 8004416:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	695b      	ldr	r3, [r3, #20]
 800441c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	431a      	orrs	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	615a      	str	r2, [r3, #20]
}
 8004428:	bf00      	nop
 800442a:	370c      	adds	r7, #12
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr

08004434 <LL_USART_SetBaudRate>:
{
 8004434:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004438:	b0c0      	sub	sp, #256	@ 0x100
 800443a:	af00      	add	r7, sp, #0
 800443c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004440:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8004444:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8004448:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800444c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004450:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004454:	f040 810c 	bne.w	8004670 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8004458:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800445c:	2200      	movs	r2, #0
 800445e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004462:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004466:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800446a:	4622      	mov	r2, r4
 800446c:	462b      	mov	r3, r5
 800446e:	1891      	adds	r1, r2, r2
 8004470:	6639      	str	r1, [r7, #96]	@ 0x60
 8004472:	415b      	adcs	r3, r3
 8004474:	667b      	str	r3, [r7, #100]	@ 0x64
 8004476:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800447a:	4621      	mov	r1, r4
 800447c:	eb12 0801 	adds.w	r8, r2, r1
 8004480:	4629      	mov	r1, r5
 8004482:	eb43 0901 	adc.w	r9, r3, r1
 8004486:	f04f 0200 	mov.w	r2, #0
 800448a:	f04f 0300 	mov.w	r3, #0
 800448e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004492:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004496:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800449a:	4690      	mov	r8, r2
 800449c:	4699      	mov	r9, r3
 800449e:	4623      	mov	r3, r4
 80044a0:	eb18 0303 	adds.w	r3, r8, r3
 80044a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80044a8:	462b      	mov	r3, r5
 80044aa:	eb49 0303 	adc.w	r3, r9, r3
 80044ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80044b2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80044b6:	2200      	movs	r2, #0
 80044b8:	469a      	mov	sl, r3
 80044ba:	4693      	mov	fp, r2
 80044bc:	eb1a 030a 	adds.w	r3, sl, sl
 80044c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80044c2:	eb4b 030b 	adc.w	r3, fp, fp
 80044c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044c8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80044cc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80044d0:	f7fc fb6a 	bl	8000ba8 <__aeabi_uldivmod>
 80044d4:	4602      	mov	r2, r0
 80044d6:	460b      	mov	r3, r1
 80044d8:	4b64      	ldr	r3, [pc, #400]	@ (800466c <LL_USART_SetBaudRate+0x238>)
 80044da:	fba3 2302 	umull	r2, r3, r3, r2
 80044de:	095b      	lsrs	r3, r3, #5
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	011b      	lsls	r3, r3, #4
 80044e4:	b29c      	uxth	r4, r3
 80044e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80044ea:	2200      	movs	r2, #0
 80044ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80044f0:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80044f4:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 80044f8:	4642      	mov	r2, r8
 80044fa:	464b      	mov	r3, r9
 80044fc:	1891      	adds	r1, r2, r2
 80044fe:	6539      	str	r1, [r7, #80]	@ 0x50
 8004500:	415b      	adcs	r3, r3
 8004502:	657b      	str	r3, [r7, #84]	@ 0x54
 8004504:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004508:	4641      	mov	r1, r8
 800450a:	1851      	adds	r1, r2, r1
 800450c:	64b9      	str	r1, [r7, #72]	@ 0x48
 800450e:	4649      	mov	r1, r9
 8004510:	414b      	adcs	r3, r1
 8004512:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004514:	f04f 0200 	mov.w	r2, #0
 8004518:	f04f 0300 	mov.w	r3, #0
 800451c:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 8004520:	4659      	mov	r1, fp
 8004522:	00cb      	lsls	r3, r1, #3
 8004524:	4651      	mov	r1, sl
 8004526:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800452a:	4651      	mov	r1, sl
 800452c:	00ca      	lsls	r2, r1, #3
 800452e:	4610      	mov	r0, r2
 8004530:	4619      	mov	r1, r3
 8004532:	4603      	mov	r3, r0
 8004534:	4642      	mov	r2, r8
 8004536:	189b      	adds	r3, r3, r2
 8004538:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800453c:	464b      	mov	r3, r9
 800453e:	460a      	mov	r2, r1
 8004540:	eb42 0303 	adc.w	r3, r2, r3
 8004544:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004548:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800454c:	2200      	movs	r2, #0
 800454e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004552:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8004556:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800455a:	460b      	mov	r3, r1
 800455c:	18db      	adds	r3, r3, r3
 800455e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004560:	4613      	mov	r3, r2
 8004562:	eb42 0303 	adc.w	r3, r2, r3
 8004566:	647b      	str	r3, [r7, #68]	@ 0x44
 8004568:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800456c:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8004570:	f7fc fb1a 	bl	8000ba8 <__aeabi_uldivmod>
 8004574:	4602      	mov	r2, r0
 8004576:	460b      	mov	r3, r1
 8004578:	4611      	mov	r1, r2
 800457a:	4b3c      	ldr	r3, [pc, #240]	@ (800466c <LL_USART_SetBaudRate+0x238>)
 800457c:	fba3 2301 	umull	r2, r3, r3, r1
 8004580:	095b      	lsrs	r3, r3, #5
 8004582:	2264      	movs	r2, #100	@ 0x64
 8004584:	fb02 f303 	mul.w	r3, r2, r3
 8004588:	1acb      	subs	r3, r1, r3
 800458a:	00db      	lsls	r3, r3, #3
 800458c:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004590:	4b36      	ldr	r3, [pc, #216]	@ (800466c <LL_USART_SetBaudRate+0x238>)
 8004592:	fba3 2302 	umull	r2, r3, r3, r2
 8004596:	095b      	lsrs	r3, r3, #5
 8004598:	b29b      	uxth	r3, r3
 800459a:	005b      	lsls	r3, r3, #1
 800459c:	b29b      	uxth	r3, r3
 800459e:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	4423      	add	r3, r4
 80045a6:	b29c      	uxth	r4, r3
 80045a8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80045ac:	2200      	movs	r2, #0
 80045ae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045b2:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80045b6:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 80045ba:	4642      	mov	r2, r8
 80045bc:	464b      	mov	r3, r9
 80045be:	1891      	adds	r1, r2, r2
 80045c0:	63b9      	str	r1, [r7, #56]	@ 0x38
 80045c2:	415b      	adcs	r3, r3
 80045c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045c6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80045ca:	4641      	mov	r1, r8
 80045cc:	1851      	adds	r1, r2, r1
 80045ce:	6339      	str	r1, [r7, #48]	@ 0x30
 80045d0:	4649      	mov	r1, r9
 80045d2:	414b      	adcs	r3, r1
 80045d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80045d6:	f04f 0200 	mov.w	r2, #0
 80045da:	f04f 0300 	mov.w	r3, #0
 80045de:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80045e2:	4659      	mov	r1, fp
 80045e4:	00cb      	lsls	r3, r1, #3
 80045e6:	4651      	mov	r1, sl
 80045e8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045ec:	4651      	mov	r1, sl
 80045ee:	00ca      	lsls	r2, r1, #3
 80045f0:	4610      	mov	r0, r2
 80045f2:	4619      	mov	r1, r3
 80045f4:	4603      	mov	r3, r0
 80045f6:	4642      	mov	r2, r8
 80045f8:	189b      	adds	r3, r3, r2
 80045fa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80045fe:	464b      	mov	r3, r9
 8004600:	460a      	mov	r2, r1
 8004602:	eb42 0303 	adc.w	r3, r2, r3
 8004606:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800460a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800460e:	2200      	movs	r2, #0
 8004610:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004614:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8004618:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800461c:	460b      	mov	r3, r1
 800461e:	18db      	adds	r3, r3, r3
 8004620:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004622:	4613      	mov	r3, r2
 8004624:	eb42 0303 	adc.w	r3, r2, r3
 8004628:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800462a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800462e:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8004632:	f7fc fab9 	bl	8000ba8 <__aeabi_uldivmod>
 8004636:	4602      	mov	r2, r0
 8004638:	460b      	mov	r3, r1
 800463a:	4b0c      	ldr	r3, [pc, #48]	@ (800466c <LL_USART_SetBaudRate+0x238>)
 800463c:	fba3 1302 	umull	r1, r3, r3, r2
 8004640:	095b      	lsrs	r3, r3, #5
 8004642:	2164      	movs	r1, #100	@ 0x64
 8004644:	fb01 f303 	mul.w	r3, r1, r3
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	00db      	lsls	r3, r3, #3
 800464c:	3332      	adds	r3, #50	@ 0x32
 800464e:	4a07      	ldr	r2, [pc, #28]	@ (800466c <LL_USART_SetBaudRate+0x238>)
 8004650:	fba2 2303 	umull	r2, r3, r2, r3
 8004654:	095b      	lsrs	r3, r3, #5
 8004656:	b29b      	uxth	r3, r3
 8004658:	f003 0307 	and.w	r3, r3, #7
 800465c:	b29b      	uxth	r3, r3
 800465e:	4423      	add	r3, r4
 8004660:	b29b      	uxth	r3, r3
 8004662:	461a      	mov	r2, r3
 8004664:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004668:	609a      	str	r2, [r3, #8]
}
 800466a:	e108      	b.n	800487e <LL_USART_SetBaudRate+0x44a>
 800466c:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8004670:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004674:	2200      	movs	r2, #0
 8004676:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800467a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800467e:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8004682:	4642      	mov	r2, r8
 8004684:	464b      	mov	r3, r9
 8004686:	1891      	adds	r1, r2, r2
 8004688:	6239      	str	r1, [r7, #32]
 800468a:	415b      	adcs	r3, r3
 800468c:	627b      	str	r3, [r7, #36]	@ 0x24
 800468e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004692:	4641      	mov	r1, r8
 8004694:	1854      	adds	r4, r2, r1
 8004696:	4649      	mov	r1, r9
 8004698:	eb43 0501 	adc.w	r5, r3, r1
 800469c:	f04f 0200 	mov.w	r2, #0
 80046a0:	f04f 0300 	mov.w	r3, #0
 80046a4:	00eb      	lsls	r3, r5, #3
 80046a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046aa:	00e2      	lsls	r2, r4, #3
 80046ac:	4614      	mov	r4, r2
 80046ae:	461d      	mov	r5, r3
 80046b0:	4643      	mov	r3, r8
 80046b2:	18e3      	adds	r3, r4, r3
 80046b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80046b8:	464b      	mov	r3, r9
 80046ba:	eb45 0303 	adc.w	r3, r5, r3
 80046be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80046c2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80046c6:	2200      	movs	r2, #0
 80046c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80046cc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80046d0:	f04f 0200 	mov.w	r2, #0
 80046d4:	f04f 0300 	mov.w	r3, #0
 80046d8:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80046dc:	4629      	mov	r1, r5
 80046de:	008b      	lsls	r3, r1, #2
 80046e0:	4621      	mov	r1, r4
 80046e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046e6:	4621      	mov	r1, r4
 80046e8:	008a      	lsls	r2, r1, #2
 80046ea:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80046ee:	f7fc fa5b 	bl	8000ba8 <__aeabi_uldivmod>
 80046f2:	4602      	mov	r2, r0
 80046f4:	460b      	mov	r3, r1
 80046f6:	4b65      	ldr	r3, [pc, #404]	@ (800488c <LL_USART_SetBaudRate+0x458>)
 80046f8:	fba3 2302 	umull	r2, r3, r3, r2
 80046fc:	095b      	lsrs	r3, r3, #5
 80046fe:	b29b      	uxth	r3, r3
 8004700:	011b      	lsls	r3, r3, #4
 8004702:	b29c      	uxth	r4, r3
 8004704:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004708:	2200      	movs	r2, #0
 800470a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800470e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004712:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8004716:	4642      	mov	r2, r8
 8004718:	464b      	mov	r3, r9
 800471a:	1891      	adds	r1, r2, r2
 800471c:	61b9      	str	r1, [r7, #24]
 800471e:	415b      	adcs	r3, r3
 8004720:	61fb      	str	r3, [r7, #28]
 8004722:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004726:	4641      	mov	r1, r8
 8004728:	1851      	adds	r1, r2, r1
 800472a:	6139      	str	r1, [r7, #16]
 800472c:	4649      	mov	r1, r9
 800472e:	414b      	adcs	r3, r1
 8004730:	617b      	str	r3, [r7, #20]
 8004732:	f04f 0200 	mov.w	r2, #0
 8004736:	f04f 0300 	mov.w	r3, #0
 800473a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800473e:	4659      	mov	r1, fp
 8004740:	00cb      	lsls	r3, r1, #3
 8004742:	4651      	mov	r1, sl
 8004744:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004748:	4651      	mov	r1, sl
 800474a:	00ca      	lsls	r2, r1, #3
 800474c:	4610      	mov	r0, r2
 800474e:	4619      	mov	r1, r3
 8004750:	4603      	mov	r3, r0
 8004752:	4642      	mov	r2, r8
 8004754:	189b      	adds	r3, r3, r2
 8004756:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800475a:	464b      	mov	r3, r9
 800475c:	460a      	mov	r2, r1
 800475e:	eb42 0303 	adc.w	r3, r2, r3
 8004762:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004766:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800476a:	2200      	movs	r2, #0
 800476c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004770:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004774:	f04f 0200 	mov.w	r2, #0
 8004778:	f04f 0300 	mov.w	r3, #0
 800477c:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8004780:	4649      	mov	r1, r9
 8004782:	008b      	lsls	r3, r1, #2
 8004784:	4641      	mov	r1, r8
 8004786:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800478a:	4641      	mov	r1, r8
 800478c:	008a      	lsls	r2, r1, #2
 800478e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8004792:	f7fc fa09 	bl	8000ba8 <__aeabi_uldivmod>
 8004796:	4602      	mov	r2, r0
 8004798:	460b      	mov	r3, r1
 800479a:	4611      	mov	r1, r2
 800479c:	4b3b      	ldr	r3, [pc, #236]	@ (800488c <LL_USART_SetBaudRate+0x458>)
 800479e:	fba3 2301 	umull	r2, r3, r3, r1
 80047a2:	095b      	lsrs	r3, r3, #5
 80047a4:	2264      	movs	r2, #100	@ 0x64
 80047a6:	fb02 f303 	mul.w	r3, r2, r3
 80047aa:	1acb      	subs	r3, r1, r3
 80047ac:	011b      	lsls	r3, r3, #4
 80047ae:	3332      	adds	r3, #50	@ 0x32
 80047b0:	4a36      	ldr	r2, [pc, #216]	@ (800488c <LL_USART_SetBaudRate+0x458>)
 80047b2:	fba2 2303 	umull	r2, r3, r2, r3
 80047b6:	095b      	lsrs	r3, r3, #5
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047be:	b29b      	uxth	r3, r3
 80047c0:	4423      	add	r3, r4
 80047c2:	b29c      	uxth	r4, r3
 80047c4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80047c8:	2200      	movs	r2, #0
 80047ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 80047cc:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80047ce:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80047d2:	4642      	mov	r2, r8
 80047d4:	464b      	mov	r3, r9
 80047d6:	1891      	adds	r1, r2, r2
 80047d8:	60b9      	str	r1, [r7, #8]
 80047da:	415b      	adcs	r3, r3
 80047dc:	60fb      	str	r3, [r7, #12]
 80047de:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80047e2:	4641      	mov	r1, r8
 80047e4:	1851      	adds	r1, r2, r1
 80047e6:	6039      	str	r1, [r7, #0]
 80047e8:	4649      	mov	r1, r9
 80047ea:	414b      	adcs	r3, r1
 80047ec:	607b      	str	r3, [r7, #4]
 80047ee:	f04f 0200 	mov.w	r2, #0
 80047f2:	f04f 0300 	mov.w	r3, #0
 80047f6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80047fa:	4659      	mov	r1, fp
 80047fc:	00cb      	lsls	r3, r1, #3
 80047fe:	4651      	mov	r1, sl
 8004800:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004804:	4651      	mov	r1, sl
 8004806:	00ca      	lsls	r2, r1, #3
 8004808:	4610      	mov	r0, r2
 800480a:	4619      	mov	r1, r3
 800480c:	4603      	mov	r3, r0
 800480e:	4642      	mov	r2, r8
 8004810:	189b      	adds	r3, r3, r2
 8004812:	673b      	str	r3, [r7, #112]	@ 0x70
 8004814:	464b      	mov	r3, r9
 8004816:	460a      	mov	r2, r1
 8004818:	eb42 0303 	adc.w	r3, r2, r3
 800481c:	677b      	str	r3, [r7, #116]	@ 0x74
 800481e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8004822:	2200      	movs	r2, #0
 8004824:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004826:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004828:	f04f 0200 	mov.w	r2, #0
 800482c:	f04f 0300 	mov.w	r3, #0
 8004830:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8004834:	4649      	mov	r1, r9
 8004836:	008b      	lsls	r3, r1, #2
 8004838:	4641      	mov	r1, r8
 800483a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800483e:	4641      	mov	r1, r8
 8004840:	008a      	lsls	r2, r1, #2
 8004842:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8004846:	f7fc f9af 	bl	8000ba8 <__aeabi_uldivmod>
 800484a:	4602      	mov	r2, r0
 800484c:	460b      	mov	r3, r1
 800484e:	4b0f      	ldr	r3, [pc, #60]	@ (800488c <LL_USART_SetBaudRate+0x458>)
 8004850:	fba3 1302 	umull	r1, r3, r3, r2
 8004854:	095b      	lsrs	r3, r3, #5
 8004856:	2164      	movs	r1, #100	@ 0x64
 8004858:	fb01 f303 	mul.w	r3, r1, r3
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	011b      	lsls	r3, r3, #4
 8004860:	3332      	adds	r3, #50	@ 0x32
 8004862:	4a0a      	ldr	r2, [pc, #40]	@ (800488c <LL_USART_SetBaudRate+0x458>)
 8004864:	fba2 2303 	umull	r2, r3, r2, r3
 8004868:	095b      	lsrs	r3, r3, #5
 800486a:	b29b      	uxth	r3, r3
 800486c:	f003 030f 	and.w	r3, r3, #15
 8004870:	b29b      	uxth	r3, r3
 8004872:	4423      	add	r3, r4
 8004874:	b29b      	uxth	r3, r3
 8004876:	461a      	mov	r2, r3
 8004878:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800487c:	609a      	str	r2, [r3, #8]
}
 800487e:	bf00      	nop
 8004880:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004884:	46bd      	mov	sp, r7
 8004886:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800488a:	bf00      	nop
 800488c:	51eb851f 	.word	0x51eb851f

08004890 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b088      	sub	sp, #32
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800489e:	2300      	movs	r3, #0
 80048a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f7ff fd8c 	bl	80043c0 <LL_USART_IsEnabled>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d15e      	bne.n	800496c <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80048b6:	f023 030c 	bic.w	r3, r3, #12
 80048ba:	683a      	ldr	r2, [r7, #0]
 80048bc:	6851      	ldr	r1, [r2, #4]
 80048be:	683a      	ldr	r2, [r7, #0]
 80048c0:	68d2      	ldr	r2, [r2, #12]
 80048c2:	4311      	orrs	r1, r2
 80048c4:	683a      	ldr	r2, [r7, #0]
 80048c6:	6912      	ldr	r2, [r2, #16]
 80048c8:	4311      	orrs	r1, r2
 80048ca:	683a      	ldr	r2, [r7, #0]
 80048cc:	6992      	ldr	r2, [r2, #24]
 80048ce:	430a      	orrs	r2, r1
 80048d0:	431a      	orrs	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	4619      	mov	r1, r3
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f7ff fd83 	bl	80043e8 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	695b      	ldr	r3, [r3, #20]
 80048e6:	4619      	mov	r1, r3
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f7ff fd90 	bl	800440e <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80048ee:	f107 0308 	add.w	r3, r7, #8
 80048f2:	4618      	mov	r0, r3
 80048f4:	f7ff f932 	bl	8003b5c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	4a1f      	ldr	r2, [pc, #124]	@ (8004978 <LL_USART_Init+0xe8>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d102      	bne.n	8004906 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	61bb      	str	r3, [r7, #24]
 8004904:	e021      	b.n	800494a <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a1c      	ldr	r2, [pc, #112]	@ (800497c <LL_USART_Init+0xec>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d102      	bne.n	8004914 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	61bb      	str	r3, [r7, #24]
 8004912:	e01a      	b.n	800494a <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a1a      	ldr	r2, [pc, #104]	@ (8004980 <LL_USART_Init+0xf0>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d102      	bne.n	8004922 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	61bb      	str	r3, [r7, #24]
 8004920:	e013      	b.n	800494a <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a17      	ldr	r2, [pc, #92]	@ (8004984 <LL_USART_Init+0xf4>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d102      	bne.n	8004930 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	61bb      	str	r3, [r7, #24]
 800492e:	e00c      	b.n	800494a <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a15      	ldr	r2, [pc, #84]	@ (8004988 <LL_USART_Init+0xf8>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d102      	bne.n	800493e <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	61bb      	str	r3, [r7, #24]
 800493c:	e005      	b.n	800494a <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a12      	ldr	r2, [pc, #72]	@ (800498c <LL_USART_Init+0xfc>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d101      	bne.n	800494a <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00d      	beq.n	800496c <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d009      	beq.n	800496c <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8004958:	2300      	movs	r3, #0
 800495a:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8004964:	69b9      	ldr	r1, [r7, #24]
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f7ff fd64 	bl	8004434 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800496c:	7ffb      	ldrb	r3, [r7, #31]
}
 800496e:	4618      	mov	r0, r3
 8004970:	3720      	adds	r7, #32
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	40011000 	.word	0x40011000
 800497c:	40004400 	.word	0x40004400
 8004980:	40004800 	.word	0x40004800
 8004984:	40011400 	.word	0x40011400
 8004988:	40004c00 	.word	0x40004c00
 800498c:	40005000 	.word	0x40005000

08004990 <__cvt>:
 8004990:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004994:	ec57 6b10 	vmov	r6, r7, d0
 8004998:	2f00      	cmp	r7, #0
 800499a:	460c      	mov	r4, r1
 800499c:	4619      	mov	r1, r3
 800499e:	463b      	mov	r3, r7
 80049a0:	bfbb      	ittet	lt
 80049a2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80049a6:	461f      	movlt	r7, r3
 80049a8:	2300      	movge	r3, #0
 80049aa:	232d      	movlt	r3, #45	@ 0x2d
 80049ac:	700b      	strb	r3, [r1, #0]
 80049ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80049b0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80049b4:	4691      	mov	r9, r2
 80049b6:	f023 0820 	bic.w	r8, r3, #32
 80049ba:	bfbc      	itt	lt
 80049bc:	4632      	movlt	r2, r6
 80049be:	4616      	movlt	r6, r2
 80049c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80049c4:	d005      	beq.n	80049d2 <__cvt+0x42>
 80049c6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80049ca:	d100      	bne.n	80049ce <__cvt+0x3e>
 80049cc:	3401      	adds	r4, #1
 80049ce:	2102      	movs	r1, #2
 80049d0:	e000      	b.n	80049d4 <__cvt+0x44>
 80049d2:	2103      	movs	r1, #3
 80049d4:	ab03      	add	r3, sp, #12
 80049d6:	9301      	str	r3, [sp, #4]
 80049d8:	ab02      	add	r3, sp, #8
 80049da:	9300      	str	r3, [sp, #0]
 80049dc:	ec47 6b10 	vmov	d0, r6, r7
 80049e0:	4653      	mov	r3, sl
 80049e2:	4622      	mov	r2, r4
 80049e4:	f000 ff3c 	bl	8005860 <_dtoa_r>
 80049e8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80049ec:	4605      	mov	r5, r0
 80049ee:	d119      	bne.n	8004a24 <__cvt+0x94>
 80049f0:	f019 0f01 	tst.w	r9, #1
 80049f4:	d00e      	beq.n	8004a14 <__cvt+0x84>
 80049f6:	eb00 0904 	add.w	r9, r0, r4
 80049fa:	2200      	movs	r2, #0
 80049fc:	2300      	movs	r3, #0
 80049fe:	4630      	mov	r0, r6
 8004a00:	4639      	mov	r1, r7
 8004a02:	f7fc f861 	bl	8000ac8 <__aeabi_dcmpeq>
 8004a06:	b108      	cbz	r0, 8004a0c <__cvt+0x7c>
 8004a08:	f8cd 900c 	str.w	r9, [sp, #12]
 8004a0c:	2230      	movs	r2, #48	@ 0x30
 8004a0e:	9b03      	ldr	r3, [sp, #12]
 8004a10:	454b      	cmp	r3, r9
 8004a12:	d31e      	bcc.n	8004a52 <__cvt+0xc2>
 8004a14:	9b03      	ldr	r3, [sp, #12]
 8004a16:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004a18:	1b5b      	subs	r3, r3, r5
 8004a1a:	4628      	mov	r0, r5
 8004a1c:	6013      	str	r3, [r2, #0]
 8004a1e:	b004      	add	sp, #16
 8004a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004a28:	eb00 0904 	add.w	r9, r0, r4
 8004a2c:	d1e5      	bne.n	80049fa <__cvt+0x6a>
 8004a2e:	7803      	ldrb	r3, [r0, #0]
 8004a30:	2b30      	cmp	r3, #48	@ 0x30
 8004a32:	d10a      	bne.n	8004a4a <__cvt+0xba>
 8004a34:	2200      	movs	r2, #0
 8004a36:	2300      	movs	r3, #0
 8004a38:	4630      	mov	r0, r6
 8004a3a:	4639      	mov	r1, r7
 8004a3c:	f7fc f844 	bl	8000ac8 <__aeabi_dcmpeq>
 8004a40:	b918      	cbnz	r0, 8004a4a <__cvt+0xba>
 8004a42:	f1c4 0401 	rsb	r4, r4, #1
 8004a46:	f8ca 4000 	str.w	r4, [sl]
 8004a4a:	f8da 3000 	ldr.w	r3, [sl]
 8004a4e:	4499      	add	r9, r3
 8004a50:	e7d3      	b.n	80049fa <__cvt+0x6a>
 8004a52:	1c59      	adds	r1, r3, #1
 8004a54:	9103      	str	r1, [sp, #12]
 8004a56:	701a      	strb	r2, [r3, #0]
 8004a58:	e7d9      	b.n	8004a0e <__cvt+0x7e>

08004a5a <__exponent>:
 8004a5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a5c:	2900      	cmp	r1, #0
 8004a5e:	bfba      	itte	lt
 8004a60:	4249      	neglt	r1, r1
 8004a62:	232d      	movlt	r3, #45	@ 0x2d
 8004a64:	232b      	movge	r3, #43	@ 0x2b
 8004a66:	2909      	cmp	r1, #9
 8004a68:	7002      	strb	r2, [r0, #0]
 8004a6a:	7043      	strb	r3, [r0, #1]
 8004a6c:	dd29      	ble.n	8004ac2 <__exponent+0x68>
 8004a6e:	f10d 0307 	add.w	r3, sp, #7
 8004a72:	461d      	mov	r5, r3
 8004a74:	270a      	movs	r7, #10
 8004a76:	461a      	mov	r2, r3
 8004a78:	fbb1 f6f7 	udiv	r6, r1, r7
 8004a7c:	fb07 1416 	mls	r4, r7, r6, r1
 8004a80:	3430      	adds	r4, #48	@ 0x30
 8004a82:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004a86:	460c      	mov	r4, r1
 8004a88:	2c63      	cmp	r4, #99	@ 0x63
 8004a8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a8e:	4631      	mov	r1, r6
 8004a90:	dcf1      	bgt.n	8004a76 <__exponent+0x1c>
 8004a92:	3130      	adds	r1, #48	@ 0x30
 8004a94:	1e94      	subs	r4, r2, #2
 8004a96:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a9a:	1c41      	adds	r1, r0, #1
 8004a9c:	4623      	mov	r3, r4
 8004a9e:	42ab      	cmp	r3, r5
 8004aa0:	d30a      	bcc.n	8004ab8 <__exponent+0x5e>
 8004aa2:	f10d 0309 	add.w	r3, sp, #9
 8004aa6:	1a9b      	subs	r3, r3, r2
 8004aa8:	42ac      	cmp	r4, r5
 8004aaa:	bf88      	it	hi
 8004aac:	2300      	movhi	r3, #0
 8004aae:	3302      	adds	r3, #2
 8004ab0:	4403      	add	r3, r0
 8004ab2:	1a18      	subs	r0, r3, r0
 8004ab4:	b003      	add	sp, #12
 8004ab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ab8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004abc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004ac0:	e7ed      	b.n	8004a9e <__exponent+0x44>
 8004ac2:	2330      	movs	r3, #48	@ 0x30
 8004ac4:	3130      	adds	r1, #48	@ 0x30
 8004ac6:	7083      	strb	r3, [r0, #2]
 8004ac8:	70c1      	strb	r1, [r0, #3]
 8004aca:	1d03      	adds	r3, r0, #4
 8004acc:	e7f1      	b.n	8004ab2 <__exponent+0x58>
	...

08004ad0 <_printf_float>:
 8004ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ad4:	b08d      	sub	sp, #52	@ 0x34
 8004ad6:	460c      	mov	r4, r1
 8004ad8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004adc:	4616      	mov	r6, r2
 8004ade:	461f      	mov	r7, r3
 8004ae0:	4605      	mov	r5, r0
 8004ae2:	f000 fdbd 	bl	8005660 <_localeconv_r>
 8004ae6:	6803      	ldr	r3, [r0, #0]
 8004ae8:	9304      	str	r3, [sp, #16]
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7fb fbc0 	bl	8000270 <strlen>
 8004af0:	2300      	movs	r3, #0
 8004af2:	930a      	str	r3, [sp, #40]	@ 0x28
 8004af4:	f8d8 3000 	ldr.w	r3, [r8]
 8004af8:	9005      	str	r0, [sp, #20]
 8004afa:	3307      	adds	r3, #7
 8004afc:	f023 0307 	bic.w	r3, r3, #7
 8004b00:	f103 0208 	add.w	r2, r3, #8
 8004b04:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004b08:	f8d4 b000 	ldr.w	fp, [r4]
 8004b0c:	f8c8 2000 	str.w	r2, [r8]
 8004b10:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004b14:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004b18:	9307      	str	r3, [sp, #28]
 8004b1a:	f8cd 8018 	str.w	r8, [sp, #24]
 8004b1e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004b22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b26:	4b9c      	ldr	r3, [pc, #624]	@ (8004d98 <_printf_float+0x2c8>)
 8004b28:	f04f 32ff 	mov.w	r2, #4294967295
 8004b2c:	f7fb fffe 	bl	8000b2c <__aeabi_dcmpun>
 8004b30:	bb70      	cbnz	r0, 8004b90 <_printf_float+0xc0>
 8004b32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b36:	4b98      	ldr	r3, [pc, #608]	@ (8004d98 <_printf_float+0x2c8>)
 8004b38:	f04f 32ff 	mov.w	r2, #4294967295
 8004b3c:	f7fb ffd8 	bl	8000af0 <__aeabi_dcmple>
 8004b40:	bb30      	cbnz	r0, 8004b90 <_printf_float+0xc0>
 8004b42:	2200      	movs	r2, #0
 8004b44:	2300      	movs	r3, #0
 8004b46:	4640      	mov	r0, r8
 8004b48:	4649      	mov	r1, r9
 8004b4a:	f7fb ffc7 	bl	8000adc <__aeabi_dcmplt>
 8004b4e:	b110      	cbz	r0, 8004b56 <_printf_float+0x86>
 8004b50:	232d      	movs	r3, #45	@ 0x2d
 8004b52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b56:	4a91      	ldr	r2, [pc, #580]	@ (8004d9c <_printf_float+0x2cc>)
 8004b58:	4b91      	ldr	r3, [pc, #580]	@ (8004da0 <_printf_float+0x2d0>)
 8004b5a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004b5e:	bf8c      	ite	hi
 8004b60:	4690      	movhi	r8, r2
 8004b62:	4698      	movls	r8, r3
 8004b64:	2303      	movs	r3, #3
 8004b66:	6123      	str	r3, [r4, #16]
 8004b68:	f02b 0304 	bic.w	r3, fp, #4
 8004b6c:	6023      	str	r3, [r4, #0]
 8004b6e:	f04f 0900 	mov.w	r9, #0
 8004b72:	9700      	str	r7, [sp, #0]
 8004b74:	4633      	mov	r3, r6
 8004b76:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004b78:	4621      	mov	r1, r4
 8004b7a:	4628      	mov	r0, r5
 8004b7c:	f000 f9d2 	bl	8004f24 <_printf_common>
 8004b80:	3001      	adds	r0, #1
 8004b82:	f040 808d 	bne.w	8004ca0 <_printf_float+0x1d0>
 8004b86:	f04f 30ff 	mov.w	r0, #4294967295
 8004b8a:	b00d      	add	sp, #52	@ 0x34
 8004b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b90:	4642      	mov	r2, r8
 8004b92:	464b      	mov	r3, r9
 8004b94:	4640      	mov	r0, r8
 8004b96:	4649      	mov	r1, r9
 8004b98:	f7fb ffc8 	bl	8000b2c <__aeabi_dcmpun>
 8004b9c:	b140      	cbz	r0, 8004bb0 <_printf_float+0xe0>
 8004b9e:	464b      	mov	r3, r9
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	bfbc      	itt	lt
 8004ba4:	232d      	movlt	r3, #45	@ 0x2d
 8004ba6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004baa:	4a7e      	ldr	r2, [pc, #504]	@ (8004da4 <_printf_float+0x2d4>)
 8004bac:	4b7e      	ldr	r3, [pc, #504]	@ (8004da8 <_printf_float+0x2d8>)
 8004bae:	e7d4      	b.n	8004b5a <_printf_float+0x8a>
 8004bb0:	6863      	ldr	r3, [r4, #4]
 8004bb2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004bb6:	9206      	str	r2, [sp, #24]
 8004bb8:	1c5a      	adds	r2, r3, #1
 8004bba:	d13b      	bne.n	8004c34 <_printf_float+0x164>
 8004bbc:	2306      	movs	r3, #6
 8004bbe:	6063      	str	r3, [r4, #4]
 8004bc0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	6022      	str	r2, [r4, #0]
 8004bc8:	9303      	str	r3, [sp, #12]
 8004bca:	ab0a      	add	r3, sp, #40	@ 0x28
 8004bcc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004bd0:	ab09      	add	r3, sp, #36	@ 0x24
 8004bd2:	9300      	str	r3, [sp, #0]
 8004bd4:	6861      	ldr	r1, [r4, #4]
 8004bd6:	ec49 8b10 	vmov	d0, r8, r9
 8004bda:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004bde:	4628      	mov	r0, r5
 8004be0:	f7ff fed6 	bl	8004990 <__cvt>
 8004be4:	9b06      	ldr	r3, [sp, #24]
 8004be6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004be8:	2b47      	cmp	r3, #71	@ 0x47
 8004bea:	4680      	mov	r8, r0
 8004bec:	d129      	bne.n	8004c42 <_printf_float+0x172>
 8004bee:	1cc8      	adds	r0, r1, #3
 8004bf0:	db02      	blt.n	8004bf8 <_printf_float+0x128>
 8004bf2:	6863      	ldr	r3, [r4, #4]
 8004bf4:	4299      	cmp	r1, r3
 8004bf6:	dd41      	ble.n	8004c7c <_printf_float+0x1ac>
 8004bf8:	f1aa 0a02 	sub.w	sl, sl, #2
 8004bfc:	fa5f fa8a 	uxtb.w	sl, sl
 8004c00:	3901      	subs	r1, #1
 8004c02:	4652      	mov	r2, sl
 8004c04:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004c08:	9109      	str	r1, [sp, #36]	@ 0x24
 8004c0a:	f7ff ff26 	bl	8004a5a <__exponent>
 8004c0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004c10:	1813      	adds	r3, r2, r0
 8004c12:	2a01      	cmp	r2, #1
 8004c14:	4681      	mov	r9, r0
 8004c16:	6123      	str	r3, [r4, #16]
 8004c18:	dc02      	bgt.n	8004c20 <_printf_float+0x150>
 8004c1a:	6822      	ldr	r2, [r4, #0]
 8004c1c:	07d2      	lsls	r2, r2, #31
 8004c1e:	d501      	bpl.n	8004c24 <_printf_float+0x154>
 8004c20:	3301      	adds	r3, #1
 8004c22:	6123      	str	r3, [r4, #16]
 8004c24:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d0a2      	beq.n	8004b72 <_printf_float+0xa2>
 8004c2c:	232d      	movs	r3, #45	@ 0x2d
 8004c2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c32:	e79e      	b.n	8004b72 <_printf_float+0xa2>
 8004c34:	9a06      	ldr	r2, [sp, #24]
 8004c36:	2a47      	cmp	r2, #71	@ 0x47
 8004c38:	d1c2      	bne.n	8004bc0 <_printf_float+0xf0>
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d1c0      	bne.n	8004bc0 <_printf_float+0xf0>
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e7bd      	b.n	8004bbe <_printf_float+0xee>
 8004c42:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c46:	d9db      	bls.n	8004c00 <_printf_float+0x130>
 8004c48:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004c4c:	d118      	bne.n	8004c80 <_printf_float+0x1b0>
 8004c4e:	2900      	cmp	r1, #0
 8004c50:	6863      	ldr	r3, [r4, #4]
 8004c52:	dd0b      	ble.n	8004c6c <_printf_float+0x19c>
 8004c54:	6121      	str	r1, [r4, #16]
 8004c56:	b913      	cbnz	r3, 8004c5e <_printf_float+0x18e>
 8004c58:	6822      	ldr	r2, [r4, #0]
 8004c5a:	07d0      	lsls	r0, r2, #31
 8004c5c:	d502      	bpl.n	8004c64 <_printf_float+0x194>
 8004c5e:	3301      	adds	r3, #1
 8004c60:	440b      	add	r3, r1
 8004c62:	6123      	str	r3, [r4, #16]
 8004c64:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004c66:	f04f 0900 	mov.w	r9, #0
 8004c6a:	e7db      	b.n	8004c24 <_printf_float+0x154>
 8004c6c:	b913      	cbnz	r3, 8004c74 <_printf_float+0x1a4>
 8004c6e:	6822      	ldr	r2, [r4, #0]
 8004c70:	07d2      	lsls	r2, r2, #31
 8004c72:	d501      	bpl.n	8004c78 <_printf_float+0x1a8>
 8004c74:	3302      	adds	r3, #2
 8004c76:	e7f4      	b.n	8004c62 <_printf_float+0x192>
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e7f2      	b.n	8004c62 <_printf_float+0x192>
 8004c7c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004c80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c82:	4299      	cmp	r1, r3
 8004c84:	db05      	blt.n	8004c92 <_printf_float+0x1c2>
 8004c86:	6823      	ldr	r3, [r4, #0]
 8004c88:	6121      	str	r1, [r4, #16]
 8004c8a:	07d8      	lsls	r0, r3, #31
 8004c8c:	d5ea      	bpl.n	8004c64 <_printf_float+0x194>
 8004c8e:	1c4b      	adds	r3, r1, #1
 8004c90:	e7e7      	b.n	8004c62 <_printf_float+0x192>
 8004c92:	2900      	cmp	r1, #0
 8004c94:	bfd4      	ite	le
 8004c96:	f1c1 0202 	rsble	r2, r1, #2
 8004c9a:	2201      	movgt	r2, #1
 8004c9c:	4413      	add	r3, r2
 8004c9e:	e7e0      	b.n	8004c62 <_printf_float+0x192>
 8004ca0:	6823      	ldr	r3, [r4, #0]
 8004ca2:	055a      	lsls	r2, r3, #21
 8004ca4:	d407      	bmi.n	8004cb6 <_printf_float+0x1e6>
 8004ca6:	6923      	ldr	r3, [r4, #16]
 8004ca8:	4642      	mov	r2, r8
 8004caa:	4631      	mov	r1, r6
 8004cac:	4628      	mov	r0, r5
 8004cae:	47b8      	blx	r7
 8004cb0:	3001      	adds	r0, #1
 8004cb2:	d12b      	bne.n	8004d0c <_printf_float+0x23c>
 8004cb4:	e767      	b.n	8004b86 <_printf_float+0xb6>
 8004cb6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004cba:	f240 80dd 	bls.w	8004e78 <_printf_float+0x3a8>
 8004cbe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	f7fb feff 	bl	8000ac8 <__aeabi_dcmpeq>
 8004cca:	2800      	cmp	r0, #0
 8004ccc:	d033      	beq.n	8004d36 <_printf_float+0x266>
 8004cce:	4a37      	ldr	r2, [pc, #220]	@ (8004dac <_printf_float+0x2dc>)
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	4631      	mov	r1, r6
 8004cd4:	4628      	mov	r0, r5
 8004cd6:	47b8      	blx	r7
 8004cd8:	3001      	adds	r0, #1
 8004cda:	f43f af54 	beq.w	8004b86 <_printf_float+0xb6>
 8004cde:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004ce2:	4543      	cmp	r3, r8
 8004ce4:	db02      	blt.n	8004cec <_printf_float+0x21c>
 8004ce6:	6823      	ldr	r3, [r4, #0]
 8004ce8:	07d8      	lsls	r0, r3, #31
 8004cea:	d50f      	bpl.n	8004d0c <_printf_float+0x23c>
 8004cec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cf0:	4631      	mov	r1, r6
 8004cf2:	4628      	mov	r0, r5
 8004cf4:	47b8      	blx	r7
 8004cf6:	3001      	adds	r0, #1
 8004cf8:	f43f af45 	beq.w	8004b86 <_printf_float+0xb6>
 8004cfc:	f04f 0900 	mov.w	r9, #0
 8004d00:	f108 38ff 	add.w	r8, r8, #4294967295
 8004d04:	f104 0a1a 	add.w	sl, r4, #26
 8004d08:	45c8      	cmp	r8, r9
 8004d0a:	dc09      	bgt.n	8004d20 <_printf_float+0x250>
 8004d0c:	6823      	ldr	r3, [r4, #0]
 8004d0e:	079b      	lsls	r3, r3, #30
 8004d10:	f100 8103 	bmi.w	8004f1a <_printf_float+0x44a>
 8004d14:	68e0      	ldr	r0, [r4, #12]
 8004d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d18:	4298      	cmp	r0, r3
 8004d1a:	bfb8      	it	lt
 8004d1c:	4618      	movlt	r0, r3
 8004d1e:	e734      	b.n	8004b8a <_printf_float+0xba>
 8004d20:	2301      	movs	r3, #1
 8004d22:	4652      	mov	r2, sl
 8004d24:	4631      	mov	r1, r6
 8004d26:	4628      	mov	r0, r5
 8004d28:	47b8      	blx	r7
 8004d2a:	3001      	adds	r0, #1
 8004d2c:	f43f af2b 	beq.w	8004b86 <_printf_float+0xb6>
 8004d30:	f109 0901 	add.w	r9, r9, #1
 8004d34:	e7e8      	b.n	8004d08 <_printf_float+0x238>
 8004d36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	dc39      	bgt.n	8004db0 <_printf_float+0x2e0>
 8004d3c:	4a1b      	ldr	r2, [pc, #108]	@ (8004dac <_printf_float+0x2dc>)
 8004d3e:	2301      	movs	r3, #1
 8004d40:	4631      	mov	r1, r6
 8004d42:	4628      	mov	r0, r5
 8004d44:	47b8      	blx	r7
 8004d46:	3001      	adds	r0, #1
 8004d48:	f43f af1d 	beq.w	8004b86 <_printf_float+0xb6>
 8004d4c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004d50:	ea59 0303 	orrs.w	r3, r9, r3
 8004d54:	d102      	bne.n	8004d5c <_printf_float+0x28c>
 8004d56:	6823      	ldr	r3, [r4, #0]
 8004d58:	07d9      	lsls	r1, r3, #31
 8004d5a:	d5d7      	bpl.n	8004d0c <_printf_float+0x23c>
 8004d5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d60:	4631      	mov	r1, r6
 8004d62:	4628      	mov	r0, r5
 8004d64:	47b8      	blx	r7
 8004d66:	3001      	adds	r0, #1
 8004d68:	f43f af0d 	beq.w	8004b86 <_printf_float+0xb6>
 8004d6c:	f04f 0a00 	mov.w	sl, #0
 8004d70:	f104 0b1a 	add.w	fp, r4, #26
 8004d74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d76:	425b      	negs	r3, r3
 8004d78:	4553      	cmp	r3, sl
 8004d7a:	dc01      	bgt.n	8004d80 <_printf_float+0x2b0>
 8004d7c:	464b      	mov	r3, r9
 8004d7e:	e793      	b.n	8004ca8 <_printf_float+0x1d8>
 8004d80:	2301      	movs	r3, #1
 8004d82:	465a      	mov	r2, fp
 8004d84:	4631      	mov	r1, r6
 8004d86:	4628      	mov	r0, r5
 8004d88:	47b8      	blx	r7
 8004d8a:	3001      	adds	r0, #1
 8004d8c:	f43f aefb 	beq.w	8004b86 <_printf_float+0xb6>
 8004d90:	f10a 0a01 	add.w	sl, sl, #1
 8004d94:	e7ee      	b.n	8004d74 <_printf_float+0x2a4>
 8004d96:	bf00      	nop
 8004d98:	7fefffff 	.word	0x7fefffff
 8004d9c:	08008113 	.word	0x08008113
 8004da0:	0800810f 	.word	0x0800810f
 8004da4:	0800811b 	.word	0x0800811b
 8004da8:	08008117 	.word	0x08008117
 8004dac:	0800811f 	.word	0x0800811f
 8004db0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004db2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004db6:	4553      	cmp	r3, sl
 8004db8:	bfa8      	it	ge
 8004dba:	4653      	movge	r3, sl
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	4699      	mov	r9, r3
 8004dc0:	dc36      	bgt.n	8004e30 <_printf_float+0x360>
 8004dc2:	f04f 0b00 	mov.w	fp, #0
 8004dc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004dca:	f104 021a 	add.w	r2, r4, #26
 8004dce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004dd0:	9306      	str	r3, [sp, #24]
 8004dd2:	eba3 0309 	sub.w	r3, r3, r9
 8004dd6:	455b      	cmp	r3, fp
 8004dd8:	dc31      	bgt.n	8004e3e <_printf_float+0x36e>
 8004dda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ddc:	459a      	cmp	sl, r3
 8004dde:	dc3a      	bgt.n	8004e56 <_printf_float+0x386>
 8004de0:	6823      	ldr	r3, [r4, #0]
 8004de2:	07da      	lsls	r2, r3, #31
 8004de4:	d437      	bmi.n	8004e56 <_printf_float+0x386>
 8004de6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004de8:	ebaa 0903 	sub.w	r9, sl, r3
 8004dec:	9b06      	ldr	r3, [sp, #24]
 8004dee:	ebaa 0303 	sub.w	r3, sl, r3
 8004df2:	4599      	cmp	r9, r3
 8004df4:	bfa8      	it	ge
 8004df6:	4699      	movge	r9, r3
 8004df8:	f1b9 0f00 	cmp.w	r9, #0
 8004dfc:	dc33      	bgt.n	8004e66 <_printf_float+0x396>
 8004dfe:	f04f 0800 	mov.w	r8, #0
 8004e02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e06:	f104 0b1a 	add.w	fp, r4, #26
 8004e0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e0c:	ebaa 0303 	sub.w	r3, sl, r3
 8004e10:	eba3 0309 	sub.w	r3, r3, r9
 8004e14:	4543      	cmp	r3, r8
 8004e16:	f77f af79 	ble.w	8004d0c <_printf_float+0x23c>
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	465a      	mov	r2, fp
 8004e1e:	4631      	mov	r1, r6
 8004e20:	4628      	mov	r0, r5
 8004e22:	47b8      	blx	r7
 8004e24:	3001      	adds	r0, #1
 8004e26:	f43f aeae 	beq.w	8004b86 <_printf_float+0xb6>
 8004e2a:	f108 0801 	add.w	r8, r8, #1
 8004e2e:	e7ec      	b.n	8004e0a <_printf_float+0x33a>
 8004e30:	4642      	mov	r2, r8
 8004e32:	4631      	mov	r1, r6
 8004e34:	4628      	mov	r0, r5
 8004e36:	47b8      	blx	r7
 8004e38:	3001      	adds	r0, #1
 8004e3a:	d1c2      	bne.n	8004dc2 <_printf_float+0x2f2>
 8004e3c:	e6a3      	b.n	8004b86 <_printf_float+0xb6>
 8004e3e:	2301      	movs	r3, #1
 8004e40:	4631      	mov	r1, r6
 8004e42:	4628      	mov	r0, r5
 8004e44:	9206      	str	r2, [sp, #24]
 8004e46:	47b8      	blx	r7
 8004e48:	3001      	adds	r0, #1
 8004e4a:	f43f ae9c 	beq.w	8004b86 <_printf_float+0xb6>
 8004e4e:	9a06      	ldr	r2, [sp, #24]
 8004e50:	f10b 0b01 	add.w	fp, fp, #1
 8004e54:	e7bb      	b.n	8004dce <_printf_float+0x2fe>
 8004e56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e5a:	4631      	mov	r1, r6
 8004e5c:	4628      	mov	r0, r5
 8004e5e:	47b8      	blx	r7
 8004e60:	3001      	adds	r0, #1
 8004e62:	d1c0      	bne.n	8004de6 <_printf_float+0x316>
 8004e64:	e68f      	b.n	8004b86 <_printf_float+0xb6>
 8004e66:	9a06      	ldr	r2, [sp, #24]
 8004e68:	464b      	mov	r3, r9
 8004e6a:	4442      	add	r2, r8
 8004e6c:	4631      	mov	r1, r6
 8004e6e:	4628      	mov	r0, r5
 8004e70:	47b8      	blx	r7
 8004e72:	3001      	adds	r0, #1
 8004e74:	d1c3      	bne.n	8004dfe <_printf_float+0x32e>
 8004e76:	e686      	b.n	8004b86 <_printf_float+0xb6>
 8004e78:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004e7c:	f1ba 0f01 	cmp.w	sl, #1
 8004e80:	dc01      	bgt.n	8004e86 <_printf_float+0x3b6>
 8004e82:	07db      	lsls	r3, r3, #31
 8004e84:	d536      	bpl.n	8004ef4 <_printf_float+0x424>
 8004e86:	2301      	movs	r3, #1
 8004e88:	4642      	mov	r2, r8
 8004e8a:	4631      	mov	r1, r6
 8004e8c:	4628      	mov	r0, r5
 8004e8e:	47b8      	blx	r7
 8004e90:	3001      	adds	r0, #1
 8004e92:	f43f ae78 	beq.w	8004b86 <_printf_float+0xb6>
 8004e96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e9a:	4631      	mov	r1, r6
 8004e9c:	4628      	mov	r0, r5
 8004e9e:	47b8      	blx	r7
 8004ea0:	3001      	adds	r0, #1
 8004ea2:	f43f ae70 	beq.w	8004b86 <_printf_float+0xb6>
 8004ea6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004eaa:	2200      	movs	r2, #0
 8004eac:	2300      	movs	r3, #0
 8004eae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004eb2:	f7fb fe09 	bl	8000ac8 <__aeabi_dcmpeq>
 8004eb6:	b9c0      	cbnz	r0, 8004eea <_printf_float+0x41a>
 8004eb8:	4653      	mov	r3, sl
 8004eba:	f108 0201 	add.w	r2, r8, #1
 8004ebe:	4631      	mov	r1, r6
 8004ec0:	4628      	mov	r0, r5
 8004ec2:	47b8      	blx	r7
 8004ec4:	3001      	adds	r0, #1
 8004ec6:	d10c      	bne.n	8004ee2 <_printf_float+0x412>
 8004ec8:	e65d      	b.n	8004b86 <_printf_float+0xb6>
 8004eca:	2301      	movs	r3, #1
 8004ecc:	465a      	mov	r2, fp
 8004ece:	4631      	mov	r1, r6
 8004ed0:	4628      	mov	r0, r5
 8004ed2:	47b8      	blx	r7
 8004ed4:	3001      	adds	r0, #1
 8004ed6:	f43f ae56 	beq.w	8004b86 <_printf_float+0xb6>
 8004eda:	f108 0801 	add.w	r8, r8, #1
 8004ede:	45d0      	cmp	r8, sl
 8004ee0:	dbf3      	blt.n	8004eca <_printf_float+0x3fa>
 8004ee2:	464b      	mov	r3, r9
 8004ee4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004ee8:	e6df      	b.n	8004caa <_printf_float+0x1da>
 8004eea:	f04f 0800 	mov.w	r8, #0
 8004eee:	f104 0b1a 	add.w	fp, r4, #26
 8004ef2:	e7f4      	b.n	8004ede <_printf_float+0x40e>
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	4642      	mov	r2, r8
 8004ef8:	e7e1      	b.n	8004ebe <_printf_float+0x3ee>
 8004efa:	2301      	movs	r3, #1
 8004efc:	464a      	mov	r2, r9
 8004efe:	4631      	mov	r1, r6
 8004f00:	4628      	mov	r0, r5
 8004f02:	47b8      	blx	r7
 8004f04:	3001      	adds	r0, #1
 8004f06:	f43f ae3e 	beq.w	8004b86 <_printf_float+0xb6>
 8004f0a:	f108 0801 	add.w	r8, r8, #1
 8004f0e:	68e3      	ldr	r3, [r4, #12]
 8004f10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004f12:	1a5b      	subs	r3, r3, r1
 8004f14:	4543      	cmp	r3, r8
 8004f16:	dcf0      	bgt.n	8004efa <_printf_float+0x42a>
 8004f18:	e6fc      	b.n	8004d14 <_printf_float+0x244>
 8004f1a:	f04f 0800 	mov.w	r8, #0
 8004f1e:	f104 0919 	add.w	r9, r4, #25
 8004f22:	e7f4      	b.n	8004f0e <_printf_float+0x43e>

08004f24 <_printf_common>:
 8004f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f28:	4616      	mov	r6, r2
 8004f2a:	4698      	mov	r8, r3
 8004f2c:	688a      	ldr	r2, [r1, #8]
 8004f2e:	690b      	ldr	r3, [r1, #16]
 8004f30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f34:	4293      	cmp	r3, r2
 8004f36:	bfb8      	it	lt
 8004f38:	4613      	movlt	r3, r2
 8004f3a:	6033      	str	r3, [r6, #0]
 8004f3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f40:	4607      	mov	r7, r0
 8004f42:	460c      	mov	r4, r1
 8004f44:	b10a      	cbz	r2, 8004f4a <_printf_common+0x26>
 8004f46:	3301      	adds	r3, #1
 8004f48:	6033      	str	r3, [r6, #0]
 8004f4a:	6823      	ldr	r3, [r4, #0]
 8004f4c:	0699      	lsls	r1, r3, #26
 8004f4e:	bf42      	ittt	mi
 8004f50:	6833      	ldrmi	r3, [r6, #0]
 8004f52:	3302      	addmi	r3, #2
 8004f54:	6033      	strmi	r3, [r6, #0]
 8004f56:	6825      	ldr	r5, [r4, #0]
 8004f58:	f015 0506 	ands.w	r5, r5, #6
 8004f5c:	d106      	bne.n	8004f6c <_printf_common+0x48>
 8004f5e:	f104 0a19 	add.w	sl, r4, #25
 8004f62:	68e3      	ldr	r3, [r4, #12]
 8004f64:	6832      	ldr	r2, [r6, #0]
 8004f66:	1a9b      	subs	r3, r3, r2
 8004f68:	42ab      	cmp	r3, r5
 8004f6a:	dc26      	bgt.n	8004fba <_printf_common+0x96>
 8004f6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f70:	6822      	ldr	r2, [r4, #0]
 8004f72:	3b00      	subs	r3, #0
 8004f74:	bf18      	it	ne
 8004f76:	2301      	movne	r3, #1
 8004f78:	0692      	lsls	r2, r2, #26
 8004f7a:	d42b      	bmi.n	8004fd4 <_printf_common+0xb0>
 8004f7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f80:	4641      	mov	r1, r8
 8004f82:	4638      	mov	r0, r7
 8004f84:	47c8      	blx	r9
 8004f86:	3001      	adds	r0, #1
 8004f88:	d01e      	beq.n	8004fc8 <_printf_common+0xa4>
 8004f8a:	6823      	ldr	r3, [r4, #0]
 8004f8c:	6922      	ldr	r2, [r4, #16]
 8004f8e:	f003 0306 	and.w	r3, r3, #6
 8004f92:	2b04      	cmp	r3, #4
 8004f94:	bf02      	ittt	eq
 8004f96:	68e5      	ldreq	r5, [r4, #12]
 8004f98:	6833      	ldreq	r3, [r6, #0]
 8004f9a:	1aed      	subeq	r5, r5, r3
 8004f9c:	68a3      	ldr	r3, [r4, #8]
 8004f9e:	bf0c      	ite	eq
 8004fa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fa4:	2500      	movne	r5, #0
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	bfc4      	itt	gt
 8004faa:	1a9b      	subgt	r3, r3, r2
 8004fac:	18ed      	addgt	r5, r5, r3
 8004fae:	2600      	movs	r6, #0
 8004fb0:	341a      	adds	r4, #26
 8004fb2:	42b5      	cmp	r5, r6
 8004fb4:	d11a      	bne.n	8004fec <_printf_common+0xc8>
 8004fb6:	2000      	movs	r0, #0
 8004fb8:	e008      	b.n	8004fcc <_printf_common+0xa8>
 8004fba:	2301      	movs	r3, #1
 8004fbc:	4652      	mov	r2, sl
 8004fbe:	4641      	mov	r1, r8
 8004fc0:	4638      	mov	r0, r7
 8004fc2:	47c8      	blx	r9
 8004fc4:	3001      	adds	r0, #1
 8004fc6:	d103      	bne.n	8004fd0 <_printf_common+0xac>
 8004fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8004fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fd0:	3501      	adds	r5, #1
 8004fd2:	e7c6      	b.n	8004f62 <_printf_common+0x3e>
 8004fd4:	18e1      	adds	r1, r4, r3
 8004fd6:	1c5a      	adds	r2, r3, #1
 8004fd8:	2030      	movs	r0, #48	@ 0x30
 8004fda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004fde:	4422      	add	r2, r4
 8004fe0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004fe4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004fe8:	3302      	adds	r3, #2
 8004fea:	e7c7      	b.n	8004f7c <_printf_common+0x58>
 8004fec:	2301      	movs	r3, #1
 8004fee:	4622      	mov	r2, r4
 8004ff0:	4641      	mov	r1, r8
 8004ff2:	4638      	mov	r0, r7
 8004ff4:	47c8      	blx	r9
 8004ff6:	3001      	adds	r0, #1
 8004ff8:	d0e6      	beq.n	8004fc8 <_printf_common+0xa4>
 8004ffa:	3601      	adds	r6, #1
 8004ffc:	e7d9      	b.n	8004fb2 <_printf_common+0x8e>
	...

08005000 <_printf_i>:
 8005000:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005004:	7e0f      	ldrb	r7, [r1, #24]
 8005006:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005008:	2f78      	cmp	r7, #120	@ 0x78
 800500a:	4691      	mov	r9, r2
 800500c:	4680      	mov	r8, r0
 800500e:	460c      	mov	r4, r1
 8005010:	469a      	mov	sl, r3
 8005012:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005016:	d807      	bhi.n	8005028 <_printf_i+0x28>
 8005018:	2f62      	cmp	r7, #98	@ 0x62
 800501a:	d80a      	bhi.n	8005032 <_printf_i+0x32>
 800501c:	2f00      	cmp	r7, #0
 800501e:	f000 80d1 	beq.w	80051c4 <_printf_i+0x1c4>
 8005022:	2f58      	cmp	r7, #88	@ 0x58
 8005024:	f000 80b8 	beq.w	8005198 <_printf_i+0x198>
 8005028:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800502c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005030:	e03a      	b.n	80050a8 <_printf_i+0xa8>
 8005032:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005036:	2b15      	cmp	r3, #21
 8005038:	d8f6      	bhi.n	8005028 <_printf_i+0x28>
 800503a:	a101      	add	r1, pc, #4	@ (adr r1, 8005040 <_printf_i+0x40>)
 800503c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005040:	08005099 	.word	0x08005099
 8005044:	080050ad 	.word	0x080050ad
 8005048:	08005029 	.word	0x08005029
 800504c:	08005029 	.word	0x08005029
 8005050:	08005029 	.word	0x08005029
 8005054:	08005029 	.word	0x08005029
 8005058:	080050ad 	.word	0x080050ad
 800505c:	08005029 	.word	0x08005029
 8005060:	08005029 	.word	0x08005029
 8005064:	08005029 	.word	0x08005029
 8005068:	08005029 	.word	0x08005029
 800506c:	080051ab 	.word	0x080051ab
 8005070:	080050d7 	.word	0x080050d7
 8005074:	08005165 	.word	0x08005165
 8005078:	08005029 	.word	0x08005029
 800507c:	08005029 	.word	0x08005029
 8005080:	080051cd 	.word	0x080051cd
 8005084:	08005029 	.word	0x08005029
 8005088:	080050d7 	.word	0x080050d7
 800508c:	08005029 	.word	0x08005029
 8005090:	08005029 	.word	0x08005029
 8005094:	0800516d 	.word	0x0800516d
 8005098:	6833      	ldr	r3, [r6, #0]
 800509a:	1d1a      	adds	r2, r3, #4
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	6032      	str	r2, [r6, #0]
 80050a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80050a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80050a8:	2301      	movs	r3, #1
 80050aa:	e09c      	b.n	80051e6 <_printf_i+0x1e6>
 80050ac:	6833      	ldr	r3, [r6, #0]
 80050ae:	6820      	ldr	r0, [r4, #0]
 80050b0:	1d19      	adds	r1, r3, #4
 80050b2:	6031      	str	r1, [r6, #0]
 80050b4:	0606      	lsls	r6, r0, #24
 80050b6:	d501      	bpl.n	80050bc <_printf_i+0xbc>
 80050b8:	681d      	ldr	r5, [r3, #0]
 80050ba:	e003      	b.n	80050c4 <_printf_i+0xc4>
 80050bc:	0645      	lsls	r5, r0, #25
 80050be:	d5fb      	bpl.n	80050b8 <_printf_i+0xb8>
 80050c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80050c4:	2d00      	cmp	r5, #0
 80050c6:	da03      	bge.n	80050d0 <_printf_i+0xd0>
 80050c8:	232d      	movs	r3, #45	@ 0x2d
 80050ca:	426d      	negs	r5, r5
 80050cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050d0:	4858      	ldr	r0, [pc, #352]	@ (8005234 <_printf_i+0x234>)
 80050d2:	230a      	movs	r3, #10
 80050d4:	e011      	b.n	80050fa <_printf_i+0xfa>
 80050d6:	6821      	ldr	r1, [r4, #0]
 80050d8:	6833      	ldr	r3, [r6, #0]
 80050da:	0608      	lsls	r0, r1, #24
 80050dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80050e0:	d402      	bmi.n	80050e8 <_printf_i+0xe8>
 80050e2:	0649      	lsls	r1, r1, #25
 80050e4:	bf48      	it	mi
 80050e6:	b2ad      	uxthmi	r5, r5
 80050e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80050ea:	4852      	ldr	r0, [pc, #328]	@ (8005234 <_printf_i+0x234>)
 80050ec:	6033      	str	r3, [r6, #0]
 80050ee:	bf14      	ite	ne
 80050f0:	230a      	movne	r3, #10
 80050f2:	2308      	moveq	r3, #8
 80050f4:	2100      	movs	r1, #0
 80050f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050fa:	6866      	ldr	r6, [r4, #4]
 80050fc:	60a6      	str	r6, [r4, #8]
 80050fe:	2e00      	cmp	r6, #0
 8005100:	db05      	blt.n	800510e <_printf_i+0x10e>
 8005102:	6821      	ldr	r1, [r4, #0]
 8005104:	432e      	orrs	r6, r5
 8005106:	f021 0104 	bic.w	r1, r1, #4
 800510a:	6021      	str	r1, [r4, #0]
 800510c:	d04b      	beq.n	80051a6 <_printf_i+0x1a6>
 800510e:	4616      	mov	r6, r2
 8005110:	fbb5 f1f3 	udiv	r1, r5, r3
 8005114:	fb03 5711 	mls	r7, r3, r1, r5
 8005118:	5dc7      	ldrb	r7, [r0, r7]
 800511a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800511e:	462f      	mov	r7, r5
 8005120:	42bb      	cmp	r3, r7
 8005122:	460d      	mov	r5, r1
 8005124:	d9f4      	bls.n	8005110 <_printf_i+0x110>
 8005126:	2b08      	cmp	r3, #8
 8005128:	d10b      	bne.n	8005142 <_printf_i+0x142>
 800512a:	6823      	ldr	r3, [r4, #0]
 800512c:	07df      	lsls	r7, r3, #31
 800512e:	d508      	bpl.n	8005142 <_printf_i+0x142>
 8005130:	6923      	ldr	r3, [r4, #16]
 8005132:	6861      	ldr	r1, [r4, #4]
 8005134:	4299      	cmp	r1, r3
 8005136:	bfde      	ittt	le
 8005138:	2330      	movle	r3, #48	@ 0x30
 800513a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800513e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005142:	1b92      	subs	r2, r2, r6
 8005144:	6122      	str	r2, [r4, #16]
 8005146:	f8cd a000 	str.w	sl, [sp]
 800514a:	464b      	mov	r3, r9
 800514c:	aa03      	add	r2, sp, #12
 800514e:	4621      	mov	r1, r4
 8005150:	4640      	mov	r0, r8
 8005152:	f7ff fee7 	bl	8004f24 <_printf_common>
 8005156:	3001      	adds	r0, #1
 8005158:	d14a      	bne.n	80051f0 <_printf_i+0x1f0>
 800515a:	f04f 30ff 	mov.w	r0, #4294967295
 800515e:	b004      	add	sp, #16
 8005160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005164:	6823      	ldr	r3, [r4, #0]
 8005166:	f043 0320 	orr.w	r3, r3, #32
 800516a:	6023      	str	r3, [r4, #0]
 800516c:	4832      	ldr	r0, [pc, #200]	@ (8005238 <_printf_i+0x238>)
 800516e:	2778      	movs	r7, #120	@ 0x78
 8005170:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005174:	6823      	ldr	r3, [r4, #0]
 8005176:	6831      	ldr	r1, [r6, #0]
 8005178:	061f      	lsls	r7, r3, #24
 800517a:	f851 5b04 	ldr.w	r5, [r1], #4
 800517e:	d402      	bmi.n	8005186 <_printf_i+0x186>
 8005180:	065f      	lsls	r7, r3, #25
 8005182:	bf48      	it	mi
 8005184:	b2ad      	uxthmi	r5, r5
 8005186:	6031      	str	r1, [r6, #0]
 8005188:	07d9      	lsls	r1, r3, #31
 800518a:	bf44      	itt	mi
 800518c:	f043 0320 	orrmi.w	r3, r3, #32
 8005190:	6023      	strmi	r3, [r4, #0]
 8005192:	b11d      	cbz	r5, 800519c <_printf_i+0x19c>
 8005194:	2310      	movs	r3, #16
 8005196:	e7ad      	b.n	80050f4 <_printf_i+0xf4>
 8005198:	4826      	ldr	r0, [pc, #152]	@ (8005234 <_printf_i+0x234>)
 800519a:	e7e9      	b.n	8005170 <_printf_i+0x170>
 800519c:	6823      	ldr	r3, [r4, #0]
 800519e:	f023 0320 	bic.w	r3, r3, #32
 80051a2:	6023      	str	r3, [r4, #0]
 80051a4:	e7f6      	b.n	8005194 <_printf_i+0x194>
 80051a6:	4616      	mov	r6, r2
 80051a8:	e7bd      	b.n	8005126 <_printf_i+0x126>
 80051aa:	6833      	ldr	r3, [r6, #0]
 80051ac:	6825      	ldr	r5, [r4, #0]
 80051ae:	6961      	ldr	r1, [r4, #20]
 80051b0:	1d18      	adds	r0, r3, #4
 80051b2:	6030      	str	r0, [r6, #0]
 80051b4:	062e      	lsls	r6, r5, #24
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	d501      	bpl.n	80051be <_printf_i+0x1be>
 80051ba:	6019      	str	r1, [r3, #0]
 80051bc:	e002      	b.n	80051c4 <_printf_i+0x1c4>
 80051be:	0668      	lsls	r0, r5, #25
 80051c0:	d5fb      	bpl.n	80051ba <_printf_i+0x1ba>
 80051c2:	8019      	strh	r1, [r3, #0]
 80051c4:	2300      	movs	r3, #0
 80051c6:	6123      	str	r3, [r4, #16]
 80051c8:	4616      	mov	r6, r2
 80051ca:	e7bc      	b.n	8005146 <_printf_i+0x146>
 80051cc:	6833      	ldr	r3, [r6, #0]
 80051ce:	1d1a      	adds	r2, r3, #4
 80051d0:	6032      	str	r2, [r6, #0]
 80051d2:	681e      	ldr	r6, [r3, #0]
 80051d4:	6862      	ldr	r2, [r4, #4]
 80051d6:	2100      	movs	r1, #0
 80051d8:	4630      	mov	r0, r6
 80051da:	f7fa fff9 	bl	80001d0 <memchr>
 80051de:	b108      	cbz	r0, 80051e4 <_printf_i+0x1e4>
 80051e0:	1b80      	subs	r0, r0, r6
 80051e2:	6060      	str	r0, [r4, #4]
 80051e4:	6863      	ldr	r3, [r4, #4]
 80051e6:	6123      	str	r3, [r4, #16]
 80051e8:	2300      	movs	r3, #0
 80051ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051ee:	e7aa      	b.n	8005146 <_printf_i+0x146>
 80051f0:	6923      	ldr	r3, [r4, #16]
 80051f2:	4632      	mov	r2, r6
 80051f4:	4649      	mov	r1, r9
 80051f6:	4640      	mov	r0, r8
 80051f8:	47d0      	blx	sl
 80051fa:	3001      	adds	r0, #1
 80051fc:	d0ad      	beq.n	800515a <_printf_i+0x15a>
 80051fe:	6823      	ldr	r3, [r4, #0]
 8005200:	079b      	lsls	r3, r3, #30
 8005202:	d413      	bmi.n	800522c <_printf_i+0x22c>
 8005204:	68e0      	ldr	r0, [r4, #12]
 8005206:	9b03      	ldr	r3, [sp, #12]
 8005208:	4298      	cmp	r0, r3
 800520a:	bfb8      	it	lt
 800520c:	4618      	movlt	r0, r3
 800520e:	e7a6      	b.n	800515e <_printf_i+0x15e>
 8005210:	2301      	movs	r3, #1
 8005212:	4632      	mov	r2, r6
 8005214:	4649      	mov	r1, r9
 8005216:	4640      	mov	r0, r8
 8005218:	47d0      	blx	sl
 800521a:	3001      	adds	r0, #1
 800521c:	d09d      	beq.n	800515a <_printf_i+0x15a>
 800521e:	3501      	adds	r5, #1
 8005220:	68e3      	ldr	r3, [r4, #12]
 8005222:	9903      	ldr	r1, [sp, #12]
 8005224:	1a5b      	subs	r3, r3, r1
 8005226:	42ab      	cmp	r3, r5
 8005228:	dcf2      	bgt.n	8005210 <_printf_i+0x210>
 800522a:	e7eb      	b.n	8005204 <_printf_i+0x204>
 800522c:	2500      	movs	r5, #0
 800522e:	f104 0619 	add.w	r6, r4, #25
 8005232:	e7f5      	b.n	8005220 <_printf_i+0x220>
 8005234:	08008121 	.word	0x08008121
 8005238:	08008132 	.word	0x08008132

0800523c <std>:
 800523c:	2300      	movs	r3, #0
 800523e:	b510      	push	{r4, lr}
 8005240:	4604      	mov	r4, r0
 8005242:	e9c0 3300 	strd	r3, r3, [r0]
 8005246:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800524a:	6083      	str	r3, [r0, #8]
 800524c:	8181      	strh	r1, [r0, #12]
 800524e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005250:	81c2      	strh	r2, [r0, #14]
 8005252:	6183      	str	r3, [r0, #24]
 8005254:	4619      	mov	r1, r3
 8005256:	2208      	movs	r2, #8
 8005258:	305c      	adds	r0, #92	@ 0x5c
 800525a:	f000 f9f9 	bl	8005650 <memset>
 800525e:	4b0d      	ldr	r3, [pc, #52]	@ (8005294 <std+0x58>)
 8005260:	6263      	str	r3, [r4, #36]	@ 0x24
 8005262:	4b0d      	ldr	r3, [pc, #52]	@ (8005298 <std+0x5c>)
 8005264:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005266:	4b0d      	ldr	r3, [pc, #52]	@ (800529c <std+0x60>)
 8005268:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800526a:	4b0d      	ldr	r3, [pc, #52]	@ (80052a0 <std+0x64>)
 800526c:	6323      	str	r3, [r4, #48]	@ 0x30
 800526e:	4b0d      	ldr	r3, [pc, #52]	@ (80052a4 <std+0x68>)
 8005270:	6224      	str	r4, [r4, #32]
 8005272:	429c      	cmp	r4, r3
 8005274:	d006      	beq.n	8005284 <std+0x48>
 8005276:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800527a:	4294      	cmp	r4, r2
 800527c:	d002      	beq.n	8005284 <std+0x48>
 800527e:	33d0      	adds	r3, #208	@ 0xd0
 8005280:	429c      	cmp	r4, r3
 8005282:	d105      	bne.n	8005290 <std+0x54>
 8005284:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800528c:	f000 ba5c 	b.w	8005748 <__retarget_lock_init_recursive>
 8005290:	bd10      	pop	{r4, pc}
 8005292:	bf00      	nop
 8005294:	080054a1 	.word	0x080054a1
 8005298:	080054c3 	.word	0x080054c3
 800529c:	080054fb 	.word	0x080054fb
 80052a0:	0800551f 	.word	0x0800551f
 80052a4:	200002d4 	.word	0x200002d4

080052a8 <stdio_exit_handler>:
 80052a8:	4a02      	ldr	r2, [pc, #8]	@ (80052b4 <stdio_exit_handler+0xc>)
 80052aa:	4903      	ldr	r1, [pc, #12]	@ (80052b8 <stdio_exit_handler+0x10>)
 80052ac:	4803      	ldr	r0, [pc, #12]	@ (80052bc <stdio_exit_handler+0x14>)
 80052ae:	f000 b869 	b.w	8005384 <_fwalk_sglue>
 80052b2:	bf00      	nop
 80052b4:	20000010 	.word	0x20000010
 80052b8:	08007081 	.word	0x08007081
 80052bc:	20000020 	.word	0x20000020

080052c0 <cleanup_stdio>:
 80052c0:	6841      	ldr	r1, [r0, #4]
 80052c2:	4b0c      	ldr	r3, [pc, #48]	@ (80052f4 <cleanup_stdio+0x34>)
 80052c4:	4299      	cmp	r1, r3
 80052c6:	b510      	push	{r4, lr}
 80052c8:	4604      	mov	r4, r0
 80052ca:	d001      	beq.n	80052d0 <cleanup_stdio+0x10>
 80052cc:	f001 fed8 	bl	8007080 <_fflush_r>
 80052d0:	68a1      	ldr	r1, [r4, #8]
 80052d2:	4b09      	ldr	r3, [pc, #36]	@ (80052f8 <cleanup_stdio+0x38>)
 80052d4:	4299      	cmp	r1, r3
 80052d6:	d002      	beq.n	80052de <cleanup_stdio+0x1e>
 80052d8:	4620      	mov	r0, r4
 80052da:	f001 fed1 	bl	8007080 <_fflush_r>
 80052de:	68e1      	ldr	r1, [r4, #12]
 80052e0:	4b06      	ldr	r3, [pc, #24]	@ (80052fc <cleanup_stdio+0x3c>)
 80052e2:	4299      	cmp	r1, r3
 80052e4:	d004      	beq.n	80052f0 <cleanup_stdio+0x30>
 80052e6:	4620      	mov	r0, r4
 80052e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052ec:	f001 bec8 	b.w	8007080 <_fflush_r>
 80052f0:	bd10      	pop	{r4, pc}
 80052f2:	bf00      	nop
 80052f4:	200002d4 	.word	0x200002d4
 80052f8:	2000033c 	.word	0x2000033c
 80052fc:	200003a4 	.word	0x200003a4

08005300 <global_stdio_init.part.0>:
 8005300:	b510      	push	{r4, lr}
 8005302:	4b0b      	ldr	r3, [pc, #44]	@ (8005330 <global_stdio_init.part.0+0x30>)
 8005304:	4c0b      	ldr	r4, [pc, #44]	@ (8005334 <global_stdio_init.part.0+0x34>)
 8005306:	4a0c      	ldr	r2, [pc, #48]	@ (8005338 <global_stdio_init.part.0+0x38>)
 8005308:	601a      	str	r2, [r3, #0]
 800530a:	4620      	mov	r0, r4
 800530c:	2200      	movs	r2, #0
 800530e:	2104      	movs	r1, #4
 8005310:	f7ff ff94 	bl	800523c <std>
 8005314:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005318:	2201      	movs	r2, #1
 800531a:	2109      	movs	r1, #9
 800531c:	f7ff ff8e 	bl	800523c <std>
 8005320:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005324:	2202      	movs	r2, #2
 8005326:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800532a:	2112      	movs	r1, #18
 800532c:	f7ff bf86 	b.w	800523c <std>
 8005330:	2000040c 	.word	0x2000040c
 8005334:	200002d4 	.word	0x200002d4
 8005338:	080052a9 	.word	0x080052a9

0800533c <__sfp_lock_acquire>:
 800533c:	4801      	ldr	r0, [pc, #4]	@ (8005344 <__sfp_lock_acquire+0x8>)
 800533e:	f000 ba04 	b.w	800574a <__retarget_lock_acquire_recursive>
 8005342:	bf00      	nop
 8005344:	20000415 	.word	0x20000415

08005348 <__sfp_lock_release>:
 8005348:	4801      	ldr	r0, [pc, #4]	@ (8005350 <__sfp_lock_release+0x8>)
 800534a:	f000 b9ff 	b.w	800574c <__retarget_lock_release_recursive>
 800534e:	bf00      	nop
 8005350:	20000415 	.word	0x20000415

08005354 <__sinit>:
 8005354:	b510      	push	{r4, lr}
 8005356:	4604      	mov	r4, r0
 8005358:	f7ff fff0 	bl	800533c <__sfp_lock_acquire>
 800535c:	6a23      	ldr	r3, [r4, #32]
 800535e:	b11b      	cbz	r3, 8005368 <__sinit+0x14>
 8005360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005364:	f7ff bff0 	b.w	8005348 <__sfp_lock_release>
 8005368:	4b04      	ldr	r3, [pc, #16]	@ (800537c <__sinit+0x28>)
 800536a:	6223      	str	r3, [r4, #32]
 800536c:	4b04      	ldr	r3, [pc, #16]	@ (8005380 <__sinit+0x2c>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d1f5      	bne.n	8005360 <__sinit+0xc>
 8005374:	f7ff ffc4 	bl	8005300 <global_stdio_init.part.0>
 8005378:	e7f2      	b.n	8005360 <__sinit+0xc>
 800537a:	bf00      	nop
 800537c:	080052c1 	.word	0x080052c1
 8005380:	2000040c 	.word	0x2000040c

08005384 <_fwalk_sglue>:
 8005384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005388:	4607      	mov	r7, r0
 800538a:	4688      	mov	r8, r1
 800538c:	4614      	mov	r4, r2
 800538e:	2600      	movs	r6, #0
 8005390:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005394:	f1b9 0901 	subs.w	r9, r9, #1
 8005398:	d505      	bpl.n	80053a6 <_fwalk_sglue+0x22>
 800539a:	6824      	ldr	r4, [r4, #0]
 800539c:	2c00      	cmp	r4, #0
 800539e:	d1f7      	bne.n	8005390 <_fwalk_sglue+0xc>
 80053a0:	4630      	mov	r0, r6
 80053a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053a6:	89ab      	ldrh	r3, [r5, #12]
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d907      	bls.n	80053bc <_fwalk_sglue+0x38>
 80053ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80053b0:	3301      	adds	r3, #1
 80053b2:	d003      	beq.n	80053bc <_fwalk_sglue+0x38>
 80053b4:	4629      	mov	r1, r5
 80053b6:	4638      	mov	r0, r7
 80053b8:	47c0      	blx	r8
 80053ba:	4306      	orrs	r6, r0
 80053bc:	3568      	adds	r5, #104	@ 0x68
 80053be:	e7e9      	b.n	8005394 <_fwalk_sglue+0x10>

080053c0 <iprintf>:
 80053c0:	b40f      	push	{r0, r1, r2, r3}
 80053c2:	b507      	push	{r0, r1, r2, lr}
 80053c4:	4906      	ldr	r1, [pc, #24]	@ (80053e0 <iprintf+0x20>)
 80053c6:	ab04      	add	r3, sp, #16
 80053c8:	6808      	ldr	r0, [r1, #0]
 80053ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80053ce:	6881      	ldr	r1, [r0, #8]
 80053d0:	9301      	str	r3, [sp, #4]
 80053d2:	f001 fcb9 	bl	8006d48 <_vfiprintf_r>
 80053d6:	b003      	add	sp, #12
 80053d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80053dc:	b004      	add	sp, #16
 80053de:	4770      	bx	lr
 80053e0:	2000001c 	.word	0x2000001c

080053e4 <_puts_r>:
 80053e4:	6a03      	ldr	r3, [r0, #32]
 80053e6:	b570      	push	{r4, r5, r6, lr}
 80053e8:	6884      	ldr	r4, [r0, #8]
 80053ea:	4605      	mov	r5, r0
 80053ec:	460e      	mov	r6, r1
 80053ee:	b90b      	cbnz	r3, 80053f4 <_puts_r+0x10>
 80053f0:	f7ff ffb0 	bl	8005354 <__sinit>
 80053f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80053f6:	07db      	lsls	r3, r3, #31
 80053f8:	d405      	bmi.n	8005406 <_puts_r+0x22>
 80053fa:	89a3      	ldrh	r3, [r4, #12]
 80053fc:	0598      	lsls	r0, r3, #22
 80053fe:	d402      	bmi.n	8005406 <_puts_r+0x22>
 8005400:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005402:	f000 f9a2 	bl	800574a <__retarget_lock_acquire_recursive>
 8005406:	89a3      	ldrh	r3, [r4, #12]
 8005408:	0719      	lsls	r1, r3, #28
 800540a:	d502      	bpl.n	8005412 <_puts_r+0x2e>
 800540c:	6923      	ldr	r3, [r4, #16]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d135      	bne.n	800547e <_puts_r+0x9a>
 8005412:	4621      	mov	r1, r4
 8005414:	4628      	mov	r0, r5
 8005416:	f000 f8c5 	bl	80055a4 <__swsetup_r>
 800541a:	b380      	cbz	r0, 800547e <_puts_r+0x9a>
 800541c:	f04f 35ff 	mov.w	r5, #4294967295
 8005420:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005422:	07da      	lsls	r2, r3, #31
 8005424:	d405      	bmi.n	8005432 <_puts_r+0x4e>
 8005426:	89a3      	ldrh	r3, [r4, #12]
 8005428:	059b      	lsls	r3, r3, #22
 800542a:	d402      	bmi.n	8005432 <_puts_r+0x4e>
 800542c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800542e:	f000 f98d 	bl	800574c <__retarget_lock_release_recursive>
 8005432:	4628      	mov	r0, r5
 8005434:	bd70      	pop	{r4, r5, r6, pc}
 8005436:	2b00      	cmp	r3, #0
 8005438:	da04      	bge.n	8005444 <_puts_r+0x60>
 800543a:	69a2      	ldr	r2, [r4, #24]
 800543c:	429a      	cmp	r2, r3
 800543e:	dc17      	bgt.n	8005470 <_puts_r+0x8c>
 8005440:	290a      	cmp	r1, #10
 8005442:	d015      	beq.n	8005470 <_puts_r+0x8c>
 8005444:	6823      	ldr	r3, [r4, #0]
 8005446:	1c5a      	adds	r2, r3, #1
 8005448:	6022      	str	r2, [r4, #0]
 800544a:	7019      	strb	r1, [r3, #0]
 800544c:	68a3      	ldr	r3, [r4, #8]
 800544e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005452:	3b01      	subs	r3, #1
 8005454:	60a3      	str	r3, [r4, #8]
 8005456:	2900      	cmp	r1, #0
 8005458:	d1ed      	bne.n	8005436 <_puts_r+0x52>
 800545a:	2b00      	cmp	r3, #0
 800545c:	da11      	bge.n	8005482 <_puts_r+0x9e>
 800545e:	4622      	mov	r2, r4
 8005460:	210a      	movs	r1, #10
 8005462:	4628      	mov	r0, r5
 8005464:	f000 f85f 	bl	8005526 <__swbuf_r>
 8005468:	3001      	adds	r0, #1
 800546a:	d0d7      	beq.n	800541c <_puts_r+0x38>
 800546c:	250a      	movs	r5, #10
 800546e:	e7d7      	b.n	8005420 <_puts_r+0x3c>
 8005470:	4622      	mov	r2, r4
 8005472:	4628      	mov	r0, r5
 8005474:	f000 f857 	bl	8005526 <__swbuf_r>
 8005478:	3001      	adds	r0, #1
 800547a:	d1e7      	bne.n	800544c <_puts_r+0x68>
 800547c:	e7ce      	b.n	800541c <_puts_r+0x38>
 800547e:	3e01      	subs	r6, #1
 8005480:	e7e4      	b.n	800544c <_puts_r+0x68>
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	1c5a      	adds	r2, r3, #1
 8005486:	6022      	str	r2, [r4, #0]
 8005488:	220a      	movs	r2, #10
 800548a:	701a      	strb	r2, [r3, #0]
 800548c:	e7ee      	b.n	800546c <_puts_r+0x88>
	...

08005490 <puts>:
 8005490:	4b02      	ldr	r3, [pc, #8]	@ (800549c <puts+0xc>)
 8005492:	4601      	mov	r1, r0
 8005494:	6818      	ldr	r0, [r3, #0]
 8005496:	f7ff bfa5 	b.w	80053e4 <_puts_r>
 800549a:	bf00      	nop
 800549c:	2000001c 	.word	0x2000001c

080054a0 <__sread>:
 80054a0:	b510      	push	{r4, lr}
 80054a2:	460c      	mov	r4, r1
 80054a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054a8:	f000 f900 	bl	80056ac <_read_r>
 80054ac:	2800      	cmp	r0, #0
 80054ae:	bfab      	itete	ge
 80054b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80054b2:	89a3      	ldrhlt	r3, [r4, #12]
 80054b4:	181b      	addge	r3, r3, r0
 80054b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80054ba:	bfac      	ite	ge
 80054bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80054be:	81a3      	strhlt	r3, [r4, #12]
 80054c0:	bd10      	pop	{r4, pc}

080054c2 <__swrite>:
 80054c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054c6:	461f      	mov	r7, r3
 80054c8:	898b      	ldrh	r3, [r1, #12]
 80054ca:	05db      	lsls	r3, r3, #23
 80054cc:	4605      	mov	r5, r0
 80054ce:	460c      	mov	r4, r1
 80054d0:	4616      	mov	r6, r2
 80054d2:	d505      	bpl.n	80054e0 <__swrite+0x1e>
 80054d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054d8:	2302      	movs	r3, #2
 80054da:	2200      	movs	r2, #0
 80054dc:	f000 f8d4 	bl	8005688 <_lseek_r>
 80054e0:	89a3      	ldrh	r3, [r4, #12]
 80054e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80054ea:	81a3      	strh	r3, [r4, #12]
 80054ec:	4632      	mov	r2, r6
 80054ee:	463b      	mov	r3, r7
 80054f0:	4628      	mov	r0, r5
 80054f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054f6:	f000 b8eb 	b.w	80056d0 <_write_r>

080054fa <__sseek>:
 80054fa:	b510      	push	{r4, lr}
 80054fc:	460c      	mov	r4, r1
 80054fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005502:	f000 f8c1 	bl	8005688 <_lseek_r>
 8005506:	1c43      	adds	r3, r0, #1
 8005508:	89a3      	ldrh	r3, [r4, #12]
 800550a:	bf15      	itete	ne
 800550c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800550e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005512:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005516:	81a3      	strheq	r3, [r4, #12]
 8005518:	bf18      	it	ne
 800551a:	81a3      	strhne	r3, [r4, #12]
 800551c:	bd10      	pop	{r4, pc}

0800551e <__sclose>:
 800551e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005522:	f000 b8a1 	b.w	8005668 <_close_r>

08005526 <__swbuf_r>:
 8005526:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005528:	460e      	mov	r6, r1
 800552a:	4614      	mov	r4, r2
 800552c:	4605      	mov	r5, r0
 800552e:	b118      	cbz	r0, 8005538 <__swbuf_r+0x12>
 8005530:	6a03      	ldr	r3, [r0, #32]
 8005532:	b90b      	cbnz	r3, 8005538 <__swbuf_r+0x12>
 8005534:	f7ff ff0e 	bl	8005354 <__sinit>
 8005538:	69a3      	ldr	r3, [r4, #24]
 800553a:	60a3      	str	r3, [r4, #8]
 800553c:	89a3      	ldrh	r3, [r4, #12]
 800553e:	071a      	lsls	r2, r3, #28
 8005540:	d501      	bpl.n	8005546 <__swbuf_r+0x20>
 8005542:	6923      	ldr	r3, [r4, #16]
 8005544:	b943      	cbnz	r3, 8005558 <__swbuf_r+0x32>
 8005546:	4621      	mov	r1, r4
 8005548:	4628      	mov	r0, r5
 800554a:	f000 f82b 	bl	80055a4 <__swsetup_r>
 800554e:	b118      	cbz	r0, 8005558 <__swbuf_r+0x32>
 8005550:	f04f 37ff 	mov.w	r7, #4294967295
 8005554:	4638      	mov	r0, r7
 8005556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005558:	6823      	ldr	r3, [r4, #0]
 800555a:	6922      	ldr	r2, [r4, #16]
 800555c:	1a98      	subs	r0, r3, r2
 800555e:	6963      	ldr	r3, [r4, #20]
 8005560:	b2f6      	uxtb	r6, r6
 8005562:	4283      	cmp	r3, r0
 8005564:	4637      	mov	r7, r6
 8005566:	dc05      	bgt.n	8005574 <__swbuf_r+0x4e>
 8005568:	4621      	mov	r1, r4
 800556a:	4628      	mov	r0, r5
 800556c:	f001 fd88 	bl	8007080 <_fflush_r>
 8005570:	2800      	cmp	r0, #0
 8005572:	d1ed      	bne.n	8005550 <__swbuf_r+0x2a>
 8005574:	68a3      	ldr	r3, [r4, #8]
 8005576:	3b01      	subs	r3, #1
 8005578:	60a3      	str	r3, [r4, #8]
 800557a:	6823      	ldr	r3, [r4, #0]
 800557c:	1c5a      	adds	r2, r3, #1
 800557e:	6022      	str	r2, [r4, #0]
 8005580:	701e      	strb	r6, [r3, #0]
 8005582:	6962      	ldr	r2, [r4, #20]
 8005584:	1c43      	adds	r3, r0, #1
 8005586:	429a      	cmp	r2, r3
 8005588:	d004      	beq.n	8005594 <__swbuf_r+0x6e>
 800558a:	89a3      	ldrh	r3, [r4, #12]
 800558c:	07db      	lsls	r3, r3, #31
 800558e:	d5e1      	bpl.n	8005554 <__swbuf_r+0x2e>
 8005590:	2e0a      	cmp	r6, #10
 8005592:	d1df      	bne.n	8005554 <__swbuf_r+0x2e>
 8005594:	4621      	mov	r1, r4
 8005596:	4628      	mov	r0, r5
 8005598:	f001 fd72 	bl	8007080 <_fflush_r>
 800559c:	2800      	cmp	r0, #0
 800559e:	d0d9      	beq.n	8005554 <__swbuf_r+0x2e>
 80055a0:	e7d6      	b.n	8005550 <__swbuf_r+0x2a>
	...

080055a4 <__swsetup_r>:
 80055a4:	b538      	push	{r3, r4, r5, lr}
 80055a6:	4b29      	ldr	r3, [pc, #164]	@ (800564c <__swsetup_r+0xa8>)
 80055a8:	4605      	mov	r5, r0
 80055aa:	6818      	ldr	r0, [r3, #0]
 80055ac:	460c      	mov	r4, r1
 80055ae:	b118      	cbz	r0, 80055b8 <__swsetup_r+0x14>
 80055b0:	6a03      	ldr	r3, [r0, #32]
 80055b2:	b90b      	cbnz	r3, 80055b8 <__swsetup_r+0x14>
 80055b4:	f7ff fece 	bl	8005354 <__sinit>
 80055b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055bc:	0719      	lsls	r1, r3, #28
 80055be:	d422      	bmi.n	8005606 <__swsetup_r+0x62>
 80055c0:	06da      	lsls	r2, r3, #27
 80055c2:	d407      	bmi.n	80055d4 <__swsetup_r+0x30>
 80055c4:	2209      	movs	r2, #9
 80055c6:	602a      	str	r2, [r5, #0]
 80055c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055cc:	81a3      	strh	r3, [r4, #12]
 80055ce:	f04f 30ff 	mov.w	r0, #4294967295
 80055d2:	e033      	b.n	800563c <__swsetup_r+0x98>
 80055d4:	0758      	lsls	r0, r3, #29
 80055d6:	d512      	bpl.n	80055fe <__swsetup_r+0x5a>
 80055d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80055da:	b141      	cbz	r1, 80055ee <__swsetup_r+0x4a>
 80055dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80055e0:	4299      	cmp	r1, r3
 80055e2:	d002      	beq.n	80055ea <__swsetup_r+0x46>
 80055e4:	4628      	mov	r0, r5
 80055e6:	f000 ff0b 	bl	8006400 <_free_r>
 80055ea:	2300      	movs	r3, #0
 80055ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80055ee:	89a3      	ldrh	r3, [r4, #12]
 80055f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80055f4:	81a3      	strh	r3, [r4, #12]
 80055f6:	2300      	movs	r3, #0
 80055f8:	6063      	str	r3, [r4, #4]
 80055fa:	6923      	ldr	r3, [r4, #16]
 80055fc:	6023      	str	r3, [r4, #0]
 80055fe:	89a3      	ldrh	r3, [r4, #12]
 8005600:	f043 0308 	orr.w	r3, r3, #8
 8005604:	81a3      	strh	r3, [r4, #12]
 8005606:	6923      	ldr	r3, [r4, #16]
 8005608:	b94b      	cbnz	r3, 800561e <__swsetup_r+0x7a>
 800560a:	89a3      	ldrh	r3, [r4, #12]
 800560c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005610:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005614:	d003      	beq.n	800561e <__swsetup_r+0x7a>
 8005616:	4621      	mov	r1, r4
 8005618:	4628      	mov	r0, r5
 800561a:	f001 fd7f 	bl	800711c <__smakebuf_r>
 800561e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005622:	f013 0201 	ands.w	r2, r3, #1
 8005626:	d00a      	beq.n	800563e <__swsetup_r+0x9a>
 8005628:	2200      	movs	r2, #0
 800562a:	60a2      	str	r2, [r4, #8]
 800562c:	6962      	ldr	r2, [r4, #20]
 800562e:	4252      	negs	r2, r2
 8005630:	61a2      	str	r2, [r4, #24]
 8005632:	6922      	ldr	r2, [r4, #16]
 8005634:	b942      	cbnz	r2, 8005648 <__swsetup_r+0xa4>
 8005636:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800563a:	d1c5      	bne.n	80055c8 <__swsetup_r+0x24>
 800563c:	bd38      	pop	{r3, r4, r5, pc}
 800563e:	0799      	lsls	r1, r3, #30
 8005640:	bf58      	it	pl
 8005642:	6962      	ldrpl	r2, [r4, #20]
 8005644:	60a2      	str	r2, [r4, #8]
 8005646:	e7f4      	b.n	8005632 <__swsetup_r+0x8e>
 8005648:	2000      	movs	r0, #0
 800564a:	e7f7      	b.n	800563c <__swsetup_r+0x98>
 800564c:	2000001c 	.word	0x2000001c

08005650 <memset>:
 8005650:	4402      	add	r2, r0
 8005652:	4603      	mov	r3, r0
 8005654:	4293      	cmp	r3, r2
 8005656:	d100      	bne.n	800565a <memset+0xa>
 8005658:	4770      	bx	lr
 800565a:	f803 1b01 	strb.w	r1, [r3], #1
 800565e:	e7f9      	b.n	8005654 <memset+0x4>

08005660 <_localeconv_r>:
 8005660:	4800      	ldr	r0, [pc, #0]	@ (8005664 <_localeconv_r+0x4>)
 8005662:	4770      	bx	lr
 8005664:	2000015c 	.word	0x2000015c

08005668 <_close_r>:
 8005668:	b538      	push	{r3, r4, r5, lr}
 800566a:	4d06      	ldr	r5, [pc, #24]	@ (8005684 <_close_r+0x1c>)
 800566c:	2300      	movs	r3, #0
 800566e:	4604      	mov	r4, r0
 8005670:	4608      	mov	r0, r1
 8005672:	602b      	str	r3, [r5, #0]
 8005674:	f7fc fefe 	bl	8002474 <_close>
 8005678:	1c43      	adds	r3, r0, #1
 800567a:	d102      	bne.n	8005682 <_close_r+0x1a>
 800567c:	682b      	ldr	r3, [r5, #0]
 800567e:	b103      	cbz	r3, 8005682 <_close_r+0x1a>
 8005680:	6023      	str	r3, [r4, #0]
 8005682:	bd38      	pop	{r3, r4, r5, pc}
 8005684:	20000410 	.word	0x20000410

08005688 <_lseek_r>:
 8005688:	b538      	push	{r3, r4, r5, lr}
 800568a:	4d07      	ldr	r5, [pc, #28]	@ (80056a8 <_lseek_r+0x20>)
 800568c:	4604      	mov	r4, r0
 800568e:	4608      	mov	r0, r1
 8005690:	4611      	mov	r1, r2
 8005692:	2200      	movs	r2, #0
 8005694:	602a      	str	r2, [r5, #0]
 8005696:	461a      	mov	r2, r3
 8005698:	f7fc ff13 	bl	80024c2 <_lseek>
 800569c:	1c43      	adds	r3, r0, #1
 800569e:	d102      	bne.n	80056a6 <_lseek_r+0x1e>
 80056a0:	682b      	ldr	r3, [r5, #0]
 80056a2:	b103      	cbz	r3, 80056a6 <_lseek_r+0x1e>
 80056a4:	6023      	str	r3, [r4, #0]
 80056a6:	bd38      	pop	{r3, r4, r5, pc}
 80056a8:	20000410 	.word	0x20000410

080056ac <_read_r>:
 80056ac:	b538      	push	{r3, r4, r5, lr}
 80056ae:	4d07      	ldr	r5, [pc, #28]	@ (80056cc <_read_r+0x20>)
 80056b0:	4604      	mov	r4, r0
 80056b2:	4608      	mov	r0, r1
 80056b4:	4611      	mov	r1, r2
 80056b6:	2200      	movs	r2, #0
 80056b8:	602a      	str	r2, [r5, #0]
 80056ba:	461a      	mov	r2, r3
 80056bc:	f7fc febd 	bl	800243a <_read>
 80056c0:	1c43      	adds	r3, r0, #1
 80056c2:	d102      	bne.n	80056ca <_read_r+0x1e>
 80056c4:	682b      	ldr	r3, [r5, #0]
 80056c6:	b103      	cbz	r3, 80056ca <_read_r+0x1e>
 80056c8:	6023      	str	r3, [r4, #0]
 80056ca:	bd38      	pop	{r3, r4, r5, pc}
 80056cc:	20000410 	.word	0x20000410

080056d0 <_write_r>:
 80056d0:	b538      	push	{r3, r4, r5, lr}
 80056d2:	4d07      	ldr	r5, [pc, #28]	@ (80056f0 <_write_r+0x20>)
 80056d4:	4604      	mov	r4, r0
 80056d6:	4608      	mov	r0, r1
 80056d8:	4611      	mov	r1, r2
 80056da:	2200      	movs	r2, #0
 80056dc:	602a      	str	r2, [r5, #0]
 80056de:	461a      	mov	r2, r3
 80056e0:	f7fc fc28 	bl	8001f34 <_write>
 80056e4:	1c43      	adds	r3, r0, #1
 80056e6:	d102      	bne.n	80056ee <_write_r+0x1e>
 80056e8:	682b      	ldr	r3, [r5, #0]
 80056ea:	b103      	cbz	r3, 80056ee <_write_r+0x1e>
 80056ec:	6023      	str	r3, [r4, #0]
 80056ee:	bd38      	pop	{r3, r4, r5, pc}
 80056f0:	20000410 	.word	0x20000410

080056f4 <__errno>:
 80056f4:	4b01      	ldr	r3, [pc, #4]	@ (80056fc <__errno+0x8>)
 80056f6:	6818      	ldr	r0, [r3, #0]
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop
 80056fc:	2000001c 	.word	0x2000001c

08005700 <__libc_init_array>:
 8005700:	b570      	push	{r4, r5, r6, lr}
 8005702:	4d0d      	ldr	r5, [pc, #52]	@ (8005738 <__libc_init_array+0x38>)
 8005704:	4c0d      	ldr	r4, [pc, #52]	@ (800573c <__libc_init_array+0x3c>)
 8005706:	1b64      	subs	r4, r4, r5
 8005708:	10a4      	asrs	r4, r4, #2
 800570a:	2600      	movs	r6, #0
 800570c:	42a6      	cmp	r6, r4
 800570e:	d109      	bne.n	8005724 <__libc_init_array+0x24>
 8005710:	4d0b      	ldr	r5, [pc, #44]	@ (8005740 <__libc_init_array+0x40>)
 8005712:	4c0c      	ldr	r4, [pc, #48]	@ (8005744 <__libc_init_array+0x44>)
 8005714:	f002 fc80 	bl	8008018 <_init>
 8005718:	1b64      	subs	r4, r4, r5
 800571a:	10a4      	asrs	r4, r4, #2
 800571c:	2600      	movs	r6, #0
 800571e:	42a6      	cmp	r6, r4
 8005720:	d105      	bne.n	800572e <__libc_init_array+0x2e>
 8005722:	bd70      	pop	{r4, r5, r6, pc}
 8005724:	f855 3b04 	ldr.w	r3, [r5], #4
 8005728:	4798      	blx	r3
 800572a:	3601      	adds	r6, #1
 800572c:	e7ee      	b.n	800570c <__libc_init_array+0xc>
 800572e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005732:	4798      	blx	r3
 8005734:	3601      	adds	r6, #1
 8005736:	e7f2      	b.n	800571e <__libc_init_array+0x1e>
 8005738:	080084dc 	.word	0x080084dc
 800573c:	080084dc 	.word	0x080084dc
 8005740:	080084dc 	.word	0x080084dc
 8005744:	080084e0 	.word	0x080084e0

08005748 <__retarget_lock_init_recursive>:
 8005748:	4770      	bx	lr

0800574a <__retarget_lock_acquire_recursive>:
 800574a:	4770      	bx	lr

0800574c <__retarget_lock_release_recursive>:
 800574c:	4770      	bx	lr

0800574e <quorem>:
 800574e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005752:	6903      	ldr	r3, [r0, #16]
 8005754:	690c      	ldr	r4, [r1, #16]
 8005756:	42a3      	cmp	r3, r4
 8005758:	4607      	mov	r7, r0
 800575a:	db7e      	blt.n	800585a <quorem+0x10c>
 800575c:	3c01      	subs	r4, #1
 800575e:	f101 0814 	add.w	r8, r1, #20
 8005762:	00a3      	lsls	r3, r4, #2
 8005764:	f100 0514 	add.w	r5, r0, #20
 8005768:	9300      	str	r3, [sp, #0]
 800576a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800576e:	9301      	str	r3, [sp, #4]
 8005770:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005774:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005778:	3301      	adds	r3, #1
 800577a:	429a      	cmp	r2, r3
 800577c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005780:	fbb2 f6f3 	udiv	r6, r2, r3
 8005784:	d32e      	bcc.n	80057e4 <quorem+0x96>
 8005786:	f04f 0a00 	mov.w	sl, #0
 800578a:	46c4      	mov	ip, r8
 800578c:	46ae      	mov	lr, r5
 800578e:	46d3      	mov	fp, sl
 8005790:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005794:	b298      	uxth	r0, r3
 8005796:	fb06 a000 	mla	r0, r6, r0, sl
 800579a:	0c02      	lsrs	r2, r0, #16
 800579c:	0c1b      	lsrs	r3, r3, #16
 800579e:	fb06 2303 	mla	r3, r6, r3, r2
 80057a2:	f8de 2000 	ldr.w	r2, [lr]
 80057a6:	b280      	uxth	r0, r0
 80057a8:	b292      	uxth	r2, r2
 80057aa:	1a12      	subs	r2, r2, r0
 80057ac:	445a      	add	r2, fp
 80057ae:	f8de 0000 	ldr.w	r0, [lr]
 80057b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80057bc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80057c0:	b292      	uxth	r2, r2
 80057c2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80057c6:	45e1      	cmp	r9, ip
 80057c8:	f84e 2b04 	str.w	r2, [lr], #4
 80057cc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80057d0:	d2de      	bcs.n	8005790 <quorem+0x42>
 80057d2:	9b00      	ldr	r3, [sp, #0]
 80057d4:	58eb      	ldr	r3, [r5, r3]
 80057d6:	b92b      	cbnz	r3, 80057e4 <quorem+0x96>
 80057d8:	9b01      	ldr	r3, [sp, #4]
 80057da:	3b04      	subs	r3, #4
 80057dc:	429d      	cmp	r5, r3
 80057de:	461a      	mov	r2, r3
 80057e0:	d32f      	bcc.n	8005842 <quorem+0xf4>
 80057e2:	613c      	str	r4, [r7, #16]
 80057e4:	4638      	mov	r0, r7
 80057e6:	f001 f97d 	bl	8006ae4 <__mcmp>
 80057ea:	2800      	cmp	r0, #0
 80057ec:	db25      	blt.n	800583a <quorem+0xec>
 80057ee:	4629      	mov	r1, r5
 80057f0:	2000      	movs	r0, #0
 80057f2:	f858 2b04 	ldr.w	r2, [r8], #4
 80057f6:	f8d1 c000 	ldr.w	ip, [r1]
 80057fa:	fa1f fe82 	uxth.w	lr, r2
 80057fe:	fa1f f38c 	uxth.w	r3, ip
 8005802:	eba3 030e 	sub.w	r3, r3, lr
 8005806:	4403      	add	r3, r0
 8005808:	0c12      	lsrs	r2, r2, #16
 800580a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800580e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005812:	b29b      	uxth	r3, r3
 8005814:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005818:	45c1      	cmp	r9, r8
 800581a:	f841 3b04 	str.w	r3, [r1], #4
 800581e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005822:	d2e6      	bcs.n	80057f2 <quorem+0xa4>
 8005824:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005828:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800582c:	b922      	cbnz	r2, 8005838 <quorem+0xea>
 800582e:	3b04      	subs	r3, #4
 8005830:	429d      	cmp	r5, r3
 8005832:	461a      	mov	r2, r3
 8005834:	d30b      	bcc.n	800584e <quorem+0x100>
 8005836:	613c      	str	r4, [r7, #16]
 8005838:	3601      	adds	r6, #1
 800583a:	4630      	mov	r0, r6
 800583c:	b003      	add	sp, #12
 800583e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005842:	6812      	ldr	r2, [r2, #0]
 8005844:	3b04      	subs	r3, #4
 8005846:	2a00      	cmp	r2, #0
 8005848:	d1cb      	bne.n	80057e2 <quorem+0x94>
 800584a:	3c01      	subs	r4, #1
 800584c:	e7c6      	b.n	80057dc <quorem+0x8e>
 800584e:	6812      	ldr	r2, [r2, #0]
 8005850:	3b04      	subs	r3, #4
 8005852:	2a00      	cmp	r2, #0
 8005854:	d1ef      	bne.n	8005836 <quorem+0xe8>
 8005856:	3c01      	subs	r4, #1
 8005858:	e7ea      	b.n	8005830 <quorem+0xe2>
 800585a:	2000      	movs	r0, #0
 800585c:	e7ee      	b.n	800583c <quorem+0xee>
	...

08005860 <_dtoa_r>:
 8005860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005864:	69c7      	ldr	r7, [r0, #28]
 8005866:	b097      	sub	sp, #92	@ 0x5c
 8005868:	ed8d 0b04 	vstr	d0, [sp, #16]
 800586c:	ec55 4b10 	vmov	r4, r5, d0
 8005870:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005872:	9107      	str	r1, [sp, #28]
 8005874:	4681      	mov	r9, r0
 8005876:	920c      	str	r2, [sp, #48]	@ 0x30
 8005878:	9311      	str	r3, [sp, #68]	@ 0x44
 800587a:	b97f      	cbnz	r7, 800589c <_dtoa_r+0x3c>
 800587c:	2010      	movs	r0, #16
 800587e:	f000 fe09 	bl	8006494 <malloc>
 8005882:	4602      	mov	r2, r0
 8005884:	f8c9 001c 	str.w	r0, [r9, #28]
 8005888:	b920      	cbnz	r0, 8005894 <_dtoa_r+0x34>
 800588a:	4ba9      	ldr	r3, [pc, #676]	@ (8005b30 <_dtoa_r+0x2d0>)
 800588c:	21ef      	movs	r1, #239	@ 0xef
 800588e:	48a9      	ldr	r0, [pc, #676]	@ (8005b34 <_dtoa_r+0x2d4>)
 8005890:	f001 fcc0 	bl	8007214 <__assert_func>
 8005894:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005898:	6007      	str	r7, [r0, #0]
 800589a:	60c7      	str	r7, [r0, #12]
 800589c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80058a0:	6819      	ldr	r1, [r3, #0]
 80058a2:	b159      	cbz	r1, 80058bc <_dtoa_r+0x5c>
 80058a4:	685a      	ldr	r2, [r3, #4]
 80058a6:	604a      	str	r2, [r1, #4]
 80058a8:	2301      	movs	r3, #1
 80058aa:	4093      	lsls	r3, r2
 80058ac:	608b      	str	r3, [r1, #8]
 80058ae:	4648      	mov	r0, r9
 80058b0:	f000 fee6 	bl	8006680 <_Bfree>
 80058b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80058b8:	2200      	movs	r2, #0
 80058ba:	601a      	str	r2, [r3, #0]
 80058bc:	1e2b      	subs	r3, r5, #0
 80058be:	bfb9      	ittee	lt
 80058c0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80058c4:	9305      	strlt	r3, [sp, #20]
 80058c6:	2300      	movge	r3, #0
 80058c8:	6033      	strge	r3, [r6, #0]
 80058ca:	9f05      	ldr	r7, [sp, #20]
 80058cc:	4b9a      	ldr	r3, [pc, #616]	@ (8005b38 <_dtoa_r+0x2d8>)
 80058ce:	bfbc      	itt	lt
 80058d0:	2201      	movlt	r2, #1
 80058d2:	6032      	strlt	r2, [r6, #0]
 80058d4:	43bb      	bics	r3, r7
 80058d6:	d112      	bne.n	80058fe <_dtoa_r+0x9e>
 80058d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80058da:	f242 730f 	movw	r3, #9999	@ 0x270f
 80058de:	6013      	str	r3, [r2, #0]
 80058e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80058e4:	4323      	orrs	r3, r4
 80058e6:	f000 855a 	beq.w	800639e <_dtoa_r+0xb3e>
 80058ea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80058ec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005b4c <_dtoa_r+0x2ec>
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	f000 855c 	beq.w	80063ae <_dtoa_r+0xb4e>
 80058f6:	f10a 0303 	add.w	r3, sl, #3
 80058fa:	f000 bd56 	b.w	80063aa <_dtoa_r+0xb4a>
 80058fe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005902:	2200      	movs	r2, #0
 8005904:	ec51 0b17 	vmov	r0, r1, d7
 8005908:	2300      	movs	r3, #0
 800590a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800590e:	f7fb f8db 	bl	8000ac8 <__aeabi_dcmpeq>
 8005912:	4680      	mov	r8, r0
 8005914:	b158      	cbz	r0, 800592e <_dtoa_r+0xce>
 8005916:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005918:	2301      	movs	r3, #1
 800591a:	6013      	str	r3, [r2, #0]
 800591c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800591e:	b113      	cbz	r3, 8005926 <_dtoa_r+0xc6>
 8005920:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005922:	4b86      	ldr	r3, [pc, #536]	@ (8005b3c <_dtoa_r+0x2dc>)
 8005924:	6013      	str	r3, [r2, #0]
 8005926:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005b50 <_dtoa_r+0x2f0>
 800592a:	f000 bd40 	b.w	80063ae <_dtoa_r+0xb4e>
 800592e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005932:	aa14      	add	r2, sp, #80	@ 0x50
 8005934:	a915      	add	r1, sp, #84	@ 0x54
 8005936:	4648      	mov	r0, r9
 8005938:	f001 f984 	bl	8006c44 <__d2b>
 800593c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005940:	9002      	str	r0, [sp, #8]
 8005942:	2e00      	cmp	r6, #0
 8005944:	d078      	beq.n	8005a38 <_dtoa_r+0x1d8>
 8005946:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005948:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800594c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005950:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005954:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005958:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800595c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005960:	4619      	mov	r1, r3
 8005962:	2200      	movs	r2, #0
 8005964:	4b76      	ldr	r3, [pc, #472]	@ (8005b40 <_dtoa_r+0x2e0>)
 8005966:	f7fa fc8f 	bl	8000288 <__aeabi_dsub>
 800596a:	a36b      	add	r3, pc, #428	@ (adr r3, 8005b18 <_dtoa_r+0x2b8>)
 800596c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005970:	f7fa fe42 	bl	80005f8 <__aeabi_dmul>
 8005974:	a36a      	add	r3, pc, #424	@ (adr r3, 8005b20 <_dtoa_r+0x2c0>)
 8005976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800597a:	f7fa fc87 	bl	800028c <__adddf3>
 800597e:	4604      	mov	r4, r0
 8005980:	4630      	mov	r0, r6
 8005982:	460d      	mov	r5, r1
 8005984:	f7fa fdce 	bl	8000524 <__aeabi_i2d>
 8005988:	a367      	add	r3, pc, #412	@ (adr r3, 8005b28 <_dtoa_r+0x2c8>)
 800598a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800598e:	f7fa fe33 	bl	80005f8 <__aeabi_dmul>
 8005992:	4602      	mov	r2, r0
 8005994:	460b      	mov	r3, r1
 8005996:	4620      	mov	r0, r4
 8005998:	4629      	mov	r1, r5
 800599a:	f7fa fc77 	bl	800028c <__adddf3>
 800599e:	4604      	mov	r4, r0
 80059a0:	460d      	mov	r5, r1
 80059a2:	f7fb f8d9 	bl	8000b58 <__aeabi_d2iz>
 80059a6:	2200      	movs	r2, #0
 80059a8:	4607      	mov	r7, r0
 80059aa:	2300      	movs	r3, #0
 80059ac:	4620      	mov	r0, r4
 80059ae:	4629      	mov	r1, r5
 80059b0:	f7fb f894 	bl	8000adc <__aeabi_dcmplt>
 80059b4:	b140      	cbz	r0, 80059c8 <_dtoa_r+0x168>
 80059b6:	4638      	mov	r0, r7
 80059b8:	f7fa fdb4 	bl	8000524 <__aeabi_i2d>
 80059bc:	4622      	mov	r2, r4
 80059be:	462b      	mov	r3, r5
 80059c0:	f7fb f882 	bl	8000ac8 <__aeabi_dcmpeq>
 80059c4:	b900      	cbnz	r0, 80059c8 <_dtoa_r+0x168>
 80059c6:	3f01      	subs	r7, #1
 80059c8:	2f16      	cmp	r7, #22
 80059ca:	d852      	bhi.n	8005a72 <_dtoa_r+0x212>
 80059cc:	4b5d      	ldr	r3, [pc, #372]	@ (8005b44 <_dtoa_r+0x2e4>)
 80059ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80059d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80059da:	f7fb f87f 	bl	8000adc <__aeabi_dcmplt>
 80059de:	2800      	cmp	r0, #0
 80059e0:	d049      	beq.n	8005a76 <_dtoa_r+0x216>
 80059e2:	3f01      	subs	r7, #1
 80059e4:	2300      	movs	r3, #0
 80059e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80059e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80059ea:	1b9b      	subs	r3, r3, r6
 80059ec:	1e5a      	subs	r2, r3, #1
 80059ee:	bf45      	ittet	mi
 80059f0:	f1c3 0301 	rsbmi	r3, r3, #1
 80059f4:	9300      	strmi	r3, [sp, #0]
 80059f6:	2300      	movpl	r3, #0
 80059f8:	2300      	movmi	r3, #0
 80059fa:	9206      	str	r2, [sp, #24]
 80059fc:	bf54      	ite	pl
 80059fe:	9300      	strpl	r3, [sp, #0]
 8005a00:	9306      	strmi	r3, [sp, #24]
 8005a02:	2f00      	cmp	r7, #0
 8005a04:	db39      	blt.n	8005a7a <_dtoa_r+0x21a>
 8005a06:	9b06      	ldr	r3, [sp, #24]
 8005a08:	970d      	str	r7, [sp, #52]	@ 0x34
 8005a0a:	443b      	add	r3, r7
 8005a0c:	9306      	str	r3, [sp, #24]
 8005a0e:	2300      	movs	r3, #0
 8005a10:	9308      	str	r3, [sp, #32]
 8005a12:	9b07      	ldr	r3, [sp, #28]
 8005a14:	2b09      	cmp	r3, #9
 8005a16:	d863      	bhi.n	8005ae0 <_dtoa_r+0x280>
 8005a18:	2b05      	cmp	r3, #5
 8005a1a:	bfc4      	itt	gt
 8005a1c:	3b04      	subgt	r3, #4
 8005a1e:	9307      	strgt	r3, [sp, #28]
 8005a20:	9b07      	ldr	r3, [sp, #28]
 8005a22:	f1a3 0302 	sub.w	r3, r3, #2
 8005a26:	bfcc      	ite	gt
 8005a28:	2400      	movgt	r4, #0
 8005a2a:	2401      	movle	r4, #1
 8005a2c:	2b03      	cmp	r3, #3
 8005a2e:	d863      	bhi.n	8005af8 <_dtoa_r+0x298>
 8005a30:	e8df f003 	tbb	[pc, r3]
 8005a34:	2b375452 	.word	0x2b375452
 8005a38:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005a3c:	441e      	add	r6, r3
 8005a3e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005a42:	2b20      	cmp	r3, #32
 8005a44:	bfc1      	itttt	gt
 8005a46:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005a4a:	409f      	lslgt	r7, r3
 8005a4c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005a50:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005a54:	bfd6      	itet	le
 8005a56:	f1c3 0320 	rsble	r3, r3, #32
 8005a5a:	ea47 0003 	orrgt.w	r0, r7, r3
 8005a5e:	fa04 f003 	lslle.w	r0, r4, r3
 8005a62:	f7fa fd4f 	bl	8000504 <__aeabi_ui2d>
 8005a66:	2201      	movs	r2, #1
 8005a68:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005a6c:	3e01      	subs	r6, #1
 8005a6e:	9212      	str	r2, [sp, #72]	@ 0x48
 8005a70:	e776      	b.n	8005960 <_dtoa_r+0x100>
 8005a72:	2301      	movs	r3, #1
 8005a74:	e7b7      	b.n	80059e6 <_dtoa_r+0x186>
 8005a76:	9010      	str	r0, [sp, #64]	@ 0x40
 8005a78:	e7b6      	b.n	80059e8 <_dtoa_r+0x188>
 8005a7a:	9b00      	ldr	r3, [sp, #0]
 8005a7c:	1bdb      	subs	r3, r3, r7
 8005a7e:	9300      	str	r3, [sp, #0]
 8005a80:	427b      	negs	r3, r7
 8005a82:	9308      	str	r3, [sp, #32]
 8005a84:	2300      	movs	r3, #0
 8005a86:	930d      	str	r3, [sp, #52]	@ 0x34
 8005a88:	e7c3      	b.n	8005a12 <_dtoa_r+0x1b2>
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a90:	eb07 0b03 	add.w	fp, r7, r3
 8005a94:	f10b 0301 	add.w	r3, fp, #1
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	9303      	str	r3, [sp, #12]
 8005a9c:	bfb8      	it	lt
 8005a9e:	2301      	movlt	r3, #1
 8005aa0:	e006      	b.n	8005ab0 <_dtoa_r+0x250>
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005aa6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	dd28      	ble.n	8005afe <_dtoa_r+0x29e>
 8005aac:	469b      	mov	fp, r3
 8005aae:	9303      	str	r3, [sp, #12]
 8005ab0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005ab4:	2100      	movs	r1, #0
 8005ab6:	2204      	movs	r2, #4
 8005ab8:	f102 0514 	add.w	r5, r2, #20
 8005abc:	429d      	cmp	r5, r3
 8005abe:	d926      	bls.n	8005b0e <_dtoa_r+0x2ae>
 8005ac0:	6041      	str	r1, [r0, #4]
 8005ac2:	4648      	mov	r0, r9
 8005ac4:	f000 fd9c 	bl	8006600 <_Balloc>
 8005ac8:	4682      	mov	sl, r0
 8005aca:	2800      	cmp	r0, #0
 8005acc:	d142      	bne.n	8005b54 <_dtoa_r+0x2f4>
 8005ace:	4b1e      	ldr	r3, [pc, #120]	@ (8005b48 <_dtoa_r+0x2e8>)
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	f240 11af 	movw	r1, #431	@ 0x1af
 8005ad6:	e6da      	b.n	800588e <_dtoa_r+0x2e>
 8005ad8:	2300      	movs	r3, #0
 8005ada:	e7e3      	b.n	8005aa4 <_dtoa_r+0x244>
 8005adc:	2300      	movs	r3, #0
 8005ade:	e7d5      	b.n	8005a8c <_dtoa_r+0x22c>
 8005ae0:	2401      	movs	r4, #1
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	9307      	str	r3, [sp, #28]
 8005ae6:	9409      	str	r4, [sp, #36]	@ 0x24
 8005ae8:	f04f 3bff 	mov.w	fp, #4294967295
 8005aec:	2200      	movs	r2, #0
 8005aee:	f8cd b00c 	str.w	fp, [sp, #12]
 8005af2:	2312      	movs	r3, #18
 8005af4:	920c      	str	r2, [sp, #48]	@ 0x30
 8005af6:	e7db      	b.n	8005ab0 <_dtoa_r+0x250>
 8005af8:	2301      	movs	r3, #1
 8005afa:	9309      	str	r3, [sp, #36]	@ 0x24
 8005afc:	e7f4      	b.n	8005ae8 <_dtoa_r+0x288>
 8005afe:	f04f 0b01 	mov.w	fp, #1
 8005b02:	f8cd b00c 	str.w	fp, [sp, #12]
 8005b06:	465b      	mov	r3, fp
 8005b08:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8005b0c:	e7d0      	b.n	8005ab0 <_dtoa_r+0x250>
 8005b0e:	3101      	adds	r1, #1
 8005b10:	0052      	lsls	r2, r2, #1
 8005b12:	e7d1      	b.n	8005ab8 <_dtoa_r+0x258>
 8005b14:	f3af 8000 	nop.w
 8005b18:	636f4361 	.word	0x636f4361
 8005b1c:	3fd287a7 	.word	0x3fd287a7
 8005b20:	8b60c8b3 	.word	0x8b60c8b3
 8005b24:	3fc68a28 	.word	0x3fc68a28
 8005b28:	509f79fb 	.word	0x509f79fb
 8005b2c:	3fd34413 	.word	0x3fd34413
 8005b30:	08008150 	.word	0x08008150
 8005b34:	08008167 	.word	0x08008167
 8005b38:	7ff00000 	.word	0x7ff00000
 8005b3c:	08008120 	.word	0x08008120
 8005b40:	3ff80000 	.word	0x3ff80000
 8005b44:	080082b8 	.word	0x080082b8
 8005b48:	080081bf 	.word	0x080081bf
 8005b4c:	0800814c 	.word	0x0800814c
 8005b50:	0800811f 	.word	0x0800811f
 8005b54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005b58:	6018      	str	r0, [r3, #0]
 8005b5a:	9b03      	ldr	r3, [sp, #12]
 8005b5c:	2b0e      	cmp	r3, #14
 8005b5e:	f200 80a1 	bhi.w	8005ca4 <_dtoa_r+0x444>
 8005b62:	2c00      	cmp	r4, #0
 8005b64:	f000 809e 	beq.w	8005ca4 <_dtoa_r+0x444>
 8005b68:	2f00      	cmp	r7, #0
 8005b6a:	dd33      	ble.n	8005bd4 <_dtoa_r+0x374>
 8005b6c:	4b9c      	ldr	r3, [pc, #624]	@ (8005de0 <_dtoa_r+0x580>)
 8005b6e:	f007 020f 	and.w	r2, r7, #15
 8005b72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b76:	ed93 7b00 	vldr	d7, [r3]
 8005b7a:	05f8      	lsls	r0, r7, #23
 8005b7c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005b80:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005b84:	d516      	bpl.n	8005bb4 <_dtoa_r+0x354>
 8005b86:	4b97      	ldr	r3, [pc, #604]	@ (8005de4 <_dtoa_r+0x584>)
 8005b88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005b8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005b90:	f7fa fe5c 	bl	800084c <__aeabi_ddiv>
 8005b94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b98:	f004 040f 	and.w	r4, r4, #15
 8005b9c:	2603      	movs	r6, #3
 8005b9e:	4d91      	ldr	r5, [pc, #580]	@ (8005de4 <_dtoa_r+0x584>)
 8005ba0:	b954      	cbnz	r4, 8005bb8 <_dtoa_r+0x358>
 8005ba2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005ba6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005baa:	f7fa fe4f 	bl	800084c <__aeabi_ddiv>
 8005bae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005bb2:	e028      	b.n	8005c06 <_dtoa_r+0x3a6>
 8005bb4:	2602      	movs	r6, #2
 8005bb6:	e7f2      	b.n	8005b9e <_dtoa_r+0x33e>
 8005bb8:	07e1      	lsls	r1, r4, #31
 8005bba:	d508      	bpl.n	8005bce <_dtoa_r+0x36e>
 8005bbc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005bc0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005bc4:	f7fa fd18 	bl	80005f8 <__aeabi_dmul>
 8005bc8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005bcc:	3601      	adds	r6, #1
 8005bce:	1064      	asrs	r4, r4, #1
 8005bd0:	3508      	adds	r5, #8
 8005bd2:	e7e5      	b.n	8005ba0 <_dtoa_r+0x340>
 8005bd4:	f000 80af 	beq.w	8005d36 <_dtoa_r+0x4d6>
 8005bd8:	427c      	negs	r4, r7
 8005bda:	4b81      	ldr	r3, [pc, #516]	@ (8005de0 <_dtoa_r+0x580>)
 8005bdc:	4d81      	ldr	r5, [pc, #516]	@ (8005de4 <_dtoa_r+0x584>)
 8005bde:	f004 020f 	and.w	r2, r4, #15
 8005be2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005bee:	f7fa fd03 	bl	80005f8 <__aeabi_dmul>
 8005bf2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005bf6:	1124      	asrs	r4, r4, #4
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	2602      	movs	r6, #2
 8005bfc:	2c00      	cmp	r4, #0
 8005bfe:	f040 808f 	bne.w	8005d20 <_dtoa_r+0x4c0>
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d1d3      	bne.n	8005bae <_dtoa_r+0x34e>
 8005c06:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005c08:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	f000 8094 	beq.w	8005d3a <_dtoa_r+0x4da>
 8005c12:	4b75      	ldr	r3, [pc, #468]	@ (8005de8 <_dtoa_r+0x588>)
 8005c14:	2200      	movs	r2, #0
 8005c16:	4620      	mov	r0, r4
 8005c18:	4629      	mov	r1, r5
 8005c1a:	f7fa ff5f 	bl	8000adc <__aeabi_dcmplt>
 8005c1e:	2800      	cmp	r0, #0
 8005c20:	f000 808b 	beq.w	8005d3a <_dtoa_r+0x4da>
 8005c24:	9b03      	ldr	r3, [sp, #12]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	f000 8087 	beq.w	8005d3a <_dtoa_r+0x4da>
 8005c2c:	f1bb 0f00 	cmp.w	fp, #0
 8005c30:	dd34      	ble.n	8005c9c <_dtoa_r+0x43c>
 8005c32:	4620      	mov	r0, r4
 8005c34:	4b6d      	ldr	r3, [pc, #436]	@ (8005dec <_dtoa_r+0x58c>)
 8005c36:	2200      	movs	r2, #0
 8005c38:	4629      	mov	r1, r5
 8005c3a:	f7fa fcdd 	bl	80005f8 <__aeabi_dmul>
 8005c3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c42:	f107 38ff 	add.w	r8, r7, #4294967295
 8005c46:	3601      	adds	r6, #1
 8005c48:	465c      	mov	r4, fp
 8005c4a:	4630      	mov	r0, r6
 8005c4c:	f7fa fc6a 	bl	8000524 <__aeabi_i2d>
 8005c50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c54:	f7fa fcd0 	bl	80005f8 <__aeabi_dmul>
 8005c58:	4b65      	ldr	r3, [pc, #404]	@ (8005df0 <_dtoa_r+0x590>)
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f7fa fb16 	bl	800028c <__adddf3>
 8005c60:	4605      	mov	r5, r0
 8005c62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005c66:	2c00      	cmp	r4, #0
 8005c68:	d16a      	bne.n	8005d40 <_dtoa_r+0x4e0>
 8005c6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c6e:	4b61      	ldr	r3, [pc, #388]	@ (8005df4 <_dtoa_r+0x594>)
 8005c70:	2200      	movs	r2, #0
 8005c72:	f7fa fb09 	bl	8000288 <__aeabi_dsub>
 8005c76:	4602      	mov	r2, r0
 8005c78:	460b      	mov	r3, r1
 8005c7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005c7e:	462a      	mov	r2, r5
 8005c80:	4633      	mov	r3, r6
 8005c82:	f7fa ff49 	bl	8000b18 <__aeabi_dcmpgt>
 8005c86:	2800      	cmp	r0, #0
 8005c88:	f040 8298 	bne.w	80061bc <_dtoa_r+0x95c>
 8005c8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c90:	462a      	mov	r2, r5
 8005c92:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005c96:	f7fa ff21 	bl	8000adc <__aeabi_dcmplt>
 8005c9a:	bb38      	cbnz	r0, 8005cec <_dtoa_r+0x48c>
 8005c9c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005ca0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005ca4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	f2c0 8157 	blt.w	8005f5a <_dtoa_r+0x6fa>
 8005cac:	2f0e      	cmp	r7, #14
 8005cae:	f300 8154 	bgt.w	8005f5a <_dtoa_r+0x6fa>
 8005cb2:	4b4b      	ldr	r3, [pc, #300]	@ (8005de0 <_dtoa_r+0x580>)
 8005cb4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005cb8:	ed93 7b00 	vldr	d7, [r3]
 8005cbc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	ed8d 7b00 	vstr	d7, [sp]
 8005cc4:	f280 80e5 	bge.w	8005e92 <_dtoa_r+0x632>
 8005cc8:	9b03      	ldr	r3, [sp, #12]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	f300 80e1 	bgt.w	8005e92 <_dtoa_r+0x632>
 8005cd0:	d10c      	bne.n	8005cec <_dtoa_r+0x48c>
 8005cd2:	4b48      	ldr	r3, [pc, #288]	@ (8005df4 <_dtoa_r+0x594>)
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	ec51 0b17 	vmov	r0, r1, d7
 8005cda:	f7fa fc8d 	bl	80005f8 <__aeabi_dmul>
 8005cde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ce2:	f7fa ff0f 	bl	8000b04 <__aeabi_dcmpge>
 8005ce6:	2800      	cmp	r0, #0
 8005ce8:	f000 8266 	beq.w	80061b8 <_dtoa_r+0x958>
 8005cec:	2400      	movs	r4, #0
 8005cee:	4625      	mov	r5, r4
 8005cf0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005cf2:	4656      	mov	r6, sl
 8005cf4:	ea6f 0803 	mvn.w	r8, r3
 8005cf8:	2700      	movs	r7, #0
 8005cfa:	4621      	mov	r1, r4
 8005cfc:	4648      	mov	r0, r9
 8005cfe:	f000 fcbf 	bl	8006680 <_Bfree>
 8005d02:	2d00      	cmp	r5, #0
 8005d04:	f000 80bd 	beq.w	8005e82 <_dtoa_r+0x622>
 8005d08:	b12f      	cbz	r7, 8005d16 <_dtoa_r+0x4b6>
 8005d0a:	42af      	cmp	r7, r5
 8005d0c:	d003      	beq.n	8005d16 <_dtoa_r+0x4b6>
 8005d0e:	4639      	mov	r1, r7
 8005d10:	4648      	mov	r0, r9
 8005d12:	f000 fcb5 	bl	8006680 <_Bfree>
 8005d16:	4629      	mov	r1, r5
 8005d18:	4648      	mov	r0, r9
 8005d1a:	f000 fcb1 	bl	8006680 <_Bfree>
 8005d1e:	e0b0      	b.n	8005e82 <_dtoa_r+0x622>
 8005d20:	07e2      	lsls	r2, r4, #31
 8005d22:	d505      	bpl.n	8005d30 <_dtoa_r+0x4d0>
 8005d24:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005d28:	f7fa fc66 	bl	80005f8 <__aeabi_dmul>
 8005d2c:	3601      	adds	r6, #1
 8005d2e:	2301      	movs	r3, #1
 8005d30:	1064      	asrs	r4, r4, #1
 8005d32:	3508      	adds	r5, #8
 8005d34:	e762      	b.n	8005bfc <_dtoa_r+0x39c>
 8005d36:	2602      	movs	r6, #2
 8005d38:	e765      	b.n	8005c06 <_dtoa_r+0x3a6>
 8005d3a:	9c03      	ldr	r4, [sp, #12]
 8005d3c:	46b8      	mov	r8, r7
 8005d3e:	e784      	b.n	8005c4a <_dtoa_r+0x3ea>
 8005d40:	4b27      	ldr	r3, [pc, #156]	@ (8005de0 <_dtoa_r+0x580>)
 8005d42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005d44:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005d48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005d4c:	4454      	add	r4, sl
 8005d4e:	2900      	cmp	r1, #0
 8005d50:	d054      	beq.n	8005dfc <_dtoa_r+0x59c>
 8005d52:	4929      	ldr	r1, [pc, #164]	@ (8005df8 <_dtoa_r+0x598>)
 8005d54:	2000      	movs	r0, #0
 8005d56:	f7fa fd79 	bl	800084c <__aeabi_ddiv>
 8005d5a:	4633      	mov	r3, r6
 8005d5c:	462a      	mov	r2, r5
 8005d5e:	f7fa fa93 	bl	8000288 <__aeabi_dsub>
 8005d62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005d66:	4656      	mov	r6, sl
 8005d68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d6c:	f7fa fef4 	bl	8000b58 <__aeabi_d2iz>
 8005d70:	4605      	mov	r5, r0
 8005d72:	f7fa fbd7 	bl	8000524 <__aeabi_i2d>
 8005d76:	4602      	mov	r2, r0
 8005d78:	460b      	mov	r3, r1
 8005d7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d7e:	f7fa fa83 	bl	8000288 <__aeabi_dsub>
 8005d82:	3530      	adds	r5, #48	@ 0x30
 8005d84:	4602      	mov	r2, r0
 8005d86:	460b      	mov	r3, r1
 8005d88:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005d8c:	f806 5b01 	strb.w	r5, [r6], #1
 8005d90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005d94:	f7fa fea2 	bl	8000adc <__aeabi_dcmplt>
 8005d98:	2800      	cmp	r0, #0
 8005d9a:	d172      	bne.n	8005e82 <_dtoa_r+0x622>
 8005d9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005da0:	4911      	ldr	r1, [pc, #68]	@ (8005de8 <_dtoa_r+0x588>)
 8005da2:	2000      	movs	r0, #0
 8005da4:	f7fa fa70 	bl	8000288 <__aeabi_dsub>
 8005da8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005dac:	f7fa fe96 	bl	8000adc <__aeabi_dcmplt>
 8005db0:	2800      	cmp	r0, #0
 8005db2:	f040 80b4 	bne.w	8005f1e <_dtoa_r+0x6be>
 8005db6:	42a6      	cmp	r6, r4
 8005db8:	f43f af70 	beq.w	8005c9c <_dtoa_r+0x43c>
 8005dbc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8005dec <_dtoa_r+0x58c>)
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f7fa fc18 	bl	80005f8 <__aeabi_dmul>
 8005dc8:	4b08      	ldr	r3, [pc, #32]	@ (8005dec <_dtoa_r+0x58c>)
 8005dca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005dce:	2200      	movs	r2, #0
 8005dd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005dd4:	f7fa fc10 	bl	80005f8 <__aeabi_dmul>
 8005dd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ddc:	e7c4      	b.n	8005d68 <_dtoa_r+0x508>
 8005dde:	bf00      	nop
 8005de0:	080082b8 	.word	0x080082b8
 8005de4:	08008290 	.word	0x08008290
 8005de8:	3ff00000 	.word	0x3ff00000
 8005dec:	40240000 	.word	0x40240000
 8005df0:	401c0000 	.word	0x401c0000
 8005df4:	40140000 	.word	0x40140000
 8005df8:	3fe00000 	.word	0x3fe00000
 8005dfc:	4631      	mov	r1, r6
 8005dfe:	4628      	mov	r0, r5
 8005e00:	f7fa fbfa 	bl	80005f8 <__aeabi_dmul>
 8005e04:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005e08:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005e0a:	4656      	mov	r6, sl
 8005e0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e10:	f7fa fea2 	bl	8000b58 <__aeabi_d2iz>
 8005e14:	4605      	mov	r5, r0
 8005e16:	f7fa fb85 	bl	8000524 <__aeabi_i2d>
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	460b      	mov	r3, r1
 8005e1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e22:	f7fa fa31 	bl	8000288 <__aeabi_dsub>
 8005e26:	3530      	adds	r5, #48	@ 0x30
 8005e28:	f806 5b01 	strb.w	r5, [r6], #1
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	460b      	mov	r3, r1
 8005e30:	42a6      	cmp	r6, r4
 8005e32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005e36:	f04f 0200 	mov.w	r2, #0
 8005e3a:	d124      	bne.n	8005e86 <_dtoa_r+0x626>
 8005e3c:	4baf      	ldr	r3, [pc, #700]	@ (80060fc <_dtoa_r+0x89c>)
 8005e3e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005e42:	f7fa fa23 	bl	800028c <__adddf3>
 8005e46:	4602      	mov	r2, r0
 8005e48:	460b      	mov	r3, r1
 8005e4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e4e:	f7fa fe63 	bl	8000b18 <__aeabi_dcmpgt>
 8005e52:	2800      	cmp	r0, #0
 8005e54:	d163      	bne.n	8005f1e <_dtoa_r+0x6be>
 8005e56:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005e5a:	49a8      	ldr	r1, [pc, #672]	@ (80060fc <_dtoa_r+0x89c>)
 8005e5c:	2000      	movs	r0, #0
 8005e5e:	f7fa fa13 	bl	8000288 <__aeabi_dsub>
 8005e62:	4602      	mov	r2, r0
 8005e64:	460b      	mov	r3, r1
 8005e66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e6a:	f7fa fe37 	bl	8000adc <__aeabi_dcmplt>
 8005e6e:	2800      	cmp	r0, #0
 8005e70:	f43f af14 	beq.w	8005c9c <_dtoa_r+0x43c>
 8005e74:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005e76:	1e73      	subs	r3, r6, #1
 8005e78:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005e7a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005e7e:	2b30      	cmp	r3, #48	@ 0x30
 8005e80:	d0f8      	beq.n	8005e74 <_dtoa_r+0x614>
 8005e82:	4647      	mov	r7, r8
 8005e84:	e03b      	b.n	8005efe <_dtoa_r+0x69e>
 8005e86:	4b9e      	ldr	r3, [pc, #632]	@ (8006100 <_dtoa_r+0x8a0>)
 8005e88:	f7fa fbb6 	bl	80005f8 <__aeabi_dmul>
 8005e8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005e90:	e7bc      	b.n	8005e0c <_dtoa_r+0x5ac>
 8005e92:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005e96:	4656      	mov	r6, sl
 8005e98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005e9c:	4620      	mov	r0, r4
 8005e9e:	4629      	mov	r1, r5
 8005ea0:	f7fa fcd4 	bl	800084c <__aeabi_ddiv>
 8005ea4:	f7fa fe58 	bl	8000b58 <__aeabi_d2iz>
 8005ea8:	4680      	mov	r8, r0
 8005eaa:	f7fa fb3b 	bl	8000524 <__aeabi_i2d>
 8005eae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005eb2:	f7fa fba1 	bl	80005f8 <__aeabi_dmul>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	460b      	mov	r3, r1
 8005eba:	4620      	mov	r0, r4
 8005ebc:	4629      	mov	r1, r5
 8005ebe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005ec2:	f7fa f9e1 	bl	8000288 <__aeabi_dsub>
 8005ec6:	f806 4b01 	strb.w	r4, [r6], #1
 8005eca:	9d03      	ldr	r5, [sp, #12]
 8005ecc:	eba6 040a 	sub.w	r4, r6, sl
 8005ed0:	42a5      	cmp	r5, r4
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	d133      	bne.n	8005f40 <_dtoa_r+0x6e0>
 8005ed8:	f7fa f9d8 	bl	800028c <__adddf3>
 8005edc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ee0:	4604      	mov	r4, r0
 8005ee2:	460d      	mov	r5, r1
 8005ee4:	f7fa fe18 	bl	8000b18 <__aeabi_dcmpgt>
 8005ee8:	b9c0      	cbnz	r0, 8005f1c <_dtoa_r+0x6bc>
 8005eea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005eee:	4620      	mov	r0, r4
 8005ef0:	4629      	mov	r1, r5
 8005ef2:	f7fa fde9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ef6:	b110      	cbz	r0, 8005efe <_dtoa_r+0x69e>
 8005ef8:	f018 0f01 	tst.w	r8, #1
 8005efc:	d10e      	bne.n	8005f1c <_dtoa_r+0x6bc>
 8005efe:	9902      	ldr	r1, [sp, #8]
 8005f00:	4648      	mov	r0, r9
 8005f02:	f000 fbbd 	bl	8006680 <_Bfree>
 8005f06:	2300      	movs	r3, #0
 8005f08:	7033      	strb	r3, [r6, #0]
 8005f0a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005f0c:	3701      	adds	r7, #1
 8005f0e:	601f      	str	r7, [r3, #0]
 8005f10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	f000 824b 	beq.w	80063ae <_dtoa_r+0xb4e>
 8005f18:	601e      	str	r6, [r3, #0]
 8005f1a:	e248      	b.n	80063ae <_dtoa_r+0xb4e>
 8005f1c:	46b8      	mov	r8, r7
 8005f1e:	4633      	mov	r3, r6
 8005f20:	461e      	mov	r6, r3
 8005f22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f26:	2a39      	cmp	r2, #57	@ 0x39
 8005f28:	d106      	bne.n	8005f38 <_dtoa_r+0x6d8>
 8005f2a:	459a      	cmp	sl, r3
 8005f2c:	d1f8      	bne.n	8005f20 <_dtoa_r+0x6c0>
 8005f2e:	2230      	movs	r2, #48	@ 0x30
 8005f30:	f108 0801 	add.w	r8, r8, #1
 8005f34:	f88a 2000 	strb.w	r2, [sl]
 8005f38:	781a      	ldrb	r2, [r3, #0]
 8005f3a:	3201      	adds	r2, #1
 8005f3c:	701a      	strb	r2, [r3, #0]
 8005f3e:	e7a0      	b.n	8005e82 <_dtoa_r+0x622>
 8005f40:	4b6f      	ldr	r3, [pc, #444]	@ (8006100 <_dtoa_r+0x8a0>)
 8005f42:	2200      	movs	r2, #0
 8005f44:	f7fa fb58 	bl	80005f8 <__aeabi_dmul>
 8005f48:	2200      	movs	r2, #0
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	4604      	mov	r4, r0
 8005f4e:	460d      	mov	r5, r1
 8005f50:	f7fa fdba 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f54:	2800      	cmp	r0, #0
 8005f56:	d09f      	beq.n	8005e98 <_dtoa_r+0x638>
 8005f58:	e7d1      	b.n	8005efe <_dtoa_r+0x69e>
 8005f5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f5c:	2a00      	cmp	r2, #0
 8005f5e:	f000 80ea 	beq.w	8006136 <_dtoa_r+0x8d6>
 8005f62:	9a07      	ldr	r2, [sp, #28]
 8005f64:	2a01      	cmp	r2, #1
 8005f66:	f300 80cd 	bgt.w	8006104 <_dtoa_r+0x8a4>
 8005f6a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005f6c:	2a00      	cmp	r2, #0
 8005f6e:	f000 80c1 	beq.w	80060f4 <_dtoa_r+0x894>
 8005f72:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005f76:	9c08      	ldr	r4, [sp, #32]
 8005f78:	9e00      	ldr	r6, [sp, #0]
 8005f7a:	9a00      	ldr	r2, [sp, #0]
 8005f7c:	441a      	add	r2, r3
 8005f7e:	9200      	str	r2, [sp, #0]
 8005f80:	9a06      	ldr	r2, [sp, #24]
 8005f82:	2101      	movs	r1, #1
 8005f84:	441a      	add	r2, r3
 8005f86:	4648      	mov	r0, r9
 8005f88:	9206      	str	r2, [sp, #24]
 8005f8a:	f000 fc2d 	bl	80067e8 <__i2b>
 8005f8e:	4605      	mov	r5, r0
 8005f90:	b166      	cbz	r6, 8005fac <_dtoa_r+0x74c>
 8005f92:	9b06      	ldr	r3, [sp, #24]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	dd09      	ble.n	8005fac <_dtoa_r+0x74c>
 8005f98:	42b3      	cmp	r3, r6
 8005f9a:	9a00      	ldr	r2, [sp, #0]
 8005f9c:	bfa8      	it	ge
 8005f9e:	4633      	movge	r3, r6
 8005fa0:	1ad2      	subs	r2, r2, r3
 8005fa2:	9200      	str	r2, [sp, #0]
 8005fa4:	9a06      	ldr	r2, [sp, #24]
 8005fa6:	1af6      	subs	r6, r6, r3
 8005fa8:	1ad3      	subs	r3, r2, r3
 8005faa:	9306      	str	r3, [sp, #24]
 8005fac:	9b08      	ldr	r3, [sp, #32]
 8005fae:	b30b      	cbz	r3, 8005ff4 <_dtoa_r+0x794>
 8005fb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f000 80c6 	beq.w	8006144 <_dtoa_r+0x8e4>
 8005fb8:	2c00      	cmp	r4, #0
 8005fba:	f000 80c0 	beq.w	800613e <_dtoa_r+0x8de>
 8005fbe:	4629      	mov	r1, r5
 8005fc0:	4622      	mov	r2, r4
 8005fc2:	4648      	mov	r0, r9
 8005fc4:	f000 fcc8 	bl	8006958 <__pow5mult>
 8005fc8:	9a02      	ldr	r2, [sp, #8]
 8005fca:	4601      	mov	r1, r0
 8005fcc:	4605      	mov	r5, r0
 8005fce:	4648      	mov	r0, r9
 8005fd0:	f000 fc20 	bl	8006814 <__multiply>
 8005fd4:	9902      	ldr	r1, [sp, #8]
 8005fd6:	4680      	mov	r8, r0
 8005fd8:	4648      	mov	r0, r9
 8005fda:	f000 fb51 	bl	8006680 <_Bfree>
 8005fde:	9b08      	ldr	r3, [sp, #32]
 8005fe0:	1b1b      	subs	r3, r3, r4
 8005fe2:	9308      	str	r3, [sp, #32]
 8005fe4:	f000 80b1 	beq.w	800614a <_dtoa_r+0x8ea>
 8005fe8:	9a08      	ldr	r2, [sp, #32]
 8005fea:	4641      	mov	r1, r8
 8005fec:	4648      	mov	r0, r9
 8005fee:	f000 fcb3 	bl	8006958 <__pow5mult>
 8005ff2:	9002      	str	r0, [sp, #8]
 8005ff4:	2101      	movs	r1, #1
 8005ff6:	4648      	mov	r0, r9
 8005ff8:	f000 fbf6 	bl	80067e8 <__i2b>
 8005ffc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ffe:	4604      	mov	r4, r0
 8006000:	2b00      	cmp	r3, #0
 8006002:	f000 81d8 	beq.w	80063b6 <_dtoa_r+0xb56>
 8006006:	461a      	mov	r2, r3
 8006008:	4601      	mov	r1, r0
 800600a:	4648      	mov	r0, r9
 800600c:	f000 fca4 	bl	8006958 <__pow5mult>
 8006010:	9b07      	ldr	r3, [sp, #28]
 8006012:	2b01      	cmp	r3, #1
 8006014:	4604      	mov	r4, r0
 8006016:	f300 809f 	bgt.w	8006158 <_dtoa_r+0x8f8>
 800601a:	9b04      	ldr	r3, [sp, #16]
 800601c:	2b00      	cmp	r3, #0
 800601e:	f040 8097 	bne.w	8006150 <_dtoa_r+0x8f0>
 8006022:	9b05      	ldr	r3, [sp, #20]
 8006024:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006028:	2b00      	cmp	r3, #0
 800602a:	f040 8093 	bne.w	8006154 <_dtoa_r+0x8f4>
 800602e:	9b05      	ldr	r3, [sp, #20]
 8006030:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006034:	0d1b      	lsrs	r3, r3, #20
 8006036:	051b      	lsls	r3, r3, #20
 8006038:	b133      	cbz	r3, 8006048 <_dtoa_r+0x7e8>
 800603a:	9b00      	ldr	r3, [sp, #0]
 800603c:	3301      	adds	r3, #1
 800603e:	9300      	str	r3, [sp, #0]
 8006040:	9b06      	ldr	r3, [sp, #24]
 8006042:	3301      	adds	r3, #1
 8006044:	9306      	str	r3, [sp, #24]
 8006046:	2301      	movs	r3, #1
 8006048:	9308      	str	r3, [sp, #32]
 800604a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800604c:	2b00      	cmp	r3, #0
 800604e:	f000 81b8 	beq.w	80063c2 <_dtoa_r+0xb62>
 8006052:	6923      	ldr	r3, [r4, #16]
 8006054:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006058:	6918      	ldr	r0, [r3, #16]
 800605a:	f000 fb79 	bl	8006750 <__hi0bits>
 800605e:	f1c0 0020 	rsb	r0, r0, #32
 8006062:	9b06      	ldr	r3, [sp, #24]
 8006064:	4418      	add	r0, r3
 8006066:	f010 001f 	ands.w	r0, r0, #31
 800606a:	f000 8082 	beq.w	8006172 <_dtoa_r+0x912>
 800606e:	f1c0 0320 	rsb	r3, r0, #32
 8006072:	2b04      	cmp	r3, #4
 8006074:	dd73      	ble.n	800615e <_dtoa_r+0x8fe>
 8006076:	9b00      	ldr	r3, [sp, #0]
 8006078:	f1c0 001c 	rsb	r0, r0, #28
 800607c:	4403      	add	r3, r0
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	9b06      	ldr	r3, [sp, #24]
 8006082:	4403      	add	r3, r0
 8006084:	4406      	add	r6, r0
 8006086:	9306      	str	r3, [sp, #24]
 8006088:	9b00      	ldr	r3, [sp, #0]
 800608a:	2b00      	cmp	r3, #0
 800608c:	dd05      	ble.n	800609a <_dtoa_r+0x83a>
 800608e:	9902      	ldr	r1, [sp, #8]
 8006090:	461a      	mov	r2, r3
 8006092:	4648      	mov	r0, r9
 8006094:	f000 fcba 	bl	8006a0c <__lshift>
 8006098:	9002      	str	r0, [sp, #8]
 800609a:	9b06      	ldr	r3, [sp, #24]
 800609c:	2b00      	cmp	r3, #0
 800609e:	dd05      	ble.n	80060ac <_dtoa_r+0x84c>
 80060a0:	4621      	mov	r1, r4
 80060a2:	461a      	mov	r2, r3
 80060a4:	4648      	mov	r0, r9
 80060a6:	f000 fcb1 	bl	8006a0c <__lshift>
 80060aa:	4604      	mov	r4, r0
 80060ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d061      	beq.n	8006176 <_dtoa_r+0x916>
 80060b2:	9802      	ldr	r0, [sp, #8]
 80060b4:	4621      	mov	r1, r4
 80060b6:	f000 fd15 	bl	8006ae4 <__mcmp>
 80060ba:	2800      	cmp	r0, #0
 80060bc:	da5b      	bge.n	8006176 <_dtoa_r+0x916>
 80060be:	2300      	movs	r3, #0
 80060c0:	9902      	ldr	r1, [sp, #8]
 80060c2:	220a      	movs	r2, #10
 80060c4:	4648      	mov	r0, r9
 80060c6:	f000 fafd 	bl	80066c4 <__multadd>
 80060ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060cc:	9002      	str	r0, [sp, #8]
 80060ce:	f107 38ff 	add.w	r8, r7, #4294967295
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	f000 8177 	beq.w	80063c6 <_dtoa_r+0xb66>
 80060d8:	4629      	mov	r1, r5
 80060da:	2300      	movs	r3, #0
 80060dc:	220a      	movs	r2, #10
 80060de:	4648      	mov	r0, r9
 80060e0:	f000 faf0 	bl	80066c4 <__multadd>
 80060e4:	f1bb 0f00 	cmp.w	fp, #0
 80060e8:	4605      	mov	r5, r0
 80060ea:	dc6f      	bgt.n	80061cc <_dtoa_r+0x96c>
 80060ec:	9b07      	ldr	r3, [sp, #28]
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	dc49      	bgt.n	8006186 <_dtoa_r+0x926>
 80060f2:	e06b      	b.n	80061cc <_dtoa_r+0x96c>
 80060f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80060f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80060fa:	e73c      	b.n	8005f76 <_dtoa_r+0x716>
 80060fc:	3fe00000 	.word	0x3fe00000
 8006100:	40240000 	.word	0x40240000
 8006104:	9b03      	ldr	r3, [sp, #12]
 8006106:	1e5c      	subs	r4, r3, #1
 8006108:	9b08      	ldr	r3, [sp, #32]
 800610a:	42a3      	cmp	r3, r4
 800610c:	db09      	blt.n	8006122 <_dtoa_r+0x8c2>
 800610e:	1b1c      	subs	r4, r3, r4
 8006110:	9b03      	ldr	r3, [sp, #12]
 8006112:	2b00      	cmp	r3, #0
 8006114:	f6bf af30 	bge.w	8005f78 <_dtoa_r+0x718>
 8006118:	9b00      	ldr	r3, [sp, #0]
 800611a:	9a03      	ldr	r2, [sp, #12]
 800611c:	1a9e      	subs	r6, r3, r2
 800611e:	2300      	movs	r3, #0
 8006120:	e72b      	b.n	8005f7a <_dtoa_r+0x71a>
 8006122:	9b08      	ldr	r3, [sp, #32]
 8006124:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006126:	9408      	str	r4, [sp, #32]
 8006128:	1ae3      	subs	r3, r4, r3
 800612a:	441a      	add	r2, r3
 800612c:	9e00      	ldr	r6, [sp, #0]
 800612e:	9b03      	ldr	r3, [sp, #12]
 8006130:	920d      	str	r2, [sp, #52]	@ 0x34
 8006132:	2400      	movs	r4, #0
 8006134:	e721      	b.n	8005f7a <_dtoa_r+0x71a>
 8006136:	9c08      	ldr	r4, [sp, #32]
 8006138:	9e00      	ldr	r6, [sp, #0]
 800613a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800613c:	e728      	b.n	8005f90 <_dtoa_r+0x730>
 800613e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006142:	e751      	b.n	8005fe8 <_dtoa_r+0x788>
 8006144:	9a08      	ldr	r2, [sp, #32]
 8006146:	9902      	ldr	r1, [sp, #8]
 8006148:	e750      	b.n	8005fec <_dtoa_r+0x78c>
 800614a:	f8cd 8008 	str.w	r8, [sp, #8]
 800614e:	e751      	b.n	8005ff4 <_dtoa_r+0x794>
 8006150:	2300      	movs	r3, #0
 8006152:	e779      	b.n	8006048 <_dtoa_r+0x7e8>
 8006154:	9b04      	ldr	r3, [sp, #16]
 8006156:	e777      	b.n	8006048 <_dtoa_r+0x7e8>
 8006158:	2300      	movs	r3, #0
 800615a:	9308      	str	r3, [sp, #32]
 800615c:	e779      	b.n	8006052 <_dtoa_r+0x7f2>
 800615e:	d093      	beq.n	8006088 <_dtoa_r+0x828>
 8006160:	9a00      	ldr	r2, [sp, #0]
 8006162:	331c      	adds	r3, #28
 8006164:	441a      	add	r2, r3
 8006166:	9200      	str	r2, [sp, #0]
 8006168:	9a06      	ldr	r2, [sp, #24]
 800616a:	441a      	add	r2, r3
 800616c:	441e      	add	r6, r3
 800616e:	9206      	str	r2, [sp, #24]
 8006170:	e78a      	b.n	8006088 <_dtoa_r+0x828>
 8006172:	4603      	mov	r3, r0
 8006174:	e7f4      	b.n	8006160 <_dtoa_r+0x900>
 8006176:	9b03      	ldr	r3, [sp, #12]
 8006178:	2b00      	cmp	r3, #0
 800617a:	46b8      	mov	r8, r7
 800617c:	dc20      	bgt.n	80061c0 <_dtoa_r+0x960>
 800617e:	469b      	mov	fp, r3
 8006180:	9b07      	ldr	r3, [sp, #28]
 8006182:	2b02      	cmp	r3, #2
 8006184:	dd1e      	ble.n	80061c4 <_dtoa_r+0x964>
 8006186:	f1bb 0f00 	cmp.w	fp, #0
 800618a:	f47f adb1 	bne.w	8005cf0 <_dtoa_r+0x490>
 800618e:	4621      	mov	r1, r4
 8006190:	465b      	mov	r3, fp
 8006192:	2205      	movs	r2, #5
 8006194:	4648      	mov	r0, r9
 8006196:	f000 fa95 	bl	80066c4 <__multadd>
 800619a:	4601      	mov	r1, r0
 800619c:	4604      	mov	r4, r0
 800619e:	9802      	ldr	r0, [sp, #8]
 80061a0:	f000 fca0 	bl	8006ae4 <__mcmp>
 80061a4:	2800      	cmp	r0, #0
 80061a6:	f77f ada3 	ble.w	8005cf0 <_dtoa_r+0x490>
 80061aa:	4656      	mov	r6, sl
 80061ac:	2331      	movs	r3, #49	@ 0x31
 80061ae:	f806 3b01 	strb.w	r3, [r6], #1
 80061b2:	f108 0801 	add.w	r8, r8, #1
 80061b6:	e59f      	b.n	8005cf8 <_dtoa_r+0x498>
 80061b8:	9c03      	ldr	r4, [sp, #12]
 80061ba:	46b8      	mov	r8, r7
 80061bc:	4625      	mov	r5, r4
 80061be:	e7f4      	b.n	80061aa <_dtoa_r+0x94a>
 80061c0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80061c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	f000 8101 	beq.w	80063ce <_dtoa_r+0xb6e>
 80061cc:	2e00      	cmp	r6, #0
 80061ce:	dd05      	ble.n	80061dc <_dtoa_r+0x97c>
 80061d0:	4629      	mov	r1, r5
 80061d2:	4632      	mov	r2, r6
 80061d4:	4648      	mov	r0, r9
 80061d6:	f000 fc19 	bl	8006a0c <__lshift>
 80061da:	4605      	mov	r5, r0
 80061dc:	9b08      	ldr	r3, [sp, #32]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d05c      	beq.n	800629c <_dtoa_r+0xa3c>
 80061e2:	6869      	ldr	r1, [r5, #4]
 80061e4:	4648      	mov	r0, r9
 80061e6:	f000 fa0b 	bl	8006600 <_Balloc>
 80061ea:	4606      	mov	r6, r0
 80061ec:	b928      	cbnz	r0, 80061fa <_dtoa_r+0x99a>
 80061ee:	4b82      	ldr	r3, [pc, #520]	@ (80063f8 <_dtoa_r+0xb98>)
 80061f0:	4602      	mov	r2, r0
 80061f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80061f6:	f7ff bb4a 	b.w	800588e <_dtoa_r+0x2e>
 80061fa:	692a      	ldr	r2, [r5, #16]
 80061fc:	3202      	adds	r2, #2
 80061fe:	0092      	lsls	r2, r2, #2
 8006200:	f105 010c 	add.w	r1, r5, #12
 8006204:	300c      	adds	r0, #12
 8006206:	f000 fff7 	bl	80071f8 <memcpy>
 800620a:	2201      	movs	r2, #1
 800620c:	4631      	mov	r1, r6
 800620e:	4648      	mov	r0, r9
 8006210:	f000 fbfc 	bl	8006a0c <__lshift>
 8006214:	f10a 0301 	add.w	r3, sl, #1
 8006218:	9300      	str	r3, [sp, #0]
 800621a:	eb0a 030b 	add.w	r3, sl, fp
 800621e:	9308      	str	r3, [sp, #32]
 8006220:	9b04      	ldr	r3, [sp, #16]
 8006222:	f003 0301 	and.w	r3, r3, #1
 8006226:	462f      	mov	r7, r5
 8006228:	9306      	str	r3, [sp, #24]
 800622a:	4605      	mov	r5, r0
 800622c:	9b00      	ldr	r3, [sp, #0]
 800622e:	9802      	ldr	r0, [sp, #8]
 8006230:	4621      	mov	r1, r4
 8006232:	f103 3bff 	add.w	fp, r3, #4294967295
 8006236:	f7ff fa8a 	bl	800574e <quorem>
 800623a:	4603      	mov	r3, r0
 800623c:	3330      	adds	r3, #48	@ 0x30
 800623e:	9003      	str	r0, [sp, #12]
 8006240:	4639      	mov	r1, r7
 8006242:	9802      	ldr	r0, [sp, #8]
 8006244:	9309      	str	r3, [sp, #36]	@ 0x24
 8006246:	f000 fc4d 	bl	8006ae4 <__mcmp>
 800624a:	462a      	mov	r2, r5
 800624c:	9004      	str	r0, [sp, #16]
 800624e:	4621      	mov	r1, r4
 8006250:	4648      	mov	r0, r9
 8006252:	f000 fc63 	bl	8006b1c <__mdiff>
 8006256:	68c2      	ldr	r2, [r0, #12]
 8006258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800625a:	4606      	mov	r6, r0
 800625c:	bb02      	cbnz	r2, 80062a0 <_dtoa_r+0xa40>
 800625e:	4601      	mov	r1, r0
 8006260:	9802      	ldr	r0, [sp, #8]
 8006262:	f000 fc3f 	bl	8006ae4 <__mcmp>
 8006266:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006268:	4602      	mov	r2, r0
 800626a:	4631      	mov	r1, r6
 800626c:	4648      	mov	r0, r9
 800626e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006270:	9309      	str	r3, [sp, #36]	@ 0x24
 8006272:	f000 fa05 	bl	8006680 <_Bfree>
 8006276:	9b07      	ldr	r3, [sp, #28]
 8006278:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800627a:	9e00      	ldr	r6, [sp, #0]
 800627c:	ea42 0103 	orr.w	r1, r2, r3
 8006280:	9b06      	ldr	r3, [sp, #24]
 8006282:	4319      	orrs	r1, r3
 8006284:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006286:	d10d      	bne.n	80062a4 <_dtoa_r+0xa44>
 8006288:	2b39      	cmp	r3, #57	@ 0x39
 800628a:	d027      	beq.n	80062dc <_dtoa_r+0xa7c>
 800628c:	9a04      	ldr	r2, [sp, #16]
 800628e:	2a00      	cmp	r2, #0
 8006290:	dd01      	ble.n	8006296 <_dtoa_r+0xa36>
 8006292:	9b03      	ldr	r3, [sp, #12]
 8006294:	3331      	adds	r3, #49	@ 0x31
 8006296:	f88b 3000 	strb.w	r3, [fp]
 800629a:	e52e      	b.n	8005cfa <_dtoa_r+0x49a>
 800629c:	4628      	mov	r0, r5
 800629e:	e7b9      	b.n	8006214 <_dtoa_r+0x9b4>
 80062a0:	2201      	movs	r2, #1
 80062a2:	e7e2      	b.n	800626a <_dtoa_r+0xa0a>
 80062a4:	9904      	ldr	r1, [sp, #16]
 80062a6:	2900      	cmp	r1, #0
 80062a8:	db04      	blt.n	80062b4 <_dtoa_r+0xa54>
 80062aa:	9807      	ldr	r0, [sp, #28]
 80062ac:	4301      	orrs	r1, r0
 80062ae:	9806      	ldr	r0, [sp, #24]
 80062b0:	4301      	orrs	r1, r0
 80062b2:	d120      	bne.n	80062f6 <_dtoa_r+0xa96>
 80062b4:	2a00      	cmp	r2, #0
 80062b6:	ddee      	ble.n	8006296 <_dtoa_r+0xa36>
 80062b8:	9902      	ldr	r1, [sp, #8]
 80062ba:	9300      	str	r3, [sp, #0]
 80062bc:	2201      	movs	r2, #1
 80062be:	4648      	mov	r0, r9
 80062c0:	f000 fba4 	bl	8006a0c <__lshift>
 80062c4:	4621      	mov	r1, r4
 80062c6:	9002      	str	r0, [sp, #8]
 80062c8:	f000 fc0c 	bl	8006ae4 <__mcmp>
 80062cc:	2800      	cmp	r0, #0
 80062ce:	9b00      	ldr	r3, [sp, #0]
 80062d0:	dc02      	bgt.n	80062d8 <_dtoa_r+0xa78>
 80062d2:	d1e0      	bne.n	8006296 <_dtoa_r+0xa36>
 80062d4:	07da      	lsls	r2, r3, #31
 80062d6:	d5de      	bpl.n	8006296 <_dtoa_r+0xa36>
 80062d8:	2b39      	cmp	r3, #57	@ 0x39
 80062da:	d1da      	bne.n	8006292 <_dtoa_r+0xa32>
 80062dc:	2339      	movs	r3, #57	@ 0x39
 80062de:	f88b 3000 	strb.w	r3, [fp]
 80062e2:	4633      	mov	r3, r6
 80062e4:	461e      	mov	r6, r3
 80062e6:	3b01      	subs	r3, #1
 80062e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80062ec:	2a39      	cmp	r2, #57	@ 0x39
 80062ee:	d04e      	beq.n	800638e <_dtoa_r+0xb2e>
 80062f0:	3201      	adds	r2, #1
 80062f2:	701a      	strb	r2, [r3, #0]
 80062f4:	e501      	b.n	8005cfa <_dtoa_r+0x49a>
 80062f6:	2a00      	cmp	r2, #0
 80062f8:	dd03      	ble.n	8006302 <_dtoa_r+0xaa2>
 80062fa:	2b39      	cmp	r3, #57	@ 0x39
 80062fc:	d0ee      	beq.n	80062dc <_dtoa_r+0xa7c>
 80062fe:	3301      	adds	r3, #1
 8006300:	e7c9      	b.n	8006296 <_dtoa_r+0xa36>
 8006302:	9a00      	ldr	r2, [sp, #0]
 8006304:	9908      	ldr	r1, [sp, #32]
 8006306:	f802 3c01 	strb.w	r3, [r2, #-1]
 800630a:	428a      	cmp	r2, r1
 800630c:	d028      	beq.n	8006360 <_dtoa_r+0xb00>
 800630e:	9902      	ldr	r1, [sp, #8]
 8006310:	2300      	movs	r3, #0
 8006312:	220a      	movs	r2, #10
 8006314:	4648      	mov	r0, r9
 8006316:	f000 f9d5 	bl	80066c4 <__multadd>
 800631a:	42af      	cmp	r7, r5
 800631c:	9002      	str	r0, [sp, #8]
 800631e:	f04f 0300 	mov.w	r3, #0
 8006322:	f04f 020a 	mov.w	r2, #10
 8006326:	4639      	mov	r1, r7
 8006328:	4648      	mov	r0, r9
 800632a:	d107      	bne.n	800633c <_dtoa_r+0xadc>
 800632c:	f000 f9ca 	bl	80066c4 <__multadd>
 8006330:	4607      	mov	r7, r0
 8006332:	4605      	mov	r5, r0
 8006334:	9b00      	ldr	r3, [sp, #0]
 8006336:	3301      	adds	r3, #1
 8006338:	9300      	str	r3, [sp, #0]
 800633a:	e777      	b.n	800622c <_dtoa_r+0x9cc>
 800633c:	f000 f9c2 	bl	80066c4 <__multadd>
 8006340:	4629      	mov	r1, r5
 8006342:	4607      	mov	r7, r0
 8006344:	2300      	movs	r3, #0
 8006346:	220a      	movs	r2, #10
 8006348:	4648      	mov	r0, r9
 800634a:	f000 f9bb 	bl	80066c4 <__multadd>
 800634e:	4605      	mov	r5, r0
 8006350:	e7f0      	b.n	8006334 <_dtoa_r+0xad4>
 8006352:	f1bb 0f00 	cmp.w	fp, #0
 8006356:	bfcc      	ite	gt
 8006358:	465e      	movgt	r6, fp
 800635a:	2601      	movle	r6, #1
 800635c:	4456      	add	r6, sl
 800635e:	2700      	movs	r7, #0
 8006360:	9902      	ldr	r1, [sp, #8]
 8006362:	9300      	str	r3, [sp, #0]
 8006364:	2201      	movs	r2, #1
 8006366:	4648      	mov	r0, r9
 8006368:	f000 fb50 	bl	8006a0c <__lshift>
 800636c:	4621      	mov	r1, r4
 800636e:	9002      	str	r0, [sp, #8]
 8006370:	f000 fbb8 	bl	8006ae4 <__mcmp>
 8006374:	2800      	cmp	r0, #0
 8006376:	dcb4      	bgt.n	80062e2 <_dtoa_r+0xa82>
 8006378:	d102      	bne.n	8006380 <_dtoa_r+0xb20>
 800637a:	9b00      	ldr	r3, [sp, #0]
 800637c:	07db      	lsls	r3, r3, #31
 800637e:	d4b0      	bmi.n	80062e2 <_dtoa_r+0xa82>
 8006380:	4633      	mov	r3, r6
 8006382:	461e      	mov	r6, r3
 8006384:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006388:	2a30      	cmp	r2, #48	@ 0x30
 800638a:	d0fa      	beq.n	8006382 <_dtoa_r+0xb22>
 800638c:	e4b5      	b.n	8005cfa <_dtoa_r+0x49a>
 800638e:	459a      	cmp	sl, r3
 8006390:	d1a8      	bne.n	80062e4 <_dtoa_r+0xa84>
 8006392:	2331      	movs	r3, #49	@ 0x31
 8006394:	f108 0801 	add.w	r8, r8, #1
 8006398:	f88a 3000 	strb.w	r3, [sl]
 800639c:	e4ad      	b.n	8005cfa <_dtoa_r+0x49a>
 800639e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80063a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80063fc <_dtoa_r+0xb9c>
 80063a4:	b11b      	cbz	r3, 80063ae <_dtoa_r+0xb4e>
 80063a6:	f10a 0308 	add.w	r3, sl, #8
 80063aa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80063ac:	6013      	str	r3, [r2, #0]
 80063ae:	4650      	mov	r0, sl
 80063b0:	b017      	add	sp, #92	@ 0x5c
 80063b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063b6:	9b07      	ldr	r3, [sp, #28]
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	f77f ae2e 	ble.w	800601a <_dtoa_r+0x7ba>
 80063be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80063c0:	9308      	str	r3, [sp, #32]
 80063c2:	2001      	movs	r0, #1
 80063c4:	e64d      	b.n	8006062 <_dtoa_r+0x802>
 80063c6:	f1bb 0f00 	cmp.w	fp, #0
 80063ca:	f77f aed9 	ble.w	8006180 <_dtoa_r+0x920>
 80063ce:	4656      	mov	r6, sl
 80063d0:	9802      	ldr	r0, [sp, #8]
 80063d2:	4621      	mov	r1, r4
 80063d4:	f7ff f9bb 	bl	800574e <quorem>
 80063d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80063dc:	f806 3b01 	strb.w	r3, [r6], #1
 80063e0:	eba6 020a 	sub.w	r2, r6, sl
 80063e4:	4593      	cmp	fp, r2
 80063e6:	ddb4      	ble.n	8006352 <_dtoa_r+0xaf2>
 80063e8:	9902      	ldr	r1, [sp, #8]
 80063ea:	2300      	movs	r3, #0
 80063ec:	220a      	movs	r2, #10
 80063ee:	4648      	mov	r0, r9
 80063f0:	f000 f968 	bl	80066c4 <__multadd>
 80063f4:	9002      	str	r0, [sp, #8]
 80063f6:	e7eb      	b.n	80063d0 <_dtoa_r+0xb70>
 80063f8:	080081bf 	.word	0x080081bf
 80063fc:	08008143 	.word	0x08008143

08006400 <_free_r>:
 8006400:	b538      	push	{r3, r4, r5, lr}
 8006402:	4605      	mov	r5, r0
 8006404:	2900      	cmp	r1, #0
 8006406:	d041      	beq.n	800648c <_free_r+0x8c>
 8006408:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800640c:	1f0c      	subs	r4, r1, #4
 800640e:	2b00      	cmp	r3, #0
 8006410:	bfb8      	it	lt
 8006412:	18e4      	addlt	r4, r4, r3
 8006414:	f000 f8e8 	bl	80065e8 <__malloc_lock>
 8006418:	4a1d      	ldr	r2, [pc, #116]	@ (8006490 <_free_r+0x90>)
 800641a:	6813      	ldr	r3, [r2, #0]
 800641c:	b933      	cbnz	r3, 800642c <_free_r+0x2c>
 800641e:	6063      	str	r3, [r4, #4]
 8006420:	6014      	str	r4, [r2, #0]
 8006422:	4628      	mov	r0, r5
 8006424:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006428:	f000 b8e4 	b.w	80065f4 <__malloc_unlock>
 800642c:	42a3      	cmp	r3, r4
 800642e:	d908      	bls.n	8006442 <_free_r+0x42>
 8006430:	6820      	ldr	r0, [r4, #0]
 8006432:	1821      	adds	r1, r4, r0
 8006434:	428b      	cmp	r3, r1
 8006436:	bf01      	itttt	eq
 8006438:	6819      	ldreq	r1, [r3, #0]
 800643a:	685b      	ldreq	r3, [r3, #4]
 800643c:	1809      	addeq	r1, r1, r0
 800643e:	6021      	streq	r1, [r4, #0]
 8006440:	e7ed      	b.n	800641e <_free_r+0x1e>
 8006442:	461a      	mov	r2, r3
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	b10b      	cbz	r3, 800644c <_free_r+0x4c>
 8006448:	42a3      	cmp	r3, r4
 800644a:	d9fa      	bls.n	8006442 <_free_r+0x42>
 800644c:	6811      	ldr	r1, [r2, #0]
 800644e:	1850      	adds	r0, r2, r1
 8006450:	42a0      	cmp	r0, r4
 8006452:	d10b      	bne.n	800646c <_free_r+0x6c>
 8006454:	6820      	ldr	r0, [r4, #0]
 8006456:	4401      	add	r1, r0
 8006458:	1850      	adds	r0, r2, r1
 800645a:	4283      	cmp	r3, r0
 800645c:	6011      	str	r1, [r2, #0]
 800645e:	d1e0      	bne.n	8006422 <_free_r+0x22>
 8006460:	6818      	ldr	r0, [r3, #0]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	6053      	str	r3, [r2, #4]
 8006466:	4408      	add	r0, r1
 8006468:	6010      	str	r0, [r2, #0]
 800646a:	e7da      	b.n	8006422 <_free_r+0x22>
 800646c:	d902      	bls.n	8006474 <_free_r+0x74>
 800646e:	230c      	movs	r3, #12
 8006470:	602b      	str	r3, [r5, #0]
 8006472:	e7d6      	b.n	8006422 <_free_r+0x22>
 8006474:	6820      	ldr	r0, [r4, #0]
 8006476:	1821      	adds	r1, r4, r0
 8006478:	428b      	cmp	r3, r1
 800647a:	bf04      	itt	eq
 800647c:	6819      	ldreq	r1, [r3, #0]
 800647e:	685b      	ldreq	r3, [r3, #4]
 8006480:	6063      	str	r3, [r4, #4]
 8006482:	bf04      	itt	eq
 8006484:	1809      	addeq	r1, r1, r0
 8006486:	6021      	streq	r1, [r4, #0]
 8006488:	6054      	str	r4, [r2, #4]
 800648a:	e7ca      	b.n	8006422 <_free_r+0x22>
 800648c:	bd38      	pop	{r3, r4, r5, pc}
 800648e:	bf00      	nop
 8006490:	2000041c 	.word	0x2000041c

08006494 <malloc>:
 8006494:	4b02      	ldr	r3, [pc, #8]	@ (80064a0 <malloc+0xc>)
 8006496:	4601      	mov	r1, r0
 8006498:	6818      	ldr	r0, [r3, #0]
 800649a:	f000 b825 	b.w	80064e8 <_malloc_r>
 800649e:	bf00      	nop
 80064a0:	2000001c 	.word	0x2000001c

080064a4 <sbrk_aligned>:
 80064a4:	b570      	push	{r4, r5, r6, lr}
 80064a6:	4e0f      	ldr	r6, [pc, #60]	@ (80064e4 <sbrk_aligned+0x40>)
 80064a8:	460c      	mov	r4, r1
 80064aa:	6831      	ldr	r1, [r6, #0]
 80064ac:	4605      	mov	r5, r0
 80064ae:	b911      	cbnz	r1, 80064b6 <sbrk_aligned+0x12>
 80064b0:	f000 fe92 	bl	80071d8 <_sbrk_r>
 80064b4:	6030      	str	r0, [r6, #0]
 80064b6:	4621      	mov	r1, r4
 80064b8:	4628      	mov	r0, r5
 80064ba:	f000 fe8d 	bl	80071d8 <_sbrk_r>
 80064be:	1c43      	adds	r3, r0, #1
 80064c0:	d103      	bne.n	80064ca <sbrk_aligned+0x26>
 80064c2:	f04f 34ff 	mov.w	r4, #4294967295
 80064c6:	4620      	mov	r0, r4
 80064c8:	bd70      	pop	{r4, r5, r6, pc}
 80064ca:	1cc4      	adds	r4, r0, #3
 80064cc:	f024 0403 	bic.w	r4, r4, #3
 80064d0:	42a0      	cmp	r0, r4
 80064d2:	d0f8      	beq.n	80064c6 <sbrk_aligned+0x22>
 80064d4:	1a21      	subs	r1, r4, r0
 80064d6:	4628      	mov	r0, r5
 80064d8:	f000 fe7e 	bl	80071d8 <_sbrk_r>
 80064dc:	3001      	adds	r0, #1
 80064de:	d1f2      	bne.n	80064c6 <sbrk_aligned+0x22>
 80064e0:	e7ef      	b.n	80064c2 <sbrk_aligned+0x1e>
 80064e2:	bf00      	nop
 80064e4:	20000418 	.word	0x20000418

080064e8 <_malloc_r>:
 80064e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064ec:	1ccd      	adds	r5, r1, #3
 80064ee:	f025 0503 	bic.w	r5, r5, #3
 80064f2:	3508      	adds	r5, #8
 80064f4:	2d0c      	cmp	r5, #12
 80064f6:	bf38      	it	cc
 80064f8:	250c      	movcc	r5, #12
 80064fa:	2d00      	cmp	r5, #0
 80064fc:	4606      	mov	r6, r0
 80064fe:	db01      	blt.n	8006504 <_malloc_r+0x1c>
 8006500:	42a9      	cmp	r1, r5
 8006502:	d904      	bls.n	800650e <_malloc_r+0x26>
 8006504:	230c      	movs	r3, #12
 8006506:	6033      	str	r3, [r6, #0]
 8006508:	2000      	movs	r0, #0
 800650a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800650e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80065e4 <_malloc_r+0xfc>
 8006512:	f000 f869 	bl	80065e8 <__malloc_lock>
 8006516:	f8d8 3000 	ldr.w	r3, [r8]
 800651a:	461c      	mov	r4, r3
 800651c:	bb44      	cbnz	r4, 8006570 <_malloc_r+0x88>
 800651e:	4629      	mov	r1, r5
 8006520:	4630      	mov	r0, r6
 8006522:	f7ff ffbf 	bl	80064a4 <sbrk_aligned>
 8006526:	1c43      	adds	r3, r0, #1
 8006528:	4604      	mov	r4, r0
 800652a:	d158      	bne.n	80065de <_malloc_r+0xf6>
 800652c:	f8d8 4000 	ldr.w	r4, [r8]
 8006530:	4627      	mov	r7, r4
 8006532:	2f00      	cmp	r7, #0
 8006534:	d143      	bne.n	80065be <_malloc_r+0xd6>
 8006536:	2c00      	cmp	r4, #0
 8006538:	d04b      	beq.n	80065d2 <_malloc_r+0xea>
 800653a:	6823      	ldr	r3, [r4, #0]
 800653c:	4639      	mov	r1, r7
 800653e:	4630      	mov	r0, r6
 8006540:	eb04 0903 	add.w	r9, r4, r3
 8006544:	f000 fe48 	bl	80071d8 <_sbrk_r>
 8006548:	4581      	cmp	r9, r0
 800654a:	d142      	bne.n	80065d2 <_malloc_r+0xea>
 800654c:	6821      	ldr	r1, [r4, #0]
 800654e:	1a6d      	subs	r5, r5, r1
 8006550:	4629      	mov	r1, r5
 8006552:	4630      	mov	r0, r6
 8006554:	f7ff ffa6 	bl	80064a4 <sbrk_aligned>
 8006558:	3001      	adds	r0, #1
 800655a:	d03a      	beq.n	80065d2 <_malloc_r+0xea>
 800655c:	6823      	ldr	r3, [r4, #0]
 800655e:	442b      	add	r3, r5
 8006560:	6023      	str	r3, [r4, #0]
 8006562:	f8d8 3000 	ldr.w	r3, [r8]
 8006566:	685a      	ldr	r2, [r3, #4]
 8006568:	bb62      	cbnz	r2, 80065c4 <_malloc_r+0xdc>
 800656a:	f8c8 7000 	str.w	r7, [r8]
 800656e:	e00f      	b.n	8006590 <_malloc_r+0xa8>
 8006570:	6822      	ldr	r2, [r4, #0]
 8006572:	1b52      	subs	r2, r2, r5
 8006574:	d420      	bmi.n	80065b8 <_malloc_r+0xd0>
 8006576:	2a0b      	cmp	r2, #11
 8006578:	d917      	bls.n	80065aa <_malloc_r+0xc2>
 800657a:	1961      	adds	r1, r4, r5
 800657c:	42a3      	cmp	r3, r4
 800657e:	6025      	str	r5, [r4, #0]
 8006580:	bf18      	it	ne
 8006582:	6059      	strne	r1, [r3, #4]
 8006584:	6863      	ldr	r3, [r4, #4]
 8006586:	bf08      	it	eq
 8006588:	f8c8 1000 	streq.w	r1, [r8]
 800658c:	5162      	str	r2, [r4, r5]
 800658e:	604b      	str	r3, [r1, #4]
 8006590:	4630      	mov	r0, r6
 8006592:	f000 f82f 	bl	80065f4 <__malloc_unlock>
 8006596:	f104 000b 	add.w	r0, r4, #11
 800659a:	1d23      	adds	r3, r4, #4
 800659c:	f020 0007 	bic.w	r0, r0, #7
 80065a0:	1ac2      	subs	r2, r0, r3
 80065a2:	bf1c      	itt	ne
 80065a4:	1a1b      	subne	r3, r3, r0
 80065a6:	50a3      	strne	r3, [r4, r2]
 80065a8:	e7af      	b.n	800650a <_malloc_r+0x22>
 80065aa:	6862      	ldr	r2, [r4, #4]
 80065ac:	42a3      	cmp	r3, r4
 80065ae:	bf0c      	ite	eq
 80065b0:	f8c8 2000 	streq.w	r2, [r8]
 80065b4:	605a      	strne	r2, [r3, #4]
 80065b6:	e7eb      	b.n	8006590 <_malloc_r+0xa8>
 80065b8:	4623      	mov	r3, r4
 80065ba:	6864      	ldr	r4, [r4, #4]
 80065bc:	e7ae      	b.n	800651c <_malloc_r+0x34>
 80065be:	463c      	mov	r4, r7
 80065c0:	687f      	ldr	r7, [r7, #4]
 80065c2:	e7b6      	b.n	8006532 <_malloc_r+0x4a>
 80065c4:	461a      	mov	r2, r3
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	42a3      	cmp	r3, r4
 80065ca:	d1fb      	bne.n	80065c4 <_malloc_r+0xdc>
 80065cc:	2300      	movs	r3, #0
 80065ce:	6053      	str	r3, [r2, #4]
 80065d0:	e7de      	b.n	8006590 <_malloc_r+0xa8>
 80065d2:	230c      	movs	r3, #12
 80065d4:	6033      	str	r3, [r6, #0]
 80065d6:	4630      	mov	r0, r6
 80065d8:	f000 f80c 	bl	80065f4 <__malloc_unlock>
 80065dc:	e794      	b.n	8006508 <_malloc_r+0x20>
 80065de:	6005      	str	r5, [r0, #0]
 80065e0:	e7d6      	b.n	8006590 <_malloc_r+0xa8>
 80065e2:	bf00      	nop
 80065e4:	2000041c 	.word	0x2000041c

080065e8 <__malloc_lock>:
 80065e8:	4801      	ldr	r0, [pc, #4]	@ (80065f0 <__malloc_lock+0x8>)
 80065ea:	f7ff b8ae 	b.w	800574a <__retarget_lock_acquire_recursive>
 80065ee:	bf00      	nop
 80065f0:	20000414 	.word	0x20000414

080065f4 <__malloc_unlock>:
 80065f4:	4801      	ldr	r0, [pc, #4]	@ (80065fc <__malloc_unlock+0x8>)
 80065f6:	f7ff b8a9 	b.w	800574c <__retarget_lock_release_recursive>
 80065fa:	bf00      	nop
 80065fc:	20000414 	.word	0x20000414

08006600 <_Balloc>:
 8006600:	b570      	push	{r4, r5, r6, lr}
 8006602:	69c6      	ldr	r6, [r0, #28]
 8006604:	4604      	mov	r4, r0
 8006606:	460d      	mov	r5, r1
 8006608:	b976      	cbnz	r6, 8006628 <_Balloc+0x28>
 800660a:	2010      	movs	r0, #16
 800660c:	f7ff ff42 	bl	8006494 <malloc>
 8006610:	4602      	mov	r2, r0
 8006612:	61e0      	str	r0, [r4, #28]
 8006614:	b920      	cbnz	r0, 8006620 <_Balloc+0x20>
 8006616:	4b18      	ldr	r3, [pc, #96]	@ (8006678 <_Balloc+0x78>)
 8006618:	4818      	ldr	r0, [pc, #96]	@ (800667c <_Balloc+0x7c>)
 800661a:	216b      	movs	r1, #107	@ 0x6b
 800661c:	f000 fdfa 	bl	8007214 <__assert_func>
 8006620:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006624:	6006      	str	r6, [r0, #0]
 8006626:	60c6      	str	r6, [r0, #12]
 8006628:	69e6      	ldr	r6, [r4, #28]
 800662a:	68f3      	ldr	r3, [r6, #12]
 800662c:	b183      	cbz	r3, 8006650 <_Balloc+0x50>
 800662e:	69e3      	ldr	r3, [r4, #28]
 8006630:	68db      	ldr	r3, [r3, #12]
 8006632:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006636:	b9b8      	cbnz	r0, 8006668 <_Balloc+0x68>
 8006638:	2101      	movs	r1, #1
 800663a:	fa01 f605 	lsl.w	r6, r1, r5
 800663e:	1d72      	adds	r2, r6, #5
 8006640:	0092      	lsls	r2, r2, #2
 8006642:	4620      	mov	r0, r4
 8006644:	f000 fe04 	bl	8007250 <_calloc_r>
 8006648:	b160      	cbz	r0, 8006664 <_Balloc+0x64>
 800664a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800664e:	e00e      	b.n	800666e <_Balloc+0x6e>
 8006650:	2221      	movs	r2, #33	@ 0x21
 8006652:	2104      	movs	r1, #4
 8006654:	4620      	mov	r0, r4
 8006656:	f000 fdfb 	bl	8007250 <_calloc_r>
 800665a:	69e3      	ldr	r3, [r4, #28]
 800665c:	60f0      	str	r0, [r6, #12]
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d1e4      	bne.n	800662e <_Balloc+0x2e>
 8006664:	2000      	movs	r0, #0
 8006666:	bd70      	pop	{r4, r5, r6, pc}
 8006668:	6802      	ldr	r2, [r0, #0]
 800666a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800666e:	2300      	movs	r3, #0
 8006670:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006674:	e7f7      	b.n	8006666 <_Balloc+0x66>
 8006676:	bf00      	nop
 8006678:	08008150 	.word	0x08008150
 800667c:	080081d0 	.word	0x080081d0

08006680 <_Bfree>:
 8006680:	b570      	push	{r4, r5, r6, lr}
 8006682:	69c6      	ldr	r6, [r0, #28]
 8006684:	4605      	mov	r5, r0
 8006686:	460c      	mov	r4, r1
 8006688:	b976      	cbnz	r6, 80066a8 <_Bfree+0x28>
 800668a:	2010      	movs	r0, #16
 800668c:	f7ff ff02 	bl	8006494 <malloc>
 8006690:	4602      	mov	r2, r0
 8006692:	61e8      	str	r0, [r5, #28]
 8006694:	b920      	cbnz	r0, 80066a0 <_Bfree+0x20>
 8006696:	4b09      	ldr	r3, [pc, #36]	@ (80066bc <_Bfree+0x3c>)
 8006698:	4809      	ldr	r0, [pc, #36]	@ (80066c0 <_Bfree+0x40>)
 800669a:	218f      	movs	r1, #143	@ 0x8f
 800669c:	f000 fdba 	bl	8007214 <__assert_func>
 80066a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80066a4:	6006      	str	r6, [r0, #0]
 80066a6:	60c6      	str	r6, [r0, #12]
 80066a8:	b13c      	cbz	r4, 80066ba <_Bfree+0x3a>
 80066aa:	69eb      	ldr	r3, [r5, #28]
 80066ac:	6862      	ldr	r2, [r4, #4]
 80066ae:	68db      	ldr	r3, [r3, #12]
 80066b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80066b4:	6021      	str	r1, [r4, #0]
 80066b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80066ba:	bd70      	pop	{r4, r5, r6, pc}
 80066bc:	08008150 	.word	0x08008150
 80066c0:	080081d0 	.word	0x080081d0

080066c4 <__multadd>:
 80066c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066c8:	690d      	ldr	r5, [r1, #16]
 80066ca:	4607      	mov	r7, r0
 80066cc:	460c      	mov	r4, r1
 80066ce:	461e      	mov	r6, r3
 80066d0:	f101 0c14 	add.w	ip, r1, #20
 80066d4:	2000      	movs	r0, #0
 80066d6:	f8dc 3000 	ldr.w	r3, [ip]
 80066da:	b299      	uxth	r1, r3
 80066dc:	fb02 6101 	mla	r1, r2, r1, r6
 80066e0:	0c1e      	lsrs	r6, r3, #16
 80066e2:	0c0b      	lsrs	r3, r1, #16
 80066e4:	fb02 3306 	mla	r3, r2, r6, r3
 80066e8:	b289      	uxth	r1, r1
 80066ea:	3001      	adds	r0, #1
 80066ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80066f0:	4285      	cmp	r5, r0
 80066f2:	f84c 1b04 	str.w	r1, [ip], #4
 80066f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80066fa:	dcec      	bgt.n	80066d6 <__multadd+0x12>
 80066fc:	b30e      	cbz	r6, 8006742 <__multadd+0x7e>
 80066fe:	68a3      	ldr	r3, [r4, #8]
 8006700:	42ab      	cmp	r3, r5
 8006702:	dc19      	bgt.n	8006738 <__multadd+0x74>
 8006704:	6861      	ldr	r1, [r4, #4]
 8006706:	4638      	mov	r0, r7
 8006708:	3101      	adds	r1, #1
 800670a:	f7ff ff79 	bl	8006600 <_Balloc>
 800670e:	4680      	mov	r8, r0
 8006710:	b928      	cbnz	r0, 800671e <__multadd+0x5a>
 8006712:	4602      	mov	r2, r0
 8006714:	4b0c      	ldr	r3, [pc, #48]	@ (8006748 <__multadd+0x84>)
 8006716:	480d      	ldr	r0, [pc, #52]	@ (800674c <__multadd+0x88>)
 8006718:	21ba      	movs	r1, #186	@ 0xba
 800671a:	f000 fd7b 	bl	8007214 <__assert_func>
 800671e:	6922      	ldr	r2, [r4, #16]
 8006720:	3202      	adds	r2, #2
 8006722:	f104 010c 	add.w	r1, r4, #12
 8006726:	0092      	lsls	r2, r2, #2
 8006728:	300c      	adds	r0, #12
 800672a:	f000 fd65 	bl	80071f8 <memcpy>
 800672e:	4621      	mov	r1, r4
 8006730:	4638      	mov	r0, r7
 8006732:	f7ff ffa5 	bl	8006680 <_Bfree>
 8006736:	4644      	mov	r4, r8
 8006738:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800673c:	3501      	adds	r5, #1
 800673e:	615e      	str	r6, [r3, #20]
 8006740:	6125      	str	r5, [r4, #16]
 8006742:	4620      	mov	r0, r4
 8006744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006748:	080081bf 	.word	0x080081bf
 800674c:	080081d0 	.word	0x080081d0

08006750 <__hi0bits>:
 8006750:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006754:	4603      	mov	r3, r0
 8006756:	bf36      	itet	cc
 8006758:	0403      	lslcc	r3, r0, #16
 800675a:	2000      	movcs	r0, #0
 800675c:	2010      	movcc	r0, #16
 800675e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006762:	bf3c      	itt	cc
 8006764:	021b      	lslcc	r3, r3, #8
 8006766:	3008      	addcc	r0, #8
 8006768:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800676c:	bf3c      	itt	cc
 800676e:	011b      	lslcc	r3, r3, #4
 8006770:	3004      	addcc	r0, #4
 8006772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006776:	bf3c      	itt	cc
 8006778:	009b      	lslcc	r3, r3, #2
 800677a:	3002      	addcc	r0, #2
 800677c:	2b00      	cmp	r3, #0
 800677e:	db05      	blt.n	800678c <__hi0bits+0x3c>
 8006780:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006784:	f100 0001 	add.w	r0, r0, #1
 8006788:	bf08      	it	eq
 800678a:	2020      	moveq	r0, #32
 800678c:	4770      	bx	lr

0800678e <__lo0bits>:
 800678e:	6803      	ldr	r3, [r0, #0]
 8006790:	4602      	mov	r2, r0
 8006792:	f013 0007 	ands.w	r0, r3, #7
 8006796:	d00b      	beq.n	80067b0 <__lo0bits+0x22>
 8006798:	07d9      	lsls	r1, r3, #31
 800679a:	d421      	bmi.n	80067e0 <__lo0bits+0x52>
 800679c:	0798      	lsls	r0, r3, #30
 800679e:	bf49      	itett	mi
 80067a0:	085b      	lsrmi	r3, r3, #1
 80067a2:	089b      	lsrpl	r3, r3, #2
 80067a4:	2001      	movmi	r0, #1
 80067a6:	6013      	strmi	r3, [r2, #0]
 80067a8:	bf5c      	itt	pl
 80067aa:	6013      	strpl	r3, [r2, #0]
 80067ac:	2002      	movpl	r0, #2
 80067ae:	4770      	bx	lr
 80067b0:	b299      	uxth	r1, r3
 80067b2:	b909      	cbnz	r1, 80067b8 <__lo0bits+0x2a>
 80067b4:	0c1b      	lsrs	r3, r3, #16
 80067b6:	2010      	movs	r0, #16
 80067b8:	b2d9      	uxtb	r1, r3
 80067ba:	b909      	cbnz	r1, 80067c0 <__lo0bits+0x32>
 80067bc:	3008      	adds	r0, #8
 80067be:	0a1b      	lsrs	r3, r3, #8
 80067c0:	0719      	lsls	r1, r3, #28
 80067c2:	bf04      	itt	eq
 80067c4:	091b      	lsreq	r3, r3, #4
 80067c6:	3004      	addeq	r0, #4
 80067c8:	0799      	lsls	r1, r3, #30
 80067ca:	bf04      	itt	eq
 80067cc:	089b      	lsreq	r3, r3, #2
 80067ce:	3002      	addeq	r0, #2
 80067d0:	07d9      	lsls	r1, r3, #31
 80067d2:	d403      	bmi.n	80067dc <__lo0bits+0x4e>
 80067d4:	085b      	lsrs	r3, r3, #1
 80067d6:	f100 0001 	add.w	r0, r0, #1
 80067da:	d003      	beq.n	80067e4 <__lo0bits+0x56>
 80067dc:	6013      	str	r3, [r2, #0]
 80067de:	4770      	bx	lr
 80067e0:	2000      	movs	r0, #0
 80067e2:	4770      	bx	lr
 80067e4:	2020      	movs	r0, #32
 80067e6:	4770      	bx	lr

080067e8 <__i2b>:
 80067e8:	b510      	push	{r4, lr}
 80067ea:	460c      	mov	r4, r1
 80067ec:	2101      	movs	r1, #1
 80067ee:	f7ff ff07 	bl	8006600 <_Balloc>
 80067f2:	4602      	mov	r2, r0
 80067f4:	b928      	cbnz	r0, 8006802 <__i2b+0x1a>
 80067f6:	4b05      	ldr	r3, [pc, #20]	@ (800680c <__i2b+0x24>)
 80067f8:	4805      	ldr	r0, [pc, #20]	@ (8006810 <__i2b+0x28>)
 80067fa:	f240 1145 	movw	r1, #325	@ 0x145
 80067fe:	f000 fd09 	bl	8007214 <__assert_func>
 8006802:	2301      	movs	r3, #1
 8006804:	6144      	str	r4, [r0, #20]
 8006806:	6103      	str	r3, [r0, #16]
 8006808:	bd10      	pop	{r4, pc}
 800680a:	bf00      	nop
 800680c:	080081bf 	.word	0x080081bf
 8006810:	080081d0 	.word	0x080081d0

08006814 <__multiply>:
 8006814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006818:	4617      	mov	r7, r2
 800681a:	690a      	ldr	r2, [r1, #16]
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	429a      	cmp	r2, r3
 8006820:	bfa8      	it	ge
 8006822:	463b      	movge	r3, r7
 8006824:	4689      	mov	r9, r1
 8006826:	bfa4      	itt	ge
 8006828:	460f      	movge	r7, r1
 800682a:	4699      	movge	r9, r3
 800682c:	693d      	ldr	r5, [r7, #16]
 800682e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	6879      	ldr	r1, [r7, #4]
 8006836:	eb05 060a 	add.w	r6, r5, sl
 800683a:	42b3      	cmp	r3, r6
 800683c:	b085      	sub	sp, #20
 800683e:	bfb8      	it	lt
 8006840:	3101      	addlt	r1, #1
 8006842:	f7ff fedd 	bl	8006600 <_Balloc>
 8006846:	b930      	cbnz	r0, 8006856 <__multiply+0x42>
 8006848:	4602      	mov	r2, r0
 800684a:	4b41      	ldr	r3, [pc, #260]	@ (8006950 <__multiply+0x13c>)
 800684c:	4841      	ldr	r0, [pc, #260]	@ (8006954 <__multiply+0x140>)
 800684e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006852:	f000 fcdf 	bl	8007214 <__assert_func>
 8006856:	f100 0414 	add.w	r4, r0, #20
 800685a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800685e:	4623      	mov	r3, r4
 8006860:	2200      	movs	r2, #0
 8006862:	4573      	cmp	r3, lr
 8006864:	d320      	bcc.n	80068a8 <__multiply+0x94>
 8006866:	f107 0814 	add.w	r8, r7, #20
 800686a:	f109 0114 	add.w	r1, r9, #20
 800686e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006872:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006876:	9302      	str	r3, [sp, #8]
 8006878:	1beb      	subs	r3, r5, r7
 800687a:	3b15      	subs	r3, #21
 800687c:	f023 0303 	bic.w	r3, r3, #3
 8006880:	3304      	adds	r3, #4
 8006882:	3715      	adds	r7, #21
 8006884:	42bd      	cmp	r5, r7
 8006886:	bf38      	it	cc
 8006888:	2304      	movcc	r3, #4
 800688a:	9301      	str	r3, [sp, #4]
 800688c:	9b02      	ldr	r3, [sp, #8]
 800688e:	9103      	str	r1, [sp, #12]
 8006890:	428b      	cmp	r3, r1
 8006892:	d80c      	bhi.n	80068ae <__multiply+0x9a>
 8006894:	2e00      	cmp	r6, #0
 8006896:	dd03      	ble.n	80068a0 <__multiply+0x8c>
 8006898:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800689c:	2b00      	cmp	r3, #0
 800689e:	d055      	beq.n	800694c <__multiply+0x138>
 80068a0:	6106      	str	r6, [r0, #16]
 80068a2:	b005      	add	sp, #20
 80068a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068a8:	f843 2b04 	str.w	r2, [r3], #4
 80068ac:	e7d9      	b.n	8006862 <__multiply+0x4e>
 80068ae:	f8b1 a000 	ldrh.w	sl, [r1]
 80068b2:	f1ba 0f00 	cmp.w	sl, #0
 80068b6:	d01f      	beq.n	80068f8 <__multiply+0xe4>
 80068b8:	46c4      	mov	ip, r8
 80068ba:	46a1      	mov	r9, r4
 80068bc:	2700      	movs	r7, #0
 80068be:	f85c 2b04 	ldr.w	r2, [ip], #4
 80068c2:	f8d9 3000 	ldr.w	r3, [r9]
 80068c6:	fa1f fb82 	uxth.w	fp, r2
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	fb0a 330b 	mla	r3, sl, fp, r3
 80068d0:	443b      	add	r3, r7
 80068d2:	f8d9 7000 	ldr.w	r7, [r9]
 80068d6:	0c12      	lsrs	r2, r2, #16
 80068d8:	0c3f      	lsrs	r7, r7, #16
 80068da:	fb0a 7202 	mla	r2, sl, r2, r7
 80068de:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80068e2:	b29b      	uxth	r3, r3
 80068e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068e8:	4565      	cmp	r5, ip
 80068ea:	f849 3b04 	str.w	r3, [r9], #4
 80068ee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80068f2:	d8e4      	bhi.n	80068be <__multiply+0xaa>
 80068f4:	9b01      	ldr	r3, [sp, #4]
 80068f6:	50e7      	str	r7, [r4, r3]
 80068f8:	9b03      	ldr	r3, [sp, #12]
 80068fa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80068fe:	3104      	adds	r1, #4
 8006900:	f1b9 0f00 	cmp.w	r9, #0
 8006904:	d020      	beq.n	8006948 <__multiply+0x134>
 8006906:	6823      	ldr	r3, [r4, #0]
 8006908:	4647      	mov	r7, r8
 800690a:	46a4      	mov	ip, r4
 800690c:	f04f 0a00 	mov.w	sl, #0
 8006910:	f8b7 b000 	ldrh.w	fp, [r7]
 8006914:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006918:	fb09 220b 	mla	r2, r9, fp, r2
 800691c:	4452      	add	r2, sl
 800691e:	b29b      	uxth	r3, r3
 8006920:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006924:	f84c 3b04 	str.w	r3, [ip], #4
 8006928:	f857 3b04 	ldr.w	r3, [r7], #4
 800692c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006930:	f8bc 3000 	ldrh.w	r3, [ip]
 8006934:	fb09 330a 	mla	r3, r9, sl, r3
 8006938:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800693c:	42bd      	cmp	r5, r7
 800693e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006942:	d8e5      	bhi.n	8006910 <__multiply+0xfc>
 8006944:	9a01      	ldr	r2, [sp, #4]
 8006946:	50a3      	str	r3, [r4, r2]
 8006948:	3404      	adds	r4, #4
 800694a:	e79f      	b.n	800688c <__multiply+0x78>
 800694c:	3e01      	subs	r6, #1
 800694e:	e7a1      	b.n	8006894 <__multiply+0x80>
 8006950:	080081bf 	.word	0x080081bf
 8006954:	080081d0 	.word	0x080081d0

08006958 <__pow5mult>:
 8006958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800695c:	4615      	mov	r5, r2
 800695e:	f012 0203 	ands.w	r2, r2, #3
 8006962:	4607      	mov	r7, r0
 8006964:	460e      	mov	r6, r1
 8006966:	d007      	beq.n	8006978 <__pow5mult+0x20>
 8006968:	4c25      	ldr	r4, [pc, #148]	@ (8006a00 <__pow5mult+0xa8>)
 800696a:	3a01      	subs	r2, #1
 800696c:	2300      	movs	r3, #0
 800696e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006972:	f7ff fea7 	bl	80066c4 <__multadd>
 8006976:	4606      	mov	r6, r0
 8006978:	10ad      	asrs	r5, r5, #2
 800697a:	d03d      	beq.n	80069f8 <__pow5mult+0xa0>
 800697c:	69fc      	ldr	r4, [r7, #28]
 800697e:	b97c      	cbnz	r4, 80069a0 <__pow5mult+0x48>
 8006980:	2010      	movs	r0, #16
 8006982:	f7ff fd87 	bl	8006494 <malloc>
 8006986:	4602      	mov	r2, r0
 8006988:	61f8      	str	r0, [r7, #28]
 800698a:	b928      	cbnz	r0, 8006998 <__pow5mult+0x40>
 800698c:	4b1d      	ldr	r3, [pc, #116]	@ (8006a04 <__pow5mult+0xac>)
 800698e:	481e      	ldr	r0, [pc, #120]	@ (8006a08 <__pow5mult+0xb0>)
 8006990:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006994:	f000 fc3e 	bl	8007214 <__assert_func>
 8006998:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800699c:	6004      	str	r4, [r0, #0]
 800699e:	60c4      	str	r4, [r0, #12]
 80069a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80069a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80069a8:	b94c      	cbnz	r4, 80069be <__pow5mult+0x66>
 80069aa:	f240 2171 	movw	r1, #625	@ 0x271
 80069ae:	4638      	mov	r0, r7
 80069b0:	f7ff ff1a 	bl	80067e8 <__i2b>
 80069b4:	2300      	movs	r3, #0
 80069b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80069ba:	4604      	mov	r4, r0
 80069bc:	6003      	str	r3, [r0, #0]
 80069be:	f04f 0900 	mov.w	r9, #0
 80069c2:	07eb      	lsls	r3, r5, #31
 80069c4:	d50a      	bpl.n	80069dc <__pow5mult+0x84>
 80069c6:	4631      	mov	r1, r6
 80069c8:	4622      	mov	r2, r4
 80069ca:	4638      	mov	r0, r7
 80069cc:	f7ff ff22 	bl	8006814 <__multiply>
 80069d0:	4631      	mov	r1, r6
 80069d2:	4680      	mov	r8, r0
 80069d4:	4638      	mov	r0, r7
 80069d6:	f7ff fe53 	bl	8006680 <_Bfree>
 80069da:	4646      	mov	r6, r8
 80069dc:	106d      	asrs	r5, r5, #1
 80069de:	d00b      	beq.n	80069f8 <__pow5mult+0xa0>
 80069e0:	6820      	ldr	r0, [r4, #0]
 80069e2:	b938      	cbnz	r0, 80069f4 <__pow5mult+0x9c>
 80069e4:	4622      	mov	r2, r4
 80069e6:	4621      	mov	r1, r4
 80069e8:	4638      	mov	r0, r7
 80069ea:	f7ff ff13 	bl	8006814 <__multiply>
 80069ee:	6020      	str	r0, [r4, #0]
 80069f0:	f8c0 9000 	str.w	r9, [r0]
 80069f4:	4604      	mov	r4, r0
 80069f6:	e7e4      	b.n	80069c2 <__pow5mult+0x6a>
 80069f8:	4630      	mov	r0, r6
 80069fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069fe:	bf00      	nop
 8006a00:	08008280 	.word	0x08008280
 8006a04:	08008150 	.word	0x08008150
 8006a08:	080081d0 	.word	0x080081d0

08006a0c <__lshift>:
 8006a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a10:	460c      	mov	r4, r1
 8006a12:	6849      	ldr	r1, [r1, #4]
 8006a14:	6923      	ldr	r3, [r4, #16]
 8006a16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006a1a:	68a3      	ldr	r3, [r4, #8]
 8006a1c:	4607      	mov	r7, r0
 8006a1e:	4691      	mov	r9, r2
 8006a20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006a24:	f108 0601 	add.w	r6, r8, #1
 8006a28:	42b3      	cmp	r3, r6
 8006a2a:	db0b      	blt.n	8006a44 <__lshift+0x38>
 8006a2c:	4638      	mov	r0, r7
 8006a2e:	f7ff fde7 	bl	8006600 <_Balloc>
 8006a32:	4605      	mov	r5, r0
 8006a34:	b948      	cbnz	r0, 8006a4a <__lshift+0x3e>
 8006a36:	4602      	mov	r2, r0
 8006a38:	4b28      	ldr	r3, [pc, #160]	@ (8006adc <__lshift+0xd0>)
 8006a3a:	4829      	ldr	r0, [pc, #164]	@ (8006ae0 <__lshift+0xd4>)
 8006a3c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006a40:	f000 fbe8 	bl	8007214 <__assert_func>
 8006a44:	3101      	adds	r1, #1
 8006a46:	005b      	lsls	r3, r3, #1
 8006a48:	e7ee      	b.n	8006a28 <__lshift+0x1c>
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	f100 0114 	add.w	r1, r0, #20
 8006a50:	f100 0210 	add.w	r2, r0, #16
 8006a54:	4618      	mov	r0, r3
 8006a56:	4553      	cmp	r3, sl
 8006a58:	db33      	blt.n	8006ac2 <__lshift+0xb6>
 8006a5a:	6920      	ldr	r0, [r4, #16]
 8006a5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a60:	f104 0314 	add.w	r3, r4, #20
 8006a64:	f019 091f 	ands.w	r9, r9, #31
 8006a68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006a70:	d02b      	beq.n	8006aca <__lshift+0xbe>
 8006a72:	f1c9 0e20 	rsb	lr, r9, #32
 8006a76:	468a      	mov	sl, r1
 8006a78:	2200      	movs	r2, #0
 8006a7a:	6818      	ldr	r0, [r3, #0]
 8006a7c:	fa00 f009 	lsl.w	r0, r0, r9
 8006a80:	4310      	orrs	r0, r2
 8006a82:	f84a 0b04 	str.w	r0, [sl], #4
 8006a86:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a8a:	459c      	cmp	ip, r3
 8006a8c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006a90:	d8f3      	bhi.n	8006a7a <__lshift+0x6e>
 8006a92:	ebac 0304 	sub.w	r3, ip, r4
 8006a96:	3b15      	subs	r3, #21
 8006a98:	f023 0303 	bic.w	r3, r3, #3
 8006a9c:	3304      	adds	r3, #4
 8006a9e:	f104 0015 	add.w	r0, r4, #21
 8006aa2:	4560      	cmp	r0, ip
 8006aa4:	bf88      	it	hi
 8006aa6:	2304      	movhi	r3, #4
 8006aa8:	50ca      	str	r2, [r1, r3]
 8006aaa:	b10a      	cbz	r2, 8006ab0 <__lshift+0xa4>
 8006aac:	f108 0602 	add.w	r6, r8, #2
 8006ab0:	3e01      	subs	r6, #1
 8006ab2:	4638      	mov	r0, r7
 8006ab4:	612e      	str	r6, [r5, #16]
 8006ab6:	4621      	mov	r1, r4
 8006ab8:	f7ff fde2 	bl	8006680 <_Bfree>
 8006abc:	4628      	mov	r0, r5
 8006abe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ac2:	f842 0f04 	str.w	r0, [r2, #4]!
 8006ac6:	3301      	adds	r3, #1
 8006ac8:	e7c5      	b.n	8006a56 <__lshift+0x4a>
 8006aca:	3904      	subs	r1, #4
 8006acc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ad0:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ad4:	459c      	cmp	ip, r3
 8006ad6:	d8f9      	bhi.n	8006acc <__lshift+0xc0>
 8006ad8:	e7ea      	b.n	8006ab0 <__lshift+0xa4>
 8006ada:	bf00      	nop
 8006adc:	080081bf 	.word	0x080081bf
 8006ae0:	080081d0 	.word	0x080081d0

08006ae4 <__mcmp>:
 8006ae4:	690a      	ldr	r2, [r1, #16]
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	6900      	ldr	r0, [r0, #16]
 8006aea:	1a80      	subs	r0, r0, r2
 8006aec:	b530      	push	{r4, r5, lr}
 8006aee:	d10e      	bne.n	8006b0e <__mcmp+0x2a>
 8006af0:	3314      	adds	r3, #20
 8006af2:	3114      	adds	r1, #20
 8006af4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006af8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006afc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006b00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006b04:	4295      	cmp	r5, r2
 8006b06:	d003      	beq.n	8006b10 <__mcmp+0x2c>
 8006b08:	d205      	bcs.n	8006b16 <__mcmp+0x32>
 8006b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b0e:	bd30      	pop	{r4, r5, pc}
 8006b10:	42a3      	cmp	r3, r4
 8006b12:	d3f3      	bcc.n	8006afc <__mcmp+0x18>
 8006b14:	e7fb      	b.n	8006b0e <__mcmp+0x2a>
 8006b16:	2001      	movs	r0, #1
 8006b18:	e7f9      	b.n	8006b0e <__mcmp+0x2a>
	...

08006b1c <__mdiff>:
 8006b1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b20:	4689      	mov	r9, r1
 8006b22:	4606      	mov	r6, r0
 8006b24:	4611      	mov	r1, r2
 8006b26:	4648      	mov	r0, r9
 8006b28:	4614      	mov	r4, r2
 8006b2a:	f7ff ffdb 	bl	8006ae4 <__mcmp>
 8006b2e:	1e05      	subs	r5, r0, #0
 8006b30:	d112      	bne.n	8006b58 <__mdiff+0x3c>
 8006b32:	4629      	mov	r1, r5
 8006b34:	4630      	mov	r0, r6
 8006b36:	f7ff fd63 	bl	8006600 <_Balloc>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	b928      	cbnz	r0, 8006b4a <__mdiff+0x2e>
 8006b3e:	4b3f      	ldr	r3, [pc, #252]	@ (8006c3c <__mdiff+0x120>)
 8006b40:	f240 2137 	movw	r1, #567	@ 0x237
 8006b44:	483e      	ldr	r0, [pc, #248]	@ (8006c40 <__mdiff+0x124>)
 8006b46:	f000 fb65 	bl	8007214 <__assert_func>
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006b50:	4610      	mov	r0, r2
 8006b52:	b003      	add	sp, #12
 8006b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b58:	bfbc      	itt	lt
 8006b5a:	464b      	movlt	r3, r9
 8006b5c:	46a1      	movlt	r9, r4
 8006b5e:	4630      	mov	r0, r6
 8006b60:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006b64:	bfba      	itte	lt
 8006b66:	461c      	movlt	r4, r3
 8006b68:	2501      	movlt	r5, #1
 8006b6a:	2500      	movge	r5, #0
 8006b6c:	f7ff fd48 	bl	8006600 <_Balloc>
 8006b70:	4602      	mov	r2, r0
 8006b72:	b918      	cbnz	r0, 8006b7c <__mdiff+0x60>
 8006b74:	4b31      	ldr	r3, [pc, #196]	@ (8006c3c <__mdiff+0x120>)
 8006b76:	f240 2145 	movw	r1, #581	@ 0x245
 8006b7a:	e7e3      	b.n	8006b44 <__mdiff+0x28>
 8006b7c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006b80:	6926      	ldr	r6, [r4, #16]
 8006b82:	60c5      	str	r5, [r0, #12]
 8006b84:	f109 0310 	add.w	r3, r9, #16
 8006b88:	f109 0514 	add.w	r5, r9, #20
 8006b8c:	f104 0e14 	add.w	lr, r4, #20
 8006b90:	f100 0b14 	add.w	fp, r0, #20
 8006b94:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006b98:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006b9c:	9301      	str	r3, [sp, #4]
 8006b9e:	46d9      	mov	r9, fp
 8006ba0:	f04f 0c00 	mov.w	ip, #0
 8006ba4:	9b01      	ldr	r3, [sp, #4]
 8006ba6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006baa:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006bae:	9301      	str	r3, [sp, #4]
 8006bb0:	fa1f f38a 	uxth.w	r3, sl
 8006bb4:	4619      	mov	r1, r3
 8006bb6:	b283      	uxth	r3, r0
 8006bb8:	1acb      	subs	r3, r1, r3
 8006bba:	0c00      	lsrs	r0, r0, #16
 8006bbc:	4463      	add	r3, ip
 8006bbe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006bc2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006bcc:	4576      	cmp	r6, lr
 8006bce:	f849 3b04 	str.w	r3, [r9], #4
 8006bd2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006bd6:	d8e5      	bhi.n	8006ba4 <__mdiff+0x88>
 8006bd8:	1b33      	subs	r3, r6, r4
 8006bda:	3b15      	subs	r3, #21
 8006bdc:	f023 0303 	bic.w	r3, r3, #3
 8006be0:	3415      	adds	r4, #21
 8006be2:	3304      	adds	r3, #4
 8006be4:	42a6      	cmp	r6, r4
 8006be6:	bf38      	it	cc
 8006be8:	2304      	movcc	r3, #4
 8006bea:	441d      	add	r5, r3
 8006bec:	445b      	add	r3, fp
 8006bee:	461e      	mov	r6, r3
 8006bf0:	462c      	mov	r4, r5
 8006bf2:	4544      	cmp	r4, r8
 8006bf4:	d30e      	bcc.n	8006c14 <__mdiff+0xf8>
 8006bf6:	f108 0103 	add.w	r1, r8, #3
 8006bfa:	1b49      	subs	r1, r1, r5
 8006bfc:	f021 0103 	bic.w	r1, r1, #3
 8006c00:	3d03      	subs	r5, #3
 8006c02:	45a8      	cmp	r8, r5
 8006c04:	bf38      	it	cc
 8006c06:	2100      	movcc	r1, #0
 8006c08:	440b      	add	r3, r1
 8006c0a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006c0e:	b191      	cbz	r1, 8006c36 <__mdiff+0x11a>
 8006c10:	6117      	str	r7, [r2, #16]
 8006c12:	e79d      	b.n	8006b50 <__mdiff+0x34>
 8006c14:	f854 1b04 	ldr.w	r1, [r4], #4
 8006c18:	46e6      	mov	lr, ip
 8006c1a:	0c08      	lsrs	r0, r1, #16
 8006c1c:	fa1c fc81 	uxtah	ip, ip, r1
 8006c20:	4471      	add	r1, lr
 8006c22:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006c26:	b289      	uxth	r1, r1
 8006c28:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006c2c:	f846 1b04 	str.w	r1, [r6], #4
 8006c30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006c34:	e7dd      	b.n	8006bf2 <__mdiff+0xd6>
 8006c36:	3f01      	subs	r7, #1
 8006c38:	e7e7      	b.n	8006c0a <__mdiff+0xee>
 8006c3a:	bf00      	nop
 8006c3c:	080081bf 	.word	0x080081bf
 8006c40:	080081d0 	.word	0x080081d0

08006c44 <__d2b>:
 8006c44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c48:	460f      	mov	r7, r1
 8006c4a:	2101      	movs	r1, #1
 8006c4c:	ec59 8b10 	vmov	r8, r9, d0
 8006c50:	4616      	mov	r6, r2
 8006c52:	f7ff fcd5 	bl	8006600 <_Balloc>
 8006c56:	4604      	mov	r4, r0
 8006c58:	b930      	cbnz	r0, 8006c68 <__d2b+0x24>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	4b23      	ldr	r3, [pc, #140]	@ (8006cec <__d2b+0xa8>)
 8006c5e:	4824      	ldr	r0, [pc, #144]	@ (8006cf0 <__d2b+0xac>)
 8006c60:	f240 310f 	movw	r1, #783	@ 0x30f
 8006c64:	f000 fad6 	bl	8007214 <__assert_func>
 8006c68:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006c6c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c70:	b10d      	cbz	r5, 8006c76 <__d2b+0x32>
 8006c72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c76:	9301      	str	r3, [sp, #4]
 8006c78:	f1b8 0300 	subs.w	r3, r8, #0
 8006c7c:	d023      	beq.n	8006cc6 <__d2b+0x82>
 8006c7e:	4668      	mov	r0, sp
 8006c80:	9300      	str	r3, [sp, #0]
 8006c82:	f7ff fd84 	bl	800678e <__lo0bits>
 8006c86:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006c8a:	b1d0      	cbz	r0, 8006cc2 <__d2b+0x7e>
 8006c8c:	f1c0 0320 	rsb	r3, r0, #32
 8006c90:	fa02 f303 	lsl.w	r3, r2, r3
 8006c94:	430b      	orrs	r3, r1
 8006c96:	40c2      	lsrs	r2, r0
 8006c98:	6163      	str	r3, [r4, #20]
 8006c9a:	9201      	str	r2, [sp, #4]
 8006c9c:	9b01      	ldr	r3, [sp, #4]
 8006c9e:	61a3      	str	r3, [r4, #24]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	bf0c      	ite	eq
 8006ca4:	2201      	moveq	r2, #1
 8006ca6:	2202      	movne	r2, #2
 8006ca8:	6122      	str	r2, [r4, #16]
 8006caa:	b1a5      	cbz	r5, 8006cd6 <__d2b+0x92>
 8006cac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006cb0:	4405      	add	r5, r0
 8006cb2:	603d      	str	r5, [r7, #0]
 8006cb4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006cb8:	6030      	str	r0, [r6, #0]
 8006cba:	4620      	mov	r0, r4
 8006cbc:	b003      	add	sp, #12
 8006cbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006cc2:	6161      	str	r1, [r4, #20]
 8006cc4:	e7ea      	b.n	8006c9c <__d2b+0x58>
 8006cc6:	a801      	add	r0, sp, #4
 8006cc8:	f7ff fd61 	bl	800678e <__lo0bits>
 8006ccc:	9b01      	ldr	r3, [sp, #4]
 8006cce:	6163      	str	r3, [r4, #20]
 8006cd0:	3020      	adds	r0, #32
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	e7e8      	b.n	8006ca8 <__d2b+0x64>
 8006cd6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006cda:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006cde:	6038      	str	r0, [r7, #0]
 8006ce0:	6918      	ldr	r0, [r3, #16]
 8006ce2:	f7ff fd35 	bl	8006750 <__hi0bits>
 8006ce6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006cea:	e7e5      	b.n	8006cb8 <__d2b+0x74>
 8006cec:	080081bf 	.word	0x080081bf
 8006cf0:	080081d0 	.word	0x080081d0

08006cf4 <__sfputc_r>:
 8006cf4:	6893      	ldr	r3, [r2, #8]
 8006cf6:	3b01      	subs	r3, #1
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	b410      	push	{r4}
 8006cfc:	6093      	str	r3, [r2, #8]
 8006cfe:	da08      	bge.n	8006d12 <__sfputc_r+0x1e>
 8006d00:	6994      	ldr	r4, [r2, #24]
 8006d02:	42a3      	cmp	r3, r4
 8006d04:	db01      	blt.n	8006d0a <__sfputc_r+0x16>
 8006d06:	290a      	cmp	r1, #10
 8006d08:	d103      	bne.n	8006d12 <__sfputc_r+0x1e>
 8006d0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d0e:	f7fe bc0a 	b.w	8005526 <__swbuf_r>
 8006d12:	6813      	ldr	r3, [r2, #0]
 8006d14:	1c58      	adds	r0, r3, #1
 8006d16:	6010      	str	r0, [r2, #0]
 8006d18:	7019      	strb	r1, [r3, #0]
 8006d1a:	4608      	mov	r0, r1
 8006d1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d20:	4770      	bx	lr

08006d22 <__sfputs_r>:
 8006d22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d24:	4606      	mov	r6, r0
 8006d26:	460f      	mov	r7, r1
 8006d28:	4614      	mov	r4, r2
 8006d2a:	18d5      	adds	r5, r2, r3
 8006d2c:	42ac      	cmp	r4, r5
 8006d2e:	d101      	bne.n	8006d34 <__sfputs_r+0x12>
 8006d30:	2000      	movs	r0, #0
 8006d32:	e007      	b.n	8006d44 <__sfputs_r+0x22>
 8006d34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d38:	463a      	mov	r2, r7
 8006d3a:	4630      	mov	r0, r6
 8006d3c:	f7ff ffda 	bl	8006cf4 <__sfputc_r>
 8006d40:	1c43      	adds	r3, r0, #1
 8006d42:	d1f3      	bne.n	8006d2c <__sfputs_r+0xa>
 8006d44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d48 <_vfiprintf_r>:
 8006d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d4c:	460d      	mov	r5, r1
 8006d4e:	b09d      	sub	sp, #116	@ 0x74
 8006d50:	4614      	mov	r4, r2
 8006d52:	4698      	mov	r8, r3
 8006d54:	4606      	mov	r6, r0
 8006d56:	b118      	cbz	r0, 8006d60 <_vfiprintf_r+0x18>
 8006d58:	6a03      	ldr	r3, [r0, #32]
 8006d5a:	b90b      	cbnz	r3, 8006d60 <_vfiprintf_r+0x18>
 8006d5c:	f7fe fafa 	bl	8005354 <__sinit>
 8006d60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d62:	07d9      	lsls	r1, r3, #31
 8006d64:	d405      	bmi.n	8006d72 <_vfiprintf_r+0x2a>
 8006d66:	89ab      	ldrh	r3, [r5, #12]
 8006d68:	059a      	lsls	r2, r3, #22
 8006d6a:	d402      	bmi.n	8006d72 <_vfiprintf_r+0x2a>
 8006d6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d6e:	f7fe fcec 	bl	800574a <__retarget_lock_acquire_recursive>
 8006d72:	89ab      	ldrh	r3, [r5, #12]
 8006d74:	071b      	lsls	r3, r3, #28
 8006d76:	d501      	bpl.n	8006d7c <_vfiprintf_r+0x34>
 8006d78:	692b      	ldr	r3, [r5, #16]
 8006d7a:	b99b      	cbnz	r3, 8006da4 <_vfiprintf_r+0x5c>
 8006d7c:	4629      	mov	r1, r5
 8006d7e:	4630      	mov	r0, r6
 8006d80:	f7fe fc10 	bl	80055a4 <__swsetup_r>
 8006d84:	b170      	cbz	r0, 8006da4 <_vfiprintf_r+0x5c>
 8006d86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d88:	07dc      	lsls	r4, r3, #31
 8006d8a:	d504      	bpl.n	8006d96 <_vfiprintf_r+0x4e>
 8006d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d90:	b01d      	add	sp, #116	@ 0x74
 8006d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d96:	89ab      	ldrh	r3, [r5, #12]
 8006d98:	0598      	lsls	r0, r3, #22
 8006d9a:	d4f7      	bmi.n	8006d8c <_vfiprintf_r+0x44>
 8006d9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d9e:	f7fe fcd5 	bl	800574c <__retarget_lock_release_recursive>
 8006da2:	e7f3      	b.n	8006d8c <_vfiprintf_r+0x44>
 8006da4:	2300      	movs	r3, #0
 8006da6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006da8:	2320      	movs	r3, #32
 8006daa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006dae:	f8cd 800c 	str.w	r8, [sp, #12]
 8006db2:	2330      	movs	r3, #48	@ 0x30
 8006db4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006f64 <_vfiprintf_r+0x21c>
 8006db8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006dbc:	f04f 0901 	mov.w	r9, #1
 8006dc0:	4623      	mov	r3, r4
 8006dc2:	469a      	mov	sl, r3
 8006dc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006dc8:	b10a      	cbz	r2, 8006dce <_vfiprintf_r+0x86>
 8006dca:	2a25      	cmp	r2, #37	@ 0x25
 8006dcc:	d1f9      	bne.n	8006dc2 <_vfiprintf_r+0x7a>
 8006dce:	ebba 0b04 	subs.w	fp, sl, r4
 8006dd2:	d00b      	beq.n	8006dec <_vfiprintf_r+0xa4>
 8006dd4:	465b      	mov	r3, fp
 8006dd6:	4622      	mov	r2, r4
 8006dd8:	4629      	mov	r1, r5
 8006dda:	4630      	mov	r0, r6
 8006ddc:	f7ff ffa1 	bl	8006d22 <__sfputs_r>
 8006de0:	3001      	adds	r0, #1
 8006de2:	f000 80a7 	beq.w	8006f34 <_vfiprintf_r+0x1ec>
 8006de6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006de8:	445a      	add	r2, fp
 8006dea:	9209      	str	r2, [sp, #36]	@ 0x24
 8006dec:	f89a 3000 	ldrb.w	r3, [sl]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	f000 809f 	beq.w	8006f34 <_vfiprintf_r+0x1ec>
 8006df6:	2300      	movs	r3, #0
 8006df8:	f04f 32ff 	mov.w	r2, #4294967295
 8006dfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e00:	f10a 0a01 	add.w	sl, sl, #1
 8006e04:	9304      	str	r3, [sp, #16]
 8006e06:	9307      	str	r3, [sp, #28]
 8006e08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006e0c:	931a      	str	r3, [sp, #104]	@ 0x68
 8006e0e:	4654      	mov	r4, sl
 8006e10:	2205      	movs	r2, #5
 8006e12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e16:	4853      	ldr	r0, [pc, #332]	@ (8006f64 <_vfiprintf_r+0x21c>)
 8006e18:	f7f9 f9da 	bl	80001d0 <memchr>
 8006e1c:	9a04      	ldr	r2, [sp, #16]
 8006e1e:	b9d8      	cbnz	r0, 8006e58 <_vfiprintf_r+0x110>
 8006e20:	06d1      	lsls	r1, r2, #27
 8006e22:	bf44      	itt	mi
 8006e24:	2320      	movmi	r3, #32
 8006e26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e2a:	0713      	lsls	r3, r2, #28
 8006e2c:	bf44      	itt	mi
 8006e2e:	232b      	movmi	r3, #43	@ 0x2b
 8006e30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e34:	f89a 3000 	ldrb.w	r3, [sl]
 8006e38:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e3a:	d015      	beq.n	8006e68 <_vfiprintf_r+0x120>
 8006e3c:	9a07      	ldr	r2, [sp, #28]
 8006e3e:	4654      	mov	r4, sl
 8006e40:	2000      	movs	r0, #0
 8006e42:	f04f 0c0a 	mov.w	ip, #10
 8006e46:	4621      	mov	r1, r4
 8006e48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e4c:	3b30      	subs	r3, #48	@ 0x30
 8006e4e:	2b09      	cmp	r3, #9
 8006e50:	d94b      	bls.n	8006eea <_vfiprintf_r+0x1a2>
 8006e52:	b1b0      	cbz	r0, 8006e82 <_vfiprintf_r+0x13a>
 8006e54:	9207      	str	r2, [sp, #28]
 8006e56:	e014      	b.n	8006e82 <_vfiprintf_r+0x13a>
 8006e58:	eba0 0308 	sub.w	r3, r0, r8
 8006e5c:	fa09 f303 	lsl.w	r3, r9, r3
 8006e60:	4313      	orrs	r3, r2
 8006e62:	9304      	str	r3, [sp, #16]
 8006e64:	46a2      	mov	sl, r4
 8006e66:	e7d2      	b.n	8006e0e <_vfiprintf_r+0xc6>
 8006e68:	9b03      	ldr	r3, [sp, #12]
 8006e6a:	1d19      	adds	r1, r3, #4
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	9103      	str	r1, [sp, #12]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	bfbb      	ittet	lt
 8006e74:	425b      	neglt	r3, r3
 8006e76:	f042 0202 	orrlt.w	r2, r2, #2
 8006e7a:	9307      	strge	r3, [sp, #28]
 8006e7c:	9307      	strlt	r3, [sp, #28]
 8006e7e:	bfb8      	it	lt
 8006e80:	9204      	strlt	r2, [sp, #16]
 8006e82:	7823      	ldrb	r3, [r4, #0]
 8006e84:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e86:	d10a      	bne.n	8006e9e <_vfiprintf_r+0x156>
 8006e88:	7863      	ldrb	r3, [r4, #1]
 8006e8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e8c:	d132      	bne.n	8006ef4 <_vfiprintf_r+0x1ac>
 8006e8e:	9b03      	ldr	r3, [sp, #12]
 8006e90:	1d1a      	adds	r2, r3, #4
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	9203      	str	r2, [sp, #12]
 8006e96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006e9a:	3402      	adds	r4, #2
 8006e9c:	9305      	str	r3, [sp, #20]
 8006e9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006f74 <_vfiprintf_r+0x22c>
 8006ea2:	7821      	ldrb	r1, [r4, #0]
 8006ea4:	2203      	movs	r2, #3
 8006ea6:	4650      	mov	r0, sl
 8006ea8:	f7f9 f992 	bl	80001d0 <memchr>
 8006eac:	b138      	cbz	r0, 8006ebe <_vfiprintf_r+0x176>
 8006eae:	9b04      	ldr	r3, [sp, #16]
 8006eb0:	eba0 000a 	sub.w	r0, r0, sl
 8006eb4:	2240      	movs	r2, #64	@ 0x40
 8006eb6:	4082      	lsls	r2, r0
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	3401      	adds	r4, #1
 8006ebc:	9304      	str	r3, [sp, #16]
 8006ebe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ec2:	4829      	ldr	r0, [pc, #164]	@ (8006f68 <_vfiprintf_r+0x220>)
 8006ec4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ec8:	2206      	movs	r2, #6
 8006eca:	f7f9 f981 	bl	80001d0 <memchr>
 8006ece:	2800      	cmp	r0, #0
 8006ed0:	d03f      	beq.n	8006f52 <_vfiprintf_r+0x20a>
 8006ed2:	4b26      	ldr	r3, [pc, #152]	@ (8006f6c <_vfiprintf_r+0x224>)
 8006ed4:	bb1b      	cbnz	r3, 8006f1e <_vfiprintf_r+0x1d6>
 8006ed6:	9b03      	ldr	r3, [sp, #12]
 8006ed8:	3307      	adds	r3, #7
 8006eda:	f023 0307 	bic.w	r3, r3, #7
 8006ede:	3308      	adds	r3, #8
 8006ee0:	9303      	str	r3, [sp, #12]
 8006ee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ee4:	443b      	add	r3, r7
 8006ee6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ee8:	e76a      	b.n	8006dc0 <_vfiprintf_r+0x78>
 8006eea:	fb0c 3202 	mla	r2, ip, r2, r3
 8006eee:	460c      	mov	r4, r1
 8006ef0:	2001      	movs	r0, #1
 8006ef2:	e7a8      	b.n	8006e46 <_vfiprintf_r+0xfe>
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	3401      	adds	r4, #1
 8006ef8:	9305      	str	r3, [sp, #20]
 8006efa:	4619      	mov	r1, r3
 8006efc:	f04f 0c0a 	mov.w	ip, #10
 8006f00:	4620      	mov	r0, r4
 8006f02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f06:	3a30      	subs	r2, #48	@ 0x30
 8006f08:	2a09      	cmp	r2, #9
 8006f0a:	d903      	bls.n	8006f14 <_vfiprintf_r+0x1cc>
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d0c6      	beq.n	8006e9e <_vfiprintf_r+0x156>
 8006f10:	9105      	str	r1, [sp, #20]
 8006f12:	e7c4      	b.n	8006e9e <_vfiprintf_r+0x156>
 8006f14:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f18:	4604      	mov	r4, r0
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	e7f0      	b.n	8006f00 <_vfiprintf_r+0x1b8>
 8006f1e:	ab03      	add	r3, sp, #12
 8006f20:	9300      	str	r3, [sp, #0]
 8006f22:	462a      	mov	r2, r5
 8006f24:	4b12      	ldr	r3, [pc, #72]	@ (8006f70 <_vfiprintf_r+0x228>)
 8006f26:	a904      	add	r1, sp, #16
 8006f28:	4630      	mov	r0, r6
 8006f2a:	f7fd fdd1 	bl	8004ad0 <_printf_float>
 8006f2e:	4607      	mov	r7, r0
 8006f30:	1c78      	adds	r0, r7, #1
 8006f32:	d1d6      	bne.n	8006ee2 <_vfiprintf_r+0x19a>
 8006f34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006f36:	07d9      	lsls	r1, r3, #31
 8006f38:	d405      	bmi.n	8006f46 <_vfiprintf_r+0x1fe>
 8006f3a:	89ab      	ldrh	r3, [r5, #12]
 8006f3c:	059a      	lsls	r2, r3, #22
 8006f3e:	d402      	bmi.n	8006f46 <_vfiprintf_r+0x1fe>
 8006f40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f42:	f7fe fc03 	bl	800574c <__retarget_lock_release_recursive>
 8006f46:	89ab      	ldrh	r3, [r5, #12]
 8006f48:	065b      	lsls	r3, r3, #25
 8006f4a:	f53f af1f 	bmi.w	8006d8c <_vfiprintf_r+0x44>
 8006f4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f50:	e71e      	b.n	8006d90 <_vfiprintf_r+0x48>
 8006f52:	ab03      	add	r3, sp, #12
 8006f54:	9300      	str	r3, [sp, #0]
 8006f56:	462a      	mov	r2, r5
 8006f58:	4b05      	ldr	r3, [pc, #20]	@ (8006f70 <_vfiprintf_r+0x228>)
 8006f5a:	a904      	add	r1, sp, #16
 8006f5c:	4630      	mov	r0, r6
 8006f5e:	f7fe f84f 	bl	8005000 <_printf_i>
 8006f62:	e7e4      	b.n	8006f2e <_vfiprintf_r+0x1e6>
 8006f64:	08008229 	.word	0x08008229
 8006f68:	08008233 	.word	0x08008233
 8006f6c:	08004ad1 	.word	0x08004ad1
 8006f70:	08006d23 	.word	0x08006d23
 8006f74:	0800822f 	.word	0x0800822f

08006f78 <__sflush_r>:
 8006f78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f80:	0716      	lsls	r6, r2, #28
 8006f82:	4605      	mov	r5, r0
 8006f84:	460c      	mov	r4, r1
 8006f86:	d454      	bmi.n	8007032 <__sflush_r+0xba>
 8006f88:	684b      	ldr	r3, [r1, #4]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	dc02      	bgt.n	8006f94 <__sflush_r+0x1c>
 8006f8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	dd48      	ble.n	8007026 <__sflush_r+0xae>
 8006f94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f96:	2e00      	cmp	r6, #0
 8006f98:	d045      	beq.n	8007026 <__sflush_r+0xae>
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006fa0:	682f      	ldr	r7, [r5, #0]
 8006fa2:	6a21      	ldr	r1, [r4, #32]
 8006fa4:	602b      	str	r3, [r5, #0]
 8006fa6:	d030      	beq.n	800700a <__sflush_r+0x92>
 8006fa8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006faa:	89a3      	ldrh	r3, [r4, #12]
 8006fac:	0759      	lsls	r1, r3, #29
 8006fae:	d505      	bpl.n	8006fbc <__sflush_r+0x44>
 8006fb0:	6863      	ldr	r3, [r4, #4]
 8006fb2:	1ad2      	subs	r2, r2, r3
 8006fb4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006fb6:	b10b      	cbz	r3, 8006fbc <__sflush_r+0x44>
 8006fb8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006fba:	1ad2      	subs	r2, r2, r3
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006fc0:	6a21      	ldr	r1, [r4, #32]
 8006fc2:	4628      	mov	r0, r5
 8006fc4:	47b0      	blx	r6
 8006fc6:	1c43      	adds	r3, r0, #1
 8006fc8:	89a3      	ldrh	r3, [r4, #12]
 8006fca:	d106      	bne.n	8006fda <__sflush_r+0x62>
 8006fcc:	6829      	ldr	r1, [r5, #0]
 8006fce:	291d      	cmp	r1, #29
 8006fd0:	d82b      	bhi.n	800702a <__sflush_r+0xb2>
 8006fd2:	4a2a      	ldr	r2, [pc, #168]	@ (800707c <__sflush_r+0x104>)
 8006fd4:	40ca      	lsrs	r2, r1
 8006fd6:	07d6      	lsls	r6, r2, #31
 8006fd8:	d527      	bpl.n	800702a <__sflush_r+0xb2>
 8006fda:	2200      	movs	r2, #0
 8006fdc:	6062      	str	r2, [r4, #4]
 8006fde:	04d9      	lsls	r1, r3, #19
 8006fe0:	6922      	ldr	r2, [r4, #16]
 8006fe2:	6022      	str	r2, [r4, #0]
 8006fe4:	d504      	bpl.n	8006ff0 <__sflush_r+0x78>
 8006fe6:	1c42      	adds	r2, r0, #1
 8006fe8:	d101      	bne.n	8006fee <__sflush_r+0x76>
 8006fea:	682b      	ldr	r3, [r5, #0]
 8006fec:	b903      	cbnz	r3, 8006ff0 <__sflush_r+0x78>
 8006fee:	6560      	str	r0, [r4, #84]	@ 0x54
 8006ff0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ff2:	602f      	str	r7, [r5, #0]
 8006ff4:	b1b9      	cbz	r1, 8007026 <__sflush_r+0xae>
 8006ff6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ffa:	4299      	cmp	r1, r3
 8006ffc:	d002      	beq.n	8007004 <__sflush_r+0x8c>
 8006ffe:	4628      	mov	r0, r5
 8007000:	f7ff f9fe 	bl	8006400 <_free_r>
 8007004:	2300      	movs	r3, #0
 8007006:	6363      	str	r3, [r4, #52]	@ 0x34
 8007008:	e00d      	b.n	8007026 <__sflush_r+0xae>
 800700a:	2301      	movs	r3, #1
 800700c:	4628      	mov	r0, r5
 800700e:	47b0      	blx	r6
 8007010:	4602      	mov	r2, r0
 8007012:	1c50      	adds	r0, r2, #1
 8007014:	d1c9      	bne.n	8006faa <__sflush_r+0x32>
 8007016:	682b      	ldr	r3, [r5, #0]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d0c6      	beq.n	8006faa <__sflush_r+0x32>
 800701c:	2b1d      	cmp	r3, #29
 800701e:	d001      	beq.n	8007024 <__sflush_r+0xac>
 8007020:	2b16      	cmp	r3, #22
 8007022:	d11e      	bne.n	8007062 <__sflush_r+0xea>
 8007024:	602f      	str	r7, [r5, #0]
 8007026:	2000      	movs	r0, #0
 8007028:	e022      	b.n	8007070 <__sflush_r+0xf8>
 800702a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800702e:	b21b      	sxth	r3, r3
 8007030:	e01b      	b.n	800706a <__sflush_r+0xf2>
 8007032:	690f      	ldr	r7, [r1, #16]
 8007034:	2f00      	cmp	r7, #0
 8007036:	d0f6      	beq.n	8007026 <__sflush_r+0xae>
 8007038:	0793      	lsls	r3, r2, #30
 800703a:	680e      	ldr	r6, [r1, #0]
 800703c:	bf08      	it	eq
 800703e:	694b      	ldreq	r3, [r1, #20]
 8007040:	600f      	str	r7, [r1, #0]
 8007042:	bf18      	it	ne
 8007044:	2300      	movne	r3, #0
 8007046:	eba6 0807 	sub.w	r8, r6, r7
 800704a:	608b      	str	r3, [r1, #8]
 800704c:	f1b8 0f00 	cmp.w	r8, #0
 8007050:	dde9      	ble.n	8007026 <__sflush_r+0xae>
 8007052:	6a21      	ldr	r1, [r4, #32]
 8007054:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007056:	4643      	mov	r3, r8
 8007058:	463a      	mov	r2, r7
 800705a:	4628      	mov	r0, r5
 800705c:	47b0      	blx	r6
 800705e:	2800      	cmp	r0, #0
 8007060:	dc08      	bgt.n	8007074 <__sflush_r+0xfc>
 8007062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007066:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800706a:	81a3      	strh	r3, [r4, #12]
 800706c:	f04f 30ff 	mov.w	r0, #4294967295
 8007070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007074:	4407      	add	r7, r0
 8007076:	eba8 0800 	sub.w	r8, r8, r0
 800707a:	e7e7      	b.n	800704c <__sflush_r+0xd4>
 800707c:	20400001 	.word	0x20400001

08007080 <_fflush_r>:
 8007080:	b538      	push	{r3, r4, r5, lr}
 8007082:	690b      	ldr	r3, [r1, #16]
 8007084:	4605      	mov	r5, r0
 8007086:	460c      	mov	r4, r1
 8007088:	b913      	cbnz	r3, 8007090 <_fflush_r+0x10>
 800708a:	2500      	movs	r5, #0
 800708c:	4628      	mov	r0, r5
 800708e:	bd38      	pop	{r3, r4, r5, pc}
 8007090:	b118      	cbz	r0, 800709a <_fflush_r+0x1a>
 8007092:	6a03      	ldr	r3, [r0, #32]
 8007094:	b90b      	cbnz	r3, 800709a <_fflush_r+0x1a>
 8007096:	f7fe f95d 	bl	8005354 <__sinit>
 800709a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d0f3      	beq.n	800708a <_fflush_r+0xa>
 80070a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80070a4:	07d0      	lsls	r0, r2, #31
 80070a6:	d404      	bmi.n	80070b2 <_fflush_r+0x32>
 80070a8:	0599      	lsls	r1, r3, #22
 80070aa:	d402      	bmi.n	80070b2 <_fflush_r+0x32>
 80070ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070ae:	f7fe fb4c 	bl	800574a <__retarget_lock_acquire_recursive>
 80070b2:	4628      	mov	r0, r5
 80070b4:	4621      	mov	r1, r4
 80070b6:	f7ff ff5f 	bl	8006f78 <__sflush_r>
 80070ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80070bc:	07da      	lsls	r2, r3, #31
 80070be:	4605      	mov	r5, r0
 80070c0:	d4e4      	bmi.n	800708c <_fflush_r+0xc>
 80070c2:	89a3      	ldrh	r3, [r4, #12]
 80070c4:	059b      	lsls	r3, r3, #22
 80070c6:	d4e1      	bmi.n	800708c <_fflush_r+0xc>
 80070c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070ca:	f7fe fb3f 	bl	800574c <__retarget_lock_release_recursive>
 80070ce:	e7dd      	b.n	800708c <_fflush_r+0xc>

080070d0 <__swhatbuf_r>:
 80070d0:	b570      	push	{r4, r5, r6, lr}
 80070d2:	460c      	mov	r4, r1
 80070d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070d8:	2900      	cmp	r1, #0
 80070da:	b096      	sub	sp, #88	@ 0x58
 80070dc:	4615      	mov	r5, r2
 80070de:	461e      	mov	r6, r3
 80070e0:	da0d      	bge.n	80070fe <__swhatbuf_r+0x2e>
 80070e2:	89a3      	ldrh	r3, [r4, #12]
 80070e4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80070e8:	f04f 0100 	mov.w	r1, #0
 80070ec:	bf14      	ite	ne
 80070ee:	2340      	movne	r3, #64	@ 0x40
 80070f0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80070f4:	2000      	movs	r0, #0
 80070f6:	6031      	str	r1, [r6, #0]
 80070f8:	602b      	str	r3, [r5, #0]
 80070fa:	b016      	add	sp, #88	@ 0x58
 80070fc:	bd70      	pop	{r4, r5, r6, pc}
 80070fe:	466a      	mov	r2, sp
 8007100:	f000 f848 	bl	8007194 <_fstat_r>
 8007104:	2800      	cmp	r0, #0
 8007106:	dbec      	blt.n	80070e2 <__swhatbuf_r+0x12>
 8007108:	9901      	ldr	r1, [sp, #4]
 800710a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800710e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007112:	4259      	negs	r1, r3
 8007114:	4159      	adcs	r1, r3
 8007116:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800711a:	e7eb      	b.n	80070f4 <__swhatbuf_r+0x24>

0800711c <__smakebuf_r>:
 800711c:	898b      	ldrh	r3, [r1, #12]
 800711e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007120:	079d      	lsls	r5, r3, #30
 8007122:	4606      	mov	r6, r0
 8007124:	460c      	mov	r4, r1
 8007126:	d507      	bpl.n	8007138 <__smakebuf_r+0x1c>
 8007128:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800712c:	6023      	str	r3, [r4, #0]
 800712e:	6123      	str	r3, [r4, #16]
 8007130:	2301      	movs	r3, #1
 8007132:	6163      	str	r3, [r4, #20]
 8007134:	b003      	add	sp, #12
 8007136:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007138:	ab01      	add	r3, sp, #4
 800713a:	466a      	mov	r2, sp
 800713c:	f7ff ffc8 	bl	80070d0 <__swhatbuf_r>
 8007140:	9f00      	ldr	r7, [sp, #0]
 8007142:	4605      	mov	r5, r0
 8007144:	4639      	mov	r1, r7
 8007146:	4630      	mov	r0, r6
 8007148:	f7ff f9ce 	bl	80064e8 <_malloc_r>
 800714c:	b948      	cbnz	r0, 8007162 <__smakebuf_r+0x46>
 800714e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007152:	059a      	lsls	r2, r3, #22
 8007154:	d4ee      	bmi.n	8007134 <__smakebuf_r+0x18>
 8007156:	f023 0303 	bic.w	r3, r3, #3
 800715a:	f043 0302 	orr.w	r3, r3, #2
 800715e:	81a3      	strh	r3, [r4, #12]
 8007160:	e7e2      	b.n	8007128 <__smakebuf_r+0xc>
 8007162:	89a3      	ldrh	r3, [r4, #12]
 8007164:	6020      	str	r0, [r4, #0]
 8007166:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800716a:	81a3      	strh	r3, [r4, #12]
 800716c:	9b01      	ldr	r3, [sp, #4]
 800716e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007172:	b15b      	cbz	r3, 800718c <__smakebuf_r+0x70>
 8007174:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007178:	4630      	mov	r0, r6
 800717a:	f000 f81d 	bl	80071b8 <_isatty_r>
 800717e:	b128      	cbz	r0, 800718c <__smakebuf_r+0x70>
 8007180:	89a3      	ldrh	r3, [r4, #12]
 8007182:	f023 0303 	bic.w	r3, r3, #3
 8007186:	f043 0301 	orr.w	r3, r3, #1
 800718a:	81a3      	strh	r3, [r4, #12]
 800718c:	89a3      	ldrh	r3, [r4, #12]
 800718e:	431d      	orrs	r5, r3
 8007190:	81a5      	strh	r5, [r4, #12]
 8007192:	e7cf      	b.n	8007134 <__smakebuf_r+0x18>

08007194 <_fstat_r>:
 8007194:	b538      	push	{r3, r4, r5, lr}
 8007196:	4d07      	ldr	r5, [pc, #28]	@ (80071b4 <_fstat_r+0x20>)
 8007198:	2300      	movs	r3, #0
 800719a:	4604      	mov	r4, r0
 800719c:	4608      	mov	r0, r1
 800719e:	4611      	mov	r1, r2
 80071a0:	602b      	str	r3, [r5, #0]
 80071a2:	f7fb f973 	bl	800248c <_fstat>
 80071a6:	1c43      	adds	r3, r0, #1
 80071a8:	d102      	bne.n	80071b0 <_fstat_r+0x1c>
 80071aa:	682b      	ldr	r3, [r5, #0]
 80071ac:	b103      	cbz	r3, 80071b0 <_fstat_r+0x1c>
 80071ae:	6023      	str	r3, [r4, #0]
 80071b0:	bd38      	pop	{r3, r4, r5, pc}
 80071b2:	bf00      	nop
 80071b4:	20000410 	.word	0x20000410

080071b8 <_isatty_r>:
 80071b8:	b538      	push	{r3, r4, r5, lr}
 80071ba:	4d06      	ldr	r5, [pc, #24]	@ (80071d4 <_isatty_r+0x1c>)
 80071bc:	2300      	movs	r3, #0
 80071be:	4604      	mov	r4, r0
 80071c0:	4608      	mov	r0, r1
 80071c2:	602b      	str	r3, [r5, #0]
 80071c4:	f7fb f972 	bl	80024ac <_isatty>
 80071c8:	1c43      	adds	r3, r0, #1
 80071ca:	d102      	bne.n	80071d2 <_isatty_r+0x1a>
 80071cc:	682b      	ldr	r3, [r5, #0]
 80071ce:	b103      	cbz	r3, 80071d2 <_isatty_r+0x1a>
 80071d0:	6023      	str	r3, [r4, #0]
 80071d2:	bd38      	pop	{r3, r4, r5, pc}
 80071d4:	20000410 	.word	0x20000410

080071d8 <_sbrk_r>:
 80071d8:	b538      	push	{r3, r4, r5, lr}
 80071da:	4d06      	ldr	r5, [pc, #24]	@ (80071f4 <_sbrk_r+0x1c>)
 80071dc:	2300      	movs	r3, #0
 80071de:	4604      	mov	r4, r0
 80071e0:	4608      	mov	r0, r1
 80071e2:	602b      	str	r3, [r5, #0]
 80071e4:	f7fb f97a 	bl	80024dc <_sbrk>
 80071e8:	1c43      	adds	r3, r0, #1
 80071ea:	d102      	bne.n	80071f2 <_sbrk_r+0x1a>
 80071ec:	682b      	ldr	r3, [r5, #0]
 80071ee:	b103      	cbz	r3, 80071f2 <_sbrk_r+0x1a>
 80071f0:	6023      	str	r3, [r4, #0]
 80071f2:	bd38      	pop	{r3, r4, r5, pc}
 80071f4:	20000410 	.word	0x20000410

080071f8 <memcpy>:
 80071f8:	440a      	add	r2, r1
 80071fa:	4291      	cmp	r1, r2
 80071fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8007200:	d100      	bne.n	8007204 <memcpy+0xc>
 8007202:	4770      	bx	lr
 8007204:	b510      	push	{r4, lr}
 8007206:	f811 4b01 	ldrb.w	r4, [r1], #1
 800720a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800720e:	4291      	cmp	r1, r2
 8007210:	d1f9      	bne.n	8007206 <memcpy+0xe>
 8007212:	bd10      	pop	{r4, pc}

08007214 <__assert_func>:
 8007214:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007216:	4614      	mov	r4, r2
 8007218:	461a      	mov	r2, r3
 800721a:	4b09      	ldr	r3, [pc, #36]	@ (8007240 <__assert_func+0x2c>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4605      	mov	r5, r0
 8007220:	68d8      	ldr	r0, [r3, #12]
 8007222:	b14c      	cbz	r4, 8007238 <__assert_func+0x24>
 8007224:	4b07      	ldr	r3, [pc, #28]	@ (8007244 <__assert_func+0x30>)
 8007226:	9100      	str	r1, [sp, #0]
 8007228:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800722c:	4906      	ldr	r1, [pc, #24]	@ (8007248 <__assert_func+0x34>)
 800722e:	462b      	mov	r3, r5
 8007230:	f000 f842 	bl	80072b8 <fiprintf>
 8007234:	f000 f852 	bl	80072dc <abort>
 8007238:	4b04      	ldr	r3, [pc, #16]	@ (800724c <__assert_func+0x38>)
 800723a:	461c      	mov	r4, r3
 800723c:	e7f3      	b.n	8007226 <__assert_func+0x12>
 800723e:	bf00      	nop
 8007240:	2000001c 	.word	0x2000001c
 8007244:	08008244 	.word	0x08008244
 8007248:	08008251 	.word	0x08008251
 800724c:	0800827f 	.word	0x0800827f

08007250 <_calloc_r>:
 8007250:	b570      	push	{r4, r5, r6, lr}
 8007252:	fba1 5402 	umull	r5, r4, r1, r2
 8007256:	b934      	cbnz	r4, 8007266 <_calloc_r+0x16>
 8007258:	4629      	mov	r1, r5
 800725a:	f7ff f945 	bl	80064e8 <_malloc_r>
 800725e:	4606      	mov	r6, r0
 8007260:	b928      	cbnz	r0, 800726e <_calloc_r+0x1e>
 8007262:	4630      	mov	r0, r6
 8007264:	bd70      	pop	{r4, r5, r6, pc}
 8007266:	220c      	movs	r2, #12
 8007268:	6002      	str	r2, [r0, #0]
 800726a:	2600      	movs	r6, #0
 800726c:	e7f9      	b.n	8007262 <_calloc_r+0x12>
 800726e:	462a      	mov	r2, r5
 8007270:	4621      	mov	r1, r4
 8007272:	f7fe f9ed 	bl	8005650 <memset>
 8007276:	e7f4      	b.n	8007262 <_calloc_r+0x12>

08007278 <__ascii_mbtowc>:
 8007278:	b082      	sub	sp, #8
 800727a:	b901      	cbnz	r1, 800727e <__ascii_mbtowc+0x6>
 800727c:	a901      	add	r1, sp, #4
 800727e:	b142      	cbz	r2, 8007292 <__ascii_mbtowc+0x1a>
 8007280:	b14b      	cbz	r3, 8007296 <__ascii_mbtowc+0x1e>
 8007282:	7813      	ldrb	r3, [r2, #0]
 8007284:	600b      	str	r3, [r1, #0]
 8007286:	7812      	ldrb	r2, [r2, #0]
 8007288:	1e10      	subs	r0, r2, #0
 800728a:	bf18      	it	ne
 800728c:	2001      	movne	r0, #1
 800728e:	b002      	add	sp, #8
 8007290:	4770      	bx	lr
 8007292:	4610      	mov	r0, r2
 8007294:	e7fb      	b.n	800728e <__ascii_mbtowc+0x16>
 8007296:	f06f 0001 	mvn.w	r0, #1
 800729a:	e7f8      	b.n	800728e <__ascii_mbtowc+0x16>

0800729c <__ascii_wctomb>:
 800729c:	4603      	mov	r3, r0
 800729e:	4608      	mov	r0, r1
 80072a0:	b141      	cbz	r1, 80072b4 <__ascii_wctomb+0x18>
 80072a2:	2aff      	cmp	r2, #255	@ 0xff
 80072a4:	d904      	bls.n	80072b0 <__ascii_wctomb+0x14>
 80072a6:	228a      	movs	r2, #138	@ 0x8a
 80072a8:	601a      	str	r2, [r3, #0]
 80072aa:	f04f 30ff 	mov.w	r0, #4294967295
 80072ae:	4770      	bx	lr
 80072b0:	700a      	strb	r2, [r1, #0]
 80072b2:	2001      	movs	r0, #1
 80072b4:	4770      	bx	lr
	...

080072b8 <fiprintf>:
 80072b8:	b40e      	push	{r1, r2, r3}
 80072ba:	b503      	push	{r0, r1, lr}
 80072bc:	4601      	mov	r1, r0
 80072be:	ab03      	add	r3, sp, #12
 80072c0:	4805      	ldr	r0, [pc, #20]	@ (80072d8 <fiprintf+0x20>)
 80072c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80072c6:	6800      	ldr	r0, [r0, #0]
 80072c8:	9301      	str	r3, [sp, #4]
 80072ca:	f7ff fd3d 	bl	8006d48 <_vfiprintf_r>
 80072ce:	b002      	add	sp, #8
 80072d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80072d4:	b003      	add	sp, #12
 80072d6:	4770      	bx	lr
 80072d8:	2000001c 	.word	0x2000001c

080072dc <abort>:
 80072dc:	b508      	push	{r3, lr}
 80072de:	2006      	movs	r0, #6
 80072e0:	f000 f82c 	bl	800733c <raise>
 80072e4:	2001      	movs	r0, #1
 80072e6:	f7fb f89d 	bl	8002424 <_exit>

080072ea <_raise_r>:
 80072ea:	291f      	cmp	r1, #31
 80072ec:	b538      	push	{r3, r4, r5, lr}
 80072ee:	4605      	mov	r5, r0
 80072f0:	460c      	mov	r4, r1
 80072f2:	d904      	bls.n	80072fe <_raise_r+0x14>
 80072f4:	2316      	movs	r3, #22
 80072f6:	6003      	str	r3, [r0, #0]
 80072f8:	f04f 30ff 	mov.w	r0, #4294967295
 80072fc:	bd38      	pop	{r3, r4, r5, pc}
 80072fe:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007300:	b112      	cbz	r2, 8007308 <_raise_r+0x1e>
 8007302:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007306:	b94b      	cbnz	r3, 800731c <_raise_r+0x32>
 8007308:	4628      	mov	r0, r5
 800730a:	f000 f831 	bl	8007370 <_getpid_r>
 800730e:	4622      	mov	r2, r4
 8007310:	4601      	mov	r1, r0
 8007312:	4628      	mov	r0, r5
 8007314:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007318:	f000 b818 	b.w	800734c <_kill_r>
 800731c:	2b01      	cmp	r3, #1
 800731e:	d00a      	beq.n	8007336 <_raise_r+0x4c>
 8007320:	1c59      	adds	r1, r3, #1
 8007322:	d103      	bne.n	800732c <_raise_r+0x42>
 8007324:	2316      	movs	r3, #22
 8007326:	6003      	str	r3, [r0, #0]
 8007328:	2001      	movs	r0, #1
 800732a:	e7e7      	b.n	80072fc <_raise_r+0x12>
 800732c:	2100      	movs	r1, #0
 800732e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007332:	4620      	mov	r0, r4
 8007334:	4798      	blx	r3
 8007336:	2000      	movs	r0, #0
 8007338:	e7e0      	b.n	80072fc <_raise_r+0x12>
	...

0800733c <raise>:
 800733c:	4b02      	ldr	r3, [pc, #8]	@ (8007348 <raise+0xc>)
 800733e:	4601      	mov	r1, r0
 8007340:	6818      	ldr	r0, [r3, #0]
 8007342:	f7ff bfd2 	b.w	80072ea <_raise_r>
 8007346:	bf00      	nop
 8007348:	2000001c 	.word	0x2000001c

0800734c <_kill_r>:
 800734c:	b538      	push	{r3, r4, r5, lr}
 800734e:	4d07      	ldr	r5, [pc, #28]	@ (800736c <_kill_r+0x20>)
 8007350:	2300      	movs	r3, #0
 8007352:	4604      	mov	r4, r0
 8007354:	4608      	mov	r0, r1
 8007356:	4611      	mov	r1, r2
 8007358:	602b      	str	r3, [r5, #0]
 800735a:	f7fb f853 	bl	8002404 <_kill>
 800735e:	1c43      	adds	r3, r0, #1
 8007360:	d102      	bne.n	8007368 <_kill_r+0x1c>
 8007362:	682b      	ldr	r3, [r5, #0]
 8007364:	b103      	cbz	r3, 8007368 <_kill_r+0x1c>
 8007366:	6023      	str	r3, [r4, #0]
 8007368:	bd38      	pop	{r3, r4, r5, pc}
 800736a:	bf00      	nop
 800736c:	20000410 	.word	0x20000410

08007370 <_getpid_r>:
 8007370:	f7fb b840 	b.w	80023f4 <_getpid>

08007374 <asinf>:
 8007374:	b508      	push	{r3, lr}
 8007376:	ed2d 8b02 	vpush	{d8}
 800737a:	eeb0 8a40 	vmov.f32	s16, s0
 800737e:	f000 f895 	bl	80074ac <__ieee754_asinf>
 8007382:	eeb4 8a48 	vcmp.f32	s16, s16
 8007386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800738a:	eef0 8a40 	vmov.f32	s17, s0
 800738e:	d615      	bvs.n	80073bc <asinf+0x48>
 8007390:	eeb0 0a48 	vmov.f32	s0, s16
 8007394:	f000 f873 	bl	800747e <fabsf>
 8007398:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800739c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80073a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073a4:	dd0a      	ble.n	80073bc <asinf+0x48>
 80073a6:	f7fe f9a5 	bl	80056f4 <__errno>
 80073aa:	ecbd 8b02 	vpop	{d8}
 80073ae:	2321      	movs	r3, #33	@ 0x21
 80073b0:	6003      	str	r3, [r0, #0]
 80073b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80073b6:	4804      	ldr	r0, [pc, #16]	@ (80073c8 <asinf+0x54>)
 80073b8:	f000 b872 	b.w	80074a0 <nanf>
 80073bc:	eeb0 0a68 	vmov.f32	s0, s17
 80073c0:	ecbd 8b02 	vpop	{d8}
 80073c4:	bd08      	pop	{r3, pc}
 80073c6:	bf00      	nop
 80073c8:	0800827f 	.word	0x0800827f

080073cc <atan2f>:
 80073cc:	f000 b952 	b.w	8007674 <__ieee754_atan2f>

080073d0 <powf>:
 80073d0:	b508      	push	{r3, lr}
 80073d2:	ed2d 8b04 	vpush	{d8-d9}
 80073d6:	eeb0 8a60 	vmov.f32	s16, s1
 80073da:	eeb0 9a40 	vmov.f32	s18, s0
 80073de:	f000 f9e9 	bl	80077b4 <__ieee754_powf>
 80073e2:	eeb4 8a48 	vcmp.f32	s16, s16
 80073e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073ea:	eef0 8a40 	vmov.f32	s17, s0
 80073ee:	d63e      	bvs.n	800746e <powf+0x9e>
 80073f0:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80073f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073f8:	d112      	bne.n	8007420 <powf+0x50>
 80073fa:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80073fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007402:	d039      	beq.n	8007478 <powf+0xa8>
 8007404:	eeb0 0a48 	vmov.f32	s0, s16
 8007408:	f000 f840 	bl	800748c <finitef>
 800740c:	b378      	cbz	r0, 800746e <powf+0x9e>
 800740e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8007412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007416:	d52a      	bpl.n	800746e <powf+0x9e>
 8007418:	f7fe f96c 	bl	80056f4 <__errno>
 800741c:	2322      	movs	r3, #34	@ 0x22
 800741e:	e014      	b.n	800744a <powf+0x7a>
 8007420:	f000 f834 	bl	800748c <finitef>
 8007424:	b998      	cbnz	r0, 800744e <powf+0x7e>
 8007426:	eeb0 0a49 	vmov.f32	s0, s18
 800742a:	f000 f82f 	bl	800748c <finitef>
 800742e:	b170      	cbz	r0, 800744e <powf+0x7e>
 8007430:	eeb0 0a48 	vmov.f32	s0, s16
 8007434:	f000 f82a 	bl	800748c <finitef>
 8007438:	b148      	cbz	r0, 800744e <powf+0x7e>
 800743a:	eef4 8a68 	vcmp.f32	s17, s17
 800743e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007442:	d7e9      	bvc.n	8007418 <powf+0x48>
 8007444:	f7fe f956 	bl	80056f4 <__errno>
 8007448:	2321      	movs	r3, #33	@ 0x21
 800744a:	6003      	str	r3, [r0, #0]
 800744c:	e00f      	b.n	800746e <powf+0x9e>
 800744e:	eef5 8a40 	vcmp.f32	s17, #0.0
 8007452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007456:	d10a      	bne.n	800746e <powf+0x9e>
 8007458:	eeb0 0a49 	vmov.f32	s0, s18
 800745c:	f000 f816 	bl	800748c <finitef>
 8007460:	b128      	cbz	r0, 800746e <powf+0x9e>
 8007462:	eeb0 0a48 	vmov.f32	s0, s16
 8007466:	f000 f811 	bl	800748c <finitef>
 800746a:	2800      	cmp	r0, #0
 800746c:	d1d4      	bne.n	8007418 <powf+0x48>
 800746e:	eeb0 0a68 	vmov.f32	s0, s17
 8007472:	ecbd 8b04 	vpop	{d8-d9}
 8007476:	bd08      	pop	{r3, pc}
 8007478:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800747c:	e7f7      	b.n	800746e <powf+0x9e>

0800747e <fabsf>:
 800747e:	ee10 3a10 	vmov	r3, s0
 8007482:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007486:	ee00 3a10 	vmov	s0, r3
 800748a:	4770      	bx	lr

0800748c <finitef>:
 800748c:	ee10 3a10 	vmov	r3, s0
 8007490:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8007494:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8007498:	bfac      	ite	ge
 800749a:	2000      	movge	r0, #0
 800749c:	2001      	movlt	r0, #1
 800749e:	4770      	bx	lr

080074a0 <nanf>:
 80074a0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80074a8 <nanf+0x8>
 80074a4:	4770      	bx	lr
 80074a6:	bf00      	nop
 80074a8:	7fc00000 	.word	0x7fc00000

080074ac <__ieee754_asinf>:
 80074ac:	b538      	push	{r3, r4, r5, lr}
 80074ae:	ee10 5a10 	vmov	r5, s0
 80074b2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80074b6:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 80074ba:	ed2d 8b04 	vpush	{d8-d9}
 80074be:	d10c      	bne.n	80074da <__ieee754_asinf+0x2e>
 80074c0:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8007634 <__ieee754_asinf+0x188>
 80074c4:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8007638 <__ieee754_asinf+0x18c>
 80074c8:	ee60 7a27 	vmul.f32	s15, s0, s15
 80074cc:	eee0 7a07 	vfma.f32	s15, s0, s14
 80074d0:	eeb0 0a67 	vmov.f32	s0, s15
 80074d4:	ecbd 8b04 	vpop	{d8-d9}
 80074d8:	bd38      	pop	{r3, r4, r5, pc}
 80074da:	d904      	bls.n	80074e6 <__ieee754_asinf+0x3a>
 80074dc:	ee70 7a40 	vsub.f32	s15, s0, s0
 80074e0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80074e4:	e7f6      	b.n	80074d4 <__ieee754_asinf+0x28>
 80074e6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80074ea:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80074ee:	d20b      	bcs.n	8007508 <__ieee754_asinf+0x5c>
 80074f0:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 80074f4:	d252      	bcs.n	800759c <__ieee754_asinf+0xf0>
 80074f6:	eddf 7a51 	vldr	s15, [pc, #324]	@ 800763c <__ieee754_asinf+0x190>
 80074fa:	ee70 7a27 	vadd.f32	s15, s0, s15
 80074fe:	eef4 7ae8 	vcmpe.f32	s15, s17
 8007502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007506:	dce5      	bgt.n	80074d4 <__ieee754_asinf+0x28>
 8007508:	f7ff ffb9 	bl	800747e <fabsf>
 800750c:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8007510:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007514:	ee28 8a27 	vmul.f32	s16, s16, s15
 8007518:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8007640 <__ieee754_asinf+0x194>
 800751c:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8007644 <__ieee754_asinf+0x198>
 8007520:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8007648 <__ieee754_asinf+0x19c>
 8007524:	eea8 7a27 	vfma.f32	s14, s16, s15
 8007528:	eddf 7a48 	vldr	s15, [pc, #288]	@ 800764c <__ieee754_asinf+0x1a0>
 800752c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8007530:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8007650 <__ieee754_asinf+0x1a4>
 8007534:	eea7 7a88 	vfma.f32	s14, s15, s16
 8007538:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8007654 <__ieee754_asinf+0x1a8>
 800753c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8007540:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8007658 <__ieee754_asinf+0x1ac>
 8007544:	eea7 9a88 	vfma.f32	s18, s15, s16
 8007548:	eddf 7a44 	vldr	s15, [pc, #272]	@ 800765c <__ieee754_asinf+0x1b0>
 800754c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8007550:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8007660 <__ieee754_asinf+0x1b4>
 8007554:	eea7 7a88 	vfma.f32	s14, s15, s16
 8007558:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8007664 <__ieee754_asinf+0x1b8>
 800755c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8007560:	eeb0 0a48 	vmov.f32	s0, s16
 8007564:	eee7 8a88 	vfma.f32	s17, s15, s16
 8007568:	f000 fd52 	bl	8008010 <__ieee754_sqrtf>
 800756c:	4b3e      	ldr	r3, [pc, #248]	@ (8007668 <__ieee754_asinf+0x1bc>)
 800756e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8007572:	429c      	cmp	r4, r3
 8007574:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8007578:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800757c:	d93d      	bls.n	80075fa <__ieee754_asinf+0x14e>
 800757e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8007582:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 800766c <__ieee754_asinf+0x1c0>
 8007586:	eee0 7a26 	vfma.f32	s15, s0, s13
 800758a:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8007638 <__ieee754_asinf+0x18c>
 800758e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007592:	2d00      	cmp	r5, #0
 8007594:	bfd8      	it	le
 8007596:	eeb1 0a40 	vnegle.f32	s0, s0
 800759a:	e79b      	b.n	80074d4 <__ieee754_asinf+0x28>
 800759c:	ee60 7a00 	vmul.f32	s15, s0, s0
 80075a0:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8007644 <__ieee754_asinf+0x198>
 80075a4:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8007640 <__ieee754_asinf+0x194>
 80075a8:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8007658 <__ieee754_asinf+0x1ac>
 80075ac:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80075b0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800764c <__ieee754_asinf+0x1a0>
 80075b4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80075b8:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8007650 <__ieee754_asinf+0x1a4>
 80075bc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80075c0:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8007654 <__ieee754_asinf+0x1a8>
 80075c4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80075c8:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8007648 <__ieee754_asinf+0x19c>
 80075cc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80075d0:	eddf 6a22 	vldr	s13, [pc, #136]	@ 800765c <__ieee754_asinf+0x1b0>
 80075d4:	eee7 6a86 	vfma.f32	s13, s15, s12
 80075d8:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8007660 <__ieee754_asinf+0x1b4>
 80075dc:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80075e0:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8007664 <__ieee754_asinf+0x1b8>
 80075e4:	eee6 6a27 	vfma.f32	s13, s12, s15
 80075e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80075ec:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80075f0:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80075f4:	eea0 0a27 	vfma.f32	s0, s0, s15
 80075f8:	e76c      	b.n	80074d4 <__ieee754_asinf+0x28>
 80075fa:	ee10 3a10 	vmov	r3, s0
 80075fe:	f36f 030b 	bfc	r3, #0, #12
 8007602:	ee07 3a10 	vmov	s14, r3
 8007606:	eea7 8a47 	vfms.f32	s16, s14, s14
 800760a:	ee70 5a00 	vadd.f32	s11, s0, s0
 800760e:	ee30 0a07 	vadd.f32	s0, s0, s14
 8007612:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8007634 <__ieee754_asinf+0x188>
 8007616:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800761a:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8007670 <__ieee754_asinf+0x1c4>
 800761e:	eee5 7a66 	vfms.f32	s15, s10, s13
 8007622:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8007626:	eeb0 6a40 	vmov.f32	s12, s0
 800762a:	eea7 6a66 	vfms.f32	s12, s14, s13
 800762e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007632:	e7ac      	b.n	800758e <__ieee754_asinf+0xe2>
 8007634:	b33bbd2e 	.word	0xb33bbd2e
 8007638:	3fc90fdb 	.word	0x3fc90fdb
 800763c:	7149f2ca 	.word	0x7149f2ca
 8007640:	3a4f7f04 	.word	0x3a4f7f04
 8007644:	3811ef08 	.word	0x3811ef08
 8007648:	3e2aaaab 	.word	0x3e2aaaab
 800764c:	bd241146 	.word	0xbd241146
 8007650:	3e4e0aa8 	.word	0x3e4e0aa8
 8007654:	bea6b090 	.word	0xbea6b090
 8007658:	3d9dc62e 	.word	0x3d9dc62e
 800765c:	bf303361 	.word	0xbf303361
 8007660:	4001572d 	.word	0x4001572d
 8007664:	c019d139 	.word	0xc019d139
 8007668:	3f799999 	.word	0x3f799999
 800766c:	333bbd2e 	.word	0x333bbd2e
 8007670:	3f490fdb 	.word	0x3f490fdb

08007674 <__ieee754_atan2f>:
 8007674:	ee10 2a90 	vmov	r2, s1
 8007678:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800767c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8007680:	b510      	push	{r4, lr}
 8007682:	eef0 7a40 	vmov.f32	s15, s0
 8007686:	d806      	bhi.n	8007696 <__ieee754_atan2f+0x22>
 8007688:	ee10 0a10 	vmov	r0, s0
 800768c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8007690:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8007694:	d904      	bls.n	80076a0 <__ieee754_atan2f+0x2c>
 8007696:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800769a:	eeb0 0a67 	vmov.f32	s0, s15
 800769e:	bd10      	pop	{r4, pc}
 80076a0:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80076a4:	d103      	bne.n	80076ae <__ieee754_atan2f+0x3a>
 80076a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076aa:	f000 bb51 	b.w	8007d50 <atanf>
 80076ae:	1794      	asrs	r4, r2, #30
 80076b0:	f004 0402 	and.w	r4, r4, #2
 80076b4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80076b8:	b943      	cbnz	r3, 80076cc <__ieee754_atan2f+0x58>
 80076ba:	2c02      	cmp	r4, #2
 80076bc:	d05e      	beq.n	800777c <__ieee754_atan2f+0x108>
 80076be:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8007790 <__ieee754_atan2f+0x11c>
 80076c2:	2c03      	cmp	r4, #3
 80076c4:	bf08      	it	eq
 80076c6:	eef0 7a47 	vmoveq.f32	s15, s14
 80076ca:	e7e6      	b.n	800769a <__ieee754_atan2f+0x26>
 80076cc:	b941      	cbnz	r1, 80076e0 <__ieee754_atan2f+0x6c>
 80076ce:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8007794 <__ieee754_atan2f+0x120>
 80076d2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8007798 <__ieee754_atan2f+0x124>
 80076d6:	2800      	cmp	r0, #0
 80076d8:	bfa8      	it	ge
 80076da:	eef0 7a47 	vmovge.f32	s15, s14
 80076de:	e7dc      	b.n	800769a <__ieee754_atan2f+0x26>
 80076e0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80076e4:	d110      	bne.n	8007708 <__ieee754_atan2f+0x94>
 80076e6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80076ea:	f104 34ff 	add.w	r4, r4, #4294967295
 80076ee:	d107      	bne.n	8007700 <__ieee754_atan2f+0x8c>
 80076f0:	2c02      	cmp	r4, #2
 80076f2:	d846      	bhi.n	8007782 <__ieee754_atan2f+0x10e>
 80076f4:	4b29      	ldr	r3, [pc, #164]	@ (800779c <__ieee754_atan2f+0x128>)
 80076f6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80076fa:	edd3 7a00 	vldr	s15, [r3]
 80076fe:	e7cc      	b.n	800769a <__ieee754_atan2f+0x26>
 8007700:	2c02      	cmp	r4, #2
 8007702:	d841      	bhi.n	8007788 <__ieee754_atan2f+0x114>
 8007704:	4b26      	ldr	r3, [pc, #152]	@ (80077a0 <__ieee754_atan2f+0x12c>)
 8007706:	e7f6      	b.n	80076f6 <__ieee754_atan2f+0x82>
 8007708:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800770c:	d0df      	beq.n	80076ce <__ieee754_atan2f+0x5a>
 800770e:	1a5b      	subs	r3, r3, r1
 8007710:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8007714:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8007718:	da1a      	bge.n	8007750 <__ieee754_atan2f+0xdc>
 800771a:	2a00      	cmp	r2, #0
 800771c:	da01      	bge.n	8007722 <__ieee754_atan2f+0xae>
 800771e:	313c      	adds	r1, #60	@ 0x3c
 8007720:	db19      	blt.n	8007756 <__ieee754_atan2f+0xe2>
 8007722:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8007726:	f7ff feaa 	bl	800747e <fabsf>
 800772a:	f000 fb11 	bl	8007d50 <atanf>
 800772e:	eef0 7a40 	vmov.f32	s15, s0
 8007732:	2c01      	cmp	r4, #1
 8007734:	d012      	beq.n	800775c <__ieee754_atan2f+0xe8>
 8007736:	2c02      	cmp	r4, #2
 8007738:	d017      	beq.n	800776a <__ieee754_atan2f+0xf6>
 800773a:	2c00      	cmp	r4, #0
 800773c:	d0ad      	beq.n	800769a <__ieee754_atan2f+0x26>
 800773e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80077a4 <__ieee754_atan2f+0x130>
 8007742:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007746:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80077a8 <__ieee754_atan2f+0x134>
 800774a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800774e:	e7a4      	b.n	800769a <__ieee754_atan2f+0x26>
 8007750:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8007798 <__ieee754_atan2f+0x124>
 8007754:	e7ed      	b.n	8007732 <__ieee754_atan2f+0xbe>
 8007756:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80077ac <__ieee754_atan2f+0x138>
 800775a:	e7ea      	b.n	8007732 <__ieee754_atan2f+0xbe>
 800775c:	ee17 3a90 	vmov	r3, s15
 8007760:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007764:	ee07 3a90 	vmov	s15, r3
 8007768:	e797      	b.n	800769a <__ieee754_atan2f+0x26>
 800776a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80077a4 <__ieee754_atan2f+0x130>
 800776e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007772:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80077a8 <__ieee754_atan2f+0x134>
 8007776:	ee77 7a67 	vsub.f32	s15, s14, s15
 800777a:	e78e      	b.n	800769a <__ieee754_atan2f+0x26>
 800777c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80077a8 <__ieee754_atan2f+0x134>
 8007780:	e78b      	b.n	800769a <__ieee754_atan2f+0x26>
 8007782:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80077b0 <__ieee754_atan2f+0x13c>
 8007786:	e788      	b.n	800769a <__ieee754_atan2f+0x26>
 8007788:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80077ac <__ieee754_atan2f+0x138>
 800778c:	e785      	b.n	800769a <__ieee754_atan2f+0x26>
 800778e:	bf00      	nop
 8007790:	c0490fdb 	.word	0xc0490fdb
 8007794:	bfc90fdb 	.word	0xbfc90fdb
 8007798:	3fc90fdb 	.word	0x3fc90fdb
 800779c:	08008490 	.word	0x08008490
 80077a0:	08008484 	.word	0x08008484
 80077a4:	33bbbd2e 	.word	0x33bbbd2e
 80077a8:	40490fdb 	.word	0x40490fdb
 80077ac:	00000000 	.word	0x00000000
 80077b0:	3f490fdb 	.word	0x3f490fdb

080077b4 <__ieee754_powf>:
 80077b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077b8:	ee10 4a90 	vmov	r4, s1
 80077bc:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 80077c0:	ed2d 8b02 	vpush	{d8}
 80077c4:	ee10 6a10 	vmov	r6, s0
 80077c8:	eeb0 8a40 	vmov.f32	s16, s0
 80077cc:	eef0 8a60 	vmov.f32	s17, s1
 80077d0:	d10c      	bne.n	80077ec <__ieee754_powf+0x38>
 80077d2:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 80077d6:	0076      	lsls	r6, r6, #1
 80077d8:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 80077dc:	f240 8274 	bls.w	8007cc8 <__ieee754_powf+0x514>
 80077e0:	ee38 0a28 	vadd.f32	s0, s16, s17
 80077e4:	ecbd 8b02 	vpop	{d8}
 80077e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077ec:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 80077f0:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80077f4:	d802      	bhi.n	80077fc <__ieee754_powf+0x48>
 80077f6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80077fa:	d908      	bls.n	800780e <__ieee754_powf+0x5a>
 80077fc:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8007800:	d1ee      	bne.n	80077e0 <__ieee754_powf+0x2c>
 8007802:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8007806:	0064      	lsls	r4, r4, #1
 8007808:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800780c:	e7e6      	b.n	80077dc <__ieee754_powf+0x28>
 800780e:	2e00      	cmp	r6, #0
 8007810:	da1f      	bge.n	8007852 <__ieee754_powf+0x9e>
 8007812:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8007816:	f080 8260 	bcs.w	8007cda <__ieee754_powf+0x526>
 800781a:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800781e:	d32f      	bcc.n	8007880 <__ieee754_powf+0xcc>
 8007820:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8007824:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8007828:	fa49 f503 	asr.w	r5, r9, r3
 800782c:	fa05 f303 	lsl.w	r3, r5, r3
 8007830:	454b      	cmp	r3, r9
 8007832:	d123      	bne.n	800787c <__ieee754_powf+0xc8>
 8007834:	f005 0501 	and.w	r5, r5, #1
 8007838:	f1c5 0502 	rsb	r5, r5, #2
 800783c:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8007840:	d11f      	bne.n	8007882 <__ieee754_powf+0xce>
 8007842:	2c00      	cmp	r4, #0
 8007844:	f280 8246 	bge.w	8007cd4 <__ieee754_powf+0x520>
 8007848:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800784c:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8007850:	e7c8      	b.n	80077e4 <__ieee754_powf+0x30>
 8007852:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8007856:	d111      	bne.n	800787c <__ieee754_powf+0xc8>
 8007858:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800785c:	f000 8234 	beq.w	8007cc8 <__ieee754_powf+0x514>
 8007860:	d906      	bls.n	8007870 <__ieee754_powf+0xbc>
 8007862:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8007b78 <__ieee754_powf+0x3c4>
 8007866:	2c00      	cmp	r4, #0
 8007868:	bfa8      	it	ge
 800786a:	eeb0 0a68 	vmovge.f32	s0, s17
 800786e:	e7b9      	b.n	80077e4 <__ieee754_powf+0x30>
 8007870:	2c00      	cmp	r4, #0
 8007872:	f280 822c 	bge.w	8007cce <__ieee754_powf+0x51a>
 8007876:	eeb1 0a68 	vneg.f32	s0, s17
 800787a:	e7b3      	b.n	80077e4 <__ieee754_powf+0x30>
 800787c:	2500      	movs	r5, #0
 800787e:	e7dd      	b.n	800783c <__ieee754_powf+0x88>
 8007880:	2500      	movs	r5, #0
 8007882:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8007886:	d102      	bne.n	800788e <__ieee754_powf+0xda>
 8007888:	ee28 0a08 	vmul.f32	s0, s16, s16
 800788c:	e7aa      	b.n	80077e4 <__ieee754_powf+0x30>
 800788e:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8007892:	f040 8227 	bne.w	8007ce4 <__ieee754_powf+0x530>
 8007896:	2e00      	cmp	r6, #0
 8007898:	f2c0 8224 	blt.w	8007ce4 <__ieee754_powf+0x530>
 800789c:	eeb0 0a48 	vmov.f32	s0, s16
 80078a0:	ecbd 8b02 	vpop	{d8}
 80078a4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078a8:	f000 bbb2 	b.w	8008010 <__ieee754_sqrtf>
 80078ac:	2d01      	cmp	r5, #1
 80078ae:	d199      	bne.n	80077e4 <__ieee754_powf+0x30>
 80078b0:	eeb1 0a40 	vneg.f32	s0, s0
 80078b4:	e796      	b.n	80077e4 <__ieee754_powf+0x30>
 80078b6:	0ff0      	lsrs	r0, r6, #31
 80078b8:	3801      	subs	r0, #1
 80078ba:	ea55 0300 	orrs.w	r3, r5, r0
 80078be:	d104      	bne.n	80078ca <__ieee754_powf+0x116>
 80078c0:	ee38 8a48 	vsub.f32	s16, s16, s16
 80078c4:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80078c8:	e78c      	b.n	80077e4 <__ieee754_powf+0x30>
 80078ca:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 80078ce:	d96d      	bls.n	80079ac <__ieee754_powf+0x1f8>
 80078d0:	4baa      	ldr	r3, [pc, #680]	@ (8007b7c <__ieee754_powf+0x3c8>)
 80078d2:	4598      	cmp	r8, r3
 80078d4:	d808      	bhi.n	80078e8 <__ieee754_powf+0x134>
 80078d6:	2c00      	cmp	r4, #0
 80078d8:	da0b      	bge.n	80078f2 <__ieee754_powf+0x13e>
 80078da:	2000      	movs	r0, #0
 80078dc:	ecbd 8b02 	vpop	{d8}
 80078e0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078e4:	f000 bb8e 	b.w	8008004 <__math_oflowf>
 80078e8:	4ba5      	ldr	r3, [pc, #660]	@ (8007b80 <__ieee754_powf+0x3cc>)
 80078ea:	4598      	cmp	r8, r3
 80078ec:	d908      	bls.n	8007900 <__ieee754_powf+0x14c>
 80078ee:	2c00      	cmp	r4, #0
 80078f0:	dcf3      	bgt.n	80078da <__ieee754_powf+0x126>
 80078f2:	2000      	movs	r0, #0
 80078f4:	ecbd 8b02 	vpop	{d8}
 80078f8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078fc:	f000 bb7c 	b.w	8007ff8 <__math_uflowf>
 8007900:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8007904:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007908:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8007b84 <__ieee754_powf+0x3d0>
 800790c:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8007910:	eee0 6a67 	vfms.f32	s13, s0, s15
 8007914:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007918:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800791c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007920:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8007b88 <__ieee754_powf+0x3d4>
 8007924:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007928:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8007b8c <__ieee754_powf+0x3d8>
 800792c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8007930:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8007b90 <__ieee754_powf+0x3dc>
 8007934:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007938:	eeb0 7a67 	vmov.f32	s14, s15
 800793c:	eea0 7a26 	vfma.f32	s14, s0, s13
 8007940:	ee17 3a10 	vmov	r3, s14
 8007944:	f36f 030b 	bfc	r3, #0, #12
 8007948:	ee07 3a10 	vmov	s14, r3
 800794c:	eeb0 6a47 	vmov.f32	s12, s14
 8007950:	eea0 6a66 	vfms.f32	s12, s0, s13
 8007954:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007958:	3d01      	subs	r5, #1
 800795a:	4305      	orrs	r5, r0
 800795c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007960:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8007964:	f36f 040b 	bfc	r4, #0, #12
 8007968:	bf18      	it	ne
 800796a:	eeb0 8a66 	vmovne.f32	s16, s13
 800796e:	ee06 4a90 	vmov	s13, r4
 8007972:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8007976:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800797a:	ee67 7a26 	vmul.f32	s15, s14, s13
 800797e:	eee6 0a07 	vfma.f32	s1, s12, s14
 8007982:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8007986:	ee17 1a10 	vmov	r1, s14
 800798a:	2900      	cmp	r1, #0
 800798c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007990:	f340 80dd 	ble.w	8007b4e <__ieee754_powf+0x39a>
 8007994:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8007998:	f240 80ca 	bls.w	8007b30 <__ieee754_powf+0x37c>
 800799c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80079a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079a4:	bf4c      	ite	mi
 80079a6:	2001      	movmi	r0, #1
 80079a8:	2000      	movpl	r0, #0
 80079aa:	e797      	b.n	80078dc <__ieee754_powf+0x128>
 80079ac:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80079b0:	bf01      	itttt	eq
 80079b2:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8007b94 <__ieee754_powf+0x3e0>
 80079b6:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 80079ba:	f06f 0317 	mvneq.w	r3, #23
 80079be:	ee17 7a90 	vmoveq	r7, s15
 80079c2:	ea4f 52e7 	mov.w	r2, r7, asr #23
 80079c6:	bf18      	it	ne
 80079c8:	2300      	movne	r3, #0
 80079ca:	3a7f      	subs	r2, #127	@ 0x7f
 80079cc:	441a      	add	r2, r3
 80079ce:	4b72      	ldr	r3, [pc, #456]	@ (8007b98 <__ieee754_powf+0x3e4>)
 80079d0:	f3c7 0716 	ubfx	r7, r7, #0, #23
 80079d4:	429f      	cmp	r7, r3
 80079d6:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 80079da:	dd06      	ble.n	80079ea <__ieee754_powf+0x236>
 80079dc:	4b6f      	ldr	r3, [pc, #444]	@ (8007b9c <__ieee754_powf+0x3e8>)
 80079de:	429f      	cmp	r7, r3
 80079e0:	f340 80a4 	ble.w	8007b2c <__ieee754_powf+0x378>
 80079e4:	3201      	adds	r2, #1
 80079e6:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 80079ea:	2600      	movs	r6, #0
 80079ec:	4b6c      	ldr	r3, [pc, #432]	@ (8007ba0 <__ieee754_powf+0x3ec>)
 80079ee:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 80079f2:	ee07 1a10 	vmov	s14, r1
 80079f6:	edd3 5a00 	vldr	s11, [r3]
 80079fa:	4b6a      	ldr	r3, [pc, #424]	@ (8007ba4 <__ieee754_powf+0x3f0>)
 80079fc:	ee75 7a87 	vadd.f32	s15, s11, s14
 8007a00:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a04:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8007a08:	1049      	asrs	r1, r1, #1
 8007a0a:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8007a0e:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8007a12:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8007a16:	ee37 6a65 	vsub.f32	s12, s14, s11
 8007a1a:	ee07 1a90 	vmov	s15, r1
 8007a1e:	ee26 5a24 	vmul.f32	s10, s12, s9
 8007a22:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8007a26:	ee15 7a10 	vmov	r7, s10
 8007a2a:	401f      	ands	r7, r3
 8007a2c:	ee06 7a90 	vmov	s13, r7
 8007a30:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8007a34:	ee37 7a65 	vsub.f32	s14, s14, s11
 8007a38:	ee65 7a05 	vmul.f32	s15, s10, s10
 8007a3c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8007a40:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007ba8 <__ieee754_powf+0x3f4>
 8007a44:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8007bac <__ieee754_powf+0x3f8>
 8007a48:	eee7 5a87 	vfma.f32	s11, s15, s14
 8007a4c:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8007bb0 <__ieee754_powf+0x3fc>
 8007a50:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8007a54:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8007b84 <__ieee754_powf+0x3d0>
 8007a58:	eee7 5a27 	vfma.f32	s11, s14, s15
 8007a5c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8007bb4 <__ieee754_powf+0x400>
 8007a60:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8007a64:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8007bb8 <__ieee754_powf+0x404>
 8007a68:	ee26 6a24 	vmul.f32	s12, s12, s9
 8007a6c:	eee7 5a27 	vfma.f32	s11, s14, s15
 8007a70:	ee35 7a26 	vadd.f32	s14, s10, s13
 8007a74:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8007a78:	ee27 7a06 	vmul.f32	s14, s14, s12
 8007a7c:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8007a80:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8007a84:	eef0 5a67 	vmov.f32	s11, s15
 8007a88:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8007a8c:	ee75 5a87 	vadd.f32	s11, s11, s14
 8007a90:	ee15 1a90 	vmov	r1, s11
 8007a94:	4019      	ands	r1, r3
 8007a96:	ee05 1a90 	vmov	s11, r1
 8007a9a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8007a9e:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8007aa2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007aa6:	ee67 7a85 	vmul.f32	s15, s15, s10
 8007aaa:	eee6 7a25 	vfma.f32	s15, s12, s11
 8007aae:	eeb0 6a67 	vmov.f32	s12, s15
 8007ab2:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8007ab6:	ee16 1a10 	vmov	r1, s12
 8007aba:	4019      	ands	r1, r3
 8007abc:	ee06 1a10 	vmov	s12, r1
 8007ac0:	eeb0 7a46 	vmov.f32	s14, s12
 8007ac4:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8007ac8:	493c      	ldr	r1, [pc, #240]	@ (8007bbc <__ieee754_powf+0x408>)
 8007aca:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8007ace:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007ad2:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8007bc0 <__ieee754_powf+0x40c>
 8007ad6:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8007bc4 <__ieee754_powf+0x410>
 8007ada:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007ade:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8007bc8 <__ieee754_powf+0x414>
 8007ae2:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007ae6:	ed91 7a00 	vldr	s14, [r1]
 8007aea:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007aee:	ee07 2a10 	vmov	s14, r2
 8007af2:	4a36      	ldr	r2, [pc, #216]	@ (8007bcc <__ieee754_powf+0x418>)
 8007af4:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8007af8:	eeb0 7a67 	vmov.f32	s14, s15
 8007afc:	eea6 7a25 	vfma.f32	s14, s12, s11
 8007b00:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8007b04:	ed92 5a00 	vldr	s10, [r2]
 8007b08:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007b0c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8007b10:	ee17 2a10 	vmov	r2, s14
 8007b14:	401a      	ands	r2, r3
 8007b16:	ee07 2a10 	vmov	s14, r2
 8007b1a:	ee77 6a66 	vsub.f32	s13, s14, s13
 8007b1e:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8007b22:	eee6 6a65 	vfms.f32	s13, s12, s11
 8007b26:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007b2a:	e715      	b.n	8007958 <__ieee754_powf+0x1a4>
 8007b2c:	2601      	movs	r6, #1
 8007b2e:	e75d      	b.n	80079ec <__ieee754_powf+0x238>
 8007b30:	d152      	bne.n	8007bd8 <__ieee754_powf+0x424>
 8007b32:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8007bd0 <__ieee754_powf+0x41c>
 8007b36:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007b3a:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8007b3e:	eef4 6ac7 	vcmpe.f32	s13, s14
 8007b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b46:	f73f af29 	bgt.w	800799c <__ieee754_powf+0x1e8>
 8007b4a:	2386      	movs	r3, #134	@ 0x86
 8007b4c:	e048      	b.n	8007be0 <__ieee754_powf+0x42c>
 8007b4e:	4a21      	ldr	r2, [pc, #132]	@ (8007bd4 <__ieee754_powf+0x420>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d907      	bls.n	8007b64 <__ieee754_powf+0x3b0>
 8007b54:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8007b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b5c:	bf4c      	ite	mi
 8007b5e:	2001      	movmi	r0, #1
 8007b60:	2000      	movpl	r0, #0
 8007b62:	e6c7      	b.n	80078f4 <__ieee754_powf+0x140>
 8007b64:	d138      	bne.n	8007bd8 <__ieee754_powf+0x424>
 8007b66:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007b6a:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8007b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b72:	dbea      	blt.n	8007b4a <__ieee754_powf+0x396>
 8007b74:	e7ee      	b.n	8007b54 <__ieee754_powf+0x3a0>
 8007b76:	bf00      	nop
 8007b78:	00000000 	.word	0x00000000
 8007b7c:	3f7ffff3 	.word	0x3f7ffff3
 8007b80:	3f800007 	.word	0x3f800007
 8007b84:	3eaaaaab 	.word	0x3eaaaaab
 8007b88:	3fb8aa00 	.word	0x3fb8aa00
 8007b8c:	3fb8aa3b 	.word	0x3fb8aa3b
 8007b90:	36eca570 	.word	0x36eca570
 8007b94:	4b800000 	.word	0x4b800000
 8007b98:	001cc471 	.word	0x001cc471
 8007b9c:	005db3d6 	.word	0x005db3d6
 8007ba0:	080084ac 	.word	0x080084ac
 8007ba4:	fffff000 	.word	0xfffff000
 8007ba8:	3e6c3255 	.word	0x3e6c3255
 8007bac:	3e53f142 	.word	0x3e53f142
 8007bb0:	3e8ba305 	.word	0x3e8ba305
 8007bb4:	3edb6db7 	.word	0x3edb6db7
 8007bb8:	3f19999a 	.word	0x3f19999a
 8007bbc:	0800849c 	.word	0x0800849c
 8007bc0:	3f76384f 	.word	0x3f76384f
 8007bc4:	3f763800 	.word	0x3f763800
 8007bc8:	369dc3a0 	.word	0x369dc3a0
 8007bcc:	080084a4 	.word	0x080084a4
 8007bd0:	3338aa3c 	.word	0x3338aa3c
 8007bd4:	43160000 	.word	0x43160000
 8007bd8:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8007bdc:	d96f      	bls.n	8007cbe <__ieee754_powf+0x50a>
 8007bde:	15db      	asrs	r3, r3, #23
 8007be0:	3b7e      	subs	r3, #126	@ 0x7e
 8007be2:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8007be6:	4118      	asrs	r0, r3
 8007be8:	4408      	add	r0, r1
 8007bea:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8007bee:	4a4e      	ldr	r2, [pc, #312]	@ (8007d28 <__ieee754_powf+0x574>)
 8007bf0:	3b7f      	subs	r3, #127	@ 0x7f
 8007bf2:	411a      	asrs	r2, r3
 8007bf4:	4002      	ands	r2, r0
 8007bf6:	ee07 2a10 	vmov	s14, r2
 8007bfa:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8007bfe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8007c02:	f1c3 0317 	rsb	r3, r3, #23
 8007c06:	4118      	asrs	r0, r3
 8007c08:	2900      	cmp	r1, #0
 8007c0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007c0e:	bfb8      	it	lt
 8007c10:	4240      	neglt	r0, r0
 8007c12:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8007c16:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8007d2c <__ieee754_powf+0x578>
 8007c1a:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8007d30 <__ieee754_powf+0x57c>
 8007c1e:	ee16 3a90 	vmov	r3, s13
 8007c22:	f36f 030b 	bfc	r3, #0, #12
 8007c26:	ee06 3a90 	vmov	s13, r3
 8007c2a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007c2e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8007c32:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8007c36:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8007d34 <__ieee754_powf+0x580>
 8007c3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007c3e:	eee0 7a87 	vfma.f32	s15, s1, s14
 8007c42:	eeb0 7a67 	vmov.f32	s14, s15
 8007c46:	eea6 7a86 	vfma.f32	s14, s13, s12
 8007c4a:	eef0 5a47 	vmov.f32	s11, s14
 8007c4e:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8007c52:	ee67 6a07 	vmul.f32	s13, s14, s14
 8007c56:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8007c5a:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8007d38 <__ieee754_powf+0x584>
 8007c5e:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8007d3c <__ieee754_powf+0x588>
 8007c62:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8007c66:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8007d40 <__ieee754_powf+0x58c>
 8007c6a:	eee6 5a26 	vfma.f32	s11, s12, s13
 8007c6e:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8007d44 <__ieee754_powf+0x590>
 8007c72:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8007c76:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007d48 <__ieee754_powf+0x594>
 8007c7a:	eee6 5a26 	vfma.f32	s11, s12, s13
 8007c7e:	eeb0 6a47 	vmov.f32	s12, s14
 8007c82:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8007c86:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8007c8a:	ee67 5a06 	vmul.f32	s11, s14, s12
 8007c8e:	ee36 6a66 	vsub.f32	s12, s12, s13
 8007c92:	eee7 7a27 	vfma.f32	s15, s14, s15
 8007c96:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8007c9a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007c9e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007ca2:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007ca6:	ee10 3a10 	vmov	r3, s0
 8007caa:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8007cae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007cb2:	da06      	bge.n	8007cc2 <__ieee754_powf+0x50e>
 8007cb4:	f000 f920 	bl	8007ef8 <scalbnf>
 8007cb8:	ee20 0a08 	vmul.f32	s0, s0, s16
 8007cbc:	e592      	b.n	80077e4 <__ieee754_powf+0x30>
 8007cbe:	2000      	movs	r0, #0
 8007cc0:	e7a7      	b.n	8007c12 <__ieee754_powf+0x45e>
 8007cc2:	ee00 3a10 	vmov	s0, r3
 8007cc6:	e7f7      	b.n	8007cb8 <__ieee754_powf+0x504>
 8007cc8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8007ccc:	e58a      	b.n	80077e4 <__ieee754_powf+0x30>
 8007cce:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8007d4c <__ieee754_powf+0x598>
 8007cd2:	e587      	b.n	80077e4 <__ieee754_powf+0x30>
 8007cd4:	eeb0 0a48 	vmov.f32	s0, s16
 8007cd8:	e584      	b.n	80077e4 <__ieee754_powf+0x30>
 8007cda:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8007cde:	f43f adbb 	beq.w	8007858 <__ieee754_powf+0xa4>
 8007ce2:	2502      	movs	r5, #2
 8007ce4:	eeb0 0a48 	vmov.f32	s0, s16
 8007ce8:	f7ff fbc9 	bl	800747e <fabsf>
 8007cec:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8007cf0:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8007cf4:	4647      	mov	r7, r8
 8007cf6:	d003      	beq.n	8007d00 <__ieee754_powf+0x54c>
 8007cf8:	f1b8 0f00 	cmp.w	r8, #0
 8007cfc:	f47f addb 	bne.w	80078b6 <__ieee754_powf+0x102>
 8007d00:	2c00      	cmp	r4, #0
 8007d02:	bfbc      	itt	lt
 8007d04:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8007d08:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8007d0c:	2e00      	cmp	r6, #0
 8007d0e:	f6bf ad69 	bge.w	80077e4 <__ieee754_powf+0x30>
 8007d12:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8007d16:	ea58 0805 	orrs.w	r8, r8, r5
 8007d1a:	f47f adc7 	bne.w	80078ac <__ieee754_powf+0xf8>
 8007d1e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8007d22:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8007d26:	e55d      	b.n	80077e4 <__ieee754_powf+0x30>
 8007d28:	ff800000 	.word	0xff800000
 8007d2c:	3f317218 	.word	0x3f317218
 8007d30:	3f317200 	.word	0x3f317200
 8007d34:	35bfbe8c 	.word	0x35bfbe8c
 8007d38:	b5ddea0e 	.word	0xb5ddea0e
 8007d3c:	3331bb4c 	.word	0x3331bb4c
 8007d40:	388ab355 	.word	0x388ab355
 8007d44:	bb360b61 	.word	0xbb360b61
 8007d48:	3e2aaaab 	.word	0x3e2aaaab
 8007d4c:	00000000 	.word	0x00000000

08007d50 <atanf>:
 8007d50:	b538      	push	{r3, r4, r5, lr}
 8007d52:	ee10 5a10 	vmov	r5, s0
 8007d56:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8007d5a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8007d5e:	eef0 7a40 	vmov.f32	s15, s0
 8007d62:	d310      	bcc.n	8007d86 <atanf+0x36>
 8007d64:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8007d68:	d904      	bls.n	8007d74 <atanf+0x24>
 8007d6a:	ee70 7a00 	vadd.f32	s15, s0, s0
 8007d6e:	eeb0 0a67 	vmov.f32	s0, s15
 8007d72:	bd38      	pop	{r3, r4, r5, pc}
 8007d74:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8007eac <atanf+0x15c>
 8007d78:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8007eb0 <atanf+0x160>
 8007d7c:	2d00      	cmp	r5, #0
 8007d7e:	bfc8      	it	gt
 8007d80:	eef0 7a47 	vmovgt.f32	s15, s14
 8007d84:	e7f3      	b.n	8007d6e <atanf+0x1e>
 8007d86:	4b4b      	ldr	r3, [pc, #300]	@ (8007eb4 <atanf+0x164>)
 8007d88:	429c      	cmp	r4, r3
 8007d8a:	d810      	bhi.n	8007dae <atanf+0x5e>
 8007d8c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8007d90:	d20a      	bcs.n	8007da8 <atanf+0x58>
 8007d92:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8007eb8 <atanf+0x168>
 8007d96:	ee30 7a07 	vadd.f32	s14, s0, s14
 8007d9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d9e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8007da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007da6:	dce2      	bgt.n	8007d6e <atanf+0x1e>
 8007da8:	f04f 33ff 	mov.w	r3, #4294967295
 8007dac:	e013      	b.n	8007dd6 <atanf+0x86>
 8007dae:	f7ff fb66 	bl	800747e <fabsf>
 8007db2:	4b42      	ldr	r3, [pc, #264]	@ (8007ebc <atanf+0x16c>)
 8007db4:	429c      	cmp	r4, r3
 8007db6:	d84f      	bhi.n	8007e58 <atanf+0x108>
 8007db8:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8007dbc:	429c      	cmp	r4, r3
 8007dbe:	d841      	bhi.n	8007e44 <atanf+0xf4>
 8007dc0:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8007dc4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8007dc8:	eea0 7a27 	vfma.f32	s14, s0, s15
 8007dcc:	2300      	movs	r3, #0
 8007dce:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007dd2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007dd6:	1c5a      	adds	r2, r3, #1
 8007dd8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8007ddc:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8007ec0 <atanf+0x170>
 8007de0:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8007ec4 <atanf+0x174>
 8007de4:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8007ec8 <atanf+0x178>
 8007de8:	ee66 6a06 	vmul.f32	s13, s12, s12
 8007dec:	eee6 5a87 	vfma.f32	s11, s13, s14
 8007df0:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8007ecc <atanf+0x17c>
 8007df4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007df8:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8007ed0 <atanf+0x180>
 8007dfc:	eee7 5a26 	vfma.f32	s11, s14, s13
 8007e00:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8007ed4 <atanf+0x184>
 8007e04:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007e08:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007ed8 <atanf+0x188>
 8007e0c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8007e10:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8007edc <atanf+0x18c>
 8007e14:	eea6 5a87 	vfma.f32	s10, s13, s14
 8007e18:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8007ee0 <atanf+0x190>
 8007e1c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8007e20:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8007ee4 <atanf+0x194>
 8007e24:	eea7 5a26 	vfma.f32	s10, s14, s13
 8007e28:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8007ee8 <atanf+0x198>
 8007e2c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8007e30:	ee27 7a26 	vmul.f32	s14, s14, s13
 8007e34:	eea5 7a86 	vfma.f32	s14, s11, s12
 8007e38:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007e3c:	d121      	bne.n	8007e82 <atanf+0x132>
 8007e3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007e42:	e794      	b.n	8007d6e <atanf+0x1e>
 8007e44:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8007e48:	ee30 7a67 	vsub.f32	s14, s0, s15
 8007e4c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007e50:	2301      	movs	r3, #1
 8007e52:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007e56:	e7be      	b.n	8007dd6 <atanf+0x86>
 8007e58:	4b24      	ldr	r3, [pc, #144]	@ (8007eec <atanf+0x19c>)
 8007e5a:	429c      	cmp	r4, r3
 8007e5c:	d80b      	bhi.n	8007e76 <atanf+0x126>
 8007e5e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8007e62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e66:	eea0 7a27 	vfma.f32	s14, s0, s15
 8007e6a:	2302      	movs	r3, #2
 8007e6c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8007e70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e74:	e7af      	b.n	8007dd6 <atanf+0x86>
 8007e76:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8007e7a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007e7e:	2303      	movs	r3, #3
 8007e80:	e7a9      	b.n	8007dd6 <atanf+0x86>
 8007e82:	4a1b      	ldr	r2, [pc, #108]	@ (8007ef0 <atanf+0x1a0>)
 8007e84:	491b      	ldr	r1, [pc, #108]	@ (8007ef4 <atanf+0x1a4>)
 8007e86:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8007e8a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8007e8e:	edd3 6a00 	vldr	s13, [r3]
 8007e92:	ee37 7a66 	vsub.f32	s14, s14, s13
 8007e96:	2d00      	cmp	r5, #0
 8007e98:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007e9c:	edd2 7a00 	vldr	s15, [r2]
 8007ea0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007ea4:	bfb8      	it	lt
 8007ea6:	eef1 7a67 	vneglt.f32	s15, s15
 8007eaa:	e760      	b.n	8007d6e <atanf+0x1e>
 8007eac:	bfc90fdb 	.word	0xbfc90fdb
 8007eb0:	3fc90fdb 	.word	0x3fc90fdb
 8007eb4:	3edfffff 	.word	0x3edfffff
 8007eb8:	7149f2ca 	.word	0x7149f2ca
 8007ebc:	3f97ffff 	.word	0x3f97ffff
 8007ec0:	3c8569d7 	.word	0x3c8569d7
 8007ec4:	3d4bda59 	.word	0x3d4bda59
 8007ec8:	bd6ef16b 	.word	0xbd6ef16b
 8007ecc:	3d886b35 	.word	0x3d886b35
 8007ed0:	3dba2e6e 	.word	0x3dba2e6e
 8007ed4:	3e124925 	.word	0x3e124925
 8007ed8:	3eaaaaab 	.word	0x3eaaaaab
 8007edc:	bd15a221 	.word	0xbd15a221
 8007ee0:	bd9d8795 	.word	0xbd9d8795
 8007ee4:	bde38e38 	.word	0xbde38e38
 8007ee8:	be4ccccd 	.word	0xbe4ccccd
 8007eec:	401bffff 	.word	0x401bffff
 8007ef0:	080084c4 	.word	0x080084c4
 8007ef4:	080084b4 	.word	0x080084b4

08007ef8 <scalbnf>:
 8007ef8:	ee10 3a10 	vmov	r3, s0
 8007efc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8007f00:	d02b      	beq.n	8007f5a <scalbnf+0x62>
 8007f02:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8007f06:	d302      	bcc.n	8007f0e <scalbnf+0x16>
 8007f08:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007f0c:	4770      	bx	lr
 8007f0e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8007f12:	d123      	bne.n	8007f5c <scalbnf+0x64>
 8007f14:	4b24      	ldr	r3, [pc, #144]	@ (8007fa8 <scalbnf+0xb0>)
 8007f16:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8007fac <scalbnf+0xb4>
 8007f1a:	4298      	cmp	r0, r3
 8007f1c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007f20:	db17      	blt.n	8007f52 <scalbnf+0x5a>
 8007f22:	ee10 3a10 	vmov	r3, s0
 8007f26:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007f2a:	3a19      	subs	r2, #25
 8007f2c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8007f30:	4288      	cmp	r0, r1
 8007f32:	dd15      	ble.n	8007f60 <scalbnf+0x68>
 8007f34:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8007fb0 <scalbnf+0xb8>
 8007f38:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8007fb4 <scalbnf+0xbc>
 8007f3c:	ee10 3a10 	vmov	r3, s0
 8007f40:	eeb0 7a67 	vmov.f32	s14, s15
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	bfb8      	it	lt
 8007f48:	eef0 7a66 	vmovlt.f32	s15, s13
 8007f4c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8007f50:	4770      	bx	lr
 8007f52:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007fb8 <scalbnf+0xc0>
 8007f56:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007f5a:	4770      	bx	lr
 8007f5c:	0dd2      	lsrs	r2, r2, #23
 8007f5e:	e7e5      	b.n	8007f2c <scalbnf+0x34>
 8007f60:	4410      	add	r0, r2
 8007f62:	28fe      	cmp	r0, #254	@ 0xfe
 8007f64:	dce6      	bgt.n	8007f34 <scalbnf+0x3c>
 8007f66:	2800      	cmp	r0, #0
 8007f68:	dd06      	ble.n	8007f78 <scalbnf+0x80>
 8007f6a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007f6e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8007f72:	ee00 3a10 	vmov	s0, r3
 8007f76:	4770      	bx	lr
 8007f78:	f110 0f16 	cmn.w	r0, #22
 8007f7c:	da09      	bge.n	8007f92 <scalbnf+0x9a>
 8007f7e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8007fb8 <scalbnf+0xc0>
 8007f82:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8007fbc <scalbnf+0xc4>
 8007f86:	ee10 3a10 	vmov	r3, s0
 8007f8a:	eeb0 7a67 	vmov.f32	s14, s15
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	e7d9      	b.n	8007f46 <scalbnf+0x4e>
 8007f92:	3019      	adds	r0, #25
 8007f94:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007f98:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8007f9c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8007fc0 <scalbnf+0xc8>
 8007fa0:	ee07 3a90 	vmov	s15, r3
 8007fa4:	e7d7      	b.n	8007f56 <scalbnf+0x5e>
 8007fa6:	bf00      	nop
 8007fa8:	ffff3cb0 	.word	0xffff3cb0
 8007fac:	4c000000 	.word	0x4c000000
 8007fb0:	7149f2ca 	.word	0x7149f2ca
 8007fb4:	f149f2ca 	.word	0xf149f2ca
 8007fb8:	0da24260 	.word	0x0da24260
 8007fbc:	8da24260 	.word	0x8da24260
 8007fc0:	33000000 	.word	0x33000000

08007fc4 <with_errnof>:
 8007fc4:	b510      	push	{r4, lr}
 8007fc6:	ed2d 8b02 	vpush	{d8}
 8007fca:	eeb0 8a40 	vmov.f32	s16, s0
 8007fce:	4604      	mov	r4, r0
 8007fd0:	f7fd fb90 	bl	80056f4 <__errno>
 8007fd4:	eeb0 0a48 	vmov.f32	s0, s16
 8007fd8:	ecbd 8b02 	vpop	{d8}
 8007fdc:	6004      	str	r4, [r0, #0]
 8007fde:	bd10      	pop	{r4, pc}

08007fe0 <xflowf>:
 8007fe0:	b130      	cbz	r0, 8007ff0 <xflowf+0x10>
 8007fe2:	eef1 7a40 	vneg.f32	s15, s0
 8007fe6:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007fea:	2022      	movs	r0, #34	@ 0x22
 8007fec:	f7ff bfea 	b.w	8007fc4 <with_errnof>
 8007ff0:	eef0 7a40 	vmov.f32	s15, s0
 8007ff4:	e7f7      	b.n	8007fe6 <xflowf+0x6>
	...

08007ff8 <__math_uflowf>:
 8007ff8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008000 <__math_uflowf+0x8>
 8007ffc:	f7ff bff0 	b.w	8007fe0 <xflowf>
 8008000:	10000000 	.word	0x10000000

08008004 <__math_oflowf>:
 8008004:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800800c <__math_oflowf+0x8>
 8008008:	f7ff bfea 	b.w	8007fe0 <xflowf>
 800800c:	70000000 	.word	0x70000000

08008010 <__ieee754_sqrtf>:
 8008010:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008014:	4770      	bx	lr
	...

08008018 <_init>:
 8008018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800801a:	bf00      	nop
 800801c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800801e:	bc08      	pop	{r3}
 8008020:	469e      	mov	lr, r3
 8008022:	4770      	bx	lr

08008024 <_fini>:
 8008024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008026:	bf00      	nop
 8008028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800802a:	bc08      	pop	{r3}
 800802c:	469e      	mov	lr, r3
 800802e:	4770      	bx	lr
