// Seed: 1599277622
module module_0 (
    output supply0 id_0
);
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    output wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    output wire id_6,
    output tri0 id_7
);
  assign id_6 = -1;
  assign id_3 = id_4;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd81
) (
    output tri  id_0
    , id_6,
    input  wor  id_1,
    output tri  id_2,
    input  wor  id_3,
    input  wand _id_4
);
  wire [id_4 : 1] id_7[1 : ~  ~  id_4];
  wire id_8;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
