

================================================================
== Vitis HLS Report for 'conv2_single_from_c1'
================================================================
* Date:           Tue Oct 28 14:00:51 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      522|      522|  5.220 us|  5.220 us|  522|  522|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %n2"   --->   Operation 6 'read' 'n2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc_1_loc = alloca i64 1"   --->   Operation 7 'alloca' 'acc_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wrow_loc = alloca i64 1"   --->   Operation 8 'alloca' 'wrow_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%wrow_1_loc = alloca i64 1"   --->   Operation 9 'alloca' 'wrow_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%wrow_2_loc = alloca i64 1"   --->   Operation 10 'alloca' 'wrow_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%wrow_3_loc = alloca i64 1"   --->   Operation 11 'alloca' 'wrow_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%wrow_4_loc = alloca i64 1"   --->   Operation 12 'alloca' 'wrow_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%wrow_5_loc = alloca i64 1"   --->   Operation 13 'alloca' 'wrow_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%wrow_6_loc = alloca i64 1"   --->   Operation 14 'alloca' 'wrow_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%wrow_7_loc = alloca i64 1"   --->   Operation 15 'alloca' 'wrow_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wrow_8_loc = alloca i64 1"   --->   Operation 16 'alloca' 'wrow_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%wrow_9_loc = alloca i64 1"   --->   Operation 17 'alloca' 'wrow_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%wrow_10_loc = alloca i64 1"   --->   Operation 18 'alloca' 'wrow_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%wrow_11_loc = alloca i64 1"   --->   Operation 19 'alloca' 'wrow_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%wrow_12_loc = alloca i64 1"   --->   Operation 20 'alloca' 'wrow_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%wrow_13_loc = alloca i64 1"   --->   Operation 21 'alloca' 'wrow_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wrow_14_loc = alloca i64 1"   --->   Operation 22 'alloca' 'wrow_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wrow_15_loc = alloca i64 1"   --->   Operation 23 'alloca' 'wrow_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wrow_16_loc = alloca i64 1"   --->   Operation 24 'alloca' 'wrow_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%wrow_17_loc = alloca i64 1"   --->   Operation 25 'alloca' 'wrow_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%wrow_18_loc = alloca i64 1"   --->   Operation 26 'alloca' 'wrow_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%wrow_19_loc = alloca i64 1"   --->   Operation 27 'alloca' 'wrow_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%wrow_20_loc = alloca i64 1"   --->   Operation 28 'alloca' 'wrow_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%wrow_21_loc = alloca i64 1"   --->   Operation 29 'alloca' 'wrow_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%wrow_22_loc = alloca i64 1"   --->   Operation 30 'alloca' 'wrow_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%wrow_23_loc = alloca i64 1"   --->   Operation 31 'alloca' 'wrow_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%wrow_24_loc = alloca i64 1"   --->   Operation 32 'alloca' 'wrow_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%wrow_25_loc = alloca i64 1"   --->   Operation 33 'alloca' 'wrow_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%wrow_26_loc = alloca i64 1"   --->   Operation 34 'alloca' 'wrow_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%wrow_27_loc = alloca i64 1"   --->   Operation 35 'alloca' 'wrow_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%wrow_28_loc = alloca i64 1"   --->   Operation 36 'alloca' 'wrow_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%wrow_29_loc = alloca i64 1"   --->   Operation 37 'alloca' 'wrow_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%wrow_30_loc = alloca i64 1"   --->   Operation 38 'alloca' 'wrow_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%wrow_31_loc = alloca i64 1"   --->   Operation 39 'alloca' 'wrow_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%wrow_32_loc = alloca i64 1"   --->   Operation 40 'alloca' 'wrow_32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%wrow_33_loc = alloca i64 1"   --->   Operation 41 'alloca' 'wrow_33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%wrow_34_loc = alloca i64 1"   --->   Operation 42 'alloca' 'wrow_34_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%wrow_35_loc = alloca i64 1"   --->   Operation 43 'alloca' 'wrow_35_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%wrow_36_loc = alloca i64 1"   --->   Operation 44 'alloca' 'wrow_36_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%wrow_37_loc = alloca i64 1"   --->   Operation 45 'alloca' 'wrow_37_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%wrow_38_loc = alloca i64 1"   --->   Operation 46 'alloca' 'wrow_38_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%wrow_39_loc = alloca i64 1"   --->   Operation 47 'alloca' 'wrow_39_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%wrow_40_loc = alloca i64 1"   --->   Operation 48 'alloca' 'wrow_40_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%wrow_41_loc = alloca i64 1"   --->   Operation 49 'alloca' 'wrow_41_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%wrow_42_loc = alloca i64 1"   --->   Operation 50 'alloca' 'wrow_42_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%wrow_43_loc = alloca i64 1"   --->   Operation 51 'alloca' 'wrow_43_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%wrow_44_loc = alloca i64 1"   --->   Operation 52 'alloca' 'wrow_44_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%wrow_45_loc = alloca i64 1"   --->   Operation 53 'alloca' 'wrow_45_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%wrow_46_loc = alloca i64 1"   --->   Operation 54 'alloca' 'wrow_46_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%wrow_47_loc = alloca i64 1"   --->   Operation 55 'alloca' 'wrow_47_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%wrow_48_loc = alloca i64 1"   --->   Operation 56 'alloca' 'wrow_48_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%wrow_49_loc = alloca i64 1"   --->   Operation 57 'alloca' 'wrow_49_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%wrow_50_loc = alloca i64 1"   --->   Operation 58 'alloca' 'wrow_50_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%wrow_51_loc = alloca i64 1"   --->   Operation 59 'alloca' 'wrow_51_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%wrow_52_loc = alloca i64 1"   --->   Operation 60 'alloca' 'wrow_52_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%wrow_53_loc = alloca i64 1"   --->   Operation 61 'alloca' 'wrow_53_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%wrow_54_loc = alloca i64 1"   --->   Operation 62 'alloca' 'wrow_54_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%wrow_55_loc = alloca i64 1"   --->   Operation 63 'alloca' 'wrow_55_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%wrow_56_loc = alloca i64 1"   --->   Operation 64 'alloca' 'wrow_56_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%wrow_57_loc = alloca i64 1"   --->   Operation 65 'alloca' 'wrow_57_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%wrow_58_loc = alloca i64 1"   --->   Operation 66 'alloca' 'wrow_58_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%wrow_59_loc = alloca i64 1"   --->   Operation 67 'alloca' 'wrow_59_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%wrow_60_loc = alloca i64 1"   --->   Operation 68 'alloca' 'wrow_60_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%wrow_61_loc = alloca i64 1"   --->   Operation 69 'alloca' 'wrow_61_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%wrow_62_loc = alloca i64 1"   --->   Operation 70 'alloca' 'wrow_62_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%wrow_63_loc = alloca i64 1"   --->   Operation 71 'alloca' 'wrow_63_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %n2_read, i6 0" [src/srcnn.cpp:103]   --->   Operation 72 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (2.03ns)   --->   "%call_ln103 = call void @conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1, i11 %tmp, i32 %conv2_weights, i32 %wrow_63_loc, i32 %wrow_62_loc, i32 %wrow_61_loc, i32 %wrow_60_loc, i32 %wrow_59_loc, i32 %wrow_58_loc, i32 %wrow_57_loc, i32 %wrow_56_loc, i32 %wrow_55_loc, i32 %wrow_54_loc, i32 %wrow_53_loc, i32 %wrow_52_loc, i32 %wrow_51_loc, i32 %wrow_50_loc, i32 %wrow_49_loc, i32 %wrow_48_loc, i32 %wrow_47_loc, i32 %wrow_46_loc, i32 %wrow_45_loc, i32 %wrow_44_loc, i32 %wrow_43_loc, i32 %wrow_42_loc, i32 %wrow_41_loc, i32 %wrow_40_loc, i32 %wrow_39_loc, i32 %wrow_38_loc, i32 %wrow_37_loc, i32 %wrow_36_loc, i32 %wrow_35_loc, i32 %wrow_34_loc, i32 %wrow_33_loc, i32 %wrow_32_loc, i32 %wrow_31_loc, i32 %wrow_30_loc, i32 %wrow_29_loc, i32 %wrow_28_loc, i32 %wrow_27_loc, i32 %wrow_26_loc, i32 %wrow_25_loc, i32 %wrow_24_loc, i32 %wrow_23_loc, i32 %wrow_22_loc, i32 %wrow_21_loc, i32 %wrow_20_loc, i32 %wrow_19_loc, i32 %wrow_18_loc, i32 %wrow_17_loc, i32 %wrow_16_loc, i32 %wrow_15_loc, i32 %wrow_14_loc, i32 %wrow_13_loc, i32 %wrow_12_loc, i32 %wrow_11_loc, i32 %wrow_10_loc, i32 %wrow_9_loc, i32 %wrow_8_loc, i32 %wrow_7_loc, i32 %wrow_6_loc, i32 %wrow_5_loc, i32 %wrow_4_loc, i32 %wrow_3_loc, i32 %wrow_2_loc, i32 %wrow_1_loc, i32 %wrow_loc" [src/srcnn.cpp:103]   --->   Operation 73 'call' 'call_ln103' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%idxprom = zext i5 %n2_read"   --->   Operation 74 'zext' 'idxprom' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (1.20ns)   --->   "%call_ln103 = call void @conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1, i11 %tmp, i32 %conv2_weights, i32 %wrow_63_loc, i32 %wrow_62_loc, i32 %wrow_61_loc, i32 %wrow_60_loc, i32 %wrow_59_loc, i32 %wrow_58_loc, i32 %wrow_57_loc, i32 %wrow_56_loc, i32 %wrow_55_loc, i32 %wrow_54_loc, i32 %wrow_53_loc, i32 %wrow_52_loc, i32 %wrow_51_loc, i32 %wrow_50_loc, i32 %wrow_49_loc, i32 %wrow_48_loc, i32 %wrow_47_loc, i32 %wrow_46_loc, i32 %wrow_45_loc, i32 %wrow_44_loc, i32 %wrow_43_loc, i32 %wrow_42_loc, i32 %wrow_41_loc, i32 %wrow_40_loc, i32 %wrow_39_loc, i32 %wrow_38_loc, i32 %wrow_37_loc, i32 %wrow_36_loc, i32 %wrow_35_loc, i32 %wrow_34_loc, i32 %wrow_33_loc, i32 %wrow_32_loc, i32 %wrow_31_loc, i32 %wrow_30_loc, i32 %wrow_29_loc, i32 %wrow_28_loc, i32 %wrow_27_loc, i32 %wrow_26_loc, i32 %wrow_25_loc, i32 %wrow_24_loc, i32 %wrow_23_loc, i32 %wrow_22_loc, i32 %wrow_21_loc, i32 %wrow_20_loc, i32 %wrow_19_loc, i32 %wrow_18_loc, i32 %wrow_17_loc, i32 %wrow_16_loc, i32 %wrow_15_loc, i32 %wrow_14_loc, i32 %wrow_13_loc, i32 %wrow_12_loc, i32 %wrow_11_loc, i32 %wrow_10_loc, i32 %wrow_9_loc, i32 %wrow_8_loc, i32 %wrow_7_loc, i32 %wrow_6_loc, i32 %wrow_5_loc, i32 %wrow_4_loc, i32 %wrow_3_loc, i32 %wrow_2_loc, i32 %wrow_1_loc, i32 %wrow_loc" [src/srcnn.cpp:103]   --->   Operation 75 'call' 'call_ln103' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %idxprom" [src/srcnn.cpp:107]   --->   Operation 76 'getelementptr' 'conv2_biases_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/srcnn.cpp:107]   --->   Operation 77 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 2.09>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%wrow_63_loc_load = load i32 %wrow_63_loc"   --->   Operation 78 'load' 'wrow_63_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%wrow_62_loc_load = load i32 %wrow_62_loc"   --->   Operation 79 'load' 'wrow_62_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%wrow_61_loc_load = load i32 %wrow_61_loc"   --->   Operation 80 'load' 'wrow_61_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%wrow_60_loc_load = load i32 %wrow_60_loc"   --->   Operation 81 'load' 'wrow_60_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%wrow_59_loc_load = load i32 %wrow_59_loc"   --->   Operation 82 'load' 'wrow_59_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%wrow_58_loc_load = load i32 %wrow_58_loc"   --->   Operation 83 'load' 'wrow_58_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%wrow_57_loc_load = load i32 %wrow_57_loc"   --->   Operation 84 'load' 'wrow_57_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%wrow_56_loc_load = load i32 %wrow_56_loc"   --->   Operation 85 'load' 'wrow_56_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%wrow_55_loc_load = load i32 %wrow_55_loc"   --->   Operation 86 'load' 'wrow_55_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%wrow_54_loc_load = load i32 %wrow_54_loc"   --->   Operation 87 'load' 'wrow_54_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%wrow_53_loc_load = load i32 %wrow_53_loc"   --->   Operation 88 'load' 'wrow_53_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%wrow_52_loc_load = load i32 %wrow_52_loc"   --->   Operation 89 'load' 'wrow_52_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%wrow_51_loc_load = load i32 %wrow_51_loc"   --->   Operation 90 'load' 'wrow_51_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%wrow_50_loc_load = load i32 %wrow_50_loc"   --->   Operation 91 'load' 'wrow_50_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%wrow_49_loc_load = load i32 %wrow_49_loc"   --->   Operation 92 'load' 'wrow_49_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%wrow_48_loc_load = load i32 %wrow_48_loc"   --->   Operation 93 'load' 'wrow_48_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%wrow_47_loc_load = load i32 %wrow_47_loc"   --->   Operation 94 'load' 'wrow_47_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%wrow_46_loc_load = load i32 %wrow_46_loc"   --->   Operation 95 'load' 'wrow_46_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%wrow_45_loc_load = load i32 %wrow_45_loc"   --->   Operation 96 'load' 'wrow_45_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%wrow_44_loc_load = load i32 %wrow_44_loc"   --->   Operation 97 'load' 'wrow_44_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%wrow_43_loc_load = load i32 %wrow_43_loc"   --->   Operation 98 'load' 'wrow_43_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%wrow_42_loc_load = load i32 %wrow_42_loc"   --->   Operation 99 'load' 'wrow_42_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%wrow_41_loc_load = load i32 %wrow_41_loc"   --->   Operation 100 'load' 'wrow_41_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%wrow_40_loc_load = load i32 %wrow_40_loc"   --->   Operation 101 'load' 'wrow_40_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%wrow_39_loc_load = load i32 %wrow_39_loc"   --->   Operation 102 'load' 'wrow_39_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%wrow_38_loc_load = load i32 %wrow_38_loc"   --->   Operation 103 'load' 'wrow_38_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%wrow_37_loc_load = load i32 %wrow_37_loc"   --->   Operation 104 'load' 'wrow_37_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%wrow_36_loc_load = load i32 %wrow_36_loc"   --->   Operation 105 'load' 'wrow_36_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%wrow_35_loc_load = load i32 %wrow_35_loc"   --->   Operation 106 'load' 'wrow_35_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%wrow_34_loc_load = load i32 %wrow_34_loc"   --->   Operation 107 'load' 'wrow_34_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%wrow_33_loc_load = load i32 %wrow_33_loc"   --->   Operation 108 'load' 'wrow_33_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%wrow_32_loc_load = load i32 %wrow_32_loc"   --->   Operation 109 'load' 'wrow_32_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%wrow_31_loc_load = load i32 %wrow_31_loc"   --->   Operation 110 'load' 'wrow_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%wrow_30_loc_load = load i32 %wrow_30_loc"   --->   Operation 111 'load' 'wrow_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%wrow_29_loc_load = load i32 %wrow_29_loc"   --->   Operation 112 'load' 'wrow_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%wrow_28_loc_load = load i32 %wrow_28_loc"   --->   Operation 113 'load' 'wrow_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%wrow_27_loc_load = load i32 %wrow_27_loc"   --->   Operation 114 'load' 'wrow_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%wrow_26_loc_load = load i32 %wrow_26_loc"   --->   Operation 115 'load' 'wrow_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%wrow_25_loc_load = load i32 %wrow_25_loc"   --->   Operation 116 'load' 'wrow_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%wrow_24_loc_load = load i32 %wrow_24_loc"   --->   Operation 117 'load' 'wrow_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%wrow_23_loc_load = load i32 %wrow_23_loc"   --->   Operation 118 'load' 'wrow_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%wrow_22_loc_load = load i32 %wrow_22_loc"   --->   Operation 119 'load' 'wrow_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%wrow_21_loc_load = load i32 %wrow_21_loc"   --->   Operation 120 'load' 'wrow_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%wrow_20_loc_load = load i32 %wrow_20_loc"   --->   Operation 121 'load' 'wrow_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%wrow_19_loc_load = load i32 %wrow_19_loc"   --->   Operation 122 'load' 'wrow_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%wrow_18_loc_load = load i32 %wrow_18_loc"   --->   Operation 123 'load' 'wrow_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%wrow_17_loc_load = load i32 %wrow_17_loc"   --->   Operation 124 'load' 'wrow_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%wrow_16_loc_load = load i32 %wrow_16_loc"   --->   Operation 125 'load' 'wrow_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%wrow_15_loc_load = load i32 %wrow_15_loc"   --->   Operation 126 'load' 'wrow_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%wrow_14_loc_load = load i32 %wrow_14_loc"   --->   Operation 127 'load' 'wrow_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%wrow_13_loc_load = load i32 %wrow_13_loc"   --->   Operation 128 'load' 'wrow_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%wrow_12_loc_load = load i32 %wrow_12_loc"   --->   Operation 129 'load' 'wrow_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%wrow_11_loc_load = load i32 %wrow_11_loc"   --->   Operation 130 'load' 'wrow_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%wrow_10_loc_load = load i32 %wrow_10_loc"   --->   Operation 131 'load' 'wrow_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%wrow_9_loc_load = load i32 %wrow_9_loc"   --->   Operation 132 'load' 'wrow_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%wrow_8_loc_load = load i32 %wrow_8_loc"   --->   Operation 133 'load' 'wrow_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%wrow_7_loc_load = load i32 %wrow_7_loc"   --->   Operation 134 'load' 'wrow_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%wrow_6_loc_load = load i32 %wrow_6_loc"   --->   Operation 135 'load' 'wrow_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%wrow_5_loc_load = load i32 %wrow_5_loc"   --->   Operation 136 'load' 'wrow_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%wrow_4_loc_load = load i32 %wrow_4_loc"   --->   Operation 137 'load' 'wrow_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%wrow_3_loc_load = load i32 %wrow_3_loc"   --->   Operation 138 'load' 'wrow_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%wrow_2_loc_load = load i32 %wrow_2_loc"   --->   Operation 139 'load' 'wrow_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%wrow_1_loc_load = load i32 %wrow_1_loc"   --->   Operation 140 'load' 'wrow_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%wrow_loc_load = load i32 %wrow_loc"   --->   Operation 141 'load' 'wrow_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/srcnn.cpp:107]   --->   Operation 142 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%acc = bitcast i32 %conv2_biases_load" [src/srcnn.cpp:107]   --->   Operation 143 'bitcast' 'acc' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [2/2] (0.85ns)   --->   "%call_ln107 = call void @conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2, i32 %acc, i32 %wrow_loc_load, i32 %wrow_1_loc_load, i32 %wrow_2_loc_load, i32 %wrow_3_loc_load, i32 %wrow_4_loc_load, i32 %wrow_5_loc_load, i32 %wrow_6_loc_load, i32 %wrow_7_loc_load, i32 %wrow_8_loc_load, i32 %wrow_9_loc_load, i32 %wrow_10_loc_load, i32 %wrow_11_loc_load, i32 %wrow_12_loc_load, i32 %wrow_13_loc_load, i32 %wrow_14_loc_load, i32 %wrow_15_loc_load, i32 %wrow_16_loc_load, i32 %wrow_17_loc_load, i32 %wrow_18_loc_load, i32 %wrow_19_loc_load, i32 %wrow_20_loc_load, i32 %wrow_21_loc_load, i32 %wrow_22_loc_load, i32 %wrow_23_loc_load, i32 %wrow_24_loc_load, i32 %wrow_25_loc_load, i32 %wrow_26_loc_load, i32 %wrow_27_loc_load, i32 %wrow_28_loc_load, i32 %wrow_29_loc_load, i32 %wrow_30_loc_load, i32 %wrow_31_loc_load, i32 %wrow_32_loc_load, i32 %wrow_33_loc_load, i32 %wrow_34_loc_load, i32 %wrow_35_loc_load, i32 %wrow_36_loc_load, i32 %wrow_37_loc_load, i32 %wrow_38_loc_load, i32 %wrow_39_loc_load, i32 %wrow_40_loc_load, i32 %wrow_41_loc_load, i32 %wrow_42_loc_load, i32 %wrow_43_loc_load, i32 %wrow_44_loc_load, i32 %wrow_45_loc_load, i32 %wrow_46_loc_load, i32 %wrow_47_loc_load, i32 %wrow_48_loc_load, i32 %wrow_49_loc_load, i32 %wrow_50_loc_load, i32 %wrow_51_loc_load, i32 %wrow_52_loc_load, i32 %wrow_53_loc_load, i32 %wrow_54_loc_load, i32 %wrow_55_loc_load, i32 %wrow_56_loc_load, i32 %wrow_57_loc_load, i32 %wrow_58_loc_load, i32 %wrow_59_loc_load, i32 %wrow_60_loc_load, i32 %wrow_61_loc_load, i32 %wrow_62_loc_load, i32 %wrow_63_loc_load, i32 %c1_vec, i32 %acc_1_loc" [src/srcnn.cpp:107]   --->   Operation 144 'call' 'call_ln107' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln107 = call void @conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2, i32 %acc, i32 %wrow_loc_load, i32 %wrow_1_loc_load, i32 %wrow_2_loc_load, i32 %wrow_3_loc_load, i32 %wrow_4_loc_load, i32 %wrow_5_loc_load, i32 %wrow_6_loc_load, i32 %wrow_7_loc_load, i32 %wrow_8_loc_load, i32 %wrow_9_loc_load, i32 %wrow_10_loc_load, i32 %wrow_11_loc_load, i32 %wrow_12_loc_load, i32 %wrow_13_loc_load, i32 %wrow_14_loc_load, i32 %wrow_15_loc_load, i32 %wrow_16_loc_load, i32 %wrow_17_loc_load, i32 %wrow_18_loc_load, i32 %wrow_19_loc_load, i32 %wrow_20_loc_load, i32 %wrow_21_loc_load, i32 %wrow_22_loc_load, i32 %wrow_23_loc_load, i32 %wrow_24_loc_load, i32 %wrow_25_loc_load, i32 %wrow_26_loc_load, i32 %wrow_27_loc_load, i32 %wrow_28_loc_load, i32 %wrow_29_loc_load, i32 %wrow_30_loc_load, i32 %wrow_31_loc_load, i32 %wrow_32_loc_load, i32 %wrow_33_loc_load, i32 %wrow_34_loc_load, i32 %wrow_35_loc_load, i32 %wrow_36_loc_load, i32 %wrow_37_loc_load, i32 %wrow_38_loc_load, i32 %wrow_39_loc_load, i32 %wrow_40_loc_load, i32 %wrow_41_loc_load, i32 %wrow_42_loc_load, i32 %wrow_43_loc_load, i32 %wrow_44_loc_load, i32 %wrow_45_loc_load, i32 %wrow_46_loc_load, i32 %wrow_47_loc_load, i32 %wrow_48_loc_load, i32 %wrow_49_loc_load, i32 %wrow_50_loc_load, i32 %wrow_51_loc_load, i32 %wrow_52_loc_load, i32 %wrow_53_loc_load, i32 %wrow_54_loc_load, i32 %wrow_55_loc_load, i32 %wrow_56_loc_load, i32 %wrow_57_loc_load, i32 %wrow_58_loc_load, i32 %wrow_59_loc_load, i32 %wrow_60_loc_load, i32 %wrow_61_loc_load, i32 %wrow_62_loc_load, i32 %wrow_63_loc_load, i32 %c1_vec, i32 %acc_1_loc" [src/srcnn.cpp:107]   --->   Operation 145 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%acc_1_loc_load = load i32 %acc_1_loc"   --->   Operation 148 'load' 'acc_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%data = bitcast i32 %acc_1_loc_load" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112]   --->   Operation 149 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%y_fp_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112]   --->   Operation 150 'partselect' 'y_fp_exp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%y_fp_sig = trunc i32 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:325->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112]   --->   Operation 151 'trunc' 'y_fp_sig' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.76ns)   --->   "%icmp_ln25 = icmp_eq  i8 %y_fp_exp, i8 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112]   --->   Operation 152 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.92ns)   --->   "%icmp_ln25_2 = icmp_eq  i23 %y_fp_sig, i23 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112]   --->   Operation 153 'icmp' 'icmp_ln25_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112]   --->   Operation 154 'and' 'and_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.76ns)   --->   "%icmp_ln18 = icmp_eq  i8 %y_fp_exp, i8 255" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:28->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112]   --->   Operation 155 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%xor_ln18 = xor i1 %icmp_ln25_2, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112]   --->   Operation 156 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (1.01ns)   --->   "%ymaggreater = icmp_sgt  i32 %data, i32 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112]   --->   Operation 157 'icmp' 'ymaggreater' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%res = select i1 %ymaggreater, i32 %acc_1_loc_load, i32 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112]   --->   Operation 158 'select' 'res' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %and_ln25, i32 %acc_1_loc_load, i32 %res" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112]   --->   Operation 159 'select' 'select_ln25' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%and_ln18 = and i1 %icmp_ln18, i1 %xor_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112]   --->   Operation 160 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_2 = select i1 %and_ln18, i32 0, i32 %select_ln25" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112]   --->   Operation 161 'select' 'res_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%ret_ln112 = ret i32 %res_2" [src/srcnn.cpp:112]   --->   Operation 162 'ret' 'ret_ln112' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.035ns
The critical path consists of the following:
	wire read operation ('n2_read') on port 'n2' [5]  (0.000 ns)
	'call' operation ('call_ln103', src/srcnn.cpp:103) to 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1' [75]  (2.035 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('conv2_biases_addr', src/srcnn.cpp:107) [140]  (0.000 ns)
	'load' operation ('conv2_biases_load', src/srcnn.cpp:107) on array 'conv2_biases' [141]  (1.237 ns)

 <State 3>: 2.091ns
The critical path consists of the following:
	'load' operation ('conv2_biases_load', src/srcnn.cpp:107) on array 'conv2_biases' [141]  (1.237 ns)
	'call' operation ('call_ln107', src/srcnn.cpp:107) to 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' [143]  (0.854 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.914ns
The critical path consists of the following:
	'load' operation ('acc_1_loc_load') on local variable 'acc_1_loc' [144]  (0.000 ns)
	'icmp' operation ('ymaggreater', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) [153]  (1.016 ns)
	'select' operation ('res', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) [154]  (0.000 ns)
	'select' operation ('select_ln25', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) [155]  (0.449 ns)
	'select' operation ('res', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) [157]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
