library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity lab3 is port(
	clk , reset : in std_logic;
	scl , sda : in std_logic;
	bp : in std_logic;
	out7seg0 , out7seg1 , out7seg2 , out7seg3 , out7seg4 , out7seg5 : out std_logic_vector (7 downto 0)
	);
end entity;

architecture arch of lab3 is
	
signal bcd0 , bcd1 , bcd2 , bcd3 , bcd4 , bcd5 : std_logic_vector(7 downto 0);

    component lacheze_lab3_qsys is
        port (
            clk_clk                              : in    std_logic                    := 'X'; -- clk
            opencores_i2c_0_export_0_scl_pad_io  : inout std_logic                    := 'X'; -- scl_pad_io
            opencores_i2c_0_export_0_sda_pad_io  : inout std_logic                    := 'X'; -- sda_pad_io
            pio0_7seg_external_connection_export : out   std_logic_vector(3 downto 0);        -- export
            pio1_7seg_external_connection_export : out   std_logic_vector(3 downto 0);        -- export
            pio2_7seg_external_connection_export : out   std_logic_vector(3 downto 0);        -- export
            pio4_7seg_external_connection_export : out   std_logic_vector(3 downto 0);        -- export
            pio5_7seg_external_connection_export : out   std_logic_vector(3 downto 0);        -- export
            piobp_external_connection_export     : in    std_logic                    := 'X'; -- export
            reset_reset_n                        : in    std_logic                    := 'X'; -- reset_n
            timer_0_irq_irq                      : out   std_logic;                           -- irq
            pio3_7seg_external_connection_export : out   std_logic_vector(3 downto 0)         -- export
        );
    end component lacheze_lab3_qsys;

begin

    u0 : component lacheze_lab3_qsys
        port map (
            clk_clk                              => CONNECTED_TO_clk_clk,                              --                           clk.clk
            opencores_i2c_0_export_0_scl_pad_io  => CONNECTED_TO_opencores_i2c_0_export_0_scl_pad_io,  --      opencores_i2c_0_export_0.scl_pad_io
            opencores_i2c_0_export_0_sda_pad_io  => CONNECTED_TO_opencores_i2c_0_export_0_sda_pad_io,  --                              .sda_pad_io
            pio0_7seg_external_connection_export => CONNECTED_TO_pio0_7seg_external_connection_export, -- pio0_7seg_external_connection.export
            pio1_7seg_external_connection_export => CONNECTED_TO_pio1_7seg_external_connection_export, -- pio1_7seg_external_connection.export
            pio2_7seg_external_connection_export => CONNECTED_TO_pio2_7seg_external_connection_export, -- pio2_7seg_external_connection.export
            pio4_7seg_external_connection_export => CONNECTED_TO_pio4_7seg_external_connection_export, -- pio4_7seg_external_connection.export
            pio5_7seg_external_connection_export => CONNECTED_TO_pio5_7seg_external_connection_export, -- pio5_7seg_external_connection.export
            piobp_external_connection_export     => CONNECTED_TO_piobp_external_connection_export,     --     piobp_external_connection.export
            reset_reset_n                        => CONNECTED_TO_reset_reset_n,                        --                         reset.reset_n
            timer_0_irq_irq                      => CONNECTED_TO_timer_0_irq_irq,                      --                   timer_0_irq.irq
            pio3_7seg_external_connection_export => CONNECTED_TO_pio3_7seg_external_connection_export  -- pio3_7seg_external_connection.export
        );
