{"vcs1":{"timestamp_begin":1745324862.556121384, "rt":22.42, "ut":21.64, "st":0.57}}
{"vcselab":{"timestamp_begin":1745324885.197846313, "rt":0.49, "ut":0.31, "st":0.17}}
{"link":{"timestamp_begin":1745324885.807496705, "rt":0.98, "ut":0.53, "st":0.47}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745324861.561234112}
{"VCS_COMP_START_TIME": 1745324861.561234112}
{"VCS_COMP_END_TIME": 1745324886.971877465}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 373480}}
{"vcselab": {"peak_mem": 174916}}
