{
    "text": "Date: Tue, 10 Oct 2023 12:06:04 +0000 ， From: Xen.org security team <security@.org> ， To: xen-announce@.ts.xen.org, xen-devel@.ts.xen.org, ， xen-users@.ts.xen.org, oss-security@.ts.openwall.com ， CC: Xen.org security team <security-team-members@.org> ， Subject: Xen Security Advisory 442 v2 (CVE-2023-34326) - x86/AMD: missing ， IOMMU TLB flushing ， -BEGIN PGP SIGNED MESSAGE- ， Hash: SHA256 ， Xen Security Advisory CVE-2023-34326 / XSA-442 ， version 2 ， x86/AMD: missing IOMMU TLB flushing ， UPDATES IN VERSION 2 ， Public release. ， ISSUE DESCRIPTION ， The caching invalidation guidelines from the AMD-Vi specification (48882Rev ， 3.07-PUBOct 2022) is incorrect on some hardware, as devices will malfunction ， (see stale DMA mappings) if some fields of the DTE are updated but the IOMMU ， TLB is not flushed. ， Such stale DMA mappings can point to memory ranges not owned by the guest, thus ， allowing access to unindented memory regions. ， IMPACT ， Privilege escalation, Denial of Service (DoS) affecting the entire host, ， and information leaks. ， VULNERABLE SYSTEMS ， All Xen versions supporting PCI passthrough are affected. ， Only x86 AMD systems with IOMMU hardware are vulnerable. ， Only x86 guests which have physical devices passed through to them can ， leverage the vulnerability."
}