Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 25 18:23:02 2025
| Host         : P1-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (1812)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1812)
---------------------------------
 There are 1812 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.734        0.000                      0                 3694        0.027        0.000                      0                 3694        3.000        0.000                       0                  1819  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.734        0.000                      0                 3694        0.207        0.000                      0                 3694       19.500        0.000                       0                  1815  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.753        0.000                      0                 3694        0.207        0.000                      0                 3694       19.500        0.000                       0                  1815  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.734        0.000                      0                 3694        0.027        0.000                      0                 3694  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.734        0.000                      0                 3694        0.027        0.000                      0                 3694  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[13].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.015ns  (logic 2.720ns (19.407%)  route 11.295ns (80.593%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 42.745 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.970    38.291    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X8Y30          LUT6 (Prop_lut6_I2_O)        0.124    38.415 r  CPU/dx_is_jump_latch/q_i_2__132/O
                         net (fo=1, routed)           0.599    39.015    CPU/dx_opA_reg/dff[13].flip_flop/q_reg_14
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.120    39.135 r  CPU/dx_opA_reg/dff[13].flip_flop/q_i_1__204/O
                         net (fo=1, routed)           0.499    39.633    CPU/pc_reg/dff[13].flip_flop/q_reg_1
    SLICE_X8Y30          FDCE                                         r  CPU/pc_reg/dff[13].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.681    42.745    CPU/pc_reg/dff[13].flip_flop/clk_out1
    SLICE_X8Y30          FDCE                                         r  CPU/pc_reg/dff[13].flip_flop/q_reg/C
                         clock pessimism              0.020    42.766    
                         clock uncertainty           -0.180    42.586    
    SLICE_X8Y30          FDCE (Setup_fdce_C_D)       -0.219    42.367    CPU/pc_reg/dff[13].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.367    
                         arrival time                         -39.633    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[3].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.136ns  (logic 2.724ns (19.270%)  route 11.412ns (80.730%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.757    38.079    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.124    38.203 r  CPU/dx_is_jump_latch/q_i_2__122/O
                         net (fo=1, routed)           0.764    38.967    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_16
    SLICE_X16Y34         LUT3 (Prop_lut3_I2_O)        0.124    39.091 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__194/O
                         net (fo=1, routed)           0.663    39.754    CPU/pc_reg/dff[3].flip_flop/q_reg_1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[3].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.687    42.751    CPU/pc_reg/dff[3].flip_flop/clk_out1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[3].flip_flop/q_reg/C
                         clock pessimism              0.020    42.772    
                         clock uncertainty           -0.180    42.592    
    SLICE_X11Y34         FDCE (Setup_fdce_C_D)       -0.067    42.525    CPU/pc_reg/dff[3].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.525    
                         arrival time                         -39.754    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[5].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.054ns  (logic 2.724ns (19.382%)  route 11.330ns (80.618%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.815    38.136    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124    38.260 r  CPU/dx_is_jump_latch/q_i_2__124/O
                         net (fo=1, routed)           0.648    38.908    CPU/dx_opA_reg/dff[5].flip_flop/q_reg_9
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    39.032 r  CPU/dx_opA_reg/dff[5].flip_flop/q_i_1__196/O
                         net (fo=1, routed)           0.640    39.672    CPU/pc_reg/dff[5].flip_flop/q_reg_1
    SLICE_X10Y34         FDCE                                         r  CPU/pc_reg/dff[5].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.687    42.751    CPU/pc_reg/dff[5].flip_flop/clk_out1
    SLICE_X10Y34         FDCE                                         r  CPU/pc_reg/dff[5].flip_flop/q_reg/C
                         clock pessimism              0.020    42.772    
                         clock uncertainty           -0.180    42.592    
    SLICE_X10Y34         FDCE (Setup_fdce_C_D)       -0.016    42.576    CPU/pc_reg/dff[5].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.576    
                         arrival time                         -39.672    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[31].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        13.716ns  (logic 2.750ns (20.050%)  route 10.966ns (79.950%))
  Logic Levels:           13  (LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 42.741 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.781    38.103    CPU/pc_reg/dff[26].flip_flop/q_reg_4
    SLICE_X19Y28         LUT6 (Prop_lut6_I3_O)        0.124    38.227 r  CPU/pc_reg/dff[26].flip_flop/q_i_2__117/O
                         net (fo=1, routed)           0.622    38.849    CPU/dx_opA_reg/dff[31].flip_flop/q_reg_4
    SLICE_X19Y29         LUT4 (Prop_lut4_I2_O)        0.150    38.999 r  CPU/dx_opA_reg/dff[31].flip_flop/q_i_1__186/O
                         net (fo=1, routed)           0.335    39.334    CPU/pc_reg/dff[31].flip_flop/q_reg_1
    SLICE_X19Y28         FDCE                                         r  CPU/pc_reg/dff[31].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.677    42.741    CPU/pc_reg/dff[31].flip_flop/clk_out1
    SLICE_X19Y28         FDCE                                         r  CPU/pc_reg/dff[31].flip_flop/q_reg/C
                         clock pessimism              0.020    42.762    
                         clock uncertainty           -0.180    42.582    
    SLICE_X19Y28         FDCE (Setup_fdce_C_D)       -0.263    42.319    CPU/pc_reg/dff[31].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.319    
                         arrival time                         -39.334    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[4].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        13.887ns  (logic 2.724ns (19.616%)  route 11.163ns (80.384%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.816    38.137    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124    38.261 r  CPU/dx_is_jump_latch/q_i_2__123/O
                         net (fo=1, routed)           0.600    38.861    CPU/dx_opA_reg/dff[4].flip_flop/q_reg_8
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    38.985 r  CPU/dx_opA_reg/dff[4].flip_flop/q_i_1__195/O
                         net (fo=1, routed)           0.519    39.505    CPU/pc_reg/dff[4].flip_flop/q_reg_1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[4].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.687    42.751    CPU/pc_reg/dff[4].flip_flop/clk_out1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[4].flip_flop/q_reg/C
                         clock pessimism              0.020    42.772    
                         clock uncertainty           -0.180    42.592    
    SLICE_X11Y34         FDCE (Setup_fdce_C_D)       -0.081    42.511    CPU/pc_reg/dff[4].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.511    
                         arrival time                         -39.505    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[19].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        13.875ns  (logic 2.724ns (19.632%)  route 11.151ns (80.368%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 42.749 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.738    38.059    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X14Y32         LUT6 (Prop_lut6_I2_O)        0.124    38.183 r  CPU/dx_is_jump_latch/q_i_2__113/O
                         net (fo=1, routed)           0.558    38.741    CPU/xm_exception_latch/q_reg_90
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.124    38.865 r  CPU/xm_exception_latch/q_i_1__182/O
                         net (fo=1, routed)           0.628    39.493    CPU/pc_reg/dff[19].flip_flop/q_reg_1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[19].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.685    42.749    CPU/pc_reg/dff[19].flip_flop/clk_out1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[19].flip_flop/q_reg/C
                         clock pessimism              0.020    42.770    
                         clock uncertainty           -0.180    42.590    
    SLICE_X15Y33         FDCE (Setup_fdce_C_D)       -0.081    42.509    CPU/pc_reg/dff[19].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.509    
                         arrival time                         -39.493    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[20].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        13.882ns  (logic 2.724ns (19.622%)  route 11.158ns (80.378%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 42.749 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.753    38.074    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.124    38.198 r  CPU/dx_is_jump_latch/q_i_2__112/O
                         net (fo=1, routed)           0.691    38.889    CPU/xm_exception_latch/q_reg_89
    SLICE_X19Y32         LUT3 (Prop_lut3_I2_O)        0.124    39.013 r  CPU/xm_exception_latch/q_i_1__181/O
                         net (fo=1, routed)           0.487    39.500    CPU/pc_reg/dff[20].flip_flop/q_reg_1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[20].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.685    42.749    CPU/pc_reg/dff[20].flip_flop/clk_out1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[20].flip_flop/q_reg/C
                         clock pessimism              0.020    42.770    
                         clock uncertainty           -0.180    42.590    
    SLICE_X15Y33         FDCE (Setup_fdce_C_D)       -0.061    42.529    CPU/pc_reg/dff[20].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.529    
                         arrival time                         -39.500    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[2].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        13.885ns  (logic 2.724ns (19.619%)  route 11.161ns (80.381%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 42.749 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.745    38.067    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X11Y35         LUT6 (Prop_lut6_I2_O)        0.124    38.191 r  CPU/dx_is_jump_latch/q_i_2__121/O
                         net (fo=1, routed)           0.715    38.906    CPU/dx_opA_reg/dff[2].flip_flop/q_reg_6
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.124    39.030 r  CPU/dx_opA_reg/dff[2].flip_flop/q_i_1__193/O
                         net (fo=1, routed)           0.473    39.503    CPU/pc_reg/dff[2].flip_flop/q_reg_1
    SLICE_X13Y33         FDCE                                         r  CPU/pc_reg/dff[2].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.685    42.749    CPU/pc_reg/dff[2].flip_flop/clk_out1
    SLICE_X13Y33         FDCE                                         r  CPU/pc_reg/dff[2].flip_flop/q_reg/C
                         clock pessimism              0.020    42.770    
                         clock uncertainty           -0.180    42.590    
    SLICE_X13Y33         FDCE (Setup_fdce_C_D)       -0.047    42.543    CPU/pc_reg/dff[2].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.543    
                         arrival time                         -39.503    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[21].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        13.692ns  (logic 2.724ns (19.895%)  route 10.968ns (80.105%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 42.746 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.713    38.035    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.124    38.159 r  CPU/dx_is_jump_latch/q_i_2__111/O
                         net (fo=1, routed)           0.690    38.849    CPU/xm_exception_latch/q_reg_88
    SLICE_X19Y32         LUT3 (Prop_lut3_I2_O)        0.124    38.973 r  CPU/xm_exception_latch/q_i_1__180/O
                         net (fo=1, routed)           0.337    39.310    CPU/pc_reg/dff[21].flip_flop/q_reg_1
    SLICE_X18Y33         FDCE                                         r  CPU/pc_reg/dff[21].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.682    42.746    CPU/pc_reg/dff[21].flip_flop/clk_out1
    SLICE_X18Y33         FDCE                                         r  CPU/pc_reg/dff[21].flip_flop/q_reg/C
                         clock pessimism              0.020    42.767    
                         clock uncertainty           -0.180    42.587    
    SLICE_X18Y33         FDCE (Setup_fdce_C_D)       -0.067    42.520    CPU/pc_reg/dff[21].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.520    
                         arrival time                         -39.310    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[11].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        13.665ns  (logic 2.724ns (19.935%)  route 10.941ns (80.065%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 42.748 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          1.185    38.506    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124    38.630 r  CPU/dx_is_jump_latch/q_i_2__134/O
                         net (fo=1, routed)           0.528    39.158    CPU/dx_opA_reg/dff[11].flip_flop/q_reg_15
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.124    39.282 r  CPU/dx_opA_reg/dff[11].flip_flop/q_i_1__206/O
                         net (fo=1, routed)           0.000    39.282    CPU/pc_reg/dff[11].flip_flop/q_reg_1
    SLICE_X8Y32          FDCE                                         r  CPU/pc_reg/dff[11].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.684    42.748    CPU/pc_reg/dff[11].flip_flop/clk_out1
    SLICE_X8Y32          FDCE                                         r  CPU/pc_reg/dff[11].flip_flop/q_reg/C
                         clock pessimism              0.020    42.769    
                         clock uncertainty           -0.180    42.589    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)        0.077    42.666    CPU/pc_reg/dff[11].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.666    
                         arrival time                         -39.282    
  -------------------------------------------------------------------
                         slack                                  3.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 CPU/fd_insn_reg/dff[26].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.478%)  route 0.155ns (42.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 22.291 - 20.000 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 21.730 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.638    21.730    CPU/fd_insn_reg/dff[26].flip_flop/clock0
    SLICE_X8Y40          FDCE                                         r  CPU/fd_insn_reg/dff[26].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164    21.894 r  CPU/fd_insn_reg/dff[26].flip_flop/q_reg/Q
                         net (fo=4, routed)           0.155    22.049    CPU/fd_insn_reg/dff[26].flip_flop/q_reg_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.045    22.094 r  CPU/fd_insn_reg/dff[26].flip_flop/q_i_1__258/O
                         net (fo=1, routed)           0.000    22.094    CPU/dx_rd_out_reg/dff[4].flip_flop/d_rd_out[0]
    SLICE_X10Y40         FDCE                                         r  CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.913    22.291    CPU/dx_rd_out_reg/dff[4].flip_flop/clock0
    SLICE_X10Y40         FDCE                                         r  CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg/C
                         clock pessimism             -0.523    21.767    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.120    21.887    CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -21.887    
                         arrival time                          22.094    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/multiplier/product_reg[52].ff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.627     0.757    CPU/multdiv_unit/multiplier/product_reg[52].ff/clk_out1
    SLICE_X34Y28         FDRE                                         r  CPU/multdiv_unit/multiplier/product_reg[52].ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     0.921 r  CPU/multdiv_unit/multiplier/product_reg[52].ff/q_reg/Q
                         net (fo=5, routed)           0.106     1.028    CPU/multdiv_unit/multiplier/inputlatches[18].ff_a/acc_current[0]
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.073 r  CPU/multdiv_unit/multiplier/inputlatches[18].ff_a/q_i_1__475/O
                         net (fo=1, routed)           0.000     1.073    CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg_5
    SLICE_X35Y28         FDRE                                         r  CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.899     0.989    CPU/multdiv_unit/multiplier/product_reg[50].ff/clk_out1
    SLICE_X35Y28         FDRE                                         r  CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg/C
                         clock pessimism             -0.218     0.770    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.091     0.861    CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CPU/dx_rtdata_reg/dff[21].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_rt_reg/dff[21].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.344ns  (logic 0.227ns (65.980%)  route 0.117ns (34.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 21.728 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.636    21.728    CPU/dx_rtdata_reg/dff[21].flip_flop/clock0
    SLICE_X22Y38         FDCE                                         r  CPU/dx_rtdata_reg/dff[21].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDCE (Prop_fdce_C_Q)         0.128    21.856 r  CPU/dx_rtdata_reg/dff[21].flip_flop/q_reg/Q
                         net (fo=1, routed)           0.117    21.973    CPU/xm_jumptarget_reg/dff[4].flip_flop/q_reg_51
    SLICE_X19Y38         LUT6 (Prop_lut6_I5_O)        0.099    22.072 r  CPU/xm_jumptarget_reg/dff[4].flip_flop/q_i_1__309/O
                         net (fo=1, routed)           0.000    22.072    CPU/xm_rt_reg/dff[21].flip_flop/dx_rt_data_bypassed[0]
    SLICE_X19Y38         FDCE                                         r  CPU/xm_rt_reg/dff[21].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.912    22.290    CPU/xm_rt_reg/dff[21].flip_flop/clock0
    SLICE_X19Y38         FDCE                                         r  CPU/xm_rt_reg/dff[21].flip_flop/q_reg/C
                         clock pessimism             -0.523    21.766    
    SLICE_X19Y38         FDCE (Hold_fdce_C_D)         0.091    21.857    CPU/xm_rt_reg/dff[21].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -21.857    
                         arrival time                          22.072    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CPU/pc_reg/dff[21].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_pc_reg/dff[21].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.073%)  route 0.186ns (56.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.765ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.635     0.765    CPU/pc_reg/dff[21].flip_flop/clk_out1
    SLICE_X18Y33         FDCE                                         r  CPU/pc_reg/dff[21].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDCE (Prop_fdce_C_Q)         0.141     0.906 r  CPU/pc_reg/dff[21].flip_flop/q_reg/Q
                         net (fo=5, routed)           0.186     1.093    CPU/fd_pc_reg/dff[21].flip_flop/q_reg_2
    SLICE_X13Y34         FDCE                                         r  CPU/fd_pc_reg/dff[21].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.910     1.000    CPU/fd_pc_reg/dff[21].flip_flop/clk_out1
    SLICE_X13Y34         FDCE                                         r  CPU/fd_pc_reg/dff[21].flip_flop/q_reg/C
                         clock pessimism             -0.197     0.802    
    SLICE_X13Y34         FDCE (Hold_fdce_C_D)         0.075     0.877    CPU/fd_pc_reg/dff[21].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CPU/dx_rtdata_reg/dff[30].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_rt_reg/dff[30].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.566%)  route 0.137ns (42.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 22.283 - 20.000 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 21.724 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.632    21.724    CPU/dx_rtdata_reg/dff[30].flip_flop/clock0
    SLICE_X33Y36         FDCE                                         r  CPU/dx_rtdata_reg/dff[30].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.141    21.865 r  CPU/dx_rtdata_reg/dff[30].flip_flop/q_reg/Q
                         net (fo=1, routed)           0.137    22.002    CPU/xm_result_reg/dff[23].flip_flop/q_reg_48
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.045    22.047 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_1__318/O
                         net (fo=1, routed)           0.000    22.047    CPU/xm_rt_reg/dff[30].flip_flop/dx_rt_data_bypassed[0]
    SLICE_X32Y36         FDCE                                         r  CPU/xm_rt_reg/dff[30].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.905    22.283    CPU/xm_rt_reg/dff[30].flip_flop/clock0
    SLICE_X32Y36         FDCE                                         r  CPU/xm_rt_reg/dff[30].flip_flop/q_reg/C
                         clock pessimism             -0.545    21.737    
    SLICE_X32Y36         FDCE (Hold_fdce_C_D)         0.092    21.829    CPU/xm_rt_reg/dff[30].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -21.829    
                         arrival time                          22.047    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CPU/dx_is_setx_latch/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_is_setx_latch/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.581%)  route 0.167ns (50.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 21.729 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.637    21.729    CPU/dx_is_setx_latch/clock0
    SLICE_X12Y38         FDCE                                         r  CPU/dx_is_setx_latch/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.164    21.893 r  CPU/dx_is_setx_latch/q_reg/Q
                         net (fo=1, routed)           0.167    22.060    CPU/xm_is_setx_latch/q_reg_1
    SLICE_X11Y38         FDCE                                         r  CPU/xm_is_setx_latch/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.912    22.290    CPU/xm_is_setx_latch/clock0
    SLICE_X11Y38         FDCE                                         r  CPU/xm_is_setx_latch/q_reg/C
                         clock pessimism             -0.523    21.766    
    SLICE_X11Y38         FDCE (Hold_fdce_C_D)         0.075    21.841    CPU/xm_is_setx_latch/q_reg
  -------------------------------------------------------------------
                         required time                        -21.841    
                         arrival time                          22.060    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CPU/dx_rtdata_reg/dff[3].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_rt_reg/dff[3].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.543%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 21.728 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.636    21.728    CPU/dx_rtdata_reg/dff[3].flip_flop/clock0
    SLICE_X17Y39         FDCE                                         r  CPU/dx_rtdata_reg/dff[3].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.128    21.856 r  CPU/dx_rtdata_reg/dff[3].flip_flop/q_reg/Q
                         net (fo=1, routed)           0.086    21.942    CPU/xm_result_reg/dff[3].flip_flop/q_reg_13
    SLICE_X17Y39         LUT5 (Prop_lut5_I4_O)        0.098    22.040 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__291/O
                         net (fo=1, routed)           0.000    22.040    CPU/xm_rt_reg/dff[3].flip_flop/dx_rt_data_bypassed[0]
    SLICE_X17Y39         FDCE                                         r  CPU/xm_rt_reg/dff[3].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.912    22.290    CPU/xm_rt_reg/dff[3].flip_flop/clock0
    SLICE_X17Y39         FDCE                                         r  CPU/xm_rt_reg/dff[3].flip_flop/q_reg/C
                         clock pessimism             -0.561    21.728    
    SLICE_X17Y39         FDCE (Hold_fdce_C_D)         0.092    21.820    CPU/xm_rt_reg/dff[3].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -21.820    
                         arrival time                          22.040    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CPU/dx_is_jal_latch/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_is_jal_latch/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.466%)  route 0.168ns (50.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 22.288 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 21.728 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.636    21.728    CPU/dx_is_jal_latch/clock0
    SLICE_X12Y37         FDCE                                         r  CPU/dx_is_jal_latch/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164    21.892 r  CPU/dx_is_jal_latch/q_reg/Q
                         net (fo=1, routed)           0.168    22.060    CPU/xm_is_jal_latch/q_reg_1
    SLICE_X11Y37         FDCE                                         r  CPU/xm_is_jal_latch/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.910    22.288    CPU/xm_is_jal_latch/clock0
    SLICE_X11Y37         FDCE                                         r  CPU/xm_is_jal_latch/q_reg/C
                         clock pessimism             -0.523    21.764    
    SLICE_X11Y37         FDCE (Hold_fdce_C_D)         0.070    21.834    CPU/xm_is_jal_latch/q_reg
  -------------------------------------------------------------------
                         required time                        -21.834    
                         arrival time                          22.060    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CPU/fd_issue_counter_reg/dff[10].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.214%)  route 0.149ns (41.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 22.222 - 20.000 ) 
    Source Clock Delay      (SCD):    1.665ns = ( 21.665 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.573    21.665    CPU/fd_issue_counter_reg/dff[10].flip_flop/clock0
    SLICE_X12Y56         FDCE                                         r  CPU/fd_issue_counter_reg/dff[10].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDCE (Prop_fdce_C_Q)         0.164    21.829 r  CPU/fd_issue_counter_reg/dff[10].flip_flop/q_reg/Q
                         net (fo=8, routed)           0.149    21.978    CPU/fd_issue_counter_reg/dff[9].flip_flop/fd_issue_counter[0]
    SLICE_X12Y56         LUT4 (Prop_lut4_I1_O)        0.044    22.022 r  CPU/fd_issue_counter_reg/dff[9].flip_flop/q_i_1__51/O
                         net (fo=1, routed)           0.000    22.022    CPU/fd_issue_counter_reg/dff[11].flip_flop/fd_issue_counter_next[0]
    SLICE_X12Y56         FDCE                                         r  CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.844    22.222    CPU/fd_issue_counter_reg/dff[11].flip_flop/clock0
    SLICE_X12Y56         FDCE                                         r  CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg/C
                         clock pessimism             -0.557    21.665    
    SLICE_X12Y56         FDCE (Hold_fdce_C_D)         0.131    21.796    CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -21.796    
                         arrival time                          22.022    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.056%)  route 0.134ns (41.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.630     0.760    CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/clk_out1
    SLICE_X20Y27         FDRE                                         r  CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.141     0.901 r  CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg/Q
                         net (fo=3, routed)           0.134     1.036    CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg_0[0]
    SLICE_X20Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.081 r  CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_i_1__84/O
                         net (fo=1, routed)           0.000     1.081    CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg_3
    SLICE_X20Y27         FDRE                                         r  CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.903     0.993    CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/clk_out1
    SLICE_X20Y27         FDRE                                         r  CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg/C
                         clock pessimism             -0.232     0.760    
    SLICE_X20Y27         FDRE (Hold_fdre_C_D)         0.092     0.852    CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8     InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9     InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5     ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6     ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7     ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4     ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   q_reg_i_3__63/I
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y37     LED_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y37     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y37     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y38     LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y38     LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y37     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y37     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y38     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y38     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[13].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.015ns  (logic 2.720ns (19.407%)  route 11.295ns (80.593%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 42.745 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.970    38.291    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X8Y30          LUT6 (Prop_lut6_I2_O)        0.124    38.415 r  CPU/dx_is_jump_latch/q_i_2__132/O
                         net (fo=1, routed)           0.599    39.015    CPU/dx_opA_reg/dff[13].flip_flop/q_reg_14
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.120    39.135 r  CPU/dx_opA_reg/dff[13].flip_flop/q_i_1__204/O
                         net (fo=1, routed)           0.499    39.633    CPU/pc_reg/dff[13].flip_flop/q_reg_1
    SLICE_X8Y30          FDCE                                         r  CPU/pc_reg/dff[13].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.681    42.745    CPU/pc_reg/dff[13].flip_flop/clk_out1
    SLICE_X8Y30          FDCE                                         r  CPU/pc_reg/dff[13].flip_flop/q_reg/C
                         clock pessimism              0.020    42.766    
                         clock uncertainty           -0.161    42.605    
    SLICE_X8Y30          FDCE (Setup_fdce_C_D)       -0.219    42.386    CPU/pc_reg/dff[13].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.386    
                         arrival time                         -39.633    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[3].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.136ns  (logic 2.724ns (19.270%)  route 11.412ns (80.730%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.757    38.079    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.124    38.203 r  CPU/dx_is_jump_latch/q_i_2__122/O
                         net (fo=1, routed)           0.764    38.967    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_16
    SLICE_X16Y34         LUT3 (Prop_lut3_I2_O)        0.124    39.091 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__194/O
                         net (fo=1, routed)           0.663    39.754    CPU/pc_reg/dff[3].flip_flop/q_reg_1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[3].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.687    42.751    CPU/pc_reg/dff[3].flip_flop/clk_out1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[3].flip_flop/q_reg/C
                         clock pessimism              0.020    42.772    
                         clock uncertainty           -0.161    42.611    
    SLICE_X11Y34         FDCE (Setup_fdce_C_D)       -0.067    42.544    CPU/pc_reg/dff[3].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.544    
                         arrival time                         -39.754    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[5].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.054ns  (logic 2.724ns (19.382%)  route 11.330ns (80.618%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.815    38.136    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124    38.260 r  CPU/dx_is_jump_latch/q_i_2__124/O
                         net (fo=1, routed)           0.648    38.908    CPU/dx_opA_reg/dff[5].flip_flop/q_reg_9
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    39.032 r  CPU/dx_opA_reg/dff[5].flip_flop/q_i_1__196/O
                         net (fo=1, routed)           0.640    39.672    CPU/pc_reg/dff[5].flip_flop/q_reg_1
    SLICE_X10Y34         FDCE                                         r  CPU/pc_reg/dff[5].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.687    42.751    CPU/pc_reg/dff[5].flip_flop/clk_out1
    SLICE_X10Y34         FDCE                                         r  CPU/pc_reg/dff[5].flip_flop/q_reg/C
                         clock pessimism              0.020    42.772    
                         clock uncertainty           -0.161    42.611    
    SLICE_X10Y34         FDCE (Setup_fdce_C_D)       -0.016    42.595    CPU/pc_reg/dff[5].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.595    
                         arrival time                         -39.672    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[31].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        13.716ns  (logic 2.750ns (20.050%)  route 10.966ns (79.950%))
  Logic Levels:           13  (LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 42.741 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.781    38.103    CPU/pc_reg/dff[26].flip_flop/q_reg_4
    SLICE_X19Y28         LUT6 (Prop_lut6_I3_O)        0.124    38.227 r  CPU/pc_reg/dff[26].flip_flop/q_i_2__117/O
                         net (fo=1, routed)           0.622    38.849    CPU/dx_opA_reg/dff[31].flip_flop/q_reg_4
    SLICE_X19Y29         LUT4 (Prop_lut4_I2_O)        0.150    38.999 r  CPU/dx_opA_reg/dff[31].flip_flop/q_i_1__186/O
                         net (fo=1, routed)           0.335    39.334    CPU/pc_reg/dff[31].flip_flop/q_reg_1
    SLICE_X19Y28         FDCE                                         r  CPU/pc_reg/dff[31].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.677    42.741    CPU/pc_reg/dff[31].flip_flop/clk_out1
    SLICE_X19Y28         FDCE                                         r  CPU/pc_reg/dff[31].flip_flop/q_reg/C
                         clock pessimism              0.020    42.762    
                         clock uncertainty           -0.161    42.601    
    SLICE_X19Y28         FDCE (Setup_fdce_C_D)       -0.263    42.338    CPU/pc_reg/dff[31].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.338    
                         arrival time                         -39.334    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[4].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        13.887ns  (logic 2.724ns (19.616%)  route 11.163ns (80.384%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.816    38.137    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124    38.261 r  CPU/dx_is_jump_latch/q_i_2__123/O
                         net (fo=1, routed)           0.600    38.861    CPU/dx_opA_reg/dff[4].flip_flop/q_reg_8
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    38.985 r  CPU/dx_opA_reg/dff[4].flip_flop/q_i_1__195/O
                         net (fo=1, routed)           0.519    39.505    CPU/pc_reg/dff[4].flip_flop/q_reg_1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[4].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.687    42.751    CPU/pc_reg/dff[4].flip_flop/clk_out1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[4].flip_flop/q_reg/C
                         clock pessimism              0.020    42.772    
                         clock uncertainty           -0.161    42.611    
    SLICE_X11Y34         FDCE (Setup_fdce_C_D)       -0.081    42.530    CPU/pc_reg/dff[4].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.530    
                         arrival time                         -39.505    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[19].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        13.875ns  (logic 2.724ns (19.632%)  route 11.151ns (80.368%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 42.749 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.738    38.059    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X14Y32         LUT6 (Prop_lut6_I2_O)        0.124    38.183 r  CPU/dx_is_jump_latch/q_i_2__113/O
                         net (fo=1, routed)           0.558    38.741    CPU/xm_exception_latch/q_reg_90
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.124    38.865 r  CPU/xm_exception_latch/q_i_1__182/O
                         net (fo=1, routed)           0.628    39.493    CPU/pc_reg/dff[19].flip_flop/q_reg_1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[19].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.685    42.749    CPU/pc_reg/dff[19].flip_flop/clk_out1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[19].flip_flop/q_reg/C
                         clock pessimism              0.020    42.770    
                         clock uncertainty           -0.161    42.609    
    SLICE_X15Y33         FDCE (Setup_fdce_C_D)       -0.081    42.528    CPU/pc_reg/dff[19].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.528    
                         arrival time                         -39.493    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.047ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[20].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        13.882ns  (logic 2.724ns (19.622%)  route 11.158ns (80.378%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 42.749 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.753    38.074    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.124    38.198 r  CPU/dx_is_jump_latch/q_i_2__112/O
                         net (fo=1, routed)           0.691    38.889    CPU/xm_exception_latch/q_reg_89
    SLICE_X19Y32         LUT3 (Prop_lut3_I2_O)        0.124    39.013 r  CPU/xm_exception_latch/q_i_1__181/O
                         net (fo=1, routed)           0.487    39.500    CPU/pc_reg/dff[20].flip_flop/q_reg_1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[20].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.685    42.749    CPU/pc_reg/dff[20].flip_flop/clk_out1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[20].flip_flop/q_reg/C
                         clock pessimism              0.020    42.770    
                         clock uncertainty           -0.161    42.609    
    SLICE_X15Y33         FDCE (Setup_fdce_C_D)       -0.061    42.548    CPU/pc_reg/dff[20].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.548    
                         arrival time                         -39.500    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[2].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        13.885ns  (logic 2.724ns (19.619%)  route 11.161ns (80.381%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 42.749 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.745    38.067    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X11Y35         LUT6 (Prop_lut6_I2_O)        0.124    38.191 r  CPU/dx_is_jump_latch/q_i_2__121/O
                         net (fo=1, routed)           0.715    38.906    CPU/dx_opA_reg/dff[2].flip_flop/q_reg_6
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.124    39.030 r  CPU/dx_opA_reg/dff[2].flip_flop/q_i_1__193/O
                         net (fo=1, routed)           0.473    39.503    CPU/pc_reg/dff[2].flip_flop/q_reg_1
    SLICE_X13Y33         FDCE                                         r  CPU/pc_reg/dff[2].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.685    42.749    CPU/pc_reg/dff[2].flip_flop/clk_out1
    SLICE_X13Y33         FDCE                                         r  CPU/pc_reg/dff[2].flip_flop/q_reg/C
                         clock pessimism              0.020    42.770    
                         clock uncertainty           -0.161    42.609    
    SLICE_X13Y33         FDCE (Setup_fdce_C_D)       -0.047    42.562    CPU/pc_reg/dff[2].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.562    
                         arrival time                         -39.503    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.229ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[21].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        13.692ns  (logic 2.724ns (19.895%)  route 10.968ns (80.105%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 42.746 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.713    38.035    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.124    38.159 r  CPU/dx_is_jump_latch/q_i_2__111/O
                         net (fo=1, routed)           0.690    38.849    CPU/xm_exception_latch/q_reg_88
    SLICE_X19Y32         LUT3 (Prop_lut3_I2_O)        0.124    38.973 r  CPU/xm_exception_latch/q_i_1__180/O
                         net (fo=1, routed)           0.337    39.310    CPU/pc_reg/dff[21].flip_flop/q_reg_1
    SLICE_X18Y33         FDCE                                         r  CPU/pc_reg/dff[21].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.682    42.746    CPU/pc_reg/dff[21].flip_flop/clk_out1
    SLICE_X18Y33         FDCE                                         r  CPU/pc_reg/dff[21].flip_flop/q_reg/C
                         clock pessimism              0.020    42.767    
                         clock uncertainty           -0.161    42.606    
    SLICE_X18Y33         FDCE (Setup_fdce_C_D)       -0.067    42.539    CPU/pc_reg/dff[21].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.539    
                         arrival time                         -39.310    
  -------------------------------------------------------------------
                         slack                                  3.229    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[11].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        13.665ns  (logic 2.724ns (19.935%)  route 10.941ns (80.065%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 42.748 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          1.185    38.506    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124    38.630 r  CPU/dx_is_jump_latch/q_i_2__134/O
                         net (fo=1, routed)           0.528    39.158    CPU/dx_opA_reg/dff[11].flip_flop/q_reg_15
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.124    39.282 r  CPU/dx_opA_reg/dff[11].flip_flop/q_i_1__206/O
                         net (fo=1, routed)           0.000    39.282    CPU/pc_reg/dff[11].flip_flop/q_reg_1
    SLICE_X8Y32          FDCE                                         r  CPU/pc_reg/dff[11].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.684    42.748    CPU/pc_reg/dff[11].flip_flop/clk_out1
    SLICE_X8Y32          FDCE                                         r  CPU/pc_reg/dff[11].flip_flop/q_reg/C
                         clock pessimism              0.020    42.769    
                         clock uncertainty           -0.161    42.608    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)        0.077    42.685    CPU/pc_reg/dff[11].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.685    
                         arrival time                         -39.282    
  -------------------------------------------------------------------
                         slack                                  3.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 CPU/fd_insn_reg/dff[26].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.478%)  route 0.155ns (42.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 22.291 - 20.000 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 21.730 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.638    21.730    CPU/fd_insn_reg/dff[26].flip_flop/clock0
    SLICE_X8Y40          FDCE                                         r  CPU/fd_insn_reg/dff[26].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164    21.894 r  CPU/fd_insn_reg/dff[26].flip_flop/q_reg/Q
                         net (fo=4, routed)           0.155    22.049    CPU/fd_insn_reg/dff[26].flip_flop/q_reg_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.045    22.094 r  CPU/fd_insn_reg/dff[26].flip_flop/q_i_1__258/O
                         net (fo=1, routed)           0.000    22.094    CPU/dx_rd_out_reg/dff[4].flip_flop/d_rd_out[0]
    SLICE_X10Y40         FDCE                                         r  CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.913    22.291    CPU/dx_rd_out_reg/dff[4].flip_flop/clock0
    SLICE_X10Y40         FDCE                                         r  CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg/C
                         clock pessimism             -0.523    21.767    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.120    21.887    CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -21.887    
                         arrival time                          22.094    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/multiplier/product_reg[52].ff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.627     0.757    CPU/multdiv_unit/multiplier/product_reg[52].ff/clk_out1
    SLICE_X34Y28         FDRE                                         r  CPU/multdiv_unit/multiplier/product_reg[52].ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     0.921 r  CPU/multdiv_unit/multiplier/product_reg[52].ff/q_reg/Q
                         net (fo=5, routed)           0.106     1.028    CPU/multdiv_unit/multiplier/inputlatches[18].ff_a/acc_current[0]
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.073 r  CPU/multdiv_unit/multiplier/inputlatches[18].ff_a/q_i_1__475/O
                         net (fo=1, routed)           0.000     1.073    CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg_5
    SLICE_X35Y28         FDRE                                         r  CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.899     0.989    CPU/multdiv_unit/multiplier/product_reg[50].ff/clk_out1
    SLICE_X35Y28         FDRE                                         r  CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg/C
                         clock pessimism             -0.218     0.770    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.091     0.861    CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CPU/dx_rtdata_reg/dff[21].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_rt_reg/dff[21].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.344ns  (logic 0.227ns (65.980%)  route 0.117ns (34.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 21.728 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.636    21.728    CPU/dx_rtdata_reg/dff[21].flip_flop/clock0
    SLICE_X22Y38         FDCE                                         r  CPU/dx_rtdata_reg/dff[21].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDCE (Prop_fdce_C_Q)         0.128    21.856 r  CPU/dx_rtdata_reg/dff[21].flip_flop/q_reg/Q
                         net (fo=1, routed)           0.117    21.973    CPU/xm_jumptarget_reg/dff[4].flip_flop/q_reg_51
    SLICE_X19Y38         LUT6 (Prop_lut6_I5_O)        0.099    22.072 r  CPU/xm_jumptarget_reg/dff[4].flip_flop/q_i_1__309/O
                         net (fo=1, routed)           0.000    22.072    CPU/xm_rt_reg/dff[21].flip_flop/dx_rt_data_bypassed[0]
    SLICE_X19Y38         FDCE                                         r  CPU/xm_rt_reg/dff[21].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.912    22.290    CPU/xm_rt_reg/dff[21].flip_flop/clock0
    SLICE_X19Y38         FDCE                                         r  CPU/xm_rt_reg/dff[21].flip_flop/q_reg/C
                         clock pessimism             -0.523    21.766    
    SLICE_X19Y38         FDCE (Hold_fdce_C_D)         0.091    21.857    CPU/xm_rt_reg/dff[21].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -21.857    
                         arrival time                          22.072    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CPU/pc_reg/dff[21].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_pc_reg/dff[21].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.073%)  route 0.186ns (56.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.765ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.635     0.765    CPU/pc_reg/dff[21].flip_flop/clk_out1
    SLICE_X18Y33         FDCE                                         r  CPU/pc_reg/dff[21].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDCE (Prop_fdce_C_Q)         0.141     0.906 r  CPU/pc_reg/dff[21].flip_flop/q_reg/Q
                         net (fo=5, routed)           0.186     1.093    CPU/fd_pc_reg/dff[21].flip_flop/q_reg_2
    SLICE_X13Y34         FDCE                                         r  CPU/fd_pc_reg/dff[21].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.910     1.000    CPU/fd_pc_reg/dff[21].flip_flop/clk_out1
    SLICE_X13Y34         FDCE                                         r  CPU/fd_pc_reg/dff[21].flip_flop/q_reg/C
                         clock pessimism             -0.197     0.802    
    SLICE_X13Y34         FDCE (Hold_fdce_C_D)         0.075     0.877    CPU/fd_pc_reg/dff[21].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CPU/dx_rtdata_reg/dff[30].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_rt_reg/dff[30].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.566%)  route 0.137ns (42.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 22.283 - 20.000 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 21.724 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.632    21.724    CPU/dx_rtdata_reg/dff[30].flip_flop/clock0
    SLICE_X33Y36         FDCE                                         r  CPU/dx_rtdata_reg/dff[30].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.141    21.865 r  CPU/dx_rtdata_reg/dff[30].flip_flop/q_reg/Q
                         net (fo=1, routed)           0.137    22.002    CPU/xm_result_reg/dff[23].flip_flop/q_reg_48
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.045    22.047 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_1__318/O
                         net (fo=1, routed)           0.000    22.047    CPU/xm_rt_reg/dff[30].flip_flop/dx_rt_data_bypassed[0]
    SLICE_X32Y36         FDCE                                         r  CPU/xm_rt_reg/dff[30].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.905    22.283    CPU/xm_rt_reg/dff[30].flip_flop/clock0
    SLICE_X32Y36         FDCE                                         r  CPU/xm_rt_reg/dff[30].flip_flop/q_reg/C
                         clock pessimism             -0.545    21.737    
    SLICE_X32Y36         FDCE (Hold_fdce_C_D)         0.092    21.829    CPU/xm_rt_reg/dff[30].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -21.829    
                         arrival time                          22.047    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CPU/dx_is_setx_latch/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_is_setx_latch/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.581%)  route 0.167ns (50.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 21.729 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.637    21.729    CPU/dx_is_setx_latch/clock0
    SLICE_X12Y38         FDCE                                         r  CPU/dx_is_setx_latch/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.164    21.893 r  CPU/dx_is_setx_latch/q_reg/Q
                         net (fo=1, routed)           0.167    22.060    CPU/xm_is_setx_latch/q_reg_1
    SLICE_X11Y38         FDCE                                         r  CPU/xm_is_setx_latch/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.912    22.290    CPU/xm_is_setx_latch/clock0
    SLICE_X11Y38         FDCE                                         r  CPU/xm_is_setx_latch/q_reg/C
                         clock pessimism             -0.523    21.766    
    SLICE_X11Y38         FDCE (Hold_fdce_C_D)         0.075    21.841    CPU/xm_is_setx_latch/q_reg
  -------------------------------------------------------------------
                         required time                        -21.841    
                         arrival time                          22.060    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CPU/dx_rtdata_reg/dff[3].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_rt_reg/dff[3].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.543%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 21.728 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.636    21.728    CPU/dx_rtdata_reg/dff[3].flip_flop/clock0
    SLICE_X17Y39         FDCE                                         r  CPU/dx_rtdata_reg/dff[3].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.128    21.856 r  CPU/dx_rtdata_reg/dff[3].flip_flop/q_reg/Q
                         net (fo=1, routed)           0.086    21.942    CPU/xm_result_reg/dff[3].flip_flop/q_reg_13
    SLICE_X17Y39         LUT5 (Prop_lut5_I4_O)        0.098    22.040 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__291/O
                         net (fo=1, routed)           0.000    22.040    CPU/xm_rt_reg/dff[3].flip_flop/dx_rt_data_bypassed[0]
    SLICE_X17Y39         FDCE                                         r  CPU/xm_rt_reg/dff[3].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.912    22.290    CPU/xm_rt_reg/dff[3].flip_flop/clock0
    SLICE_X17Y39         FDCE                                         r  CPU/xm_rt_reg/dff[3].flip_flop/q_reg/C
                         clock pessimism             -0.561    21.728    
    SLICE_X17Y39         FDCE (Hold_fdce_C_D)         0.092    21.820    CPU/xm_rt_reg/dff[3].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -21.820    
                         arrival time                          22.040    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CPU/dx_is_jal_latch/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_is_jal_latch/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.466%)  route 0.168ns (50.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 22.288 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 21.728 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.636    21.728    CPU/dx_is_jal_latch/clock0
    SLICE_X12Y37         FDCE                                         r  CPU/dx_is_jal_latch/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164    21.892 r  CPU/dx_is_jal_latch/q_reg/Q
                         net (fo=1, routed)           0.168    22.060    CPU/xm_is_jal_latch/q_reg_1
    SLICE_X11Y37         FDCE                                         r  CPU/xm_is_jal_latch/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.910    22.288    CPU/xm_is_jal_latch/clock0
    SLICE_X11Y37         FDCE                                         r  CPU/xm_is_jal_latch/q_reg/C
                         clock pessimism             -0.523    21.764    
    SLICE_X11Y37         FDCE (Hold_fdce_C_D)         0.070    21.834    CPU/xm_is_jal_latch/q_reg
  -------------------------------------------------------------------
                         required time                        -21.834    
                         arrival time                          22.060    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CPU/fd_issue_counter_reg/dff[10].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.214%)  route 0.149ns (41.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 22.222 - 20.000 ) 
    Source Clock Delay      (SCD):    1.665ns = ( 21.665 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.573    21.665    CPU/fd_issue_counter_reg/dff[10].flip_flop/clock0
    SLICE_X12Y56         FDCE                                         r  CPU/fd_issue_counter_reg/dff[10].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDCE (Prop_fdce_C_Q)         0.164    21.829 r  CPU/fd_issue_counter_reg/dff[10].flip_flop/q_reg/Q
                         net (fo=8, routed)           0.149    21.978    CPU/fd_issue_counter_reg/dff[9].flip_flop/fd_issue_counter[0]
    SLICE_X12Y56         LUT4 (Prop_lut4_I1_O)        0.044    22.022 r  CPU/fd_issue_counter_reg/dff[9].flip_flop/q_i_1__51/O
                         net (fo=1, routed)           0.000    22.022    CPU/fd_issue_counter_reg/dff[11].flip_flop/fd_issue_counter_next[0]
    SLICE_X12Y56         FDCE                                         r  CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.844    22.222    CPU/fd_issue_counter_reg/dff[11].flip_flop/clock0
    SLICE_X12Y56         FDCE                                         r  CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg/C
                         clock pessimism             -0.557    21.665    
    SLICE_X12Y56         FDCE (Hold_fdce_C_D)         0.131    21.796    CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -21.796    
                         arrival time                          22.022    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.056%)  route 0.134ns (41.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.630     0.760    CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/clk_out1
    SLICE_X20Y27         FDRE                                         r  CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.141     0.901 r  CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg/Q
                         net (fo=3, routed)           0.134     1.036    CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg_0[0]
    SLICE_X20Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.081 r  CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_i_1__84/O
                         net (fo=1, routed)           0.000     1.081    CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg_3
    SLICE_X20Y27         FDRE                                         r  CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.903     0.993    CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/clk_out1
    SLICE_X20Y27         FDRE                                         r  CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg/C
                         clock pessimism             -0.232     0.760    
    SLICE_X20Y27         FDRE (Hold_fdre_C_D)         0.092     0.852    CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8     InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9     InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5     ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6     ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7     ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4     ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   q_reg_i_3__63/I
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y37     LED_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y37     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y37     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y38     LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y38     LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y37     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y37     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y38     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y38     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37     LED_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[13].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.015ns  (logic 2.720ns (19.407%)  route 11.295ns (80.593%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 42.745 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.970    38.291    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X8Y30          LUT6 (Prop_lut6_I2_O)        0.124    38.415 r  CPU/dx_is_jump_latch/q_i_2__132/O
                         net (fo=1, routed)           0.599    39.015    CPU/dx_opA_reg/dff[13].flip_flop/q_reg_14
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.120    39.135 r  CPU/dx_opA_reg/dff[13].flip_flop/q_i_1__204/O
                         net (fo=1, routed)           0.499    39.633    CPU/pc_reg/dff[13].flip_flop/q_reg_1
    SLICE_X8Y30          FDCE                                         r  CPU/pc_reg/dff[13].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.681    42.745    CPU/pc_reg/dff[13].flip_flop/clk_out1
    SLICE_X8Y30          FDCE                                         r  CPU/pc_reg/dff[13].flip_flop/q_reg/C
                         clock pessimism              0.020    42.766    
                         clock uncertainty           -0.180    42.586    
    SLICE_X8Y30          FDCE (Setup_fdce_C_D)       -0.219    42.367    CPU/pc_reg/dff[13].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.367    
                         arrival time                         -39.633    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[3].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.136ns  (logic 2.724ns (19.270%)  route 11.412ns (80.730%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.757    38.079    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.124    38.203 r  CPU/dx_is_jump_latch/q_i_2__122/O
                         net (fo=1, routed)           0.764    38.967    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_16
    SLICE_X16Y34         LUT3 (Prop_lut3_I2_O)        0.124    39.091 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__194/O
                         net (fo=1, routed)           0.663    39.754    CPU/pc_reg/dff[3].flip_flop/q_reg_1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[3].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.687    42.751    CPU/pc_reg/dff[3].flip_flop/clk_out1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[3].flip_flop/q_reg/C
                         clock pessimism              0.020    42.772    
                         clock uncertainty           -0.180    42.592    
    SLICE_X11Y34         FDCE (Setup_fdce_C_D)       -0.067    42.525    CPU/pc_reg/dff[3].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.525    
                         arrival time                         -39.754    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[5].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.054ns  (logic 2.724ns (19.382%)  route 11.330ns (80.618%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.815    38.136    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124    38.260 r  CPU/dx_is_jump_latch/q_i_2__124/O
                         net (fo=1, routed)           0.648    38.908    CPU/dx_opA_reg/dff[5].flip_flop/q_reg_9
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    39.032 r  CPU/dx_opA_reg/dff[5].flip_flop/q_i_1__196/O
                         net (fo=1, routed)           0.640    39.672    CPU/pc_reg/dff[5].flip_flop/q_reg_1
    SLICE_X10Y34         FDCE                                         r  CPU/pc_reg/dff[5].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.687    42.751    CPU/pc_reg/dff[5].flip_flop/clk_out1
    SLICE_X10Y34         FDCE                                         r  CPU/pc_reg/dff[5].flip_flop/q_reg/C
                         clock pessimism              0.020    42.772    
                         clock uncertainty           -0.180    42.592    
    SLICE_X10Y34         FDCE (Setup_fdce_C_D)       -0.016    42.576    CPU/pc_reg/dff[5].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.576    
                         arrival time                         -39.672    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[31].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        13.716ns  (logic 2.750ns (20.050%)  route 10.966ns (79.950%))
  Logic Levels:           13  (LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 42.741 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.781    38.103    CPU/pc_reg/dff[26].flip_flop/q_reg_4
    SLICE_X19Y28         LUT6 (Prop_lut6_I3_O)        0.124    38.227 r  CPU/pc_reg/dff[26].flip_flop/q_i_2__117/O
                         net (fo=1, routed)           0.622    38.849    CPU/dx_opA_reg/dff[31].flip_flop/q_reg_4
    SLICE_X19Y29         LUT4 (Prop_lut4_I2_O)        0.150    38.999 r  CPU/dx_opA_reg/dff[31].flip_flop/q_i_1__186/O
                         net (fo=1, routed)           0.335    39.334    CPU/pc_reg/dff[31].flip_flop/q_reg_1
    SLICE_X19Y28         FDCE                                         r  CPU/pc_reg/dff[31].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.677    42.741    CPU/pc_reg/dff[31].flip_flop/clk_out1
    SLICE_X19Y28         FDCE                                         r  CPU/pc_reg/dff[31].flip_flop/q_reg/C
                         clock pessimism              0.020    42.762    
                         clock uncertainty           -0.180    42.582    
    SLICE_X19Y28         FDCE (Setup_fdce_C_D)       -0.263    42.319    CPU/pc_reg/dff[31].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.319    
                         arrival time                         -39.334    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[4].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        13.887ns  (logic 2.724ns (19.616%)  route 11.163ns (80.384%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.816    38.137    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124    38.261 r  CPU/dx_is_jump_latch/q_i_2__123/O
                         net (fo=1, routed)           0.600    38.861    CPU/dx_opA_reg/dff[4].flip_flop/q_reg_8
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    38.985 r  CPU/dx_opA_reg/dff[4].flip_flop/q_i_1__195/O
                         net (fo=1, routed)           0.519    39.505    CPU/pc_reg/dff[4].flip_flop/q_reg_1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[4].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.687    42.751    CPU/pc_reg/dff[4].flip_flop/clk_out1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[4].flip_flop/q_reg/C
                         clock pessimism              0.020    42.772    
                         clock uncertainty           -0.180    42.592    
    SLICE_X11Y34         FDCE (Setup_fdce_C_D)       -0.081    42.511    CPU/pc_reg/dff[4].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.511    
                         arrival time                         -39.505    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[19].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        13.875ns  (logic 2.724ns (19.632%)  route 11.151ns (80.368%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 42.749 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.738    38.059    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X14Y32         LUT6 (Prop_lut6_I2_O)        0.124    38.183 r  CPU/dx_is_jump_latch/q_i_2__113/O
                         net (fo=1, routed)           0.558    38.741    CPU/xm_exception_latch/q_reg_90
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.124    38.865 r  CPU/xm_exception_latch/q_i_1__182/O
                         net (fo=1, routed)           0.628    39.493    CPU/pc_reg/dff[19].flip_flop/q_reg_1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[19].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.685    42.749    CPU/pc_reg/dff[19].flip_flop/clk_out1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[19].flip_flop/q_reg/C
                         clock pessimism              0.020    42.770    
                         clock uncertainty           -0.180    42.590    
    SLICE_X15Y33         FDCE (Setup_fdce_C_D)       -0.081    42.509    CPU/pc_reg/dff[19].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.509    
                         arrival time                         -39.493    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[20].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        13.882ns  (logic 2.724ns (19.622%)  route 11.158ns (80.378%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 42.749 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.753    38.074    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.124    38.198 r  CPU/dx_is_jump_latch/q_i_2__112/O
                         net (fo=1, routed)           0.691    38.889    CPU/xm_exception_latch/q_reg_89
    SLICE_X19Y32         LUT3 (Prop_lut3_I2_O)        0.124    39.013 r  CPU/xm_exception_latch/q_i_1__181/O
                         net (fo=1, routed)           0.487    39.500    CPU/pc_reg/dff[20].flip_flop/q_reg_1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[20].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.685    42.749    CPU/pc_reg/dff[20].flip_flop/clk_out1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[20].flip_flop/q_reg/C
                         clock pessimism              0.020    42.770    
                         clock uncertainty           -0.180    42.590    
    SLICE_X15Y33         FDCE (Setup_fdce_C_D)       -0.061    42.529    CPU/pc_reg/dff[20].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.529    
                         arrival time                         -39.500    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[2].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        13.885ns  (logic 2.724ns (19.619%)  route 11.161ns (80.381%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 42.749 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.745    38.067    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X11Y35         LUT6 (Prop_lut6_I2_O)        0.124    38.191 r  CPU/dx_is_jump_latch/q_i_2__121/O
                         net (fo=1, routed)           0.715    38.906    CPU/dx_opA_reg/dff[2].flip_flop/q_reg_6
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.124    39.030 r  CPU/dx_opA_reg/dff[2].flip_flop/q_i_1__193/O
                         net (fo=1, routed)           0.473    39.503    CPU/pc_reg/dff[2].flip_flop/q_reg_1
    SLICE_X13Y33         FDCE                                         r  CPU/pc_reg/dff[2].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.685    42.749    CPU/pc_reg/dff[2].flip_flop/clk_out1
    SLICE_X13Y33         FDCE                                         r  CPU/pc_reg/dff[2].flip_flop/q_reg/C
                         clock pessimism              0.020    42.770    
                         clock uncertainty           -0.180    42.590    
    SLICE_X13Y33         FDCE (Setup_fdce_C_D)       -0.047    42.543    CPU/pc_reg/dff[2].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.543    
                         arrival time                         -39.503    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[21].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        13.692ns  (logic 2.724ns (19.895%)  route 10.968ns (80.105%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 42.746 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.713    38.035    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.124    38.159 r  CPU/dx_is_jump_latch/q_i_2__111/O
                         net (fo=1, routed)           0.690    38.849    CPU/xm_exception_latch/q_reg_88
    SLICE_X19Y32         LUT3 (Prop_lut3_I2_O)        0.124    38.973 r  CPU/xm_exception_latch/q_i_1__180/O
                         net (fo=1, routed)           0.337    39.310    CPU/pc_reg/dff[21].flip_flop/q_reg_1
    SLICE_X18Y33         FDCE                                         r  CPU/pc_reg/dff[21].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.682    42.746    CPU/pc_reg/dff[21].flip_flop/clk_out1
    SLICE_X18Y33         FDCE                                         r  CPU/pc_reg/dff[21].flip_flop/q_reg/C
                         clock pessimism              0.020    42.767    
                         clock uncertainty           -0.180    42.587    
    SLICE_X18Y33         FDCE (Setup_fdce_C_D)       -0.067    42.520    CPU/pc_reg/dff[21].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.520    
                         arrival time                         -39.310    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[11].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        13.665ns  (logic 2.724ns (19.935%)  route 10.941ns (80.065%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 42.748 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          1.185    38.506    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124    38.630 r  CPU/dx_is_jump_latch/q_i_2__134/O
                         net (fo=1, routed)           0.528    39.158    CPU/dx_opA_reg/dff[11].flip_flop/q_reg_15
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.124    39.282 r  CPU/dx_opA_reg/dff[11].flip_flop/q_i_1__206/O
                         net (fo=1, routed)           0.000    39.282    CPU/pc_reg/dff[11].flip_flop/q_reg_1
    SLICE_X8Y32          FDCE                                         r  CPU/pc_reg/dff[11].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.684    42.748    CPU/pc_reg/dff[11].flip_flop/clk_out1
    SLICE_X8Y32          FDCE                                         r  CPU/pc_reg/dff[11].flip_flop/q_reg/C
                         clock pessimism              0.020    42.769    
                         clock uncertainty           -0.180    42.589    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)        0.077    42.666    CPU/pc_reg/dff[11].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.666    
                         arrival time                         -39.282    
  -------------------------------------------------------------------
                         slack                                  3.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 CPU/fd_insn_reg/dff[26].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.478%)  route 0.155ns (42.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 22.291 - 20.000 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 21.730 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.638    21.730    CPU/fd_insn_reg/dff[26].flip_flop/clock0
    SLICE_X8Y40          FDCE                                         r  CPU/fd_insn_reg/dff[26].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164    21.894 r  CPU/fd_insn_reg/dff[26].flip_flop/q_reg/Q
                         net (fo=4, routed)           0.155    22.049    CPU/fd_insn_reg/dff[26].flip_flop/q_reg_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.045    22.094 r  CPU/fd_insn_reg/dff[26].flip_flop/q_i_1__258/O
                         net (fo=1, routed)           0.000    22.094    CPU/dx_rd_out_reg/dff[4].flip_flop/d_rd_out[0]
    SLICE_X10Y40         FDCE                                         r  CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.913    22.291    CPU/dx_rd_out_reg/dff[4].flip_flop/clock0
    SLICE_X10Y40         FDCE                                         r  CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg/C
                         clock pessimism             -0.523    21.767    
                         clock uncertainty            0.180    21.947    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.120    22.067    CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -22.067    
                         arrival time                          22.094    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/multiplier/product_reg[52].ff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.627     0.757    CPU/multdiv_unit/multiplier/product_reg[52].ff/clk_out1
    SLICE_X34Y28         FDRE                                         r  CPU/multdiv_unit/multiplier/product_reg[52].ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     0.921 r  CPU/multdiv_unit/multiplier/product_reg[52].ff/q_reg/Q
                         net (fo=5, routed)           0.106     1.028    CPU/multdiv_unit/multiplier/inputlatches[18].ff_a/acc_current[0]
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.073 r  CPU/multdiv_unit/multiplier/inputlatches[18].ff_a/q_i_1__475/O
                         net (fo=1, routed)           0.000     1.073    CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg_5
    SLICE_X35Y28         FDRE                                         r  CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.899     0.989    CPU/multdiv_unit/multiplier/product_reg[50].ff/clk_out1
    SLICE_X35Y28         FDRE                                         r  CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg/C
                         clock pessimism             -0.218     0.770    
                         clock uncertainty            0.180     0.950    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.091     1.041    CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CPU/dx_rtdata_reg/dff[21].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_rt_reg/dff[21].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.344ns  (logic 0.227ns (65.980%)  route 0.117ns (34.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 21.728 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.636    21.728    CPU/dx_rtdata_reg/dff[21].flip_flop/clock0
    SLICE_X22Y38         FDCE                                         r  CPU/dx_rtdata_reg/dff[21].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDCE (Prop_fdce_C_Q)         0.128    21.856 r  CPU/dx_rtdata_reg/dff[21].flip_flop/q_reg/Q
                         net (fo=1, routed)           0.117    21.973    CPU/xm_jumptarget_reg/dff[4].flip_flop/q_reg_51
    SLICE_X19Y38         LUT6 (Prop_lut6_I5_O)        0.099    22.072 r  CPU/xm_jumptarget_reg/dff[4].flip_flop/q_i_1__309/O
                         net (fo=1, routed)           0.000    22.072    CPU/xm_rt_reg/dff[21].flip_flop/dx_rt_data_bypassed[0]
    SLICE_X19Y38         FDCE                                         r  CPU/xm_rt_reg/dff[21].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.912    22.290    CPU/xm_rt_reg/dff[21].flip_flop/clock0
    SLICE_X19Y38         FDCE                                         r  CPU/xm_rt_reg/dff[21].flip_flop/q_reg/C
                         clock pessimism             -0.523    21.766    
                         clock uncertainty            0.180    21.946    
    SLICE_X19Y38         FDCE (Hold_fdce_C_D)         0.091    22.037    CPU/xm_rt_reg/dff[21].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -22.037    
                         arrival time                          22.072    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CPU/pc_reg/dff[21].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_pc_reg/dff[21].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.073%)  route 0.186ns (56.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.765ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.635     0.765    CPU/pc_reg/dff[21].flip_flop/clk_out1
    SLICE_X18Y33         FDCE                                         r  CPU/pc_reg/dff[21].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDCE (Prop_fdce_C_Q)         0.141     0.906 r  CPU/pc_reg/dff[21].flip_flop/q_reg/Q
                         net (fo=5, routed)           0.186     1.093    CPU/fd_pc_reg/dff[21].flip_flop/q_reg_2
    SLICE_X13Y34         FDCE                                         r  CPU/fd_pc_reg/dff[21].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.910     1.000    CPU/fd_pc_reg/dff[21].flip_flop/clk_out1
    SLICE_X13Y34         FDCE                                         r  CPU/fd_pc_reg/dff[21].flip_flop/q_reg/C
                         clock pessimism             -0.197     0.802    
                         clock uncertainty            0.180     0.982    
    SLICE_X13Y34         FDCE (Hold_fdce_C_D)         0.075     1.057    CPU/fd_pc_reg/dff[21].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CPU/dx_rtdata_reg/dff[30].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_rt_reg/dff[30].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.566%)  route 0.137ns (42.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 22.283 - 20.000 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 21.724 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.632    21.724    CPU/dx_rtdata_reg/dff[30].flip_flop/clock0
    SLICE_X33Y36         FDCE                                         r  CPU/dx_rtdata_reg/dff[30].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.141    21.865 r  CPU/dx_rtdata_reg/dff[30].flip_flop/q_reg/Q
                         net (fo=1, routed)           0.137    22.002    CPU/xm_result_reg/dff[23].flip_flop/q_reg_48
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.045    22.047 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_1__318/O
                         net (fo=1, routed)           0.000    22.047    CPU/xm_rt_reg/dff[30].flip_flop/dx_rt_data_bypassed[0]
    SLICE_X32Y36         FDCE                                         r  CPU/xm_rt_reg/dff[30].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.905    22.283    CPU/xm_rt_reg/dff[30].flip_flop/clock0
    SLICE_X32Y36         FDCE                                         r  CPU/xm_rt_reg/dff[30].flip_flop/q_reg/C
                         clock pessimism             -0.545    21.737    
                         clock uncertainty            0.180    21.917    
    SLICE_X32Y36         FDCE (Hold_fdce_C_D)         0.092    22.009    CPU/xm_rt_reg/dff[30].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -22.009    
                         arrival time                          22.047    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CPU/dx_is_setx_latch/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_is_setx_latch/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.581%)  route 0.167ns (50.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 21.729 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.637    21.729    CPU/dx_is_setx_latch/clock0
    SLICE_X12Y38         FDCE                                         r  CPU/dx_is_setx_latch/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.164    21.893 r  CPU/dx_is_setx_latch/q_reg/Q
                         net (fo=1, routed)           0.167    22.060    CPU/xm_is_setx_latch/q_reg_1
    SLICE_X11Y38         FDCE                                         r  CPU/xm_is_setx_latch/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.912    22.290    CPU/xm_is_setx_latch/clock0
    SLICE_X11Y38         FDCE                                         r  CPU/xm_is_setx_latch/q_reg/C
                         clock pessimism             -0.523    21.766    
                         clock uncertainty            0.180    21.946    
    SLICE_X11Y38         FDCE (Hold_fdce_C_D)         0.075    22.021    CPU/xm_is_setx_latch/q_reg
  -------------------------------------------------------------------
                         required time                        -22.021    
                         arrival time                          22.060    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 CPU/dx_rtdata_reg/dff[3].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_rt_reg/dff[3].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.543%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 21.728 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.636    21.728    CPU/dx_rtdata_reg/dff[3].flip_flop/clock0
    SLICE_X17Y39         FDCE                                         r  CPU/dx_rtdata_reg/dff[3].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.128    21.856 r  CPU/dx_rtdata_reg/dff[3].flip_flop/q_reg/Q
                         net (fo=1, routed)           0.086    21.942    CPU/xm_result_reg/dff[3].flip_flop/q_reg_13
    SLICE_X17Y39         LUT5 (Prop_lut5_I4_O)        0.098    22.040 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__291/O
                         net (fo=1, routed)           0.000    22.040    CPU/xm_rt_reg/dff[3].flip_flop/dx_rt_data_bypassed[0]
    SLICE_X17Y39         FDCE                                         r  CPU/xm_rt_reg/dff[3].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.912    22.290    CPU/xm_rt_reg/dff[3].flip_flop/clock0
    SLICE_X17Y39         FDCE                                         r  CPU/xm_rt_reg/dff[3].flip_flop/q_reg/C
                         clock pessimism             -0.561    21.728    
                         clock uncertainty            0.180    21.908    
    SLICE_X17Y39         FDCE (Hold_fdce_C_D)         0.092    22.000    CPU/xm_rt_reg/dff[3].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -22.000    
                         arrival time                          22.040    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 CPU/dx_is_jal_latch/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_is_jal_latch/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.466%)  route 0.168ns (50.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 22.288 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 21.728 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.636    21.728    CPU/dx_is_jal_latch/clock0
    SLICE_X12Y37         FDCE                                         r  CPU/dx_is_jal_latch/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164    21.892 r  CPU/dx_is_jal_latch/q_reg/Q
                         net (fo=1, routed)           0.168    22.060    CPU/xm_is_jal_latch/q_reg_1
    SLICE_X11Y37         FDCE                                         r  CPU/xm_is_jal_latch/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.910    22.288    CPU/xm_is_jal_latch/clock0
    SLICE_X11Y37         FDCE                                         r  CPU/xm_is_jal_latch/q_reg/C
                         clock pessimism             -0.523    21.764    
                         clock uncertainty            0.180    21.944    
    SLICE_X11Y37         FDCE (Hold_fdce_C_D)         0.070    22.014    CPU/xm_is_jal_latch/q_reg
  -------------------------------------------------------------------
                         required time                        -22.014    
                         arrival time                          22.060    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 CPU/fd_issue_counter_reg/dff[10].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.214%)  route 0.149ns (41.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 22.222 - 20.000 ) 
    Source Clock Delay      (SCD):    1.665ns = ( 21.665 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.573    21.665    CPU/fd_issue_counter_reg/dff[10].flip_flop/clock0
    SLICE_X12Y56         FDCE                                         r  CPU/fd_issue_counter_reg/dff[10].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDCE (Prop_fdce_C_Q)         0.164    21.829 r  CPU/fd_issue_counter_reg/dff[10].flip_flop/q_reg/Q
                         net (fo=8, routed)           0.149    21.978    CPU/fd_issue_counter_reg/dff[9].flip_flop/fd_issue_counter[0]
    SLICE_X12Y56         LUT4 (Prop_lut4_I1_O)        0.044    22.022 r  CPU/fd_issue_counter_reg/dff[9].flip_flop/q_i_1__51/O
                         net (fo=1, routed)           0.000    22.022    CPU/fd_issue_counter_reg/dff[11].flip_flop/fd_issue_counter_next[0]
    SLICE_X12Y56         FDCE                                         r  CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.844    22.222    CPU/fd_issue_counter_reg/dff[11].flip_flop/clock0
    SLICE_X12Y56         FDCE                                         r  CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg/C
                         clock pessimism             -0.557    21.665    
                         clock uncertainty            0.180    21.844    
    SLICE_X12Y56         FDCE (Hold_fdce_C_D)         0.131    21.975    CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -21.975    
                         arrival time                          22.022    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.056%)  route 0.134ns (41.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.630     0.760    CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/clk_out1
    SLICE_X20Y27         FDRE                                         r  CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.141     0.901 r  CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg/Q
                         net (fo=3, routed)           0.134     1.036    CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg_0[0]
    SLICE_X20Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.081 r  CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_i_1__84/O
                         net (fo=1, routed)           0.000     1.081    CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg_3
    SLICE_X20Y27         FDRE                                         r  CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.903     0.993    CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/clk_out1
    SLICE_X20Y27         FDRE                                         r  CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg/C
                         clock pessimism             -0.232     0.760    
                         clock uncertainty            0.180     0.940    
    SLICE_X20Y27         FDRE (Hold_fdre_C_D)         0.092     1.032    CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[13].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.015ns  (logic 2.720ns (19.407%)  route 11.295ns (80.593%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 42.745 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.970    38.291    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X8Y30          LUT6 (Prop_lut6_I2_O)        0.124    38.415 r  CPU/dx_is_jump_latch/q_i_2__132/O
                         net (fo=1, routed)           0.599    39.015    CPU/dx_opA_reg/dff[13].flip_flop/q_reg_14
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.120    39.135 r  CPU/dx_opA_reg/dff[13].flip_flop/q_i_1__204/O
                         net (fo=1, routed)           0.499    39.633    CPU/pc_reg/dff[13].flip_flop/q_reg_1
    SLICE_X8Y30          FDCE                                         r  CPU/pc_reg/dff[13].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.681    42.745    CPU/pc_reg/dff[13].flip_flop/clk_out1
    SLICE_X8Y30          FDCE                                         r  CPU/pc_reg/dff[13].flip_flop/q_reg/C
                         clock pessimism              0.020    42.766    
                         clock uncertainty           -0.180    42.586    
    SLICE_X8Y30          FDCE (Setup_fdce_C_D)       -0.219    42.367    CPU/pc_reg/dff[13].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.367    
                         arrival time                         -39.633    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[3].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.136ns  (logic 2.724ns (19.270%)  route 11.412ns (80.730%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.757    38.079    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.124    38.203 r  CPU/dx_is_jump_latch/q_i_2__122/O
                         net (fo=1, routed)           0.764    38.967    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_16
    SLICE_X16Y34         LUT3 (Prop_lut3_I2_O)        0.124    39.091 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__194/O
                         net (fo=1, routed)           0.663    39.754    CPU/pc_reg/dff[3].flip_flop/q_reg_1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[3].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.687    42.751    CPU/pc_reg/dff[3].flip_flop/clk_out1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[3].flip_flop/q_reg/C
                         clock pessimism              0.020    42.772    
                         clock uncertainty           -0.180    42.592    
    SLICE_X11Y34         FDCE (Setup_fdce_C_D)       -0.067    42.525    CPU/pc_reg/dff[3].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.525    
                         arrival time                         -39.754    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[5].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.054ns  (logic 2.724ns (19.382%)  route 11.330ns (80.618%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.815    38.136    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124    38.260 r  CPU/dx_is_jump_latch/q_i_2__124/O
                         net (fo=1, routed)           0.648    38.908    CPU/dx_opA_reg/dff[5].flip_flop/q_reg_9
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    39.032 r  CPU/dx_opA_reg/dff[5].flip_flop/q_i_1__196/O
                         net (fo=1, routed)           0.640    39.672    CPU/pc_reg/dff[5].flip_flop/q_reg_1
    SLICE_X10Y34         FDCE                                         r  CPU/pc_reg/dff[5].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.687    42.751    CPU/pc_reg/dff[5].flip_flop/clk_out1
    SLICE_X10Y34         FDCE                                         r  CPU/pc_reg/dff[5].flip_flop/q_reg/C
                         clock pessimism              0.020    42.772    
                         clock uncertainty           -0.180    42.592    
    SLICE_X10Y34         FDCE (Setup_fdce_C_D)       -0.016    42.576    CPU/pc_reg/dff[5].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.576    
                         arrival time                         -39.672    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[31].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        13.716ns  (logic 2.750ns (20.050%)  route 10.966ns (79.950%))
  Logic Levels:           13  (LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 42.741 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.781    38.103    CPU/pc_reg/dff[26].flip_flop/q_reg_4
    SLICE_X19Y28         LUT6 (Prop_lut6_I3_O)        0.124    38.227 r  CPU/pc_reg/dff[26].flip_flop/q_i_2__117/O
                         net (fo=1, routed)           0.622    38.849    CPU/dx_opA_reg/dff[31].flip_flop/q_reg_4
    SLICE_X19Y29         LUT4 (Prop_lut4_I2_O)        0.150    38.999 r  CPU/dx_opA_reg/dff[31].flip_flop/q_i_1__186/O
                         net (fo=1, routed)           0.335    39.334    CPU/pc_reg/dff[31].flip_flop/q_reg_1
    SLICE_X19Y28         FDCE                                         r  CPU/pc_reg/dff[31].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.677    42.741    CPU/pc_reg/dff[31].flip_flop/clk_out1
    SLICE_X19Y28         FDCE                                         r  CPU/pc_reg/dff[31].flip_flop/q_reg/C
                         clock pessimism              0.020    42.762    
                         clock uncertainty           -0.180    42.582    
    SLICE_X19Y28         FDCE (Setup_fdce_C_D)       -0.263    42.319    CPU/pc_reg/dff[31].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.319    
                         arrival time                         -39.334    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[4].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        13.887ns  (logic 2.724ns (19.616%)  route 11.163ns (80.384%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.816    38.137    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124    38.261 r  CPU/dx_is_jump_latch/q_i_2__123/O
                         net (fo=1, routed)           0.600    38.861    CPU/dx_opA_reg/dff[4].flip_flop/q_reg_8
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    38.985 r  CPU/dx_opA_reg/dff[4].flip_flop/q_i_1__195/O
                         net (fo=1, routed)           0.519    39.505    CPU/pc_reg/dff[4].flip_flop/q_reg_1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[4].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.687    42.751    CPU/pc_reg/dff[4].flip_flop/clk_out1
    SLICE_X11Y34         FDCE                                         r  CPU/pc_reg/dff[4].flip_flop/q_reg/C
                         clock pessimism              0.020    42.772    
                         clock uncertainty           -0.180    42.592    
    SLICE_X11Y34         FDCE (Setup_fdce_C_D)       -0.081    42.511    CPU/pc_reg/dff[4].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.511    
                         arrival time                         -39.505    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[19].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        13.875ns  (logic 2.724ns (19.632%)  route 11.151ns (80.368%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 42.749 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.738    38.059    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X14Y32         LUT6 (Prop_lut6_I2_O)        0.124    38.183 r  CPU/dx_is_jump_latch/q_i_2__113/O
                         net (fo=1, routed)           0.558    38.741    CPU/xm_exception_latch/q_reg_90
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.124    38.865 r  CPU/xm_exception_latch/q_i_1__182/O
                         net (fo=1, routed)           0.628    39.493    CPU/pc_reg/dff[19].flip_flop/q_reg_1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[19].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.685    42.749    CPU/pc_reg/dff[19].flip_flop/clk_out1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[19].flip_flop/q_reg/C
                         clock pessimism              0.020    42.770    
                         clock uncertainty           -0.180    42.590    
    SLICE_X15Y33         FDCE (Setup_fdce_C_D)       -0.081    42.509    CPU/pc_reg/dff[19].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.509    
                         arrival time                         -39.493    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[20].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        13.882ns  (logic 2.724ns (19.622%)  route 11.158ns (80.378%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 42.749 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.753    38.074    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.124    38.198 r  CPU/dx_is_jump_latch/q_i_2__112/O
                         net (fo=1, routed)           0.691    38.889    CPU/xm_exception_latch/q_reg_89
    SLICE_X19Y32         LUT3 (Prop_lut3_I2_O)        0.124    39.013 r  CPU/xm_exception_latch/q_i_1__181/O
                         net (fo=1, routed)           0.487    39.500    CPU/pc_reg/dff[20].flip_flop/q_reg_1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[20].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.685    42.749    CPU/pc_reg/dff[20].flip_flop/clk_out1
    SLICE_X15Y33         FDCE                                         r  CPU/pc_reg/dff[20].flip_flop/q_reg/C
                         clock pessimism              0.020    42.770    
                         clock uncertainty           -0.180    42.590    
    SLICE_X15Y33         FDCE (Setup_fdce_C_D)       -0.061    42.529    CPU/pc_reg/dff[20].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.529    
                         arrival time                         -39.500    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[2].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        13.885ns  (logic 2.724ns (19.619%)  route 11.161ns (80.381%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 42.749 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.745    38.067    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X11Y35         LUT6 (Prop_lut6_I2_O)        0.124    38.191 r  CPU/dx_is_jump_latch/q_i_2__121/O
                         net (fo=1, routed)           0.715    38.906    CPU/dx_opA_reg/dff[2].flip_flop/q_reg_6
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.124    39.030 r  CPU/dx_opA_reg/dff[2].flip_flop/q_i_1__193/O
                         net (fo=1, routed)           0.473    39.503    CPU/pc_reg/dff[2].flip_flop/q_reg_1
    SLICE_X13Y33         FDCE                                         r  CPU/pc_reg/dff[2].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.685    42.749    CPU/pc_reg/dff[2].flip_flop/clk_out1
    SLICE_X13Y33         FDCE                                         r  CPU/pc_reg/dff[2].flip_flop/q_reg/C
                         clock pessimism              0.020    42.770    
                         clock uncertainty           -0.180    42.590    
    SLICE_X13Y33         FDCE (Setup_fdce_C_D)       -0.047    42.543    CPU/pc_reg/dff[2].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.543    
                         arrival time                         -39.503    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[21].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        13.692ns  (logic 2.724ns (19.895%)  route 10.968ns (80.105%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 42.746 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          0.713    38.035    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.124    38.159 r  CPU/dx_is_jump_latch/q_i_2__111/O
                         net (fo=1, routed)           0.690    38.849    CPU/xm_exception_latch/q_reg_88
    SLICE_X19Y32         LUT3 (Prop_lut3_I2_O)        0.124    38.973 r  CPU/xm_exception_latch/q_i_1__180/O
                         net (fo=1, routed)           0.337    39.310    CPU/pc_reg/dff[21].flip_flop/q_reg_1
    SLICE_X18Y33         FDCE                                         r  CPU/pc_reg/dff[21].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.682    42.746    CPU/pc_reg/dff[21].flip_flop/clk_out1
    SLICE_X18Y33         FDCE                                         r  CPU/pc_reg/dff[21].flip_flop/q_reg/C
                         clock pessimism              0.020    42.767    
                         clock uncertainty           -0.180    42.587    
    SLICE_X18Y33         FDCE (Setup_fdce_C_D)       -0.067    42.520    CPU/pc_reg/dff[21].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.520    
                         arrival time                         -39.310    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg/dff[11].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        13.665ns  (logic 2.724ns (19.935%)  route 10.941ns (80.065%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 42.748 - 40.000 ) 
    Source Clock Delay      (SCD):    5.618ns = ( 25.618 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.784    22.868    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    22.992 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.720    23.713    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.809 r  q_reg_i_3__63/O
                         net (fo=492, routed)         1.809    25.618    CPU/xm_result_reg/dff[15].flip_flop/clock0
    SLICE_X16Y33         FDCE                                         r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    26.074 r  CPU/xm_result_reg/dff[15].flip_flop/q_reg/Q
                         net (fo=2, routed)           0.802    26.876    CPU/xm_result_reg/dff[15].flip_flop/memAddr[15]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  CPU/xm_result_reg/dff[15].flip_flop/LED[15]_i_5/O
                         net (fo=2, routed)           1.058    28.057    CPU/xm_result_reg/dff[13].flip_flop/LED_reg[0]_4
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.150    28.207 r  CPU/xm_result_reg/dff[13].flip_flop/LED[15]_i_2/O
                         net (fo=17, routed)          0.735    28.942    CPU/xm_result_reg/dff[23].flip_flop/q_reg_65
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.328    29.270 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_4__72/O
                         net (fo=1, routed)           0.855    30.125    CPU/xm_result_reg/dff[3].flip_flop/q_dmem[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    30.249 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__356/O
                         net (fo=5, routed)           1.303    31.552    CPU/dx_opA_reg/dff[3].flip_flop/q_reg_20
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.118    31.670 r  CPU/dx_opA_reg/dff[3].flip_flop/q_i_1__322/O
                         net (fo=16, routed)          1.055    32.726    CPU/dx_opA_reg/dff[4].flip_flop/x_operand_a_final[0]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.354    33.080 f  CPU/dx_opA_reg/dff[4].flip_flop/q_i_39/O
                         net (fo=2, routed)           0.451    33.530    CPU/xm_result_reg/dff[5].flip_flop/q_i_6__99
    SLICE_X21Y36         LUT5 (Prop_lut5_I1_O)        0.326    33.856 f  CPU/xm_result_reg/dff[5].flip_flop/q_i_25__1/O
                         net (fo=8, routed)           0.839    34.696    CPU/xm_result_reg/dff[13].flip_flop/q_i_6__96_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  CPU/xm_result_reg/dff[13].flip_flop/q_i_12__2/O
                         net (fo=10, routed)          0.638    35.457    CPU/xm_result_reg/dff[23].flip_flop/q_i_5__4_1
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    35.581 f  CPU/xm_result_reg/dff[23].flip_flop/q_i_11/O
                         net (fo=2, routed)           0.660    36.241    CPU/dx_opA_reg/dff[24].flip_flop/q_i_2__143_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    36.365 f  CPU/dx_opA_reg/dff[24].flip_flop/q_i_8__0/O
                         net (fo=1, routed)           0.832    37.197    CPU/dx_opA_reg/dff[25].flip_flop/q_reg_33
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.321 r  CPU/dx_opA_reg/dff[25].flip_flop/q_i_2__143/O
                         net (fo=58, routed)          1.185    38.506    CPU/dx_is_jump_latch/q_reg_17
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124    38.630 r  CPU/dx_is_jump_latch/q_i_2__134/O
                         net (fo=1, routed)           0.528    39.158    CPU/dx_opA_reg/dff[11].flip_flop/q_reg_15
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.124    39.282 r  CPU/dx_opA_reg/dff[11].flip_flop/q_i_1__206/O
                         net (fo=1, routed)           0.000    39.282    CPU/pc_reg/dff[11].flip_flop/q_reg_1
    SLICE_X8Y32          FDCE                                         r  CPU/pc_reg/dff[11].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        1.684    42.748    CPU/pc_reg/dff[11].flip_flop/clk_out1
    SLICE_X8Y32          FDCE                                         r  CPU/pc_reg/dff[11].flip_flop/q_reg/C
                         clock pessimism              0.020    42.769    
                         clock uncertainty           -0.180    42.589    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)        0.077    42.666    CPU/pc_reg/dff[11].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         42.666    
                         arrival time                         -39.282    
  -------------------------------------------------------------------
                         slack                                  3.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 CPU/fd_insn_reg/dff[26].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.478%)  route 0.155ns (42.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 22.291 - 20.000 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 21.730 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.638    21.730    CPU/fd_insn_reg/dff[26].flip_flop/clock0
    SLICE_X8Y40          FDCE                                         r  CPU/fd_insn_reg/dff[26].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164    21.894 r  CPU/fd_insn_reg/dff[26].flip_flop/q_reg/Q
                         net (fo=4, routed)           0.155    22.049    CPU/fd_insn_reg/dff[26].flip_flop/q_reg_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.045    22.094 r  CPU/fd_insn_reg/dff[26].flip_flop/q_i_1__258/O
                         net (fo=1, routed)           0.000    22.094    CPU/dx_rd_out_reg/dff[4].flip_flop/d_rd_out[0]
    SLICE_X10Y40         FDCE                                         r  CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.913    22.291    CPU/dx_rd_out_reg/dff[4].flip_flop/clock0
    SLICE_X10Y40         FDCE                                         r  CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg/C
                         clock pessimism             -0.523    21.767    
                         clock uncertainty            0.180    21.947    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.120    22.067    CPU/dx_rd_out_reg/dff[4].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -22.067    
                         arrival time                          22.094    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/multiplier/product_reg[52].ff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.627     0.757    CPU/multdiv_unit/multiplier/product_reg[52].ff/clk_out1
    SLICE_X34Y28         FDRE                                         r  CPU/multdiv_unit/multiplier/product_reg[52].ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     0.921 r  CPU/multdiv_unit/multiplier/product_reg[52].ff/q_reg/Q
                         net (fo=5, routed)           0.106     1.028    CPU/multdiv_unit/multiplier/inputlatches[18].ff_a/acc_current[0]
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.073 r  CPU/multdiv_unit/multiplier/inputlatches[18].ff_a/q_i_1__475/O
                         net (fo=1, routed)           0.000     1.073    CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg_5
    SLICE_X35Y28         FDRE                                         r  CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.899     0.989    CPU/multdiv_unit/multiplier/product_reg[50].ff/clk_out1
    SLICE_X35Y28         FDRE                                         r  CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg/C
                         clock pessimism             -0.218     0.770    
                         clock uncertainty            0.180     0.950    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.091     1.041    CPU/multdiv_unit/multiplier/product_reg[50].ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CPU/dx_rtdata_reg/dff[21].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_rt_reg/dff[21].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.344ns  (logic 0.227ns (65.980%)  route 0.117ns (34.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 21.728 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.636    21.728    CPU/dx_rtdata_reg/dff[21].flip_flop/clock0
    SLICE_X22Y38         FDCE                                         r  CPU/dx_rtdata_reg/dff[21].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDCE (Prop_fdce_C_Q)         0.128    21.856 r  CPU/dx_rtdata_reg/dff[21].flip_flop/q_reg/Q
                         net (fo=1, routed)           0.117    21.973    CPU/xm_jumptarget_reg/dff[4].flip_flop/q_reg_51
    SLICE_X19Y38         LUT6 (Prop_lut6_I5_O)        0.099    22.072 r  CPU/xm_jumptarget_reg/dff[4].flip_flop/q_i_1__309/O
                         net (fo=1, routed)           0.000    22.072    CPU/xm_rt_reg/dff[21].flip_flop/dx_rt_data_bypassed[0]
    SLICE_X19Y38         FDCE                                         r  CPU/xm_rt_reg/dff[21].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.912    22.290    CPU/xm_rt_reg/dff[21].flip_flop/clock0
    SLICE_X19Y38         FDCE                                         r  CPU/xm_rt_reg/dff[21].flip_flop/q_reg/C
                         clock pessimism             -0.523    21.766    
                         clock uncertainty            0.180    21.946    
    SLICE_X19Y38         FDCE (Hold_fdce_C_D)         0.091    22.037    CPU/xm_rt_reg/dff[21].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -22.037    
                         arrival time                          22.072    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CPU/pc_reg/dff[21].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_pc_reg/dff[21].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.073%)  route 0.186ns (56.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.765ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.635     0.765    CPU/pc_reg/dff[21].flip_flop/clk_out1
    SLICE_X18Y33         FDCE                                         r  CPU/pc_reg/dff[21].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDCE (Prop_fdce_C_Q)         0.141     0.906 r  CPU/pc_reg/dff[21].flip_flop/q_reg/Q
                         net (fo=5, routed)           0.186     1.093    CPU/fd_pc_reg/dff[21].flip_flop/q_reg_2
    SLICE_X13Y34         FDCE                                         r  CPU/fd_pc_reg/dff[21].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.910     1.000    CPU/fd_pc_reg/dff[21].flip_flop/clk_out1
    SLICE_X13Y34         FDCE                                         r  CPU/fd_pc_reg/dff[21].flip_flop/q_reg/C
                         clock pessimism             -0.197     0.802    
                         clock uncertainty            0.180     0.982    
    SLICE_X13Y34         FDCE (Hold_fdce_C_D)         0.075     1.057    CPU/fd_pc_reg/dff[21].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CPU/dx_rtdata_reg/dff[30].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_rt_reg/dff[30].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.566%)  route 0.137ns (42.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 22.283 - 20.000 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 21.724 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.632    21.724    CPU/dx_rtdata_reg/dff[30].flip_flop/clock0
    SLICE_X33Y36         FDCE                                         r  CPU/dx_rtdata_reg/dff[30].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.141    21.865 r  CPU/dx_rtdata_reg/dff[30].flip_flop/q_reg/Q
                         net (fo=1, routed)           0.137    22.002    CPU/xm_result_reg/dff[23].flip_flop/q_reg_48
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.045    22.047 r  CPU/xm_result_reg/dff[23].flip_flop/q_i_1__318/O
                         net (fo=1, routed)           0.000    22.047    CPU/xm_rt_reg/dff[30].flip_flop/dx_rt_data_bypassed[0]
    SLICE_X32Y36         FDCE                                         r  CPU/xm_rt_reg/dff[30].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.905    22.283    CPU/xm_rt_reg/dff[30].flip_flop/clock0
    SLICE_X32Y36         FDCE                                         r  CPU/xm_rt_reg/dff[30].flip_flop/q_reg/C
                         clock pessimism             -0.545    21.737    
                         clock uncertainty            0.180    21.917    
    SLICE_X32Y36         FDCE (Hold_fdce_C_D)         0.092    22.009    CPU/xm_rt_reg/dff[30].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -22.009    
                         arrival time                          22.047    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CPU/dx_is_setx_latch/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_is_setx_latch/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.581%)  route 0.167ns (50.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 21.729 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.637    21.729    CPU/dx_is_setx_latch/clock0
    SLICE_X12Y38         FDCE                                         r  CPU/dx_is_setx_latch/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.164    21.893 r  CPU/dx_is_setx_latch/q_reg/Q
                         net (fo=1, routed)           0.167    22.060    CPU/xm_is_setx_latch/q_reg_1
    SLICE_X11Y38         FDCE                                         r  CPU/xm_is_setx_latch/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.912    22.290    CPU/xm_is_setx_latch/clock0
    SLICE_X11Y38         FDCE                                         r  CPU/xm_is_setx_latch/q_reg/C
                         clock pessimism             -0.523    21.766    
                         clock uncertainty            0.180    21.946    
    SLICE_X11Y38         FDCE (Hold_fdce_C_D)         0.075    22.021    CPU/xm_is_setx_latch/q_reg
  -------------------------------------------------------------------
                         required time                        -22.021    
                         arrival time                          22.060    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 CPU/dx_rtdata_reg/dff[3].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_rt_reg/dff[3].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.543%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 21.728 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.636    21.728    CPU/dx_rtdata_reg/dff[3].flip_flop/clock0
    SLICE_X17Y39         FDCE                                         r  CPU/dx_rtdata_reg/dff[3].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.128    21.856 r  CPU/dx_rtdata_reg/dff[3].flip_flop/q_reg/Q
                         net (fo=1, routed)           0.086    21.942    CPU/xm_result_reg/dff[3].flip_flop/q_reg_13
    SLICE_X17Y39         LUT5 (Prop_lut5_I4_O)        0.098    22.040 r  CPU/xm_result_reg/dff[3].flip_flop/q_i_1__291/O
                         net (fo=1, routed)           0.000    22.040    CPU/xm_rt_reg/dff[3].flip_flop/dx_rt_data_bypassed[0]
    SLICE_X17Y39         FDCE                                         r  CPU/xm_rt_reg/dff[3].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.912    22.290    CPU/xm_rt_reg/dff[3].flip_flop/clock0
    SLICE_X17Y39         FDCE                                         r  CPU/xm_rt_reg/dff[3].flip_flop/q_reg/C
                         clock pessimism             -0.561    21.728    
                         clock uncertainty            0.180    21.908    
    SLICE_X17Y39         FDCE (Hold_fdce_C_D)         0.092    22.000    CPU/xm_rt_reg/dff[3].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -22.000    
                         arrival time                          22.040    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 CPU/dx_is_jal_latch/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_is_jal_latch/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.466%)  route 0.168ns (50.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 22.288 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 21.728 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.636    21.728    CPU/dx_is_jal_latch/clock0
    SLICE_X12Y37         FDCE                                         r  CPU/dx_is_jal_latch/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164    21.892 r  CPU/dx_is_jal_latch/q_reg/Q
                         net (fo=1, routed)           0.168    22.060    CPU/xm_is_jal_latch/q_reg_1
    SLICE_X11Y37         FDCE                                         r  CPU/xm_is_jal_latch/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.910    22.288    CPU/xm_is_jal_latch/clock0
    SLICE_X11Y37         FDCE                                         r  CPU/xm_is_jal_latch/q_reg/C
                         clock pessimism             -0.523    21.764    
                         clock uncertainty            0.180    21.944    
    SLICE_X11Y37         FDCE (Hold_fdce_C_D)         0.070    22.014    CPU/xm_is_jal_latch/q_reg
  -------------------------------------------------------------------
                         required time                        -22.014    
                         arrival time                          22.060    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 CPU/fd_issue_counter_reg/dff[10].flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.214%)  route 0.149ns (41.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 22.222 - 20.000 ) 
    Source Clock Delay      (SCD):    1.665ns = ( 21.665 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.625    20.755    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.800 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.266    21.066    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.092 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.573    21.665    CPU/fd_issue_counter_reg/dff[10].flip_flop/clock0
    SLICE_X12Y56         FDCE                                         r  CPU/fd_issue_counter_reg/dff[10].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDCE (Prop_fdce_C_Q)         0.164    21.829 r  CPU/fd_issue_counter_reg/dff[10].flip_flop/q_reg/Q
                         net (fo=8, routed)           0.149    21.978    CPU/fd_issue_counter_reg/dff[9].flip_flop/fd_issue_counter[0]
    SLICE_X12Y56         LUT4 (Prop_lut4_I1_O)        0.044    22.022 r  CPU/fd_issue_counter_reg/dff[9].flip_flop/q_i_1__51/O
                         net (fo=1, routed)           0.000    22.022    CPU/fd_issue_counter_reg/dff[11].flip_flop/fd_issue_counter_next[0]
    SLICE_X12Y56         FDCE                                         r  CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.904    20.994    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.050 r  q_reg_i_8__0/O
                         net (fo=1, routed)           0.299    21.349    q_reg_i_8__0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.378 r  q_reg_i_3__63/O
                         net (fo=492, routed)         0.844    22.222    CPU/fd_issue_counter_reg/dff[11].flip_flop/clock0
    SLICE_X12Y56         FDCE                                         r  CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg/C
                         clock pessimism             -0.557    21.665    
                         clock uncertainty            0.180    21.844    
    SLICE_X12Y56         FDCE (Hold_fdce_C_D)         0.131    21.975    CPU/fd_issue_counter_reg/dff[11].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                        -21.975    
                         arrival time                          22.022    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.056%)  route 0.134ns (41.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.630     0.760    CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/clk_out1
    SLICE_X20Y27         FDRE                                         r  CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.141     0.901 r  CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg/Q
                         net (fo=3, routed)           0.134     1.036    CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_reg_0[0]
    SLICE_X20Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.081 r  CPU/multdiv_unit/div_unit/divreg/dff[34].flip_flop/q_i_1__84/O
                         net (fo=1, routed)           0.000     1.081    CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg_3
    SLICE_X20Y27         FDRE                                         r  CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1321, routed)        0.903     0.993    CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/clk_out1
    SLICE_X20Y27         FDRE                                         r  CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg/C
                         clock pessimism             -0.232     0.760    
                         clock uncertainty            0.180     0.940    
    SLICE_X20Y27         FDRE (Hold_fdre_C_D)         0.092     1.032    CPU/multdiv_unit/div_unit/divreg/dff[35].flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.049    





