

================================================================
== Vitis HLS Report for 'systolicArray'
================================================================
* Date:           Mon Jun 12 16:50:44 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.828 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                    |                                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                              Instance                              |                          Module                          |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_fu_36  |systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2  |        6|        6|  19.998 ns|  19.998 ns|    6|    6|       no|
        |grp_systolicArray_Pipeline_VITIS_LOOP_247_1_fu_44                   |systolicArray_Pipeline_VITIS_LOOP_247_1                   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      144|      194|    -|
|Memory               |        -|     -|      128|       64|    -|
|Multiplexer          |        -|     -|        -|      201|    -|
|Register             |        -|     -|        8|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      280|      461|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |                              Instance                              |                          Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_systolicArray_Pipeline_VITIS_LOOP_247_1_fu_44                   |systolicArray_Pipeline_VITIS_LOOP_247_1                   |        0|   0|  135|   82|    0|
    |grp_systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_fu_36  |systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2  |        0|   0|    9|  112|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                               |                                                          |        0|   0|  144|  194|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |                       Module                       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |l_Tb_m_Sreg_Array_U    |systolicArray_l_Tb_m_Sreg_Array_SHIFTREG_AUTO_0R0W  |        0|  64|  32|    0|     2|   32|     1|           64|
    |l_Tb_m_Sreg_Array_1_U  |systolicArray_l_Tb_m_Sreg_Array_SHIFTREG_AUTO_0R0W  |        0|  64|  32|    0|     2|   32|     1|           64|
    +-----------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                                    |        0| 128|  64|    0|     4|   64|     2|          128|
    +-----------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  26|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |l_Tb_m_Sreg_Array_1_address0  |  14|          3|    1|          3|
    |l_Tb_m_Sreg_Array_1_ce0       |  14|          3|    1|          3|
    |l_Tb_m_Sreg_Array_1_d0        |  14|          3|   32|         96|
    |l_Tb_m_Sreg_Array_1_we0       |  14|          3|    1|          3|
    |l_Tb_m_Sreg_Array_address0    |  14|          3|    1|          3|
    |l_Tb_m_Sreg_Array_ce0         |  14|          3|    1|          3|
    |l_Tb_m_Sreg_Array_d0          |  14|          3|   32|         96|
    |l_Tb_m_Sreg_Array_we0         |  14|          3|    1|          3|
    |l_aStr1_read                  |   9|          2|    1|          2|
    |l_bStr2_read                  |   9|          2|    1|          2|
    |l_dataA_0_write               |   9|          2|    1|          2|
    |l_dataA_1_write               |   9|          2|    1|          2|
    |l_dataB_0_write               |   9|          2|    1|          2|
    |real_start                    |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 201|         43|   78|        229|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                       Name                                      | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                        |  4|   0|    4|          0|
    |ap_done_reg                                                                      |  1|   0|    1|          0|
    |grp_systolicArray_Pipeline_VITIS_LOOP_247_1_fu_44_ap_start_reg                   |  1|   0|    1|          0|
    |grp_systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_fu_36_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                                   |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                            |  8|   0|    8|          0|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  systolicArray|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  systolicArray|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  systolicArray|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  systolicArray|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  systolicArray|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  systolicArray|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  systolicArray|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  systolicArray|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  systolicArray|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  systolicArray|  return value|
|l_aStr1_dout              |   in|   66|     ap_fifo|        l_aStr1|       pointer|
|l_aStr1_num_data_valid    |   in|    2|     ap_fifo|        l_aStr1|       pointer|
|l_aStr1_fifo_cap          |   in|    2|     ap_fifo|        l_aStr1|       pointer|
|l_aStr1_empty_n           |   in|    1|     ap_fifo|        l_aStr1|       pointer|
|l_aStr1_read              |  out|    1|     ap_fifo|        l_aStr1|       pointer|
|l_bStr2_dout              |   in|   64|     ap_fifo|        l_bStr2|       pointer|
|l_bStr2_num_data_valid    |   in|    2|     ap_fifo|        l_bStr2|       pointer|
|l_bStr2_fifo_cap          |   in|    2|     ap_fifo|        l_bStr2|       pointer|
|l_bStr2_empty_n           |   in|    1|     ap_fifo|        l_bStr2|       pointer|
|l_bStr2_read              |  out|    1|     ap_fifo|        l_bStr2|       pointer|
|l_dataA_0_din             |  out|   34|     ap_fifo|      l_dataA_0|       pointer|
|l_dataA_0_num_data_valid  |   in|    3|     ap_fifo|      l_dataA_0|       pointer|
|l_dataA_0_fifo_cap        |   in|    3|     ap_fifo|      l_dataA_0|       pointer|
|l_dataA_0_full_n          |   in|    1|     ap_fifo|      l_dataA_0|       pointer|
|l_dataA_0_write           |  out|    1|     ap_fifo|      l_dataA_0|       pointer|
|l_dataA_1_din             |  out|   34|     ap_fifo|      l_dataA_1|       pointer|
|l_dataA_1_num_data_valid  |   in|    3|     ap_fifo|      l_dataA_1|       pointer|
|l_dataA_1_fifo_cap        |   in|    3|     ap_fifo|      l_dataA_1|       pointer|
|l_dataA_1_full_n          |   in|    1|     ap_fifo|      l_dataA_1|       pointer|
|l_dataA_1_write           |  out|    1|     ap_fifo|      l_dataA_1|       pointer|
|l_dataB_0_din             |  out|   64|     ap_fifo|      l_dataB_0|       pointer|
|l_dataB_0_num_data_valid  |   in|    3|     ap_fifo|      l_dataB_0|       pointer|
|l_dataB_0_fifo_cap        |   in|    3|     ap_fifo|      l_dataB_0|       pointer|
|l_dataB_0_full_n          |   in|    1|     ap_fifo|      l_dataB_0|       pointer|
|l_dataB_0_write           |  out|    1|     ap_fifo|      l_dataB_0|       pointer|
+--------------------------+-----+-----+------------+---------------+--------------+

