TimeQuest Timing Analyzer report for adc
Sun Dec 11 16:04:30 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'inclk0'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'inclk0'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'inclk0'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Slow Corner Signal Integrity Metrics
 58. Fast Corner Signal Integrity Metrics
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; adc                                                               ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C120F780C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; inclk0 ; b2v_inst4|altpll_component|auto_generated|pll1|inclk[0] ; { b2v_inst4|altpll_component|auto_generated|pll1|clk[0] } ;
; inclk0                                                ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { inclk0 }                                                ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                    ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                           ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; 750.19 MHz ; 437.64 MHz      ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 18.667 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 9.700 ; 0.000         ;
; inclk0                                                ; 9.893 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 18.667 ; adc:b2v_inst|fstate.state3  ; adc:b2v_inst|fstate.state6  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 1.252      ;
; 18.673 ; adc:b2v_inst|fstate.state1  ; adc:b2v_inst|fstate.state2  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 1.246      ;
; 18.743 ; adc:b2v_inst|fstate.state4  ; adc:b2v_inst|fstate.state9  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 1.175      ;
; 18.746 ; adc:b2v_inst|fstate.state5  ; adc:b2v_inst|fstate.state11 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 1.172      ;
; 18.751 ; adc:b2v_inst|fstate.state6  ; adc:b2v_inst|fstate.state13 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 1.167      ;
; 18.753 ; adc:b2v_inst|fstate.state2  ; adc:b2v_inst|fstate.state5  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 1.165      ;
; 18.762 ; adc:b2v_inst|fstate.state3  ; adc:b2v_inst|fstate.state7  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 1.156      ;
; 18.798 ; adc:b2v_inst|fstate.state7  ; adc:b2v_inst|fstate.state15 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 1.120      ;
; 18.814 ; adc:b2v_inst|fstate.state5  ; adc:b2v_inst|fstate.state10 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 1.104      ;
; 18.818 ; adc:b2v_inst|fstate.state4  ; adc:b2v_inst|fstate.state8  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 1.100      ;
; 18.819 ; adc:b2v_inst|fstate.state6  ; adc:b2v_inst|fstate.state12 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 1.099      ;
; 18.824 ; adc:b2v_inst|fstate.state2  ; adc:b2v_inst|fstate.state4  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 1.094      ;
; 18.978 ; adc:b2v_inst|fstate.state1  ; adc:b2v_inst|fstate.state3  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 0.940      ;
; 19.184 ; adc:b2v_inst|fstate.state9  ; adc:b2v_inst|fstate.state9  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 0.734      ;
; 19.184 ; adc:b2v_inst|fstate.state11 ; adc:b2v_inst|fstate.state11 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 0.734      ;
; 19.184 ; adc:b2v_inst|fstate.state13 ; adc:b2v_inst|fstate.state13 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 0.734      ;
; 19.184 ; adc:b2v_inst|fstate.state15 ; adc:b2v_inst|fstate.state15 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 0.734      ;
; 19.184 ; adc:b2v_inst|fstate.state10 ; adc:b2v_inst|fstate.state10 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 0.734      ;
; 19.184 ; adc:b2v_inst|fstate.state8  ; adc:b2v_inst|fstate.state8  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 0.734      ;
; 19.184 ; adc:b2v_inst|fstate.state12 ; adc:b2v_inst|fstate.state12 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 0.734      ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.403 ; adc:b2v_inst|fstate.state9  ; adc:b2v_inst|fstate.state9  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; adc:b2v_inst|fstate.state11 ; adc:b2v_inst|fstate.state11 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; adc:b2v_inst|fstate.state8  ; adc:b2v_inst|fstate.state8  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; adc:b2v_inst|fstate.state10 ; adc:b2v_inst|fstate.state10 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; adc:b2v_inst|fstate.state12 ; adc:b2v_inst|fstate.state12 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; adc:b2v_inst|fstate.state13 ; adc:b2v_inst|fstate.state13 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; adc:b2v_inst|fstate.state15 ; adc:b2v_inst|fstate.state15 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.565 ; adc:b2v_inst|fstate.state1  ; adc:b2v_inst|fstate.state3  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.831      ;
; 0.653 ; adc:b2v_inst|fstate.state6  ; adc:b2v_inst|fstate.state12 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.919      ;
; 0.654 ; adc:b2v_inst|fstate.state2  ; adc:b2v_inst|fstate.state4  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.920      ;
; 0.655 ; adc:b2v_inst|fstate.state7  ; adc:b2v_inst|fstate.state15 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.921      ;
; 0.660 ; adc:b2v_inst|fstate.state4  ; adc:b2v_inst|fstate.state8  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; adc:b2v_inst|fstate.state3  ; adc:b2v_inst|fstate.state7  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.666 ; adc:b2v_inst|fstate.state5  ; adc:b2v_inst|fstate.state10 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.697 ; adc:b2v_inst|fstate.state2  ; adc:b2v_inst|fstate.state5  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.963      ;
; 0.711 ; adc:b2v_inst|fstate.state6  ; adc:b2v_inst|fstate.state13 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.977      ;
; 0.722 ; adc:b2v_inst|fstate.state5  ; adc:b2v_inst|fstate.state11 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.988      ;
; 0.724 ; adc:b2v_inst|fstate.state4  ; adc:b2v_inst|fstate.state9  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.990      ;
; 0.842 ; adc:b2v_inst|fstate.state1  ; adc:b2v_inst|fstate.state2  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.859 ; adc:b2v_inst|fstate.state3  ; adc:b2v_inst|fstate.state6  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.126      ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state1                                                  ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state10                                                 ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state11                                                 ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state12                                                 ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state13                                                 ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state15                                                 ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state2                                                  ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state3                                                  ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state4                                                  ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state5                                                  ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state6                                                  ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state7                                                  ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state8                                                  ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state9                                                  ;
; 9.890  ; 10.078       ; 0.188          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state1                                                  ;
; 9.890  ; 10.078       ; 0.188          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state15                                                 ;
; 9.890  ; 10.078       ; 0.188          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state3                                                  ;
; 9.890  ; 10.078       ; 0.188          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state7                                                  ;
; 9.891  ; 10.079       ; 0.188          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state10                                                 ;
; 9.891  ; 10.079       ; 0.188          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state11                                                 ;
; 9.891  ; 10.079       ; 0.188          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state12                                                 ;
; 9.891  ; 10.079       ; 0.188          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state13                                                 ;
; 9.891  ; 10.079       ; 0.188          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state2                                                  ;
; 9.891  ; 10.079       ; 0.188          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state4                                                  ;
; 9.891  ; 10.079       ; 0.188          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state5                                                  ;
; 9.891  ; 10.079       ; 0.188          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state6                                                  ;
; 9.891  ; 10.079       ; 0.188          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state8                                                  ;
; 9.891  ; 10.079       ; 0.188          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state9                                                  ;
; 9.955  ; 9.955        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state10|clk                                                 ;
; 9.955  ; 9.955        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state11|clk                                                 ;
; 9.955  ; 9.955        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state12|clk                                                 ;
; 9.955  ; 9.955        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state13|clk                                                 ;
; 9.955  ; 9.955        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state15|clk                                                 ;
; 9.955  ; 9.955        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state1|clk                                                  ;
; 9.955  ; 9.955        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state2|clk                                                  ;
; 9.955  ; 9.955        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state3|clk                                                  ;
; 9.955  ; 9.955        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state4|clk                                                  ;
; 9.955  ; 9.955        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state5|clk                                                  ;
; 9.955  ; 9.955        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state6|clk                                                  ;
; 9.955  ; 9.955        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state7|clk                                                  ;
; 9.955  ; 9.955        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state8|clk                                                  ;
; 9.955  ; 9.955        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state9|clk                                                  ;
; 9.966  ; 9.966        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9.966  ; 9.966        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 10.032 ; 10.032       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 10.032 ; 10.032       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 10.042 ; 10.042       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state15|clk                                                 ;
; 10.042 ; 10.042       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state1|clk                                                  ;
; 10.042 ; 10.042       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state3|clk                                                  ;
; 10.042 ; 10.042       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state7|clk                                                  ;
; 10.043 ; 10.043       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state10|clk                                                 ;
; 10.043 ; 10.043       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state11|clk                                                 ;
; 10.043 ; 10.043       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state12|clk                                                 ;
; 10.043 ; 10.043       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state13|clk                                                 ;
; 10.043 ; 10.043       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state2|clk                                                  ;
; 10.043 ; 10.043       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state4|clk                                                  ;
; 10.043 ; 10.043       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state5|clk                                                  ;
; 10.043 ; 10.043       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state6|clk                                                  ;
; 10.043 ; 10.043       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state8|clk                                                  ;
; 10.043 ; 10.043       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state9|clk                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state1                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state10                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state11                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state12                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state13                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state15                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state2                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state3                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state4                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state5                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state6                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state7                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state8                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state9                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inclk0'                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+
; 9.893  ; 9.893        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                                  ;
; 9.899  ; 9.899        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.899  ; 9.899        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                                  ;
; 10.083 ; 10.083       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.099 ; 10.099       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.099 ; 10.099       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; x         ; inclk0     ; 4.539 ; 4.865 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; x         ; inclk0     ; -3.190 ; -3.547 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; c0        ; inclk0     ; 0.106 ;       ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led1      ; inclk0     ; 8.090 ; 7.983 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led2      ; inclk0     ; 7.393 ; 7.282 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led3      ; inclk0     ; 6.402 ; 6.553 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s1        ; inclk0     ; 7.010 ; 6.960 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s2        ; inclk0     ; 5.374 ; 5.334 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s3        ; inclk0     ; 4.645 ; 4.652 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;       ; 0.105 ; Fall       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; c0        ; inclk0     ; -0.265 ;        ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led1      ; inclk0     ; 6.449  ; 6.361  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led2      ; inclk0     ; 5.708  ; 5.595  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led3      ; inclk0     ; 5.220  ; 5.416  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s1        ; inclk0     ; 5.415  ; 5.381  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s2        ; inclk0     ; 3.774  ; 3.729  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s3        ; inclk0     ; 3.538  ; 3.596  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;        ; -0.267 ; Fall       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                     ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                           ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; 838.93 MHz ; 437.64 MHz      ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 18.808 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 9.704 ; 0.000         ;
; inclk0                                                ; 9.868 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 18.808 ; adc:b2v_inst|fstate.state1  ; adc:b2v_inst|fstate.state2  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 1.120      ;
; 18.810 ; adc:b2v_inst|fstate.state3  ; adc:b2v_inst|fstate.state6  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 1.118      ;
; 18.877 ; adc:b2v_inst|fstate.state4  ; adc:b2v_inst|fstate.state9  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 1.051      ;
; 18.879 ; adc:b2v_inst|fstate.state5  ; adc:b2v_inst|fstate.state11 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 1.049      ;
; 18.883 ; adc:b2v_inst|fstate.state2  ; adc:b2v_inst|fstate.state5  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 1.045      ;
; 18.883 ; adc:b2v_inst|fstate.state6  ; adc:b2v_inst|fstate.state13 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 1.045      ;
; 18.890 ; adc:b2v_inst|fstate.state3  ; adc:b2v_inst|fstate.state7  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.037      ;
; 18.924 ; adc:b2v_inst|fstate.state7  ; adc:b2v_inst|fstate.state15 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.003      ;
; 18.942 ; adc:b2v_inst|fstate.state5  ; adc:b2v_inst|fstate.state10 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 0.986      ;
; 18.942 ; adc:b2v_inst|fstate.state6  ; adc:b2v_inst|fstate.state12 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 0.986      ;
; 18.947 ; adc:b2v_inst|fstate.state4  ; adc:b2v_inst|fstate.state8  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 0.981      ;
; 18.948 ; adc:b2v_inst|fstate.state2  ; adc:b2v_inst|fstate.state4  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 0.980      ;
; 19.070 ; adc:b2v_inst|fstate.state1  ; adc:b2v_inst|fstate.state3  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 0.857      ;
; 19.268 ; adc:b2v_inst|fstate.state15 ; adc:b2v_inst|fstate.state15 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 0.659      ;
; 19.269 ; adc:b2v_inst|fstate.state9  ; adc:b2v_inst|fstate.state9  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 0.659      ;
; 19.269 ; adc:b2v_inst|fstate.state11 ; adc:b2v_inst|fstate.state11 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 0.659      ;
; 19.269 ; adc:b2v_inst|fstate.state13 ; adc:b2v_inst|fstate.state13 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 0.659      ;
; 19.269 ; adc:b2v_inst|fstate.state10 ; adc:b2v_inst|fstate.state10 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 0.659      ;
; 19.269 ; adc:b2v_inst|fstate.state12 ; adc:b2v_inst|fstate.state12 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 0.659      ;
; 19.269 ; adc:b2v_inst|fstate.state8  ; adc:b2v_inst|fstate.state8  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 0.659      ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.354 ; adc:b2v_inst|fstate.state15 ; adc:b2v_inst|fstate.state15 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; adc:b2v_inst|fstate.state9  ; adc:b2v_inst|fstate.state9  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; adc:b2v_inst|fstate.state11 ; adc:b2v_inst|fstate.state11 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; adc:b2v_inst|fstate.state8  ; adc:b2v_inst|fstate.state8  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; adc:b2v_inst|fstate.state10 ; adc:b2v_inst|fstate.state10 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; adc:b2v_inst|fstate.state12 ; adc:b2v_inst|fstate.state12 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; adc:b2v_inst|fstate.state13 ; adc:b2v_inst|fstate.state13 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.514 ; adc:b2v_inst|fstate.state1  ; adc:b2v_inst|fstate.state3  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.598 ; adc:b2v_inst|fstate.state2  ; adc:b2v_inst|fstate.state4  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.840      ;
; 0.601 ; adc:b2v_inst|fstate.state6  ; adc:b2v_inst|fstate.state12 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; adc:b2v_inst|fstate.state7  ; adc:b2v_inst|fstate.state15 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.604 ; adc:b2v_inst|fstate.state4  ; adc:b2v_inst|fstate.state8  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.606 ; adc:b2v_inst|fstate.state3  ; adc:b2v_inst|fstate.state7  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.610 ; adc:b2v_inst|fstate.state5  ; adc:b2v_inst|fstate.state10 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.852      ;
; 0.636 ; adc:b2v_inst|fstate.state2  ; adc:b2v_inst|fstate.state5  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.878      ;
; 0.649 ; adc:b2v_inst|fstate.state6  ; adc:b2v_inst|fstate.state13 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.891      ;
; 0.661 ; adc:b2v_inst|fstate.state4  ; adc:b2v_inst|fstate.state9  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.903      ;
; 0.661 ; adc:b2v_inst|fstate.state5  ; adc:b2v_inst|fstate.state11 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.903      ;
; 0.784 ; adc:b2v_inst|fstate.state1  ; adc:b2v_inst|fstate.state2  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.027      ;
; 0.791 ; adc:b2v_inst|fstate.state3  ; adc:b2v_inst|fstate.state6  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.034      ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 9.704  ; 9.922        ; 0.218          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state1                                                  ;
; 9.704  ; 9.922        ; 0.218          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state15                                                 ;
; 9.704  ; 9.922        ; 0.218          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state3                                                  ;
; 9.704  ; 9.922        ; 0.218          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state7                                                  ;
; 9.705  ; 9.923        ; 0.218          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state10                                                 ;
; 9.705  ; 9.923        ; 0.218          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state11                                                 ;
; 9.705  ; 9.923        ; 0.218          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state12                                                 ;
; 9.705  ; 9.923        ; 0.218          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state13                                                 ;
; 9.705  ; 9.923        ; 0.218          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state2                                                  ;
; 9.705  ; 9.923        ; 0.218          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state4                                                  ;
; 9.705  ; 9.923        ; 0.218          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state5                                                  ;
; 9.705  ; 9.923        ; 0.218          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state6                                                  ;
; 9.705  ; 9.923        ; 0.218          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state8                                                  ;
; 9.705  ; 9.923        ; 0.218          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state9                                                  ;
; 9.887  ; 10.073       ; 0.186          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state1                                                  ;
; 9.887  ; 10.073       ; 0.186          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state10                                                 ;
; 9.887  ; 10.073       ; 0.186          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state11                                                 ;
; 9.887  ; 10.073       ; 0.186          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state12                                                 ;
; 9.887  ; 10.073       ; 0.186          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state13                                                 ;
; 9.887  ; 10.073       ; 0.186          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state15                                                 ;
; 9.887  ; 10.073       ; 0.186          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state2                                                  ;
; 9.887  ; 10.073       ; 0.186          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state3                                                  ;
; 9.887  ; 10.073       ; 0.186          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state4                                                  ;
; 9.887  ; 10.073       ; 0.186          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state5                                                  ;
; 9.887  ; 10.073       ; 0.186          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state6                                                  ;
; 9.887  ; 10.073       ; 0.186          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state7                                                  ;
; 9.887  ; 10.073       ; 0.186          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state8                                                  ;
; 9.887  ; 10.073       ; 0.186          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state9                                                  ;
; 9.962  ; 9.962        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state15|clk                                                 ;
; 9.962  ; 9.962        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state1|clk                                                  ;
; 9.962  ; 9.962        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state3|clk                                                  ;
; 9.962  ; 9.962        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state7|clk                                                  ;
; 9.963  ; 9.963        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state10|clk                                                 ;
; 9.963  ; 9.963        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state11|clk                                                 ;
; 9.963  ; 9.963        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state12|clk                                                 ;
; 9.963  ; 9.963        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state13|clk                                                 ;
; 9.963  ; 9.963        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state2|clk                                                  ;
; 9.963  ; 9.963        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state4|clk                                                  ;
; 9.963  ; 9.963        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state5|clk                                                  ;
; 9.963  ; 9.963        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state6|clk                                                  ;
; 9.963  ; 9.963        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state8|clk                                                  ;
; 9.963  ; 9.963        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state9|clk                                                  ;
; 9.971  ; 9.971        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9.971  ; 9.971        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 10.027 ; 10.027       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 10.027 ; 10.027       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 10.035 ; 10.035       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state10|clk                                                 ;
; 10.035 ; 10.035       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state11|clk                                                 ;
; 10.035 ; 10.035       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state12|clk                                                 ;
; 10.035 ; 10.035       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state13|clk                                                 ;
; 10.035 ; 10.035       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state15|clk                                                 ;
; 10.035 ; 10.035       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state1|clk                                                  ;
; 10.035 ; 10.035       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state2|clk                                                  ;
; 10.035 ; 10.035       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state3|clk                                                  ;
; 10.035 ; 10.035       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state4|clk                                                  ;
; 10.035 ; 10.035       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state5|clk                                                  ;
; 10.035 ; 10.035       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state6|clk                                                  ;
; 10.035 ; 10.035       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state7|clk                                                  ;
; 10.035 ; 10.035       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state8|clk                                                  ;
; 10.035 ; 10.035       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state9|clk                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state1                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state10                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state11                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state12                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state13                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state15                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state2                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state3                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state4                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state5                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state6                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state7                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state8                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state9                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inclk0'                                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+
; 9.868  ; 9.868        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.868  ; 9.868        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.893  ; 9.893        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                                  ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                                  ;
; 10.087 ; 10.087       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                                  ;
; 10.131 ; 10.131       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.131 ; 10.131       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; x         ; inclk0     ; 3.938 ; 4.174 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; x         ; inclk0     ; -2.715 ; -3.002 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; c0        ; inclk0     ; 0.484 ;       ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led1      ; inclk0     ; 7.621 ; 7.742 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led2      ; inclk0     ; 6.979 ; 7.046 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led3      ; inclk0     ; 6.230 ; 6.226 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s1        ; inclk0     ; 6.669 ; 6.780 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s2        ; inclk0     ; 5.212 ; 5.202 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s3        ; inclk0     ; 4.575 ; 4.546 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;       ; 0.479 ; Fall       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; c0        ; inclk0     ; 0.155 ;       ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led1      ; inclk0     ; 6.158 ; 6.258 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led2      ; inclk0     ; 5.466 ; 5.532 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led3      ; inclk0     ; 5.164 ; 5.209 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s1        ; inclk0     ; 5.247 ; 5.336 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s2        ; inclk0     ; 3.774 ; 3.766 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s3        ; inclk0     ; 3.579 ; 3.602 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;       ; 0.149 ; Fall       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 19.337 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; inclk0                                                ; 9.571 ; 0.000         ;
; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 9.774 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 19.337 ; adc:b2v_inst|fstate.state3  ; adc:b2v_inst|fstate.state6  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.610      ;
; 19.346 ; adc:b2v_inst|fstate.state1  ; adc:b2v_inst|fstate.state2  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.601      ;
; 19.382 ; adc:b2v_inst|fstate.state4  ; adc:b2v_inst|fstate.state9  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.565      ;
; 19.387 ; adc:b2v_inst|fstate.state5  ; adc:b2v_inst|fstate.state11 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.560      ;
; 19.391 ; adc:b2v_inst|fstate.state6  ; adc:b2v_inst|fstate.state13 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.556      ;
; 19.392 ; adc:b2v_inst|fstate.state3  ; adc:b2v_inst|fstate.state7  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 0.554      ;
; 19.394 ; adc:b2v_inst|fstate.state2  ; adc:b2v_inst|fstate.state5  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.553      ;
; 19.413 ; adc:b2v_inst|fstate.state5  ; adc:b2v_inst|fstate.state10 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.534      ;
; 19.417 ; adc:b2v_inst|fstate.state7  ; adc:b2v_inst|fstate.state15 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 0.529      ;
; 19.420 ; adc:b2v_inst|fstate.state4  ; adc:b2v_inst|fstate.state8  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.527      ;
; 19.421 ; adc:b2v_inst|fstate.state6  ; adc:b2v_inst|fstate.state12 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.526      ;
; 19.423 ; adc:b2v_inst|fstate.state2  ; adc:b2v_inst|fstate.state4  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.524      ;
; 19.513 ; adc:b2v_inst|fstate.state1  ; adc:b2v_inst|fstate.state3  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 0.433      ;
; 19.596 ; adc:b2v_inst|fstate.state15 ; adc:b2v_inst|fstate.state15 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 0.350      ;
; 19.597 ; adc:b2v_inst|fstate.state9  ; adc:b2v_inst|fstate.state9  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.350      ;
; 19.597 ; adc:b2v_inst|fstate.state11 ; adc:b2v_inst|fstate.state11 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.350      ;
; 19.597 ; adc:b2v_inst|fstate.state13 ; adc:b2v_inst|fstate.state13 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.350      ;
; 19.597 ; adc:b2v_inst|fstate.state10 ; adc:b2v_inst|fstate.state10 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.350      ;
; 19.597 ; adc:b2v_inst|fstate.state8  ; adc:b2v_inst|fstate.state8  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.350      ;
; 19.597 ; adc:b2v_inst|fstate.state12 ; adc:b2v_inst|fstate.state12 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 0.350      ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.182 ; adc:b2v_inst|fstate.state15 ; adc:b2v_inst|fstate.state15 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; adc:b2v_inst|fstate.state9  ; adc:b2v_inst|fstate.state9  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; adc:b2v_inst|fstate.state11 ; adc:b2v_inst|fstate.state11 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; adc:b2v_inst|fstate.state8  ; adc:b2v_inst|fstate.state8  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; adc:b2v_inst|fstate.state10 ; adc:b2v_inst|fstate.state10 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; adc:b2v_inst|fstate.state12 ; adc:b2v_inst|fstate.state12 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; adc:b2v_inst|fstate.state13 ; adc:b2v_inst|fstate.state13 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.259 ; adc:b2v_inst|fstate.state1  ; adc:b2v_inst|fstate.state3  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.295 ; adc:b2v_inst|fstate.state7  ; adc:b2v_inst|fstate.state15 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.299 ; adc:b2v_inst|fstate.state2  ; adc:b2v_inst|fstate.state4  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.423      ;
; 0.299 ; adc:b2v_inst|fstate.state6  ; adc:b2v_inst|fstate.state12 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.423      ;
; 0.302 ; adc:b2v_inst|fstate.state4  ; adc:b2v_inst|fstate.state8  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; adc:b2v_inst|fstate.state3  ; adc:b2v_inst|fstate.state7  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; adc:b2v_inst|fstate.state5  ; adc:b2v_inst|fstate.state10 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.429      ;
; 0.321 ; adc:b2v_inst|fstate.state2  ; adc:b2v_inst|fstate.state5  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.445      ;
; 0.331 ; adc:b2v_inst|fstate.state6  ; adc:b2v_inst|fstate.state13 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.455      ;
; 0.333 ; adc:b2v_inst|fstate.state5  ; adc:b2v_inst|fstate.state11 ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.457      ;
; 0.338 ; adc:b2v_inst|fstate.state4  ; adc:b2v_inst|fstate.state9  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.462      ;
; 0.379 ; adc:b2v_inst|fstate.state1  ; adc:b2v_inst|fstate.state2  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.504      ;
; 0.381 ; adc:b2v_inst|fstate.state3  ; adc:b2v_inst|fstate.state6  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.506      ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inclk0'                                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+
; 9.571  ; 9.571        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.571  ; 9.571        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.617  ; 9.617        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                                  ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                                  ;
; 10.378 ; 10.378       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                                  ;
; 10.428 ; 10.428       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.428 ; 10.428       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state10                                                 ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state11                                                 ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state12                                                 ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state13                                                 ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state2                                                  ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state4                                                  ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state5                                                  ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state6                                                  ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state8                                                  ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state9                                                  ;
; 9.775  ; 9.991        ; 0.216          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state1                                                  ;
; 9.775  ; 9.991        ; 0.216          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state15                                                 ;
; 9.775  ; 9.991        ; 0.216          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state3                                                  ;
; 9.775  ; 9.991        ; 0.216          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state7                                                  ;
; 9.822  ; 10.006       ; 0.184          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state10                                                 ;
; 9.822  ; 10.006       ; 0.184          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state11                                                 ;
; 9.822  ; 10.006       ; 0.184          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state12                                                 ;
; 9.822  ; 10.006       ; 0.184          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state13                                                 ;
; 9.822  ; 10.006       ; 0.184          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state2                                                  ;
; 9.822  ; 10.006       ; 0.184          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state4                                                  ;
; 9.822  ; 10.006       ; 0.184          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state5                                                  ;
; 9.822  ; 10.006       ; 0.184          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state6                                                  ;
; 9.822  ; 10.006       ; 0.184          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state8                                                  ;
; 9.822  ; 10.006       ; 0.184          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state9                                                  ;
; 9.823  ; 10.007       ; 0.184          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state1                                                  ;
; 9.823  ; 10.007       ; 0.184          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state15                                                 ;
; 9.823  ; 10.007       ; 0.184          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state3                                                  ;
; 9.823  ; 10.007       ; 0.184          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state7                                                  ;
; 9.986  ; 9.986        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9.986  ; 9.986        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 9.996  ; 9.996        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state10|clk                                                 ;
; 9.996  ; 9.996        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state11|clk                                                 ;
; 9.996  ; 9.996        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state12|clk                                                 ;
; 9.996  ; 9.996        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state13|clk                                                 ;
; 9.996  ; 9.996        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state2|clk                                                  ;
; 9.996  ; 9.996        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state4|clk                                                  ;
; 9.996  ; 9.996        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state5|clk                                                  ;
; 9.996  ; 9.996        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state6|clk                                                  ;
; 9.996  ; 9.996        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state8|clk                                                  ;
; 9.996  ; 9.996        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state9|clk                                                  ;
; 9.997  ; 9.997        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state15|clk                                                 ;
; 9.997  ; 9.997        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state1|clk                                                  ;
; 9.997  ; 9.997        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state3|clk                                                  ;
; 9.997  ; 9.997        ; 0.000          ; High Pulse Width ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state7|clk                                                  ;
; 10.002 ; 10.002       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state10|clk                                                 ;
; 10.002 ; 10.002       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state11|clk                                                 ;
; 10.002 ; 10.002       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state12|clk                                                 ;
; 10.002 ; 10.002       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state13|clk                                                 ;
; 10.002 ; 10.002       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state2|clk                                                  ;
; 10.002 ; 10.002       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state4|clk                                                  ;
; 10.002 ; 10.002       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state5|clk                                                  ;
; 10.002 ; 10.002       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state6|clk                                                  ;
; 10.002 ; 10.002       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state8|clk                                                  ;
; 10.002 ; 10.002       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state9|clk                                                  ;
; 10.003 ; 10.003       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state15|clk                                                 ;
; 10.003 ; 10.003       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state1|clk                                                  ;
; 10.003 ; 10.003       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state3|clk                                                  ;
; 10.003 ; 10.003       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|fstate.state7|clk                                                  ;
; 10.014 ; 10.014       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 10.014 ; 10.014       ; 0.000          ; Low Pulse Width  ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state1                                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state10                                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state11                                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state12                                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state13                                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state15                                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state2                                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state3                                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state4                                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state5                                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state6                                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state7                                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state8                                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:b2v_inst|fstate.state9                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; x         ; inclk0     ; 2.384 ; 2.945 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; x         ; inclk0     ; -1.722 ; -2.263 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; c0        ; inclk0     ; 0.059 ;       ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led1      ; inclk0     ; 4.364 ; 4.001 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led2      ; inclk0     ; 3.958 ; 3.697 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led3      ; inclk0     ; 3.247 ; 3.523 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s1        ; inclk0     ; 3.764 ; 3.495 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s2        ; inclk0     ; 2.854 ; 2.758 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s3        ; inclk0     ; 2.375 ; 2.468 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;       ; 0.072 ; Fall       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; c0        ; inclk0     ; -0.136 ;        ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led1      ; inclk0     ; 3.540  ; 3.227  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led2      ; inclk0     ; 3.122  ; 2.852  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led3      ; inclk0     ; 2.657  ; 2.943  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s1        ; inclk0     ; 2.966  ; 2.743  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s2        ; inclk0     ; 2.066  ; 1.954  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s3        ; inclk0     ; 1.823  ; 1.935  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;        ; -0.124 ; Fall       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 18.667 ; 0.182 ; N/A      ; N/A     ; 9.571               ;
;  b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 18.667 ; 0.182 ; N/A      ; N/A     ; 9.700               ;
;  inclk0                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 9.571               ;
; Design-wide TNS                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inclk0                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; x         ; inclk0     ; 4.539 ; 4.865 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; x         ; inclk0     ; -1.722 ; -2.263 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; c0        ; inclk0     ; 0.484 ;       ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led1      ; inclk0     ; 8.090 ; 7.983 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led2      ; inclk0     ; 7.393 ; 7.282 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led3      ; inclk0     ; 6.402 ; 6.553 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s1        ; inclk0     ; 7.010 ; 6.960 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s2        ; inclk0     ; 5.374 ; 5.334 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s3        ; inclk0     ; 4.645 ; 4.652 ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;       ; 0.479 ; Fall       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; c0        ; inclk0     ; -0.265 ;        ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led1      ; inclk0     ; 3.540  ; 3.227  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led2      ; inclk0     ; 3.122  ; 2.852  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led3      ; inclk0     ; 2.657  ; 2.943  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s1        ; inclk0     ; 2.966  ; 2.743  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s2        ; inclk0     ; 2.066  ; 1.954  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; s3        ; inclk0     ; 1.823  ; 1.935  ; Rise       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;        ; -0.267 ; Fall       ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; s1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; locked        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; reset         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; x                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; areset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inclk0                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; s1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; s2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; s3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; c0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-07 V                   ; 2.35 V              ; -0.00795 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-07 V                  ; 2.35 V             ; -0.00795 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; locked        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-07 V                   ; 2.35 V              ; -0.00795 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-07 V                  ; 2.35 V             ; -0.00795 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; reset         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-07 V                   ; 2.35 V              ; -0.00795 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-07 V                  ; 2.35 V             ; -0.00795 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-07 V                   ; 2.35 V              ; -0.00795 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-07 V                  ; 2.35 V             ; -0.00795 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-07 V                   ; 2.35 V              ; -0.00795 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-07 V                  ; 2.35 V             ; -0.00795 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-07 V                   ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-07 V                  ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-07 V                    ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-10 s                   ; 7.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-07 V                   ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-10 s                  ; 7.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; s1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; s2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; s3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; c0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; locked        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; reset         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst4|altpll_component|auto_generated|pll1|clk[0] ; 20       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 45    ; 45   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 11 16:04:28 2022
Info: Command: quartus_sta adc -c adc
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'adc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name inclk0 inclk0
    Info (332110): create_generated_clock -source {b2v_inst4|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {b2v_inst4|altpll_component|auto_generated|pll1|clk[0]} {b2v_inst4|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 18.667
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.667         0.000 b2v_inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.403         0.000 b2v_inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.700
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.700         0.000 b2v_inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.893         0.000 inclk0 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 18.808
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.808         0.000 b2v_inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.354         0.000 b2v_inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.704
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.704         0.000 b2v_inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.868         0.000 inclk0 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 19.337
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    19.337         0.000 b2v_inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.182         0.000 b2v_inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.571
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.571         0.000 inclk0 
    Info (332119):     9.774         0.000 b2v_inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4637 megabytes
    Info: Processing ended: Sun Dec 11 16:04:30 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


