<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element gmii_to_rgmii_adapter_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSXFC6C6U23C7" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="7_H6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="true" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="hps_gmii"
   internal="gmii_to_rgmii_adapter_0.hps_gmii"
   type="conduit"
   dir="end">
  <port name="hps_gmii_phy_tx_clk_o" internal="hps_gmii_phy_tx_clk_o" />
  <port name="hps_gmii_rst_tx_n" internal="hps_gmii_rst_tx_n" />
  <port name="hps_gmii_rst_rx_n" internal="hps_gmii_rst_rx_n" />
  <port name="hps_gmii_phy_txd_o" internal="hps_gmii_phy_txd_o" />
  <port name="hps_gmii_phy_txen_o" internal="hps_gmii_phy_txen_o" />
  <port name="hps_gmii_phy_txer_o" internal="hps_gmii_phy_txer_o" />
  <port name="hps_gmii_phy_mac_speed_o" internal="hps_gmii_phy_mac_speed_o" />
  <port name="hps_gmii_phy_tx_clk_i" internal="hps_gmii_phy_tx_clk_i" />
  <port name="hps_gmii_phy_rx_clk_i" internal="hps_gmii_phy_rx_clk_i" />
  <port name="hps_gmii_phy_rxdv_i" internal="hps_gmii_phy_rxdv_i" />
  <port name="hps_gmii_phy_rxer_i" internal="hps_gmii_phy_rxer_i" />
  <port name="hps_gmii_phy_rxd_i" internal="hps_gmii_phy_rxd_i" />
  <port name="hps_gmii_phy_col_i" internal="hps_gmii_phy_col_i" />
  <port name="hps_gmii_phy_crs_i" internal="hps_gmii_phy_crs_i" />
 </interface>
 <interface
   name="peri_clock"
   internal="gmii_to_rgmii_adapter_0.peri_clock"
   type="clock"
   dir="end">
  <port name="peri_clock_clk" internal="peri_clock_clk" />
 </interface>
 <interface
   name="peri_reset"
   internal="gmii_to_rgmii_adapter_0.peri_reset"
   type="reset"
   dir="end">
  <port name="peri_reset_reset_n" internal="peri_reset_reset_n" />
 </interface>
 <interface
   name="phy_rgmii"
   internal="gmii_to_rgmii_adapter_0.phy_rgmii"
   type="conduit"
   dir="end">
  <port name="phy_rgmii_rgmii_rx_clk" internal="phy_rgmii_rgmii_rx_clk" />
  <port name="phy_rgmii_rgmii_rxd" internal="phy_rgmii_rgmii_rxd" />
  <port name="phy_rgmii_rgmii_rx_ctl" internal="phy_rgmii_rgmii_rx_ctl" />
  <port name="phy_rgmii_rgmii_tx_clk" internal="phy_rgmii_rgmii_tx_clk" />
  <port name="phy_rgmii_rgmii_txd" internal="phy_rgmii_rgmii_txd" />
  <port name="phy_rgmii_rgmii_tx_ctl" internal="phy_rgmii_rgmii_tx_ctl" />
 </interface>
 <interface
   name="pll_25m_clock"
   internal="gmii_to_rgmii_adapter_0.pll_25m_clock"
   type="clock"
   dir="end">
  <port name="pll_25m_clock_clk" internal="pll_25m_clock_clk" />
 </interface>
 <interface
   name="pll_2_5m_clock"
   internal="gmii_to_rgmii_adapter_0.pll_2_5m_clock"
   type="clock"
   dir="end">
  <port name="pll_2_5m_clock_clk" internal="pll_2_5m_clock_clk" />
 </interface>
 <module
   name="gmii_to_rgmii_adapter_0"
   kind="altera_gmii_to_rgmii_adapter"
   version="18.1"
   enabled="1"
   autoexport="1">
  <parameter name="AUTO_DEVICE" value="5CSXFC6C6U23C7" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="RX_PIPELINE_DEPTH" value="0" />
  <parameter name="TX_PIPELINE_DEPTH" value="0" />
 </module>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
