#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain timing of Switch Block sb_0__1_ for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Thu Aug  8 17:59:29 2024
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_0__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[1] -to fpga_top/sb_0__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[10] -to fpga_top/sb_0__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[19] -to fpga_top/sb_0__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[28] -to fpga_top/sb_0__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_0__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[2] -to fpga_top/sb_0__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[11] -to fpga_top/sb_0__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[20] -to fpga_top/sb_0__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[29] -to fpga_top/sb_0__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_0__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[3] -to fpga_top/sb_0__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[12] -to fpga_top/sb_0__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[21] -to fpga_top/sb_0__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[30] -to fpga_top/sb_0__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_0__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_0__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[4] -to fpga_top/sb_0__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[13] -to fpga_top/sb_0__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[22] -to fpga_top/sb_0__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[31] -to fpga_top/sb_0__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[5] -to fpga_top/sb_0__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[14] -to fpga_top/sb_0__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[23] -to fpga_top/sb_0__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[32] -to fpga_top/sb_0__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[6] -to fpga_top/sb_0__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[15] -to fpga_top/sb_0__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[24] -to fpga_top/sb_0__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[7] -to fpga_top/sb_0__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[16] -to fpga_top/sb_0__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[25] -to fpga_top/sb_0__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_0__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[8] -to fpga_top/sb_0__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[17] -to fpga_top/sb_0__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[26] -to fpga_top/sb_0__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_0__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[0] -to fpga_top/sb_0__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[9] -to fpga_top/sb_0__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[18] -to fpga_top/sb_0__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[27] -to fpga_top/sb_0__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_[0] -to fpga_top/sb_0__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0] -to fpga_top/sb_0__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_10_[0] -to fpga_top/sb_0__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_18_[0] -to fpga_top/sb_0__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_0__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_[0] -to fpga_top/sb_0__1_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_[0] -to fpga_top/sb_0__1_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_22_[0] -to fpga_top/sb_0__1_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__1_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[0] -to fpga_top/sb_0__1_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[3] -to fpga_top/sb_0__1_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_[0] -to fpga_top/sb_0__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_[0] -to fpga_top/sb_0__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_26_[0] -to fpga_top/sb_0__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[1] -to fpga_top/sb_0__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[7] -to fpga_top/sb_0__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_0__1_/chanx_right_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_[0] -to fpga_top/sb_0__1_/chanx_right_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_30_[0] -to fpga_top/sb_0__1_/chanx_right_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_4_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__1_/chanx_right_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[2] -to fpga_top/sb_0__1_/chanx_right_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[11] -to fpga_top/sb_0__1_/chanx_right_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0] -to fpga_top/sb_0__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_0__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_[0] -to fpga_top/sb_0__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_34_[0] -to fpga_top/sb_0__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[4] -to fpga_top/sb_0__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[15] -to fpga_top/sb_0__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0] -to fpga_top/sb_0__1_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0] -to fpga_top/sb_0__1_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0] -to fpga_top/sb_0__1_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_[0] -to fpga_top/sb_0__1_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_0__1_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_0__1_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_[0] -to fpga_top/sb_0__1_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[5] -to fpga_top/sb_0__1_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[19] -to fpga_top/sb_0__1_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0] -to fpga_top/sb_0__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0] -to fpga_top/sb_0__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0] -to fpga_top/sb_0__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_[0] -to fpga_top/sb_0__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_0__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_0__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_[0] -to fpga_top/sb_0__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_2_[0] -to fpga_top/sb_0__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[6] -to fpga_top/sb_0__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[23] -to fpga_top/sb_0__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0] -to fpga_top/sb_0__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_[0] -to fpga_top/sb_0__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_0__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_0__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0] -to fpga_top/sb_0__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_2_[0] -to fpga_top/sb_0__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_6_[0] -to fpga_top/sb_0__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_[0] -to fpga_top/sb_0__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[8] -to fpga_top/sb_0__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[27] -to fpga_top/sb_0__1_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_[0] -to fpga_top/sb_0__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_[0] -to fpga_top/sb_0__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_0__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0] -to fpga_top/sb_0__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_6_[0] -to fpga_top/sb_0__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_10_[0] -to fpga_top/sb_0__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_0__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[9] -to fpga_top/sb_0__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[30] -to fpga_top/sb_0__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[31] -to fpga_top/sb_0__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_[0] -to fpga_top/sb_0__1_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_[0] -to fpga_top/sb_0__1_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_10_[0] -to fpga_top/sb_0__1_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_4_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[10] -to fpga_top/sb_0__1_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[29] -to fpga_top/sb_0__1_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[32] -to fpga_top/sb_0__1_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_[0] -to fpga_top/sb_0__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_[0] -to fpga_top/sb_0__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_14_[0] -to fpga_top/sb_0__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[12] -to fpga_top/sb_0__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[28] -to fpga_top/sb_0__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_[0] -to fpga_top/sb_0__1_/chanx_right_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_18_[0] -to fpga_top/sb_0__1_/chanx_right_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[13] -to fpga_top/sb_0__1_/chanx_right_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[26] -to fpga_top/sb_0__1_/chanx_right_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_[0] -to fpga_top/sb_0__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_[0] -to fpga_top/sb_0__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_22_[0] -to fpga_top/sb_0__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[14] -to fpga_top/sb_0__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[25] -to fpga_top/sb_0__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0] -to fpga_top/sb_0__1_/chanx_right_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_[0] -to fpga_top/sb_0__1_/chanx_right_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0] -to fpga_top/sb_0__1_/chanx_right_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_0__1_/chanx_right_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_[0] -to fpga_top/sb_0__1_/chanx_right_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_26_[0] -to fpga_top/sb_0__1_/chanx_right_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__1_/chanx_right_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[16] -to fpga_top/sb_0__1_/chanx_right_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[24] -to fpga_top/sb_0__1_/chanx_right_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0] -to fpga_top/sb_0__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0] -to fpga_top/sb_0__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0] -to fpga_top/sb_0__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_0__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_0__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_[0] -to fpga_top/sb_0__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_30_[0] -to fpga_top/sb_0__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_4_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[17] -to fpga_top/sb_0__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[22] -to fpga_top/sb_0__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0] -to fpga_top/sb_0__1_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0] -to fpga_top/sb_0__1_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_0__1_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_0__1_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0] -to fpga_top/sb_0__1_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_[0] -to fpga_top/sb_0__1_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_2_[0] -to fpga_top/sb_0__1_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_34_[0] -to fpga_top/sb_0__1_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_[0] -to fpga_top/sb_0__1_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__1_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[18] -to fpga_top/sb_0__1_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[21] -to fpga_top/sb_0__1_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_[0] -to fpga_top/sb_0__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_0__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0] -to fpga_top/sb_0__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_[0] -to fpga_top/sb_0__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_6_[0] -to fpga_top/sb_0__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_[0] -to fpga_top/sb_0__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_0__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[20] -to fpga_top/sb_0__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[20] -to fpga_top/sb_0__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_[0] -to fpga_top/sb_0__1_/chanx_right_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_0__1_/chanx_right_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_[0] -to fpga_top/sb_0__1_/chanx_right_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_10_[0] -to fpga_top/sb_0__1_/chanx_right_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_0__1_/chanx_right_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[18] -to fpga_top/sb_0__1_/chanx_right_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[21] -to fpga_top/sb_0__1_/chanx_right_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_[0] -to fpga_top/sb_0__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_0__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[17] -to fpga_top/sb_0__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[22] -to fpga_top/sb_0__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_[0] -to fpga_top/sb_0__1_/chanx_right_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_[0] -to fpga_top/sb_0__1_/chanx_right_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_0__1_/chanx_right_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[16] -to fpga_top/sb_0__1_/chanx_right_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[24] -to fpga_top/sb_0__1_/chanx_right_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_[0] -to fpga_top/sb_0__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_[0] -to fpga_top/sb_0__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_4_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[14] -to fpga_top/sb_0__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[25] -to fpga_top/sb_0__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0] -to fpga_top/sb_0__1_/chanx_right_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_[0] -to fpga_top/sb_0__1_/chanx_right_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_[0] -to fpga_top/sb_0__1_/chanx_right_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_0__1_/chanx_right_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_14_[0] -to fpga_top/sb_0__1_/chanx_right_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[13] -to fpga_top/sb_0__1_/chanx_right_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[26] -to fpga_top/sb_0__1_/chanx_right_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0] -to fpga_top/sb_0__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_[0] -to fpga_top/sb_0__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0] -to fpga_top/sb_0__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_0__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_0__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_18_[0] -to fpga_top/sb_0__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[12] -to fpga_top/sb_0__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[28] -to fpga_top/sb_0__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0] -to fpga_top/sb_0__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_[0] -to fpga_top/sb_0__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0] -to fpga_top/sb_0__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_0__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_0__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0] -to fpga_top/sb_0__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_[0] -to fpga_top/sb_0__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_2_[0] -to fpga_top/sb_0__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_22_[0] -to fpga_top/sb_0__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[10] -to fpga_top/sb_0__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[29] -to fpga_top/sb_0__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[32] -to fpga_top/sb_0__1_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_[0] -to fpga_top/sb_0__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_0__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0] -to fpga_top/sb_0__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_[0] -to fpga_top/sb_0__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_6_[0] -to fpga_top/sb_0__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_26_[0] -to fpga_top/sb_0__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_[0] -to fpga_top/sb_0__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[9] -to fpga_top/sb_0__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[31] -to fpga_top/sb_0__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_top_in[30] -to fpga_top/sb_0__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_0__1_/chanx_right_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_[0] -to fpga_top/sb_0__1_/chanx_right_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_10_[0] -to fpga_top/sb_0__1_/chanx_right_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_30_[0] -to fpga_top/sb_0__1_/chanx_right_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_0__1_/chanx_right_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_4_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__1_/chanx_right_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[8] -to fpga_top/sb_0__1_/chanx_right_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[27] -to fpga_top/sb_0__1_/chanx_right_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_0__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_[0] -to fpga_top/sb_0__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_34_[0] -to fpga_top/sb_0__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[6] -to fpga_top/sb_0__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[23] -to fpga_top/sb_0__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_[0] -to fpga_top/sb_0__1_/chanx_right_out[27] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_0__1_/chanx_right_out[27] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_[0] -to fpga_top/sb_0__1_/chanx_right_out[27] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[5] -to fpga_top/sb_0__1_/chanx_right_out[27] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[19] -to fpga_top/sb_0__1_/chanx_right_out[27] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_[0] -to fpga_top/sb_0__1_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_0__1_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_[0] -to fpga_top/sb_0__1_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[4] -to fpga_top/sb_0__1_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[15] -to fpga_top/sb_0__1_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0] -to fpga_top/sb_0__1_/chanx_right_out[29] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_[0] -to fpga_top/sb_0__1_/chanx_right_out[29] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_0__1_/chanx_right_out[29] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[29] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[2] -to fpga_top/sb_0__1_/chanx_right_out[29] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[11] -to fpga_top/sb_0__1_/chanx_right_out[29] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0] -to fpga_top/sb_0__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_[0] -to fpga_top/sb_0__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0] -to fpga_top/sb_0__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_[0] -to fpga_top/sb_0__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_0__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_0__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[1] -to fpga_top/sb_0__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[7] -to fpga_top/sb_0__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0] -to fpga_top/sb_0__1_/chanx_right_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_[0] -to fpga_top/sb_0__1_/chanx_right_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0] -to fpga_top/sb_0__1_/chanx_right_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_[0] -to fpga_top/sb_0__1_/chanx_right_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_0__1_/chanx_right_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0] -to fpga_top/sb_0__1_/chanx_right_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_2_[0] -to fpga_top/sb_0__1_/chanx_right_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_4_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[0] -to fpga_top/sb_0__1_/chanx_right_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chany_bottom_in[3] -to fpga_top/sb_0__1_/chanx_right_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_[0] -to fpga_top/sb_0__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_[0] -to fpga_top/sb_0__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_0__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0] -to fpga_top/sb_0__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0] -to fpga_top/sb_0__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_6_[0] -to fpga_top/sb_0__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_14_[0] -to fpga_top/sb_0__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_[0] -to fpga_top/sb_0__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_0__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_1_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_5_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_2_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_6_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_4_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_8_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_5_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_9_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_0_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_3_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[7] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[16] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[25] -to fpga_top/sb_0__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_5_[0] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_9_[0] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_6_[0] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_10_[0] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_8_[0] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_9_[0] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_0_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_0_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[6] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[15] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[24] -to fpga_top/sb_0__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_9_[0] -to fpga_top/sb_0__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_10_[0] -to fpga_top/sb_0__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_0__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_12_[0] -to fpga_top/sb_0__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_13_[0] -to fpga_top/sb_0__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_4_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[5] -to fpga_top/sb_0__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[14] -to fpga_top/sb_0__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[23] -to fpga_top/sb_0__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[32] -to fpga_top/sb_0__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_13_[0] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_14_[0] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_16_[0] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_1_[0] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_17_[0] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_4_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_4_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[4] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[13] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[22] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[31] -to fpga_top/sb_0__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_1_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_17_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_2_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_18_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_4_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_20_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_5_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_21_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_3_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[3] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[12] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[21] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[30] -to fpga_top/sb_0__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_5_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_21_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_6_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_22_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_8_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_24_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_9_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_25_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_0_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_3_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_0_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[2] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[11] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[20] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[29] -to fpga_top/sb_0__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_9_[0] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_25_[0] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_10_[0] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_26_[0] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_28_[0] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_29_[0] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_0_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[1] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[10] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[19] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[28] -to fpga_top/sb_0__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_29_[0] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_30_[0] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_32_[0] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_1_[0] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_33_[0] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_4_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_4_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[0] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[9] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[18] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[27] -to fpga_top/sb_0__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_1_[0] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_33_[0] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_2_[0] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_34_[0] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_4_[0] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_1_[0] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_5_[0] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_4_0_[0] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[8] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[17] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__1_/chanx_right_in[26] -to fpga_top/sb_0__1_/chany_bottom_out[32] 6.020400151e-11
