Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 21:46:03 2025
| Host         : Y_ELMenshawy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  129         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (129)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (270)
5. checking no_input_delay (20)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (129)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: clk_out/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (270)
--------------------------------------------------
 There are 270 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  282          inf        0.000                      0                  282           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           282 Endpoints
Min Delay           282 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.146ns  (logic 6.093ns (37.737%)  route 10.053ns (62.263%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[13]/C
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sign_calc/Abs_Result_reg[13]/Q
                         net (fo=11, routed)          1.051     1.569    sign_calc/Abs_Result_reg_n_0_[13]
    SLICE_X61Y21         LUT5 (Prop_lut5_I2_O)        0.152     1.721 r  sign_calc/segments_OBUF[6]_inst_i_101/O
                         net (fo=5, routed)           1.439     3.160    sign_calc/segments_OBUF[6]_inst_i_101_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.326     3.486 r  sign_calc/segments_OBUF[6]_inst_i_92/O
                         net (fo=8, routed)           0.685     4.171    sign_calc/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.153     4.324 r  sign_calc/segments_OBUF[6]_inst_i_78/O
                         net (fo=4, routed)           0.861     5.185    sign_calc/segments_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I0_O)        0.327     5.512 r  sign_calc/segments_OBUF[6]_inst_i_65/O
                         net (fo=6, routed)           1.042     6.554    sign_calc/segments_OBUF[6]_inst_i_65_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.678 r  sign_calc/segments_OBUF[6]_inst_i_42/O
                         net (fo=4, routed)           0.799     7.476    sign_calc/segments_OBUF[6]_inst_i_42_n_0
    SLICE_X63Y18         LUT4 (Prop_lut4_I2_O)        0.152     7.628 r  sign_calc/segments_OBUF[6]_inst_i_32/O
                         net (fo=3, routed)           0.835     8.464    sign_calc/segments_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.332     8.796 r  sign_calc/segments_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.658     9.454    sign_calc/segments_OBUF[6]_inst_i_15_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124     9.578 r  sign_calc/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.966    10.545    sign_calc/Display/in1[1]
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.146    10.691 r  sign_calc/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.717    12.407    segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.739    16.146 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.146    segments[4]
    U8                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.073ns  (logic 6.088ns (37.881%)  route 9.984ns (62.119%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[13]/C
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sign_calc/Abs_Result_reg[13]/Q
                         net (fo=11, routed)          1.051     1.569    sign_calc/Abs_Result_reg_n_0_[13]
    SLICE_X61Y21         LUT5 (Prop_lut5_I2_O)        0.152     1.721 r  sign_calc/segments_OBUF[6]_inst_i_101/O
                         net (fo=5, routed)           1.439     3.160    sign_calc/segments_OBUF[6]_inst_i_101_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.326     3.486 r  sign_calc/segments_OBUF[6]_inst_i_92/O
                         net (fo=8, routed)           0.685     4.171    sign_calc/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.153     4.324 r  sign_calc/segments_OBUF[6]_inst_i_78/O
                         net (fo=4, routed)           0.861     5.185    sign_calc/segments_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I0_O)        0.327     5.512 r  sign_calc/segments_OBUF[6]_inst_i_65/O
                         net (fo=6, routed)           1.042     6.554    sign_calc/segments_OBUF[6]_inst_i_65_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.678 r  sign_calc/segments_OBUF[6]_inst_i_42/O
                         net (fo=4, routed)           0.799     7.476    sign_calc/segments_OBUF[6]_inst_i_42_n_0
    SLICE_X63Y18         LUT4 (Prop_lut4_I2_O)        0.152     7.628 r  sign_calc/segments_OBUF[6]_inst_i_32/O
                         net (fo=3, routed)           0.835     8.464    sign_calc/segments_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.332     8.796 r  sign_calc/segments_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.658     9.454    sign_calc/segments_OBUF[6]_inst_i_15_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124     9.578 r  sign_calc/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.806    10.384    sign_calc/Display/in1[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.152    10.536 r  sign_calc/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808    12.344    segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.728    16.073 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.073    segments[1]
    V5                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.988ns  (logic 6.087ns (38.074%)  route 9.900ns (61.926%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[13]/C
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sign_calc/Abs_Result_reg[13]/Q
                         net (fo=11, routed)          1.051     1.569    sign_calc/Abs_Result_reg_n_0_[13]
    SLICE_X61Y21         LUT5 (Prop_lut5_I2_O)        0.152     1.721 r  sign_calc/segments_OBUF[6]_inst_i_101/O
                         net (fo=5, routed)           1.439     3.160    sign_calc/segments_OBUF[6]_inst_i_101_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.326     3.486 r  sign_calc/segments_OBUF[6]_inst_i_92/O
                         net (fo=8, routed)           0.685     4.171    sign_calc/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.153     4.324 r  sign_calc/segments_OBUF[6]_inst_i_78/O
                         net (fo=4, routed)           0.861     5.185    sign_calc/segments_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I0_O)        0.327     5.512 r  sign_calc/segments_OBUF[6]_inst_i_65/O
                         net (fo=6, routed)           1.042     6.554    sign_calc/segments_OBUF[6]_inst_i_65_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.678 r  sign_calc/segments_OBUF[6]_inst_i_42/O
                         net (fo=4, routed)           0.799     7.476    sign_calc/segments_OBUF[6]_inst_i_42_n_0
    SLICE_X63Y18         LUT4 (Prop_lut4_I2_O)        0.152     7.628 r  sign_calc/segments_OBUF[6]_inst_i_32/O
                         net (fo=3, routed)           0.835     8.464    sign_calc/segments_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.332     8.796 r  sign_calc/segments_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.658     9.454    sign_calc/segments_OBUF[6]_inst_i_15_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124     9.578 r  sign_calc/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.814    10.392    sign_calc/Display/in1[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.146    10.538 r  sign_calc/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.716    12.254    segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.733    15.988 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.988    segments[5]
    W6                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.862ns  (logic 5.852ns (36.893%)  route 10.010ns (63.107%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[13]/C
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sign_calc/Abs_Result_reg[13]/Q
                         net (fo=11, routed)          1.051     1.569    sign_calc/Abs_Result_reg_n_0_[13]
    SLICE_X61Y21         LUT5 (Prop_lut5_I2_O)        0.152     1.721 r  sign_calc/segments_OBUF[6]_inst_i_101/O
                         net (fo=5, routed)           1.439     3.160    sign_calc/segments_OBUF[6]_inst_i_101_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.326     3.486 r  sign_calc/segments_OBUF[6]_inst_i_92/O
                         net (fo=8, routed)           0.685     4.171    sign_calc/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.153     4.324 r  sign_calc/segments_OBUF[6]_inst_i_78/O
                         net (fo=4, routed)           0.861     5.185    sign_calc/segments_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I0_O)        0.327     5.512 r  sign_calc/segments_OBUF[6]_inst_i_65/O
                         net (fo=6, routed)           1.042     6.554    sign_calc/segments_OBUF[6]_inst_i_65_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.678 r  sign_calc/segments_OBUF[6]_inst_i_42/O
                         net (fo=4, routed)           0.799     7.476    sign_calc/segments_OBUF[6]_inst_i_42_n_0
    SLICE_X63Y18         LUT4 (Prop_lut4_I2_O)        0.152     7.628 r  sign_calc/segments_OBUF[6]_inst_i_32/O
                         net (fo=3, routed)           0.835     8.464    sign_calc/segments_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.332     8.796 r  sign_calc/segments_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.658     9.454    sign_calc/segments_OBUF[6]_inst_i_15_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124     9.578 r  sign_calc/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.966    10.545    sign_calc/Display/in1[1]
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.124    10.669 r  sign_calc/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.673    12.342    segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.862 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.862    segments[2]
    U5                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.860ns  (logic 5.868ns (36.997%)  route 9.992ns (63.003%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[13]/C
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sign_calc/Abs_Result_reg[13]/Q
                         net (fo=11, routed)          1.051     1.569    sign_calc/Abs_Result_reg_n_0_[13]
    SLICE_X61Y21         LUT5 (Prop_lut5_I2_O)        0.152     1.721 r  sign_calc/segments_OBUF[6]_inst_i_101/O
                         net (fo=5, routed)           1.439     3.160    sign_calc/segments_OBUF[6]_inst_i_101_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.326     3.486 r  sign_calc/segments_OBUF[6]_inst_i_92/O
                         net (fo=8, routed)           0.685     4.171    sign_calc/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.153     4.324 r  sign_calc/segments_OBUF[6]_inst_i_78/O
                         net (fo=4, routed)           0.861     5.185    sign_calc/segments_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I0_O)        0.327     5.512 r  sign_calc/segments_OBUF[6]_inst_i_65/O
                         net (fo=6, routed)           1.042     6.554    sign_calc/segments_OBUF[6]_inst_i_65_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.678 r  sign_calc/segments_OBUF[6]_inst_i_42/O
                         net (fo=4, routed)           0.799     7.476    sign_calc/segments_OBUF[6]_inst_i_42_n_0
    SLICE_X63Y18         LUT4 (Prop_lut4_I2_O)        0.152     7.628 r  sign_calc/segments_OBUF[6]_inst_i_32/O
                         net (fo=3, routed)           0.835     8.464    sign_calc/segments_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.332     8.796 r  sign_calc/segments_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.658     9.454    sign_calc/segments_OBUF[6]_inst_i_15_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124     9.578 r  sign_calc/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.814    10.392    sign_calc/Display/in1[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.516 r  sign_calc/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808    12.324    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.860 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.860    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.772ns  (logic 5.863ns (37.177%)  route 9.908ns (62.823%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[13]/C
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sign_calc/Abs_Result_reg[13]/Q
                         net (fo=11, routed)          1.051     1.569    sign_calc/Abs_Result_reg_n_0_[13]
    SLICE_X61Y21         LUT5 (Prop_lut5_I2_O)        0.152     1.721 r  sign_calc/segments_OBUF[6]_inst_i_101/O
                         net (fo=5, routed)           1.439     3.160    sign_calc/segments_OBUF[6]_inst_i_101_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.326     3.486 r  sign_calc/segments_OBUF[6]_inst_i_92/O
                         net (fo=8, routed)           0.685     4.171    sign_calc/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.153     4.324 r  sign_calc/segments_OBUF[6]_inst_i_78/O
                         net (fo=4, routed)           0.861     5.185    sign_calc/segments_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I0_O)        0.327     5.512 r  sign_calc/segments_OBUF[6]_inst_i_65/O
                         net (fo=6, routed)           1.042     6.554    sign_calc/segments_OBUF[6]_inst_i_65_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.678 r  sign_calc/segments_OBUF[6]_inst_i_42/O
                         net (fo=4, routed)           0.799     7.476    sign_calc/segments_OBUF[6]_inst_i_42_n_0
    SLICE_X63Y18         LUT4 (Prop_lut4_I2_O)        0.152     7.628 r  sign_calc/segments_OBUF[6]_inst_i_32/O
                         net (fo=3, routed)           0.835     8.464    sign_calc/segments_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.332     8.796 r  sign_calc/segments_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.658     9.454    sign_calc/segments_OBUF[6]_inst_i_15_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124     9.578 r  sign_calc/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.824    10.403    sign_calc/Display/in1[1]
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.124    10.527 r  sign_calc/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.713    12.240    segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.772 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.772    segments[0]
    U7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.732ns  (logic 5.843ns (37.138%)  route 9.890ns (62.862%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[13]/C
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sign_calc/Abs_Result_reg[13]/Q
                         net (fo=11, routed)          1.051     1.569    sign_calc/Abs_Result_reg_n_0_[13]
    SLICE_X61Y21         LUT5 (Prop_lut5_I2_O)        0.152     1.721 r  sign_calc/segments_OBUF[6]_inst_i_101/O
                         net (fo=5, routed)           1.439     3.160    sign_calc/segments_OBUF[6]_inst_i_101_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.326     3.486 r  sign_calc/segments_OBUF[6]_inst_i_92/O
                         net (fo=8, routed)           0.685     4.171    sign_calc/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.153     4.324 r  sign_calc/segments_OBUF[6]_inst_i_78/O
                         net (fo=4, routed)           0.861     5.185    sign_calc/segments_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I0_O)        0.327     5.512 r  sign_calc/segments_OBUF[6]_inst_i_65/O
                         net (fo=6, routed)           1.042     6.554    sign_calc/segments_OBUF[6]_inst_i_65_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.678 r  sign_calc/segments_OBUF[6]_inst_i_42/O
                         net (fo=4, routed)           0.799     7.476    sign_calc/segments_OBUF[6]_inst_i_42_n_0
    SLICE_X63Y18         LUT4 (Prop_lut4_I2_O)        0.152     7.628 r  sign_calc/segments_OBUF[6]_inst_i_32/O
                         net (fo=3, routed)           0.835     8.464    sign_calc/segments_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.332     8.796 r  sign_calc/segments_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.658     9.454    sign_calc/segments_OBUF[6]_inst_i_15_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124     9.578 r  sign_calc/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.806    10.384    sign_calc/Display/in1[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.508 r  sign_calc/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.713    12.222    segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.732 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.732    segments[6]
    W7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.943ns  (logic 3.957ns (49.815%)  route 3.986ns (50.185%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE                         0.000     0.000 r  MySPM/done_reg/C
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MySPM/done_reg/Q
                         net (fo=4, routed)           3.986     4.442    done_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.943 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     7.943    done
    V14                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/toggler/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            enable[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.036ns  (logic 4.477ns (63.633%)  route 2.559ns (36.367%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  Display/toggler/count_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Display/toggler/count_reg[1]/Q
                         net (fo=9, routed)           0.892     1.311    Display/toggler/Q[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.327     1.638 r  Display/toggler/enable_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.305    enable_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731     7.036 r  enable_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.036    enable[2]
    V4                                                                r  enable[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            MySPM/Y_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.839ns  (logic 1.454ns (21.257%)  route 5.385ns (78.743%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=125, routed)         5.385     6.839    MySPM/R_IBUF
    SLICE_X65Y42         FDCE                                         f  MySPM/Y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC/Sync/META_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNC/Sync/sig1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE                         0.000     0.000 r  BTNC/Sync/META_reg/C
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  BTNC/Sync/META_reg/Q
                         net (fo=1, routed)           0.056     0.220    BTNC/Sync/META
    SLICE_X30Y17         FDCE                                         r  BTNC/Sync/sig1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/P_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MySPM/P_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE                         0.000     0.000 r  MySPM/P_reg_reg[10]/C
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MySPM/P_reg_reg[10]/Q
                         net (fo=2, routed)           0.121     0.262    MySPM/Q[9]
    SLICE_X61Y21         FDCE                                         r  MySPM/P_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/P_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MySPM/P_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE                         0.000     0.000 r  MySPM/P_reg_reg[8]/C
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MySPM/P_reg_reg[8]/Q
                         net (fo=2, routed)           0.121     0.262    MySPM/Q[7]
    SLICE_X61Y20         FDCE                                         r  MySPM/P_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/P_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MySPM/P_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE                         0.000     0.000 r  MySPM/P_reg_reg[1]/C
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MySPM/P_reg_reg[1]/Q
                         net (fo=2, routed)           0.127     0.268    MySPM/Q[0]
    SLICE_X61Y19         FDCE                                         r  MySPM/P_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR/Deb/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNR/Deb/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDCE                         0.000     0.000 r  BTNR/Deb/q2_reg/C
    SLICE_X46Y18         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  BTNR/Deb/q2_reg/Q
                         net (fo=2, routed)           0.131     0.279    BTNR/Deb/q2
    SLICE_X46Y18         FDCE                                         r  BTNR/Deb/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNL/Sync/sig1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNL/posedgedet/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE                         0.000     0.000 r  BTNL/Sync/sig1_reg/C
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  BTNL/Sync/sig1_reg/Q
                         net (fo=3, routed)           0.098     0.239    BTNL/posedgedet/t2
    SLICE_X50Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.284 r  BTNL/posedgedet/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.284    BTNL/posedgedet/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X50Y19         FDPE                                         r  BTNL/posedgedet/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC/Deb/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNC/Sync/META_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE                         0.000     0.000 r  BTNC/Deb/q2_reg/C
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BTNC/Deb/q2_reg/Q
                         net (fo=2, routed)           0.099     0.240    BTNC/Deb/q2
    SLICE_X30Y17         LUT4 (Prop_lut4_I2_O)        0.045     0.285 r  BTNC/Deb/META_i_1/O
                         net (fo=1, routed)           0.000     0.285    BTNC/Sync/t1
    SLICE_X30Y17         FDCE                                         r  BTNC/Sync/META_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNL/Deb/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNL/Sync/META_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDCE                         0.000     0.000 r  BTNL/Deb/q2_reg/C
    SLICE_X47Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BTNL/Deb/q2_reg/Q
                         net (fo=2, routed)           0.099     0.240    BTNL/Deb/q2
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.045     0.285 r  BTNL/Deb/META_i_1__0/O
                         net (fo=1, routed)           0.000     0.285    BTNL/Sync/t1
    SLICE_X46Y18         FDCE                                         r  BTNL/Sync/META_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNL/Sync/sig1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNL/posedgedet/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE                         0.000     0.000 r  BTNL/Sync/sig1_reg/C
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BTNL/Sync/sig1_reg/Q
                         net (fo=3, routed)           0.102     0.243    BTNL/posedgedet/t2
    SLICE_X50Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.288 r  BTNL/posedgedet/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.288    BTNL/posedgedet/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X50Y19         FDCE                                         r  BTNL/posedgedet/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNL/Sync/sig1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNL/posedgedet/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE                         0.000     0.000 r  BTNL/Sync/sig1_reg/C
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BTNL/Sync/sig1_reg/Q
                         net (fo=3, routed)           0.102     0.243    BTNL/posedgedet/t2
    SLICE_X50Y19         LUT4 (Prop_lut4_I2_O)        0.048     0.291 r  BTNL/posedgedet/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.291    BTNL/posedgedet/FSM_onehot_state[2]_i_1__0_n_0
    SLICE_X50Y19         FDCE                                         r  BTNL/posedgedet/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





