

================================================================
== Vivado HLS Report for 'test_vec_t'
================================================================
* Date:           Sat Nov  5 19:53:59 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        LeNet_5_hls
* Solution:       lenet-5
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      4.02|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      32|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|      64|       8|
|Multiplexer      |        -|      -|       -|       5|
|Register         |        -|      -|       2|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      66|      45|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +--------------+-----------------------+---------+----+----+------+-----+------+-------------+
    |    Memory    |         Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------+---------+----+----+------+-----+------+-------------+
    |abrr_elems_U  |test_vec_t_abrr_elems  |        0|  64|   8|    16|   32|     1|          512|
    +--------------+-----------------------+---------+----+----+------+-----+------+-------------+
    |Total         |                       |        0|  64|   8|    16|   32|     1|          512|
    +--------------+-----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_return     |     +    |      0|  0|  32|          32|          32|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  32|          32|          32|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |abrr_elems_address0  |   4|          3|    4|         12|
    |ap_NS_fsm            |   1|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |   5|          6|    5|         15|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  test_vec_t  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  test_vec_t  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  test_vec_t  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  test_vec_t  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  test_vec_t  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  test_vec_t  | return value |
|ap_return  | out |   32| ap_ctrl_hs |  test_vec_t  | return value |
|i          |  in |   32|   ap_none  |       i      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

