// Seed: 3358217795
`celldefine `default_nettype id_3
module module_0 (
    input id_0,
    output logic id_1,
    inout logic id_2,
    input logic id_3,
    input id_4,
    output id_5,
    output id_6
);
  initial begin
    id_2 = id_4;
  end
  logic id_7;
endmodule
