<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_cdclk.h source code [linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-5.3.1</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>gpu</a>/<a href='../..'>drm</a>/<a href='..'>i915</a>/<a href='./'>display</a>/<a href='intel_cdclk.h.html'>intel_cdclk.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: MIT */</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright Â© 2019 Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i> */</i></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><u>#<span data-ppcond="6">ifndef</span> <span class="macro" data-ref="_M/__INTEL_CDCLK_H__">__INTEL_CDCLK_H__</span></u></td></tr>
<tr><th id="7">7</th><td><u>#define <dfn class="macro" id="_M/__INTEL_CDCLK_H__" data-ref="_M/__INTEL_CDCLK_H__">__INTEL_CDCLK_H__</dfn></u></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="../../../../../include/linux/types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="intel_display.h.html">"intel_display.h"</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private" id="drm_i915_private">drm_i915_private</a>;</td></tr>
<tr><th id="14">14</th><td><b>struct</b> <a class="type" href="../intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state" id="intel_atomic_state">intel_atomic_state</a>;</td></tr>
<tr><th id="15">15</th><td><b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state" id="intel_cdclk_state">intel_cdclk_state</a>;</td></tr>
<tr><th id="16">16</th><td><b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state" id="intel_crtc_state">intel_crtc_state</a>;</td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><em>int</em> <a class="decl fn" href="intel_cdclk.c.html#intel_crtc_compute_min_cdclk" title='intel_crtc_compute_min_cdclk' data-ref="intel_crtc_compute_min_cdclk" data-ref-filename="intel_crtc_compute_min_cdclk" id="intel_crtc_compute_min_cdclk">intel_crtc_compute_min_cdclk</a>(<em>const</em> <b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col1 decl" id="1crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="1crtc_state" data-ref-filename="1crtc_state">crtc_state</dfn>);</td></tr>
<tr><th id="19">19</th><td><em>void</em> <a class="decl fn" href="intel_cdclk.c.html#intel_cdclk_init" title='intel_cdclk_init' data-ref="intel_cdclk_init" data-ref-filename="intel_cdclk_init" id="intel_cdclk_init">intel_cdclk_init</a>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="2i915" title='i915' data-type='struct drm_i915_private *' data-ref="2i915" data-ref-filename="2i915">i915</dfn>);</td></tr>
<tr><th id="20">20</th><td><em>void</em> <a class="decl fn" href="intel_cdclk.c.html#intel_cdclk_uninit" title='intel_cdclk_uninit' data-ref="intel_cdclk_uninit" data-ref-filename="intel_cdclk_uninit" id="intel_cdclk_uninit">intel_cdclk_uninit</a>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="3i915" title='i915' data-type='struct drm_i915_private *' data-ref="3i915" data-ref-filename="3i915">i915</dfn>);</td></tr>
<tr><th id="21">21</th><td><em>void</em> <a class="decl fn" href="intel_cdclk.c.html#intel_init_cdclk_hooks" title='intel_init_cdclk_hooks' data-ref="intel_init_cdclk_hooks" data-ref-filename="intel_init_cdclk_hooks" id="intel_init_cdclk_hooks">intel_init_cdclk_hooks</a>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="4dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="4dev_priv" data-ref-filename="4dev_priv">dev_priv</dfn>);</td></tr>
<tr><th id="22">22</th><td><em>void</em> <a class="decl fn" href="intel_cdclk.c.html#intel_update_max_cdclk" title='intel_update_max_cdclk' data-ref="intel_update_max_cdclk" data-ref-filename="intel_update_max_cdclk" id="intel_update_max_cdclk">intel_update_max_cdclk</a>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="5dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="5dev_priv" data-ref-filename="5dev_priv">dev_priv</dfn>);</td></tr>
<tr><th id="23">23</th><td><em>void</em> <a class="decl fn" href="intel_cdclk.c.html#intel_update_cdclk" title='intel_update_cdclk' data-ref="intel_update_cdclk" data-ref-filename="intel_update_cdclk" id="intel_update_cdclk">intel_update_cdclk</a>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="6dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="6dev_priv" data-ref-filename="6dev_priv">dev_priv</dfn>);</td></tr>
<tr><th id="24">24</th><td><em>void</em> <a class="decl fn" href="intel_cdclk.c.html#intel_update_rawclk" title='intel_update_rawclk' data-ref="intel_update_rawclk" data-ref-filename="intel_update_rawclk" id="intel_update_rawclk">intel_update_rawclk</a>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="7dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</dfn>);</td></tr>
<tr><th id="25">25</th><td><a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <a class="decl fn" href="intel_cdclk.c.html#intel_cdclk_needs_cd2x_update" title='intel_cdclk_needs_cd2x_update' data-ref="intel_cdclk_needs_cd2x_update" data-ref-filename="intel_cdclk_needs_cd2x_update" id="intel_cdclk_needs_cd2x_update">intel_cdclk_needs_cd2x_update</a>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="8dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="8dev_priv" data-ref-filename="8dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="26">26</th><td>				   <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col9 decl" id="9a" title='a' data-type='const struct intel_cdclk_state *' data-ref="9a" data-ref-filename="9a">a</dfn>,</td></tr>
<tr><th id="27">27</th><td>				   <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col0 decl" id="10b" title='b' data-type='const struct intel_cdclk_state *' data-ref="10b" data-ref-filename="10b">b</dfn>);</td></tr>
<tr><th id="28">28</th><td><a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <a class="decl fn" href="intel_cdclk.c.html#intel_cdclk_needs_modeset" title='intel_cdclk_needs_modeset' data-ref="intel_cdclk_needs_modeset" data-ref-filename="intel_cdclk_needs_modeset" id="intel_cdclk_needs_modeset">intel_cdclk_needs_modeset</a>(<em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col1 decl" id="11a" title='a' data-type='const struct intel_cdclk_state *' data-ref="11a" data-ref-filename="11a">a</dfn>,</td></tr>
<tr><th id="29">29</th><td>			       <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col2 decl" id="12b" title='b' data-type='const struct intel_cdclk_state *' data-ref="12b" data-ref-filename="12b">b</dfn>);</td></tr>
<tr><th id="30">30</th><td><a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <a class="decl fn" href="intel_cdclk.c.html#intel_cdclk_changed" title='intel_cdclk_changed' data-ref="intel_cdclk_changed" data-ref-filename="intel_cdclk_changed" id="intel_cdclk_changed">intel_cdclk_changed</a>(<em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col3 decl" id="13a" title='a' data-type='const struct intel_cdclk_state *' data-ref="13a" data-ref-filename="13a">a</dfn>,</td></tr>
<tr><th id="31">31</th><td>			 <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col4 decl" id="14b" title='b' data-type='const struct intel_cdclk_state *' data-ref="14b" data-ref-filename="14b">b</dfn>);</td></tr>
<tr><th id="32">32</th><td><em>void</em> <a class="decl fn" href="intel_cdclk.c.html#intel_cdclk_swap_state" title='intel_cdclk_swap_state' data-ref="intel_cdclk_swap_state" data-ref-filename="intel_cdclk_swap_state" id="intel_cdclk_swap_state">intel_cdclk_swap_state</a>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col5 decl" id="15state" title='state' data-type='struct intel_atomic_state *' data-ref="15state" data-ref-filename="15state">state</dfn>);</td></tr>
<tr><th id="33">33</th><td><em>void</em></td></tr>
<tr><th id="34">34</th><td><a class="decl fn" href="intel_cdclk.c.html#intel_set_cdclk_pre_plane_update" title='intel_set_cdclk_pre_plane_update' data-ref="intel_set_cdclk_pre_plane_update" data-ref-filename="intel_set_cdclk_pre_plane_update" id="intel_set_cdclk_pre_plane_update">intel_set_cdclk_pre_plane_update</a>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="16dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="16dev_priv" data-ref-filename="16dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="35">35</th><td>				 <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col7 decl" id="17old_state" title='old_state' data-type='const struct intel_cdclk_state *' data-ref="17old_state" data-ref-filename="17old_state">old_state</dfn>,</td></tr>
<tr><th id="36">36</th><td>				 <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col8 decl" id="18new_state" title='new_state' data-type='const struct intel_cdclk_state *' data-ref="18new_state" data-ref-filename="18new_state">new_state</dfn>,</td></tr>
<tr><th id="37">37</th><td>				 <b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col9 decl" id="19pipe" title='pipe' data-type='enum pipe' data-ref="19pipe" data-ref-filename="19pipe">pipe</dfn>);</td></tr>
<tr><th id="38">38</th><td><em>void</em></td></tr>
<tr><th id="39">39</th><td><a class="decl fn" href="intel_cdclk.c.html#intel_set_cdclk_post_plane_update" title='intel_set_cdclk_post_plane_update' data-ref="intel_set_cdclk_post_plane_update" data-ref-filename="intel_set_cdclk_post_plane_update" id="intel_set_cdclk_post_plane_update">intel_set_cdclk_post_plane_update</a>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="20dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="20dev_priv" data-ref-filename="20dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="40">40</th><td>				  <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col1 decl" id="21old_state" title='old_state' data-type='const struct intel_cdclk_state *' data-ref="21old_state" data-ref-filename="21old_state">old_state</dfn>,</td></tr>
<tr><th id="41">41</th><td>				  <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col2 decl" id="22new_state" title='new_state' data-type='const struct intel_cdclk_state *' data-ref="22new_state" data-ref-filename="22new_state">new_state</dfn>,</td></tr>
<tr><th id="42">42</th><td>				  <b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col3 decl" id="23pipe" title='pipe' data-type='enum pipe' data-ref="23pipe" data-ref-filename="23pipe">pipe</dfn>);</td></tr>
<tr><th id="43">43</th><td><em>void</em> <a class="decl fn" href="intel_cdclk.c.html#intel_dump_cdclk_state" title='intel_dump_cdclk_state' data-ref="intel_dump_cdclk_state" data-ref-filename="intel_dump_cdclk_state" id="intel_dump_cdclk_state">intel_dump_cdclk_state</a>(<em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col4 decl" id="24cdclk_state" title='cdclk_state' data-type='const struct intel_cdclk_state *' data-ref="24cdclk_state" data-ref-filename="24cdclk_state">cdclk_state</dfn>,</td></tr>
<tr><th id="44">44</th><td>			    <em>const</em> <em>char</em> *<dfn class="local col5 decl" id="25context" title='context' data-type='const char *' data-ref="25context" data-ref-filename="25context">context</dfn>);</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#<span data-ppcond="6">endif</span> /* __INTEL_CDCLK_H__ */</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='intel_cdclk.c.html'>linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c</a><br/>Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
