Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Nov 19 21:41:52 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt testled_impl_1.twr testled_impl_1.udb -gui

-----------------------------------------
Design:          Pong
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk_in
        2.2  Clock clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {mypll/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk_in"
=======================
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk_in              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_in                            |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk_in              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          48.869 ns |         20.463 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_in                            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 98.4394%

3.1.2  Timing Errors
---------------------
Timing Errors: 4 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 29.150 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |   39.800 ns |   -9.069 ns |   21   |   48.870 ns |  20.462 MHz |       425      |        4       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_ctrl/rgb__i2/D                       |   -9.069 ns 
vga_ctrl/rgb__i3/SR                      |   -8.896 ns 
vga_ctrl/rgb__i1/D                       |   -5.851 ns 
vga_ctrl/rgb__i3/D                       |   -5.334 ns 
{col_ctrl/buzzcount_1002__i2/SR   col_ctrl/buzzcount_1002__i3/SR}              
                                         |    2.901 ns 
col_ctrl/buzzcount_1002__i4/SR           |    2.901 ns 
{col_ctrl/buzzcount_1002__i0/SR   col_ctrl/buzzcount_1002__i1/SR}              
                                         |    3.457 ns 
col_ctrl/poweroffcount_1007__i12/SR      |    3.712 ns 
{col_ctrl/poweroffcount_1007__i10/SR   col_ctrl/poweroffcount_1007__i11/SR}              
                                         |    3.712 ns 
{col_ctrl/poweroffcount_1007__i8/SR   col_ctrl/poweroffcount_1007__i9/SR}              
                                         |    3.712 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           4 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       425      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
col_ctrl/Astatus__i1/D                   |    3.112 ns 
col_ctrl/padB_h_i0_i7/D                  |    3.112 ns 
col_ctrl/padA_h_i0_i6/D                  |    3.112 ns 
col_ctrl/power_type_1005__i0/D           |    3.112 ns 
col_ctrl/scrB_1004__i0/D                 |    3.112 ns 
col_ctrl/wall_col_c/D                    |    3.112 ns 
col_ctrl/scrA_1003__i2/D                 |    3.112 ns 
col_ctrl/scrA_1003__i1/D                 |    3.112 ns 
col_ctrl/buzzcount_1002__i4/D            |    3.112 ns 
col_ctrl/buzzcount_1002__i3/D            |    3.112 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 5 Start Points         |           Type           
-------------------------------------------------------------------
vga_ctrl/rgb__i2/Q                      |          No required time
vga_ctrl/rgb__i1/Q                      |          No required time
vga_ctrl/vsync/Q                        |          No required time
vga_ctrl/hsync/Q                        |          No required time
vga_ctrl/rgb__i3/Q                      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         5
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{enable_gen/countergmv_1001__i22/SP   enable_gen/countergmv_1001__i23/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i20/SP   enable_gen/countergmv_1001__i21/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i18/SP   enable_gen/countergmv_1001__i19/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i16/SP   enable_gen/countergmv_1001__i17/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i14/SP   enable_gen/countergmv_1001__i15/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i12/SP   enable_gen/countergmv_1001__i13/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i10/SP   enable_gen/countergmv_1001__i11/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i8/SP   enable_gen/countergmv_1001__i9/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i6/SP   enable_gen/countergmv_1001__i7/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i4/SP   enable_gen/countergmv_1001__i5/SP}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        23
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
j13                                     |                     input
j14                                     |                     input
j15                                     |                     input
j16                                     |                     input
j17                                     |                     input
j01                                     |                    output
j02                                     |                    output
j03                                     |                    output
j04                                     |                    output
j05                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.2  Setup path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
425 endpoints scored, 4 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_ctrl/y_padB_i0_i1/Q
Path End         : vga_ctrl/rgb__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 21
Delay Ratio      : 80.8% (route), 19.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -9.069 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       48.671
-------------------------------------   ------
End-of-path arrival time( ns )          54.841

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/y_padB_i0_i1/CK   col_ctrl/y_padB_i0_i2/CK}->col_ctrl/y_padB_i0_i1/Q
                                          SLICE_R19C7B    CLK_TO_Q0_DELAY      1.391         7.561  7       
y_padB[1]                                                 NET DELAY            3.192        10.753  1       
disp_ctrl/add_2282_1/B1->disp_ctrl/add_2282_1/CO1
                                          SLICE_R17C8A    B1_TO_COUT1_DELAY    0.358        11.111  2       
disp_ctrl/n16533                                          NET DELAY            0.000        11.111  1       
disp_ctrl/add_2282_3/CI0->disp_ctrl/add_2282_3/CO0
                                          SLICE_R17C8B    CIN0_TO_COUT0_DELAY  0.278        11.389  2       
disp_ctrl/n27067                                          NET DELAY            0.000        11.389  1       
disp_ctrl/add_2282_3/CI1->disp_ctrl/add_2282_3/CO1
                                          SLICE_R17C8B    CIN1_TO_COUT1_DELAY  0.278        11.667  2       
disp_ctrl/n16535                                          NET DELAY            0.000        11.667  1       
disp_ctrl/add_2282_5/CI0->disp_ctrl/add_2282_5/CO0
                                          SLICE_R17C8C    CIN0_TO_COUT0_DELAY  0.278        11.945  2       
disp_ctrl/n27070                                          NET DELAY            0.000        11.945  1       
disp_ctrl/add_2282_5/CI1->disp_ctrl/add_2282_5/CO1
                                          SLICE_R17C8C    CIN1_TO_COUT1_DELAY  0.278        12.223  2       
disp_ctrl/n16537                                          NET DELAY            0.662        12.885  1       
disp_ctrl/add_2282_7/D0->disp_ctrl/add_2282_7/S0
                                          SLICE_R17C8D    D0_TO_F0_DELAY       0.450        13.335  10      
p_padB_N_629[6]                                           NET DELAY            4.119        17.454  1       
disp_ctrl/add_993_add_5_7/B0->disp_ctrl/add_993_add_5_7/CO0
                                          SLICE_R12C11D   B0_TO_COUT0_DELAY    0.358        17.812  2       
disp_ctrl/n27397                                          NET DELAY            0.000        17.812  1       
disp_ctrl/add_993_add_5_7/CI1->disp_ctrl/add_993_add_5_7/CO1
                                          SLICE_R12C11D   CIN1_TO_COUT1_DELAY  0.278        18.090  2       
disp_ctrl/n16509                                          NET DELAY            1.219        19.309  1       
disp_ctrl/add_993_add_5_9/D0->disp_ctrl/add_993_add_5_9/S0
                                          SLICE_R12C12A   D0_TO_F0_DELAY       0.450        19.759  1       
disp_ctrl/p_padB_s_N_897[8]                               NET DELAY            2.172        21.931  1       
disp_ctrl/i5_4_lut_adj_332/D->disp_ctrl/i5_4_lut_adj_332/Z
                                          SLICE_R12C12D   D1_TO_F1_DELAY       0.450        22.381  1       
disp_ctrl/n15_adj_2190                                    NET DELAY            2.556        24.937  1       
disp_ctrl/i9_4_lut_adj_324/B->disp_ctrl/i9_4_lut_adj_324/Z
                                          SLICE_R13C11B   A1_TO_F1_DELAY       0.450        25.387  1       
disp_ctrl/n20934                                          NET DELAY            2.768        28.155  1       
disp_ctrl/i1_4_lut/B->disp_ctrl/i1_4_lut/Z
                                          SLICE_R11C11B   D1_TO_F1_DELAY       0.450        28.605  1       
disp_ctrl/n4_adj_2182                                     NET DELAY            2.768        31.373  1       
disp_ctrl/i2_4_lut_adj_319/B->disp_ctrl/i2_4_lut_adj_319/Z
                                          SLICE_R11C14B   D0_TO_F0_DELAY       0.477        31.850  1       
disp_ctrl/n20940                                          NET DELAY            0.305        32.155  1       
disp_ctrl/i5_4_lut_adj_350/D->disp_ctrl/i5_4_lut_adj_350/Z
                                          SLICE_R11C14B   C1_TO_F1_DELAY       0.450        32.605  1       
disp_ctrl/n12_adj_2239                                    NET DELAY            2.768        35.373  1       
disp_ctrl/i2_4_lut_adj_347/C->disp_ctrl/i2_4_lut_adj_347/Z
                                          SLICE_R12C16D   D1_TO_F1_DELAY       0.450        35.823  1       
disp_ctrl/n13_adj_2232                                    NET DELAY            3.364        39.187  1       
disp_ctrl/i7_4_lut/A->disp_ctrl/i7_4_lut/Z
                                          SLICE_R15C16D   D1_TO_F1_DELAY       0.450        39.637  1       
disp_ctrl/n18_adj_2222                                    NET DELAY            3.364        43.001  1       
disp_ctrl/i9_4_lut_adj_343/B->disp_ctrl/i9_4_lut_adj_343/Z
                                          SLICE_R17C20A   D1_TO_F1_DELAY       0.450        43.451  1       
disp_ctrl/n20_adj_2220                                    NET DELAY            3.364        46.815  1       
disp_ctrl/i10_4_lut_adj_341/B->disp_ctrl/i10_4_lut_adj_341/Z
                                          SLICE_R14C19C   D1_TO_F1_DELAY       0.450        47.265  4       
altcol_N_141                                              NET DELAY            3.364        50.629  1       
disp_ctrl/i1_2_lut_adj_352/A->disp_ctrl/i1_2_lut_adj_352/Z
                                          SLICE_R16C16D   D0_TO_F0_DELAY       0.450        51.079  1       
n4_adj_2347                                               NET DELAY            3.285        54.364  1       
vga_ctrl/i3_4_lut_adj_215/C->vga_ctrl/i3_4_lut_adj_215/Z
                                          SLICE_R19C17D   D1_TO_F1_DELAY       0.477        54.841  1       
vga_ctrl/rgb_2__N_105[0]                                  NET DELAY            0.000        54.841  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padB_i0_i1/Q
Path End         : vga_ctrl/rgb__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -8.896 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       48.167
-------------------------------------   ------
End-of-path arrival time( ns )          54.337

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/y_padB_i0_i1/CK   col_ctrl/y_padB_i0_i2/CK}->col_ctrl/y_padB_i0_i1/Q
                                          SLICE_R19C7B    CLK_TO_Q0_DELAY      1.391         7.561  7       
y_padB[1]                                                 NET DELAY            3.192        10.753  1       
disp_ctrl/add_2282_1/B1->disp_ctrl/add_2282_1/CO1
                                          SLICE_R17C8A    B1_TO_COUT1_DELAY    0.358        11.111  2       
disp_ctrl/n16533                                          NET DELAY            0.000        11.111  1       
disp_ctrl/add_2282_3/CI0->disp_ctrl/add_2282_3/CO0
                                          SLICE_R17C8B    CIN0_TO_COUT0_DELAY  0.278        11.389  2       
disp_ctrl/n27067                                          NET DELAY            0.000        11.389  1       
disp_ctrl/add_2282_3/CI1->disp_ctrl/add_2282_3/CO1
                                          SLICE_R17C8B    CIN1_TO_COUT1_DELAY  0.278        11.667  2       
disp_ctrl/n16535                                          NET DELAY            0.000        11.667  1       
disp_ctrl/add_2282_5/CI0->disp_ctrl/add_2282_5/CO0
                                          SLICE_R17C8C    CIN0_TO_COUT0_DELAY  0.278        11.945  2       
disp_ctrl/n27070                                          NET DELAY            0.000        11.945  1       
disp_ctrl/add_2282_5/CI1->disp_ctrl/add_2282_5/CO1
                                          SLICE_R17C8C    CIN1_TO_COUT1_DELAY  0.278        12.223  2       
disp_ctrl/n16537                                          NET DELAY            0.662        12.885  1       
disp_ctrl/add_2282_7/D0->disp_ctrl/add_2282_7/S0
                                          SLICE_R17C8D    D0_TO_F0_DELAY       0.450        13.335  10      
p_padB_N_629[6]                                           NET DELAY            4.119        17.454  1       
disp_ctrl/add_993_add_5_7/B0->disp_ctrl/add_993_add_5_7/CO0
                                          SLICE_R12C11D   B0_TO_COUT0_DELAY    0.358        17.812  2       
disp_ctrl/n27397                                          NET DELAY            0.000        17.812  1       
disp_ctrl/add_993_add_5_7/CI1->disp_ctrl/add_993_add_5_7/CO1
                                          SLICE_R12C11D   CIN1_TO_COUT1_DELAY  0.278        18.090  2       
disp_ctrl/n16509                                          NET DELAY            1.219        19.309  1       
disp_ctrl/add_993_add_5_9/D0->disp_ctrl/add_993_add_5_9/S0
                                          SLICE_R12C12A   D0_TO_F0_DELAY       0.450        19.759  1       
disp_ctrl/p_padB_s_N_897[8]                               NET DELAY            2.172        21.931  1       
disp_ctrl/i5_4_lut_adj_332/D->disp_ctrl/i5_4_lut_adj_332/Z
                                          SLICE_R12C12D   D1_TO_F1_DELAY       0.450        22.381  1       
disp_ctrl/n15_adj_2190                                    NET DELAY            2.556        24.937  1       
disp_ctrl/i9_4_lut_adj_324/B->disp_ctrl/i9_4_lut_adj_324/Z
                                          SLICE_R13C11B   A1_TO_F1_DELAY       0.450        25.387  1       
disp_ctrl/n20934                                          NET DELAY            2.768        28.155  1       
disp_ctrl/i1_4_lut/B->disp_ctrl/i1_4_lut/Z
                                          SLICE_R11C11B   D1_TO_F1_DELAY       0.450        28.605  1       
disp_ctrl/n4_adj_2182                                     NET DELAY            2.768        31.373  1       
disp_ctrl/i2_4_lut_adj_319/B->disp_ctrl/i2_4_lut_adj_319/Z
                                          SLICE_R11C14B   D0_TO_F0_DELAY       0.477        31.850  1       
disp_ctrl/n20940                                          NET DELAY            0.305        32.155  1       
disp_ctrl/i5_4_lut_adj_350/D->disp_ctrl/i5_4_lut_adj_350/Z
                                          SLICE_R11C14B   C1_TO_F1_DELAY       0.450        32.605  1       
disp_ctrl/n12_adj_2239                                    NET DELAY            2.768        35.373  1       
disp_ctrl/i2_4_lut_adj_347/C->disp_ctrl/i2_4_lut_adj_347/Z
                                          SLICE_R12C16D   D1_TO_F1_DELAY       0.450        35.823  1       
disp_ctrl/n13_adj_2232                                    NET DELAY            3.364        39.187  1       
disp_ctrl/i7_4_lut/A->disp_ctrl/i7_4_lut/Z
                                          SLICE_R15C16D   D1_TO_F1_DELAY       0.450        39.637  1       
disp_ctrl/n18_adj_2222                                    NET DELAY            3.364        43.001  1       
disp_ctrl/i9_4_lut_adj_343/B->disp_ctrl/i9_4_lut_adj_343/Z
                                          SLICE_R17C20A   D1_TO_F1_DELAY       0.450        43.451  1       
disp_ctrl/n20_adj_2220                                    NET DELAY            3.364        46.815  1       
disp_ctrl/i10_4_lut_adj_341/B->disp_ctrl/i10_4_lut_adj_341/Z
                                          SLICE_R14C19C   D1_TO_F1_DELAY       0.450        47.265  4       
altcol_N_141                                              NET DELAY            3.364        50.629  1       
vga_ctrl/i2131_3_lut/A->vga_ctrl/i2131_3_lut/Z
                                          SLICE_R16C17B   D1_TO_F1_DELAY       0.450        51.079  1       
vga_ctrl/n3496                                            NET DELAY            3.258        54.337  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padB_i0_i1/Q
Path End         : vga_ctrl/rgb__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 80.4% (route), 19.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -5.851 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       45.453
-------------------------------------   ------
End-of-path arrival time( ns )          51.623

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/y_padB_i0_i1/CK   col_ctrl/y_padB_i0_i2/CK}->col_ctrl/y_padB_i0_i1/Q
                                          SLICE_R19C7B    CLK_TO_Q0_DELAY      1.391         7.561  7       
y_padB[1]                                                 NET DELAY            3.192        10.753  1       
disp_ctrl/add_2282_1/B1->disp_ctrl/add_2282_1/CO1
                                          SLICE_R17C8A    B1_TO_COUT1_DELAY    0.358        11.111  2       
disp_ctrl/n16533                                          NET DELAY            0.000        11.111  1       
disp_ctrl/add_2282_3/CI0->disp_ctrl/add_2282_3/CO0
                                          SLICE_R17C8B    CIN0_TO_COUT0_DELAY  0.278        11.389  2       
disp_ctrl/n27067                                          NET DELAY            0.000        11.389  1       
disp_ctrl/add_2282_3/CI1->disp_ctrl/add_2282_3/CO1
                                          SLICE_R17C8B    CIN1_TO_COUT1_DELAY  0.278        11.667  2       
disp_ctrl/n16535                                          NET DELAY            0.000        11.667  1       
disp_ctrl/add_2282_5/CI0->disp_ctrl/add_2282_5/CO0
                                          SLICE_R17C8C    CIN0_TO_COUT0_DELAY  0.278        11.945  2       
disp_ctrl/n27070                                          NET DELAY            0.000        11.945  1       
disp_ctrl/add_2282_5/CI1->disp_ctrl/add_2282_5/CO1
                                          SLICE_R17C8C    CIN1_TO_COUT1_DELAY  0.278        12.223  2       
disp_ctrl/n16537                                          NET DELAY            0.662        12.885  1       
disp_ctrl/add_2282_7/D0->disp_ctrl/add_2282_7/S0
                                          SLICE_R17C8D    D0_TO_F0_DELAY       0.450        13.335  10      
p_padB_N_629[6]                                           NET DELAY            4.119        17.454  1       
disp_ctrl/add_993_add_5_7/B0->disp_ctrl/add_993_add_5_7/CO0
                                          SLICE_R12C11D   B0_TO_COUT0_DELAY    0.358        17.812  2       
disp_ctrl/n27397                                          NET DELAY            0.000        17.812  1       
disp_ctrl/add_993_add_5_7/CI1->disp_ctrl/add_993_add_5_7/CO1
                                          SLICE_R12C11D   CIN1_TO_COUT1_DELAY  0.278        18.090  2       
disp_ctrl/n16509                                          NET DELAY            1.219        19.309  1       
disp_ctrl/add_993_add_5_9/D0->disp_ctrl/add_993_add_5_9/S0
                                          SLICE_R12C12A   D0_TO_F0_DELAY       0.450        19.759  1       
disp_ctrl/p_padB_s_N_897[8]                               NET DELAY            2.172        21.931  1       
disp_ctrl/i5_4_lut_adj_332/D->disp_ctrl/i5_4_lut_adj_332/Z
                                          SLICE_R12C12D   D1_TO_F1_DELAY       0.450        22.381  1       
disp_ctrl/n15_adj_2190                                    NET DELAY            2.556        24.937  1       
disp_ctrl/i9_4_lut_adj_324/B->disp_ctrl/i9_4_lut_adj_324/Z
                                          SLICE_R13C11B   A1_TO_F1_DELAY       0.450        25.387  1       
disp_ctrl/n20934                                          NET DELAY            2.768        28.155  1       
disp_ctrl/i1_4_lut/B->disp_ctrl/i1_4_lut/Z
                                          SLICE_R11C11B   D1_TO_F1_DELAY       0.450        28.605  1       
disp_ctrl/n4_adj_2182                                     NET DELAY            2.768        31.373  1       
disp_ctrl/i2_4_lut_adj_319/B->disp_ctrl/i2_4_lut_adj_319/Z
                                          SLICE_R11C14B   D0_TO_F0_DELAY       0.477        31.850  1       
disp_ctrl/n20940                                          NET DELAY            0.305        32.155  1       
disp_ctrl/i5_4_lut_adj_350/D->disp_ctrl/i5_4_lut_adj_350/Z
                                          SLICE_R11C14B   C1_TO_F1_DELAY       0.450        32.605  1       
disp_ctrl/n12_adj_2239                                    NET DELAY            2.768        35.373  1       
disp_ctrl/i2_4_lut_adj_347/C->disp_ctrl/i2_4_lut_adj_347/Z
                                          SLICE_R12C16D   D1_TO_F1_DELAY       0.450        35.823  1       
disp_ctrl/n13_adj_2232                                    NET DELAY            3.364        39.187  1       
disp_ctrl/i7_4_lut/A->disp_ctrl/i7_4_lut/Z
                                          SLICE_R15C16D   D1_TO_F1_DELAY       0.450        39.637  1       
disp_ctrl/n18_adj_2222                                    NET DELAY            3.364        43.001  1       
disp_ctrl/i9_4_lut_adj_343/B->disp_ctrl/i9_4_lut_adj_343/Z
                                          SLICE_R17C20A   D1_TO_F1_DELAY       0.450        43.451  1       
disp_ctrl/n20_adj_2220                                    NET DELAY            3.364        46.815  1       
disp_ctrl/i10_4_lut_adj_341/B->disp_ctrl/i10_4_lut_adj_341/Z
                                          SLICE_R14C19C   D1_TO_F1_DELAY       0.450        47.265  4       
altcol_N_141                                              NET DELAY            3.881        51.146  1       
vga_ctrl/i13_1_lut_2_lut_3_lut/B->vga_ctrl/i13_1_lut_2_lut_3_lut/Z
                                          SLICE_R19C18C   D0_TO_F0_DELAY       0.477        51.623  1       
vga_ctrl/rgb_2__N_106[0]                                  NET DELAY            0.000        51.623  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padB_i0_i1/Q
Path End         : vga_ctrl/rgb__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 80.2% (route), 19.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -5.334 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       44.936
-------------------------------------   ------
End-of-path arrival time( ns )          51.106

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/y_padB_i0_i1/CK   col_ctrl/y_padB_i0_i2/CK}->col_ctrl/y_padB_i0_i1/Q
                                          SLICE_R19C7B    CLK_TO_Q0_DELAY      1.391         7.561  7       
y_padB[1]                                                 NET DELAY            3.192        10.753  1       
disp_ctrl/add_2282_1/B1->disp_ctrl/add_2282_1/CO1
                                          SLICE_R17C8A    B1_TO_COUT1_DELAY    0.358        11.111  2       
disp_ctrl/n16533                                          NET DELAY            0.000        11.111  1       
disp_ctrl/add_2282_3/CI0->disp_ctrl/add_2282_3/CO0
                                          SLICE_R17C8B    CIN0_TO_COUT0_DELAY  0.278        11.389  2       
disp_ctrl/n27067                                          NET DELAY            0.000        11.389  1       
disp_ctrl/add_2282_3/CI1->disp_ctrl/add_2282_3/CO1
                                          SLICE_R17C8B    CIN1_TO_COUT1_DELAY  0.278        11.667  2       
disp_ctrl/n16535                                          NET DELAY            0.000        11.667  1       
disp_ctrl/add_2282_5/CI0->disp_ctrl/add_2282_5/CO0
                                          SLICE_R17C8C    CIN0_TO_COUT0_DELAY  0.278        11.945  2       
disp_ctrl/n27070                                          NET DELAY            0.000        11.945  1       
disp_ctrl/add_2282_5/CI1->disp_ctrl/add_2282_5/CO1
                                          SLICE_R17C8C    CIN1_TO_COUT1_DELAY  0.278        12.223  2       
disp_ctrl/n16537                                          NET DELAY            0.662        12.885  1       
disp_ctrl/add_2282_7/D0->disp_ctrl/add_2282_7/S0
                                          SLICE_R17C8D    D0_TO_F0_DELAY       0.450        13.335  10      
p_padB_N_629[6]                                           NET DELAY            4.119        17.454  1       
disp_ctrl/add_993_add_5_7/B0->disp_ctrl/add_993_add_5_7/CO0
                                          SLICE_R12C11D   B0_TO_COUT0_DELAY    0.358        17.812  2       
disp_ctrl/n27397                                          NET DELAY            0.000        17.812  1       
disp_ctrl/add_993_add_5_7/CI1->disp_ctrl/add_993_add_5_7/CO1
                                          SLICE_R12C11D   CIN1_TO_COUT1_DELAY  0.278        18.090  2       
disp_ctrl/n16509                                          NET DELAY            1.219        19.309  1       
disp_ctrl/add_993_add_5_9/D0->disp_ctrl/add_993_add_5_9/S0
                                          SLICE_R12C12A   D0_TO_F0_DELAY       0.450        19.759  1       
disp_ctrl/p_padB_s_N_897[8]                               NET DELAY            2.172        21.931  1       
disp_ctrl/i5_4_lut_adj_332/D->disp_ctrl/i5_4_lut_adj_332/Z
                                          SLICE_R12C12D   D1_TO_F1_DELAY       0.450        22.381  1       
disp_ctrl/n15_adj_2190                                    NET DELAY            2.556        24.937  1       
disp_ctrl/i9_4_lut_adj_324/B->disp_ctrl/i9_4_lut_adj_324/Z
                                          SLICE_R13C11B   A1_TO_F1_DELAY       0.450        25.387  1       
disp_ctrl/n20934                                          NET DELAY            2.768        28.155  1       
disp_ctrl/i1_4_lut/B->disp_ctrl/i1_4_lut/Z
                                          SLICE_R11C11B   D1_TO_F1_DELAY       0.450        28.605  1       
disp_ctrl/n4_adj_2182                                     NET DELAY            2.768        31.373  1       
disp_ctrl/i2_4_lut_adj_319/B->disp_ctrl/i2_4_lut_adj_319/Z
                                          SLICE_R11C14B   D0_TO_F0_DELAY       0.477        31.850  1       
disp_ctrl/n20940                                          NET DELAY            0.305        32.155  1       
disp_ctrl/i5_4_lut_adj_350/D->disp_ctrl/i5_4_lut_adj_350/Z
                                          SLICE_R11C14B   C1_TO_F1_DELAY       0.450        32.605  1       
disp_ctrl/n12_adj_2239                                    NET DELAY            2.768        35.373  1       
disp_ctrl/i2_4_lut_adj_347/C->disp_ctrl/i2_4_lut_adj_347/Z
                                          SLICE_R12C16D   D1_TO_F1_DELAY       0.450        35.823  1       
disp_ctrl/n13_adj_2232                                    NET DELAY            3.364        39.187  1       
disp_ctrl/i7_4_lut/A->disp_ctrl/i7_4_lut/Z
                                          SLICE_R15C16D   D1_TO_F1_DELAY       0.450        39.637  1       
disp_ctrl/n18_adj_2222                                    NET DELAY            3.364        43.001  1       
disp_ctrl/i9_4_lut_adj_343/B->disp_ctrl/i9_4_lut_adj_343/Z
                                          SLICE_R17C20A   D1_TO_F1_DELAY       0.450        43.451  1       
disp_ctrl/n20_adj_2220                                    NET DELAY            3.364        46.815  1       
disp_ctrl/i10_4_lut_adj_341/B->disp_ctrl/i10_4_lut_adj_341/Z
                                          SLICE_R14C19C   D1_TO_F1_DELAY       0.450        47.265  4       
altcol_N_141                                              NET DELAY            3.364        50.629  1       
disp_ctrl/i2_2_lut_3_lut/B->disp_ctrl/i2_2_lut_3_lut/Z
                                          SLICE_R16C18C   D0_TO_F0_DELAY       0.477        51.106  1       
pixval                                                    NET DELAY            0.000        51.106  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_ball_i0_i2/Q
Path End         : col_ctrl/buzzcount_1002__i4/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 2.900 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       36.370
-------------------------------------   ------
End-of-path arrival time( ns )          42.540

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_ball_i0_i2/CK->col_ctrl/y_ball_i0_i2/Q
                                          SLICE_R21C11B   CLK_TO_Q0_DELAY      1.391         7.561  9       
y_ball[2]                                                 NET DELAY            3.708        11.269  1       
disp_ctrl/add_990_add_5_3/B0->disp_ctrl/add_990_add_5_3/CO0
                                          SLICE_R16C10B   B0_TO_COUT0_DELAY    0.358        11.627  2       
disp_ctrl/n27037                                          NET DELAY            0.000        11.627  1       
disp_ctrl/add_990_add_5_3/CI1->disp_ctrl/add_990_add_5_3/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        11.905  2       
disp_ctrl/n16544                                          NET DELAY            0.000        11.905  1       
disp_ctrl/add_990_add_5_5/CI0->disp_ctrl/add_990_add_5_5/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        12.183  2       
disp_ctrl/n27040                                          NET DELAY            0.000        12.183  1       
disp_ctrl/add_990_add_5_5/CI1->disp_ctrl/add_990_add_5_5/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        12.461  2       
disp_ctrl/n16546                                          NET DELAY            0.000        12.461  1       
disp_ctrl/add_990_add_5_7/CI0->disp_ctrl/add_990_add_5_7/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        12.739  2       
disp_ctrl/n27043                                          NET DELAY            0.000        12.739  1       
disp_ctrl/add_990_add_5_7/CI1->disp_ctrl/add_990_add_5_7/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        13.017  2       
disp_ctrl/n16548                                          NET DELAY            1.219        14.236  1       
disp_ctrl/add_990_add_5_9/D0->disp_ctrl/add_990_add_5_9/S0
                                          SLICE_R16C11A   D0_TO_F0_DELAY       0.450        14.686  10      
p_ball_N_229[8]                                           NET DELAY            3.682        18.368  1       
LessThan_658_i8_3_lut_3_lut/C->LessThan_658_i8_3_lut_3_lut/Z
                                          SLICE_R18C14A   B0_TO_F0_DELAY       0.477        18.845  1       
n8                                                        NET DELAY            0.305        19.150  1       
LessThan_658_i16_3_lut/C->LessThan_658_i16_3_lut/Z
                                          SLICE_R18C14A   C1_TO_F1_DELAY       0.450        19.600  1       
n16                                                       NET DELAY            2.490        22.090  1       
i21493_4_lut/A->i21493_4_lut/Z            SLICE_R18C14B   B1_TO_F1_DELAY       0.450        22.540  1       
n24554                                                    NET DELAY            3.881        26.421  1       
i21495_4_lut/B->i21495_4_lut/Z            SLICE_R18C13B   D1_TO_F1_DELAY       0.477        26.898  1       
n24556                                                    NET DELAY            0.305        27.203  1       
i1_4_lut_adj_392/A->i1_4_lut_adj_392/Z    SLICE_R18C13C   C0_TO_F0_DELAY       0.477        27.680  1       
n6_adj_2337                                               NET DELAY            0.305        27.985  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R18C13C   C1_TO_F1_DELAY       0.450        28.435  2       
pad_col_N_1696                                            NET DELAY            4.861        33.296  1       
col_ctrl/i4387_3_lut/A->col_ctrl/i4387_3_lut/Z
                                          SLICE_R16C23C   A0_TO_F0_DELAY       0.450        33.746  2       
col_ctrl/n5783                                            NET DELAY            3.748        37.494  1       
col_ctrl/i2_3_lut_adj_298/B->col_ctrl/i2_3_lut_adj_298/Z
                                          SLICE_R18C24B   A0_TO_F0_DELAY       0.477        37.971  1       
col_ctrl/n6_adj_2140                                      NET DELAY            0.305        38.276  1       
col_ctrl/i3185_4_lut/C->col_ctrl/i3185_4_lut/Z
                                          SLICE_R18C24B   C1_TO_F1_DELAY       0.450        38.726  3       
col_ctrl/n4498                                            NET DELAY            3.814        42.540  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_ball_i0_i2/Q
Path End         : {col_ctrl/buzzcount_1002__i2/SR   col_ctrl/buzzcount_1002__i3/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 2.900 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       36.370
-------------------------------------   ------
End-of-path arrival time( ns )          42.540

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_ball_i0_i2/CK->col_ctrl/y_ball_i0_i2/Q
                                          SLICE_R21C11B   CLK_TO_Q0_DELAY      1.391         7.561  9       
y_ball[2]                                                 NET DELAY            3.708        11.269  1       
disp_ctrl/add_990_add_5_3/B0->disp_ctrl/add_990_add_5_3/CO0
                                          SLICE_R16C10B   B0_TO_COUT0_DELAY    0.358        11.627  2       
disp_ctrl/n27037                                          NET DELAY            0.000        11.627  1       
disp_ctrl/add_990_add_5_3/CI1->disp_ctrl/add_990_add_5_3/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        11.905  2       
disp_ctrl/n16544                                          NET DELAY            0.000        11.905  1       
disp_ctrl/add_990_add_5_5/CI0->disp_ctrl/add_990_add_5_5/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        12.183  2       
disp_ctrl/n27040                                          NET DELAY            0.000        12.183  1       
disp_ctrl/add_990_add_5_5/CI1->disp_ctrl/add_990_add_5_5/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        12.461  2       
disp_ctrl/n16546                                          NET DELAY            0.000        12.461  1       
disp_ctrl/add_990_add_5_7/CI0->disp_ctrl/add_990_add_5_7/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        12.739  2       
disp_ctrl/n27043                                          NET DELAY            0.000        12.739  1       
disp_ctrl/add_990_add_5_7/CI1->disp_ctrl/add_990_add_5_7/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        13.017  2       
disp_ctrl/n16548                                          NET DELAY            1.219        14.236  1       
disp_ctrl/add_990_add_5_9/D0->disp_ctrl/add_990_add_5_9/S0
                                          SLICE_R16C11A   D0_TO_F0_DELAY       0.450        14.686  10      
p_ball_N_229[8]                                           NET DELAY            3.682        18.368  1       
LessThan_658_i8_3_lut_3_lut/C->LessThan_658_i8_3_lut_3_lut/Z
                                          SLICE_R18C14A   B0_TO_F0_DELAY       0.477        18.845  1       
n8                                                        NET DELAY            0.305        19.150  1       
LessThan_658_i16_3_lut/C->LessThan_658_i16_3_lut/Z
                                          SLICE_R18C14A   C1_TO_F1_DELAY       0.450        19.600  1       
n16                                                       NET DELAY            2.490        22.090  1       
i21493_4_lut/A->i21493_4_lut/Z            SLICE_R18C14B   B1_TO_F1_DELAY       0.450        22.540  1       
n24554                                                    NET DELAY            3.881        26.421  1       
i21495_4_lut/B->i21495_4_lut/Z            SLICE_R18C13B   D1_TO_F1_DELAY       0.477        26.898  1       
n24556                                                    NET DELAY            0.305        27.203  1       
i1_4_lut_adj_392/A->i1_4_lut_adj_392/Z    SLICE_R18C13C   C0_TO_F0_DELAY       0.477        27.680  1       
n6_adj_2337                                               NET DELAY            0.305        27.985  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R18C13C   C1_TO_F1_DELAY       0.450        28.435  2       
pad_col_N_1696                                            NET DELAY            4.861        33.296  1       
col_ctrl/i4387_3_lut/A->col_ctrl/i4387_3_lut/Z
                                          SLICE_R16C23C   A0_TO_F0_DELAY       0.450        33.746  2       
col_ctrl/n5783                                            NET DELAY            3.748        37.494  1       
col_ctrl/i2_3_lut_adj_298/B->col_ctrl/i2_3_lut_adj_298/Z
                                          SLICE_R18C24B   A0_TO_F0_DELAY       0.477        37.971  1       
col_ctrl/n6_adj_2140                                      NET DELAY            0.305        38.276  1       
col_ctrl/i3185_4_lut/C->col_ctrl/i3185_4_lut/Z
                                          SLICE_R18C24B   C1_TO_F1_DELAY       0.450        38.726  3       
col_ctrl/n4498                                            NET DELAY            3.814        42.540  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_ball_i0_i2/Q
Path End         : {col_ctrl/buzzcount_1002__i0/SR   col_ctrl/buzzcount_1002__i1/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 3.456 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       35.814
-------------------------------------   ------
End-of-path arrival time( ns )          41.984

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_ball_i0_i2/CK->col_ctrl/y_ball_i0_i2/Q
                                          SLICE_R21C11B   CLK_TO_Q0_DELAY      1.391         7.561  9       
y_ball[2]                                                 NET DELAY            3.708        11.269  1       
disp_ctrl/add_990_add_5_3/B0->disp_ctrl/add_990_add_5_3/CO0
                                          SLICE_R16C10B   B0_TO_COUT0_DELAY    0.358        11.627  2       
disp_ctrl/n27037                                          NET DELAY            0.000        11.627  1       
disp_ctrl/add_990_add_5_3/CI1->disp_ctrl/add_990_add_5_3/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        11.905  2       
disp_ctrl/n16544                                          NET DELAY            0.000        11.905  1       
disp_ctrl/add_990_add_5_5/CI0->disp_ctrl/add_990_add_5_5/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        12.183  2       
disp_ctrl/n27040                                          NET DELAY            0.000        12.183  1       
disp_ctrl/add_990_add_5_5/CI1->disp_ctrl/add_990_add_5_5/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        12.461  2       
disp_ctrl/n16546                                          NET DELAY            0.000        12.461  1       
disp_ctrl/add_990_add_5_7/CI0->disp_ctrl/add_990_add_5_7/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        12.739  2       
disp_ctrl/n27043                                          NET DELAY            0.000        12.739  1       
disp_ctrl/add_990_add_5_7/CI1->disp_ctrl/add_990_add_5_7/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        13.017  2       
disp_ctrl/n16548                                          NET DELAY            1.219        14.236  1       
disp_ctrl/add_990_add_5_9/D0->disp_ctrl/add_990_add_5_9/S0
                                          SLICE_R16C11A   D0_TO_F0_DELAY       0.450        14.686  10      
p_ball_N_229[8]                                           NET DELAY            3.682        18.368  1       
LessThan_658_i8_3_lut_3_lut/C->LessThan_658_i8_3_lut_3_lut/Z
                                          SLICE_R18C14A   B0_TO_F0_DELAY       0.477        18.845  1       
n8                                                        NET DELAY            0.305        19.150  1       
LessThan_658_i16_3_lut/C->LessThan_658_i16_3_lut/Z
                                          SLICE_R18C14A   C1_TO_F1_DELAY       0.450        19.600  1       
n16                                                       NET DELAY            2.490        22.090  1       
i21493_4_lut/A->i21493_4_lut/Z            SLICE_R18C14B   B1_TO_F1_DELAY       0.450        22.540  1       
n24554                                                    NET DELAY            3.881        26.421  1       
i21495_4_lut/B->i21495_4_lut/Z            SLICE_R18C13B   D1_TO_F1_DELAY       0.477        26.898  1       
n24556                                                    NET DELAY            0.305        27.203  1       
i1_4_lut_adj_392/A->i1_4_lut_adj_392/Z    SLICE_R18C13C   C0_TO_F0_DELAY       0.477        27.680  1       
n6_adj_2337                                               NET DELAY            0.305        27.985  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R18C13C   C1_TO_F1_DELAY       0.450        28.435  2       
pad_col_N_1696                                            NET DELAY            4.861        33.296  1       
col_ctrl/i4387_3_lut/A->col_ctrl/i4387_3_lut/Z
                                          SLICE_R16C23C   A0_TO_F0_DELAY       0.450        33.746  2       
col_ctrl/n5783                                            NET DELAY            3.748        37.494  1       
col_ctrl/i2_3_lut_adj_298/B->col_ctrl/i2_3_lut_adj_298/Z
                                          SLICE_R18C24B   A0_TO_F0_DELAY       0.477        37.971  1       
col_ctrl/n6_adj_2140                                      NET DELAY            0.305        38.276  1       
col_ctrl/i3185_4_lut/C->col_ctrl/i3185_4_lut/Z
                                          SLICE_R18C24B   C1_TO_F1_DELAY       0.450        38.726  3       
col_ctrl/n4498                                            NET DELAY            3.258        41.984  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/Astatus__i0/Q
Path End         : {col_ctrl/poweroffcount_1007__i8/SR   col_ctrl/poweroffcount_1007__i9/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 16
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 3.711 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       35.559
-------------------------------------   ------
End-of-path arrival time( ns )          41.729

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/Astatus__i0/CK   col_ctrl/Astatus__i1/CK}->col_ctrl/Astatus__i0/Q
                                          SLICE_R24C21A   CLK_TO_Q0_DELAY      1.391         7.561  22      
Astatus[0]                                                NET DELAY            4.331        11.892  1       
col_ctrl/mux_770_i2_3_lut/A->col_ctrl/mux_770_i2_3_lut/Z
                                          SLICE_R21C19C   C0_TO_F0_DELAY       0.450        12.342  1       
col_ctrl/n860[1]                                          NET DELAY            3.033        15.375  1       
col_ctrl/add_2279_1/C1->col_ctrl/add_2279_1/CO1
                                          SLICE_R21C16A   C1_TO_COUT1_DELAY    0.344        15.719  2       
col_ctrl/n16440                                           NET DELAY            0.000        15.719  1       
col_ctrl/add_2279_3/CI0->col_ctrl/add_2279_3/CO0
                                          SLICE_R21C16B   CIN0_TO_COUT0_DELAY  0.278        15.997  2       
col_ctrl/n27130                                           NET DELAY            0.000        15.997  1       
col_ctrl/add_2279_3/CI1->col_ctrl/add_2279_3/CO1
                                          SLICE_R21C16B   CIN1_TO_COUT1_DELAY  0.278        16.275  2       
col_ctrl/n16442                                           NET DELAY            0.000        16.275  1       
col_ctrl/add_2279_5/CI0->col_ctrl/add_2279_5/CO0
                                          SLICE_R21C16C   CIN0_TO_COUT0_DELAY  0.278        16.553  2       
col_ctrl/n27133                                           NET DELAY            0.000        16.553  1       
col_ctrl/add_2279_5/CI1->col_ctrl/add_2279_5/CO1
                                          SLICE_R21C16C   CIN1_TO_COUT1_DELAY  0.278        16.831  2       
col_ctrl/n16444                                           NET DELAY            0.000        16.831  1       
col_ctrl/add_2279_7/CI0->col_ctrl/add_2279_7/CO0
                                          SLICE_R21C16D   CIN0_TO_COUT0_DELAY  0.278        17.109  2       
col_ctrl/n27136                                           NET DELAY            0.000        17.109  1       
col_ctrl/add_2279_7/D1->col_ctrl/add_2279_7/S1
                                          SLICE_R21C16D   D1_TO_F1_DELAY       0.450        17.559  1       
power_en_N_1887[7]                                        NET DELAY            2.490        20.049  1       
i5_4_lut_adj_383/B->i5_4_lut_adj_383/Z    SLICE_R21C17C   B0_TO_F0_DELAY       0.477        20.526  1       
n12_adj_2335                                              NET DELAY            0.305        20.831  1       
i6_4_lut_adj_382/B->i6_4_lut_adj_382/Z    SLICE_R21C17C   C1_TO_F1_DELAY       0.450        21.281  1       
n20817                                                    NET DELAY            2.556        23.837  1       
i2_4_lut_adj_381/C->i2_4_lut_adj_381/Z    SLICE_R21C17B   A0_TO_F0_DELAY       0.450        24.287  1       
power_en_N_1886                                           NET DELAY            3.748        28.035  1       
col_ctrl/i6_4_lut/D->col_ctrl/i6_4_lut/Z  SLICE_R21C21B   A1_TO_F1_DELAY       0.450        28.485  5       
col_ctrl/power_en_N_1880                                  NET DELAY            3.152        31.637  1       
col_ctrl/i2_3_lut_adj_237/C->col_ctrl/i2_3_lut_adj_237/Z
                                          SLICE_R21C20C   A1_TO_F1_DELAY       0.450        32.087  4       
col_ctrl/n687                                             NET DELAY            3.364        35.451  1       
col_ctrl/i388_2_lut_4_lut/B->col_ctrl/i388_2_lut_4_lut/Z
                                          SLICE_R23C21D   D0_TO_F0_DELAY       0.477        35.928  2       
col_ctrl/n720                                             NET DELAY            0.305        36.233  1       
SLICE_736/C1->SLICE_736/F1                SLICE_R23C21D   C1_TO_F1_DELAY       0.450        36.683  7       
col_ctrl/n4480                                            NET DELAY            5.046        41.729  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/Astatus__i0/Q
Path End         : {col_ctrl/poweroffcount_1007__i10/SR   col_ctrl/poweroffcount_1007__i11/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 16
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 3.711 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       35.559
-------------------------------------   ------
End-of-path arrival time( ns )          41.729

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/Astatus__i0/CK   col_ctrl/Astatus__i1/CK}->col_ctrl/Astatus__i0/Q
                                          SLICE_R24C21A   CLK_TO_Q0_DELAY      1.391         7.561  22      
Astatus[0]                                                NET DELAY            4.331        11.892  1       
col_ctrl/mux_770_i2_3_lut/A->col_ctrl/mux_770_i2_3_lut/Z
                                          SLICE_R21C19C   C0_TO_F0_DELAY       0.450        12.342  1       
col_ctrl/n860[1]                                          NET DELAY            3.033        15.375  1       
col_ctrl/add_2279_1/C1->col_ctrl/add_2279_1/CO1
                                          SLICE_R21C16A   C1_TO_COUT1_DELAY    0.344        15.719  2       
col_ctrl/n16440                                           NET DELAY            0.000        15.719  1       
col_ctrl/add_2279_3/CI0->col_ctrl/add_2279_3/CO0
                                          SLICE_R21C16B   CIN0_TO_COUT0_DELAY  0.278        15.997  2       
col_ctrl/n27130                                           NET DELAY            0.000        15.997  1       
col_ctrl/add_2279_3/CI1->col_ctrl/add_2279_3/CO1
                                          SLICE_R21C16B   CIN1_TO_COUT1_DELAY  0.278        16.275  2       
col_ctrl/n16442                                           NET DELAY            0.000        16.275  1       
col_ctrl/add_2279_5/CI0->col_ctrl/add_2279_5/CO0
                                          SLICE_R21C16C   CIN0_TO_COUT0_DELAY  0.278        16.553  2       
col_ctrl/n27133                                           NET DELAY            0.000        16.553  1       
col_ctrl/add_2279_5/CI1->col_ctrl/add_2279_5/CO1
                                          SLICE_R21C16C   CIN1_TO_COUT1_DELAY  0.278        16.831  2       
col_ctrl/n16444                                           NET DELAY            0.000        16.831  1       
col_ctrl/add_2279_7/CI0->col_ctrl/add_2279_7/CO0
                                          SLICE_R21C16D   CIN0_TO_COUT0_DELAY  0.278        17.109  2       
col_ctrl/n27136                                           NET DELAY            0.000        17.109  1       
col_ctrl/add_2279_7/D1->col_ctrl/add_2279_7/S1
                                          SLICE_R21C16D   D1_TO_F1_DELAY       0.450        17.559  1       
power_en_N_1887[7]                                        NET DELAY            2.490        20.049  1       
i5_4_lut_adj_383/B->i5_4_lut_adj_383/Z    SLICE_R21C17C   B0_TO_F0_DELAY       0.477        20.526  1       
n12_adj_2335                                              NET DELAY            0.305        20.831  1       
i6_4_lut_adj_382/B->i6_4_lut_adj_382/Z    SLICE_R21C17C   C1_TO_F1_DELAY       0.450        21.281  1       
n20817                                                    NET DELAY            2.556        23.837  1       
i2_4_lut_adj_381/C->i2_4_lut_adj_381/Z    SLICE_R21C17B   A0_TO_F0_DELAY       0.450        24.287  1       
power_en_N_1886                                           NET DELAY            3.748        28.035  1       
col_ctrl/i6_4_lut/D->col_ctrl/i6_4_lut/Z  SLICE_R21C21B   A1_TO_F1_DELAY       0.450        28.485  5       
col_ctrl/power_en_N_1880                                  NET DELAY            3.152        31.637  1       
col_ctrl/i2_3_lut_adj_237/C->col_ctrl/i2_3_lut_adj_237/Z
                                          SLICE_R21C20C   A1_TO_F1_DELAY       0.450        32.087  4       
col_ctrl/n687                                             NET DELAY            3.364        35.451  1       
col_ctrl/i388_2_lut_4_lut/B->col_ctrl/i388_2_lut_4_lut/Z
                                          SLICE_R23C21D   D0_TO_F0_DELAY       0.477        35.928  2       
col_ctrl/n720                                             NET DELAY            0.305        36.233  1       
SLICE_736/C1->SLICE_736/F1                SLICE_R23C21D   C1_TO_F1_DELAY       0.450        36.683  7       
col_ctrl/n4480                                            NET DELAY            5.046        41.729  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/Astatus__i0/Q
Path End         : col_ctrl/poweroffcount_1007__i12/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 16
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 3.711 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       35.559
-------------------------------------   ------
End-of-path arrival time( ns )          41.729

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/Astatus__i0/CK   col_ctrl/Astatus__i1/CK}->col_ctrl/Astatus__i0/Q
                                          SLICE_R24C21A   CLK_TO_Q0_DELAY      1.391         7.561  22      
Astatus[0]                                                NET DELAY            4.331        11.892  1       
col_ctrl/mux_770_i2_3_lut/A->col_ctrl/mux_770_i2_3_lut/Z
                                          SLICE_R21C19C   C0_TO_F0_DELAY       0.450        12.342  1       
col_ctrl/n860[1]                                          NET DELAY            3.033        15.375  1       
col_ctrl/add_2279_1/C1->col_ctrl/add_2279_1/CO1
                                          SLICE_R21C16A   C1_TO_COUT1_DELAY    0.344        15.719  2       
col_ctrl/n16440                                           NET DELAY            0.000        15.719  1       
col_ctrl/add_2279_3/CI0->col_ctrl/add_2279_3/CO0
                                          SLICE_R21C16B   CIN0_TO_COUT0_DELAY  0.278        15.997  2       
col_ctrl/n27130                                           NET DELAY            0.000        15.997  1       
col_ctrl/add_2279_3/CI1->col_ctrl/add_2279_3/CO1
                                          SLICE_R21C16B   CIN1_TO_COUT1_DELAY  0.278        16.275  2       
col_ctrl/n16442                                           NET DELAY            0.000        16.275  1       
col_ctrl/add_2279_5/CI0->col_ctrl/add_2279_5/CO0
                                          SLICE_R21C16C   CIN0_TO_COUT0_DELAY  0.278        16.553  2       
col_ctrl/n27133                                           NET DELAY            0.000        16.553  1       
col_ctrl/add_2279_5/CI1->col_ctrl/add_2279_5/CO1
                                          SLICE_R21C16C   CIN1_TO_COUT1_DELAY  0.278        16.831  2       
col_ctrl/n16444                                           NET DELAY            0.000        16.831  1       
col_ctrl/add_2279_7/CI0->col_ctrl/add_2279_7/CO0
                                          SLICE_R21C16D   CIN0_TO_COUT0_DELAY  0.278        17.109  2       
col_ctrl/n27136                                           NET DELAY            0.000        17.109  1       
col_ctrl/add_2279_7/D1->col_ctrl/add_2279_7/S1
                                          SLICE_R21C16D   D1_TO_F1_DELAY       0.450        17.559  1       
power_en_N_1887[7]                                        NET DELAY            2.490        20.049  1       
i5_4_lut_adj_383/B->i5_4_lut_adj_383/Z    SLICE_R21C17C   B0_TO_F0_DELAY       0.477        20.526  1       
n12_adj_2335                                              NET DELAY            0.305        20.831  1       
i6_4_lut_adj_382/B->i6_4_lut_adj_382/Z    SLICE_R21C17C   C1_TO_F1_DELAY       0.450        21.281  1       
n20817                                                    NET DELAY            2.556        23.837  1       
i2_4_lut_adj_381/C->i2_4_lut_adj_381/Z    SLICE_R21C17B   A0_TO_F0_DELAY       0.450        24.287  1       
power_en_N_1886                                           NET DELAY            3.748        28.035  1       
col_ctrl/i6_4_lut/D->col_ctrl/i6_4_lut/Z  SLICE_R21C21B   A1_TO_F1_DELAY       0.450        28.485  5       
col_ctrl/power_en_N_1880                                  NET DELAY            3.152        31.637  1       
col_ctrl/i2_3_lut_adj_237/C->col_ctrl/i2_3_lut_adj_237/Z
                                          SLICE_R21C20C   A1_TO_F1_DELAY       0.450        32.087  4       
col_ctrl/n687                                             NET DELAY            3.364        35.451  1       
col_ctrl/i388_2_lut_4_lut/B->col_ctrl/i388_2_lut_4_lut/Z
                                          SLICE_R23C21D   D0_TO_F0_DELAY       0.477        35.928  2       
col_ctrl/n720                                             NET DELAY            0.305        36.233  1       
SLICE_736/C1->SLICE_736/F1                SLICE_R23C21D   C1_TO_F1_DELAY       0.450        36.683  7       
col_ctrl/n4480                                            NET DELAY            5.046        41.729  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
425 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/pad_col_c/Q
Path End         : col_ctrl/buzzcount_1002__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
col_ctrl/pad_col_c/CK->col_ctrl/pad_col_c/Q
                                          SLICE_R18C23B   CLK_TO_Q1_DELAY  1.391         7.561  6       
col_ctrl/pad_col                                          NET DELAY        1.271         8.832  1       
col_ctrl/i14843_2_lut_3_lut_4_lut/B->col_ctrl/i14843_2_lut_3_lut_4_lut/Z
                                          SLICE_R18C24C   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n25[1]                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/power_type_1005__i1/Q
Path End         : col_ctrl/power_type_1005__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/power_type_1005__i0/CK   col_ctrl/power_type_1005__i1/CK}->col_ctrl/power_type_1005__i1/Q
                                          SLICE_R22C20D   CLK_TO_Q1_DELAY  1.391         7.561  4       
power_type[1]                                             NET DELAY        1.271         8.832  1       
col_ctrl/i1_3_lut_adj_269/C->col_ctrl/i1_3_lut_adj_269/Z
                                          SLICE_R22C20D   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n19694                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/power_type_1005__i0/Q
Path End         : col_ctrl/power_type_1005__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/power_type_1005__i0/CK   col_ctrl/power_type_1005__i1/CK}->col_ctrl/power_type_1005__i0/Q
                                          SLICE_R22C20D   CLK_TO_Q0_DELAY  1.391         7.561  4       
power_type[0]                                             NET DELAY        1.271         8.832  1       
col_ctrl/i1_3_lut_adj_285/B->col_ctrl/i1_3_lut_adj_285/Z
                                          SLICE_R22C20D   D0_TO_F0_DELAY   0.450         9.282  1       
col_ctrl/n19782                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/buzzcount_1002__i2/Q
Path End         : col_ctrl/buzzcount_1002__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/buzzcount_1002__i2/CK   col_ctrl/buzzcount_1002__i3/CK}->col_ctrl/buzzcount_1002__i2/Q
                                          SLICE_R18C25A   CLK_TO_Q0_DELAY  1.391         7.561  5       
col_ctrl/buzzcount[2]                                     NET DELAY        1.271         8.832  1       
col_ctrl/i14864_3_lut_4_lut/A->col_ctrl/i14864_3_lut_4_lut/Z
                                          SLICE_R18C25D   D0_TO_F0_DELAY   0.450         9.282  1       
col_ctrl/n25[4]                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/buzzcount_1002__i3/Q
Path End         : col_ctrl/buzzcount_1002__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/buzzcount_1002__i2/CK   col_ctrl/buzzcount_1002__i3/CK}->col_ctrl/buzzcount_1002__i3/Q
                                          SLICE_R18C25A   CLK_TO_Q1_DELAY  1.391         7.561  4       
col_ctrl/buzzcount[3]                                     NET DELAY        1.271         8.832  1       
col_ctrl/i14857_2_lut_3_lut/C->col_ctrl/i14857_2_lut_3_lut/Z
                                          SLICE_R18C25A   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n25[3]                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/scrA_1003__i1/Q
Path End         : col_ctrl/scrA_1003__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/scrA_1003__i0/CK   col_ctrl/scrA_1003__i1/CK}->col_ctrl/scrA_1003__i1/Q
                                          SLICE_R17C21A   CLK_TO_Q1_DELAY  1.391         7.561  4       
scrA[1]                                                   NET DELAY        1.271         8.832  1       
col_ctrl/i14878_2_lut_3_lut/C->col_ctrl/i14878_2_lut_3_lut/Z
                                          SLICE_R17C21A   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n17_adj_2147[1]                                  NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/scrA_1003__i0/Q
Path End         : col_ctrl/scrA_1003__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/scrA_1003__i0/CK   col_ctrl/scrA_1003__i1/CK}->col_ctrl/scrA_1003__i0/Q
                                          SLICE_R17C21A   CLK_TO_Q0_DELAY  1.391         7.561  7       
scrA[0]                                                   NET DELAY        1.271         8.832  1       
col_ctrl/i14885_3_lut_4_lut/B->col_ctrl/i14885_3_lut_4_lut/Z
                                          SLICE_R17C20B   D0_TO_F0_DELAY   0.450         9.282  1       
col_ctrl/n17_adj_2147[2]                                  NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/scrB_1004__i0/Q
Path End         : col_ctrl/scrB_1004__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/scrB_1004__i0/CK   col_ctrl/scrB_1004__i1/CK}->col_ctrl/scrB_1004__i0/Q
                                          SLICE_R15C20B   CLK_TO_Q0_DELAY  1.391         7.561  9       
col_ctrl/scrB[0]                                          NET DELAY        1.271         8.832  1       
col_ctrl/i14891_2_lut/B->col_ctrl/i14891_2_lut/Z
                                          SLICE_R15C20B   D0_TO_F0_DELAY   0.450         9.282  1       
col_ctrl/n17[0]                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/wall_col_c/Q
Path End         : col_ctrl/wall_col_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
col_ctrl/wall_col_c/CK->col_ctrl/wall_col_c/Q
                                          SLICE_R18C23D   CLK_TO_Q1_DELAY  1.391         7.561  6       
col_ctrl/wall_col                                         NET DELAY        1.271         8.832  1       
col_ctrl/i1_3_lut_adj_267/A->col_ctrl/i1_3_lut_adj_267/Z
                                          SLICE_R18C23D   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/wall_col_N_1541                                  NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padA_h_i0_i6/Q
Path End         : col_ctrl/padA_h_i0_i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/padA_h_i0_i5/CK   col_ctrl/padA_h_i0_i6/CK}->col_ctrl/padA_h_i0_i6/Q
                                          SLICE_R21C15C   CLK_TO_Q1_DELAY  1.391         7.561  3       
padA_h[6]                                                 NET DELAY        1.271         8.832  1       
i3201_4_lut/C->i3201_4_lut/Z              SLICE_R21C15C   D1_TO_F1_DELAY   0.450         9.282  1       
n4602                                                     NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  137     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  137     
clk                                                       NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

