// Seed: 1366014798
module module_0 (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    input wire id_3,
    input tri id_4,
    output supply1 id_5,
    input wand id_6,
    input tri0 id_7,
    input tri1 id_8,
    output wire id_9,
    output supply0 id_10,
    output supply0 id_11
    , id_17,
    output wire id_12,
    input supply1 id_13,
    output uwire id_14,
    output supply1 id_15
);
  assign id_15 = 1;
  wire id_18;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    input supply0 id_4
    , id_15,
    output uwire id_5,
    input tri id_6,
    output wor id_7,
    input supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    output tri0 id_12,
    output supply0 id_13
);
  assign id_7 = (id_10);
  wire id_16;
  wire id_17;
  generate
    assign id_12 = id_6;
  endgenerate
  module_0(
      id_6,
      id_5,
      id_2,
      id_0,
      id_1,
      id_5,
      id_8,
      id_1,
      id_2,
      id_7,
      id_9,
      id_9,
      id_3,
      id_0,
      id_7,
      id_12
  );
endmodule
