Warning (10268): Verilog HDL information at uart_rx.v(51): always construct contains both blocking and non-blocking assignments File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_rx.v Line: 51
