$date
	Wed May  5 23:33:02 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fulladd_tb $end
$var wire 1 ! c_tb $end
$var reg 1 " a_tb $end
$var reg 1 # b_tb $end
$scope module fulladd1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#5
1!
1#
#10
0#
1!
1"
#15
0!
1#
#55
