|Keyboard_Reader
CLOCK_50 => clk.IN5
KEY[0] => board_resetn.IN4
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
PS2_CLK <> PS2_Controller:PS2.PS2_CLK
PS2_DAT <> PS2_Controller:PS2.PS2_DAT
LEDR[0] <= PS2_Controller:PS2.received_data_en
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
HEX0[0] <= hex_decoder:i_hex_decoder0.segments
HEX0[1] <= hex_decoder:i_hex_decoder0.segments
HEX0[2] <= hex_decoder:i_hex_decoder0.segments
HEX0[3] <= hex_decoder:i_hex_decoder0.segments
HEX0[4] <= hex_decoder:i_hex_decoder0.segments
HEX0[5] <= hex_decoder:i_hex_decoder0.segments
HEX0[6] <= hex_decoder:i_hex_decoder0.segments
HEX2[0] <= hex_decoder:i_hex_decoder1.segments
HEX2[1] <= hex_decoder:i_hex_decoder1.segments
HEX2[2] <= hex_decoder:i_hex_decoder1.segments
HEX2[3] <= hex_decoder:i_hex_decoder1.segments
HEX2[4] <= hex_decoder:i_hex_decoder1.segments
HEX2[5] <= hex_decoder:i_hex_decoder1.segments
HEX2[6] <= hex_decoder:i_hex_decoder1.segments
HEX4[0] <= hex_decoder:i_hex_decoder2.segments
HEX4[1] <= hex_decoder:i_hex_decoder2.segments
HEX4[2] <= hex_decoder:i_hex_decoder2.segments
HEX4[3] <= hex_decoder:i_hex_decoder2.segments
HEX4[4] <= hex_decoder:i_hex_decoder2.segments
HEX4[5] <= hex_decoder:i_hex_decoder2.segments
HEX4[6] <= hex_decoder:i_hex_decoder2.segments
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B


|Keyboard_Reader|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|Keyboard_Reader|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier
clk => clk.IN2
resetn => resetn.IN2
get_next_character => get_next_character.IN1
enable_next_level => enable_next_level.IN1
num_char[0] <= next_level:i_next_level.num_char
num_char[1] <= next_level:i_next_level.num_char
num_char[2] <= next_level:i_next_level.num_char
num_char[3] <= next_level:i_next_level.num_char
num_char[4] <= next_level:i_next_level.num_char
num_char[5] <= next_level:i_next_level.num_char
num_char[6] <= next_level:i_next_level.num_char
num_char[7] <= next_level:i_next_level.num_char
comparison_data[0] <= Keyboard_Input_Shift:i_Keyboard_Input_Shift.comparison_data
comparison_data[1] <= Keyboard_Input_Shift:i_Keyboard_Input_Shift.comparison_data
comparison_data[2] <= Keyboard_Input_Shift:i_Keyboard_Input_Shift.comparison_data
comparison_data[3] <= Keyboard_Input_Shift:i_Keyboard_Input_Shift.comparison_data
comparison_data[4] <= Keyboard_Input_Shift:i_Keyboard_Input_Shift.comparison_data
comparison_data[5] <= Keyboard_Input_Shift:i_Keyboard_Input_Shift.comparison_data
comparison_data[6] <= Keyboard_Input_Shift:i_Keyboard_Input_Shift.comparison_data
comparison_data[7] <= Keyboard_Input_Shift:i_Keyboard_Input_Shift.comparison_data
sequence_[0] <= sequence_[0].DB_MAX_OUTPUT_PORT_TYPE
sequence_[1] <= sequence_[1].DB_MAX_OUTPUT_PORT_TYPE
sequence_[2] <= sequence_[2].DB_MAX_OUTPUT_PORT_TYPE
sequence_[3] <= sequence_[3].DB_MAX_OUTPUT_PORT_TYPE
sequence_[4] <= sequence_[4].DB_MAX_OUTPUT_PORT_TYPE
sequence_[5] <= sequence_[5].DB_MAX_OUTPUT_PORT_TYPE
sequence_[6] <= sequence_[6].DB_MAX_OUTPUT_PORT_TYPE
sequence_[7] <= sequence_[7].DB_MAX_OUTPUT_PORT_TYPE
sequence_[8] <= sequence_[8].DB_MAX_OUTPUT_PORT_TYPE
sequence_[9] <= sequence_[9].DB_MAX_OUTPUT_PORT_TYPE
sequence_[10] <= sequence_[10].DB_MAX_OUTPUT_PORT_TYPE
sequence_[11] <= sequence_[11].DB_MAX_OUTPUT_PORT_TYPE
sequence_[12] <= sequence_[12].DB_MAX_OUTPUT_PORT_TYPE
sequence_[13] <= sequence_[13].DB_MAX_OUTPUT_PORT_TYPE
sequence_[14] <= sequence_[14].DB_MAX_OUTPUT_PORT_TYPE
sequence_[15] <= sequence_[15].DB_MAX_OUTPUT_PORT_TYPE
sequence_[16] <= sequence_[16].DB_MAX_OUTPUT_PORT_TYPE
sequence_[17] <= sequence_[17].DB_MAX_OUTPUT_PORT_TYPE
sequence_[18] <= sequence_[18].DB_MAX_OUTPUT_PORT_TYPE
sequence_[19] <= sequence_[19].DB_MAX_OUTPUT_PORT_TYPE
sequence_[20] <= sequence_[20].DB_MAX_OUTPUT_PORT_TYPE
sequence_[21] <= sequence_[21].DB_MAX_OUTPUT_PORT_TYPE
sequence_[22] <= sequence_[22].DB_MAX_OUTPUT_PORT_TYPE
sequence_[23] <= sequence_[23].DB_MAX_OUTPUT_PORT_TYPE
sequence_[24] <= sequence_[24].DB_MAX_OUTPUT_PORT_TYPE
sequence_[25] <= sequence_[25].DB_MAX_OUTPUT_PORT_TYPE
sequence_[26] <= sequence_[26].DB_MAX_OUTPUT_PORT_TYPE
sequence_[27] <= sequence_[27].DB_MAX_OUTPUT_PORT_TYPE
sequence_[28] <= sequence_[28].DB_MAX_OUTPUT_PORT_TYPE
sequence_[29] <= sequence_[29].DB_MAX_OUTPUT_PORT_TYPE
sequence_[30] <= sequence_[30].DB_MAX_OUTPUT_PORT_TYPE
sequence_[31] <= sequence_[31].DB_MAX_OUTPUT_PORT_TYPE
sequence_[32] <= sequence_[32].DB_MAX_OUTPUT_PORT_TYPE
sequence_[33] <= sequence_[33].DB_MAX_OUTPUT_PORT_TYPE
sequence_[34] <= sequence_[34].DB_MAX_OUTPUT_PORT_TYPE
sequence_[35] <= sequence_[35].DB_MAX_OUTPUT_PORT_TYPE
sequence_[36] <= sequence_[36].DB_MAX_OUTPUT_PORT_TYPE
sequence_[37] <= sequence_[37].DB_MAX_OUTPUT_PORT_TYPE
sequence_[38] <= sequence_[38].DB_MAX_OUTPUT_PORT_TYPE
sequence_[39] <= sequence_[39].DB_MAX_OUTPUT_PORT_TYPE
sequence_[40] <= sequence_[40].DB_MAX_OUTPUT_PORT_TYPE
sequence_[41] <= sequence_[41].DB_MAX_OUTPUT_PORT_TYPE
sequence_[42] <= sequence_[42].DB_MAX_OUTPUT_PORT_TYPE
sequence_[43] <= sequence_[43].DB_MAX_OUTPUT_PORT_TYPE
sequence_[44] <= sequence_[44].DB_MAX_OUTPUT_PORT_TYPE
sequence_[45] <= sequence_[45].DB_MAX_OUTPUT_PORT_TYPE
sequence_[46] <= sequence_[46].DB_MAX_OUTPUT_PORT_TYPE
sequence_[47] <= sequence_[47].DB_MAX_OUTPUT_PORT_TYPE
sequence_[48] <= sequence_[48].DB_MAX_OUTPUT_PORT_TYPE
sequence_[49] <= sequence_[49].DB_MAX_OUTPUT_PORT_TYPE
sequence_[50] <= sequence_[50].DB_MAX_OUTPUT_PORT_TYPE
sequence_[51] <= sequence_[51].DB_MAX_OUTPUT_PORT_TYPE
sequence_[52] <= sequence_[52].DB_MAX_OUTPUT_PORT_TYPE
sequence_[53] <= sequence_[53].DB_MAX_OUTPUT_PORT_TYPE
sequence_[54] <= sequence_[54].DB_MAX_OUTPUT_PORT_TYPE
sequence_[55] <= sequence_[55].DB_MAX_OUTPUT_PORT_TYPE
sequence_[56] <= sequence_[56].DB_MAX_OUTPUT_PORT_TYPE
sequence_[57] <= sequence_[57].DB_MAX_OUTPUT_PORT_TYPE
sequence_[58] <= sequence_[58].DB_MAX_OUTPUT_PORT_TYPE
sequence_[59] <= sequence_[59].DB_MAX_OUTPUT_PORT_TYPE
sequence_[60] <= sequence_[60].DB_MAX_OUTPUT_PORT_TYPE
sequence_[61] <= sequence_[61].DB_MAX_OUTPUT_PORT_TYPE
sequence_[62] <= sequence_[62].DB_MAX_OUTPUT_PORT_TYPE
sequence_[63] <= sequence_[63].DB_MAX_OUTPUT_PORT_TYPE
sequence_[64] <= sequence_[64].DB_MAX_OUTPUT_PORT_TYPE
sequence_[65] <= sequence_[65].DB_MAX_OUTPUT_PORT_TYPE
sequence_[66] <= sequence_[66].DB_MAX_OUTPUT_PORT_TYPE
sequence_[67] <= sequence_[67].DB_MAX_OUTPUT_PORT_TYPE
sequence_[68] <= sequence_[68].DB_MAX_OUTPUT_PORT_TYPE
sequence_[69] <= sequence_[69].DB_MAX_OUTPUT_PORT_TYPE
sequence_[70] <= sequence_[70].DB_MAX_OUTPUT_PORT_TYPE
sequence_[71] <= sequence_[71].DB_MAX_OUTPUT_PORT_TYPE
sequence_[72] <= sequence_[72].DB_MAX_OUTPUT_PORT_TYPE
sequence_[73] <= sequence_[73].DB_MAX_OUTPUT_PORT_TYPE
sequence_[74] <= sequence_[74].DB_MAX_OUTPUT_PORT_TYPE
sequence_[75] <= sequence_[75].DB_MAX_OUTPUT_PORT_TYPE
sequence_[76] <= sequence_[76].DB_MAX_OUTPUT_PORT_TYPE
sequence_[77] <= sequence_[77].DB_MAX_OUTPUT_PORT_TYPE
sequence_[78] <= sequence_[78].DB_MAX_OUTPUT_PORT_TYPE
sequence_[79] <= sequence_[79].DB_MAX_OUTPUT_PORT_TYPE
sequence_[80] <= sequence_[80].DB_MAX_OUTPUT_PORT_TYPE
sequence_[81] <= sequence_[81].DB_MAX_OUTPUT_PORT_TYPE
sequence_[82] <= sequence_[82].DB_MAX_OUTPUT_PORT_TYPE
sequence_[83] <= sequence_[83].DB_MAX_OUTPUT_PORT_TYPE
sequence_[84] <= sequence_[84].DB_MAX_OUTPUT_PORT_TYPE
sequence_[85] <= sequence_[85].DB_MAX_OUTPUT_PORT_TYPE
sequence_[86] <= sequence_[86].DB_MAX_OUTPUT_PORT_TYPE
sequence_[87] <= sequence_[87].DB_MAX_OUTPUT_PORT_TYPE
sequence_[88] <= sequence_[88].DB_MAX_OUTPUT_PORT_TYPE
sequence_[89] <= sequence_[89].DB_MAX_OUTPUT_PORT_TYPE
sequence_[90] <= sequence_[90].DB_MAX_OUTPUT_PORT_TYPE
sequence_[91] <= sequence_[91].DB_MAX_OUTPUT_PORT_TYPE
sequence_[92] <= sequence_[92].DB_MAX_OUTPUT_PORT_TYPE
sequence_[93] <= sequence_[93].DB_MAX_OUTPUT_PORT_TYPE
sequence_[94] <= sequence_[94].DB_MAX_OUTPUT_PORT_TYPE
sequence_[95] <= sequence_[95].DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|Keyboard_Input_Shift:i_Keyboard_Input_Shift
clk => sequence_data[0].CLK
clk => sequence_data[1].CLK
clk => sequence_data[2].CLK
clk => sequence_data[3].CLK
clk => sequence_data[4].CLK
clk => sequence_data[5].CLK
clk => sequence_data[6].CLK
clk => sequence_data[7].CLK
clk => sequence_data[8].CLK
clk => sequence_data[9].CLK
clk => sequence_data[10].CLK
clk => sequence_data[11].CLK
clk => sequence_data[12].CLK
clk => sequence_data[13].CLK
clk => sequence_data[14].CLK
clk => sequence_data[15].CLK
clk => sequence_data[16].CLK
clk => sequence_data[17].CLK
clk => sequence_data[18].CLK
clk => sequence_data[19].CLK
clk => sequence_data[20].CLK
clk => sequence_data[21].CLK
clk => sequence_data[22].CLK
clk => sequence_data[23].CLK
clk => sequence_data[24].CLK
clk => sequence_data[25].CLK
clk => sequence_data[26].CLK
clk => sequence_data[27].CLK
clk => sequence_data[28].CLK
clk => sequence_data[29].CLK
clk => sequence_data[30].CLK
clk => sequence_data[31].CLK
clk => sequence_data[32].CLK
clk => sequence_data[33].CLK
clk => sequence_data[34].CLK
clk => sequence_data[35].CLK
clk => sequence_data[36].CLK
clk => sequence_data[37].CLK
clk => sequence_data[38].CLK
clk => sequence_data[39].CLK
clk => sequence_data[40].CLK
clk => sequence_data[41].CLK
clk => sequence_data[42].CLK
clk => sequence_data[43].CLK
clk => sequence_data[44].CLK
clk => sequence_data[45].CLK
clk => sequence_data[46].CLK
clk => sequence_data[47].CLK
clk => sequence_data[48].CLK
clk => sequence_data[49].CLK
clk => sequence_data[50].CLK
clk => sequence_data[51].CLK
clk => sequence_data[52].CLK
clk => sequence_data[53].CLK
clk => sequence_data[54].CLK
clk => sequence_data[55].CLK
clk => sequence_data[56].CLK
clk => sequence_data[57].CLK
clk => sequence_data[58].CLK
clk => sequence_data[59].CLK
clk => sequence_data[60].CLK
clk => sequence_data[61].CLK
clk => sequence_data[62].CLK
clk => sequence_data[63].CLK
clk => sequence_data[64].CLK
clk => sequence_data[65].CLK
clk => sequence_data[66].CLK
clk => sequence_data[67].CLK
clk => sequence_data[68].CLK
clk => sequence_data[69].CLK
clk => sequence_data[70].CLK
clk => sequence_data[71].CLK
clk => sequence_data[72].CLK
clk => sequence_data[73].CLK
clk => sequence_data[74].CLK
clk => sequence_data[75].CLK
clk => sequence_data[76].CLK
clk => sequence_data[77].CLK
clk => sequence_data[78].CLK
clk => sequence_data[79].CLK
clk => sequence_data[80].CLK
clk => sequence_data[81].CLK
clk => sequence_data[82].CLK
clk => sequence_data[83].CLK
clk => sequence_data[84].CLK
clk => sequence_data[85].CLK
clk => sequence_data[86].CLK
clk => sequence_data[87].CLK
clk => sequence_data[88].CLK
clk => sequence_data[89].CLK
clk => sequence_data[90].CLK
clk => sequence_data[91].CLK
clk => sequence_data[92].CLK
clk => sequence_data[93].CLK
clk => sequence_data[94].CLK
clk => sequence_data[95].CLK
sequence_[0] => sequence_data.DATAB
sequence_[1] => sequence_data.DATAB
sequence_[2] => sequence_data.DATAB
sequence_[3] => sequence_data.DATAB
sequence_[4] => sequence_data.DATAB
sequence_[5] => sequence_data.DATAB
sequence_[6] => sequence_data.DATAB
sequence_[7] => sequence_data.DATAB
sequence_[8] => sequence_data.DATAB
sequence_[9] => sequence_data.DATAB
sequence_[10] => sequence_data.DATAB
sequence_[11] => sequence_data.DATAB
sequence_[12] => sequence_data.DATAB
sequence_[13] => sequence_data.DATAB
sequence_[14] => sequence_data.DATAB
sequence_[15] => sequence_data.DATAB
sequence_[16] => sequence_data.DATAB
sequence_[17] => sequence_data.DATAB
sequence_[18] => sequence_data.DATAB
sequence_[19] => sequence_data.DATAB
sequence_[20] => sequence_data.DATAB
sequence_[21] => sequence_data.DATAB
sequence_[22] => sequence_data.DATAB
sequence_[23] => sequence_data.DATAB
sequence_[24] => sequence_data.DATAB
sequence_[25] => sequence_data.DATAB
sequence_[26] => sequence_data.DATAB
sequence_[27] => sequence_data.DATAB
sequence_[28] => sequence_data.DATAB
sequence_[29] => sequence_data.DATAB
sequence_[30] => sequence_data.DATAB
sequence_[31] => sequence_data.DATAB
sequence_[32] => sequence_data.DATAB
sequence_[33] => sequence_data.DATAB
sequence_[34] => sequence_data.DATAB
sequence_[35] => sequence_data.DATAB
sequence_[36] => sequence_data.DATAB
sequence_[37] => sequence_data.DATAB
sequence_[38] => sequence_data.DATAB
sequence_[39] => sequence_data.DATAB
sequence_[40] => sequence_data.DATAB
sequence_[41] => sequence_data.DATAB
sequence_[42] => sequence_data.DATAB
sequence_[43] => sequence_data.DATAB
sequence_[44] => sequence_data.DATAB
sequence_[45] => sequence_data.DATAB
sequence_[46] => sequence_data.DATAB
sequence_[47] => sequence_data.DATAB
sequence_[48] => sequence_data.DATAB
sequence_[49] => sequence_data.DATAB
sequence_[50] => sequence_data.DATAB
sequence_[51] => sequence_data.DATAB
sequence_[52] => sequence_data.DATAB
sequence_[53] => sequence_data.DATAB
sequence_[54] => sequence_data.DATAB
sequence_[55] => sequence_data.DATAB
sequence_[56] => sequence_data.DATAB
sequence_[57] => sequence_data.DATAB
sequence_[58] => sequence_data.DATAB
sequence_[59] => sequence_data.DATAB
sequence_[60] => sequence_data.DATAB
sequence_[61] => sequence_data.DATAB
sequence_[62] => sequence_data.DATAB
sequence_[63] => sequence_data.DATAB
sequence_[64] => sequence_data.DATAB
sequence_[65] => sequence_data.DATAB
sequence_[66] => sequence_data.DATAB
sequence_[67] => sequence_data.DATAB
sequence_[68] => sequence_data.DATAB
sequence_[69] => sequence_data.DATAB
sequence_[70] => sequence_data.DATAB
sequence_[71] => sequence_data.DATAB
sequence_[72] => sequence_data.DATAB
sequence_[73] => sequence_data.DATAB
sequence_[74] => sequence_data.DATAB
sequence_[75] => sequence_data.DATAB
sequence_[76] => sequence_data.DATAB
sequence_[77] => sequence_data.DATAB
sequence_[78] => sequence_data.DATAB
sequence_[79] => sequence_data.DATAB
sequence_[80] => sequence_data.DATAB
sequence_[81] => sequence_data.DATAB
sequence_[82] => sequence_data.DATAB
sequence_[83] => sequence_data.DATAB
sequence_[84] => sequence_data.DATAB
sequence_[85] => sequence_data.DATAB
sequence_[86] => sequence_data.DATAB
sequence_[87] => sequence_data.DATAB
sequence_[88] => sequence_data.DATAB
sequence_[89] => sequence_data.DATAB
sequence_[90] => sequence_data.DATAB
sequence_[91] => sequence_data.DATAB
sequence_[92] => sequence_data.DATAB
sequence_[93] => sequence_data.DATAB
sequence_[94] => sequence_data.DATAB
sequence_[95] => sequence_data.DATAB
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
resetn => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
load_sequence => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
get_next_character => sequence_data.OUTPUTSELECT
comparison_data[0] <= sequence_data[88].DB_MAX_OUTPUT_PORT_TYPE
comparison_data[1] <= sequence_data[89].DB_MAX_OUTPUT_PORT_TYPE
comparison_data[2] <= sequence_data[90].DB_MAX_OUTPUT_PORT_TYPE
comparison_data[3] <= sequence_data[91].DB_MAX_OUTPUT_PORT_TYPE
comparison_data[4] <= sequence_data[92].DB_MAX_OUTPUT_PORT_TYPE
comparison_data[5] <= sequence_data[93].DB_MAX_OUTPUT_PORT_TYPE
comparison_data[6] <= sequence_data[94].DB_MAX_OUTPUT_PORT_TYPE
comparison_data[7] <= sequence_data[95].DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => current_state~1.DATAIN
resetn => always2.IN0
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
enable_next_level => Selector0.IN3
enable_next_level => next_state.S_GET_SEQUENCE.DATAB
enable_next_level => next_state.S_WAIT_START.DATAB
enable_next_level => Selector1.IN2
load_sequence <= load_sequence.DB_MAX_OUTPUT_PORT_TYPE
sequence_[0] <= <GND>
sequence_[1] <= <GND>
sequence_[2] <= <GND>
sequence_[3] <= <GND>
sequence_[4] <= <GND>
sequence_[5] <= <GND>
sequence_[6] <= <GND>
sequence_[7] <= <GND>
sequence_[8] <= <GND>
sequence_[9] <= <GND>
sequence_[10] <= <GND>
sequence_[11] <= <GND>
sequence_[12] <= <GND>
sequence_[13] <= <GND>
sequence_[14] <= <GND>
sequence_[15] <= <GND>
sequence_[16] <= <GND>
sequence_[17] <= <GND>
sequence_[18] <= <GND>
sequence_[19] <= <GND>
sequence_[20] <= <GND>
sequence_[21] <= <GND>
sequence_[22] <= <GND>
sequence_[23] <= <GND>
sequence_[24] <= <GND>
sequence_[25] <= <GND>
sequence_[26] <= <GND>
sequence_[27] <= <GND>
sequence_[28] <= <GND>
sequence_[29] <= <GND>
sequence_[30] <= <GND>
sequence_[31] <= <GND>
sequence_[32] <= <GND>
sequence_[33] <= <GND>
sequence_[34] <= <GND>
sequence_[35] <= <GND>
sequence_[36] <= <GND>
sequence_[37] <= <GND>
sequence_[38] <= <GND>
sequence_[39] <= <GND>
sequence_[40] <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
sequence_[41] <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
sequence_[42] <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
sequence_[43] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
sequence_[44] <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
sequence_[45] <= sequence_.DB_MAX_OUTPUT_PORT_TYPE
sequence_[46] <= sequence_.DB_MAX_OUTPUT_PORT_TYPE
sequence_[47] <= <GND>
sequence_[48] <= sequence_.DB_MAX_OUTPUT_PORT_TYPE
sequence_[49] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
sequence_[50] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
sequence_[51] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
sequence_[52] <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
sequence_[53] <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
sequence_[54] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
sequence_[55] <= <GND>
sequence_[56] <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
sequence_[57] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
sequence_[58] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
sequence_[59] <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
sequence_[60] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
sequence_[61] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
sequence_[62] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
sequence_[63] <= <GND>
sequence_[64] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
sequence_[65] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
sequence_[66] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
sequence_[67] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
sequence_[68] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
sequence_[69] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
sequence_[70] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
sequence_[71] <= <GND>
sequence_[72] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
sequence_[73] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
sequence_[74] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
sequence_[75] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
sequence_[76] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
sequence_[77] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
sequence_[78] <= sequence_.DB_MAX_OUTPUT_PORT_TYPE
sequence_[79] <= <GND>
sequence_[80] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
sequence_[81] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
sequence_[82] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
sequence_[83] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
sequence_[84] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
sequence_[85] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
sequence_[86] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
sequence_[87] <= <GND>
sequence_[88] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
sequence_[89] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
sequence_[90] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
sequence_[91] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
sequence_[92] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
sequence_[93] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
sequence_[94] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
sequence_[95] <= <GND>
num_char[0] <= WideOr41.DB_MAX_OUTPUT_PORT_TYPE
num_char[1] <= WideOr40.DB_MAX_OUTPUT_PORT_TYPE
num_char[2] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
num_char[3] <= <GND>
num_char[4] <= <GND>
num_char[5] <= <GND>
num_char[6] <= <GND>
num_char[7] <= <GND>


|Keyboard_Reader|timer_3s:i_timer_3s
clk => q~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => q.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => counter.OUTPUTSELECT
enable_next_level => q.OUTPUTSELECT
num_char[0] => Mult0.IN34
num_char[0] => Mult1.IN33
num_char[0] => Mult2.IN31
num_char[0] => Mult3.IN31
num_char[0] => Mult4.IN31
num_char[1] => Mult0.IN33
num_char[1] => Mult1.IN32
num_char[1] => Mult2.IN30
num_char[1] => Mult3.IN30
num_char[1] => Mult4.IN30
num_char[2] => Mult0.IN32
num_char[2] => Mult1.IN31
num_char[2] => Mult2.IN29
num_char[2] => Mult3.IN29
num_char[2] => Mult4.IN29
num_char[3] => Mult0.IN31
num_char[3] => Mult1.IN30
num_char[3] => Mult2.IN28
num_char[3] => Mult3.IN28
num_char[3] => Mult4.IN28
num_char[4] => Mult0.IN30
num_char[4] => Mult1.IN29
num_char[4] => Mult2.IN27
num_char[4] => Mult3.IN27
num_char[4] => Mult4.IN27
num_char[5] => Mult0.IN29
num_char[5] => Mult1.IN28
num_char[5] => Mult2.IN26
num_char[5] => Mult3.IN26
num_char[5] => Mult4.IN26
num_char[6] => Mult0.IN28
num_char[6] => Mult1.IN27
num_char[6] => Mult2.IN25
num_char[6] => Mult3.IN25
num_char[6] => Mult4.IN25
num_char[7] => Mult0.IN27
num_char[7] => Mult1.IN26
num_char[7] => Mult2.IN24
num_char[7] => Mult3.IN24
num_char[7] => Mult4.IN24
difficulty[0] => Equal0.IN0
difficulty[0] => Equal1.IN31
difficulty[0] => Equal2.IN1
difficulty[1] => Equal0.IN31
difficulty[1] => Equal1.IN0
difficulty[1] => Equal2.IN0


|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing
clk => clk.IN3
resetn => resetn.IN3
num_char[0] => num_char[0].IN1
num_char[1] => num_char[1].IN1
num_char[2] => num_char[2].IN1
num_char[3] => num_char[3].IN1
num_char[4] => num_char[4].IN1
num_char[5] => num_char[5].IN1
num_char[6] => num_char[6].IN1
num_char[7] => num_char[7].IN1
sequence_[0] => sequence_[0].IN1
sequence_[1] => sequence_[1].IN1
sequence_[2] => sequence_[2].IN1
sequence_[3] => sequence_[3].IN1
sequence_[4] => sequence_[4].IN1
sequence_[5] => sequence_[5].IN1
sequence_[6] => sequence_[6].IN1
sequence_[7] => sequence_[7].IN1
sequence_[8] => sequence_[8].IN1
sequence_[9] => sequence_[9].IN1
sequence_[10] => sequence_[10].IN1
sequence_[11] => sequence_[11].IN1
sequence_[12] => sequence_[12].IN1
sequence_[13] => sequence_[13].IN1
sequence_[14] => sequence_[14].IN1
sequence_[15] => sequence_[15].IN1
sequence_[16] => sequence_[16].IN1
sequence_[17] => sequence_[17].IN1
sequence_[18] => sequence_[18].IN1
sequence_[19] => sequence_[19].IN1
sequence_[20] => sequence_[20].IN1
sequence_[21] => sequence_[21].IN1
sequence_[22] => sequence_[22].IN1
sequence_[23] => sequence_[23].IN1
sequence_[24] => sequence_[24].IN1
sequence_[25] => sequence_[25].IN1
sequence_[26] => sequence_[26].IN1
sequence_[27] => sequence_[27].IN1
sequence_[28] => sequence_[28].IN1
sequence_[29] => sequence_[29].IN1
sequence_[30] => sequence_[30].IN1
sequence_[31] => sequence_[31].IN1
sequence_[32] => sequence_[32].IN1
sequence_[33] => sequence_[33].IN1
sequence_[34] => sequence_[34].IN1
sequence_[35] => sequence_[35].IN1
sequence_[36] => sequence_[36].IN1
sequence_[37] => sequence_[37].IN1
sequence_[38] => sequence_[38].IN1
sequence_[39] => sequence_[39].IN1
sequence_[40] => sequence_[40].IN1
sequence_[41] => sequence_[41].IN1
sequence_[42] => sequence_[42].IN1
sequence_[43] => sequence_[43].IN1
sequence_[44] => sequence_[44].IN1
sequence_[45] => sequence_[45].IN1
sequence_[46] => sequence_[46].IN1
sequence_[47] => sequence_[47].IN1
sequence_[48] => sequence_[48].IN1
sequence_[49] => sequence_[49].IN1
sequence_[50] => sequence_[50].IN1
sequence_[51] => sequence_[51].IN1
sequence_[52] => sequence_[52].IN1
sequence_[53] => sequence_[53].IN1
sequence_[54] => sequence_[54].IN1
sequence_[55] => sequence_[55].IN1
sequence_[56] => sequence_[56].IN1
sequence_[57] => sequence_[57].IN1
sequence_[58] => sequence_[58].IN1
sequence_[59] => sequence_[59].IN1
sequence_[60] => sequence_[60].IN1
sequence_[61] => sequence_[61].IN1
sequence_[62] => sequence_[62].IN1
sequence_[63] => sequence_[63].IN1
sequence_[64] => sequence_[64].IN1
sequence_[65] => sequence_[65].IN1
sequence_[66] => sequence_[66].IN1
sequence_[67] => sequence_[67].IN1
sequence_[68] => sequence_[68].IN1
sequence_[69] => sequence_[69].IN1
sequence_[70] => sequence_[70].IN1
sequence_[71] => sequence_[71].IN1
sequence_[72] => sequence_[72].IN1
sequence_[73] => sequence_[73].IN1
sequence_[74] => sequence_[74].IN1
sequence_[75] => sequence_[75].IN1
sequence_[76] => sequence_[76].IN1
sequence_[77] => sequence_[77].IN1
sequence_[78] => sequence_[78].IN1
sequence_[79] => sequence_[79].IN1
sequence_[80] => sequence_[80].IN1
sequence_[81] => sequence_[81].IN1
sequence_[82] => sequence_[82].IN1
sequence_[83] => sequence_[83].IN1
sequence_[84] => sequence_[84].IN1
sequence_[85] => sequence_[85].IN1
sequence_[86] => sequence_[86].IN1
sequence_[87] => sequence_[87].IN1
sequence_[88] => sequence_[88].IN1
sequence_[89] => sequence_[89].IN1
sequence_[90] => sequence_[90].IN1
sequence_[91] => sequence_[91].IN1
sequence_[92] => sequence_[92].IN1
sequence_[93] => sequence_[93].IN1
sequence_[94] => sequence_[94].IN1
sequence_[95] => sequence_[95].IN1
x_start[0] => x_start[0].IN1
x_start[1] => x_start[1].IN1
x_start[2] => x_start[2].IN1
x_start[3] => x_start[3].IN1
x_start[4] => x_start[4].IN1
x_start[5] => x_start[5].IN1
x_start[6] => x_start[6].IN1
x_start[7] => x_start[7].IN1
x_start[8] => x_start[8].IN1
y_start[0] => y_start[0].IN1
y_start[1] => y_start[1].IN1
y_start[2] => y_start[2].IN1
y_start[3] => y_start[3].IN1
y_start[4] => y_start[4].IN1
y_start[5] => y_start[5].IN1
y_start[6] => y_start[6].IN1
y_start[7] => y_start[7].IN1
y_start[8] => y_start[8].IN1
plot_sequence => plot_sequence.IN1
clear_sequence => clear_sequence.IN1
writeEn <= VGA_character_drawing:i_VGA_character_drawing.writeEn
x[0] <= VGA_character_drawing:i_VGA_character_drawing.x
x[1] <= VGA_character_drawing:i_VGA_character_drawing.x
x[2] <= VGA_character_drawing:i_VGA_character_drawing.x
x[3] <= VGA_character_drawing:i_VGA_character_drawing.x
x[4] <= VGA_character_drawing:i_VGA_character_drawing.x
x[5] <= VGA_character_drawing:i_VGA_character_drawing.x
x[6] <= VGA_character_drawing:i_VGA_character_drawing.x
x[7] <= VGA_character_drawing:i_VGA_character_drawing.x
x[8] <= VGA_character_drawing:i_VGA_character_drawing.x
y[0] <= VGA_character_drawing:i_VGA_character_drawing.y
y[1] <= VGA_character_drawing:i_VGA_character_drawing.y
y[2] <= VGA_character_drawing:i_VGA_character_drawing.y
y[3] <= VGA_character_drawing:i_VGA_character_drawing.y
y[4] <= VGA_character_drawing:i_VGA_character_drawing.y
y[5] <= VGA_character_drawing:i_VGA_character_drawing.y
y[6] <= VGA_character_drawing:i_VGA_character_drawing.y
y[7] <= VGA_character_drawing:i_VGA_character_drawing.y
y[8] <= VGA_character_drawing:i_VGA_character_drawing.y
colour[0] <= VGA_character_drawing:i_VGA_character_drawing.colour
colour[1] <= VGA_character_drawing:i_VGA_character_drawing.colour
colour[2] <= VGA_character_drawing:i_VGA_character_drawing.colour
colour[3] <= VGA_character_drawing:i_VGA_character_drawing.colour
colour[4] <= VGA_character_drawing:i_VGA_character_drawing.colour
colour[5] <= VGA_character_drawing:i_VGA_character_drawing.colour
ready_to_plot_sequence <= VGA_SEQUENCE_CONTROL:i_VGA_SEQUENCE_CONTROL.ready_to_plot_sequence


|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_SEQUENCE_DATAPATH:i_VGA_SEQUENCE_DATAPATH
clk => sequence_wire[0].CLK
clk => sequence_wire[1].CLK
clk => sequence_wire[2].CLK
clk => sequence_wire[3].CLK
clk => sequence_wire[4].CLK
clk => sequence_wire[5].CLK
clk => sequence_wire[6].CLK
clk => sequence_wire[7].CLK
clk => sequence_wire[8].CLK
clk => sequence_wire[9].CLK
clk => sequence_wire[10].CLK
clk => sequence_wire[11].CLK
clk => sequence_wire[12].CLK
clk => sequence_wire[13].CLK
clk => sequence_wire[14].CLK
clk => sequence_wire[15].CLK
clk => sequence_wire[16].CLK
clk => sequence_wire[17].CLK
clk => sequence_wire[18].CLK
clk => sequence_wire[19].CLK
clk => sequence_wire[20].CLK
clk => sequence_wire[21].CLK
clk => sequence_wire[22].CLK
clk => sequence_wire[23].CLK
clk => sequence_wire[24].CLK
clk => sequence_wire[25].CLK
clk => sequence_wire[26].CLK
clk => sequence_wire[27].CLK
clk => sequence_wire[28].CLK
clk => sequence_wire[29].CLK
clk => sequence_wire[30].CLK
clk => sequence_wire[31].CLK
clk => sequence_wire[32].CLK
clk => sequence_wire[33].CLK
clk => sequence_wire[34].CLK
clk => sequence_wire[35].CLK
clk => sequence_wire[36].CLK
clk => sequence_wire[37].CLK
clk => sequence_wire[38].CLK
clk => sequence_wire[39].CLK
clk => sequence_wire[40].CLK
clk => sequence_wire[41].CLK
clk => sequence_wire[42].CLK
clk => sequence_wire[43].CLK
clk => sequence_wire[44].CLK
clk => sequence_wire[45].CLK
clk => sequence_wire[46].CLK
clk => sequence_wire[47].CLK
clk => sequence_wire[48].CLK
clk => sequence_wire[49].CLK
clk => sequence_wire[50].CLK
clk => sequence_wire[51].CLK
clk => sequence_wire[52].CLK
clk => sequence_wire[53].CLK
clk => sequence_wire[54].CLK
clk => sequence_wire[55].CLK
clk => sequence_wire[56].CLK
clk => sequence_wire[57].CLK
clk => sequence_wire[58].CLK
clk => sequence_wire[59].CLK
clk => sequence_wire[60].CLK
clk => sequence_wire[61].CLK
clk => sequence_wire[62].CLK
clk => sequence_wire[63].CLK
clk => sequence_wire[64].CLK
clk => sequence_wire[65].CLK
clk => sequence_wire[66].CLK
clk => sequence_wire[67].CLK
clk => sequence_wire[68].CLK
clk => sequence_wire[69].CLK
clk => sequence_wire[70].CLK
clk => sequence_wire[71].CLK
clk => sequence_wire[72].CLK
clk => sequence_wire[73].CLK
clk => sequence_wire[74].CLK
clk => sequence_wire[75].CLK
clk => sequence_wire[76].CLK
clk => sequence_wire[77].CLK
clk => sequence_wire[78].CLK
clk => sequence_wire[79].CLK
clk => sequence_wire[80].CLK
clk => sequence_wire[81].CLK
clk => sequence_wire[82].CLK
clk => sequence_wire[83].CLK
clk => sequence_wire[84].CLK
clk => sequence_wire[85].CLK
clk => sequence_wire[86].CLK
clk => sequence_wire[87].CLK
clk => sequence_wire[88].CLK
clk => sequence_wire[89].CLK
clk => sequence_wire[90].CLK
clk => sequence_wire[91].CLK
clk => sequence_wire[92].CLK
clk => sequence_wire[93].CLK
clk => sequence_wire[94].CLK
clk => sequence_wire[95].CLK
clk => y_input[0]~reg0.CLK
clk => y_input[1]~reg0.CLK
clk => y_input[2]~reg0.CLK
clk => y_input[3]~reg0.CLK
clk => y_input[4]~reg0.CLK
clk => y_input[5]~reg0.CLK
clk => y_input[6]~reg0.CLK
clk => y_input[7]~reg0.CLK
clk => y_input[8]~reg0.CLK
clk => x_input[0]~reg0.CLK
clk => x_input[1]~reg0.CLK
clk => x_input[2]~reg0.CLK
clk => x_input[3]~reg0.CLK
clk => x_input[4]~reg0.CLK
clk => x_input[5]~reg0.CLK
clk => x_input[6]~reg0.CLK
clk => x_input[7]~reg0.CLK
clk => x_input[8]~reg0.CLK
clk => character_[0]~reg0.CLK
clk => character_[1]~reg0.CLK
clk => character_[2]~reg0.CLK
clk => character_[3]~reg0.CLK
clk => character_[4]~reg0.CLK
clk => character_[5]~reg0.CLK
clk => character_[6]~reg0.CLK
clk => character_[7]~reg0.CLK
rst_n => x_input.OUTPUTSELECT
rst_n => x_input.OUTPUTSELECT
rst_n => x_input.OUTPUTSELECT
rst_n => x_input.OUTPUTSELECT
rst_n => x_input.OUTPUTSELECT
rst_n => x_input.OUTPUTSELECT
rst_n => x_input.OUTPUTSELECT
rst_n => x_input.OUTPUTSELECT
rst_n => x_input.OUTPUTSELECT
rst_n => y_input.OUTPUTSELECT
rst_n => y_input.OUTPUTSELECT
rst_n => y_input.OUTPUTSELECT
rst_n => y_input.OUTPUTSELECT
rst_n => y_input.OUTPUTSELECT
rst_n => y_input.OUTPUTSELECT
rst_n => y_input.OUTPUTSELECT
rst_n => y_input.OUTPUTSELECT
rst_n => y_input.OUTPUTSELECT
rst_n => sequence_wire[0].ENA
rst_n => sequence_wire[1].ENA
rst_n => sequence_wire[2].ENA
rst_n => sequence_wire[3].ENA
rst_n => sequence_wire[4].ENA
rst_n => sequence_wire[5].ENA
rst_n => sequence_wire[6].ENA
rst_n => sequence_wire[7].ENA
rst_n => sequence_wire[8].ENA
rst_n => sequence_wire[9].ENA
rst_n => sequence_wire[10].ENA
rst_n => sequence_wire[11].ENA
rst_n => sequence_wire[12].ENA
rst_n => sequence_wire[13].ENA
rst_n => sequence_wire[14].ENA
rst_n => sequence_wire[15].ENA
rst_n => sequence_wire[16].ENA
rst_n => sequence_wire[17].ENA
rst_n => sequence_wire[18].ENA
rst_n => sequence_wire[19].ENA
rst_n => sequence_wire[20].ENA
rst_n => sequence_wire[21].ENA
rst_n => sequence_wire[22].ENA
rst_n => sequence_wire[23].ENA
rst_n => sequence_wire[24].ENA
rst_n => sequence_wire[25].ENA
rst_n => sequence_wire[26].ENA
rst_n => sequence_wire[27].ENA
rst_n => sequence_wire[28].ENA
rst_n => sequence_wire[29].ENA
rst_n => sequence_wire[30].ENA
rst_n => sequence_wire[31].ENA
rst_n => sequence_wire[32].ENA
rst_n => sequence_wire[33].ENA
rst_n => sequence_wire[34].ENA
rst_n => sequence_wire[35].ENA
rst_n => sequence_wire[36].ENA
rst_n => sequence_wire[37].ENA
rst_n => sequence_wire[38].ENA
rst_n => sequence_wire[39].ENA
rst_n => sequence_wire[40].ENA
rst_n => sequence_wire[41].ENA
rst_n => sequence_wire[42].ENA
rst_n => sequence_wire[43].ENA
rst_n => sequence_wire[44].ENA
rst_n => sequence_wire[45].ENA
rst_n => sequence_wire[46].ENA
rst_n => sequence_wire[47].ENA
rst_n => sequence_wire[48].ENA
rst_n => sequence_wire[49].ENA
rst_n => sequence_wire[50].ENA
rst_n => sequence_wire[51].ENA
rst_n => sequence_wire[52].ENA
rst_n => sequence_wire[53].ENA
rst_n => sequence_wire[54].ENA
rst_n => sequence_wire[55].ENA
rst_n => sequence_wire[56].ENA
rst_n => sequence_wire[57].ENA
rst_n => sequence_wire[58].ENA
rst_n => sequence_wire[59].ENA
rst_n => sequence_wire[60].ENA
rst_n => sequence_wire[61].ENA
rst_n => sequence_wire[62].ENA
rst_n => sequence_wire[63].ENA
rst_n => sequence_wire[64].ENA
rst_n => sequence_wire[65].ENA
rst_n => sequence_wire[66].ENA
rst_n => sequence_wire[67].ENA
rst_n => sequence_wire[68].ENA
rst_n => sequence_wire[69].ENA
rst_n => sequence_wire[70].ENA
rst_n => sequence_wire[71].ENA
rst_n => sequence_wire[72].ENA
rst_n => sequence_wire[73].ENA
rst_n => sequence_wire[74].ENA
rst_n => sequence_wire[75].ENA
rst_n => sequence_wire[76].ENA
rst_n => sequence_wire[77].ENA
rst_n => sequence_wire[78].ENA
rst_n => sequence_wire[79].ENA
rst_n => sequence_wire[80].ENA
rst_n => sequence_wire[81].ENA
rst_n => sequence_wire[82].ENA
rst_n => sequence_wire[83].ENA
rst_n => sequence_wire[84].ENA
rst_n => sequence_wire[85].ENA
rst_n => sequence_wire[86].ENA
rst_n => sequence_wire[87].ENA
rst_n => sequence_wire[88].ENA
rst_n => sequence_wire[89].ENA
rst_n => sequence_wire[90].ENA
rst_n => sequence_wire[91].ENA
rst_n => sequence_wire[92].ENA
rst_n => sequence_wire[93].ENA
rst_n => sequence_wire[94].ENA
rst_n => sequence_wire[95].ENA
sequence_[0] => sequence_wire.DATAB
sequence_[1] => sequence_wire.DATAB
sequence_[2] => sequence_wire.DATAB
sequence_[3] => sequence_wire.DATAB
sequence_[4] => sequence_wire.DATAB
sequence_[5] => sequence_wire.DATAB
sequence_[6] => sequence_wire.DATAB
sequence_[7] => sequence_wire.DATAB
sequence_[8] => sequence_wire.DATAB
sequence_[9] => sequence_wire.DATAB
sequence_[10] => sequence_wire.DATAB
sequence_[11] => sequence_wire.DATAB
sequence_[12] => sequence_wire.DATAB
sequence_[13] => sequence_wire.DATAB
sequence_[14] => sequence_wire.DATAB
sequence_[15] => sequence_wire.DATAB
sequence_[16] => sequence_wire.DATAB
sequence_[17] => sequence_wire.DATAB
sequence_[18] => sequence_wire.DATAB
sequence_[19] => sequence_wire.DATAB
sequence_[20] => sequence_wire.DATAB
sequence_[21] => sequence_wire.DATAB
sequence_[22] => sequence_wire.DATAB
sequence_[23] => sequence_wire.DATAB
sequence_[24] => sequence_wire.DATAB
sequence_[25] => sequence_wire.DATAB
sequence_[26] => sequence_wire.DATAB
sequence_[27] => sequence_wire.DATAB
sequence_[28] => sequence_wire.DATAB
sequence_[29] => sequence_wire.DATAB
sequence_[30] => sequence_wire.DATAB
sequence_[31] => sequence_wire.DATAB
sequence_[32] => sequence_wire.DATAB
sequence_[33] => sequence_wire.DATAB
sequence_[34] => sequence_wire.DATAB
sequence_[35] => sequence_wire.DATAB
sequence_[36] => sequence_wire.DATAB
sequence_[37] => sequence_wire.DATAB
sequence_[38] => sequence_wire.DATAB
sequence_[39] => sequence_wire.DATAB
sequence_[40] => sequence_wire.DATAB
sequence_[41] => sequence_wire.DATAB
sequence_[42] => sequence_wire.DATAB
sequence_[43] => sequence_wire.DATAB
sequence_[44] => sequence_wire.DATAB
sequence_[45] => sequence_wire.DATAB
sequence_[46] => sequence_wire.DATAB
sequence_[47] => sequence_wire.DATAB
sequence_[48] => sequence_wire.DATAB
sequence_[49] => sequence_wire.DATAB
sequence_[50] => sequence_wire.DATAB
sequence_[51] => sequence_wire.DATAB
sequence_[52] => sequence_wire.DATAB
sequence_[53] => sequence_wire.DATAB
sequence_[54] => sequence_wire.DATAB
sequence_[55] => sequence_wire.DATAB
sequence_[56] => sequence_wire.DATAB
sequence_[57] => sequence_wire.DATAB
sequence_[58] => sequence_wire.DATAB
sequence_[59] => sequence_wire.DATAB
sequence_[60] => sequence_wire.DATAB
sequence_[61] => sequence_wire.DATAB
sequence_[62] => sequence_wire.DATAB
sequence_[63] => sequence_wire.DATAB
sequence_[64] => sequence_wire.DATAB
sequence_[65] => sequence_wire.DATAB
sequence_[66] => sequence_wire.DATAB
sequence_[67] => sequence_wire.DATAB
sequence_[68] => sequence_wire.DATAB
sequence_[69] => sequence_wire.DATAB
sequence_[70] => sequence_wire.DATAB
sequence_[71] => sequence_wire.DATAB
sequence_[72] => sequence_wire.DATAB
sequence_[73] => sequence_wire.DATAB
sequence_[74] => sequence_wire.DATAB
sequence_[75] => sequence_wire.DATAB
sequence_[76] => sequence_wire.DATAB
sequence_[77] => sequence_wire.DATAB
sequence_[78] => sequence_wire.DATAB
sequence_[79] => sequence_wire.DATAB
sequence_[80] => sequence_wire.DATAB
sequence_[81] => sequence_wire.DATAB
sequence_[82] => sequence_wire.DATAB
sequence_[83] => sequence_wire.DATAB
sequence_[84] => sequence_wire.DATAB
sequence_[85] => sequence_wire.DATAB
sequence_[86] => sequence_wire.DATAB
sequence_[87] => sequence_wire.DATAB
sequence_[88] => sequence_wire.DATAB
sequence_[89] => sequence_wire.DATAB
sequence_[90] => sequence_wire.DATAB
sequence_[91] => sequence_wire.DATAB
sequence_[92] => sequence_wire.DATAB
sequence_[93] => sequence_wire.DATAB
sequence_[94] => sequence_wire.DATAB
sequence_[95] => sequence_wire.DATAB
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => sequence_wire.OUTPUTSELECT
ld_sequence => x_input.OUTPUTSELECT
ld_sequence => x_input.OUTPUTSELECT
ld_sequence => x_input.OUTPUTSELECT
ld_sequence => x_input.OUTPUTSELECT
ld_sequence => x_input.OUTPUTSELECT
ld_sequence => x_input.OUTPUTSELECT
ld_sequence => x_input.OUTPUTSELECT
ld_sequence => x_input.OUTPUTSELECT
ld_sequence => x_input.OUTPUTSELECT
ld_sequence => y_input.OUTPUTSELECT
ld_sequence => y_input.OUTPUTSELECT
ld_sequence => y_input.OUTPUTSELECT
ld_sequence => y_input.OUTPUTSELECT
ld_sequence => y_input.OUTPUTSELECT
ld_sequence => y_input.OUTPUTSELECT
ld_sequence => y_input.OUTPUTSELECT
ld_sequence => y_input.OUTPUTSELECT
ld_sequence => y_input.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => sequence_wire.OUTPUTSELECT
shift_sequence => x_input.OUTPUTSELECT
shift_sequence => x_input.OUTPUTSELECT
shift_sequence => x_input.OUTPUTSELECT
shift_sequence => x_input.OUTPUTSELECT
shift_sequence => x_input.OUTPUTSELECT
shift_sequence => x_input.OUTPUTSELECT
x_start[0] => x_input.DATAB
x_start[1] => x_input.DATAB
x_start[2] => x_input.DATAB
x_start[3] => x_input.DATAB
x_start[4] => x_input.DATAB
x_start[5] => x_input.DATAB
x_start[6] => x_input.DATAB
x_start[7] => x_input.DATAB
x_start[8] => x_input.DATAB
y_start[0] => y_input.DATAB
y_start[1] => y_input.DATAB
y_start[2] => y_input.DATAB
y_start[3] => y_input.DATAB
y_start[4] => y_input.DATAB
y_start[5] => y_input.DATAB
y_start[6] => y_input.DATAB
y_start[7] => y_input.DATAB
y_start[8] => y_input.DATAB
x_input[0] <= x_input[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_input[1] <= x_input[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_input[2] <= x_input[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_input[3] <= x_input[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_input[4] <= x_input[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_input[5] <= x_input[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_input[6] <= x_input[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_input[7] <= x_input[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_input[8] <= x_input[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_input[0] <= y_input[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_input[1] <= y_input[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_input[2] <= y_input[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_input[3] <= y_input[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_input[4] <= y_input[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_input[5] <= y_input[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_input[6] <= y_input[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_input[7] <= y_input[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_input[8] <= y_input[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
character_[0] <= character_[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
character_[1] <= character_[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
character_[2] <= character_[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
character_[3] <= character_[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
character_[4] <= character_[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
character_[5] <= character_[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
character_[6] <= character_[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
character_[7] <= character_[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_SEQUENCE_CONTROL:i_VGA_SEQUENCE_CONTROL
clk => character_plotted[0].CLK
clk => character_plotted[1].CLK
clk => character_plotted[2].CLK
clk => character_plotted[3].CLK
clk => character_plotted[4].CLK
clk => character_plotted[5].CLK
clk => character_plotted[6].CLK
clk => character_plotted[7].CLK
clk => current_state~1.DATAIN
rst_n => current_state.OUTPUTSELECT
rst_n => current_state.OUTPUTSELECT
rst_n => current_state.OUTPUTSELECT
rst_n => current_state.OUTPUTSELECT
rst_n => current_state.OUTPUTSELECT
rst_n => current_state.OUTPUTSELECT
rst_n => current_state.OUTPUTSELECT
num_char[0] => Equal0.IN7
num_char[0] => Add0.IN16
num_char[1] => Equal0.IN6
num_char[1] => Add0.IN15
num_char[2] => Equal0.IN5
num_char[2] => Add0.IN14
num_char[3] => Equal0.IN4
num_char[3] => Add0.IN13
num_char[4] => Equal0.IN3
num_char[4] => Add0.IN12
num_char[5] => Equal0.IN2
num_char[5] => Add0.IN11
num_char[6] => Equal0.IN1
num_char[6] => Add0.IN10
num_char[7] => Equal0.IN0
num_char[7] => Add0.IN9
plot_sequence => next_state.DATAA
plot_sequence => next_state.DATAA
clear_sequence => next_state.OUTPUTSELECT
clear_sequence => next_state.OUTPUTSELECT
clear_sequence => next_state.S_LOAD_CLEAR.DATAB
ready_to_start_character => always1.IN1
ready_to_start_character => Selector0.IN4
ready_to_start_character => Selector1.IN2
ld_sequence <= ld_sequence.DB_MAX_OUTPUT_PORT_TYPE
shift_sequence <= shift_sequence.DB_MAX_OUTPUT_PORT_TYPE
ready_to_plot_sequence <= ready_to_plot_sequence.DB_MAX_OUTPUT_PORT_TYPE
enable_clear <= enable_clear.DB_MAX_OUTPUT_PORT_TYPE
enable_character_plot <= enable_character_plot.DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing
clk => clk.IN4
resetn => resetn.IN4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
enable_character_plot => enable_character_plot.IN1
x_input[0] => x_input[0].IN1
x_input[1] => x_input[1].IN1
x_input[2] => x_input[2].IN1
x_input[3] => x_input[3].IN1
x_input[4] => x_input[4].IN1
x_input[5] => x_input[5].IN1
x_input[6] => x_input[6].IN1
x_input[7] => x_input[7].IN1
x_input[8] => x_input[8].IN1
y_input[0] => y_input[0].IN1
y_input[1] => y_input[1].IN1
y_input[2] => y_input[2].IN1
y_input[3] => y_input[3].IN1
y_input[4] => y_input[4].IN1
y_input[5] => y_input[5].IN1
y_input[6] => y_input[6].IN1
y_input[7] => y_input[7].IN1
y_input[8] => y_input[8].IN1
enable_clear => enable_clear.IN1
x[0] <= datapath_draw:i_datapath_draw.x
x[1] <= datapath_draw:i_datapath_draw.x
x[2] <= datapath_draw:i_datapath_draw.x
x[3] <= datapath_draw:i_datapath_draw.x
x[4] <= datapath_draw:i_datapath_draw.x
x[5] <= datapath_draw:i_datapath_draw.x
x[6] <= datapath_draw:i_datapath_draw.x
x[7] <= datapath_draw:i_datapath_draw.x
x[8] <= datapath_draw:i_datapath_draw.x
y[0] <= datapath_draw:i_datapath_draw.y
y[1] <= datapath_draw:i_datapath_draw.y
y[2] <= datapath_draw:i_datapath_draw.y
y[3] <= datapath_draw:i_datapath_draw.y
y[4] <= datapath_draw:i_datapath_draw.y
y[5] <= datapath_draw:i_datapath_draw.y
y[6] <= datapath_draw:i_datapath_draw.y
y[7] <= datapath_draw:i_datapath_draw.y
y[8] <= datapath_draw:i_datapath_draw.y
colour[0] <= datapath_draw:i_datapath_draw.colour
colour[1] <= datapath_draw:i_datapath_draw.colour
colour[2] <= datapath_draw:i_datapath_draw.colour
colour[3] <= datapath_draw:i_datapath_draw.colour
colour[4] <= datapath_draw:i_datapath_draw.colour
colour[5] <= datapath_draw:i_datapath_draw.colour
ready_to_start_character <= control_sequence:i_control_sequence.ready_to_start_character
writeEn <= control_draw:i_control_draw.writeEn


|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|control_draw:i_control_draw
clk => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
enable_start => next_state.OUTPUTSELECT
enable_start => next_state.OUTPUTSELECT
enable_start => next_state.S_LOAD_VALUES.DATAB
enable_clear => next_state.DATAA
enable_clear => next_state.DATAA
counter[0] => Equal0.IN4
counter[1] => Equal0.IN3
counter[2] => Equal0.IN2
counter[3] => Equal0.IN1
counter[4] => Equal0.IN0
clear_counter[0] => ~NO_FANOUT~
clear_counter[1] => ~NO_FANOUT~
clear_counter[2] => ~NO_FANOUT~
clear_counter[3] => ~NO_FANOUT~
clear_counter[4] => ~NO_FANOUT~
clear_counter[5] => ~NO_FANOUT~
clear_counter[6] => ~NO_FANOUT~
clear_counter[7] => ~NO_FANOUT~
clear_counter[8] => ~NO_FANOUT~
clear_counter[9] => LessThan0.IN14
clear_counter[10] => LessThan0.IN13
clear_counter[11] => LessThan0.IN12
clear_counter[12] => LessThan0.IN11
clear_counter[13] => LessThan0.IN10
clear_counter[14] => LessThan0.IN9
clear_counter[15] => LessThan0.IN8
ld_black <= ld_black.DB_MAX_OUTPUT_PORT_TYPE
ready_to_draw <= reset_counter.DB_MAX_OUTPUT_PORT_TYPE
ld_block <= ld_block.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= writeEn.DB_MAX_OUTPUT_PORT_TYPE
enable_counter <= enable_counter.DB_MAX_OUTPUT_PORT_TYPE
reset_counter <= reset_counter.DB_MAX_OUTPUT_PORT_TYPE
enable_clear_counter <= enable_clear_counter.DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|datapath_draw:i_datapath_draw
clk => colour_buffer[0].CLK
clk => colour_buffer[1].CLK
clk => colour_buffer[2].CLK
clk => colour_buffer[3].CLK
clk => colour_buffer[4].CLK
clk => colour_buffer[5].CLK
clk => y_start[0].CLK
clk => y_start[1].CLK
clk => y_start[2].CLK
clk => y_start[3].CLK
clk => y_start[4].CLK
clk => y_start[5].CLK
clk => y_start[6].CLK
clk => y_start[7].CLK
clk => y_start[8].CLK
clk => x_start[0].CLK
clk => x_start[1].CLK
clk => x_start[2].CLK
clk => x_start[3].CLK
clk => x_start[4].CLK
clk => x_start[5].CLK
clk => x_start[6].CLK
clk => x_start[7].CLK
clk => x_start[8].CLK
clk => clear_counter[0]~reg0.CLK
clk => clear_counter[1]~reg0.CLK
clk => clear_counter[2]~reg0.CLK
clk => clear_counter[3]~reg0.CLK
clk => clear_counter[4]~reg0.CLK
clk => clear_counter[5]~reg0.CLK
clk => clear_counter[6]~reg0.CLK
clk => clear_counter[7]~reg0.CLK
clk => clear_counter[8]~reg0.CLK
clk => clear_counter[9]~reg0.CLK
clk => clear_counter[10]~reg0.CLK
clk => clear_counter[11]~reg0.CLK
clk => clear_counter[12]~reg0.CLK
clk => clear_counter[13]~reg0.CLK
clk => clear_counter[14]~reg0.CLK
clk => clear_counter[15]~reg0.CLK
clk => counter[0]~reg0.CLK
clk => counter[1]~reg0.CLK
clk => counter[2]~reg0.CLK
clk => counter[3]~reg0.CLK
clk => counter[4]~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => colour[3]~reg0.CLK
clk => colour[4]~reg0.CLK
clk => colour[5]~reg0.CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[7]~reg0.CLK
clk => y[8]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
clk => x[7]~reg0.CLK
clk => x[8]~reg0.CLK
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => colour.OUTPUTSELECT
resetn => colour.OUTPUTSELECT
resetn => colour.OUTPUTSELECT
resetn => colour.OUTPUTSELECT
resetn => colour.OUTPUTSELECT
resetn => colour.OUTPUTSELECT
resetn => colour_buffer[0].ENA
resetn => colour_buffer[1].ENA
resetn => colour_buffer[2].ENA
resetn => colour_buffer[3].ENA
resetn => colour_buffer[4].ENA
resetn => colour_buffer[5].ENA
resetn => y_start[0].ENA
resetn => y_start[1].ENA
resetn => y_start[2].ENA
resetn => y_start[3].ENA
resetn => y_start[4].ENA
resetn => y_start[5].ENA
resetn => y_start[6].ENA
resetn => y_start[7].ENA
resetn => y_start[8].ENA
resetn => x_start[0].ENA
resetn => x_start[1].ENA
resetn => x_start[2].ENA
resetn => x_start[3].ENA
resetn => x_start[4].ENA
resetn => x_start[5].ENA
resetn => x_start[6].ENA
resetn => x_start[7].ENA
resetn => x_start[8].ENA
resetn => clear_counter[0]~reg0.ENA
resetn => clear_counter[1]~reg0.ENA
resetn => clear_counter[2]~reg0.ENA
resetn => clear_counter[3]~reg0.ENA
resetn => clear_counter[4]~reg0.ENA
resetn => clear_counter[5]~reg0.ENA
resetn => clear_counter[6]~reg0.ENA
resetn => clear_counter[7]~reg0.ENA
resetn => clear_counter[8]~reg0.ENA
resetn => clear_counter[9]~reg0.ENA
resetn => clear_counter[10]~reg0.ENA
resetn => clear_counter[11]~reg0.ENA
resetn => clear_counter[12]~reg0.ENA
resetn => clear_counter[13]~reg0.ENA
resetn => clear_counter[14]~reg0.ENA
resetn => clear_counter[15]~reg0.ENA
resetn => counter[0]~reg0.ENA
resetn => counter[1]~reg0.ENA
resetn => counter[2]~reg0.ENA
resetn => counter[3]~reg0.ENA
resetn => counter[4]~reg0.ENA
colour_input[0] => colour_buffer.DATAB
colour_input[1] => colour_buffer.DATAB
colour_input[2] => colour_buffer.DATAB
colour_input[3] => colour_buffer.DATAB
colour_input[4] => colour_buffer.DATAB
colour_input[5] => colour_buffer.DATAB
y_input[0] => y_start.DATAB
y_input[0] => y.DATAB
y_input[1] => y_start.DATAB
y_input[1] => y.DATAB
y_input[2] => y_start.DATAB
y_input[2] => y.DATAB
y_input[3] => y_start.DATAB
y_input[3] => y.DATAB
y_input[4] => y_start.DATAB
y_input[4] => y.DATAB
y_input[5] => y_start.DATAB
y_input[5] => y.DATAB
y_input[6] => y_start.DATAB
y_input[6] => y.DATAB
y_input[7] => y_start.DATAB
y_input[7] => y.DATAB
y_input[8] => y_start.DATAB
y_input[8] => y.DATAB
x_input[0] => x_start.DATAB
x_input[0] => x.DATAB
x_input[1] => x_start.DATAB
x_input[1] => x.DATAB
x_input[2] => x_start.DATAB
x_input[2] => x.DATAB
x_input[3] => x_start.DATAB
x_input[3] => x.DATAB
x_input[4] => x_start.DATAB
x_input[4] => x.DATAB
x_input[5] => x_start.DATAB
x_input[5] => x.DATAB
x_input[6] => x_start.DATAB
x_input[6] => x.DATAB
x_input[7] => x_start.DATAB
x_input[7] => x.DATAB
x_input[8] => x_start.DATAB
x_input[8] => x.DATAB
ld_block => x_start.OUTPUTSELECT
ld_block => x_start.OUTPUTSELECT
ld_block => x_start.OUTPUTSELECT
ld_block => x_start.OUTPUTSELECT
ld_block => x_start.OUTPUTSELECT
ld_block => x_start.OUTPUTSELECT
ld_block => x_start.OUTPUTSELECT
ld_block => x_start.OUTPUTSELECT
ld_block => x_start.OUTPUTSELECT
ld_block => y_start.OUTPUTSELECT
ld_block => y_start.OUTPUTSELECT
ld_block => y_start.OUTPUTSELECT
ld_block => y_start.OUTPUTSELECT
ld_block => y_start.OUTPUTSELECT
ld_block => y_start.OUTPUTSELECT
ld_block => y_start.OUTPUTSELECT
ld_block => y_start.OUTPUTSELECT
ld_block => y_start.OUTPUTSELECT
ld_block => x.OUTPUTSELECT
ld_block => x.OUTPUTSELECT
ld_block => x.OUTPUTSELECT
ld_block => x.OUTPUTSELECT
ld_block => x.OUTPUTSELECT
ld_block => x.OUTPUTSELECT
ld_block => x.OUTPUTSELECT
ld_block => x.OUTPUTSELECT
ld_block => x.OUTPUTSELECT
ld_block => y.OUTPUTSELECT
ld_block => y.OUTPUTSELECT
ld_block => y.OUTPUTSELECT
ld_block => y.OUTPUTSELECT
ld_block => y.OUTPUTSELECT
ld_block => y.OUTPUTSELECT
ld_block => y.OUTPUTSELECT
ld_block => y.OUTPUTSELECT
ld_block => y.OUTPUTSELECT
ld_block => colour_buffer.OUTPUTSELECT
ld_block => colour_buffer.OUTPUTSELECT
ld_block => colour_buffer.OUTPUTSELECT
ld_block => colour_buffer.OUTPUTSELECT
ld_block => colour_buffer.OUTPUTSELECT
ld_block => colour_buffer.OUTPUTSELECT
ld_black => x.OUTPUTSELECT
ld_black => x.OUTPUTSELECT
ld_black => x.OUTPUTSELECT
ld_black => x.OUTPUTSELECT
ld_black => x.OUTPUTSELECT
ld_black => x.OUTPUTSELECT
ld_black => x.OUTPUTSELECT
ld_black => x.OUTPUTSELECT
ld_black => x.OUTPUTSELECT
ld_black => y.OUTPUTSELECT
ld_black => y.OUTPUTSELECT
ld_black => y.OUTPUTSELECT
ld_black => y.OUTPUTSELECT
ld_black => y.OUTPUTSELECT
ld_black => y.OUTPUTSELECT
ld_black => y.OUTPUTSELECT
ld_black => y.OUTPUTSELECT
ld_black => y.OUTPUTSELECT
ld_black => x_start.OUTPUTSELECT
ld_black => x_start.OUTPUTSELECT
ld_black => x_start.OUTPUTSELECT
ld_black => x_start.OUTPUTSELECT
ld_black => x_start.OUTPUTSELECT
ld_black => x_start.OUTPUTSELECT
ld_black => x_start.OUTPUTSELECT
ld_black => x_start.OUTPUTSELECT
ld_black => x_start.OUTPUTSELECT
ld_black => y_start.OUTPUTSELECT
ld_black => y_start.OUTPUTSELECT
ld_black => y_start.OUTPUTSELECT
ld_black => y_start.OUTPUTSELECT
ld_black => y_start.OUTPUTSELECT
ld_black => y_start.OUTPUTSELECT
ld_black => y_start.OUTPUTSELECT
ld_black => y_start.OUTPUTSELECT
ld_black => y_start.OUTPUTSELECT
ld_black => colour_buffer.OUTPUTSELECT
ld_black => colour_buffer.OUTPUTSELECT
ld_black => colour_buffer.OUTPUTSELECT
ld_black => colour_buffer.OUTPUTSELECT
ld_black => colour_buffer.OUTPUTSELECT
ld_black => colour_buffer.OUTPUTSELECT
enable_counter => counter.OUTPUTSELECT
enable_counter => counter.OUTPUTSELECT
enable_counter => counter.OUTPUTSELECT
enable_counter => counter.OUTPUTSELECT
enable_counter => counter.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => colour.OUTPUTSELECT
enable_counter => colour.OUTPUTSELECT
enable_counter => colour.OUTPUTSELECT
enable_counter => colour.OUTPUTSELECT
enable_counter => colour.OUTPUTSELECT
enable_counter => colour.OUTPUTSELECT
reset_counter => counter.OUTPUTSELECT
reset_counter => counter.OUTPUTSELECT
reset_counter => counter.OUTPUTSELECT
reset_counter => counter.OUTPUTSELECT
reset_counter => counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
reset_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => clear_counter.OUTPUTSELECT
enable_clear_counter => x.OUTPUTSELECT
enable_clear_counter => x.OUTPUTSELECT
enable_clear_counter => x.OUTPUTSELECT
enable_clear_counter => x.OUTPUTSELECT
enable_clear_counter => x.OUTPUTSELECT
enable_clear_counter => x.OUTPUTSELECT
enable_clear_counter => x.OUTPUTSELECT
enable_clear_counter => x.OUTPUTSELECT
enable_clear_counter => x.OUTPUTSELECT
enable_clear_counter => y.OUTPUTSELECT
enable_clear_counter => y.OUTPUTSELECT
enable_clear_counter => y.OUTPUTSELECT
enable_clear_counter => y.OUTPUTSELECT
enable_clear_counter => y.OUTPUTSELECT
enable_clear_counter => y.OUTPUTSELECT
enable_clear_counter => y.OUTPUTSELECT
enable_clear_counter => y.OUTPUTSELECT
enable_clear_counter => y.OUTPUTSELECT
enable_clear_counter => colour.OUTPUTSELECT
enable_clear_counter => colour.OUTPUTSELECT
enable_clear_counter => colour.OUTPUTSELECT
enable_clear_counter => colour.OUTPUTSELECT
enable_clear_counter => colour.OUTPUTSELECT
enable_clear_counter => colour.OUTPUTSELECT
clear_counter[0] <= clear_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_counter[1] <= clear_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_counter[2] <= clear_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_counter[3] <= clear_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_counter[4] <= clear_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_counter[5] <= clear_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_counter[6] <= clear_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_counter[7] <= clear_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_counter[8] <= clear_counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_counter[9] <= clear_counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_counter[10] <= clear_counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_counter[11] <= clear_counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_counter[12] <= clear_counter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_counter[13] <= clear_counter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_counter[14] <= clear_counter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_counter[15] <= clear_counter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[3] <= colour[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[4] <= colour[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[5] <= colour[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|control_sequence:i_control_sequence
clk => current_state~1.DATAIN
rst_n => current_state.OUTPUTSELECT
rst_n => current_state.OUTPUTSELECT
rst_n => current_state.OUTPUTSELECT
rst_n => current_state.OUTPUTSELECT
rst_n => current_state.OUTPUTSELECT
rst_n => current_state.OUTPUTSELECT
rst_n => current_state.OUTPUTSELECT
rst_n => current_state.OUTPUTSELECT
ready_to_draw => always1.IN1
ready_to_draw => Selector0.IN4
ready_to_draw => next_state.DATAA
ready_to_draw => next_state.DATAA
ready_to_draw => Selector2.IN2
counter[0] => ~NO_FANOUT~
counter[1] => ~NO_FANOUT~
counter[2] => ~NO_FANOUT~
counter[3] => LessThan0.IN6
counter[4] => LessThan0.IN5
counter[5] => LessThan0.IN4
enable_character_plot => next_state.OUTPUTSELECT
enable_character_plot => next_state.OUTPUTSELECT
enable_character_plot => next_state.S_LOAD_INITIAL.DATAB
enable_clear => next_state.DATAA
enable_clear => next_state.DATAA
enable_clear_pixels <= enable_clear_pixels.DB_MAX_OUTPUT_PORT_TYPE
ld_colour <= ld_colour.DB_MAX_OUTPUT_PORT_TYPE
enable_counter <= enable_start.DB_MAX_OUTPUT_PORT_TYPE
reset_counter <= reset_counter.DB_MAX_OUTPUT_PORT_TYPE
enable_start <= enable_start.DB_MAX_OUTPUT_PORT_TYPE
ld_value <= ld_colour.DB_MAX_OUTPUT_PORT_TYPE
next_colour <= next_colour.DB_MAX_OUTPUT_PORT_TYPE
ready_to_start_character <= ready_to_start_character.DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|datapath_sequence:i_datapath_sequence
clk => clk.IN2
rst_n => rst_n.IN2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
ld_colour => ld_colour.IN1
next_colour => next_colour.IN1
ld_value => ld_value.IN1
reset_counter => reset_counter.IN1
enable_counter => enable_counter.IN1
x_input[0] => x_input[0].IN1
x_input[1] => x_input[1].IN1
x_input[2] => x_input[2].IN1
x_input[3] => x_input[3].IN1
x_input[4] => x_input[4].IN1
x_input[5] => x_input[5].IN1
x_input[6] => x_input[6].IN1
x_input[7] => x_input[7].IN1
x_input[8] => x_input[8].IN1
y_input[0] => y_input[0].IN1
y_input[1] => y_input[1].IN1
y_input[2] => y_input[2].IN1
y_input[3] => y_input[3].IN1
y_input[4] => y_input[4].IN1
y_input[5] => y_input[5].IN1
y_input[6] => y_input[6].IN1
y_input[7] => y_input[7].IN1
y_input[8] => y_input[8].IN1
x[0] <= char_coordinate:i_char_coordinate.x
x[1] <= char_coordinate:i_char_coordinate.x
x[2] <= char_coordinate:i_char_coordinate.x
x[3] <= char_coordinate:i_char_coordinate.x
x[4] <= char_coordinate:i_char_coordinate.x
x[5] <= char_coordinate:i_char_coordinate.x
x[6] <= char_coordinate:i_char_coordinate.x
x[7] <= char_coordinate:i_char_coordinate.x
x[8] <= char_coordinate:i_char_coordinate.x
y[0] <= char_coordinate:i_char_coordinate.y
y[1] <= char_coordinate:i_char_coordinate.y
y[2] <= char_coordinate:i_char_coordinate.y
y[3] <= char_coordinate:i_char_coordinate.y
y[4] <= char_coordinate:i_char_coordinate.y
y[5] <= char_coordinate:i_char_coordinate.y
y[6] <= char_coordinate:i_char_coordinate.y
y[7] <= char_coordinate:i_char_coordinate.y
y[8] <= char_coordinate:i_char_coordinate.y
colour_out[0] <= char_colour:i_char_colour.colour_out
colour_out[1] <= char_colour:i_char_colour.colour_out
colour_out[2] <= char_colour:i_char_colour.colour_out
colour_out[3] <= char_colour:i_char_colour.colour_out
colour_out[4] <= char_colour:i_char_colour.colour_out
colour_out[5] <= char_colour:i_char_colour.colour_out
counter[0] <= char_coordinate:i_char_coordinate.counter
counter[1] <= char_coordinate:i_char_coordinate.counter
counter[2] <= char_coordinate:i_char_coordinate.counter
counter[3] <= char_coordinate:i_char_coordinate.counter
counter[4] <= char_coordinate:i_char_coordinate.counter
counter[5] <= char_coordinate:i_char_coordinate.counter


|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|datapath_sequence:i_datapath_sequence|char_colour:i_char_colour
clk => colour_out[0]~reg0.CLK
clk => colour_out[1]~reg0.CLK
clk => colour_out[2]~reg0.CLK
clk => colour_out[3]~reg0.CLK
clk => colour_out[4]~reg0.CLK
clk => colour_out[5]~reg0.CLK
clk => colour[0].CLK
clk => colour[1].CLK
clk => colour[2].CLK
clk => colour[3].CLK
clk => colour[4].CLK
clk => colour[5].CLK
clk => colour[6].CLK
clk => colour[7].CLK
clk => colour[8].CLK
clk => colour[9].CLK
clk => colour[10].CLK
clk => colour[11].CLK
clk => colour[12].CLK
clk => colour[13].CLK
clk => colour[14].CLK
clk => colour[15].CLK
clk => colour[16].CLK
clk => colour[17].CLK
clk => colour[18].CLK
clk => colour[19].CLK
clk => colour[20].CLK
clk => colour[21].CLK
clk => colour[22].CLK
clk => colour[23].CLK
clk => colour[24].CLK
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
rst_n => colour.OUTPUTSELECT
colour_data[0] => colour.DATAB
colour_data[1] => colour.DATAB
colour_data[2] => colour.DATAB
colour_data[3] => colour.DATAB
colour_data[4] => colour.DATAB
colour_data[5] => colour.DATAB
colour_data[6] => colour.DATAB
colour_data[7] => colour.DATAB
colour_data[8] => colour.DATAB
colour_data[9] => colour.DATAB
colour_data[10] => colour.DATAB
colour_data[11] => colour.DATAB
colour_data[12] => colour.DATAB
colour_data[13] => colour.DATAB
colour_data[14] => colour.DATAB
colour_data[15] => colour.DATAB
colour_data[16] => colour.DATAB
colour_data[17] => colour.DATAB
colour_data[18] => colour.DATAB
colour_data[19] => colour.DATAB
colour_data[20] => colour.DATAB
colour_data[21] => colour.DATAB
colour_data[22] => colour.DATAB
colour_data[23] => colour.DATAB
colour_data[24] => colour.DATAB
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
ld_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
next_colour => colour.OUTPUTSELECT
colour_out[0] <= colour_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[3] <= colour_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[4] <= colour_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[5] <= colour_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|datapath_sequence:i_datapath_sequence|char_coordinate:i_char_coordinate
clk => y_start[0].CLK
clk => y_start[1].CLK
clk => y_start[2].CLK
clk => y_start[3].CLK
clk => y_start[4].CLK
clk => y_start[5].CLK
clk => y_start[6].CLK
clk => y_start[7].CLK
clk => y_start[8].CLK
clk => x_start[0].CLK
clk => x_start[1].CLK
clk => x_start[2].CLK
clk => x_start[3].CLK
clk => x_start[4].CLK
clk => x_start[5].CLK
clk => x_start[6].CLK
clk => x_start[7].CLK
clk => x_start[8].CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[7]~reg0.CLK
clk => y[8]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
clk => x[7]~reg0.CLK
clk => x[8]~reg0.CLK
clk => counter[0]~reg0.CLK
clk => counter[1]~reg0.CLK
clk => counter[2]~reg0.CLK
clk => counter[3]~reg0.CLK
clk => counter[4]~reg0.CLK
clk => counter[5]~reg0.CLK
rst_n => always0.IN0
ld_value => x_start.OUTPUTSELECT
ld_value => x_start.OUTPUTSELECT
ld_value => x_start.OUTPUTSELECT
ld_value => x_start.OUTPUTSELECT
ld_value => x_start.OUTPUTSELECT
ld_value => x_start.OUTPUTSELECT
ld_value => x_start.OUTPUTSELECT
ld_value => x_start.OUTPUTSELECT
ld_value => x_start.OUTPUTSELECT
ld_value => y_start.OUTPUTSELECT
ld_value => y_start.OUTPUTSELECT
ld_value => y_start.OUTPUTSELECT
ld_value => y_start.OUTPUTSELECT
ld_value => y_start.OUTPUTSELECT
ld_value => y_start.OUTPUTSELECT
ld_value => y_start.OUTPUTSELECT
ld_value => y_start.OUTPUTSELECT
ld_value => y_start.OUTPUTSELECT
ld_value => y.OUTPUTSELECT
ld_value => y.OUTPUTSELECT
ld_value => y.OUTPUTSELECT
ld_value => y.OUTPUTSELECT
ld_value => y.OUTPUTSELECT
ld_value => y.OUTPUTSELECT
ld_value => y.OUTPUTSELECT
ld_value => y.OUTPUTSELECT
ld_value => y.OUTPUTSELECT
ld_value => x.OUTPUTSELECT
ld_value => x.OUTPUTSELECT
ld_value => x.OUTPUTSELECT
ld_value => x.OUTPUTSELECT
ld_value => x.OUTPUTSELECT
ld_value => x.OUTPUTSELECT
ld_value => x.OUTPUTSELECT
ld_value => x.OUTPUTSELECT
ld_value => x.OUTPUTSELECT
ld_value => counter.OUTPUTSELECT
ld_value => counter.OUTPUTSELECT
ld_value => counter.OUTPUTSELECT
ld_value => counter.OUTPUTSELECT
ld_value => counter.OUTPUTSELECT
ld_value => counter.OUTPUTSELECT
reset_counter => always0.IN1
enable_counter => counter.OUTPUTSELECT
enable_counter => counter.OUTPUTSELECT
enable_counter => counter.OUTPUTSELECT
enable_counter => counter.OUTPUTSELECT
enable_counter => counter.OUTPUTSELECT
enable_counter => counter.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => y.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
enable_counter => x.OUTPUTSELECT
x_input[0] => x_start.DATAB
x_input[0] => x.DATAB
x_input[1] => x_start.DATAB
x_input[1] => x.DATAB
x_input[2] => x_start.DATAB
x_input[2] => x.DATAB
x_input[3] => x_start.DATAB
x_input[3] => x.DATAB
x_input[4] => x_start.DATAB
x_input[4] => x.DATAB
x_input[5] => x_start.DATAB
x_input[5] => x.DATAB
x_input[6] => x_start.DATAB
x_input[6] => x.DATAB
x_input[7] => x_start.DATAB
x_input[7] => x.DATAB
x_input[8] => x_start.DATAB
x_input[8] => x.DATAB
y_input[0] => y_start.DATAB
y_input[0] => y.DATAB
y_input[1] => y_start.DATAB
y_input[1] => y.DATAB
y_input[2] => y_start.DATAB
y_input[2] => y.DATAB
y_input[3] => y_start.DATAB
y_input[3] => y.DATAB
y_input[4] => y_start.DATAB
y_input[4] => y.DATAB
y_input[5] => y_start.DATAB
y_input[5] => y.DATAB
y_input[6] => y_start.DATAB
y_input[6] => y.DATAB
y_input[7] => y_start.DATAB
y_input[7] => y.DATAB
y_input[8] => y_start.DATAB
y_input[8] => y.DATAB
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|datapath_sequence:i_datapath_sequence|pixel_decoder:i_pixel_decoder
address[0] => Decoder0.IN7
address[1] => Decoder0.IN6
address[2] => Decoder0.IN5
address[3] => Decoder0.IN4
address[4] => Decoder0.IN3
address[5] => Decoder0.IN2
address[6] => Decoder0.IN1
address[7] => Decoder0.IN0
colour_data[0] <= colour_data.DB_MAX_OUTPUT_PORT_TYPE
colour_data[1] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
colour_data[2] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
colour_data[3] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
colour_data[4] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
colour_data[5] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
colour_data[6] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
colour_data[7] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
colour_data[8] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
colour_data[9] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
colour_data[10] <= colour_data.DB_MAX_OUTPUT_PORT_TYPE
colour_data[11] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
colour_data[12] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
colour_data[13] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
colour_data[14] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
colour_data[15] <= colour_data.DB_MAX_OUTPUT_PORT_TYPE
colour_data[16] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
colour_data[17] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
colour_data[18] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
colour_data[19] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
colour_data[20] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
colour_data[21] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
colour_data[22] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
colour_data[23] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
colour_data[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
colour[3] => colour[3].IN1
colour[4] => colour[4].IN1
colour[5] => colour[5].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|Keyboard_Reader|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_0mm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0mm1:auto_generated.data_a[0]
data_a[1] => altsyncram_0mm1:auto_generated.data_a[1]
data_a[2] => altsyncram_0mm1:auto_generated.data_a[2]
data_a[3] => altsyncram_0mm1:auto_generated.data_a[3]
data_a[4] => altsyncram_0mm1:auto_generated.data_a[4]
data_a[5] => altsyncram_0mm1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
address_a[0] => altsyncram_0mm1:auto_generated.address_a[0]
address_a[1] => altsyncram_0mm1:auto_generated.address_a[1]
address_a[2] => altsyncram_0mm1:auto_generated.address_a[2]
address_a[3] => altsyncram_0mm1:auto_generated.address_a[3]
address_a[4] => altsyncram_0mm1:auto_generated.address_a[4]
address_a[5] => altsyncram_0mm1:auto_generated.address_a[5]
address_a[6] => altsyncram_0mm1:auto_generated.address_a[6]
address_a[7] => altsyncram_0mm1:auto_generated.address_a[7]
address_a[8] => altsyncram_0mm1:auto_generated.address_a[8]
address_a[9] => altsyncram_0mm1:auto_generated.address_a[9]
address_a[10] => altsyncram_0mm1:auto_generated.address_a[10]
address_a[11] => altsyncram_0mm1:auto_generated.address_a[11]
address_a[12] => altsyncram_0mm1:auto_generated.address_a[12]
address_a[13] => altsyncram_0mm1:auto_generated.address_a[13]
address_a[14] => altsyncram_0mm1:auto_generated.address_a[14]
address_a[15] => altsyncram_0mm1:auto_generated.address_a[15]
address_a[16] => altsyncram_0mm1:auto_generated.address_a[16]
address_b[0] => altsyncram_0mm1:auto_generated.address_b[0]
address_b[1] => altsyncram_0mm1:auto_generated.address_b[1]
address_b[2] => altsyncram_0mm1:auto_generated.address_b[2]
address_b[3] => altsyncram_0mm1:auto_generated.address_b[3]
address_b[4] => altsyncram_0mm1:auto_generated.address_b[4]
address_b[5] => altsyncram_0mm1:auto_generated.address_b[5]
address_b[6] => altsyncram_0mm1:auto_generated.address_b[6]
address_b[7] => altsyncram_0mm1:auto_generated.address_b[7]
address_b[8] => altsyncram_0mm1:auto_generated.address_b[8]
address_b[9] => altsyncram_0mm1:auto_generated.address_b[9]
address_b[10] => altsyncram_0mm1:auto_generated.address_b[10]
address_b[11] => altsyncram_0mm1:auto_generated.address_b[11]
address_b[12] => altsyncram_0mm1:auto_generated.address_b[12]
address_b[13] => altsyncram_0mm1:auto_generated.address_b[13]
address_b[14] => altsyncram_0mm1:auto_generated.address_b[14]
address_b[15] => altsyncram_0mm1:auto_generated.address_b[15]
address_b[16] => altsyncram_0mm1:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0mm1:auto_generated.clock0
clock1 => altsyncram_0mm1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_b[0] <= altsyncram_0mm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_0mm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_0mm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_0mm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_0mm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_0mm1:auto_generated.q_b[5]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Keyboard_Reader|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0mm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[13] => decode_nma:decode2.data[0]
address_a[13] => decode_nma:wren_decode_a.data[0]
address_a[14] => decode_nma:decode2.data[1]
address_a[14] => decode_nma:wren_decode_a.data[1]
address_a[15] => decode_nma:decode2.data[2]
address_a[15] => decode_nma:wren_decode_a.data[2]
address_a[16] => decode_nma:decode2.data[3]
address_a[16] => decode_nma:wren_decode_a.data[3]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_g2a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_g2a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_g2a:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_g2a:rden_decode_b.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a42.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a54.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a31.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[1] => ram_block1a43.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a55.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a32.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[2] => ram_block1a44.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a56.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a9.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a21.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a33.PORTADATAIN
data_a[3] => ram_block1a39.PORTADATAIN
data_a[3] => ram_block1a45.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a57.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a10.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[4] => ram_block1a22.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a34.PORTADATAIN
data_a[4] => ram_block1a40.PORTADATAIN
data_a[4] => ram_block1a46.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a58.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a11.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[5] => ram_block1a23.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a35.PORTADATAIN
data_a[5] => ram_block1a41.PORTADATAIN
data_a[5] => ram_block1a47.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a59.PORTADATAIN
q_b[0] <= mux_5hb:mux3.result[0]
q_b[1] <= mux_5hb:mux3.result[1]
q_b[2] <= mux_5hb:mux3.result[2]
q_b[3] <= mux_5hb:mux3.result[3]
q_b[4] <= mux_5hb:mux3.result[4]
q_b[5] <= mux_5hb:mux3.result[5]
wren_a => decode_nma:decode2.enable
wren_a => decode_nma:wren_decode_a.enable


|Keyboard_Reader|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0mm1:auto_generated|decode_nma:decode2
data[0] => w_anode569w[1].IN0
data[0] => w_anode586w[1].IN1
data[0] => w_anode596w[1].IN0
data[0] => w_anode606w[1].IN1
data[0] => w_anode616w[1].IN0
data[0] => w_anode626w[1].IN1
data[0] => w_anode636w[1].IN0
data[0] => w_anode646w[1].IN1
data[0] => w_anode665w[1].IN0
data[0] => w_anode676w[1].IN1
data[0] => w_anode686w[1].IN0
data[0] => w_anode696w[1].IN1
data[0] => w_anode706w[1].IN0
data[0] => w_anode716w[1].IN1
data[0] => w_anode726w[1].IN0
data[0] => w_anode736w[1].IN1
data[1] => w_anode569w[2].IN0
data[1] => w_anode586w[2].IN0
data[1] => w_anode596w[2].IN1
data[1] => w_anode606w[2].IN1
data[1] => w_anode616w[2].IN0
data[1] => w_anode626w[2].IN0
data[1] => w_anode636w[2].IN1
data[1] => w_anode646w[2].IN1
data[1] => w_anode665w[2].IN0
data[1] => w_anode676w[2].IN0
data[1] => w_anode686w[2].IN1
data[1] => w_anode696w[2].IN1
data[1] => w_anode706w[2].IN0
data[1] => w_anode716w[2].IN0
data[1] => w_anode726w[2].IN1
data[1] => w_anode736w[2].IN1
data[2] => w_anode569w[3].IN0
data[2] => w_anode586w[3].IN0
data[2] => w_anode596w[3].IN0
data[2] => w_anode606w[3].IN0
data[2] => w_anode616w[3].IN1
data[2] => w_anode626w[3].IN1
data[2] => w_anode636w[3].IN1
data[2] => w_anode646w[3].IN1
data[2] => w_anode665w[3].IN0
data[2] => w_anode676w[3].IN0
data[2] => w_anode686w[3].IN0
data[2] => w_anode696w[3].IN0
data[2] => w_anode706w[3].IN1
data[2] => w_anode716w[3].IN1
data[2] => w_anode726w[3].IN1
data[2] => w_anode736w[3].IN1
data[3] => w_anode560w[1].IN0
data[3] => w_anode658w[1].IN1
enable => w_anode560w[1].IN0
enable => w_anode658w[1].IN0
eq[0] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode586w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode596w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode606w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode616w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode626w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode636w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode646w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode665w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode676w[3].DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0mm1:auto_generated|decode_g2a:rden_decode_b
data[0] => w_anode751w[1].IN0
data[0] => w_anode768w[1].IN1
data[0] => w_anode778w[1].IN0
data[0] => w_anode788w[1].IN1
data[0] => w_anode798w[1].IN0
data[0] => w_anode808w[1].IN1
data[0] => w_anode818w[1].IN0
data[0] => w_anode828w[1].IN1
data[0] => w_anode838w[1].IN0
data[0] => w_anode849w[1].IN1
data[0] => w_anode859w[1].IN0
data[0] => w_anode869w[1].IN1
data[0] => w_anode879w[1].IN0
data[0] => w_anode889w[1].IN1
data[0] => w_anode899w[1].IN0
data[0] => w_anode909w[1].IN1
data[1] => w_anode751w[2].IN0
data[1] => w_anode768w[2].IN0
data[1] => w_anode778w[2].IN1
data[1] => w_anode788w[2].IN1
data[1] => w_anode798w[2].IN0
data[1] => w_anode808w[2].IN0
data[1] => w_anode818w[2].IN1
data[1] => w_anode828w[2].IN1
data[1] => w_anode838w[2].IN0
data[1] => w_anode849w[2].IN0
data[1] => w_anode859w[2].IN1
data[1] => w_anode869w[2].IN1
data[1] => w_anode879w[2].IN0
data[1] => w_anode889w[2].IN0
data[1] => w_anode899w[2].IN1
data[1] => w_anode909w[2].IN1
data[2] => w_anode751w[3].IN0
data[2] => w_anode768w[3].IN0
data[2] => w_anode778w[3].IN0
data[2] => w_anode788w[3].IN0
data[2] => w_anode798w[3].IN1
data[2] => w_anode808w[3].IN1
data[2] => w_anode818w[3].IN1
data[2] => w_anode828w[3].IN1
data[2] => w_anode838w[3].IN0
data[2] => w_anode849w[3].IN0
data[2] => w_anode859w[3].IN0
data[2] => w_anode869w[3].IN0
data[2] => w_anode879w[3].IN1
data[2] => w_anode889w[3].IN1
data[2] => w_anode899w[3].IN1
data[2] => w_anode909w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode838w[1].IN0
data[3] => w_anode849w[1].IN0
data[3] => w_anode859w[1].IN0
data[3] => w_anode869w[1].IN0
data[3] => w_anode879w[1].IN0
data[3] => w_anode889w[1].IN0
data[3] => w_anode899w[1].IN0
data[3] => w_anode909w[1].IN0
eq[0] <= w_anode751w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode768w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode778w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode788w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode808w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode818w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode828w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode838w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode849w[3].DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0mm1:auto_generated|decode_nma:wren_decode_a
data[0] => w_anode569w[1].IN0
data[0] => w_anode586w[1].IN1
data[0] => w_anode596w[1].IN0
data[0] => w_anode606w[1].IN1
data[0] => w_anode616w[1].IN0
data[0] => w_anode626w[1].IN1
data[0] => w_anode636w[1].IN0
data[0] => w_anode646w[1].IN1
data[0] => w_anode665w[1].IN0
data[0] => w_anode676w[1].IN1
data[0] => w_anode686w[1].IN0
data[0] => w_anode696w[1].IN1
data[0] => w_anode706w[1].IN0
data[0] => w_anode716w[1].IN1
data[0] => w_anode726w[1].IN0
data[0] => w_anode736w[1].IN1
data[1] => w_anode569w[2].IN0
data[1] => w_anode586w[2].IN0
data[1] => w_anode596w[2].IN1
data[1] => w_anode606w[2].IN1
data[1] => w_anode616w[2].IN0
data[1] => w_anode626w[2].IN0
data[1] => w_anode636w[2].IN1
data[1] => w_anode646w[2].IN1
data[1] => w_anode665w[2].IN0
data[1] => w_anode676w[2].IN0
data[1] => w_anode686w[2].IN1
data[1] => w_anode696w[2].IN1
data[1] => w_anode706w[2].IN0
data[1] => w_anode716w[2].IN0
data[1] => w_anode726w[2].IN1
data[1] => w_anode736w[2].IN1
data[2] => w_anode569w[3].IN0
data[2] => w_anode586w[3].IN0
data[2] => w_anode596w[3].IN0
data[2] => w_anode606w[3].IN0
data[2] => w_anode616w[3].IN1
data[2] => w_anode626w[3].IN1
data[2] => w_anode636w[3].IN1
data[2] => w_anode646w[3].IN1
data[2] => w_anode665w[3].IN0
data[2] => w_anode676w[3].IN0
data[2] => w_anode686w[3].IN0
data[2] => w_anode696w[3].IN0
data[2] => w_anode706w[3].IN1
data[2] => w_anode716w[3].IN1
data[2] => w_anode726w[3].IN1
data[2] => w_anode736w[3].IN1
data[3] => w_anode560w[1].IN0
data[3] => w_anode658w[1].IN1
enable => w_anode560w[1].IN0
enable => w_anode658w[1].IN0
eq[0] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode586w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode596w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode606w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode616w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode626w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode636w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode646w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode665w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode676w[3].DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0mm1:auto_generated|mux_5hb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w0_n0_mux_dataout.IN1
data[7] => l1_w1_n0_mux_dataout.IN1
data[8] => l1_w2_n0_mux_dataout.IN1
data[9] => l1_w3_n0_mux_dataout.IN1
data[10] => l1_w4_n0_mux_dataout.IN1
data[11] => l1_w5_n0_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
data[16] => l1_w4_n1_mux_dataout.IN1
data[17] => l1_w5_n1_mux_dataout.IN1
data[18] => l1_w0_n1_mux_dataout.IN1
data[19] => l1_w1_n1_mux_dataout.IN1
data[20] => l1_w2_n1_mux_dataout.IN1
data[21] => l1_w3_n1_mux_dataout.IN1
data[22] => l1_w4_n1_mux_dataout.IN1
data[23] => l1_w5_n1_mux_dataout.IN1
data[24] => l1_w0_n2_mux_dataout.IN1
data[25] => l1_w1_n2_mux_dataout.IN1
data[26] => l1_w2_n2_mux_dataout.IN1
data[27] => l1_w3_n2_mux_dataout.IN1
data[28] => l1_w4_n2_mux_dataout.IN1
data[29] => l1_w5_n2_mux_dataout.IN1
data[30] => l1_w0_n2_mux_dataout.IN1
data[31] => l1_w1_n2_mux_dataout.IN1
data[32] => l1_w2_n2_mux_dataout.IN1
data[33] => l1_w3_n2_mux_dataout.IN1
data[34] => l1_w4_n2_mux_dataout.IN1
data[35] => l1_w5_n2_mux_dataout.IN1
data[36] => l1_w0_n3_mux_dataout.IN1
data[37] => l1_w1_n3_mux_dataout.IN1
data[38] => l1_w2_n3_mux_dataout.IN1
data[39] => l1_w3_n3_mux_dataout.IN1
data[40] => l1_w4_n3_mux_dataout.IN1
data[41] => l1_w5_n3_mux_dataout.IN1
data[42] => l1_w0_n3_mux_dataout.IN1
data[43] => l1_w1_n3_mux_dataout.IN1
data[44] => l1_w2_n3_mux_dataout.IN1
data[45] => l1_w3_n3_mux_dataout.IN1
data[46] => l1_w4_n3_mux_dataout.IN1
data[47] => l1_w5_n3_mux_dataout.IN1
data[48] => l1_w0_n4_mux_dataout.IN1
data[49] => l1_w1_n4_mux_dataout.IN1
data[50] => l1_w2_n4_mux_dataout.IN1
data[51] => l1_w3_n4_mux_dataout.IN1
data[52] => l1_w4_n4_mux_dataout.IN1
data[53] => l1_w5_n4_mux_dataout.IN1
data[54] => l1_w0_n4_mux_dataout.IN1
data[55] => l1_w1_n4_mux_dataout.IN1
data[56] => l1_w2_n4_mux_dataout.IN1
data[57] => l1_w3_n4_mux_dataout.IN1
data[58] => l1_w4_n4_mux_dataout.IN1
data[59] => l1_w5_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0


|Keyboard_Reader|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|Keyboard_Reader|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Keyboard_Reader|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|Keyboard_Reader|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[1] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_B[9].DATAIN
pixel_colour[1] => VGA_B[7].DATAIN
pixel_colour[1] => VGA_B[5].DATAIN
pixel_colour[1] => VGA_B[3].DATAIN
pixel_colour[2] => VGA_G[0].DATAIN
pixel_colour[2] => VGA_G[8].DATAIN
pixel_colour[2] => VGA_G[6].DATAIN
pixel_colour[2] => VGA_G[4].DATAIN
pixel_colour[2] => VGA_G[2].DATAIN
pixel_colour[3] => VGA_G[1].DATAIN
pixel_colour[3] => VGA_G[9].DATAIN
pixel_colour[3] => VGA_G[7].DATAIN
pixel_colour[3] => VGA_G[5].DATAIN
pixel_colour[3] => VGA_G[3].DATAIN
pixel_colour[4] => VGA_R[0].DATAIN
pixel_colour[4] => VGA_R[8].DATAIN
pixel_colour[4] => VGA_R[6].DATAIN
pixel_colour[4] => VGA_R[4].DATAIN
pixel_colour[4] => VGA_R[2].DATAIN
pixel_colour[5] => VGA_R[1].DATAIN
pixel_colour[5] => VGA_R[9].DATAIN
pixel_colour[5] => VGA_R[7].DATAIN
pixel_colour[5] => VGA_R[5].DATAIN
pixel_colour[5] => VGA_R[3].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
memory_address[15] <= vga_address_translator:controller_translator.mem_address
memory_address[16] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|hex_decoder:i_hex_decoder0
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|hex_decoder:i_hex_decoder1
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Keyboard_Reader|hex_decoder:i_hex_decoder2
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


