{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1453245425974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1453245425976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 19 18:17:05 2016 " "Processing started: Tue Jan 19 18:17:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1453245425976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1453245425976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chipInterface -c chipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off chipInterface -c chipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1453245425977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1453245426178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab0.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "lab0.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/lab0.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1453245426258 ""} { "Info" "ISGN_ENTITY_NAME" "2 muxTester " "Found entity 2: muxTester" {  } { { "lab0.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/lab0.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1453245426258 ""} { "Info" "ISGN_ENTITY_NAME" "3 system " "Found entity 3: system" {  } { { "lab0.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/lab0.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1453245426258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1453245426258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipInterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file chipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipInterface " "Found entity 1: chipInterface" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1453245426260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1453245426260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chipInterface " "Elaborating entity \"chipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1453245426342 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..0\] chipInterface.sv(3) " "Output port \"LEDR\[16..0\]\" at chipInterface.sv(3) has no driver" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1453245426344 "|chipInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:muxUnit " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:muxUnit\"" {  } { { "chipInterface.sv" "muxUnit" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1453245426346 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453245426710 "|chipInterface|LEDR[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1453245426710 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1453245426782 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1453245426976 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1453245426976 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1453245427013 "|chipInterface|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1453245427013 "|chipInterface|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1453245427013 "|chipInterface|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1453245427013 "|chipInterface|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1453245427013 "|chipInterface|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1453245427013 "|chipInterface|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1453245427013 "|chipInterface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1453245427013 "|chipInterface|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1453245427013 "|chipInterface|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1453245427013 "|chipInterface|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1453245427013 "|chipInterface|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1453245427013 "|chipInterface|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1453245427013 "|chipInterface|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1453245427013 "|chipInterface|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1453245427013 "|chipInterface|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1453245427013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1453245427014 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1453245427014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1453245427014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1453245427014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "647 " "Peak virtual memory: 647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1453245427036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 19 18:17:07 2016 " "Processing ended: Tue Jan 19 18:17:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1453245427036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1453245427036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1453245427036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1453245427036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1453245428197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1453245428199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 19 18:17:08 2016 " "Processing started: Tue Jan 19 18:17:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1453245428199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1453245428199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off chipInterface -c chipInterface " "Command: quartus_fit --read_settings_files=off --write_settings_files=off chipInterface -c chipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1453245428200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1453245428272 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "chipInterface EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"chipInterface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1453245428336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1453245428371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1453245428371 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1453245428609 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453245428996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453245428996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453245428996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453245428996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453245428996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453245428996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453245428996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453245428996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453245428996 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1453245428996 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1453245429003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 88 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1453245429003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 90 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1453245429003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 92 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1453245429003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 94 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1453245429003 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1453245429003 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1453245429005 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 8 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 9 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 10 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Pin SW\[8\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[10\] " "Pin SW\[10\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[10] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[11\] " "Pin SW\[11\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[11] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[12\] " "Pin SW\[12\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[12] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[13\] " "Pin SW\[13\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[13] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[14\] " "Pin SW\[14\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[14] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[15\] " "Pin SW\[15\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[15] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[16\] " "Pin SW\[16\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[16] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\] " "Pin LEDR\[0\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[0] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\] " "Pin LEDR\[1\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[1] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\] " "Pin LEDR\[2\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[2] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\] " "Pin LEDR\[3\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[3] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[4\] " "Pin LEDR\[4\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[4] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[5\] " "Pin LEDR\[5\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[5] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[6\] " "Pin LEDR\[6\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[6] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[7\] " "Pin LEDR\[7\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[7] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[8\] " "Pin LEDR\[8\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[8] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[9\] " "Pin LEDR\[9\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[9] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[10\] " "Pin LEDR\[10\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[10] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[11\] " "Pin LEDR\[11\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[11] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[12\] " "Pin LEDR\[12\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[12] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[13\] " "Pin LEDR\[13\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[13] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[14\] " "Pin LEDR\[14\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[14] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[15\] " "Pin LEDR\[15\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[15] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[16\] " "Pin LEDR\[16\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[16] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[17\] " "Pin LEDR\[17\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDR[17] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 7 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 6 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[17\] " "Pin SW\[17\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[17] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453245429913 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1453245429913 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "chipInterface.sdc " "Synopsys Design Constraints File file not found: 'chipInterface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1453245430170 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1453245430170 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1453245430171 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1453245430171 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1453245430172 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1453245430172 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1453245430172 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1453245430174 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1453245430175 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1453245430175 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1453245430176 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1453245430176 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1453245430176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1453245430176 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1453245430176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1453245430177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1453245430177 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1453245430177 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 18 18 0 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 18 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1453245430179 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1453245430179 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1453245430179 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453245430180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453245430180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453245430180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453245430180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453245430180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453245430180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453245430180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453245430180 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1453245430180 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1453245430180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1453245430198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1453245432210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1453245432240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1453245432245 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1453245432915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1453245432915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1453245433565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1453245436263 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1453245436263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1453245436460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1453245436462 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1453245436462 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1453245436462 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1453245436547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1453245436894 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1453245436963 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1453245437316 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1453245437654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/output_files/chipInterface.fit.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/output_files/chipInterface.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1453245438250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1053 " "Peak virtual memory: 1053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1453245438584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 19 18:17:18 2016 " "Processing ended: Tue Jan 19 18:17:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1453245438584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1453245438584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1453245438584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1453245438584 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1453245440398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1453245440400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 19 18:17:20 2016 " "Processing started: Tue Jan 19 18:17:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1453245440400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1453245440400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off chipInterface -c chipInterface " "Command: quartus_asm --read_settings_files=off --write_settings_files=off chipInterface -c chipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1453245440401 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1453245443507 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1453245443612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1453245444541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 19 18:17:24 2016 " "Processing ended: Tue Jan 19 18:17:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1453245444541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1453245444541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1453245444541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1453245444541 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1453245445156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1453245446146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1453245446148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 19 18:17:25 2016 " "Processing started: Tue Jan 19 18:17:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1453245446148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1453245446148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta chipInterface -c chipInterface " "Command: quartus_sta chipInterface -c chipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1453245446148 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1453245446226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1453245446368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1453245446405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1453245446405 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "chipInterface.sdc " "Synopsys Design Constraints File file not found: 'chipInterface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1453245446668 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1453245446668 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1453245446668 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1453245446669 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1453245446669 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1453245446669 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1453245446670 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1453245446677 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1453245446683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245446684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245446695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245446700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245446706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245446712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245446717 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1453245446732 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1453245446746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1453245447477 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1453245447515 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1453245447515 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1453245447515 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1453245447515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245447516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245447527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245447533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245447538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245447544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245447549 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1453245447563 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1453245447680 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1453245447681 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1453245447681 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1453245447681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245447688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245447694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245447699 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245447705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453245447710 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1453245448062 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1453245448062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "721 " "Peak virtual memory: 721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1453245448131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 19 18:17:28 2016 " "Processing ended: Tue Jan 19 18:17:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1453245448131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1453245448131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1453245448131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1453245448131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1453245450086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1453245450088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 19 18:17:29 2016 " "Processing started: Tue Jan 19 18:17:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1453245450088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1453245450088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off chipInterface -c chipInterface " "Command: quartus_eda --read_settings_files=off --write_settings_files=off chipInterface -c chipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1453245450088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chipInterface_7_1200mv_85c_slow.vho /afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/ simulation " "Generated file chipInterface_7_1200mv_85c_slow.vho in folder \"/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453245450422 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chipInterface_7_1200mv_0c_slow.vho /afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/ simulation " "Generated file chipInterface_7_1200mv_0c_slow.vho in folder \"/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453245450445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chipInterface_min_1200mv_0c_fast.vho /afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/ simulation " "Generated file chipInterface_min_1200mv_0c_fast.vho in folder \"/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453245450468 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chipInterface.vho /afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/ simulation " "Generated file chipInterface.vho in folder \"/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453245450498 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chipInterface_7_1200mv_85c_vhd_slow.sdo /afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/ simulation " "Generated file chipInterface_7_1200mv_85c_vhd_slow.sdo in folder \"/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453245450521 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chipInterface_7_1200mv_0c_vhd_slow.sdo /afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/ simulation " "Generated file chipInterface_7_1200mv_0c_vhd_slow.sdo in folder \"/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453245450540 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chipInterface_min_1200mv_0c_vhd_fast.sdo /afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/ simulation " "Generated file chipInterface_min_1200mv_0c_vhd_fast.sdo in folder \"/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453245450559 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chipInterface_vhd.sdo /afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/ simulation " "Generated file chipInterface_vhd.sdo in folder \"/afs/ece.cmu.edu/usr/dyerlan/Private/240/lab0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453245450578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "876 " "Peak virtual memory: 876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1453245450639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 19 18:17:30 2016 " "Processing ended: Tue Jan 19 18:17:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1453245450639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1453245450639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1453245450639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1453245450639 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1453245451229 ""}
