# Hardware-implemented-image-processing-algorithms
Hardware implemented image processing algorithms like Box blur or Gaussian blur on a Basys3 FPGA. Images are stored in BRAM memory of the FPGA board and displayed on the VGA port. Implementation using VHDL language.

Block Diagram:
![schema bloc principala](https://user-images.githubusercontent.com/92437439/227289096-76529bfa-d5fe-4ad6-b365-ee7495820cd6.svg)
