-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_stencil_stage_26 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inter_strm_25_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    inter_strm_25_empty_n : IN STD_LOGIC;
    inter_strm_25_read : OUT STD_LOGIC;
    inter_strm_25_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    inter_strm_25_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    inter_strm_26_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    inter_strm_26_full_n : IN STD_LOGIC;
    inter_strm_26_write : OUT STD_LOGIC;
    inter_strm_26_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    inter_strm_26_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of top_kernel_stencil_stage_26 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv63_666000 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000011001100110000000000000";
    constant ap_const_lv65_199A000 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000001100110011010000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv17_100 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_const_lv16_FEFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111011111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv17_10100 : STD_LOGIC_VECTOR (16 downto 0) := "10000000100000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv39_0 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv40_7FFFFFFFFF : STD_LOGIC_VECTOR (39 downto 0) := "0111111111111111111111111111111111111111";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_91_reg_895 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln577_reg_911 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln577_reg_911_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_131_reg_915 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_131_reg_915_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_134_reg_919 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_134_reg_919_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op149_write_state4 : BOOLEAN;
    signal ap_predicate_op151_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln548_fu_331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal inter_strm_25_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal inter_strm_26_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal tmp_91_fu_249_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal line_buf_addr_reg_899 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buf_1_addr_reg_905 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln577_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln577_reg_911_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_131_fu_307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_131_reg_915_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_134_fu_325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_134_reg_919_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_0_0261211_load_reg_927 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_0_0_0261211_load_reg_927_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sum_axis_fu_412_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal sum_axis_reg_933 : STD_LOGIC_VECTOR (38 downto 0);
    signal sum_diag_fu_470_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal sum_diag_reg_938 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_92_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal out_reg_949 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_93_reg_954 : STD_LOGIC_VECTOR (0 downto 0);
    signal line_buf_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buf_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal line_buf_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buf_1_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_curr_11_phi_fu_215_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_curr_11_reg_211 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_11_reg_211 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln566_fu_257_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_0_0_028_21310_fu_126 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal p_0_0_028_11112_fu_130 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal p_0_0_028914_fu_134 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal k_0215_fu_138 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal k_fu_263_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_k_0215_load : STD_LOGIC_VECTOR (16 downto 0);
    signal curr_11149_fu_142 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal p_0_0_0261211_fu_146 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal p_0_0_0271013_fu_150 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal select_ln526_33_fu_843_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal line_buf_ce1_local : STD_LOGIC;
    signal line_buf_we0_local : STD_LOGIC;
    signal line_buf_ce0_local : STD_LOGIC;
    signal line_buf_1_ce1_local : STD_LOGIC;
    signal line_buf_1_we0_local : STD_LOGIC;
    signal line_buf_1_ce0_local : STD_LOGIC;
    signal mul_ln525_11_fu_223_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln525_fu_228_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal j_fu_245_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln548_fu_241_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_idx_fu_275_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_285_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_130_fu_301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_fu_281_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_133_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_132_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal curr_1114_cast_fu_360_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_0_0_028_111_cast_fu_364_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_0_0_02710_cast_fu_368_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_0_0_028_111_cast_fu_364_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal curr_1114_cast_fu_360_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal empty_135_fu_372_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln523_fu_378_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_0_0_02710_cast_fu_368_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln523_fu_382_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_fu_388_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal shl_ln523_s_fu_400_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln523_21_fu_396_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal sext_ln523_22_fu_408_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal p_0_0_028_213_cast_fu_418_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_0_0_0289_cast_fu_422_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal line_buf_load_cast_fu_426_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_0_0_0289_cast_fu_422_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_0_0_028_213_cast_fu_418_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal empty_136_fu_430_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln524_fu_436_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal line_buf_load_cast_fu_426_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln524_fu_440_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_s_fu_446_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal shl_ln524_s_fu_458_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln524_21_fu_454_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal sext_ln524_22_fu_466_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal shl_ln525_s_fu_506_p3 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln525_fu_228_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_ln525_11_fu_223_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln525_64_fu_517_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln525_65_fu_529_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln525_fu_533_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln525_66_fu_539_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal sext_ln525_62_fu_521_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal add_ln525_21_fu_543_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal sext_ln525_67_fu_575_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln525_fu_578_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal out_21_fu_581_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_94_fu_591_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln525_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln525_11_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln525_21_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln525_22_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln525_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln525_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln525_68_fu_587_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal out_22_fu_633_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_96_fu_659_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln6_fu_649_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln526_fu_675_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln526_fu_679_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_98_fu_685_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_fu_667_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln526_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_713_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_101_fu_727_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln526_fu_699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln526_21_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln526_22_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_fu_705_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln526_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln526_41_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln526_51_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln526_fu_747_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln526_42_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_641_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln526_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln526_43_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln526_31_fu_767_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln526_52_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln526_54_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln526_12_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln526_44_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln526_53_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln526_55_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln526_11_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln526_32_fu_829_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_226 : BOOLEAN;
    signal ap_condition_738 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_mul_39s_24ns_63_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (38 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component top_kernel_mul_39s_26ns_65_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (38 downto 0);
        din1 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (64 downto 0) );
    end component;


    component top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    line_buf_U : component top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buf_addr_reg_899,
        ce0 => line_buf_ce0_local,
        we0 => line_buf_we0_local,
        d0 => line_buf_1_q1,
        address1 => line_buf_address1,
        ce1 => line_buf_ce1_local,
        q1 => line_buf_q1);

    line_buf_1_U : component top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buf_1_addr_reg_905,
        ce0 => line_buf_1_ce0_local,
        we0 => line_buf_1_we0_local,
        d0 => inter_strm_25_dout,
        address1 => line_buf_1_address1,
        ce1 => line_buf_1_ce1_local,
        q1 => line_buf_1_q1);

    mul_39s_24ns_63_1_1_U109 : component top_kernel_mul_39s_24ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 39,
        din1_WIDTH => 24,
        dout_WIDTH => 63)
    port map (
        din0 => sum_diag_reg_938,
        din1 => mul_ln525_11_fu_223_p1,
        dout => mul_ln525_11_fu_223_p2);

    mul_39s_26ns_65_1_1_U110 : component top_kernel_mul_39s_26ns_65_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 39,
        din1_WIDTH => 26,
        dout_WIDTH => 65)
    port map (
        din0 => sum_axis_reg_933,
        din1 => mul_ln525_fu_228_p1,
        dout => mul_ln525_fu_228_p2);

    flow_control_loop_pipe_U : component top_kernel_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_curr_11_reg_211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_226)) then
                if ((tmp_91_fu_249_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_curr_11_reg_211 <= ap_const_lv24_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_curr_11_reg_211 <= ap_phi_reg_pp0_iter0_curr_11_reg_211;
                end if;
            end if; 
        end if;
    end process;

    k_0215_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_226)) then
                k_0215_fu_138 <= k_fu_263_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                empty_131_reg_915 <= empty_131_fu_307_p2;
                empty_131_reg_915_pp0_iter1_reg <= empty_131_reg_915;
                empty_134_reg_919 <= empty_134_fu_325_p2;
                empty_134_reg_919_pp0_iter1_reg <= empty_134_reg_919;
                icmp_ln577_reg_911 <= icmp_ln577_fu_269_p2;
                icmp_ln577_reg_911_pp0_iter1_reg <= icmp_ln577_reg_911;
                line_buf_1_addr_reg_905 <= zext_ln566_fu_257_p1(8 - 1 downto 0);
                line_buf_addr_reg_899 <= zext_ln566_fu_257_p1(8 - 1 downto 0);
                p_0_0_0261211_load_reg_927 <= p_0_0_0261211_fu_146;
                    sum_axis_reg_933(38 downto 12) <= sum_axis_fu_412_p2(38 downto 12);
                    sum_diag_reg_938(38 downto 12) <= sum_diag_fu_470_p2(38 downto 12);
                tmp_91_reg_895 <= ap_sig_allocacmp_k_0215_load(16 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                curr_11149_fu_142 <= ap_phi_mux_curr_11_phi_fu_215_p4;
                p_0_0_0261211_fu_146 <= line_buf_1_q1;
                p_0_0_0271013_fu_150 <= line_buf_q1;
                p_0_0_028914_fu_134 <= p_0_0_0271013_fu_150;
                p_0_0_028_11112_fu_130 <= p_0_0_0261211_fu_146;
                p_0_0_028_21310_fu_126 <= curr_11149_fu_142;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                empty_131_reg_915_pp0_iter2_reg <= empty_131_reg_915_pp0_iter1_reg;
                empty_134_reg_919_pp0_iter2_reg <= empty_134_reg_919_pp0_iter1_reg;
                icmp_ln577_reg_911_pp0_iter2_reg <= icmp_ln577_reg_911_pp0_iter1_reg;
                p_0_0_0261211_load_reg_927_pp0_iter2_reg <= p_0_0_0261211_load_reg_927;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg))) then
                out_reg_949 <= add_ln525_21_fu_543_p2(65 downto 28);
                tmp_92_reg_943 <= add_ln525_21_fu_543_p2(65 downto 65);
                tmp_93_reg_954 <= add_ln525_21_fu_543_p2(27 downto 27);
            end if;
        end if;
    end process;
    sum_axis_reg_933(11 downto 0) <= "000000000000";
    sum_diag_reg_938(11 downto 0) <= "000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln523_fu_382_p2 <= std_logic_vector(signed(sext_ln523_fu_378_p1) + signed(p_0_0_02710_cast_fu_368_p1));
    add_ln524_fu_440_p2 <= std_logic_vector(signed(sext_ln524_fu_436_p1) + signed(line_buf_load_cast_fu_426_p1));
    add_ln525_21_fu_543_p2 <= std_logic_vector(signed(sext_ln525_66_fu_539_p1) + signed(sext_ln525_62_fu_521_p1));
    add_ln525_fu_533_p2 <= std_logic_vector(signed(sext_ln525_64_fu_517_p1) + signed(sext_ln525_65_fu_529_p1));
    add_ln526_fu_679_p2 <= std_logic_vector(unsigned(trunc_ln6_fu_649_p4) + unsigned(zext_ln526_fu_675_p1));
    and_ln525_fu_627_p2 <= (xor_ln525_fu_599_p2 and or_ln525_fu_621_p2);
    and_ln526_51_fu_761_p2 <= (xor_ln526_41_fu_755_p2 and icmp_ln526_fu_721_p2);
    and_ln526_52_fu_775_p2 <= (icmp_ln526_21_fu_735_p2 and and_ln526_fu_699_p2);
    and_ln526_53_fu_799_p2 <= (xor_ln526_43_fu_793_p2 and or_ln526_fu_787_p2);
    and_ln526_54_fu_805_p2 <= (tmp_98_fu_685_p3 and select_ln526_31_fu_767_p3);
    and_ln526_55_fu_823_p2 <= (xor_ln526_44_fu_817_p2 and tmp_95_fu_641_p3);
    and_ln526_fu_699_p2 <= (xor_ln526_fu_693_p2 and tmp_97_fu_667_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state4_pp0_stage0_iter3_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state4_pp0_stage0_iter3_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg)));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state4_pp0_stage0_iter3_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg)));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state4_pp0_stage0_iter3_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg)));
    end process;


    ap_block_pp0_stage0_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state4_pp0_stage0_iter3_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(inter_strm_25_empty_n, tmp_91_reg_895)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((tmp_91_reg_895 = ap_const_lv1_0) and (inter_strm_25_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter3_grp1_assign_proc : process(inter_strm_26_full_n, ap_predicate_op149_write_state4, ap_predicate_op151_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3_grp1 <= (((ap_predicate_op151_write_state4 = ap_const_boolean_1) and (inter_strm_26_full_n = ap_const_logic_0)) or ((ap_predicate_op149_write_state4 = ap_const_boolean_1) and (inter_strm_26_full_n = ap_const_logic_0)));
    end process;


    ap_condition_226_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_226 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_738_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_01001_grp1)
    begin
                ap_condition_738 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln548_fu_331_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln548_fu_331_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_curr_11_phi_fu_215_p4_assign_proc : process(inter_strm_25_dout, tmp_91_reg_895, ap_phi_reg_pp0_iter1_curr_11_reg_211)
    begin
        if ((tmp_91_reg_895 = ap_const_lv1_0)) then 
            ap_phi_mux_curr_11_phi_fu_215_p4 <= inter_strm_25_dout;
        else 
            ap_phi_mux_curr_11_phi_fu_215_p4 <= ap_phi_reg_pp0_iter1_curr_11_reg_211;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_curr_11_reg_211 <= "XXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op149_write_state4_assign_proc : process(icmp_ln577_reg_911_pp0_iter2_reg, empty_131_reg_915_pp0_iter2_reg, empty_134_reg_919_pp0_iter2_reg)
    begin
                ap_predicate_op149_write_state4 <= ((empty_134_reg_919_pp0_iter2_reg = ap_const_lv1_0) and (empty_131_reg_915_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln577_reg_911_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op151_write_state4_assign_proc : process(icmp_ln577_reg_911_pp0_iter2_reg, empty_131_reg_915_pp0_iter2_reg, empty_134_reg_919_pp0_iter2_reg)
    begin
                ap_predicate_op151_write_state4 <= (((empty_131_reg_915_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln577_reg_911_pp0_iter2_reg = ap_const_lv1_1)) or ((empty_134_reg_919_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln577_reg_911_pp0_iter2_reg = ap_const_lv1_1)));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_k_0215_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_0215_fu_138, ap_loop_init, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_k_0215_load <= ap_const_lv17_0;
        else 
            ap_sig_allocacmp_k_0215_load <= k_0215_fu_138;
        end if; 
    end process;

    c_fu_281_p1 <= out_idx_fu_275_p2(8 - 1 downto 0);
    curr_1114_cast_fu_360_p0 <= curr_11149_fu_142;
        curr_1114_cast_fu_360_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(curr_1114_cast_fu_360_p0),25));

    empty_130_fu_301_p2 <= "1" when (trunc_ln_fu_285_p4 = ap_const_lv8_0) else "0";
    empty_131_fu_307_p2 <= (empty_fu_295_p2 or empty_130_fu_301_p2);
    empty_132_fu_313_p2 <= "1" when (c_fu_281_p1 = ap_const_lv8_FF) else "0";
    empty_133_fu_319_p2 <= "1" when (c_fu_281_p1 = ap_const_lv8_0) else "0";
    empty_134_fu_325_p2 <= (empty_133_fu_319_p2 or empty_132_fu_313_p2);
    empty_135_fu_372_p2 <= std_logic_vector(signed(p_0_0_028_111_cast_fu_364_p1) + signed(curr_1114_cast_fu_360_p1));
    empty_136_fu_430_p2 <= std_logic_vector(signed(p_0_0_0289_cast_fu_422_p1) + signed(p_0_0_028_213_cast_fu_418_p1));
    empty_fu_295_p2 <= "1" when (trunc_ln_fu_285_p4 = ap_const_lv8_FF) else "0";
    icmp_ln526_21_fu_735_p2 <= "1" when (tmp_101_fu_727_p3 = ap_const_lv4_F) else "0";
    icmp_ln526_22_fu_741_p2 <= "1" when (tmp_101_fu_727_p3 = ap_const_lv4_0) else "0";
    icmp_ln526_fu_721_p2 <= "1" when (tmp_100_fu_713_p3 = ap_const_lv3_7) else "0";
    icmp_ln548_fu_331_p2 <= "1" when (ap_sig_allocacmp_k_0215_load = ap_const_lv17_10100) else "0";
    icmp_ln577_fu_269_p2 <= "1" when (unsigned(ap_sig_allocacmp_k_0215_load) > unsigned(ap_const_lv17_100)) else "0";

    inter_strm_25_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, inter_strm_25_empty_n, tmp_91_reg_895, ap_block_pp0_stage0)
    begin
        if (((tmp_91_reg_895 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            inter_strm_25_blk_n <= inter_strm_25_empty_n;
        else 
            inter_strm_25_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    inter_strm_25_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_91_reg_895, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_91_reg_895 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inter_strm_25_read <= ap_const_logic_1;
        else 
            inter_strm_25_read <= ap_const_logic_0;
        end if; 
    end process;


    inter_strm_26_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, inter_strm_26_full_n, ap_predicate_op149_write_state4, ap_predicate_op151_write_state4, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_grp1)
    begin
        if ((((ap_predicate_op151_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg)) or ((ap_predicate_op149_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg)))) then 
            inter_strm_26_blk_n <= inter_strm_26_full_n;
        else 
            inter_strm_26_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    inter_strm_26_din_assign_proc : process(ap_predicate_op149_write_state4, ap_predicate_op151_write_state4, p_0_0_0261211_load_reg_927_pp0_iter2_reg, select_ln526_33_fu_843_p3, ap_condition_738)
    begin
        if ((ap_const_boolean_1 = ap_condition_738)) then
            if ((ap_predicate_op151_write_state4 = ap_const_boolean_1)) then 
                inter_strm_26_din <= p_0_0_0261211_load_reg_927_pp0_iter2_reg;
            elsif ((ap_predicate_op149_write_state4 = ap_const_boolean_1)) then 
                inter_strm_26_din <= select_ln526_33_fu_843_p3;
            else 
                inter_strm_26_din <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            inter_strm_26_din <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inter_strm_26_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op149_write_state4, ap_predicate_op151_write_state4, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if ((((ap_predicate_op151_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg)) or ((ap_predicate_op149_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg)))) then 
            inter_strm_26_write <= ap_const_logic_1;
        else 
            inter_strm_26_write <= ap_const_logic_0;
        end if; 
    end process;

    j_fu_245_p1 <= ap_sig_allocacmp_k_0215_load(8 - 1 downto 0);
    k_fu_263_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_k_0215_load) + unsigned(ap_const_lv17_1));
    line_buf_1_address1 <= zext_ln566_fu_257_p1(8 - 1 downto 0);

    line_buf_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            line_buf_1_ce0_local <= ap_const_logic_1;
        else 
            line_buf_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            line_buf_1_ce1_local <= ap_const_logic_1;
        else 
            line_buf_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_91_reg_895, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_91_reg_895 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            line_buf_1_we0_local <= ap_const_logic_1;
        else 
            line_buf_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    line_buf_address1 <= zext_ln566_fu_257_p1(8 - 1 downto 0);

    line_buf_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            line_buf_ce0_local <= ap_const_logic_1;
        else 
            line_buf_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            line_buf_ce1_local <= ap_const_logic_1;
        else 
            line_buf_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    line_buf_load_cast_fu_426_p0 <= line_buf_q1;
        line_buf_load_cast_fu_426_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(line_buf_load_cast_fu_426_p0),26));


    line_buf_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_91_reg_895, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_91_reg_895 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            line_buf_we0_local <= ap_const_logic_1;
        else 
            line_buf_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln525_11_fu_223_p1 <= ap_const_lv63_666000(24 - 1 downto 0);
    mul_ln525_fu_228_p1 <= ap_const_lv65_199A000(26 - 1 downto 0);
    or_ln525_11_fu_604_p2 <= (xor_ln525_fu_599_p2 or tmp_94_fu_591_p3);
    or_ln525_fu_621_p2 <= (xor_ln525_22_fu_615_p2 or tmp_94_fu_591_p3);
    or_ln526_11_fu_837_p2 <= (and_ln526_55_fu_823_p2 or and_ln526_53_fu_799_p2);
    or_ln526_12_fu_811_p2 <= (and_ln526_54_fu_805_p2 or and_ln526_52_fu_775_p2);
    or_ln526_fu_787_p2 <= (xor_ln526_42_fu_781_p2 or tmp_98_fu_685_p3);
    out_21_fu_581_p2 <= std_logic_vector(signed(sext_ln525_67_fu_575_p1) + signed(zext_ln525_fu_578_p1));
    out_22_fu_633_p3 <= 
        ap_const_lv40_7FFFFFFFFF when (and_ln525_fu_627_p2(0) = '1') else 
        sext_ln525_68_fu_587_p1;
    out_idx_fu_275_p2 <= std_logic_vector(unsigned(trunc_ln548_fu_241_p1) + unsigned(ap_const_lv16_FEFF));
    p_0_0_02710_cast_fu_368_p0 <= p_0_0_0271013_fu_150;
        p_0_0_02710_cast_fu_368_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0_0_02710_cast_fu_368_p0),26));

    p_0_0_0289_cast_fu_422_p0 <= p_0_0_028914_fu_134;
        p_0_0_0289_cast_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0_0_0289_cast_fu_422_p0),25));

    p_0_0_028_111_cast_fu_364_p0 <= p_0_0_028_11112_fu_130;
        p_0_0_028_111_cast_fu_364_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0_0_028_111_cast_fu_364_p0),25));

    p_0_0_028_213_cast_fu_418_p0 <= p_0_0_028_21310_fu_126;
        p_0_0_028_213_cast_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0_0_028_213_cast_fu_418_p0),25));


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln526_31_fu_767_p3 <= 
        and_ln526_51_fu_761_p2 when (and_ln526_fu_699_p2(0) = '1') else 
        icmp_ln526_21_fu_735_p2;
    select_ln526_32_fu_829_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln526_53_fu_799_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln526_33_fu_843_p3 <= 
        select_ln526_32_fu_829_p3 when (or_ln526_11_fu_837_p2(0) = '1') else 
        add_ln526_fu_679_p2;
    select_ln526_fu_747_p3 <= 
        icmp_ln526_21_fu_735_p2 when (and_ln526_fu_699_p2(0) = '1') else 
        icmp_ln526_22_fu_741_p2;
        sext_ln523_21_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_388_p3),39));

        sext_ln523_22_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln523_s_fu_400_p3),39));

        sext_ln523_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_135_fu_372_p2),26));

        sext_ln524_21_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_446_p3),39));

        sext_ln524_22_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln524_s_fu_458_p3),39));

        sext_ln524_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_136_fu_430_p2),26));

        sext_ln525_62_fu_521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln525_fu_228_p2),66));

        sext_ln525_64_fu_517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln525_s_fu_506_p3),64));

        sext_ln525_65_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln525_11_fu_223_p2),64));

        sext_ln525_66_fu_539_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln525_fu_533_p2),66));

        sext_ln525_67_fu_575_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(out_reg_949),39));

        sext_ln525_68_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(out_21_fu_581_p2),40));

    shl_ln523_s_fu_400_p3 <= (line_buf_1_q1 & ap_const_lv12_0);
    shl_ln524_s_fu_458_p3 <= (ap_phi_mux_curr_11_phi_fu_215_p4 & ap_const_lv12_0);
    shl_ln525_s_fu_506_p3 <= (p_0_0_0261211_load_reg_927 & ap_const_lv39_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sum_axis_fu_412_p2 <= std_logic_vector(signed(sext_ln523_21_fu_396_p1) + signed(sext_ln523_22_fu_408_p1));
    sum_diag_fu_470_p2 <= std_logic_vector(signed(sext_ln524_21_fu_454_p1) + signed(sext_ln524_22_fu_466_p1));
    tmp_100_fu_713_p3 <= out_22_fu_633_p3(39 downto 37);
    tmp_101_fu_727_p3 <= out_22_fu_633_p3(39 downto 36);
    tmp_91_fu_249_p3 <= ap_sig_allocacmp_k_0215_load(16 downto 16);
    tmp_94_fu_591_p3 <= out_21_fu_581_p2(38 downto 38);
    tmp_95_fu_641_p3 <= out_22_fu_633_p3(39 downto 39);
    tmp_96_fu_659_p3 <= out_22_fu_633_p3(11 downto 11);
    tmp_97_fu_667_p3 <= out_22_fu_633_p3(35 downto 35);
    tmp_98_fu_685_p3 <= add_ln526_fu_679_p2(23 downto 23);
    tmp_99_fu_705_p3 <= out_22_fu_633_p3(36 downto 36);
    tmp_fu_388_p3 <= (add_ln523_fu_382_p2 & ap_const_lv12_0);
    tmp_s_fu_446_p3 <= (add_ln524_fu_440_p2 & ap_const_lv12_0);
    trunc_ln548_fu_241_p1 <= ap_sig_allocacmp_k_0215_load(16 - 1 downto 0);
    trunc_ln6_fu_649_p4 <= out_22_fu_633_p3(35 downto 12);
    trunc_ln_fu_285_p4 <= out_idx_fu_275_p2(15 downto 8);
    xor_ln525_21_fu_610_p2 <= (tmp_92_reg_943 xor or_ln525_11_fu_604_p2);
    xor_ln525_22_fu_615_p2 <= (xor_ln525_21_fu_610_p2 xor ap_const_lv1_1);
    xor_ln525_fu_599_p2 <= (tmp_92_reg_943 xor ap_const_lv1_1);
    xor_ln526_41_fu_755_p2 <= (tmp_99_fu_705_p3 xor ap_const_lv1_1);
    xor_ln526_42_fu_781_p2 <= (select_ln526_fu_747_p3 xor ap_const_lv1_1);
    xor_ln526_43_fu_793_p2 <= (tmp_95_fu_641_p3 xor ap_const_lv1_1);
    xor_ln526_44_fu_817_p2 <= (or_ln526_12_fu_811_p2 xor ap_const_lv1_1);
    xor_ln526_fu_693_p2 <= (tmp_98_fu_685_p3 xor ap_const_lv1_1);
    zext_ln525_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_93_reg_954),39));
    zext_ln526_fu_675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_96_fu_659_p3),24));
    zext_ln566_fu_257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_245_p1),64));
end behav;
