Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : adder_gpt
Version: T-2022.03-SP2
Date   : Mon May 12 14:28:02 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          0.63
  Critical Path Slack:          -0.56
  Critical Path Clk Period:      0.10
  Total Negative Slack:        -16.21
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.08
  Critical Path Slack:           0.02
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                639
  Buf/Inv Cell Count:             167
  Buf Cell Count:                  41
  Inv Cell Count:                 126
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       607
  Sequential Cell Count:           32
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      556.737998
  Noncombinational Area:   144.703995
  Buf/Inv Area:            103.208000
  Total Buffer Area:            35.91
  Total Inverter Area:          67.30
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               701.441993
  Design Area:             701.441993


  Design Rules
  -----------------------------------
  Total Number of Nets:           706
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.09
  Logic Optimization:                  1.86
  Mapping Optimization:                2.88
  -----------------------------------------
  Overall Compile Time:                5.26
  Overall Compile Wall Clock Time:     5.50

  --------------------------------------------------------------------

  Design  WNS: 0.56  TNS: 16.21  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
