# VHDL-Pipelined-Mips-Processor
In this project, a 24-bit pipelined processor is implemented in VHDL featuring hazard detection and forwarding
