# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do msim_setup.tcl 
# HostSystem_tb
# ./../
# C:/altera/13.0sp1/quartus/
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# [exec] file_copy 
# List Of Command Line Aliases 
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory. 
#  ld 
# [exec] dev_com 
# [exec] com 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# ** Error: (vcom-19) Failed to access library 'irq_mapper' at "irq_mapper".
# 
# No such file or directory. (errno = ENOENT)
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#   
vlib irq_mapper
vlib rsp_xbar_mux
vlib rst_controller
vlib id_router
vlib addr_router
vlib memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
vlib memory_s1_translator_avalon_universal_slave_0_agent
vlib nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent
vlib memory_s1_translator
vlib nios2_qsys_0_instruction_master_translator
vlib memory
vlib nios2_qsys_0
vlib HostSystem_inst_reset_bfm
vlib HostSystem_inst_clk_bfm
vlib HostSystem_inst
vlib work

vlib HostSystem_inst_clk_bfm
# ** Warning: (vlib-34) Library already exists at "HostSystem_inst_clk_bfm".
# 
vlib rsp_xbar_demux
vlib cmd_xbar_mux_001
vlib cmd_xbar_mux
vlib cmd_xbar_demux_001
vlib cmd_xbar_demux
vlib limiter
vlib id_router_001
vlib addr_router_001
vlib jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
vlib niosii_system_mm_interconnect_0_jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
vlib mm_interconnect_0
vlib width_adapter
vlib burst_adapter
vlib countBits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
vlib cpu_instruction_master_translator_avalon_universal_master_0_agent
vlib cpu_instruction_master_translator
vlib countBits_0
vlib cpu 

com
# [exec] com 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_irq_mapper
# -- Compiling architecture RTL of HostSystem_irq_mapper
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_rsp_xbar_mux
# -- Compiling architecture RTL of HostSystem_rsp_xbar_mux
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sgate_pack
# -- Compiling entity HostSystem_cmd_xbar_mux
# -- Compiling architecture RTL of HostSystem_cmd_xbar_mux
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_cmd_xbar_demux
# -- Compiling architecture RTL of HostSystem_cmd_xbar_demux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_id_router_001
# -- Compiling architecture RTL of HostSystem_id_router_001
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_id_router
# -- Compiling architecture RTL of HostSystem_id_router
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_addr_router
# -- Compiling architecture RTL of HostSystem_addr_router
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_countBits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
# -- Compiling architecture RTL of HostSystem_countBits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
# -- Compiling architecture RTL of HostSystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: D:/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: D:/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: D:/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: D:/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: D:/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity toplevel
# -- Compiling architecture behav of toplevel
# ** Warning: [14] D:/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/toplevel.vhd(108): (vcom-1272) Length of expected is 16; length of actual is 17.
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count8bits
# -- Compiling architecture behav of count8bits
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity countBits0
# -- Compiling architecture behav of countBits0
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity countBits1
# -- Compiling architecture behav of countBits1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register16bits
# -- Compiling architecture behav of register16bits
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Compiling entity HostSystem_cpu_register_bank_a_module
# -- Compiling architecture europa of HostSystem_cpu_register_bank_a_module
# -- Compiling entity HostSystem_cpu_register_bank_b_module
# -- Compiling architecture europa of HostSystem_cpu_register_bank_b_module
# -- Loading package altera_mf_components
# -- Compiling entity HostSystem_cpu
# -- Compiling architecture europa of HostSystem_cpu
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity HostSystem_cpu_test_bench
# -- Compiling architecture europa of HostSystem_cpu_test_bench
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity HostSystem_memory
# -- Compiling architecture europa of HostSystem_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity altera_avalon_reset_source
# -- Compiling architecture behavioral of altera_avalon_reset_source
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity altera_avalon_clock_source
# -- Compiling architecture behavioral of altera_avalon_clock_source
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HostSystem
# -- Compiling architecture rtl of HostSystem
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_memory_s1_translator
# -- Compiling architecture rtl of hostsystem_memory_s1_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_countbits_0_avalon_slave_0_translator
# -- Compiling architecture rtl of hostsystem_countbits_0_avalon_slave_0_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_memory_s1_translator_avalon_universal_slave_0_agent
# -- Compiling architecture rtl of hostsystem_memory_s1_translator_avalon_universal_slave_0_agent
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
# -- Compiling architecture rtl of hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_width_adapter
# -- Compiling architecture rtl of hostsystem_width_adapter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_width_adapter_001
# -- Compiling architecture rtl of hostsystem_width_adapter_001
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_width_adapter_002
# -- Compiling architecture rtl of hostsystem_width_adapter_002
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_width_adapter_003
# -- Compiling architecture rtl of hostsystem_width_adapter_003
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_cpu_instruction_master_translator
# -- Compiling architecture rtl of hostsystem_cpu_instruction_master_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_cpu_data_master_translator
# -- Compiling architecture rtl of hostsystem_cpu_data_master_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HostSystem_tb
# -- Compiling architecture rtl of HostSystem_tb
ld
# [exec] dev_com 
# [exec] com 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_irq_mapper
# -- Compiling architecture RTL of HostSystem_irq_mapper
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_rsp_xbar_mux
# -- Compiling architecture RTL of HostSystem_rsp_xbar_mux
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sgate_pack
# -- Compiling entity HostSystem_cmd_xbar_mux
# -- Compiling architecture RTL of HostSystem_cmd_xbar_mux
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_cmd_xbar_demux
# -- Compiling architecture RTL of HostSystem_cmd_xbar_demux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_id_router_001
# -- Compiling architecture RTL of HostSystem_id_router_001
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_id_router
# -- Compiling architecture RTL of HostSystem_id_router
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_addr_router
# -- Compiling architecture RTL of HostSystem_addr_router
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_countBits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
# -- Compiling architecture RTL of HostSystem_countBits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
# -- Compiling architecture RTL of HostSystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: D:/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: D:/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: D:/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: D:/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: D:/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity toplevel
# -- Compiling architecture behav of toplevel
# ** Warning: [14] D:/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/toplevel.vhd(108): (vcom-1272) Length of expected is 16; length of actual is 17.
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count8bits
# -- Compiling architecture behav of count8bits
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity countBits0
# -- Compiling architecture behav of countBits0
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity countBits1
# -- Compiling architecture behav of countBits1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register16bits
# -- Compiling architecture behav of register16bits
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Compiling entity HostSystem_cpu_register_bank_a_module
# -- Compiling architecture europa of HostSystem_cpu_register_bank_a_module
# -- Compiling entity HostSystem_cpu_register_bank_b_module
# -- Compiling architecture europa of HostSystem_cpu_register_bank_b_module
# -- Loading package altera_mf_components
# -- Compiling entity HostSystem_cpu
# -- Compiling architecture europa of HostSystem_cpu
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity HostSystem_cpu_test_bench
# -- Compiling architecture europa of HostSystem_cpu_test_bench
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity HostSystem_memory
# -- Compiling architecture europa of HostSystem_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity altera_avalon_reset_source
# -- Compiling architecture behavioral of altera_avalon_reset_source
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity altera_avalon_clock_source
# -- Compiling architecture behavioral of altera_avalon_clock_source
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HostSystem
# -- Compiling architecture rtl of HostSystem
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_memory_s1_translator
# -- Compiling architecture rtl of hostsystem_memory_s1_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_countbits_0_avalon_slave_0_translator
# -- Compiling architecture rtl of hostsystem_countbits_0_avalon_slave_0_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_memory_s1_translator_avalon_universal_slave_0_agent
# -- Compiling architecture rtl of hostsystem_memory_s1_translator_avalon_universal_slave_0_agent
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
# -- Compiling architecture rtl of hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_width_adapter
# -- Compiling architecture rtl of hostsystem_width_adapter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_width_adapter_001
# -- Compiling architecture rtl of hostsystem_width_adapter_001
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_width_adapter_002
# -- Compiling architecture rtl of hostsystem_width_adapter_002
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_width_adapter_003
# -- Compiling architecture rtl of hostsystem_width_adapter_003
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_cpu_instruction_master_translator
# -- Compiling architecture rtl of hostsystem_cpu_instruction_master_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_cpu_data_master_translator
# -- Compiling architecture rtl of hostsystem_cpu_data_master_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HostSystem_tb
# -- Compiling architecture rtl of HostSystem_tb
# [exec] elab 
# vsim -L work -L work_lib -L irq_mapper -L width_adapter -L rsp_xbar_mux -L cmd_xbar_mux -L cmd_xbar_demux -L rst_controller -L burst_adapter -L id_router_001 -L id_router -L addr_router -L countBits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo -L memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo -L memory_s1_translator_avalon_universal_slave_0_agent -L cpu_instruction_master_translator_avalon_universal_master_0_agent -L memory_s1_translator -L cpu_instruction_master_translator -L countBits_0 -L cpu -L memory -L HostSystem_inst_reset_bfm -L HostSystem_inst_clk_bfm -L HostSystem_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -t ps -G/HostSystem_tb/HostSystem_inst/memory/INIT_FILE=\"HostSystem_memory.hex\" HostSystem_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.hostsystem_tb(rtl)
# Loading HostSystem_inst.hostsystem(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera.altera_europa_support_lib(body)
# Loading altera_mf.altera_mf_components
# Loading memory.hostsystem_memory(europa)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading cpu.hostsystem_cpu(europa)
# Loading cpu.hostsystem_cpu_test_bench(europa)
# Loading cpu.hostsystem_cpu_register_bank_a_module(europa)
# Loading cpu.hostsystem_cpu_register_bank_b_module(europa)
# Loading countBits_0.toplevel(behav)
# Loading countBits_0.count8bits(behav)
# Loading countBits_0.countbits0(behav)
# Loading countBits_0.countbits1(behav)
# Loading countBits_0.register16bits(behav)
# Loading HostSystem_inst.hostsystem_cpu_instruction_master_translator(rtl)
# Loading sv_std.std
# Loading HostSystem_inst.hostsystem_cpu_data_master_translator(rtl)
# Loading HostSystem_inst.hostsystem_memory_s1_translator(rtl)
# Loading HostSystem_inst.hostsystem_countbits_0_avalon_slave_0_translator(rtl)
# Loading HostSystem_inst.hostsystem_memory_s1_translator_avalon_universal_slave_0_agent(rtl)
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# 
# Loading memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo(rtl)
# Loading HostSystem_inst.hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent(rtl)
# Loading countBits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo(rtl)
# Loading addr_router.hostsystem_addr_router(rtl)
# Loading id_router.hostsystem_id_router(rtl)
# Loading id_router_001.hostsystem_id_router_001(rtl)
# Loading cmd_xbar_demux.hostsystem_cmd_xbar_demux(rtl)
# Loading sgate.sgate_pack(body)
# Loading cmd_xbar_mux.hostsystem_cmd_xbar_mux(rtl)
# Loading ieee.std_logic_signed(body)
# Loading sgate.oper_add(sim_arch)
# Loading rsp_xbar_mux.hostsystem_rsp_xbar_mux(rtl)
# Loading HostSystem_inst.hostsystem_width_adapter(rtl)
# Loading HostSystem_inst.hostsystem_width_adapter_001(rtl)
# Loading HostSystem_inst.hostsystem_width_adapter_002(rtl)
# Loading HostSystem_inst.hostsystem_width_adapter_003(rtl)
# Loading irq_mapper.hostsystem_irq_mapper(rtl)
# Loading HostSystem_inst_clk_bfm.altera_avalon_clock_source(behavioral)
# Loading HostSystem_inst_reset_bfm.altera_avalon_reset_source(behavioral)
# ** Warning: Design size of 83 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/AV_ADDRESS_W \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/AV_DATA_W \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/UAV_DATA_W \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/AV_BURSTCOUNT_W \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/AV_BYTEENABLE_W \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/UAV_BYTEENABLE_W \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/UAV_ADDRESS_W \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/UAV_BURSTCOUNT_W \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/AV_READLATENCY \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/USE_READDATAVALID \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/USE_WAITREQUEST \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/USE_UAV_CLKEN \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/USE_READRESPONSE \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/USE_WRITERESPONSE \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/AV_SYMBOLS_PER_WORD \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/AV_ADDRESS_SYMBOLS \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/AV_BURSTCOUNT_SYMBOLS \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/AV_CONSTANT_BURST_BEHAVIOR \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/UAV_CONSTANT_BURST_BEHAVIOR \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/AV_REQUIRE_UNALIGNED_ADDRESSES \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/CHIPSELECT_THROUGH_READLATENCY \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/AV_READ_WAIT_CYCLES \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/AV_WRITE_WAIT_CYCLES \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/AV_SETUP_WAIT_CYCLES \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/AV_DATA_HOLD_CYCLES \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/clk \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/reset \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_address \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_burstcount \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_read \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_write \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_waitrequest \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_readdatavalid \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_byteenable \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_readdata \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_writedata \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_lock \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_debugaccess \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_write \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_read \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_readdata \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_writedata \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_address \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_beginbursttransfer \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_begintransfer \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_burstcount \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_byteenable \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_chipselect \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_clken \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_debugaccess \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_lock \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_outputenable \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_readdatavalid \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_response \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_waitrequest \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_writebyteenable \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_writeresponserequest \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_writeresponsevalid \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_clken \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_response \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_writeresponserequest \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_writeresponsevalid
run 100 us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Region: /hostsystem_tb/hostsystem_inst/cmd_xbar_mux_001/hostsystem_cmd_xbar_mux_add0_13/g1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Region: /hostsystem_tb/hostsystem_inst/cmd_xbar_mux_001/hostsystem_cmd_xbar_mux_add0_13/g1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Region: /hostsystem_tb/hostsystem_inst/cmd_xbar_mux_001/hostsystem_cmd_xbar_mux_add0_13/g1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Region: /hostsystem_tb/hostsystem_inst/cmd_xbar_mux_001/hostsystem_cmd_xbar_mux_add0_13/g1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Region: /hostsystem_tb/hostsystem_inst/cmd_xbar_mux/hostsystem_cmd_xbar_mux_add0_13/g1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Region: /hostsystem_tb/hostsystem_inst/cmd_xbar_mux/hostsystem_cmd_xbar_mux_add0_13/g1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Region: /hostsystem_tb/hostsystem_inst/cmd_xbar_mux/hostsystem_cmd_xbar_mux_add0_13/g1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Region: /hostsystem_tb/hostsystem_inst/cmd_xbar_mux/hostsystem_cmd_xbar_mux_add0_13/g1
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 16 (15 downto 0). Right is 17 (15 downto -1).
#    Time: 0 ps  Iteration: 0  Process: /hostsystem_tb/hostsystem_inst/countbits_0/line__108 File: D:/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/toplevel.vhd
# Fatal error in Architecture behav at D:/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/toplevel.vhd line 108
# 
# HDL call sequence:
# Stopped at D:/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/toplevel.vhd 108 Architecture behav
# 
