Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Thu Mar 26 00:46:45 2020
| Host         : ADITYASEHGA539D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_control_sets_placed.rpt
| Design       : au_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            9 |
| Yes          | No                    | No                     |              12 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------+--------------------+------------------+----------------+
|        Clock Signal        |           Enable Signal          |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------------+----------------------------------+--------------------+------------------+----------------+
|  clks/my_clk_inst/clk_out1 |                                  |                    |                2 |              4 |
|  clks/my_clk_inst/clk_out1 | clks/slowclk/XLXI_37/I_36_31_n_0 |                    |                2 |              4 |
|  clks/my_clk_inst/clk_out1 | clks/slowclk/XLXI_38/CEO         |                    |                2 |              4 |
|  clks/slowclk/XLXI_40/TC   |                                  | seven/seg_4__0_n_0 |                2 |              4 |
|  clks/slowclk/XLXI_40/TC   |                                  | io_btn_IBUF[4]     |                1 |              4 |
|  clks/slowclk/XLXI_40/TC   | seven/sel[3]_i_1_n_0             |                    |                2 |              4 |
|  clks/slowclk/clk_out      |                                  | io_btn_IBUF[4]     |                6 |              8 |
|  clks/slowclk/clk_out      |                                  |                    |               11 |             16 |
+----------------------------+----------------------------------+--------------------+------------------+----------------+


