#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Apr 21 11:30:25 2022
# Process ID: 10016
# Log file: C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/vivado.log
# Journal file: C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 651.641 ; gain = 124.953
launch_simulation -simset sim_top
INFO: [USF-XSim-27] Simulation object is 'sim_top'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_AHBspimaster' in fileset 'sim_top'...
INFO: [USF-XSim-66] Exported 'c:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_8Kword.mif'
INFO: [USF-XSim-66] Exported 'c:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/ROMcode4.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.sim/sim_top/behav'
"xvlog -m64 --relax -prj TB_AHBspimaster_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/CORTEXM0DS/imports/Source/cortexm0ds_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cortexm0ds_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/CORTEXM0DS/imports/Source/CORTEXM0DS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORTEXM0DS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_4Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_4Kword/sim/blk_mem_4Kword.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_4Kword
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module STATE_LOGIC_v8_2 [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:73]
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_muxf7_v8_2 [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:95]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_clr_v8_2 [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:109]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_pre_v8_2 [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:129]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_ce_clr_v8_2 [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:148]
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module write_netlist_v8_2 [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:166]
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module read_netlist_v8_2 [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:635]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_write_wrapper_beh_v8_2 [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:994]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_read_wrapper_beh_v8_2 [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1270]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_regs_fwd_v8_2 [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1493]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_output_stage [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1563]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_softecc_output_reg_stage [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1859]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_mem_module [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1951]
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_gen_v8_2 [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3401]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.srcs/sources_1/ip/blk_mem_8Kword/sim/blk_mem_8Kword.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_8Kword
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/uart_RXonly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_RXonly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/ram_loader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_loader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/AHBrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/AHBram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/status_ind.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_ind
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/AHBMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/AHBDCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBDCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/AHBliteTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBliteTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/AHBuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/AHBgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/AHBdisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBdisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/AHBspi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBspi_master
WARNING: [VRFC 10-756] identifier busy is used before its declaration [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/AHBspi_master.v:25]
WARNING: [VRFC 10-756] identifier COUNT is used before its declaration [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/AHBspi_master.v:46]
WARNING: [VRFC 10-756] identifier COUNT is used before its declaration [C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Design/AHBspi_master.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Testbench/TB_toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/Testbench/TB_AHBspimaster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_AHBspimaster
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.sim/sim_top/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.sim/sim_top/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf0669fc6af4ee9943ea9c429f4cd74 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_AHBspimaster_behav xil_defaultlib.TB_AHBspimaster xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AHBspi_master
Compiling module xil_defaultlib.TB_AHBspimaster
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_AHBspimaster_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.sim/sim_top/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_AHBspimaster_behav -key {Behavioral:sim_top:Functional:TB_AHBspimaster} -tclbatch {TB_AHBspimaster.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_AHBspimaster.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_AHBspimaster_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 663.180 ; gain = 8.816
run all
launch_runs impl_1 -to_step write_bitstream
[Thu Apr 21 11:45:59 2022] Launched impl_1...
Run output will be captured here: C:/Users/lab/Documents/EmbeddedSystems/Wednesday/DES_SoC/DES_SoC/Hardware/DemoSystem.runs/impl_1/runme.log
