# ğŸ§  Manchester Encoderâ€“Decoder: RTL to GDSII  
**Complete ASIC Design Flow Implementation**

---

## ğŸ¯ Overview
This project presents a **complete RTL-to-GDSII design flow** implementation of a **Manchester Encoderâ€“Decoder**.  
Manchester coding is a widely used **line encoding technique** in digital communication systems like Ethernet, RFID, and IR transmission, combining **data and clock synchronization** into a single self-clocking waveform.

This project demonstrates the **end-to-end ASIC design flow** â€” from RTL design in Verilog HDL to layout generation (GDSII), including **simulation, synthesis, place & route, and signoff verification**.

---

## âœ¨ Key Highlights
| Feature | Description |
|----------|-------------|
| âš¡ Self-Clocking | Synchronizes data and clock within a single signal |
| ğŸ”„ Dual Functionality | Encoder and Decoder both integrated |
| ğŸ§  RTL Design | Developed using Verilog HDL |
| ğŸ§ª Verification | Comprehensive simulation using self-checking testbench |
| ğŸ— ASIC Flow | Synthesis â†’ PnR â†’ DRC/LVS/STA clean GDSII |
| ğŸ’¡ Technology | Implemented in both 90 nm and 180 nm CMOS technology nodes |

---

## ğŸ§© System Architecture

### ğŸ”¸ Block Diagram
```text
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚       INPUT DATA        â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        â”‚
                 â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”
                 â”‚   ENCODER      â”‚
                 â”‚ (Data â†’ Line)  â”‚
                 â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        â”‚
                 â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”
                 â”‚ TRANSMISSION   â”‚
                 â”‚  CHANNEL       â”‚
                 â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        â”‚
                 â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”
                 â”‚   DECODER      â”‚
                 â”‚ (Line â†’ Data)  â”‚
                 â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        â”‚
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚       OUTPUT DATA       â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
## âš™ï¸ Working Principle

The Manchester Encoderâ€“Decoder works on the principle of **bi-phase level encoding**, where each bit of data is represented by a transition in the signal within one clock period.  
This ensures **self-clocking** and **synchronization** between the transmitter and receiver.

### â¤ Encoding Process
| Step | Description |
|------|--------------|
| 1 | The input data bit and the clock signal are XORed to generate the Manchester code. |
| 2 | For a logic â€˜1â€™, the signal transitions from HIGH â†’ LOW in the middle of the clock cycle. |
| 3 | For a logic â€˜0â€™, the signal transitions from LOW â†’ HIGH in the middle of the clock cycle. |
| 4 | The resulting waveform carries both data and clock information. |

### â¤ Decoding Process
| Step | Description |
|------|--------------|
| 1 | The Manchester signal is received and sampled at mid-bit intervals. |
| 2 | Edge transitions (high-to-low or low-to-high) are detected. |
| 3 | The direction of transition determines the logic value. |
| 4 | The recovered data is output as a binary stream. |

---

## ğŸ§  Theory Behind Manchester Coding

| Concept | Formula / Explanation |
|----------|------------------------|
| **Encoding Rule** | \( M(t) = D(t) \oplus CLK(t) \) |
| **Data Recovery** | Based on detecting transitions and polarity within each clock cycle. |
| **Advantages** | Eliminates DC bias, self-synchronizing, high noise immunity. |
| **Applications** | Ethernet, RFID communication, infrared transmission systems. |

---

## ğŸ“ Module Description

| Module Name | Function |
|--------------|-----------|
| `manchester_encoder.v` | Converts input binary data into Manchester-coded signal. |
| `manchester_decoder.v` | Reconstructs the original binary data from the Manchester waveform. |
| `clock_generator.v` | Generates reference clock for synchronization between encoder and decoder. |
| `top_manchester.v` | Top-level module integrating encoder, decoder, and clock modules. |

---

## ğŸ§© ASIC Design Flow

| Step | Tool | Description |
|------|------|-------------|
| RTL Coding | Verilog HDL | Functional design entry and module development. |
| Simulation | Xilinx Vivado / ModelSim | Verification of logic and functionality using testbench. |
| Synthesis | Cadence Genus | Gate-level optimization and technology mapping. |
| Floorplanning | Cadence Innovus | Defines chip core area and pin locations. |
| Placement | Cadence Innovus | Arranges standard cells in layout area. |
| Clock Tree Synthesis | Cadence Innovus | Distributes the clock network to reduce skew. |
| Routing | Cadence Innovus | Connects placed cells with metal interconnects. |
| Signoff | Assura / Innovus | Performs DRC, LVS, and STA verification. |
| GDSII Export | Innovus | Generates final mask-level layout for fabrication. |

---

## ğŸ“Š Design Metrics Comparison

| Parameter | 90 nm Technology | 180 nm Technology |
|------------|------------------|-------------------|
| Total Area (Î¼mÂ²) | 820 | 2430 |
| Critical Path Delay (ns) | 5.92 | 6.58 |
| Maximum Frequency (MHz) | 169 | 152 |
| Total Power (mW) | 0.071 | 0.223 |
| DRC / LVS Status | âœ… Clean | âœ… Clean |

---

## ğŸ”‹ Power Analysis

| Power Type | 90 nm (Î¼W) | 180 nm (Î¼W) |
|-------------|-------------|-------------|
| Dynamic Power | 74.8 | 323.9 |
| Leakage Power | 3.8 | 2.5 |
| **Total Power** | **78.6** | **326.4** |

---

## ğŸ§ª Simulation and Verification

| Test Case | Input Data | Expected Output | Result |
|------------|-------------|----------------|---------|
| Test 1 | 10101010 | Correct Manchester pattern | âœ… PASS |
| Test 2 | 11001100 | Decoded data matches input | âœ… PASS |
| Test 3 | Random Stream | 100% Functional Accuracy | âœ… PASS |

### â¤ Verification Checks
| Verification Type | Status | Description |
|--------------------|---------|-------------|
| Functional Simulation | âœ… Pass | Encoderâ€“Decoder behavior validated with waveforms |
| Timing Analysis | âœ… Clean | No setup or hold violations |
| DRC | âœ… Pass | No design rule errors |
| LVS | âœ… Pass | Layout matches schematic |
| STA | âœ… Pass | Meets required timing constraints |

---

## ğŸ§± Layout Results

| Technology Node | Layout Status | Description |
|------------------|---------------|-------------|
| 180 nm | âœ… Clean | Verified routing and floorplan |
| 90 nm | âœ… Optimized | Compact placement and reduced delay |
| GDSII Output | âœ… Generated | Ready for mask fabrication |

---

## ğŸ§° Tools and Technologies Used

| Category | Tool / Software |
|-----------|----------------|
| HDL Design | Verilog HDL |
| Simulation | Xilinx Vivado / ModelSim |
| Synthesis | Cadence Genus |
| Place & Route | Cadence Innovus |
| Verification | DRC, LVS, STA |
| Technology Nodes | 90 nm and 180 nm CMOS |

---

## ğŸš€ Execution Steps

| Step | Command / Description |
|------|------------------------|
| **1. Clone Repository** | `git clone https://github.com/<your-username>/manchester-encoder-decoder.git` |
| **2. RTL Simulation** | `vivado -mode batch -source sim_manchester.tcl` |
| **3. Logic Synthesis** | `genus -f run_synthesis.tcl` |
| **4. Physical Design** | `innovus -init run_innovus.tcl` |
| **5. Signoff Checks** | Perform DRC, LVS, and STA verification. |

---

## ğŸ“ Academic Project Details

| Field | Description |
|--------|-------------|
| **Project Title** | Manchester Encoderâ€“Decoder (RTL to GDSII) |
| **Course** | VLSI System Design Practice |
| **Guide** | Dr. P. Ranga Babu |
| **Department** | Electronics and Communication Engineering |
| **Institution** | Indian Institute of Information Technology, Design and Manufacturing (IIITDM), Kurnool |
| **Academic Year** | 2025â€“2026 |

---

## ğŸ¯ Learning Outcomes

| Learning Aspect | Description |
|------------------|-------------|
| ASIC Design Flow | Understood complete flow from RTL to GDSII. |
| HDL Programming | Designed and simulated using Verilog HDL. |
| Synthesis Knowledge | Implemented logic synthesis and technology mapping. |
| Physical Design | Learned floorplanning, placement, and routing. |
| Verification Skills | Performed DRC, LVS, and STA for signoff. |
| Optimization | Analyzed power, area, and timing trade-offs. |

---

## ğŸ“š References

| No. | Reference |
|-----|------------|
| 1 | W. Stallings, *Data and Computer Communications*, 10th Edition, Pearson. |
| 2 | D. Harris & S. Harris, *Digital Design and Computer Architecture*, Elsevier. |
| 3 | NPTEL Course, *Digital VLSI Design* by Prof. Indranil Haldar, IIT Kharagpur. |
| 4 | ElProCus, *Manchester Encoding and Decoding â€“ Working, Circuit, and Applications*. |

---

## ğŸ§‘â€ğŸ’» Developer Information

| Field | Details |
|-------|----------|
| **Name** | Abhi Pragna |
| **Email** | your.email@example.com |
| **LinkedIn** | linkedin.com/in/yourprofile |
| **GitHub** | github.com/yourusername |
| **Department** | Electronics and Communication Engineering |
| **Institution** | IIITDM Kurnool |

---

## ğŸ“ License

| Type | Description |
|------|-------------|
| **MIT License** | Permission is granted to use, copy, modify, and distribute this project with attribution. |
| **Copyright** | Â© 2025 Abhi Pragna |

---

## ğŸŒŸ Acknowledgments

| Contributor | Role |
|--------------|------|
| **Dr. P. Ranga Babu** | Project Guide, IIITDM Kurnool |
| **IIITDM Kurnool** | Provided lab infrastructure and EDA tool access |
| **Cadence Design Systems** | EDA support for synthesis and layout |
| **Open Source Communities** | Learning materials and reference designs |

---

â­ *If you found this project helpful, donâ€™t forget to star the repository!*
