cocci_test_suite() {
	struct kirin_drm_data cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 962 */;
	struct drm_driver cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 941 */;
	const struct drm_mode_config_funcs cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 932 */;
	struct device_node *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 864 */;
	struct device *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 863 */;
	struct resource *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 862 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 859 */;
	void *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 859 */;
	struct drm_plane_funcs cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 850 */;
	const struct drm_plane_helper_funcs cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 844 */;
	struct drm_framebuffer *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 782 */;
	struct drm_plane_state *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 780 */;
	struct drm_plane *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 779 */;
	struct kirin_plane *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 761 */;
	unsigned int cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 730 */;
	const u32 cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 72 */[];
	u8 cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 715 */;
	u8 *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 660 */;
	u32 cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 641 */;
	void __iomem *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 641 */;
	void cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 641 */;
	struct drm_format_name_buf cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 571 */;
	struct drm_gem_cma_object *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 570 */;
	const struct kirin_format cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 56 */[];
	const struct drm_crtc_funcs cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 556 */;
	const struct drm_crtc_helper_funcs cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 547 */;
	struct drm_pending_vblank_event *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 525 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 511 */;
	struct ade_hw_ctx *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 510 */;
	struct kirin_crtc *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 509 */;
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 507 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 506 */;
	int cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 462 */;
	struct ade_hw_ctx {
		void __iomem *base;
		struct regmap *noc_regmap;
		struct clk *ade_core_clk;
		struct clk *media_noc_clk;
		struct clk *ade_pix_clk;
		struct reset_control *reset;
		struct work_struct display_reset_wq;
		bool power_on;
		int irq;
		struct drm_crtc *crtc;
	} cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 42 */;
	irqreturn_t cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 318 */;
	struct drm_atomic_state *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 312 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 311 */;
	struct ade_hw_ctx cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 309 */;
	struct work_struct *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 307 */;
	struct regmap *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 264 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 143 */;
	bool cocci_id/* drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c 142 */;
}
