Release 14.7 Map P.20131013 (nt)
Xilinx Mapping Report File for Design 'alu4bit_board_sch'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off
-c 100 -o alu4bit_board_sch_map.ncd alu4bit_board_sch.ngd alu4bit_board_sch.pcf 
Target Device  : xc3s100e
Target Package : cp132
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Mon Feb 27 20:04:25 2017

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:            16 out of   1,920    1%
  Number of 4 input LUTs:               149 out of   1,920    7%
Logic Distribution:
  Number of occupied Slices:             82 out of     960    8%
    Number of Slices containing only related logic:      82 out of      82 100%
    Number of Slices containing unrelated logic:          0 out of      82   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         149 out of   1,920    7%
  Number of bonded IOBs:                 28 out of      83   33%
  Number of BUFGMUXs:                     1 out of      24    4%

  Number of RPM macros:           16
Average Fanout of Non-Clock Nets:                3.42

Peak Memory Usage:  235 MB
Total REAL time to MAP completion:  11 secs 
Total CPU time to MAP completion:   2 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Section 3 - Informational
-------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@engls'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s100e' is a WebPack part.
INFO:LIT:243 - Logical network XLXI_6/XLXI_2/CEO has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
   8 block(s) removed
  17 block(s) optimized away
   4 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "XLXI_1/XLXI_36/XLXI_4" (BUF) removed.
Loadless block "XLXI_2/XLXI_36/XLXI_4" (BUF) removed.
Loadless block "XLXI_3/XLXI_36/XLXI_4" (BUF) removed.
Loadless block "XLXI_4/XLXI_36/XLXI_4" (BUF) removed.
The signal "XLXI_6/XLXI_2/CEO" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "XLXI_2/XLXI_34/XLXN_7" is unused and has been removed.
 Unused block "XLXI_2/XLXI_34/XLXI_11" (BUF) removed.
The signal "XLXI_2/XLXI_36/XLXN_19" is unused and has been removed.
 Unused block "XLXI_2/XLXI_36/XLXI_7" (BUF) removed.
The signal "XLXI_2/XLXI_45/XLXN_19" is unused and has been removed.
 Unused block "XLXI_2/XLXI_45/XLXI_5" (BUF) removed.
Unused block "XLXI_6/XLXI_2/I_36_54" (AND) removed.

Optimized Block(s):
TYPE 		BLOCK
INV 		XLXI_2/XLXI_20
AND4 		XLXI_2/XLXI_26
AND4 		XLXI_2/XLXI_27
AND4 		XLXI_2/XLXI_33/XLXI_1
INV 		XLXI_2/XLXI_33/XLXI_29
AND3 		XLXI_2/XLXI_33/XLXI_5
AND3 		XLXI_2/XLXI_34/XLXI_1
AND4 		XLXI_2/XLXI_34/XLXI_3
INV 		XLXI_2/XLXI_34/XLXI_9
AND4 		XLXI_2/XLXI_36/XLXI_3
INV 		XLXI_2/XLXI_39/XLXI_1
INV 		XLXI_2/XLXI_41/XLXI_1
INV 		XLXI_2/XLXI_45/XLXI_1
AND4 		XLXI_2/XLXI_45/XLXI_6
VCC 		XLXI_6/XLXI_2/I_36_9
GND 		XLXI_7
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| A<0>                               | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| A<1>                               | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| A<2>                               | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| A<3>                               | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| B<0>                               | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| B<1>                               | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| B<2>                               | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| B<3>                               | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| CLK                                | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| Cout                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| EN_L                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| EN_ML                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| EN_MR                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| EN_R                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| F0                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| F1                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| F2                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| F3                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| M                                  | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| S0                                 | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| S1                                 | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| SS<0>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| SS<1>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| SS<2>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| SS<3>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| SS<4>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| SS<5>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| SS<6>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
XLXI_6/XLXI_2/XLXI_2_I_Q0_1             
XLXI_6/XLXI_2/XLXI_2_I_Q10_10           
XLXI_6/XLXI_2/XLXI_2_I_Q11_11           
XLXI_6/XLXI_2/XLXI_2_I_Q12_12           
XLXI_6/XLXI_2/XLXI_2_I_Q13_13           
XLXI_6/XLXI_2/XLXI_2_I_Q14_14           
XLXI_6/XLXI_2/XLXI_2_I_Q15_15           
XLXI_6/XLXI_2/XLXI_2_I_Q1_0             
XLXI_6/XLXI_2/XLXI_2_I_Q2_3             
XLXI_6/XLXI_2/XLXI_2_I_Q3_2             
XLXI_6/XLXI_2/XLXI_2_I_Q4_7             
XLXI_6/XLXI_2/XLXI_2_I_Q5_6             
XLXI_6/XLXI_2/XLXI_2_I_Q6_5             
XLXI_6/XLXI_2/XLXI_2_I_Q7_4             
XLXI_6/XLXI_2/XLXI_2_I_Q8_8             
XLXI_6/XLXI_2/XLXI_2_I_Q9_9             

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
