# Compile of Tri_state_buffer.vhd was successful.
# Compile of DFF.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of Resgiter_file.vhd failed with 2 errors.
# Compile of Resgiter_file.vhd failed with 12 errors.
# Compile of Resgiter_file.vhd failed with 10 errors.
# Compile of Resgiter_file.vhd failed with 2 errors.
# Compile of Resgiter_file.vhd was successful.
vsim -gui work.register_file
# vsim -gui work.register_file 
# Start time: 13:17:50 on Dec 14,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.register_file(register_file_imp)
# Loading work.decoder(decoder_imp)
# Loading work.dff(dff_imp)
# ** Fatal: (vsim-3348) Port length (16) does not match actual length (17) for port "/register_file/DDF0_output1/d".
#    Time: 0 ps  Iteration: 0  Instance: /register_file/DDF0_output1 File: C:/Users/abdalla mahmoud/Desktop/Arch Project/pipelined-processor/Code/DFF.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 13:17:51 on Dec 14,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -gui work.register_file
# vsim -gui work.register_file 
# Start time: 13:18:21 on Dec 14,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.register_file(register_file_imp)
# Loading work.decoder(decoder_imp)
# Loading work.dff(dff_imp)
# ** Fatal: (vsim-3348) Port length (16) does not match actual length (17) for port "/register_file/DDF0_output1/d".
#    Time: 0 ps  Iteration: 0  Instance: /register_file/DDF0_output1 File: C:/Users/abdalla mahmoud/Desktop/Arch Project/pipelined-processor/Code/DFF.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 13:18:22 on Dec 14,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
