<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='681' type='196'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='680'>/// Generic AddressSpaceCast.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='647' u='r' c='_ZN4llvm16MachineIRBuilder18buildAddrSpaceCastERKNS_5DstOpERKNS_5SrcOpE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='534' u='r' c='_ZN4llvm12IRTranslator22translateAddrSpaceCastERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4056' c='_ZN4llvm15LegalizerHelper19fewerElementsVectorERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1040' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1023' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1636' c='_ZNK4llvm19AMDGPULegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE'/>
