--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\XilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml speaker.twx speaker.ncd -o speaker.twr speaker.pcf -ucf
speaker.ucf

Design file:              speaker.ncd
Physical constraint file: speaker.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
pb_in_rst   |    4.439(R)|      SLOW  |   -1.288(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
audio_bck   |         8.319(R)|      SLOW  |         4.539(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_data  |         9.672(R)|      SLOW  |         5.016(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_ws    |         7.927(R)|      SLOW  |         4.281(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<0>  |         9.660(R)|      SLOW  |         5.233(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<1>  |         9.657(R)|      SLOW  |         5.192(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<2>  |         9.593(R)|      SLOW  |         4.996(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<3>  |        10.187(R)|      SLOW  |         5.535(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<4>  |         9.860(R)|      SLOW  |         5.386(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<5>  |        10.116(R)|      SLOW  |         5.380(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<6>  |         9.976(R)|      SLOW  |         5.432(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<7>  |         9.639(R)|      SLOW  |         5.083(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<8>  |        10.031(R)|      SLOW  |         5.352(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<9>  |        10.281(R)|      SLOW  |         5.605(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<10> |        10.012(R)|      SLOW  |         5.290(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<11> |        10.200(R)|      SLOW  |         5.227(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<12> |        10.037(R)|      SLOW  |         5.164(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<13> |        10.203(R)|      SLOW  |         5.292(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<14> |        10.343(R)|      SLOW  |         5.318(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<15> |        10.027(R)|      SLOW  |         5.278(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<16> |        10.320(R)|      SLOW  |         5.322(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<17> |        10.229(R)|      SLOW  |         5.249(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<18> |         9.713(R)|      SLOW  |         5.262(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.570|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |audio_sysclk   |    7.915|
---------------+---------------+---------+


Analysis completed Tue May 19 22:44:44 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



