INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/alu_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/core_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/mem_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/pipe_ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/pipe_id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/pipe_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/pipe_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/regfile_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
