Analysis & Synthesis report for DE1_SoC_CAMERA
Thu Mar  2 17:21:03 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE1_SoC_CAMERA|I2C_CCD_Config:u8|mSetup_ST
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2
 19. Source assignments for imgproc:u4a|RAW2GRAY:R2G|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2
 20. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated
 21. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 22. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 23. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram
 24. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 27. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 29. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 32. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 33. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram
 34. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp
 35. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp
 36. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 37. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 38. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 39. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 40. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated
 41. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 42. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 43. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram
 44. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 45. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5
 46. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp
 47. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp
 48. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 49. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8
 50. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated
 51. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 52. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 53. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram
 54. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 55. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5
 56. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp
 57. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp
 58. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 59. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8
 60. Source assignments for imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|altsyncram_7pc1:altsyncram5
 61. Source assignments for imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|cntr_t7h:cntr6
 62. Source assignments for imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|altsyncram_loc1:altsyncram5
 63. Source assignments for imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|cntr_u7h:cntr6
 64. Source assignments for imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|altsyncram_1pc1:altsyncram5
 65. Source assignments for imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|cntr_b6h:cntr6
 66. Parameter Settings for User Entity Instance: CCD_Capture:u3
 67. Parameter Settings for User Entity Instance: RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component
 68. Parameter Settings for User Entity Instance: imgproc:u4a
 69. Parameter Settings for User Entity Instance: imgproc:u4a|RAW2GRAY:R2G|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component
 70. Parameter Settings for User Entity Instance: imgproc:u4a|grey_buffer:GB
 71. Parameter Settings for User Entity Instance: imgproc:u4a|conv3x3:CONV
 72. Parameter Settings for User Entity Instance: sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i
 73. Parameter Settings for User Entity Instance: Sdram_Control:u7
 74. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 75. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 76. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 77. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 78. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 79. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 80. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 81. Parameter Settings for User Entity Instance: I2C_CCD_Config:u8
 82. Parameter Settings for User Entity Instance: VGA_Controller:u1
 83. Parameter Settings for Inferred Entity Instance: imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0
 84. Parameter Settings for Inferred Entity Instance: imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1
 85. Parameter Settings for Inferred Entity Instance: imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2
 86. altshift_taps Parameter Settings by Entity Instance
 87. Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"
 88. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"
 89. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
 90. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo"
 91. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
 92. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
 93. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
 94. Port Connectivity Checks: "Sdram_Control:u7"
 95. Port Connectivity Checks: "sdram_pll:u6"
 96. Port Connectivity Checks: "imgproc:u4a"
 97. Port Connectivity Checks: "RAW2GRAY:u4|Line_Buffer1:u0"
 98. Port Connectivity Checks: "RAW2GRAY:u4"
 99. Port Connectivity Checks: "CCD_Capture:u3"
100. Post-Synthesis Netlist Statistics for Top Partition
101. Elapsed Time Per Partition
102. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Mar  2 17:21:03 2023       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC_CAMERA                              ;
; Top-level Entity Name           ; DE1_SoC_CAMERA                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1309                                        ;
; Total pins                      ; 226                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 119,327                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_CAMERA     ; DE1_SoC_CAMERA     ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+-----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library   ;
+-----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+-----------+
; v/imgproc.v                       ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/imgproc.v                           ;           ;
; v/grey_buffer.v                   ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/grey_buffer.v                       ;           ;
; v/CONV3x3.v                       ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/CONV3x3.v                           ;           ;
; RAW2GRAY.v                        ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/RAW2GRAY.v                            ;           ;
; DE1_SoC_CAMERA.v                  ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v                      ;           ;
; v/VGA_Controller.v                ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/VGA_Controller.v                    ;           ;
; v/SEG7_LUT.v                      ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/SEG7_LUT.v                          ;           ;
; v/Reset_Delay.v                   ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/Reset_Delay.v                       ;           ;
; v/I2C_Controller.v                ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/I2C_Controller.v                    ;           ;
; v/I2C_CCD_Config.v                ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/I2C_CCD_Config.v                    ;           ;
; v/CCD_Capture.v                   ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/CCD_Capture.v                       ;           ;
; Sdram_Control/Sdram_Params.h      ; yes             ; User File                    ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Params.h          ;           ;
; Sdram_Control/Sdram_Control.v     ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v         ;           ;
; Sdram_Control/sdr_data_path.v     ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/sdr_data_path.v         ;           ;
; Sdram_Control/control_interface.v ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/control_interface.v     ;           ;
; Sdram_Control/command.v           ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/command.v               ;           ;
; v/SEG7_LUT_6.v                    ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/SEG7_LUT_6.v                        ;           ;
; v/sdram_pll.v                     ; yes             ; User Wizard-Generated File   ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/sdram_pll.v                         ; sdram_pll ;
; v/sdram_pll/sdram_pll_0002.v      ; yes             ; User Verilog HDL File        ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/sdram_pll/sdram_pll_0002.v          ; sdram_pll ;
; v/Line_Buffer1.v                  ; yes             ; User Wizard-Generated File   ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/Line_Buffer1.v                      ;           ;
; Sdram_Control/Sdram_RD_FIFO.v     ; yes             ; User Wizard-Generated File   ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_RD_FIFO.v         ;           ;
; Sdram_Control/Sdram_WR_FIFO.v     ; yes             ; User Wizard-Generated File   ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_WR_FIFO.v         ;           ;
; altshift_taps.tdf                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf       ;           ;
; altdpram.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc            ;           ;
; lpm_counter.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc         ;           ;
; lpm_compare.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc         ;           ;
; lpm_constant.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc        ;           ;
; db/shift_taps_lv51.tdf            ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/shift_taps_lv51.tdf                ;           ;
; db/altsyncram_jug1.tdf            ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/altsyncram_jug1.tdf                ;           ;
; db/cntr_7of.tdf                   ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cntr_7of.tdf                       ;           ;
; db/cmpr_qac.tdf                   ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cmpr_qac.tdf                       ;           ;
; altera_pll.v                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v            ;           ;
; dcfifo_mixed_widths.tdf           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf ;           ;
; db/dcfifo_ngp1.tdf                ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dcfifo_ngp1.tdf                    ;           ;
; db/a_gray2bin_oab.tdf             ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/a_gray2bin_oab.tdf                 ;           ;
; db/a_graycounter_nv6.tdf          ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/a_graycounter_nv6.tdf              ;           ;
; db/a_graycounter_jdc.tdf          ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/a_graycounter_jdc.tdf              ;           ;
; db/altsyncram_86d1.tdf            ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/altsyncram_86d1.tdf                ;           ;
; db/dffpipe_oe9.tdf                ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dffpipe_oe9.tdf                    ;           ;
; db/alt_synch_pipe_8pl.tdf         ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/alt_synch_pipe_8pl.tdf             ;           ;
; db/dffpipe_pe9.tdf                ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dffpipe_pe9.tdf                    ;           ;
; db/alt_synch_pipe_9pl.tdf         ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/alt_synch_pipe_9pl.tdf             ;           ;
; db/dffpipe_qe9.tdf                ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dffpipe_qe9.tdf                    ;           ;
; db/cmpr_906.tdf                   ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cmpr_906.tdf                       ;           ;
; db/dcfifo_ahp1.tdf                ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dcfifo_ahp1.tdf                    ;           ;
; db/alt_synch_pipe_apl.tdf         ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/alt_synch_pipe_apl.tdf             ;           ;
; db/dffpipe_re9.tdf                ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dffpipe_re9.tdf                    ;           ;
; db/alt_synch_pipe_bpl.tdf         ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/alt_synch_pipe_bpl.tdf             ;           ;
; db/dffpipe_se9.tdf                ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dffpipe_se9.tdf                    ;           ;
; db/shift_taps_n101.tdf            ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/shift_taps_n101.tdf                ;           ;
; db/altsyncram_7pc1.tdf            ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/altsyncram_7pc1.tdf                ;           ;
; db/cntr_9of.tdf                   ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cntr_9of.tdf                       ;           ;
; db/cntr_t7h.tdf                   ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cntr_t7h.tdf                       ;           ;
; db/shift_taps_e101.tdf            ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/shift_taps_e101.tdf                ;           ;
; db/altsyncram_loc1.tdf            ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/altsyncram_loc1.tdf                ;           ;
; db/cntr_0of.tdf                   ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cntr_0of.tdf                       ;           ;
; db/cntr_u7h.tdf                   ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cntr_u7h.tdf                       ;           ;
; db/shift_taps_h101.tdf            ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/shift_taps_h101.tdf                ;           ;
; db/altsyncram_1pc1.tdf            ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/altsyncram_1pc1.tdf                ;           ;
; db/cntr_emf.tdf                   ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cntr_emf.tdf                       ;           ;
; db/cmpr_pac.tdf                   ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cmpr_pac.tdf                       ;           ;
; db/cntr_b6h.tdf                   ; yes             ; Auto-Generated Megafunction  ; I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cntr_b6h.tdf                       ;           ;
+-----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 899                                                                               ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 1454                                                                              ;
;     -- 7 input functions                    ; 22                                                                                ;
;     -- 6 input functions                    ; 217                                                                               ;
;     -- 5 input functions                    ; 142                                                                               ;
;     -- 4 input functions                    ; 164                                                                               ;
;     -- <=3 input functions                  ; 909                                                                               ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 1309                                                                              ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 226                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                 ;
; Total block memory bits                     ; 119327                                                                            ;
;                                             ;                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 4                                                                                 ;
;     -- PLLs                                 ; 4                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 589                                                                               ;
; Total fan-out                               ; 12984                                                                             ;
; Average fan-out                             ; 3.79                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                        ; Entity Name         ; Library Name ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |DE1_SoC_CAMERA                                              ; 1454 (65)           ; 1309 (14)                 ; 119327            ; 0          ; 226  ; 0            ; |DE1_SoC_CAMERA                                                                                                                                                                            ; DE1_SoC_CAMERA      ; work         ;
;    |CCD_Capture:u3|                                          ; 62 (62)             ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|CCD_Capture:u3                                                                                                                                                             ; CCD_Capture         ; work         ;
;    |I2C_CCD_Config:u8|                                       ; 191 (135)           ; 131 (93)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8                                                                                                                                                          ; I2C_CCD_Config      ; work         ;
;       |I2C_Controller:u0|                                    ; 56 (56)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                                        ; I2C_Controller      ; work         ;
;    |RAW2GRAY:u4|                                             ; 43 (28)             ; 34 (23)                   ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2GRAY:u4                                                                                                                                                                ; RAW2GRAY            ; work         ;
;       |Line_Buffer1:u0|                                      ; 15 (0)              ; 11 (0)                    ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2GRAY:u4|Line_Buffer1:u0                                                                                                                                                ; Line_Buffer1        ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|             ; 15 (0)              ; 11 (0)                    ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                                          ; altshift_taps       ; work         ;
;             |shift_taps_lv51:auto_generated|                 ; 15 (0)              ; 11 (0)                    ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated                                                                           ; shift_taps_lv51     ; work         ;
;                |altsyncram_jug1:altsyncram2|                 ; 0 (0)               ; 0 (0)                     ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2                                               ; altsyncram_jug1     ; work         ;
;                |cntr_7of:cntr1|                              ; 15 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1                                                            ; cntr_7of            ; work         ;
;                   |cmpr_qac:cmpr4|                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4                                             ; cmpr_qac            ; work         ;
;    |Reset_Delay:u2|                                          ; 49 (49)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Reset_Delay:u2                                                                                                                                                             ; Reset_Delay         ; work         ;
;    |SEG7_LUT_6:u5|                                           ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5                                                                                                                                                              ; SEG7_LUT_6          ; work         ;
;       |SEG7_LUT:u0|                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u0                                                                                                                                                  ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u1|                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u1                                                                                                                                                  ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u2|                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u2                                                                                                                                                  ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u3|                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u3                                                                                                                                                  ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u4|                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u4                                                                                                                                                  ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u5|                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u5                                                                                                                                                  ; SEG7_LUT            ; work         ;
;    |Sdram_Control:u7|                                        ; 625 (210)           ; 715 (159)                 ; 31744             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7                                                                                                                                                           ; Sdram_Control       ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                           ; 71 (0)              ; 112 (0)                   ; 7680              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                ; Sdram_RD_FIFO       ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 71 (0)              ; 112 (0)                   ; 7680              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; dcfifo_mixed_widths ; work         ;
;             |dcfifo_ahp1:auto_generated|                     ; 71 (13)             ; 112 (30)                  ; 7680              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated                                                   ; dcfifo_ahp1         ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                   ; a_gray2bin_oab      ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                   ; a_gray2bin_oab      ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                 ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p                       ; a_graycounter_jdc   ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                 ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p                       ; a_graycounter_nv6   ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                  ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp                        ; alt_synch_pipe_apl  ; work         ;
;                   |dffpipe_re9:dffpipe5|                     ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5   ; dffpipe_re9         ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|                  ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                        ; alt_synch_pipe_bpl  ; work         ;
;                   |dffpipe_se9:dffpipe8|                     ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8   ; dffpipe_se9         ; work         ;
;                |altsyncram_86d1:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 7680              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram                          ; altsyncram_86d1     ; work         ;
;                |cmpr_906:rdempty_eq_comp|                    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:rdempty_eq_comp                          ; cmpr_906            ; work         ;
;                |cmpr_906:wrfull_eq_comp|                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:wrfull_eq_comp                           ; cmpr_906            ; work         ;
;                |dffpipe_oe9:ws_brp|                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp                                ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:ws_bwp|                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp                                ; dffpipe_oe9         ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                           ; 71 (0)              ; 112 (0)                   ; 7680              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                ; Sdram_RD_FIFO       ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 71 (0)              ; 112 (0)                   ; 7680              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; dcfifo_mixed_widths ; work         ;
;             |dcfifo_ahp1:auto_generated|                     ; 71 (13)             ; 112 (30)                  ; 7680              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated                                                   ; dcfifo_ahp1         ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                   ; a_gray2bin_oab      ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                   ; a_gray2bin_oab      ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                 ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p                       ; a_graycounter_jdc   ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                 ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p                       ; a_graycounter_nv6   ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                  ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp                        ; alt_synch_pipe_apl  ; work         ;
;                   |dffpipe_re9:dffpipe5|                     ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5   ; dffpipe_re9         ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|                  ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                        ; alt_synch_pipe_bpl  ; work         ;
;                   |dffpipe_se9:dffpipe8|                     ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8   ; dffpipe_se9         ; work         ;
;                |altsyncram_86d1:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 7680              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram                          ; altsyncram_86d1     ; work         ;
;                |cmpr_906:rdempty_eq_comp|                    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:rdempty_eq_comp                          ; cmpr_906            ; work         ;
;                |cmpr_906:wrfull_eq_comp|                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:wrfull_eq_comp                           ; cmpr_906            ; work         ;
;                |dffpipe_oe9:ws_brp|                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp                                ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:ws_bwp|                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp                                ; dffpipe_oe9         ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                          ; 72 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                               ; Sdram_WR_FIFO       ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 72 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; dcfifo_mixed_widths ; work         ;
;             |dcfifo_ngp1:auto_generated|                     ; 72 (13)             ; 112 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated                                                  ; dcfifo_ngp1         ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                  ; a_gray2bin_oab      ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                  ; a_gray2bin_oab      ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                 ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p                      ; a_graycounter_jdc   ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                 ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p                      ; a_graycounter_nv6   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                  ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl  ; work         ;
;                   |dffpipe_pe9:dffpipe13|                    ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ; dffpipe_pe9         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                  ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                       ; alt_synch_pipe_9pl  ; work         ;
;                   |dffpipe_qe9:dffpipe16|                    ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ; dffpipe_qe9         ; work         ;
;                |altsyncram_86d1:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram                         ; altsyncram_86d1     ; work         ;
;                |cmpr_906:rdempty_eq_comp|                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp                         ; cmpr_906            ; work         ;
;                |cmpr_906:wrfull_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:wrfull_eq_comp                          ; cmpr_906            ; work         ;
;                |dffpipe_oe9:rs_brp|                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:rs_bwp|                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9         ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                          ; 72 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                               ; Sdram_WR_FIFO       ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 72 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; dcfifo_mixed_widths ; work         ;
;             |dcfifo_ngp1:auto_generated|                     ; 72 (13)             ; 112 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated                                                  ; dcfifo_ngp1         ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                  ; a_gray2bin_oab      ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                  ; a_gray2bin_oab      ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                 ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p                      ; a_graycounter_jdc   ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                 ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p                      ; a_graycounter_nv6   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                  ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl  ; work         ;
;                   |dffpipe_pe9:dffpipe13|                    ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ; dffpipe_pe9         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                  ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                       ; alt_synch_pipe_9pl  ; work         ;
;                   |dffpipe_qe9:dffpipe16|                    ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ; dffpipe_qe9         ; work         ;
;                |altsyncram_86d1:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram                         ; altsyncram_86d1     ; work         ;
;                |cmpr_906:rdempty_eq_comp|                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp                         ; cmpr_906            ; work         ;
;                |cmpr_906:wrfull_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:wrfull_eq_comp                          ; cmpr_906            ; work         ;
;                |dffpipe_oe9:rs_brp|                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:rs_bwp|                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9         ; work         ;
;       |command:u_command|                                    ; 54 (54)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command                                                                                                                                         ; command             ; work         ;
;       |control_interface:u_control_interface|                ; 75 (75)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                     ; control_interface   ; work         ;
;    |VGA_Controller:u1|                                       ; 44 (44)             ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|VGA_Controller:u1                                                                                                                                                          ; VGA_Controller      ; work         ;
;    |imgproc:u4a|                                             ; 333 (1)             ; 249 (0)                   ; 56911             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a                                                                                                                                                                ; imgproc             ; work         ;
;       |RAW2GRAY:R2G|                                         ; 52 (37)             ; 38 (27)                   ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|RAW2GRAY:R2G                                                                                                                                                   ; RAW2GRAY            ; work         ;
;          |Line_Buffer1:u0|                                   ; 15 (0)              ; 11 (0)                    ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|RAW2GRAY:R2G|Line_Buffer1:u0                                                                                                                                   ; Line_Buffer1        ; work         ;
;             |altshift_taps:ALTSHIFT_TAPS_component|          ; 15 (0)              ; 11 (0)                    ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|RAW2GRAY:R2G|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                             ; altshift_taps       ; work         ;
;                |shift_taps_lv51:auto_generated|              ; 15 (0)              ; 11 (0)                    ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|RAW2GRAY:R2G|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated                                                              ; shift_taps_lv51     ; work         ;
;                   |altsyncram_jug1:altsyncram2|              ; 0 (0)               ; 0 (0)                     ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|RAW2GRAY:R2G|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2                                  ; altsyncram_jug1     ; work         ;
;                   |cntr_7of:cntr1|                           ; 15 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|RAW2GRAY:R2G|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1                                               ; cntr_7of            ; work         ;
;                      |cmpr_qac:cmpr4|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|RAW2GRAY:R2G|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4                                ; cmpr_qac            ; work         ;
;       |conv3x3:CONV|                                         ; 126 (126)           ; 111 (111)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|conv3x3:CONV                                                                                                                                                   ; conv3x3             ; work         ;
;       |grey_buffer:GB|                                       ; 154 (1)             ; 100 (1)                   ; 26239             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB                                                                                                                                                 ; grey_buffer         ; work         ;
;          |altshift_taps:sr_rtl_0|                            ; 53 (0)              ; 34 (0)                    ; 1919              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0                                                                                                                          ; altshift_taps       ; work         ;
;             |shift_taps_n101:auto_generated|                 ; 53 (18)             ; 34 (12)                   ; 1919              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated                                                                                           ; shift_taps_n101     ; work         ;
;                |altsyncram_7pc1:altsyncram5|                 ; 0 (0)               ; 0 (0)                     ; 1919              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|altsyncram_7pc1:altsyncram5                                                               ; altsyncram_7pc1     ; work         ;
;                |cntr_9of:cntr1|                              ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|cntr_9of:cntr1                                                                            ; cntr_9of            ; work         ;
;                |cntr_t7h:cntr6|                              ; 22 (22)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|cntr_t7h:cntr6                                                                            ; cntr_t7h            ; work         ;
;          |altshift_taps:sr_rtl_1|                            ; 52 (0)              ; 34 (0)                    ; 1280              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1                                                                                                                          ; altshift_taps       ; work         ;
;             |shift_taps_e101:auto_generated|                 ; 52 (18)             ; 34 (12)                   ; 1280              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated                                                                                           ; shift_taps_e101     ; work         ;
;                |altsyncram_loc1:altsyncram5|                 ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|altsyncram_loc1:altsyncram5                                                               ; altsyncram_loc1     ; work         ;
;                |cntr_0of:cntr1|                              ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|cntr_0of:cntr1                                                                            ; cntr_0of            ; work         ;
;                |cntr_u7h:cntr6|                              ; 21 (21)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|cntr_u7h:cntr6                                                                            ; cntr_u7h            ; work         ;
;          |altshift_taps:sr_rtl_2|                            ; 48 (0)              ; 31 (0)                    ; 23040             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2                                                                                                                          ; altshift_taps       ; work         ;
;             |shift_taps_h101:auto_generated|                 ; 48 (17)             ; 31 (11)                   ; 23040             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated                                                                                           ; shift_taps_h101     ; work         ;
;                |altsyncram_1pc1:altsyncram5|                 ; 0 (0)               ; 0 (0)                     ; 23040             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|altsyncram_1pc1:altsyncram5                                                               ; altsyncram_1pc1     ; work         ;
;                |cntr_b6h:cntr6|                              ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|cntr_b6h:cntr6                                                                            ; cntr_b6h            ; work         ;
;                |cntr_emf:cntr1|                              ; 12 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|cntr_emf:cntr1                                                                            ; cntr_emf            ; work         ;
;    |sdram_pll:u6|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u6                                                                                                                                                               ; sdram_pll           ; sdram_pll    ;
;       |sdram_pll_0002:sdram_pll_inst|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u6|sdram_pll_0002:sdram_pll_inst                                                                                                                                 ; sdram_pll_0002      ; sdram_pll    ;
;          |altera_pll:altera_pll_i|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i                                                                                                         ; altera_pll          ; work         ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                          ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672 ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; imgproc:u4a|RAW2GRAY:R2G|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2|ALTSYNCRAM          ; M10K block ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672 ; None ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|altsyncram_7pc1:altsyncram5|ALTSYNCRAM                                       ; AUTO       ; Simple Dual Port ; 1919         ; 1            ; 1919         ; 1            ; 1919  ; None ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|altsyncram_loc1:altsyncram5|ALTSYNCRAM                                       ; AUTO       ; Simple Dual Port ; 1280         ; 1            ; 1280         ; 1            ; 1280  ; None ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|altsyncram_1pc1:altsyncram5|ALTSYNCRAM                                       ; AUTO       ; Simple Dual Port ; 640          ; 36           ; 640          ; 36           ; 23040 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                      ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File               ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+-------------------------------+
; Altera ; Shift register (RAM-based) ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|RAW2GRAY:u4|Line_Buffer1:u0                  ; v/Line_Buffer1.v              ;
; Altera ; Shift register (RAM-based) ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|imgproc:u4a|RAW2GRAY:R2G|Line_Buffer1:u0     ; v/Line_Buffer1.v              ;
; Altera ; altera_pll                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|sdram_pll:u6                                 ; v/sdram_pll.v                 ;
; Altera ; FIFO                       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo  ; Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo  ; Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo ; Sdram_Control/Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo ; Sdram_Control/Sdram_WR_FIFO.v ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|I2C_CCD_Config:u8|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 160                                                                                                                                            ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; VGA_Controller:u1|oVGA_SYNC                                                                                                                               ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mDATAOUT[15]                                                                                                                             ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                                           ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                                                       ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                                           ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                                ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                                ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                                            ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                                ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                                ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                                ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8,9]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8,9]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8,9]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8,9]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8,9] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8,9] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8,9] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8,9] ; Lost fanout                                                                 ;
; Sdram_Control:u7|rWR1_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rWR1_ADDR[3]                                   ;
; Sdram_Control:u7|rWR2_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rWR2_ADDR[3]                                   ;
; Sdram_Control:u7|rRD1_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rRD1_ADDR[3]                                   ;
; Sdram_Control:u7|rRD2_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rRD2_ADDR[3]                                   ;
; Sdram_Control:u7|mLENGTH[0..3,5]                                                                                                                          ; Merged with Sdram_Control:u7|mLENGTH[7]                                     ;
; Sdram_Control:u7|mLENGTH[4]                                                                                                                               ; Merged with Sdram_Control:u7|mLENGTH[6]                                     ;
; Sdram_Control:u7|mADDR[0..2]                                                                                                                              ; Merged with Sdram_Control:u7|mADDR[3]                                       ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..2]                                                                                        ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[3] ;
; I2C_CCD_Config:u8|senosr_exposure[1,2]                                                                                                                    ; Merged with I2C_CCD_Config:u8|senosr_exposure[0]                            ;
; Sdram_Control:u7|rWR1_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rWR2_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD1_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD2_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mLENGTH[7]                                                                                                                               ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mADDR[3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; RAW2GRAY:u4|mDVAL                                                                                                                                         ; Merged with imgproc:u4a|RAW2GRAY:R2G|mDVAL                                  ;
; I2C_CCD_Config:u8|mSetup_ST~9                                                                                                                             ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mSetup_ST~10                                                                                                                            ; Lost fanout                                                                 ;
; CCD_Capture:u3|Frame_Cont[24..31]                                                                                                                         ; Lost fanout                                                                 ;
; CCD_Capture:u3|Y_Cont[11..15]                                                                                                                             ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|LUT_INDEX[5]                                                                                                                            ; Stuck at GND due to stuck port data_in                                      ;
; Total Number of Removed Registers = 84                                                                                                                    ;                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                    ;
+---------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+---------------------------------+---------------------------+----------------------------------------------------------------------------------+
; CCD_Capture:u3|Y_Cont[15]       ; Lost Fanouts              ; CCD_Capture:u3|Y_Cont[14], CCD_Capture:u3|Y_Cont[13], CCD_Capture:u3|Y_Cont[12], ;
;                                 ;                           ; CCD_Capture:u3|Y_Cont[11]                                                        ;
; Sdram_Control:u7|rWR1_ADDR[3]   ; Stuck at GND              ; Sdram_Control:u7|mADDR[3],                                                       ;
;                                 ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                  ;
; I2C_CCD_Config:u8|mI2C_DATA[31] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[30] ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[29] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[28] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[27] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[26] ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[25] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[24] ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
+---------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1309  ;
; Number of registers using Synchronous Clear  ; 309   ;
; Number of registers using Synchronous Load   ; 27    ;
; Number of registers using Asynchronous Clear ; 1101  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 529   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                         ; 3       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                ; 16      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                ; 14      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                ; 23      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                ; 19      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                ; 18      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                ; 21      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0  ; 10      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0  ; 10      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                          ; 5       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                          ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0  ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6     ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0  ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6     ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0 ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0 ; 8       ;
; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                   ; 4       ;
; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                   ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9     ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9     ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0 ; 10      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6    ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0 ; 10      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6    ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9    ; 6       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|dffe7                                                                           ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9    ; 6       ;
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                            ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                             ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                             ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                             ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                             ; 3       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|dffe7                                                                           ; 36      ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|dffe7                                                                           ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|cntr_t7h:cntr6|counter_reg_bit10                                                ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|cntr_t7h:cntr6|counter_reg_bit9                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|cntr_b6h:cntr6|counter_reg_bit9                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|cntr_u7h:cntr6|counter_reg_bit10                                                ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|cntr_t7h:cntr6|counter_reg_bit8                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|cntr_t7h:cntr6|counter_reg_bit6                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|cntr_b6h:cntr6|counter_reg_bit6                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|cntr_u7h:cntr6|counter_reg_bit7                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|cntr_t7h:cntr6|counter_reg_bit5                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|cntr_b6h:cntr6|counter_reg_bit5                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|cntr_u7h:cntr6|counter_reg_bit6                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|cntr_t7h:cntr6|counter_reg_bit4                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|cntr_b6h:cntr6|counter_reg_bit4                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|cntr_u7h:cntr6|counter_reg_bit5                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|cntr_t7h:cntr6|counter_reg_bit3                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|cntr_b6h:cntr6|counter_reg_bit3                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|cntr_u7h:cntr6|counter_reg_bit4                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|cntr_t7h:cntr6|counter_reg_bit2                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|cntr_b6h:cntr6|counter_reg_bit2                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|cntr_u7h:cntr6|counter_reg_bit3                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|cntr_b6h:cntr6|counter_reg_bit1                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|cntr_u7h:cntr6|counter_reg_bit2                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|cntr_t7h:cntr6|counter_reg_bit0                                                 ; 1       ;
; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|cntr_u7h:cntr6|counter_reg_bit1                                                 ; 1       ;
; Total number of inverted registers = 59                                                                                                                          ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                     ;
+-----------------------------------------------+-------------------------------------+------------+
; Register Name                                 ; Megafunction                        ; Type       ;
+-----------------------------------------------+-------------------------------------+------------+
; imgproc:u4a|grey_buffer:GB|sr[1..1919][13]    ; imgproc:u4a|grey_buffer:GB|sr_rtl_0 ; SHIFT_TAPS ;
; imgproc:u4a|grey_buffer:GB|sr[0..1279][12]    ; imgproc:u4a|grey_buffer:GB|sr_rtl_1 ; SHIFT_TAPS ;
; imgproc:u4a|grey_buffer:GB|sr[0..1919][0..11] ; imgproc:u4a|grey_buffer:GB|sr_rtl_2 ; SHIFT_TAPS ;
+-----------------------------------------------+-------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|CCD_Capture:u3|Y_Cont[2]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|BA[0]                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface|timer[9] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|command_done                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|senosr_exposure[13]                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|CCD_Capture:u3|X_Cont[5]                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|SA[2]                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|SA[5]                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|rp_shift[0]                  ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|mADDR[4]                                       ;
; 64:1               ; 4 bits    ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|mI2C_DATA[15]                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|CMD[1]                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|WR_MASK[1]                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|RD_MASK[0]                                     ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|ST[0]                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|senosr_exposure[6]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|VGA_B                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|VGA_G                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|VGA_R                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|sCCD_R[6]                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for imgproc:u4a|RAW2GRAY:R2G|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                  ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                  ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|altsyncram_7pc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0|shift_taps_n101:auto_generated|cntr_t7h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit5                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit6                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit8                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit9                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit10                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|altsyncram_loc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1|shift_taps_e101:auto_generated|cntr_u7h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit5                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit6                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit7                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit10                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|altsyncram_1pc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2|shift_taps_h101:auto_generated|cntr_b6h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit5                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit6                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit9                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COLUMN_WIDTH   ; 1280  ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                        ;
+----------------+-----------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                     ;
; NUMBER_OF_TAPS ; 2               ; Signed Integer                                                              ;
; TAP_DISTANCE   ; 1280            ; Signed Integer                                                              ;
; WIDTH          ; 12              ; Signed Integer                                                              ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                     ;
; CBXI_PARAMETER ; shift_taps_lv51 ; Untyped                                                                     ;
+----------------+-----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: imgproc:u4a ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; GWIDTH         ; 12    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imgproc:u4a|RAW2GRAY:R2G|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                     ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                  ;
; NUMBER_OF_TAPS ; 2               ; Signed Integer                                                                           ;
; TAP_DISTANCE   ; 1280            ; Signed Integer                                                                           ;
; WIDTH          ; 12              ; Signed Integer                                                                           ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                  ;
; CBXI_PARAMETER ; shift_taps_lv51 ; Untyped                                                                                  ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imgproc:u4a|grey_buffer:GB ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                 ;
; TAPDIST        ; 640   ; Signed Integer                                 ;
; LENGTH         ; 1920  ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imgproc:u4a|conv3x3:CONV ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; XWIDTH         ; 12    ; Signed Integer                               ;
; YWIDTH         ; 12    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 4                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                          ;
; phase_shift1                         ; 7500 ps                ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 25.000000 MHz          ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 25.000000 MHz          ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                              ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                           ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                           ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                           ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                           ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                           ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                           ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                           ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                           ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                    ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                           ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                    ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                    ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                    ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                    ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                           ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                           ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                           ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                           ;
; USE_EAB                                   ; ON          ; Untyped                                                                           ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                           ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; CBXI_PARAMETER                            ; dcfifo_ngp1 ; Untyped                                                                           ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                              ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                           ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                           ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                           ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                           ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                           ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                           ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                           ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                           ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                    ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                           ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                    ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                    ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                    ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                    ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                           ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                           ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                           ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                           ;
; USE_EAB                                   ; ON          ; Untyped                                                                           ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                           ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; CBXI_PARAMETER                            ; dcfifo_ngp1 ; Untyped                                                                           ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                             ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                          ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                          ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                   ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                   ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                   ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                          ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_ahp1 ; Untyped                                                                          ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                             ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                          ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                          ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                   ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                   ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                   ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                          ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_ahp1 ; Untyped                                                                          ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u8 ;
+-----------------------+------------------+---------------------+
; Parameter Name        ; Value            ; Type                ;
+-----------------------+------------------+---------------------+
; default_exposure      ; 0000011111000000 ; Unsigned Binary     ;
; exposure_change_value ; 0000000011001000 ; Unsigned Binary     ;
; CLK_Freq              ; 50000000         ; Signed Integer      ;
; I2C_Freq              ; 20000            ; Signed Integer      ;
; LUT_SIZE              ; 25               ; Signed Integer      ;
+-----------------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 33    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0 ;
+----------------+-----------------+-----------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                            ;
+----------------+-----------------+-----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                         ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                         ;
; TAP_DISTANCE   ; 1919            ; Untyped                                                         ;
; WIDTH          ; 1               ; Untyped                                                         ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                         ;
; CBXI_PARAMETER ; shift_taps_n101 ; Untyped                                                         ;
+----------------+-----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1 ;
+----------------+-----------------+-----------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                            ;
+----------------+-----------------+-----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                         ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                         ;
; TAP_DISTANCE   ; 1280            ; Untyped                                                         ;
; WIDTH          ; 1               ; Untyped                                                         ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                         ;
; CBXI_PARAMETER ; shift_taps_e101 ; Untyped                                                         ;
+----------------+-----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2 ;
+----------------+-----------------+-----------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                            ;
+----------------+-----------------+-----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                         ;
; NUMBER_OF_TAPS ; 3               ; Untyped                                                         ;
; TAP_DISTANCE   ; 640             ; Untyped                                                         ;
; WIDTH          ; 12              ; Untyped                                                         ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                         ;
; CBXI_PARAMETER ; shift_taps_h101 ; Untyped                                                         ;
+----------------+-----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                         ;
+----------------------------+--------------------------------------------------------------------------------+
; Name                       ; Value                                                                          ;
+----------------------------+--------------------------------------------------------------------------------+
; Number of entity instances ; 5                                                                              ;
; Entity Instance            ; RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component              ;
;     -- NUMBER_OF_TAPS      ; 2                                                                              ;
;     -- TAP_DISTANCE        ; 1280                                                                           ;
;     -- WIDTH               ; 12                                                                             ;
; Entity Instance            ; imgproc:u4a|RAW2GRAY:R2G|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                              ;
;     -- TAP_DISTANCE        ; 1280                                                                           ;
;     -- WIDTH               ; 12                                                                             ;
; Entity Instance            ; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0                              ;
;     -- NUMBER_OF_TAPS      ; 1                                                                              ;
;     -- TAP_DISTANCE        ; 1919                                                                           ;
;     -- WIDTH               ; 1                                                                              ;
; Entity Instance            ; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1                              ;
;     -- NUMBER_OF_TAPS      ; 1                                                                              ;
;     -- TAP_DISTANCE        ; 1280                                                                           ;
;     -- WIDTH               ; 1                                                                              ;
; Entity Instance            ; imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2                              ;
;     -- NUMBER_OF_TAPS      ; 3                                                                              ;
;     -- TAP_DISTANCE        ; 640                                                                            ;
;     -- WIDTH               ; 12                                                                             ;
+----------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "wrusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "wrusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo"                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "rdusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "rdusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; rst  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imgproc:u4a"                                                                                                                                                                               ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oRed[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oGreen[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oBlue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; iX_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2GRAY:u4|Line_Buffer1:u0"                                                                                 ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2GRAY:u4"                                                                                                                                                                              ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oGrey[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; iX_Cont     ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont     ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; oEdge       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u3"                                                                                    ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oX_Cont[15..11]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oY_Cont[15..11]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oFrame_Cont[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1309                        ;
;     CLR               ; 583                         ;
;     CLR SCLR          ; 126                         ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 82                          ;
;     ENA CLR           ; 259                         ;
;     ENA CLR SCLR      ; 132                         ;
;     ENA SCLR          ; 34                          ;
;     ENA SLD           ; 22                          ;
;     SCLR              ; 17                          ;
;     SLD               ; 4                           ;
;     plain             ; 49                          ;
; arriav_io_obuf        ; 62                          ;
; arriav_lcell_comb     ; 1461                        ;
;     arith             ; 482                         ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 396                         ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 8                           ;
;     extend            ; 22                          ;
;         7 data inputs ; 22                          ;
;     normal            ; 821                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 56                          ;
;         2 data inputs ; 151                         ;
;         3 data inputs ; 89                          ;
;         4 data inputs ; 164                         ;
;         5 data inputs ; 142                         ;
;         6 data inputs ; 217                         ;
;     shared            ; 136                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 84                          ;
;         3 data inputs ; 44                          ;
; boundary_port         ; 226                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 148                         ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 2.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Mar  2 17:20:37 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/imgproc.v
    Info (12023): Found entity 1: imgproc File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/imgproc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/grey_buffer.v
    Info (12023): Found entity 1: grey_buffer File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/grey_buffer.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file v/conv3x3.v
    Info (12023): Found entity 1: conv3x3 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/CONV3x3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file raw2gray.v
    Info (12023): Found entity 1: RAW2GRAY File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/RAW2GRAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_camera.v
    Info (12023): Found entity 1: DE1_SoC_CAMERA File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/VGA_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/SEG7_LUT.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/Reset_Delay.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/I2C_CCD_Config.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/CCD_Capture.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 37
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/command.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v
    Info (12023): Found entity 1: SEG7_LUT_6 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/SEG7_LUT_6.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/sdram_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v
    Info (12023): Found entity 1: sdram_pll_0002 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/sdram_pll/sdram_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer1.v
    Info (12023): Found entity 1: Line_Buffer1 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/Line_Buffer1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_RD_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_WR_FIFO.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_CAMERA.v(209): created implicit net for "VGA_CTRL_CLK" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 209
Info (12127): Elaborating entity "DE1_SoC_CAMERA" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE1_SoC_CAMERA.v(211): truncated value with size 16 to match size of target (10) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 211
Warning (10034): Output port "ADC_DIN" at DE1_SoC_CAMERA.v(41) has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 41
Warning (10034): Output port "ADC_SCLK" at DE1_SoC_CAMERA.v(43) has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 43
Warning (10034): Output port "AUD_DACDAT" at DE1_SoC_CAMERA.v(49) has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 49
Warning (10034): Output port "AUD_XCK" at DE1_SoC_CAMERA.v(51) has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 51
Warning (10034): Output port "FAN_CTRL" at DE1_SoC_CAMERA.v(79) has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 79
Warning (10034): Output port "FPGA_I2C_SCLK" at DE1_SoC_CAMERA.v(82) has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 82
Warning (10034): Output port "IRDA_TXD" at DE1_SoC_CAMERA.v(109) has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 109
Warning (10034): Output port "TD_RESET_N" at DE1_SoC_CAMERA.v(130) has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 130
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 238
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 253
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(164): object "ifval_fedge" assigned a value but never read File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/CCD_Capture.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(165): object "y_cnt_d" assigned a value but never read File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/CCD_Capture.v Line: 165
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(125): truncated value with size 32 to match size of target (16) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/CCD_Capture.v Line: 125
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(129): truncated value with size 32 to match size of target (16) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/CCD_Capture.v Line: 129
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(185): truncated value with size 32 to match size of target (1) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/CCD_Capture.v Line: 185
Info (12128): Elaborating entity "RAW2GRAY" for hierarchy "RAW2GRAY:u4" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 267
Info (12128): Elaborating entity "Line_Buffer1" for hierarchy "RAW2GRAY:u4|Line_Buffer1:u0" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/RAW2GRAY.v Line: 39
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/Line_Buffer1.v Line: 80
Info (12130): Elaborated megafunction instantiation "RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/Line_Buffer1.v Line: 80
Info (12133): Instantiated megafunction "RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/Line_Buffer1.v Line: 80
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_lv51.tdf
    Info (12023): Found entity 1: shift_taps_lv51 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/shift_taps_lv51.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_lv51" for hierarchy "RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jug1.tdf
    Info (12023): Found entity 1: altsyncram_jug1 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/altsyncram_jug1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jug1" for hierarchy "RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/shift_taps_lv51.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf
    Info (12023): Found entity 1: cntr_7of File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cntr_7of.tdf Line: 28
Info (12128): Elaborating entity "cntr_7of" for hierarchy "RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/shift_taps_lv51.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf
    Info (12023): Found entity 1: cmpr_qac File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cmpr_qac.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qac" for hierarchy "RAW2GRAY:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cntr_7of.tdf Line: 36
Info (12128): Elaborating entity "imgproc" for hierarchy "imgproc:u4a" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 284
Info (12128): Elaborating entity "grey_buffer" for hierarchy "imgproc:u4a|grey_buffer:GB" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/imgproc.v Line: 61
Info (12128): Elaborating entity "conv3x3" for hierarchy "imgproc:u4a|conv3x3:CONV" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/imgproc.v Line: 74
Warning (10230): Verilog HDL assignment warning at CONV3x3.v(20): truncated value with size 15 to match size of target (12) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/CONV3x3.v Line: 20
Warning (10230): Verilog HDL assignment warning at CONV3x3.v(25): truncated value with size 15 to match size of target (12) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/CONV3x3.v Line: 25
Warning (10230): Verilog HDL assignment warning at CONV3x3.v(27): truncated value with size 32 to match size of target (12) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/CONV3x3.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at CONV3x3.v(35): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/CONV3x3.v Line: 35
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "fin" into its bus
Info (12128): Elaborating entity "SEG7_LUT_6" for hierarchy "SEG7_LUT_6:u5" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 297
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_6:u5|SEG7_LUT:u0" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/SEG7_LUT_6.v Line: 47
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 307
Info (12128): Elaborating entity "sdram_pll_0002" for hierarchy "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/sdram_pll.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/sdram_pll/sdram_pll_0002.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/sdram_pll/sdram_pll_0002.v Line: 94
Info (12133): Instantiated megafunction "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/sdram_pll/sdram_pll_0002.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "7500 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 362
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 385
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(423) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 423
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 239
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 264
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/command.v Line: 275
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 272
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 282
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_WR_FIFO.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_WR_FIFO.v Line: 84
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_WR_FIFO.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ngp1.tdf
    Info (12023): Found entity 1: dcfifo_ngp1 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dcfifo_ngp1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_ngp1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/a_gray2bin_oab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dcfifo_ngp1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/a_graycounter_nv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dcfifo_ngp1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/a_graycounter_jdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dcfifo_ngp1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_86d1.tdf
    Info (12023): Found entity 1: altsyncram_86d1 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/altsyncram_86d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_86d1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dcfifo_ngp1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dcfifo_ngp1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dcfifo_ngp1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dcfifo_ngp1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cmpr_906.tdf Line: 23
Info (12128): Elaborating entity "cmpr_906" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dcfifo_ngp1.tdf Line: 71
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 302
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_RD_FIFO.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_RD_FIFO.v Line: 84
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_RD_FIFO.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ahp1.tdf
    Info (12023): Found entity 1: dcfifo_ahp1 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dcfifo_ahp1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_ahp1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dcfifo_ahp1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dcfifo_ahp1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 375
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/I2C_CCD_Config.v Line: 126
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/I2C_CCD_Config.v Line: 127
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/I2C_CCD_Config.v Line: 149
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/I2C_CCD_Config.v Line: 154
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/I2C_CCD_Config.v Line: 179
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/I2C_CCD_Config.v Line: 229
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/I2C_CCD_Config.v Line: 196
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/I2C_Controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/I2C_Controller.v Line: 70
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/I2C_Controller.v Line: 83
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 395
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(121): truncated value with size 32 to match size of target (10) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/VGA_Controller.v Line: 121
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(124): truncated value with size 32 to match size of target (10) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/VGA_Controller.v Line: 124
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(127): truncated value with size 32 to match size of target (10) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/VGA_Controller.v Line: 127
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(184): truncated value with size 32 to match size of target (13) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/VGA_Controller.v Line: 184
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(210): truncated value with size 32 to match size of target (13) File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/v/VGA_Controller.v Line: 210
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[15]" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/altsyncram_86d1.tdf Line: 522
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[15]" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/altsyncram_86d1.tdf Line: 522
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 3 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "imgproc:u4a|grey_buffer:GB|sr_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 1919
        Info (286033): Parameter WIDTH set to 1
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "imgproc:u4a|grey_buffer:GB|sr_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 1280
        Info (286033): Parameter WIDTH set to 1
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "imgproc:u4a|grey_buffer:GB|sr_rtl_2"
        Info (286033): Parameter NUMBER_OF_TAPS set to 3
        Info (286033): Parameter TAP_DISTANCE set to 640
        Info (286033): Parameter WIDTH set to 12
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0"
Info (12133): Instantiated megafunction "imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "1919"
    Info (12134): Parameter "WIDTH" = "1"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_n101.tdf
    Info (12023): Found entity 1: shift_taps_n101 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/shift_taps_n101.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pc1.tdf
    Info (12023): Found entity 1: altsyncram_7pc1 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/altsyncram_7pc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9of.tdf
    Info (12023): Found entity 1: cntr_9of File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cntr_9of.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t7h.tdf
    Info (12023): Found entity 1: cntr_t7h File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cntr_t7h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1"
Info (12133): Instantiated megafunction "imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "1280"
    Info (12134): Parameter "WIDTH" = "1"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_e101.tdf
    Info (12023): Found entity 1: shift_taps_e101 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/shift_taps_e101.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_loc1.tdf
    Info (12023): Found entity 1: altsyncram_loc1 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/altsyncram_loc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0of.tdf
    Info (12023): Found entity 1: cntr_0of File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cntr_0of.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u7h.tdf
    Info (12023): Found entity 1: cntr_u7h File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cntr_u7h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2"
Info (12133): Instantiated megafunction "imgproc:u4a|grey_buffer:GB|altshift_taps:sr_rtl_2" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "3"
    Info (12134): Parameter "TAP_DISTANCE" = "640"
    Info (12134): Parameter "WIDTH" = "12"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_h101.tdf
    Info (12023): Found entity 1: shift_taps_h101 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/shift_taps_h101.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1pc1.tdf
    Info (12023): Found entity 1: altsyncram_1pc1 File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/altsyncram_1pc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_emf.tdf
    Info (12023): Found entity 1: cntr_emf File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cntr_emf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf
    Info (12023): Found entity 1: cmpr_pac File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cmpr_pac.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b6h.tdf
    Info (12023): Found entity 1: cntr_b6h File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/db/cntr_b6h.tdf Line: 28
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 40
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 47
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 48
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 50
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 86
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 118
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 119
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 120
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 121
Info (13000): Registers with preset signals will power-up high File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/Sdram_Control/Sdram_Control.v Line: 443
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 41
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 43
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 49
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 51
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 66
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 79
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 82
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 109
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 130
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 140
    Warning (13410): Pin "D5M_TRIGGER" is stuck at VCC File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 152
Info (17049): 32 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[3].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 42
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 46
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 57
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 60
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 108
    Warning (15610): No output dependent on input pin "SW[4]" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 124
    Warning (15610): No output dependent on input pin "SW[5]" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 124
    Warning (15610): No output dependent on input pin "SW[6]" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 124
    Warning (15610): No output dependent on input pin "SW[7]" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 124
    Warning (15610): No output dependent on input pin "SW[8]" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 124
    Warning (15610): No output dependent on input pin "TD_CLK27" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 127
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 128
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 128
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 128
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 128
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 128
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 128
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 128
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 128
    Warning (15610): No output dependent on input pin "TD_HS" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 129
    Warning (15610): No output dependent on input pin "TD_VS" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 131
    Warning (15610): No output dependent on input pin "D5M_STROBE" File: I:/ece554/ECE554_SP23/DE1_SoC_CAMERA_Sol/DE1_SoC_CAMERA.v Line: 151
Info (21057): Implemented 2419 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 48 input pins
    Info (21059): Implemented 116 output pins
    Info (21060): Implemented 62 bidirectional pins
    Info (21061): Implemented 2041 logic cells
    Info (21064): Implemented 148 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings
    Info: Peak virtual memory: 5036 megabytes
    Info: Processing ended: Thu Mar  2 17:21:03 2023
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:26


