C 0 350 "BP<180..0>" 25 350 0 1 28 0 L
X "PIN_TEXT" "BP<180..0>" -60 336 0.00 0.00 28 0 0 2 0 0 1 0 1
X "VHDL_MODE" "inout" 0 350 0.00 0.00 10 0 0 0 0 0 0 0 0
X "VHDL_VECTOR_TYPE" "std_logic_vector" 82 350 0.00 0.00 20 0 0 0 0 0 0 0 126
C 0 -475 "FPGA_PG" 25 -475 0 1 28 0 L
X "PIN_TEXT" "FPGA_PG" -60 -489 0.00 0.00 28 0 0 2 0 0 1 0 1
X "VHDL_MODE" "in" 0 -475 0.00 0.00 10 0 0 0 0 0 0 0 0
X "VHDL_SCALAR_TYPE" "std_logic" 22 -489 0.00 0.00 20 0 0 0 0 0 0 0 126
C 50 -250 "POWER<5..0>" 75 -250 0 1 33 0 L
X "VHDL_VECTOR_TYPE" "std_logic_vector" 132 450 90.00 0.00 20 0 0 0 0 0 0 0 126
X "VHDL_MODE" "inout" 91 450 90.00 0.00 20 0 0 0 0 0 0 0 126
X "PIN_TEXT" "POWER<5..0>" -50 -250 0.00 0.00 33 0 0 2 0 0 1 0 32
L -1500 450 -1500 -700 -1 0
L 0 450 -1500 450 -1 0
L -1500 -700 0 -700 -1 0
L 0 -700 0 450 -1 0
L -50 -250 -25 -275 -1 0
L -25 -225 -50 -250 -1 0
L 50 -250 0 -250 -1 16
L 0 350 -25 375 -1 0
L -25 325 0 350 -1 0
L -25 -500 0 -500 -1 0
L 0 -450 -25 -450 -1 0
L -25 -450 -50 -475 -1 0
L -50 -475 -25 -500 -1 0
L -25 375 -50 350 -1 0
L -50 350 -25 325 -1 0
P "$LOCATION" "01. MODULE MANAGEMENT CTRL" -1500 453 0.00 0.00 50 0 0 0 0 0 0 0 0
P "LIBRARY1" "ieee" 536 385 0.00 0.00 20 0 0 0 0 0 0 0 72
P "USE1" "ieee.std_logic_1164.all" 536 364 0.00 0.00 20 0 0 0 0 0 0 0 72
P "USE2" "work.all" 536 344 0.00 0.00 20 0 0 0 0 0 0 0 72
P "BLOCK" "TRUE" -25 323 0.00 0.00 20 0 0 1 0 0 0 0 72
