
MCC_STM32F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099cc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018a8  08009adc  08009adc  0000aadc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b384  0800b384  0000d208  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b384  0800b384  0000c384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b38c  0800b38c  0000d208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b38c  0800b38c  0000c38c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b390  0800b390  0000c390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  0800b394  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001eec  20000208  0800b59c  0000d208  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200020f4  0800b59c  0000e0f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d208  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002717c  00000000  00000000  0000d231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000059e3  00000000  00000000  000343ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00010802  00000000  00000000  00039d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001868  00000000  00000000  0004a598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001b7d  00000000  00000000  0004be00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cb2f  00000000  00000000  0004d97d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002947f  00000000  00000000  0006a4ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00098e2e  00000000  00000000  0009392b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012c759  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004830  00000000  00000000  0012c79c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  00130fcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000208 	.word	0x20000208
 800012c:	00000000 	.word	0x00000000
 8000130:	08009ac4 	.word	0x08009ac4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000020c 	.word	0x2000020c
 800014c:	08009ac4 	.word	0x08009ac4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_dmul>:
 8000160:	b570      	push	{r4, r5, r6, lr}
 8000162:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000166:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800016a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800016e:	bf1d      	ittte	ne
 8000170:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000174:	ea94 0f0c 	teqne	r4, ip
 8000178:	ea95 0f0c 	teqne	r5, ip
 800017c:	f000 f8de 	bleq	800033c <__aeabi_dmul+0x1dc>
 8000180:	442c      	add	r4, r5
 8000182:	ea81 0603 	eor.w	r6, r1, r3
 8000186:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800018a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800018e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000192:	bf18      	it	ne
 8000194:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000198:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800019c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80001a0:	d038      	beq.n	8000214 <__aeabi_dmul+0xb4>
 80001a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80001a6:	f04f 0500 	mov.w	r5, #0
 80001aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001ae:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001b6:	f04f 0600 	mov.w	r6, #0
 80001ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001be:	f09c 0f00 	teq	ip, #0
 80001c2:	bf18      	it	ne
 80001c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001c8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001cc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001d0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001d4:	d204      	bcs.n	80001e0 <__aeabi_dmul+0x80>
 80001d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001da:	416d      	adcs	r5, r5
 80001dc:	eb46 0606 	adc.w	r6, r6, r6
 80001e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001f4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80001f8:	bf88      	it	hi
 80001fa:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80001fe:	d81e      	bhi.n	800023e <__aeabi_dmul+0xde>
 8000200:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000204:	bf08      	it	eq
 8000206:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800020a:	f150 0000 	adcs.w	r0, r0, #0
 800020e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000212:	bd70      	pop	{r4, r5, r6, pc}
 8000214:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000218:	ea46 0101 	orr.w	r1, r6, r1
 800021c:	ea40 0002 	orr.w	r0, r0, r2
 8000220:	ea81 0103 	eor.w	r1, r1, r3
 8000224:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000228:	bfc2      	ittt	gt
 800022a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800022e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000232:	bd70      	popgt	{r4, r5, r6, pc}
 8000234:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000238:	f04f 0e00 	mov.w	lr, #0
 800023c:	3c01      	subs	r4, #1
 800023e:	f300 80ab 	bgt.w	8000398 <__aeabi_dmul+0x238>
 8000242:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000246:	bfde      	ittt	le
 8000248:	2000      	movle	r0, #0
 800024a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800024e:	bd70      	pople	{r4, r5, r6, pc}
 8000250:	f1c4 0400 	rsb	r4, r4, #0
 8000254:	3c20      	subs	r4, #32
 8000256:	da35      	bge.n	80002c4 <__aeabi_dmul+0x164>
 8000258:	340c      	adds	r4, #12
 800025a:	dc1b      	bgt.n	8000294 <__aeabi_dmul+0x134>
 800025c:	f104 0414 	add.w	r4, r4, #20
 8000260:	f1c4 0520 	rsb	r5, r4, #32
 8000264:	fa00 f305 	lsl.w	r3, r0, r5
 8000268:	fa20 f004 	lsr.w	r0, r0, r4
 800026c:	fa01 f205 	lsl.w	r2, r1, r5
 8000270:	ea40 0002 	orr.w	r0, r0, r2
 8000274:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000278:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800027c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000280:	fa21 f604 	lsr.w	r6, r1, r4
 8000284:	eb42 0106 	adc.w	r1, r2, r6
 8000288:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800028c:	bf08      	it	eq
 800028e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000292:	bd70      	pop	{r4, r5, r6, pc}
 8000294:	f1c4 040c 	rsb	r4, r4, #12
 8000298:	f1c4 0520 	rsb	r5, r4, #32
 800029c:	fa00 f304 	lsl.w	r3, r0, r4
 80002a0:	fa20 f005 	lsr.w	r0, r0, r5
 80002a4:	fa01 f204 	lsl.w	r2, r1, r4
 80002a8:	ea40 0002 	orr.w	r0, r0, r2
 80002ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002bc:	bf08      	it	eq
 80002be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002c2:	bd70      	pop	{r4, r5, r6, pc}
 80002c4:	f1c4 0520 	rsb	r5, r4, #32
 80002c8:	fa00 f205 	lsl.w	r2, r0, r5
 80002cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002d0:	fa20 f304 	lsr.w	r3, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea43 0302 	orr.w	r3, r3, r2
 80002dc:	fa21 f004 	lsr.w	r0, r1, r4
 80002e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	fa21 f204 	lsr.w	r2, r1, r4
 80002e8:	ea20 0002 	bic.w	r0, r0, r2
 80002ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f094 0f00 	teq	r4, #0
 8000300:	d10f      	bne.n	8000322 <__aeabi_dmul+0x1c2>
 8000302:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000306:	0040      	lsls	r0, r0, #1
 8000308:	eb41 0101 	adc.w	r1, r1, r1
 800030c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000310:	bf08      	it	eq
 8000312:	3c01      	subeq	r4, #1
 8000314:	d0f7      	beq.n	8000306 <__aeabi_dmul+0x1a6>
 8000316:	ea41 0106 	orr.w	r1, r1, r6
 800031a:	f095 0f00 	teq	r5, #0
 800031e:	bf18      	it	ne
 8000320:	4770      	bxne	lr
 8000322:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000326:	0052      	lsls	r2, r2, #1
 8000328:	eb43 0303 	adc.w	r3, r3, r3
 800032c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000330:	bf08      	it	eq
 8000332:	3d01      	subeq	r5, #1
 8000334:	d0f7      	beq.n	8000326 <__aeabi_dmul+0x1c6>
 8000336:	ea43 0306 	orr.w	r3, r3, r6
 800033a:	4770      	bx	lr
 800033c:	ea94 0f0c 	teq	r4, ip
 8000340:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000344:	bf18      	it	ne
 8000346:	ea95 0f0c 	teqne	r5, ip
 800034a:	d00c      	beq.n	8000366 <__aeabi_dmul+0x206>
 800034c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000350:	bf18      	it	ne
 8000352:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000356:	d1d1      	bne.n	80002fc <__aeabi_dmul+0x19c>
 8000358:	ea81 0103 	eor.w	r1, r1, r3
 800035c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000360:	f04f 0000 	mov.w	r0, #0
 8000364:	bd70      	pop	{r4, r5, r6, pc}
 8000366:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800036a:	bf06      	itte	eq
 800036c:	4610      	moveq	r0, r2
 800036e:	4619      	moveq	r1, r3
 8000370:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000374:	d019      	beq.n	80003aa <__aeabi_dmul+0x24a>
 8000376:	ea94 0f0c 	teq	r4, ip
 800037a:	d102      	bne.n	8000382 <__aeabi_dmul+0x222>
 800037c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000380:	d113      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000382:	ea95 0f0c 	teq	r5, ip
 8000386:	d105      	bne.n	8000394 <__aeabi_dmul+0x234>
 8000388:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800038c:	bf1c      	itt	ne
 800038e:	4610      	movne	r0, r2
 8000390:	4619      	movne	r1, r3
 8000392:	d10a      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000394:	ea81 0103 	eor.w	r1, r1, r3
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd70      	pop	{r4, r5, r6, pc}
 80003aa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003ae:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003b2:	bd70      	pop	{r4, r5, r6, pc}

080003b4 <__aeabi_drsub>:
 80003b4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b8:	e002      	b.n	80003c0 <__adddf3>
 80003ba:	bf00      	nop

080003bc <__aeabi_dsub>:
 80003bc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003c0 <__adddf3>:
 80003c0:	b530      	push	{r4, r5, lr}
 80003c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ca:	ea94 0f05 	teq	r4, r5
 80003ce:	bf08      	it	eq
 80003d0:	ea90 0f02 	teqeq	r0, r2
 80003d4:	bf1f      	itttt	ne
 80003d6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003da:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e6:	f000 80e2 	beq.w	80005ae <__adddf3+0x1ee>
 80003ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003f2:	bfb8      	it	lt
 80003f4:	426d      	neglt	r5, r5
 80003f6:	dd0c      	ble.n	8000412 <__adddf3+0x52>
 80003f8:	442c      	add	r4, r5
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	ea82 0000 	eor.w	r0, r2, r0
 8000406:	ea83 0101 	eor.w	r1, r3, r1
 800040a:	ea80 0202 	eor.w	r2, r0, r2
 800040e:	ea81 0303 	eor.w	r3, r1, r3
 8000412:	2d36      	cmp	r5, #54	@ 0x36
 8000414:	bf88      	it	hi
 8000416:	bd30      	pophi	{r4, r5, pc}
 8000418:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800041c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000420:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000424:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x70>
 800042a:	4240      	negs	r0, r0
 800042c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000430:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000434:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000438:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800043c:	d002      	beq.n	8000444 <__adddf3+0x84>
 800043e:	4252      	negs	r2, r2
 8000440:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000444:	ea94 0f05 	teq	r4, r5
 8000448:	f000 80a7 	beq.w	800059a <__adddf3+0x1da>
 800044c:	f1a4 0401 	sub.w	r4, r4, #1
 8000450:	f1d5 0e20 	rsbs	lr, r5, #32
 8000454:	db0d      	blt.n	8000472 <__adddf3+0xb2>
 8000456:	fa02 fc0e 	lsl.w	ip, r2, lr
 800045a:	fa22 f205 	lsr.w	r2, r2, r5
 800045e:	1880      	adds	r0, r0, r2
 8000460:	f141 0100 	adc.w	r1, r1, #0
 8000464:	fa03 f20e 	lsl.w	r2, r3, lr
 8000468:	1880      	adds	r0, r0, r2
 800046a:	fa43 f305 	asr.w	r3, r3, r5
 800046e:	4159      	adcs	r1, r3
 8000470:	e00e      	b.n	8000490 <__adddf3+0xd0>
 8000472:	f1a5 0520 	sub.w	r5, r5, #32
 8000476:	f10e 0e20 	add.w	lr, lr, #32
 800047a:	2a01      	cmp	r2, #1
 800047c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000480:	bf28      	it	cs
 8000482:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000486:	fa43 f305 	asr.w	r3, r3, r5
 800048a:	18c0      	adds	r0, r0, r3
 800048c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	d507      	bpl.n	80004a6 <__adddf3+0xe6>
 8000496:	f04f 0e00 	mov.w	lr, #0
 800049a:	f1dc 0c00 	rsbs	ip, ip, #0
 800049e:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004a2:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004aa:	d31b      	bcc.n	80004e4 <__adddf3+0x124>
 80004ac:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004b0:	d30c      	bcc.n	80004cc <__adddf3+0x10c>
 80004b2:	0849      	lsrs	r1, r1, #1
 80004b4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004bc:	f104 0401 	add.w	r4, r4, #1
 80004c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c8:	f080 809a 	bcs.w	8000600 <__adddf3+0x240>
 80004cc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004d0:	bf08      	it	eq
 80004d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d6:	f150 0000 	adcs.w	r0, r0, #0
 80004da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004de:	ea41 0105 	orr.w	r1, r1, r5
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e8:	4140      	adcs	r0, r0
 80004ea:	eb41 0101 	adc.w	r1, r1, r1
 80004ee:	3c01      	subs	r4, #1
 80004f0:	bf28      	it	cs
 80004f2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f6:	d2e9      	bcs.n	80004cc <__adddf3+0x10c>
 80004f8:	f091 0f00 	teq	r1, #0
 80004fc:	bf04      	itt	eq
 80004fe:	4601      	moveq	r1, r0
 8000500:	2000      	moveq	r0, #0
 8000502:	fab1 f381 	clz	r3, r1
 8000506:	bf08      	it	eq
 8000508:	3320      	addeq	r3, #32
 800050a:	f1a3 030b 	sub.w	r3, r3, #11
 800050e:	f1b3 0220 	subs.w	r2, r3, #32
 8000512:	da0c      	bge.n	800052e <__adddf3+0x16e>
 8000514:	320c      	adds	r2, #12
 8000516:	dd08      	ble.n	800052a <__adddf3+0x16a>
 8000518:	f102 0c14 	add.w	ip, r2, #20
 800051c:	f1c2 020c 	rsb	r2, r2, #12
 8000520:	fa01 f00c 	lsl.w	r0, r1, ip
 8000524:	fa21 f102 	lsr.w	r1, r1, r2
 8000528:	e00c      	b.n	8000544 <__adddf3+0x184>
 800052a:	f102 0214 	add.w	r2, r2, #20
 800052e:	bfd8      	it	le
 8000530:	f1c2 0c20 	rsble	ip, r2, #32
 8000534:	fa01 f102 	lsl.w	r1, r1, r2
 8000538:	fa20 fc0c 	lsr.w	ip, r0, ip
 800053c:	bfdc      	itt	le
 800053e:	ea41 010c 	orrle.w	r1, r1, ip
 8000542:	4090      	lslle	r0, r2
 8000544:	1ae4      	subs	r4, r4, r3
 8000546:	bfa2      	ittt	ge
 8000548:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800054c:	4329      	orrge	r1, r5
 800054e:	bd30      	popge	{r4, r5, pc}
 8000550:	ea6f 0404 	mvn.w	r4, r4
 8000554:	3c1f      	subs	r4, #31
 8000556:	da1c      	bge.n	8000592 <__adddf3+0x1d2>
 8000558:	340c      	adds	r4, #12
 800055a:	dc0e      	bgt.n	800057a <__adddf3+0x1ba>
 800055c:	f104 0414 	add.w	r4, r4, #20
 8000560:	f1c4 0220 	rsb	r2, r4, #32
 8000564:	fa20 f004 	lsr.w	r0, r0, r4
 8000568:	fa01 f302 	lsl.w	r3, r1, r2
 800056c:	ea40 0003 	orr.w	r0, r0, r3
 8000570:	fa21 f304 	lsr.w	r3, r1, r4
 8000574:	ea45 0103 	orr.w	r1, r5, r3
 8000578:	bd30      	pop	{r4, r5, pc}
 800057a:	f1c4 040c 	rsb	r4, r4, #12
 800057e:	f1c4 0220 	rsb	r2, r4, #32
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 f304 	lsl.w	r3, r1, r4
 800058a:	ea40 0003 	orr.w	r0, r0, r3
 800058e:	4629      	mov	r1, r5
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	fa21 f004 	lsr.w	r0, r1, r4
 8000596:	4629      	mov	r1, r5
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	f094 0f00 	teq	r4, #0
 800059e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005a2:	bf06      	itte	eq
 80005a4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a8:	3401      	addeq	r4, #1
 80005aa:	3d01      	subne	r5, #1
 80005ac:	e74e      	b.n	800044c <__adddf3+0x8c>
 80005ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005b2:	bf18      	it	ne
 80005b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b8:	d029      	beq.n	800060e <__adddf3+0x24e>
 80005ba:	ea94 0f05 	teq	r4, r5
 80005be:	bf08      	it	eq
 80005c0:	ea90 0f02 	teqeq	r0, r2
 80005c4:	d005      	beq.n	80005d2 <__adddf3+0x212>
 80005c6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ca:	bf04      	itt	eq
 80005cc:	4619      	moveq	r1, r3
 80005ce:	4610      	moveq	r0, r2
 80005d0:	bd30      	pop	{r4, r5, pc}
 80005d2:	ea91 0f03 	teq	r1, r3
 80005d6:	bf1e      	ittt	ne
 80005d8:	2100      	movne	r1, #0
 80005da:	2000      	movne	r0, #0
 80005dc:	bd30      	popne	{r4, r5, pc}
 80005de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005e2:	d105      	bne.n	80005f0 <__adddf3+0x230>
 80005e4:	0040      	lsls	r0, r0, #1
 80005e6:	4149      	adcs	r1, r1
 80005e8:	bf28      	it	cs
 80005ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ee:	bd30      	pop	{r4, r5, pc}
 80005f0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f4:	bf3c      	itt	cc
 80005f6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005fa:	bd30      	popcc	{r4, r5, pc}
 80005fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000600:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000604:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000608:	f04f 0000 	mov.w	r0, #0
 800060c:	bd30      	pop	{r4, r5, pc}
 800060e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000612:	bf1a      	itte	ne
 8000614:	4619      	movne	r1, r3
 8000616:	4610      	movne	r0, r2
 8000618:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800061c:	bf1c      	itt	ne
 800061e:	460b      	movne	r3, r1
 8000620:	4602      	movne	r2, r0
 8000622:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000626:	bf06      	itte	eq
 8000628:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800062c:	ea91 0f03 	teqeq	r1, r3
 8000630:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000634:	bd30      	pop	{r4, r5, pc}
 8000636:	bf00      	nop

08000638 <__aeabi_ui2d>:
 8000638:	f090 0f00 	teq	r0, #0
 800063c:	bf04      	itt	eq
 800063e:	2100      	moveq	r1, #0
 8000640:	4770      	bxeq	lr
 8000642:	b530      	push	{r4, r5, lr}
 8000644:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000648:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800064c:	f04f 0500 	mov.w	r5, #0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e750      	b.n	80004f8 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_i2d>:
 8000658:	f090 0f00 	teq	r0, #0
 800065c:	bf04      	itt	eq
 800065e:	2100      	moveq	r1, #0
 8000660:	4770      	bxeq	lr
 8000662:	b530      	push	{r4, r5, lr}
 8000664:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000668:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800066c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000670:	bf48      	it	mi
 8000672:	4240      	negmi	r0, r0
 8000674:	f04f 0100 	mov.w	r1, #0
 8000678:	e73e      	b.n	80004f8 <__adddf3+0x138>
 800067a:	bf00      	nop

0800067c <__aeabi_f2d>:
 800067c:	0042      	lsls	r2, r0, #1
 800067e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000682:	ea4f 0131 	mov.w	r1, r1, rrx
 8000686:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800068a:	bf1f      	itttt	ne
 800068c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000690:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000694:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000698:	4770      	bxne	lr
 800069a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069e:	bf08      	it	eq
 80006a0:	4770      	bxeq	lr
 80006a2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a6:	bf04      	itt	eq
 80006a8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006ac:	4770      	bxeq	lr
 80006ae:	b530      	push	{r4, r5, lr}
 80006b0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006bc:	e71c      	b.n	80004f8 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_ul2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f04f 0500 	mov.w	r5, #0
 80006ce:	e00a      	b.n	80006e6 <__aeabi_l2d+0x16>

080006d0 <__aeabi_l2d>:
 80006d0:	ea50 0201 	orrs.w	r2, r0, r1
 80006d4:	bf08      	it	eq
 80006d6:	4770      	bxeq	lr
 80006d8:	b530      	push	{r4, r5, lr}
 80006da:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006de:	d502      	bpl.n	80006e6 <__aeabi_l2d+0x16>
 80006e0:	4240      	negs	r0, r0
 80006e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006ea:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006f2:	f43f aed8 	beq.w	80004a6 <__adddf3+0xe6>
 80006f6:	f04f 0203 	mov.w	r2, #3
 80006fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fe:	bf18      	it	ne
 8000700:	3203      	addne	r2, #3
 8000702:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000706:	bf18      	it	ne
 8000708:	3203      	addne	r2, #3
 800070a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070e:	f1c2 0320 	rsb	r3, r2, #32
 8000712:	fa00 fc03 	lsl.w	ip, r0, r3
 8000716:	fa20 f002 	lsr.w	r0, r0, r2
 800071a:	fa01 fe03 	lsl.w	lr, r1, r3
 800071e:	ea40 000e 	orr.w	r0, r0, lr
 8000722:	fa21 f102 	lsr.w	r1, r1, r2
 8000726:	4414      	add	r4, r2
 8000728:	e6bd      	b.n	80004a6 <__adddf3+0xe6>
 800072a:	bf00      	nop

0800072c <__aeabi_d2iz>:
 800072c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000730:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000734:	d215      	bcs.n	8000762 <__aeabi_d2iz+0x36>
 8000736:	d511      	bpl.n	800075c <__aeabi_d2iz+0x30>
 8000738:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800073c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000740:	d912      	bls.n	8000768 <__aeabi_d2iz+0x3c>
 8000742:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000746:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800074a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800074e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000752:	fa23 f002 	lsr.w	r0, r3, r2
 8000756:	bf18      	it	ne
 8000758:	4240      	negne	r0, r0
 800075a:	4770      	bx	lr
 800075c:	f04f 0000 	mov.w	r0, #0
 8000760:	4770      	bx	lr
 8000762:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000766:	d105      	bne.n	8000774 <__aeabi_d2iz+0x48>
 8000768:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800076c:	bf08      	it	eq
 800076e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000772:	4770      	bx	lr
 8000774:	f04f 0000 	mov.w	r0, #0
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop

0800077c <__aeabi_frsub>:
 800077c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000780:	e002      	b.n	8000788 <__addsf3>
 8000782:	bf00      	nop

08000784 <__aeabi_fsub>:
 8000784:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000788 <__addsf3>:
 8000788:	0042      	lsls	r2, r0, #1
 800078a:	bf1f      	itttt	ne
 800078c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000790:	ea92 0f03 	teqne	r2, r3
 8000794:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000798:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800079c:	d06a      	beq.n	8000874 <__addsf3+0xec>
 800079e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80007a2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80007a6:	bfc1      	itttt	gt
 80007a8:	18d2      	addgt	r2, r2, r3
 80007aa:	4041      	eorgt	r1, r0
 80007ac:	4048      	eorgt	r0, r1
 80007ae:	4041      	eorgt	r1, r0
 80007b0:	bfb8      	it	lt
 80007b2:	425b      	neglt	r3, r3
 80007b4:	2b19      	cmp	r3, #25
 80007b6:	bf88      	it	hi
 80007b8:	4770      	bxhi	lr
 80007ba:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80007be:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80007c2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80007c6:	bf18      	it	ne
 80007c8:	4240      	negne	r0, r0
 80007ca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80007ce:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80007d2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80007d6:	bf18      	it	ne
 80007d8:	4249      	negne	r1, r1
 80007da:	ea92 0f03 	teq	r2, r3
 80007de:	d03f      	beq.n	8000860 <__addsf3+0xd8>
 80007e0:	f1a2 0201 	sub.w	r2, r2, #1
 80007e4:	fa41 fc03 	asr.w	ip, r1, r3
 80007e8:	eb10 000c 	adds.w	r0, r0, ip
 80007ec:	f1c3 0320 	rsb	r3, r3, #32
 80007f0:	fa01 f103 	lsl.w	r1, r1, r3
 80007f4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80007f8:	d502      	bpl.n	8000800 <__addsf3+0x78>
 80007fa:	4249      	negs	r1, r1
 80007fc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000800:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000804:	d313      	bcc.n	800082e <__addsf3+0xa6>
 8000806:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800080a:	d306      	bcc.n	800081a <__addsf3+0x92>
 800080c:	0840      	lsrs	r0, r0, #1
 800080e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000812:	f102 0201 	add.w	r2, r2, #1
 8000816:	2afe      	cmp	r2, #254	@ 0xfe
 8000818:	d251      	bcs.n	80008be <__addsf3+0x136>
 800081a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800081e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000822:	bf08      	it	eq
 8000824:	f020 0001 	biceq.w	r0, r0, #1
 8000828:	ea40 0003 	orr.w	r0, r0, r3
 800082c:	4770      	bx	lr
 800082e:	0049      	lsls	r1, r1, #1
 8000830:	eb40 0000 	adc.w	r0, r0, r0
 8000834:	3a01      	subs	r2, #1
 8000836:	bf28      	it	cs
 8000838:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800083c:	d2ed      	bcs.n	800081a <__addsf3+0x92>
 800083e:	fab0 fc80 	clz	ip, r0
 8000842:	f1ac 0c08 	sub.w	ip, ip, #8
 8000846:	ebb2 020c 	subs.w	r2, r2, ip
 800084a:	fa00 f00c 	lsl.w	r0, r0, ip
 800084e:	bfaa      	itet	ge
 8000850:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000854:	4252      	neglt	r2, r2
 8000856:	4318      	orrge	r0, r3
 8000858:	bfbc      	itt	lt
 800085a:	40d0      	lsrlt	r0, r2
 800085c:	4318      	orrlt	r0, r3
 800085e:	4770      	bx	lr
 8000860:	f092 0f00 	teq	r2, #0
 8000864:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000868:	bf06      	itte	eq
 800086a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800086e:	3201      	addeq	r2, #1
 8000870:	3b01      	subne	r3, #1
 8000872:	e7b5      	b.n	80007e0 <__addsf3+0x58>
 8000874:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000878:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800087c:	bf18      	it	ne
 800087e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000882:	d021      	beq.n	80008c8 <__addsf3+0x140>
 8000884:	ea92 0f03 	teq	r2, r3
 8000888:	d004      	beq.n	8000894 <__addsf3+0x10c>
 800088a:	f092 0f00 	teq	r2, #0
 800088e:	bf08      	it	eq
 8000890:	4608      	moveq	r0, r1
 8000892:	4770      	bx	lr
 8000894:	ea90 0f01 	teq	r0, r1
 8000898:	bf1c      	itt	ne
 800089a:	2000      	movne	r0, #0
 800089c:	4770      	bxne	lr
 800089e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80008a2:	d104      	bne.n	80008ae <__addsf3+0x126>
 80008a4:	0040      	lsls	r0, r0, #1
 80008a6:	bf28      	it	cs
 80008a8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80008ac:	4770      	bx	lr
 80008ae:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80008b2:	bf3c      	itt	cc
 80008b4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80008b8:	4770      	bxcc	lr
 80008ba:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80008be:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80008c2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80008c6:	4770      	bx	lr
 80008c8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80008cc:	bf16      	itet	ne
 80008ce:	4608      	movne	r0, r1
 80008d0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80008d4:	4601      	movne	r1, r0
 80008d6:	0242      	lsls	r2, r0, #9
 80008d8:	bf06      	itte	eq
 80008da:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80008de:	ea90 0f01 	teqeq	r0, r1
 80008e2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80008e6:	4770      	bx	lr

080008e8 <__aeabi_ui2f>:
 80008e8:	f04f 0300 	mov.w	r3, #0
 80008ec:	e004      	b.n	80008f8 <__aeabi_i2f+0x8>
 80008ee:	bf00      	nop

080008f0 <__aeabi_i2f>:
 80008f0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80008f4:	bf48      	it	mi
 80008f6:	4240      	negmi	r0, r0
 80008f8:	ea5f 0c00 	movs.w	ip, r0
 80008fc:	bf08      	it	eq
 80008fe:	4770      	bxeq	lr
 8000900:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000904:	4601      	mov	r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	e01c      	b.n	8000946 <__aeabi_l2f+0x2a>

0800090c <__aeabi_ul2f>:
 800090c:	ea50 0201 	orrs.w	r2, r0, r1
 8000910:	bf08      	it	eq
 8000912:	4770      	bxeq	lr
 8000914:	f04f 0300 	mov.w	r3, #0
 8000918:	e00a      	b.n	8000930 <__aeabi_l2f+0x14>
 800091a:	bf00      	nop

0800091c <__aeabi_l2f>:
 800091c:	ea50 0201 	orrs.w	r2, r0, r1
 8000920:	bf08      	it	eq
 8000922:	4770      	bxeq	lr
 8000924:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000928:	d502      	bpl.n	8000930 <__aeabi_l2f+0x14>
 800092a:	4240      	negs	r0, r0
 800092c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000930:	ea5f 0c01 	movs.w	ip, r1
 8000934:	bf02      	ittt	eq
 8000936:	4684      	moveq	ip, r0
 8000938:	4601      	moveq	r1, r0
 800093a:	2000      	moveq	r0, #0
 800093c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000940:	bf08      	it	eq
 8000942:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000946:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800094a:	fabc f28c 	clz	r2, ip
 800094e:	3a08      	subs	r2, #8
 8000950:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000954:	db10      	blt.n	8000978 <__aeabi_l2f+0x5c>
 8000956:	fa01 fc02 	lsl.w	ip, r1, r2
 800095a:	4463      	add	r3, ip
 800095c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000960:	f1c2 0220 	rsb	r2, r2, #32
 8000964:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000968:	fa20 f202 	lsr.w	r2, r0, r2
 800096c:	eb43 0002 	adc.w	r0, r3, r2
 8000970:	bf08      	it	eq
 8000972:	f020 0001 	biceq.w	r0, r0, #1
 8000976:	4770      	bx	lr
 8000978:	f102 0220 	add.w	r2, r2, #32
 800097c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000980:	f1c2 0220 	rsb	r2, r2, #32
 8000984:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000988:	fa21 f202 	lsr.w	r2, r1, r2
 800098c:	eb43 0002 	adc.w	r0, r3, r2
 8000990:	bf08      	it	eq
 8000992:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000996:	4770      	bx	lr

08000998 <__aeabi_fmul>:
 8000998:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800099c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009a0:	bf1e      	ittt	ne
 80009a2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009a6:	ea92 0f0c 	teqne	r2, ip
 80009aa:	ea93 0f0c 	teqne	r3, ip
 80009ae:	d06f      	beq.n	8000a90 <__aeabi_fmul+0xf8>
 80009b0:	441a      	add	r2, r3
 80009b2:	ea80 0c01 	eor.w	ip, r0, r1
 80009b6:	0240      	lsls	r0, r0, #9
 80009b8:	bf18      	it	ne
 80009ba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80009be:	d01e      	beq.n	80009fe <__aeabi_fmul+0x66>
 80009c0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80009c4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80009c8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80009cc:	fba0 3101 	umull	r3, r1, r0, r1
 80009d0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80009d4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80009d8:	bf3e      	ittt	cc
 80009da:	0049      	lslcc	r1, r1, #1
 80009dc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80009e0:	005b      	lslcc	r3, r3, #1
 80009e2:	ea40 0001 	orr.w	r0, r0, r1
 80009e6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80009ea:	2afd      	cmp	r2, #253	@ 0xfd
 80009ec:	d81d      	bhi.n	8000a2a <__aeabi_fmul+0x92>
 80009ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80009f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009f6:	bf08      	it	eq
 80009f8:	f020 0001 	biceq.w	r0, r0, #1
 80009fc:	4770      	bx	lr
 80009fe:	f090 0f00 	teq	r0, #0
 8000a02:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000a06:	bf08      	it	eq
 8000a08:	0249      	lsleq	r1, r1, #9
 8000a0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000a12:	3a7f      	subs	r2, #127	@ 0x7f
 8000a14:	bfc2      	ittt	gt
 8000a16:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000a1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a1e:	4770      	bxgt	lr
 8000a20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a24:	f04f 0300 	mov.w	r3, #0
 8000a28:	3a01      	subs	r2, #1
 8000a2a:	dc5d      	bgt.n	8000ae8 <__aeabi_fmul+0x150>
 8000a2c:	f112 0f19 	cmn.w	r2, #25
 8000a30:	bfdc      	itt	le
 8000a32:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000a36:	4770      	bxle	lr
 8000a38:	f1c2 0200 	rsb	r2, r2, #0
 8000a3c:	0041      	lsls	r1, r0, #1
 8000a3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000a42:	f1c2 0220 	rsb	r2, r2, #32
 8000a46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000a4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000a4e:	f140 0000 	adc.w	r0, r0, #0
 8000a52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000a56:	bf08      	it	eq
 8000a58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000a5c:	4770      	bx	lr
 8000a5e:	f092 0f00 	teq	r2, #0
 8000a62:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000a66:	bf02      	ittt	eq
 8000a68:	0040      	lsleq	r0, r0, #1
 8000a6a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000a6e:	3a01      	subeq	r2, #1
 8000a70:	d0f9      	beq.n	8000a66 <__aeabi_fmul+0xce>
 8000a72:	ea40 000c 	orr.w	r0, r0, ip
 8000a76:	f093 0f00 	teq	r3, #0
 8000a7a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a7e:	bf02      	ittt	eq
 8000a80:	0049      	lsleq	r1, r1, #1
 8000a82:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000a86:	3b01      	subeq	r3, #1
 8000a88:	d0f9      	beq.n	8000a7e <__aeabi_fmul+0xe6>
 8000a8a:	ea41 010c 	orr.w	r1, r1, ip
 8000a8e:	e78f      	b.n	80009b0 <__aeabi_fmul+0x18>
 8000a90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a94:	ea92 0f0c 	teq	r2, ip
 8000a98:	bf18      	it	ne
 8000a9a:	ea93 0f0c 	teqne	r3, ip
 8000a9e:	d00a      	beq.n	8000ab6 <__aeabi_fmul+0x11e>
 8000aa0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000aa4:	bf18      	it	ne
 8000aa6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000aaa:	d1d8      	bne.n	8000a5e <__aeabi_fmul+0xc6>
 8000aac:	ea80 0001 	eor.w	r0, r0, r1
 8000ab0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ab4:	4770      	bx	lr
 8000ab6:	f090 0f00 	teq	r0, #0
 8000aba:	bf17      	itett	ne
 8000abc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ac0:	4608      	moveq	r0, r1
 8000ac2:	f091 0f00 	teqne	r1, #0
 8000ac6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000aca:	d014      	beq.n	8000af6 <__aeabi_fmul+0x15e>
 8000acc:	ea92 0f0c 	teq	r2, ip
 8000ad0:	d101      	bne.n	8000ad6 <__aeabi_fmul+0x13e>
 8000ad2:	0242      	lsls	r2, r0, #9
 8000ad4:	d10f      	bne.n	8000af6 <__aeabi_fmul+0x15e>
 8000ad6:	ea93 0f0c 	teq	r3, ip
 8000ada:	d103      	bne.n	8000ae4 <__aeabi_fmul+0x14c>
 8000adc:	024b      	lsls	r3, r1, #9
 8000ade:	bf18      	it	ne
 8000ae0:	4608      	movne	r0, r1
 8000ae2:	d108      	bne.n	8000af6 <__aeabi_fmul+0x15e>
 8000ae4:	ea80 0001 	eor.w	r0, r0, r1
 8000ae8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000aec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000af0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000af4:	4770      	bx	lr
 8000af6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000afa:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000afe:	4770      	bx	lr

08000b00 <__aeabi_fdiv>:
 8000b00:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b04:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b08:	bf1e      	ittt	ne
 8000b0a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b0e:	ea92 0f0c 	teqne	r2, ip
 8000b12:	ea93 0f0c 	teqne	r3, ip
 8000b16:	d069      	beq.n	8000bec <__aeabi_fdiv+0xec>
 8000b18:	eba2 0203 	sub.w	r2, r2, r3
 8000b1c:	ea80 0c01 	eor.w	ip, r0, r1
 8000b20:	0249      	lsls	r1, r1, #9
 8000b22:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000b26:	d037      	beq.n	8000b98 <__aeabi_fdiv+0x98>
 8000b28:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000b2c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000b30:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000b34:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000b38:	428b      	cmp	r3, r1
 8000b3a:	bf38      	it	cc
 8000b3c:	005b      	lslcc	r3, r3, #1
 8000b3e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000b42:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000b46:	428b      	cmp	r3, r1
 8000b48:	bf24      	itt	cs
 8000b4a:	1a5b      	subcs	r3, r3, r1
 8000b4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b50:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000b54:	bf24      	itt	cs
 8000b56:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000b5a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b5e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000b62:	bf24      	itt	cs
 8000b64:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000b68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000b6c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000b70:	bf24      	itt	cs
 8000b72:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000b76:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b7a:	011b      	lsls	r3, r3, #4
 8000b7c:	bf18      	it	ne
 8000b7e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000b82:	d1e0      	bne.n	8000b46 <__aeabi_fdiv+0x46>
 8000b84:	2afd      	cmp	r2, #253	@ 0xfd
 8000b86:	f63f af50 	bhi.w	8000a2a <__aeabi_fmul+0x92>
 8000b8a:	428b      	cmp	r3, r1
 8000b8c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b90:	bf08      	it	eq
 8000b92:	f020 0001 	biceq.w	r0, r0, #1
 8000b96:	4770      	bx	lr
 8000b98:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000b9c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ba0:	327f      	adds	r2, #127	@ 0x7f
 8000ba2:	bfc2      	ittt	gt
 8000ba4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ba8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bac:	4770      	bxgt	lr
 8000bae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bb2:	f04f 0300 	mov.w	r3, #0
 8000bb6:	3a01      	subs	r2, #1
 8000bb8:	e737      	b.n	8000a2a <__aeabi_fmul+0x92>
 8000bba:	f092 0f00 	teq	r2, #0
 8000bbe:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000bc2:	bf02      	ittt	eq
 8000bc4:	0040      	lsleq	r0, r0, #1
 8000bc6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000bca:	3a01      	subeq	r2, #1
 8000bcc:	d0f9      	beq.n	8000bc2 <__aeabi_fdiv+0xc2>
 8000bce:	ea40 000c 	orr.w	r0, r0, ip
 8000bd2:	f093 0f00 	teq	r3, #0
 8000bd6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bda:	bf02      	ittt	eq
 8000bdc:	0049      	lsleq	r1, r1, #1
 8000bde:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000be2:	3b01      	subeq	r3, #1
 8000be4:	d0f9      	beq.n	8000bda <__aeabi_fdiv+0xda>
 8000be6:	ea41 010c 	orr.w	r1, r1, ip
 8000bea:	e795      	b.n	8000b18 <__aeabi_fdiv+0x18>
 8000bec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000bf0:	ea92 0f0c 	teq	r2, ip
 8000bf4:	d108      	bne.n	8000c08 <__aeabi_fdiv+0x108>
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	f47f af7d 	bne.w	8000af6 <__aeabi_fmul+0x15e>
 8000bfc:	ea93 0f0c 	teq	r3, ip
 8000c00:	f47f af70 	bne.w	8000ae4 <__aeabi_fmul+0x14c>
 8000c04:	4608      	mov	r0, r1
 8000c06:	e776      	b.n	8000af6 <__aeabi_fmul+0x15e>
 8000c08:	ea93 0f0c 	teq	r3, ip
 8000c0c:	d104      	bne.n	8000c18 <__aeabi_fdiv+0x118>
 8000c0e:	024b      	lsls	r3, r1, #9
 8000c10:	f43f af4c 	beq.w	8000aac <__aeabi_fmul+0x114>
 8000c14:	4608      	mov	r0, r1
 8000c16:	e76e      	b.n	8000af6 <__aeabi_fmul+0x15e>
 8000c18:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c1c:	bf18      	it	ne
 8000c1e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000c22:	d1ca      	bne.n	8000bba <__aeabi_fdiv+0xba>
 8000c24:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000c28:	f47f af5c 	bne.w	8000ae4 <__aeabi_fmul+0x14c>
 8000c2c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000c30:	f47f af3c 	bne.w	8000aac <__aeabi_fmul+0x114>
 8000c34:	e75f      	b.n	8000af6 <__aeabi_fmul+0x15e>
 8000c36:	bf00      	nop

08000c38 <__aeabi_f2iz>:
 8000c38:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000c3c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000c40:	d30f      	bcc.n	8000c62 <__aeabi_f2iz+0x2a>
 8000c42:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000c46:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_f2iz+0x30>
 8000c4c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000c50:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c54:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c58:	fa23 f002 	lsr.w	r0, r3, r2
 8000c5c:	bf18      	it	ne
 8000c5e:	4240      	negne	r0, r0
 8000c60:	4770      	bx	lr
 8000c62:	f04f 0000 	mov.w	r0, #0
 8000c66:	4770      	bx	lr
 8000c68:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000c6c:	d101      	bne.n	8000c72 <__aeabi_f2iz+0x3a>
 8000c6e:	0242      	lsls	r2, r0, #9
 8000c70:	d105      	bne.n	8000c7e <__aeabi_f2iz+0x46>
 8000c72:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000c76:	bf08      	it	eq
 8000c78:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c7c:	4770      	bx	lr
 8000c7e:	f04f 0000 	mov.w	r0, #0
 8000c82:	4770      	bx	lr

08000c84 <ESP01StrToBufTX>:
		}
	}
}

static void ESP01StrToBufTX(const char *str){
	for(int i=0; str[i]; i++){
 8000c84:	2200      	movs	r2, #0
 8000c86:	490a      	ldr	r1, [pc, #40]	@ (8000cb0 <ESP01StrToBufTX+0x2c>)
static void ESP01StrToBufTX(const char *str){
 8000c88:	b530      	push	{r4, r5, lr}
 8000c8a:	880b      	ldrh	r3, [r1, #0]
		esp01TXATBuf[esp01iwTX++] = str[i];
 8000c8c:	4d09      	ldr	r5, [pc, #36]	@ (8000cb4 <ESP01StrToBufTX+0x30>)
 8000c8e:	3801      	subs	r0, #1
	for(int i=0; str[i]; i++){
 8000c90:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8000c94:	b914      	cbnz	r4, 8000c9c <ESP01StrToBufTX+0x18>
 8000c96:	b102      	cbz	r2, 8000c9a <ESP01StrToBufTX+0x16>
 8000c98:	800b      	strh	r3, [r1, #0]
		if(esp01iwTX == ESP01TXBUFAT)
			esp01iwTX = 0;
	}
}
 8000c9a:	bd30      	pop	{r4, r5, pc}
		esp01TXATBuf[esp01iwTX++] = str[i];
 8000c9c:	1c5a      	adds	r2, r3, #1
 8000c9e:	b292      	uxth	r2, r2
			esp01iwTX = 0;
 8000ca0:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
		esp01TXATBuf[esp01iwTX++] = str[i];
 8000ca4:	54ec      	strb	r4, [r5, r3]
 8000ca6:	bf14      	ite	ne
 8000ca8:	4613      	movne	r3, r2
 8000caa:	2300      	moveq	r3, #0
 8000cac:	2201      	movs	r2, #1
 8000cae:	e7ef      	b.n	8000c90 <ESP01StrToBufTX+0xc>
 8000cb0:	20000236 	.word	0x20000236
 8000cb4:	2000023e 	.word	0x2000023e

08000cb8 <ESP01ByteToBufTX>:

static void ESP01ByteToBufTX(uint8_t value){
	esp01TXATBuf[esp01iwTX++] = value;
 8000cb8:	4a07      	ldr	r2, [pc, #28]	@ (8000cd8 <ESP01ByteToBufTX+0x20>)
static void ESP01ByteToBufTX(uint8_t value){
 8000cba:	b510      	push	{r4, lr}
	esp01TXATBuf[esp01iwTX++] = value;
 8000cbc:	8811      	ldrh	r1, [r2, #0]
 8000cbe:	4c07      	ldr	r4, [pc, #28]	@ (8000cdc <ESP01ByteToBufTX+0x24>)
 8000cc0:	1c4b      	adds	r3, r1, #1
 8000cc2:	b29b      	uxth	r3, r3
	if(esp01iwTX == ESP01TXBUFAT)
 8000cc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
	esp01TXATBuf[esp01iwTX++] = value;
 8000cc8:	8013      	strh	r3, [r2, #0]
		esp01iwTX = 0;
 8000cca:	bf08      	it	eq
 8000ccc:	2300      	moveq	r3, #0
	esp01TXATBuf[esp01iwTX++] = value;
 8000cce:	5460      	strb	r0, [r4, r1]
		esp01iwTX = 0;
 8000cd0:	bf08      	it	eq
 8000cd2:	8013      	strheq	r3, [r2, #0]
}
 8000cd4:	bd10      	pop	{r4, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20000236 	.word	0x20000236
 8000cdc:	2000023e 	.word	0x2000023e

08000ce0 <ESP01_SetWIFI>:
void ESP01_SetWIFI(const char *ssid, const char *password){
 8000ce0:	b538      	push	{r3, r4, r5, lr}
	esp01Flags.byte = 0;
 8000ce2:	2400      	movs	r4, #0
 8000ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8000d1c <ESP01_SetWIFI+0x3c>)
void ESP01_SetWIFI(const char *ssid, const char *password){
 8000ce6:	460d      	mov	r5, r1
	esp01Flags.byte = 0;
 8000ce8:	701c      	strb	r4, [r3, #0]
	strncpy(esp01SSID, ssid, 64);
 8000cea:	4b0d      	ldr	r3, [pc, #52]	@ (8000d20 <ESP01_SetWIFI+0x40>)
 8000cec:	4601      	mov	r1, r0
 8000cee:	223f      	movs	r2, #63	@ 0x3f
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f008 fa45 	bl	8009180 <strncpy>
	strncpy(esp01PASSWORD, password, 32);
 8000cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d24 <ESP01_SetWIFI+0x44>)
 8000cf8:	221f      	movs	r2, #31
	esp01SSID[63] = '\0';
 8000cfa:	f880 403f 	strb.w	r4, [r0, #63]	@ 0x3f
	strncpy(esp01PASSWORD, password, 32);
 8000cfe:	4629      	mov	r1, r5
 8000d00:	4618      	mov	r0, r3
 8000d02:	f008 fa3d 	bl	8009180 <strncpy>
	esp01TimeoutTask = 50;
 8000d06:	2232      	movs	r2, #50	@ 0x32
 8000d08:	4b07      	ldr	r3, [pc, #28]	@ (8000d28 <ESP01_SetWIFI+0x48>)
	esp01PASSWORD[31] = '\0';
 8000d0a:	77c4      	strb	r4, [r0, #31]
	esp01TimeoutTask = 50;
 8000d0c:	601a      	str	r2, [r3, #0]
	esp01ATSate = ESP01ATHARDRST0;
 8000d0e:	220d      	movs	r2, #13
 8000d10:	4b06      	ldr	r3, [pc, #24]	@ (8000d2c <ESP01_SetWIFI+0x4c>)
 8000d12:	701a      	strb	r2, [r3, #0]
	esp01TriesAT = 0;
 8000d14:	4b06      	ldr	r3, [pc, #24]	@ (8000d30 <ESP01_SetWIFI+0x50>)
 8000d16:	701c      	strb	r4, [r3, #0]
}
 8000d18:	bd38      	pop	{r3, r4, r5, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20000464 	.word	0x20000464
 8000d20:	2000040d 	.word	0x2000040d
 8000d24:	200003ed 	.word	0x200003ed
 8000d28:	20000460 	.word	0x20000460
 8000d2c:	20000465 	.word	0x20000465
 8000d30:	20000234 	.word	0x20000234

08000d34 <ESP01_StartUDP>:
	if(esp01Handle.WriteUSARTByte == NULL)
 8000d34:	4b19      	ldr	r3, [pc, #100]	@ (8000d9c <ESP01_StartUDP+0x68>)
_eESP01STATUS ESP01_StartUDP(const char *RemoteIP, uint16_t RemotePORT, uint16_t LocalPORT){
 8000d36:	b570      	push	{r4, r5, r6, lr}
	if(esp01Handle.WriteUSARTByte == NULL)
 8000d38:	685b      	ldr	r3, [r3, #4]
_eESP01STATUS ESP01_StartUDP(const char *RemoteIP, uint16_t RemotePORT, uint16_t LocalPORT){
 8000d3a:	4606      	mov	r6, r0
 8000d3c:	460d      	mov	r5, r1
 8000d3e:	4614      	mov	r4, r2
	if(esp01Handle.WriteUSARTByte == NULL)
 8000d40:	b33b      	cbz	r3, 8000d92 <ESP01_StartUDP+0x5e>
		LocalPORT = 30000;
 8000d42:	f247 5330 	movw	r3, #30000	@ 0x7530
	strcpy(esp01PROTO, "UDP");
 8000d46:	4916      	ldr	r1, [pc, #88]	@ (8000da0 <ESP01_StartUDP+0x6c>)
 8000d48:	4816      	ldr	r0, [pc, #88]	@ (8000da4 <ESP01_StartUDP+0x70>)
		LocalPORT = 30000;
 8000d4a:	2a00      	cmp	r2, #0
 8000d4c:	bf08      	it	eq
 8000d4e:	461c      	moveq	r4, r3
	strcpy(esp01PROTO, "UDP");
 8000d50:	f008 fa56 	bl	8009200 <strcpy>
	strncpy(esp01RemoteIP, RemoteIP, 15);
 8000d54:	4b14      	ldr	r3, [pc, #80]	@ (8000da8 <ESP01_StartUDP+0x74>)
 8000d56:	220f      	movs	r2, #15
 8000d58:	4618      	mov	r0, r3
 8000d5a:	4631      	mov	r1, r6
 8000d5c:	f008 fa10 	bl	8009180 <strncpy>
	esp01RemoteIP[15] = '\0';
 8000d60:	2200      	movs	r2, #0
	itoa(RemotePORT, esp01RemotePORT, 10);
 8000d62:	4912      	ldr	r1, [pc, #72]	@ (8000dac <ESP01_StartUDP+0x78>)
	esp01RemoteIP[15] = '\0';
 8000d64:	73c2      	strb	r2, [r0, #15]
	itoa(RemotePORT, esp01RemotePORT, 10);
 8000d66:	220a      	movs	r2, #10
 8000d68:	4628      	mov	r0, r5
 8000d6a:	f008 f987 	bl	800907c <itoa>
	itoa(LocalPORT, esp01LocalPORT, 10);
 8000d6e:	220a      	movs	r2, #10
 8000d70:	4620      	mov	r0, r4
 8000d72:	490f      	ldr	r1, [pc, #60]	@ (8000db0 <ESP01_StartUDP+0x7c>)
 8000d74:	f008 f982 	bl	800907c <itoa>
	if(esp01SSID[0] == '\0')
 8000d78:	4b0e      	ldr	r3, [pc, #56]	@ (8000db4 <ESP01_StartUDP+0x80>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	b163      	cbz	r3, 8000d98 <ESP01_StartUDP+0x64>
	if(esp01Flags.bit.WIFICONNECTED == 0)
 8000d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000db8 <ESP01_StartUDP+0x84>)
 8000d80:	7818      	ldrb	r0, [r3, #0]
 8000d82:	f010 0002 	ands.w	r0, r0, #2
 8000d86:	d003      	beq.n	8000d90 <ESP01_StartUDP+0x5c>
	esp01ATSate = ESP01ATCIPCLOSE;
 8000d88:	2209      	movs	r2, #9
	return ESP01_UDPTCP_CONNECTING;
 8000d8a:	2006      	movs	r0, #6
	esp01ATSate = ESP01ATCIPCLOSE;
 8000d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dbc <ESP01_StartUDP+0x88>)
 8000d8e:	701a      	strb	r2, [r3, #0]
}
 8000d90:	bd70      	pop	{r4, r5, r6, pc}
		return ESP01_NOT_INIT;
 8000d92:	f04f 30ff 	mov.w	r0, #4294967295
 8000d96:	e7fb      	b.n	8000d90 <ESP01_StartUDP+0x5c>
		return ESP01_WIFI_NOT_SETED;
 8000d98:	2001      	movs	r0, #1
 8000d9a:	e7f9      	b.n	8000d90 <ESP01_StartUDP+0x5c>
 8000d9c:	20000228 	.word	0x20000228
 8000da0:	08009adc 	.word	0x08009adc
 8000da4:	20000000 	.word	0x20000000
 8000da8:	200003dd 	.word	0x200003dd
 8000dac:	200003d7 	.word	0x200003d7
 8000db0:	200003c1 	.word	0x200003c1
 8000db4:	2000040d 	.word	0x2000040d
 8000db8:	20000464 	.word	0x20000464
 8000dbc:	20000465 	.word	0x20000465

08000dc0 <ESP01_StateWIFI>:
	if(esp01Handle.WriteUSARTByte == NULL)
 8000dc0:	4b06      	ldr	r3, [pc, #24]	@ (8000ddc <ESP01_StateWIFI+0x1c>)
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	b13b      	cbz	r3, 8000dd6 <ESP01_StateWIFI+0x16>
	if(esp01Flags.bit.WIFICONNECTED)
 8000dc6:	4b06      	ldr	r3, [pc, #24]	@ (8000de0 <ESP01_StateWIFI+0x20>)
 8000dc8:	781b      	ldrb	r3, [r3, #0]
		return ESP01_WIFI_CONNECTED;
 8000dca:	f013 0f02 	tst.w	r3, #2
 8000dce:	bf0c      	ite	eq
 8000dd0:	2000      	moveq	r0, #0
 8000dd2:	2003      	movne	r0, #3
 8000dd4:	4770      	bx	lr
		return ESP01_NOT_INIT;
 8000dd6:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000dda:	4770      	bx	lr
 8000ddc:	20000228 	.word	0x20000228
 8000de0:	20000464 	.word	0x20000464

08000de4 <ESP01_StateUDPTCP>:
	if(esp01Handle.WriteUSARTByte == NULL)
 8000de4:	4b06      	ldr	r3, [pc, #24]	@ (8000e00 <ESP01_StateUDPTCP+0x1c>)
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	b13b      	cbz	r3, 8000dfa <ESP01_StateUDPTCP+0x16>
	if(esp01Flags.bit.UDPTCPCONNECTED)
 8000dea:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <ESP01_StateUDPTCP+0x20>)
 8000dec:	781b      	ldrb	r3, [r3, #0]
		return ESP01_UDPTCP_CONNECTED;
 8000dee:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8000df2:	bf0c      	ite	eq
 8000df4:	2005      	moveq	r0, #5
 8000df6:	2007      	movne	r0, #7
 8000df8:	4770      	bx	lr
		return ESP01_NOT_INIT;
 8000dfa:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000dfe:	4770      	bx	lr
 8000e00:	20000228 	.word	0x20000228
 8000e04:	20000464 	.word	0x20000464

08000e08 <ESP01_WriteRX>:
	esp01RXATBuf[esp01iwRXAT++] = value;
 8000e08:	4a06      	ldr	r2, [pc, #24]	@ (8000e24 <ESP01_WriteRX+0x1c>)
void ESP01_WriteRX(uint8_t value){
 8000e0a:	b510      	push	{r4, lr}
	esp01RXATBuf[esp01iwRXAT++] = value;
 8000e0c:	8811      	ldrh	r1, [r2, #0]
 8000e0e:	4c06      	ldr	r4, [pc, #24]	@ (8000e28 <ESP01_WriteRX+0x20>)
 8000e10:	1c4b      	adds	r3, r1, #1
 8000e12:	b29b      	uxth	r3, r3
	if(esp01iwRXAT == ESP01RXBUFAT)
 8000e14:	2b80      	cmp	r3, #128	@ 0x80
	esp01RXATBuf[esp01iwRXAT++] = value;
 8000e16:	8013      	strh	r3, [r2, #0]
		esp01iwRXAT = 0;
 8000e18:	bf08      	it	eq
 8000e1a:	2300      	moveq	r3, #0
	esp01RXATBuf[esp01iwRXAT++] = value;
 8000e1c:	5460      	strb	r0, [r4, r1]
		esp01iwRXAT = 0;
 8000e1e:	bf08      	it	eq
 8000e20:	8013      	strheq	r3, [r2, #0]
}
 8000e22:	bd10      	pop	{r4, pc}
 8000e24:	2000023c 	.word	0x2000023c
 8000e28:	2000033e 	.word	0x2000033e

08000e2c <ESP01_Send>:
_eESP01STATUS ESP01_Send(uint8_t *buf, uint16_t irRingBuf, uint16_t length, uint16_t sizeRingBuf){
 8000e2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000e30:	469a      	mov	sl, r3
	if(esp01Handle.WriteUSARTByte == NULL)
 8000e32:	4b33      	ldr	r3, [pc, #204]	@ (8000f00 <ESP01_Send+0xd4>)
_eESP01STATUS ESP01_Send(uint8_t *buf, uint16_t irRingBuf, uint16_t length, uint16_t sizeRingBuf){
 8000e34:	4681      	mov	r9, r0
	if(esp01Handle.WriteUSARTByte == NULL)
 8000e36:	685b      	ldr	r3, [r3, #4]
_eESP01STATUS ESP01_Send(uint8_t *buf, uint16_t irRingBuf, uint16_t length, uint16_t sizeRingBuf){
 8000e38:	460e      	mov	r6, r1
 8000e3a:	4617      	mov	r7, r2
	if(esp01Handle.WriteUSARTByte == NULL)
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d05a      	beq.n	8000ef6 <ESP01_Send+0xca>
	if(esp01Flags.bit.UDPTCPCONNECTED == 0)
 8000e40:	f8df 80c0 	ldr.w	r8, [pc, #192]	@ 8000f04 <ESP01_Send+0xd8>
 8000e44:	f898 4000 	ldrb.w	r4, [r8]
 8000e48:	0663      	lsls	r3, r4, #25
 8000e4a:	d557      	bpl.n	8000efc <ESP01_Send+0xd0>
	if(esp01Flags.bit.SENDINGDATA == 0){
 8000e4c:	f014 0408 	ands.w	r4, r4, #8
 8000e50:	d149      	bne.n	8000ee6 <ESP01_Send+0xba>
		itoa(length, strInt, 10);
 8000e52:	220a      	movs	r2, #10
 8000e54:	a901      	add	r1, sp, #4
 8000e56:	4638      	mov	r0, r7
 8000e58:	f008 f910 	bl	800907c <itoa>
		l = strlen(strInt);
 8000e5c:	a801      	add	r0, sp, #4
 8000e5e:	f7ff f977 	bl	8000150 <strlen>
		if(l>4 || l==0)
 8000e62:	3801      	subs	r0, #1
 8000e64:	b2c0      	uxtb	r0, r0
 8000e66:	2803      	cmp	r0, #3
 8000e68:	d83b      	bhi.n	8000ee2 <ESP01_Send+0xb6>
		ESP01StrToBufTX(ATCIPSEND);
 8000e6a:	4827      	ldr	r0, [pc, #156]	@ (8000f08 <ESP01_Send+0xdc>)
 8000e6c:	f7ff ff0a 	bl	8000c84 <ESP01StrToBufTX>
		ESP01StrToBufTX(strInt);
 8000e70:	a801      	add	r0, sp, #4
 8000e72:	f7ff ff07 	bl	8000c84 <ESP01StrToBufTX>
		ESP01StrToBufTX("\r>");
 8000e76:	4825      	ldr	r0, [pc, #148]	@ (8000f0c <ESP01_Send+0xe0>)
 8000e78:	f7ff ff04 	bl	8000c84 <ESP01StrToBufTX>
		for(uint16_t i=0; i<length; i++){
 8000e7c:	4622      	mov	r2, r4
 8000e7e:	4924      	ldr	r1, [pc, #144]	@ (8000f10 <ESP01_Send+0xe4>)
			esp01TXATBuf[esp01iwTX++] = buf[irRingBuf++];
 8000e80:	4824      	ldr	r0, [pc, #144]	@ (8000f14 <ESP01_Send+0xe8>)
 8000e82:	880b      	ldrh	r3, [r1, #0]
		for(uint16_t i=0; i<length; i++){
 8000e84:	b2a5      	uxth	r5, r4
 8000e86:	42af      	cmp	r7, r5
 8000e88:	d818      	bhi.n	8000ebc <ESP01_Send+0x90>
 8000e8a:	b102      	cbz	r2, 8000e8e <ESP01_Send+0x62>
 8000e8c:	800b      	strh	r3, [r1, #0]
		esp01Flags.bit.TXCIPSEND = 1;
 8000e8e:	f898 3000 	ldrb.w	r3, [r8]
		if(ESP01DbgStr != NULL){
 8000e92:	4c21      	ldr	r4, [pc, #132]	@ (8000f18 <ESP01_Send+0xec>)
		esp01Flags.bit.TXCIPSEND = 1;
 8000e94:	f023 030c 	bic.w	r3, r3, #12
 8000e98:	f043 030c 	orr.w	r3, r3, #12
 8000e9c:	f888 3000 	strb.w	r3, [r8]
		if(ESP01DbgStr != NULL){
 8000ea0:	6823      	ldr	r3, [r4, #0]
 8000ea2:	b13b      	cbz	r3, 8000eb4 <ESP01_Send+0x88>
			ESP01DbgStr("+&DBGSENDING DATA ");
 8000ea4:	481d      	ldr	r0, [pc, #116]	@ (8000f1c <ESP01_Send+0xf0>)
 8000ea6:	4798      	blx	r3
			ESP01DbgStr(strInt);
 8000ea8:	6823      	ldr	r3, [r4, #0]
 8000eaa:	a801      	add	r0, sp, #4
 8000eac:	4798      	blx	r3
			ESP01DbgStr("\n");
 8000eae:	6823      	ldr	r3, [r4, #0]
 8000eb0:	481b      	ldr	r0, [pc, #108]	@ (8000f20 <ESP01_Send+0xf4>)
 8000eb2:	4798      	blx	r3
		return ESP01_SEND_READY;
 8000eb4:	2009      	movs	r0, #9
}
 8000eb6:	b004      	add	sp, #16
 8000eb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			esp01TXATBuf[esp01iwTX++] = buf[irRingBuf++];
 8000ebc:	1c5d      	adds	r5, r3, #1
 8000ebe:	b2ad      	uxth	r5, r5
				esp01iwTX = 0;
 8000ec0:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8000ec4:	bf08      	it	eq
 8000ec6:	2500      	moveq	r5, #0
			esp01TXATBuf[esp01iwTX++] = buf[irRingBuf++];
 8000ec8:	1c72      	adds	r2, r6, #1
 8000eca:	f819 6006 	ldrb.w	r6, [r9, r6]
 8000ece:	b292      	uxth	r2, r2
 8000ed0:	54c6      	strb	r6, [r0, r3]
		for(uint16_t i=0; i<length; i++){
 8000ed2:	3401      	adds	r4, #1
 8000ed4:	4552      	cmp	r2, sl
 8000ed6:	bf14      	ite	ne
 8000ed8:	4616      	movne	r6, r2
 8000eda:	2600      	moveq	r6, #0
 8000edc:	462b      	mov	r3, r5
 8000ede:	2201      	movs	r2, #1
 8000ee0:	e7d0      	b.n	8000e84 <ESP01_Send+0x58>
			return ESP01_SEND_ERROR;
 8000ee2:	200b      	movs	r0, #11
 8000ee4:	e7e7      	b.n	8000eb6 <ESP01_Send+0x8a>
	if(ESP01DbgStr != NULL)
 8000ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8000f18 <ESP01_Send+0xec>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	b90b      	cbnz	r3, 8000ef0 <ESP01_Send+0xc4>
	return ESP01_SEND_BUSY;
 8000eec:	2008      	movs	r0, #8
 8000eee:	e7e2      	b.n	8000eb6 <ESP01_Send+0x8a>
		ESP01DbgStr("+&DBGSENDING DATA BUSY\n");
 8000ef0:	480c      	ldr	r0, [pc, #48]	@ (8000f24 <ESP01_Send+0xf8>)
 8000ef2:	4798      	blx	r3
 8000ef4:	e7fa      	b.n	8000eec <ESP01_Send+0xc0>
		return ESP01_NOT_INIT;
 8000ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8000efa:	e7dc      	b.n	8000eb6 <ESP01_Send+0x8a>
		return ESP01_UDPTCP_DISCONNECTED;
 8000efc:	2005      	movs	r0, #5
 8000efe:	e7da      	b.n	8000eb6 <ESP01_Send+0x8a>
 8000f00:	20000228 	.word	0x20000228
 8000f04:	20000464 	.word	0x20000464
 8000f08:	08009e0d 	.word	0x08009e0d
 8000f0c:	08009ae0 	.word	0x08009ae0
 8000f10:	20000236 	.word	0x20000236
 8000f14:	2000023e 	.word	0x2000023e
 8000f18:	20000450 	.word	0x20000450
 8000f1c:	08009ae3 	.word	0x08009ae3
 8000f20:	08009b5e 	.word	0x08009b5e
 8000f24:	08009af6 	.word	0x08009af6

08000f28 <ESP01_Init>:
void ESP01_Init(_sESP01Handle *hESP01){
 8000f28:	4602      	mov	r2, r0
	memcpy(&esp01Handle, hESP01, sizeof(_sESP01Handle));
 8000f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f60 <ESP01_Init+0x38>)
 8000f2c:	6800      	ldr	r0, [r0, #0]
 8000f2e:	6851      	ldr	r1, [r2, #4]
 8000f30:	c303      	stmia	r3!, {r0, r1}
 8000f32:	6890      	ldr	r0, [r2, #8]
	esp01ATSate = ESP01ATIDLE;
 8000f34:	4a0b      	ldr	r2, [pc, #44]	@ (8000f64 <ESP01_Init+0x3c>)
	memcpy(&esp01Handle, hESP01, sizeof(_sESP01Handle));
 8000f36:	6018      	str	r0, [r3, #0]
	esp01ATSate = ESP01ATIDLE;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	7013      	strb	r3, [r2, #0]
	esp01HState = 0;
 8000f3c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f68 <ESP01_Init+0x40>)
 8000f3e:	7013      	strb	r3, [r2, #0]
	esp01irTX = 0;
 8000f40:	4a0a      	ldr	r2, [pc, #40]	@ (8000f6c <ESP01_Init+0x44>)
 8000f42:	8013      	strh	r3, [r2, #0]
	esp01iwTX = 0;
 8000f44:	4a0a      	ldr	r2, [pc, #40]	@ (8000f70 <ESP01_Init+0x48>)
 8000f46:	8013      	strh	r3, [r2, #0]
	esp01irRXAT = 0;
 8000f48:	4a0a      	ldr	r2, [pc, #40]	@ (8000f74 <ESP01_Init+0x4c>)
 8000f4a:	8013      	strh	r3, [r2, #0]
	esp01iwRXAT = 0;
 8000f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f78 <ESP01_Init+0x50>)
 8000f4e:	8013      	strh	r3, [r2, #0]
	esp01Flags.byte = 0;
 8000f50:	4a0a      	ldr	r2, [pc, #40]	@ (8000f7c <ESP01_Init+0x54>)
 8000f52:	7013      	strb	r3, [r2, #0]
	ESP01ChangeState = NULL;
 8000f54:	4a0a      	ldr	r2, [pc, #40]	@ (8000f80 <ESP01_Init+0x58>)
 8000f56:	6013      	str	r3, [r2, #0]
	ESP01DbgStr = NULL;
 8000f58:	4a0a      	ldr	r2, [pc, #40]	@ (8000f84 <ESP01_Init+0x5c>)
 8000f5a:	6013      	str	r3, [r2, #0]
}
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	20000228 	.word	0x20000228
 8000f64:	20000465 	.word	0x20000465
 8000f68:	200003c0 	.word	0x200003c0
 8000f6c:	20000238 	.word	0x20000238
 8000f70:	20000236 	.word	0x20000236
 8000f74:	2000023a 	.word	0x2000023a
 8000f78:	2000023c 	.word	0x2000023c
 8000f7c:	20000464 	.word	0x20000464
 8000f80:	20000454 	.word	0x20000454
 8000f84:	20000450 	.word	0x20000450

08000f88 <ESP01_Timeout10ms>:
	if(esp01TimeoutTask)
 8000f88:	4a09      	ldr	r2, [pc, #36]	@ (8000fb0 <ESP01_Timeout10ms+0x28>)
 8000f8a:	6813      	ldr	r3, [r2, #0]
 8000f8c:	b10b      	cbz	r3, 8000f92 <ESP01_Timeout10ms+0xa>
		esp01TimeoutTask--;
 8000f8e:	3b01      	subs	r3, #1
 8000f90:	6013      	str	r3, [r2, #0]
	if(esp01TimeoutDataRx){
 8000f92:	4a08      	ldr	r2, [pc, #32]	@ (8000fb4 <ESP01_Timeout10ms+0x2c>)
 8000f94:	6813      	ldr	r3, [r2, #0]
 8000f96:	b123      	cbz	r3, 8000fa2 <ESP01_Timeout10ms+0x1a>
		esp01TimeoutDataRx--;
 8000f98:	3b01      	subs	r3, #1
 8000f9a:	6013      	str	r3, [r2, #0]
		if(!esp01TimeoutDataRx)
 8000f9c:	b90b      	cbnz	r3, 8000fa2 <ESP01_Timeout10ms+0x1a>
			esp01HState = 0;
 8000f9e:	4a06      	ldr	r2, [pc, #24]	@ (8000fb8 <ESP01_Timeout10ms+0x30>)
 8000fa0:	7013      	strb	r3, [r2, #0]
	if(esp01TimeoutTxSymbol)
 8000fa2:	4a06      	ldr	r2, [pc, #24]	@ (8000fbc <ESP01_Timeout10ms+0x34>)
 8000fa4:	6813      	ldr	r3, [r2, #0]
 8000fa6:	b10b      	cbz	r3, 8000fac <ESP01_Timeout10ms+0x24>
		esp01TimeoutTxSymbol--;
 8000fa8:	3b01      	subs	r3, #1
 8000faa:	6013      	str	r3, [r2, #0]
}
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	20000460 	.word	0x20000460
 8000fb4:	2000045c 	.word	0x2000045c
 8000fb8:	200003c0 	.word	0x200003c0
 8000fbc:	20000458 	.word	0x20000458

08000fc0 <ESP01_Task>:
void ESP01_Task(){
 8000fc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(esp01irRXAT != esp01iwRXAT)
 8000fc4:	4ba2      	ldr	r3, [pc, #648]	@ (8001250 <ESP01_Task+0x290>)
 8000fc6:	4ea3      	ldr	r6, [pc, #652]	@ (8001254 <ESP01_Task+0x294>)
 8000fc8:	f8b3 b000 	ldrh.w	fp, [r3]
 8000fcc:	8833      	ldrh	r3, [r6, #0]
void ESP01_Task(){
 8000fce:	2500      	movs	r5, #0
	if(esp01irRXAT != esp01iwRXAT)
 8000fd0:	455b      	cmp	r3, fp
 8000fd2:	d006      	beq.n	8000fe2 <ESP01_Task+0x22>
	if(esp01ATSate==ESP01ATHARDRST0 || esp01ATSate==ESP01ATHARDRST1 ||
 8000fd4:	4fa0      	ldr	r7, [pc, #640]	@ (8001258 <ESP01_Task+0x298>)
 8000fd6:	783b      	ldrb	r3, [r7, #0]
 8000fd8:	3b0d      	subs	r3, #13
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d820      	bhi.n	8001020 <ESP01_Task+0x60>
		esp01irRXAT = esp01iwRXAT;
 8000fde:	f8a6 b000 	strh.w	fp, [r6]
	if(!esp01TimeoutTask)
 8000fe2:	4e9e      	ldr	r6, [pc, #632]	@ (800125c <ESP01_Task+0x29c>)
 8000fe4:	4c9e      	ldr	r4, [pc, #632]	@ (8001260 <ESP01_Task+0x2a0>)
 8000fe6:	6833      	ldr	r3, [r6, #0]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	f040 8238 	bne.w	800145e <ESP01_Task+0x49e>
	esp01TimeoutTask = 100;
 8000fee:	2364      	movs	r3, #100	@ 0x64
	switch(esp01ATSate){
 8000ff0:	4d99      	ldr	r5, [pc, #612]	@ (8001258 <ESP01_Task+0x298>)
	esp01TimeoutTask = 100;
 8000ff2:	6033      	str	r3, [r6, #0]
	switch(esp01ATSate){
 8000ff4:	782b      	ldrb	r3, [r5, #0]
 8000ff6:	2b0f      	cmp	r3, #15
 8000ff8:	f200 8231 	bhi.w	800145e <ESP01_Task+0x49e>
 8000ffc:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001000:	0244035b 	.word	0x0244035b
 8001004:	0263025d 	.word	0x0263025d
 8001008:	02a8026d 	.word	0x02a8026d
 800100c:	02e602de 	.word	0x02e602de
 8001010:	030502f7 	.word	0x030502f7
 8001014:	03510314 	.word	0x03510314
 8001018:	020f0356 	.word	0x020f0356
 800101c:	022a021b 	.word	0x022a021b
	esp01TimeoutDataRx = 2;
 8001020:	2302      	movs	r3, #2
 8001022:	4a90      	ldr	r2, [pc, #576]	@ (8001264 <ESP01_Task+0x2a4>)
		switch(esp01HState){
 8001024:	4c90      	ldr	r4, [pc, #576]	@ (8001268 <ESP01_Task+0x2a8>)
	esp01TimeoutDataRx = 2;
 8001026:	6013      	str	r3, [r2, #0]
	while(esp01irRXAT != i){
 8001028:	8833      	ldrh	r3, [r6, #0]
 800102a:	459b      	cmp	fp, r3
 800102c:	d0d9      	beq.n	8000fe2 <ESP01_Task+0x22>
		value = esp01RXATBuf[esp01irRXAT];
 800102e:	4a8f      	ldr	r2, [pc, #572]	@ (800126c <ESP01_Task+0x2ac>)
 8001030:	5cd0      	ldrb	r0, [r2, r3]
		switch(esp01HState){
 8001032:	7822      	ldrb	r2, [r4, #0]
 8001034:	2a0c      	cmp	r2, #12
 8001036:	f200 81ed 	bhi.w	8001414 <ESP01_Task+0x454>
 800103a:	e8df f012 	tbh	[pc, r2, lsl #1]
 800103e:	000d      	.short	0x000d
 8001040:	00c50057 	.word	0x00c50057
 8001044:	01eb01eb 	.word	0x01eb01eb
 8001048:	018f017a 	.word	0x018f017a
 800104c:	01a40197 	.word	0x01a40197
 8001050:	01bf01eb 	.word	0x01bf01eb
 8001054:	01d601c4 	.word	0x01d601c4
            indexResponse = 0;
 8001058:	2300      	movs	r3, #0
            indexResponseChar = 4;
 800105a:	2204      	movs	r2, #4
            while(responses[indexResponse] != NULL){
 800105c:	469e      	mov	lr, r3
            indexResponse = 0;
 800105e:	4984      	ldr	r1, [pc, #528]	@ (8001270 <ESP01_Task+0x2b0>)
            indexResponseChar = 4;
 8001060:	f8df 8210 	ldr.w	r8, [pc, #528]	@ 8001274 <ESP01_Task+0x2b4>
            while(responses[indexResponse] != NULL){
 8001064:	f8df 9210 	ldr.w	r9, [pc, #528]	@ 8001278 <ESP01_Task+0x2b8>
            indexResponse = 0;
 8001068:	700b      	strb	r3, [r1, #0]
            indexResponseChar = 4;
 800106a:	f888 2000 	strb.w	r2, [r8]
            while(responses[indexResponse] != NULL){
 800106e:	fa5f fc83 	uxtb.w	ip, r3
 8001072:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 8001076:	b9a2      	cbnz	r2, 80010a2 <ESP01_Task+0xe2>
 8001078:	f1be 0f00 	cmp.w	lr, #0
 800107c:	d001      	beq.n	8001082 <ESP01_Task+0xc2>
 800107e:	f881 c000 	strb.w	ip, [r1]
				esp01TimeoutDataRx = 0;
 8001082:	2200      	movs	r2, #0
 8001084:	4b77      	ldr	r3, [pc, #476]	@ (8001264 <ESP01_Task+0x2a4>)
				if(esp01Flags.bit.WAITINGSYMBOL){
 8001086:	4976      	ldr	r1, [pc, #472]	@ (8001260 <ESP01_Task+0x2a0>)
				esp01TimeoutDataRx = 0;
 8001088:	601a      	str	r2, [r3, #0]
				if(esp01Flags.bit.WAITINGSYMBOL){
 800108a:	780b      	ldrb	r3, [r1, #0]
 800108c:	f013 0f01 	tst.w	r3, #1
 8001090:	d020      	beq.n	80010d4 <ESP01_Task+0x114>
					if(value == '>'){
 8001092:	283e      	cmp	r0, #62	@ 0x3e
 8001094:	d11e      	bne.n	80010d4 <ESP01_Task+0x114>
						esp01Flags.bit.WAITINGSYMBOL = 0;
 8001096:	f362 0300 	bfi	r3, r2, #0, #1
 800109a:	700b      	strb	r3, [r1, #0]
						esp01TimeoutTxSymbol = 0;
 800109c:	4b77      	ldr	r3, [pc, #476]	@ (800127c <ESP01_Task+0x2bc>)
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	e018      	b.n	80010d4 <ESP01_Task+0x114>
                if(value == responses[indexResponse][indexResponseChar]){
 80010a2:	f892 a004 	ldrb.w	sl, [r2, #4]
 80010a6:	3301      	adds	r3, #1
 80010a8:	4582      	cmp	sl, r0
 80010aa:	d11c      	bne.n	80010e6 <ESP01_Task+0x126>
 80010ac:	f1be 0f00 	cmp.w	lr, #0
 80010b0:	d001      	beq.n	80010b6 <ESP01_Task+0xf6>
 80010b2:	f881 c000 	strb.w	ip, [r1]
                    esp01nBytes = (responses[indexResponse][0] - '0');
 80010b6:	7813      	ldrb	r3, [r2, #0]
                    esp01nBytes += (responses[indexResponse][1] - '0');
 80010b8:	7852      	ldrb	r2, [r2, #1]
                    esp01nBytes = (responses[indexResponse][0] - '0');
 80010ba:	3b30      	subs	r3, #48	@ 0x30
                    esp01nBytes--;
 80010bc:	3a31      	subs	r2, #49	@ 0x31
                    esp01nBytes *= 10;
 80010be:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                    esp01nBytes--;
 80010c2:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80010c6:	4a6e      	ldr	r2, [pc, #440]	@ (8001280 <ESP01_Task+0x2c0>)
 80010c8:	8013      	strh	r3, [r2, #0]
                esp01HState = 1;
 80010ca:	2301      	movs	r3, #1
 80010cc:	7023      	strb	r3, [r4, #0]
                indexResponseChar++;
 80010ce:	2305      	movs	r3, #5
 80010d0:	f888 3000 	strb.w	r3, [r8]
		esp01irRXAT++;
 80010d4:	8833      	ldrh	r3, [r6, #0]
 80010d6:	3301      	adds	r3, #1
 80010d8:	b29b      	uxth	r3, r3
		if(esp01irRXAT == ESP01RXBUFAT)
 80010da:	2b80      	cmp	r3, #128	@ 0x80
		esp01irRXAT++;
 80010dc:	8033      	strh	r3, [r6, #0]
			esp01irRXAT = 0;
 80010de:	bf04      	itt	eq
 80010e0:	2300      	moveq	r3, #0
 80010e2:	8033      	strheq	r3, [r6, #0]
 80010e4:	e7a0      	b.n	8001028 <ESP01_Task+0x68>
 80010e6:	f04f 0e01 	mov.w	lr, #1
 80010ea:	e7c0      	b.n	800106e <ESP01_Task+0xae>
            if(value == responses[indexResponse][indexResponseChar]){
 80010ec:	f8df c180 	ldr.w	ip, [pc, #384]	@ 8001270 <ESP01_Task+0x2b0>
 80010f0:	4961      	ldr	r1, [pc, #388]	@ (8001278 <ESP01_Task+0x2b8>)
 80010f2:	f89c 2000 	ldrb.w	r2, [ip]
 80010f6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80010fa:	495e      	ldr	r1, [pc, #376]	@ (8001274 <ESP01_Task+0x2b4>)
 80010fc:	7809      	ldrb	r1, [r1, #0]
 80010fe:	f812 e001 	ldrb.w	lr, [r2, r1]
 8001102:	4586      	cmp	lr, r0
 8001104:	d114      	bne.n	8001130 <ESP01_Task+0x170>
                esp01nBytes--;
 8001106:	f8df c178 	ldr.w	ip, [pc, #376]	@ 8001280 <ESP01_Task+0x2c0>
 800110a:	f8bc 3000 	ldrh.w	r3, [ip]
 800110e:	3b01      	subs	r3, #1
 8001110:	b29b      	uxth	r3, r3
 8001112:	f8ac 3000 	strh.w	r3, [ip]
                if(!esp01nBytes || value=='\r'){
 8001116:	b10b      	cbz	r3, 800111c <ESP01_Task+0x15c>
 8001118:	280d      	cmp	r0, #13
 800111a:	d14d      	bne.n	80011b8 <ESP01_Task+0x1f8>
                    esp01HState = (responses[indexResponse][2] - '0');
 800111c:	7893      	ldrb	r3, [r2, #2]
                    esp01HState += (responses[indexResponse][3] - '0');
 800111e:	78d2      	ldrb	r2, [r2, #3]
                    esp01HState = (responses[indexResponse][2] - '0');
 8001120:	3b30      	subs	r3, #48	@ 0x30
                    esp01HState *= 10;
 8001122:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                    esp01HState += (responses[indexResponse][3] - '0');
 8001126:	3a30      	subs	r2, #48	@ 0x30
 8001128:	eb02 0343 	add.w	r3, r2, r3, lsl #1
				esp01HState = 8;
 800112c:	7023      	strb	r3, [r4, #0]
 800112e:	e7d1      	b.n	80010d4 <ESP01_Task+0x114>
                indexResponse = 0;
 8001130:	2200      	movs	r2, #0
                while(responses[indexResponse] != NULL){
 8001132:	4691      	mov	r9, r2
                    esp01nBytes -= (indexResponseChar-3);
 8001134:	f5c1 4a7f 	rsb	sl, r1, #65280	@ 0xff00
                indexResponse = 0;
 8001138:	f88c 2000 	strb.w	r2, [ip]
                    esp01nBytes -= (indexResponseChar-3);
 800113c:	f10a 0ad3 	add.w	sl, sl, #211	@ 0xd3
                while(responses[indexResponse] != NULL){
 8001140:	f8df c134 	ldr.w	ip, [pc, #308]	@ 8001278 <ESP01_Task+0x2b8>
 8001144:	fa5f f882 	uxtb.w	r8, r2
 8001148:	f85c c028 	ldr.w	ip, [ip, r8, lsl #2]
 800114c:	f1bc 0f00 	cmp.w	ip, #0
 8001150:	d10c      	bne.n	800116c <ESP01_Task+0x1ac>
 8001152:	f1b9 0f00 	cmp.w	r9, #0
 8001156:	d004      	beq.n	8001162 <ESP01_Task+0x1a2>
 8001158:	4a49      	ldr	r2, [pc, #292]	@ (8001280 <ESP01_Task+0x2c0>)
 800115a:	8015      	strh	r5, [r2, #0]
 800115c:	4a44      	ldr	r2, [pc, #272]	@ (8001270 <ESP01_Task+0x2b0>)
 800115e:	f882 8000 	strb.w	r8, [r2]
					esp01HState = 0;
 8001162:	2200      	movs	r2, #0
					esp01irRXAT--;
 8001164:	3b01      	subs	r3, #1
					esp01HState = 0;
 8001166:	7022      	strb	r2, [r4, #0]
					esp01irRXAT--;
 8001168:	8033      	strh	r3, [r6, #0]
 800116a:	e7b3      	b.n	80010d4 <ESP01_Task+0x114>
                    esp01nBytes = (responses[indexResponse][0] - '0');
 800116c:	f89c e000 	ldrb.w	lr, [ip]
                    esp01nBytes += (responses[indexResponse][1] - '0');
 8001170:	f89c 5001 	ldrb.w	r5, [ip, #1]
                    esp01nBytes = (responses[indexResponse][0] - '0');
 8001174:	f1ae 0e30 	sub.w	lr, lr, #48	@ 0x30
                    esp01nBytes *= 10;
 8001178:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
                    esp01nBytes -= (indexResponseChar-3);
 800117c:	4455      	add	r5, sl
 800117e:	eb05 054e 	add.w	r5, r5, lr, lsl #1
 8001182:	b2ad      	uxth	r5, r5
                    if(esp01nBytes<128 && value==responses[indexResponse][indexResponseChar]){
 8001184:	2d7f      	cmp	r5, #127	@ 0x7f
 8001186:	d81b      	bhi.n	80011c0 <ESP01_Task+0x200>
 8001188:	f81c e001 	ldrb.w	lr, [ip, r1]
 800118c:	4586      	cmp	lr, r0
 800118e:	d117      	bne.n	80011c0 <ESP01_Task+0x200>
 8001190:	4b3b      	ldr	r3, [pc, #236]	@ (8001280 <ESP01_Task+0x2c0>)
 8001192:	801d      	strh	r5, [r3, #0]
 8001194:	f1b9 0f00 	cmp.w	r9, #0
 8001198:	d002      	beq.n	80011a0 <ESP01_Task+0x1e0>
 800119a:	4b35      	ldr	r3, [pc, #212]	@ (8001270 <ESP01_Task+0x2b0>)
 800119c:	f883 8000 	strb.w	r8, [r3]
                        if(esp01nBytes == 0){
 80011a0:	b955      	cbnz	r5, 80011b8 <ESP01_Task+0x1f8>
                            esp01HState = (responses[indexResponse][2] - '0');
 80011a2:	f89c 3002 	ldrb.w	r3, [ip, #2]
                            esp01HState += (responses[indexResponse][3] - '0');
 80011a6:	f89c 2003 	ldrb.w	r2, [ip, #3]
                            esp01HState = (responses[indexResponse][2] - '0');
 80011aa:	3b30      	subs	r3, #48	@ 0x30
                            esp01HState *= 10;
 80011ac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                            esp01HState += (responses[indexResponse][3] - '0');
 80011b0:	3a30      	subs	r2, #48	@ 0x30
 80011b2:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80011b6:	7023      	strb	r3, [r4, #0]
			indexResponseChar++;
 80011b8:	4b2e      	ldr	r3, [pc, #184]	@ (8001274 <ESP01_Task+0x2b4>)
 80011ba:	3101      	adds	r1, #1
 80011bc:	7019      	strb	r1, [r3, #0]
			break;
 80011be:	e789      	b.n	80010d4 <ESP01_Task+0x114>
                while(responses[indexResponse] != NULL){
 80011c0:	f04f 0901 	mov.w	r9, #1
 80011c4:	3201      	adds	r2, #1
 80011c6:	e7bb      	b.n	8001140 <ESP01_Task+0x180>
			if(value == '\n'){
 80011c8:	280a      	cmp	r0, #10
 80011ca:	d183      	bne.n	80010d4 <ESP01_Task+0x114>
				esp01HState = 0;
 80011cc:	2200      	movs	r2, #0
				switch(indexResponse){
 80011ce:	4b28      	ldr	r3, [pc, #160]	@ (8001270 <ESP01_Task+0x2b0>)
				esp01HState = 0;
 80011d0:	7022      	strb	r2, [r4, #0]
				switch(indexResponse){
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	3b02      	subs	r3, #2
 80011d6:	2b0d      	cmp	r3, #13
 80011d8:	f63f af7c 	bhi.w	80010d4 <ESP01_Task+0x114>
 80011dc:	a101      	add	r1, pc, #4	@ (adr r1, 80011e4 <ESP01_Task+0x224>)
 80011de:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80011e2:	bf00      	nop
 80011e4:	0800121d 	.word	0x0800121d
 80011e8:	08001237 	.word	0x08001237
 80011ec:	0800128d 	.word	0x0800128d
 80011f0:	080010d5 	.word	0x080010d5
 80011f4:	080012b9 	.word	0x080012b9
 80011f8:	080012b9 	.word	0x080012b9
 80011fc:	080012db 	.word	0x080012db
 8001200:	080012e5 	.word	0x080012e5
 8001204:	080012fd 	.word	0x080012fd
 8001208:	080012db 	.word	0x080012db
 800120c:	080010d5 	.word	0x080010d5
 8001210:	0800131d 	.word	0x0800131d
 8001214:	080010d5 	.word	0x080010d5
 8001218:	08001327 	.word	0x08001327
					if(esp01ATSate == ESP01ATRESPONSE){
 800121c:	783b      	ldrb	r3, [r7, #0]
 800121e:	2b02      	cmp	r3, #2
 8001220:	f47f af58 	bne.w	80010d4 <ESP01_Task+0x114>
						esp01TimeoutTask = 0;
 8001224:	2200      	movs	r2, #0
 8001226:	4b0d      	ldr	r3, [pc, #52]	@ (800125c <ESP01_Task+0x29c>)
 8001228:	601a      	str	r2, [r3, #0]
						esp01Flags.bit.ATRESPONSEOK = 1;
 800122a:	4a0d      	ldr	r2, [pc, #52]	@ (8001260 <ESP01_Task+0x2a0>)
 800122c:	7813      	ldrb	r3, [r2, #0]
 800122e:	f043 0320 	orr.w	r3, r3, #32
					esp01Flags.bit.UDPTCPCONNECTED = 0;
 8001232:	7013      	strb	r3, [r2, #0]
					break;
 8001234:	e74e      	b.n	80010d4 <ESP01_Task+0x114>
					if(esp01Flags.bit.SENDINGDATA){
 8001236:	4a0a      	ldr	r2, [pc, #40]	@ (8001260 <ESP01_Task+0x2a0>)
 8001238:	7813      	ldrb	r3, [r2, #0]
 800123a:	0719      	lsls	r1, r3, #28
 800123c:	f57f af4a 	bpl.w	80010d4 <ESP01_Task+0x114>
						esp01Flags.bit.SENDINGDATA = 0;
 8001240:	f023 0348 	bic.w	r3, r3, #72	@ 0x48
 8001244:	7013      	strb	r3, [r2, #0]
						esp01irTX = esp01iwTX;
 8001246:	4b0f      	ldr	r3, [pc, #60]	@ (8001284 <ESP01_Task+0x2c4>)
 8001248:	881a      	ldrh	r2, [r3, #0]
 800124a:	4b0f      	ldr	r3, [pc, #60]	@ (8001288 <ESP01_Task+0x2c8>)
				esp01nBytes = 0;
 800124c:	801a      	strh	r2, [r3, #0]
 800124e:	e741      	b.n	80010d4 <ESP01_Task+0x114>
 8001250:	2000023c 	.word	0x2000023c
 8001254:	2000023a 	.word	0x2000023a
 8001258:	20000465 	.word	0x20000465
 800125c:	20000460 	.word	0x20000460
 8001260:	20000464 	.word	0x20000464
 8001264:	2000045c 	.word	0x2000045c
 8001268:	200003c0 	.word	0x200003c0
 800126c:	2000033e 	.word	0x2000033e
 8001270:	20000225 	.word	0x20000225
 8001274:	20000224 	.word	0x20000224
 8001278:	08009cc4 	.word	0x08009cc4
 800127c:	20000458 	.word	0x20000458
 8001280:	200003be 	.word	0x200003be
 8001284:	20000236 	.word	0x20000236
 8001288:	20000238 	.word	0x20000238
					esp01TimeoutTask = 0;
 800128c:	4b98      	ldr	r3, [pc, #608]	@ (80014f0 <ESP01_Task+0x530>)
 800128e:	601a      	str	r2, [r3, #0]
					if(esp01ATSate == ESP01CWJAPRESPONSE)
 8001290:	783b      	ldrb	r3, [r7, #0]
 8001292:	2b06      	cmp	r3, #6
 8001294:	4b97      	ldr	r3, [pc, #604]	@ (80014f4 <ESP01_Task+0x534>)
						esp01Flags.bit.ATRESPONSEOK = 1;
 8001296:	bf02      	ittt	eq
 8001298:	781a      	ldrbeq	r2, [r3, #0]
 800129a:	f042 0220 	orreq.w	r2, r2, #32
 800129e:	701a      	strbeq	r2, [r3, #0]
					esp01Flags.bit.WIFICONNECTED = 1;
 80012a0:	781a      	ldrb	r2, [r3, #0]
 80012a2:	f042 0202 	orr.w	r2, r2, #2
 80012a6:	701a      	strb	r2, [r3, #0]
					if(ESP01ChangeState != NULL)
 80012a8:	4b93      	ldr	r3, [pc, #588]	@ (80014f8 <ESP01_Task+0x538>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	f43f af11 	beq.w	80010d4 <ESP01_Task+0x114>
						ESP01ChangeState(ESP01_WIFI_CONNECTED);
 80012b2:	2003      	movs	r0, #3
					ESP01ChangeState(ESP01_WIFI_NEW_IP);
 80012b4:	4798      	blx	r3
 80012b6:	e70d      	b.n	80010d4 <ESP01_Task+0x114>
					esp01Flags.bit.WIFICONNECTED = 0;
 80012b8:	4a8e      	ldr	r2, [pc, #568]	@ (80014f4 <ESP01_Task+0x534>)
 80012ba:	7813      	ldrb	r3, [r2, #0]
 80012bc:	f023 0342 	bic.w	r3, r3, #66	@ 0x42
 80012c0:	7013      	strb	r3, [r2, #0]
					if(ESP01ChangeState != NULL)
 80012c2:	4b8d      	ldr	r3, [pc, #564]	@ (80014f8 <ESP01_Task+0x538>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	b10b      	cbz	r3, 80012cc <ESP01_Task+0x30c>
						ESP01ChangeState(ESP01_WIFI_DISCONNECTED);
 80012c8:	2000      	movs	r0, #0
 80012ca:	4798      	blx	r3
					if(esp01ATSate == ESP01CWJAPRESPONSE)
 80012cc:	783b      	ldrb	r3, [r7, #0]
 80012ce:	2b06      	cmp	r3, #6
 80012d0:	f43f af00 	beq.w	80010d4 <ESP01_Task+0x114>
					esp01ATSate = ESP01ATHARDRSTSTOP;
 80012d4:	230f      	movs	r3, #15
 80012d6:	703b      	strb	r3, [r7, #0]
					break;
 80012d8:	e6fc      	b.n	80010d4 <ESP01_Task+0x114>
					esp01Flags.bit.UDPTCPCONNECTED = 0;
 80012da:	4a86      	ldr	r2, [pc, #536]	@ (80014f4 <ESP01_Task+0x534>)
 80012dc:	7813      	ldrb	r3, [r2, #0]
 80012de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80012e2:	e7a6      	b.n	8001232 <ESP01_Task+0x272>
					esp01Flags.bit.SENDINGDATA = 0;
 80012e4:	4a83      	ldr	r2, [pc, #524]	@ (80014f4 <ESP01_Task+0x534>)
 80012e6:	7813      	ldrb	r3, [r2, #0]
 80012e8:	f023 0308 	bic.w	r3, r3, #8
 80012ec:	7013      	strb	r3, [r2, #0]
					if(ESP01ChangeState != NULL)
 80012ee:	4b82      	ldr	r3, [pc, #520]	@ (80014f8 <ESP01_Task+0x538>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	f43f aeee 	beq.w	80010d4 <ESP01_Task+0x114>
						ESP01ChangeState(ESP01_SEND_OK);
 80012f8:	200a      	movs	r0, #10
 80012fa:	e7db      	b.n	80012b4 <ESP01_Task+0x2f4>
					esp01TimeoutTask = 0;
 80012fc:	4b7c      	ldr	r3, [pc, #496]	@ (80014f0 <ESP01_Task+0x530>)
 80012fe:	601a      	str	r2, [r3, #0]
					esp01Flags.bit.ATRESPONSEOK = 1;
 8001300:	4a7c      	ldr	r2, [pc, #496]	@ (80014f4 <ESP01_Task+0x534>)
 8001302:	7813      	ldrb	r3, [r2, #0]
 8001304:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8001308:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800130c:	7013      	strb	r3, [r2, #0]
					if(ESP01ChangeState != NULL)
 800130e:	4b7a      	ldr	r3, [pc, #488]	@ (80014f8 <ESP01_Task+0x538>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2b00      	cmp	r3, #0
 8001314:	f43f aede 	beq.w	80010d4 <ESP01_Task+0x114>
						ESP01ChangeState(ESP01_UDPTCP_CONNECTED);
 8001318:	2007      	movs	r0, #7
 800131a:	e7cb      	b.n	80012b4 <ESP01_Task+0x2f4>
					esp01Flags.bit.WIFICONNECTED = 0;
 800131c:	4a75      	ldr	r2, [pc, #468]	@ (80014f4 <ESP01_Task+0x534>)
 800131e:	7813      	ldrb	r3, [r2, #0]
 8001320:	f023 0342 	bic.w	r3, r3, #66	@ 0x42
 8001324:	e785      	b.n	8001232 <ESP01_Task+0x272>
					esp01Flags.bit.WIFICONNECTED = 0;
 8001326:	4a73      	ldr	r2, [pc, #460]	@ (80014f4 <ESP01_Task+0x534>)
 8001328:	7813      	ldrb	r3, [r2, #0]
 800132a:	f023 0342 	bic.w	r3, r3, #66	@ 0x42
 800132e:	7013      	strb	r3, [r2, #0]
 8001330:	e7d0      	b.n	80012d4 <ESP01_Task+0x314>
				if(ESP01DbgStr != NULL)
 8001332:	4a72      	ldr	r2, [pc, #456]	@ (80014fc <ESP01_Task+0x53c>)
			if(value == ','){
 8001334:	282c      	cmp	r0, #44	@ 0x2c
				if(ESP01DbgStr != NULL)
 8001336:	6812      	ldr	r2, [r2, #0]
			if(value == ','){
 8001338:	d107      	bne.n	800134a <ESP01_Task+0x38a>
				esp01HState = 6;
 800133a:	2306      	movs	r3, #6
 800133c:	7023      	strb	r3, [r4, #0]
				if(ESP01DbgStr != NULL)
 800133e:	2a00      	cmp	r2, #0
 8001340:	f43f aec8 	beq.w	80010d4 <ESP01_Task+0x114>
					ESP01DbgStr("+&DBGRESPONSE CIFSR\n");
 8001344:	486e      	ldr	r0, [pc, #440]	@ (8001500 <ESP01_Task+0x540>)
					ESP01DbgStr("+&DBGERROR CIFSR 5\n");
 8001346:	4790      	blx	r2
 8001348:	e6c4      	b.n	80010d4 <ESP01_Task+0x114>
				esp01HState = 0;
 800134a:	2100      	movs	r1, #0
				esp01irRXAT--;
 800134c:	3b01      	subs	r3, #1
				esp01HState = 0;
 800134e:	7021      	strb	r1, [r4, #0]
				esp01irRXAT--;
 8001350:	8033      	strh	r3, [r6, #0]
				if(ESP01DbgStr != NULL)
 8001352:	2a00      	cmp	r2, #0
 8001354:	f43f aebe 	beq.w	80010d4 <ESP01_Task+0x114>
					ESP01DbgStr("+&DBGERROR CIFSR 5\n");
 8001358:	486a      	ldr	r0, [pc, #424]	@ (8001504 <ESP01_Task+0x544>)
 800135a:	e7f4      	b.n	8001346 <ESP01_Task+0x386>
			if(value == '\"'){
 800135c:	2822      	cmp	r0, #34	@ 0x22
 800135e:	f47f aeb9 	bne.w	80010d4 <ESP01_Task+0x114>
				esp01HState = 7;
 8001362:	2307      	movs	r3, #7
				esp01HState = 11;
 8001364:	7023      	strb	r3, [r4, #0]
				esp01nBytes = 0;
 8001366:	2200      	movs	r2, #0
 8001368:	4b67      	ldr	r3, [pc, #412]	@ (8001508 <ESP01_Task+0x548>)
 800136a:	e76f      	b.n	800124c <ESP01_Task+0x28c>
			if(value == '\"' || esp01nBytes==16)
 800136c:	2822      	cmp	r0, #34	@ 0x22
 800136e:	d003      	beq.n	8001378 <ESP01_Task+0x3b8>
 8001370:	4a65      	ldr	r2, [pc, #404]	@ (8001508 <ESP01_Task+0x548>)
 8001372:	8813      	ldrh	r3, [r2, #0]
 8001374:	2b10      	cmp	r3, #16
 8001376:	d101      	bne.n	800137c <ESP01_Task+0x3bc>
				esp01HState = 8;
 8001378:	2308      	movs	r3, #8
 800137a:	e6d7      	b.n	800112c <ESP01_Task+0x16c>
				esp01LocalIP[esp01nBytes++] = value;
 800137c:	1c59      	adds	r1, r3, #1
 800137e:	8011      	strh	r1, [r2, #0]
 8001380:	4a62      	ldr	r2, [pc, #392]	@ (800150c <ESP01_Task+0x54c>)
 8001382:	54d0      	strb	r0, [r2, r3]
 8001384:	e6a6      	b.n	80010d4 <ESP01_Task+0x114>
			if(value == '\n'){
 8001386:	280a      	cmp	r0, #10
 8001388:	f47f aea4 	bne.w	80010d4 <ESP01_Task+0x114>
				esp01HState = 0;
 800138c:	2300      	movs	r3, #0
				if(esp01nBytes < 16){
 800138e:	4a5e      	ldr	r2, [pc, #376]	@ (8001508 <ESP01_Task+0x548>)
				esp01HState = 0;
 8001390:	7023      	strb	r3, [r4, #0]
				if(esp01nBytes < 16){
 8001392:	8811      	ldrh	r1, [r2, #0]
 8001394:	4a5d      	ldr	r2, [pc, #372]	@ (800150c <ESP01_Task+0x54c>)
 8001396:	290f      	cmp	r1, #15
					esp01LocalIP[esp01nBytes] = '\0';
 8001398:	bf9b      	ittet	ls
 800139a:	5453      	strbls	r3, [r2, r1]
					esp01Flags.bit.ATRESPONSEOK = 1;
 800139c:	4955      	ldrls	r1, [pc, #340]	@ (80014f4 <ESP01_Task+0x534>)
					esp01LocalIP[0] = '\0';
 800139e:	7013      	strbhi	r3, [r2, #0]
					esp01Flags.bit.ATRESPONSEOK = 1;
 80013a0:	780a      	ldrbls	r2, [r1, #0]
 80013a2:	bf9f      	itttt	ls
 80013a4:	f042 0220 	orrls.w	r2, r2, #32
 80013a8:	700a      	strbls	r2, [r1, #0]
					esp01TimeoutTask = 0;
 80013aa:	4a51      	ldrls	r2, [pc, #324]	@ (80014f0 <ESP01_Task+0x530>)
 80013ac:	6013      	strls	r3, [r2, #0]
				if(ESP01ChangeState != NULL)
 80013ae:	4b52      	ldr	r3, [pc, #328]	@ (80014f8 <ESP01_Task+0x538>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	f43f ae8e 	beq.w	80010d4 <ESP01_Task+0x114>
					ESP01ChangeState(ESP01_WIFI_NEW_IP);
 80013b8:	2004      	movs	r0, #4
 80013ba:	e77b      	b.n	80012b4 <ESP01_Task+0x2f4>
			if(value == ','){
 80013bc:	282c      	cmp	r0, #44	@ 0x2c
 80013be:	f47f aed0 	bne.w	8001162 <ESP01_Task+0x1a2>
				esp01HState = 11;
 80013c2:	230b      	movs	r3, #11
 80013c4:	e7ce      	b.n	8001364 <ESP01_Task+0x3a4>
			if(value == ':')
 80013c6:	283a      	cmp	r0, #58	@ 0x3a
 80013c8:	d101      	bne.n	80013ce <ESP01_Task+0x40e>
				esp01HState = 12;
 80013ca:	230c      	movs	r3, #12
 80013cc:	e6ae      	b.n	800112c <ESP01_Task+0x16c>
				if(value<'0' || value>'9'){
 80013ce:	f1a0 0230 	sub.w	r2, r0, #48	@ 0x30
 80013d2:	2a09      	cmp	r2, #9
 80013d4:	f63f aec5 	bhi.w	8001162 <ESP01_Task+0x1a2>
					esp01nBytes += (value - '0');
 80013d8:	4a4b      	ldr	r2, [pc, #300]	@ (8001508 <ESP01_Task+0x548>)
					esp01nBytes *= 10;
 80013da:	8813      	ldrh	r3, [r2, #0]
 80013dc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
					esp01nBytes += (value - '0');
 80013e0:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80013e4:	3b30      	subs	r3, #48	@ 0x30
 80013e6:	8013      	strh	r3, [r2, #0]
 80013e8:	e674      	b.n	80010d4 <ESP01_Task+0x114>
			if(esp01Handle.WriteByteToBufRX != NULL)
 80013ea:	4b49      	ldr	r3, [pc, #292]	@ (8001510 <ESP01_Task+0x550>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	b103      	cbz	r3, 80013f2 <ESP01_Task+0x432>
				esp01Handle.WriteByteToBufRX(value);
 80013f0:	4798      	blx	r3
			esp01nBytes--;
 80013f2:	4a45      	ldr	r2, [pc, #276]	@ (8001508 <ESP01_Task+0x548>)
 80013f4:	8813      	ldrh	r3, [r2, #0]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	b29b      	uxth	r3, r3
 80013fa:	8013      	strh	r3, [r2, #0]
			if(!esp01nBytes){
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	f47f ae69 	bne.w	80010d4 <ESP01_Task+0x114>
				esp01HState = 0;
 8001402:	7023      	strb	r3, [r4, #0]
				if(ESP01DbgStr != NULL)
 8001404:	4b3d      	ldr	r3, [pc, #244]	@ (80014fc <ESP01_Task+0x53c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	f43f ae63 	beq.w	80010d4 <ESP01_Task+0x114>
					ESP01DbgStr("+&DBGRESPONSE IPD\n");
 800140e:	4841      	ldr	r0, [pc, #260]	@ (8001514 <ESP01_Task+0x554>)
 8001410:	4798      	blx	r3
 8001412:	e65f      	b.n	80010d4 <ESP01_Task+0x114>
			esp01HState = 0;
 8001414:	2300      	movs	r3, #0
			esp01TimeoutDataRx = 0;
 8001416:	4a40      	ldr	r2, [pc, #256]	@ (8001518 <ESP01_Task+0x558>)
			esp01HState = 0;
 8001418:	7023      	strb	r3, [r4, #0]
			esp01TimeoutDataRx = 0;
 800141a:	6013      	str	r3, [r2, #0]
 800141c:	e65a      	b.n	80010d4 <ESP01_Task+0x114>
		esp01Handle.DoCHPD(0);
 800141e:	4b3c      	ldr	r3, [pc, #240]	@ (8001510 <ESP01_Task+0x550>)
 8001420:	2000      	movs	r0, #0
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4798      	blx	r3
		if(ESP01DbgStr != NULL)
 8001426:	4b35      	ldr	r3, [pc, #212]	@ (80014fc <ESP01_Task+0x53c>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	b10b      	cbz	r3, 8001430 <ESP01_Task+0x470>
			ESP01DbgStr("+&DBGESP01HARDRESET0\n");
 800142c:	483b      	ldr	r0, [pc, #236]	@ (800151c <ESP01_Task+0x55c>)
 800142e:	4798      	blx	r3
		esp01ATSate = ESP01ATHARDRST1;
 8001430:	230e      	movs	r3, #14
			esp01ATSate = ESP01ATCONNECTED;
 8001432:	702b      	strb	r3, [r5, #0]
 8001434:	e013      	b.n	800145e <ESP01_Task+0x49e>
		esp01Handle.DoCHPD(1);
 8001436:	4b36      	ldr	r3, [pc, #216]	@ (8001510 <ESP01_Task+0x550>)
 8001438:	2001      	movs	r0, #1
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4798      	blx	r3
		if(ESP01DbgStr != NULL)
 800143e:	4b2f      	ldr	r3, [pc, #188]	@ (80014fc <ESP01_Task+0x53c>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	b10b      	cbz	r3, 8001448 <ESP01_Task+0x488>
			ESP01DbgStr("+&DBGESP01HARDRESET1\n");
 8001444:	4836      	ldr	r0, [pc, #216]	@ (8001520 <ESP01_Task+0x560>)
 8001446:	4798      	blx	r3
		esp01ATSate = ESP01ATHARDRSTSTOP;
 8001448:	230f      	movs	r3, #15
 800144a:	702b      	strb	r3, [r5, #0]
		esp01TimeoutTask = 500;
 800144c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
		esp01TimeoutTask = 0;
 8001450:	6033      	str	r3, [r6, #0]
		break;
 8001452:	e004      	b.n	800145e <ESP01_Task+0x49e>
		esp01ATSate = ESP01ATAT;
 8001454:	2301      	movs	r3, #1
		esp01TriesAT = 0;
 8001456:	2200      	movs	r2, #0
		esp01ATSate = ESP01ATAT;
 8001458:	702b      	strb	r3, [r5, #0]
		esp01TriesAT = 0;
 800145a:	4b32      	ldr	r3, [pc, #200]	@ (8001524 <ESP01_Task+0x564>)
			esp01TriesAT = 4;
 800145c:	701a      	strb	r2, [r3, #0]
	if(esp01Flags.bit.WAITINGSYMBOL){
 800145e:	7823      	ldrb	r3, [r4, #0]
 8001460:	07da      	lsls	r2, r3, #31
 8001462:	f140 812a 	bpl.w	80016ba <ESP01_Task+0x6fa>
		if(!esp01TimeoutTxSymbol){
 8001466:	4a30      	ldr	r2, [pc, #192]	@ (8001528 <ESP01_Task+0x568>)
 8001468:	6812      	ldr	r2, [r2, #0]
 800146a:	b95a      	cbnz	r2, 8001484 <ESP01_Task+0x4c4>
			esp01Flags.bit.WAITINGSYMBOL = 0;
 800146c:	f362 0300 	bfi	r3, r2, #0, #1
			esp01ATSate = ESP01ATAT;
 8001470:	2201      	movs	r2, #1
			esp01Flags.bit.WAITINGSYMBOL = 0;
 8001472:	7023      	strb	r3, [r4, #0]
			esp01ATSate = ESP01ATAT;
 8001474:	4b2d      	ldr	r3, [pc, #180]	@ (800152c <ESP01_Task+0x56c>)
			esp01irTX = esp01iwTX;
 8001476:	492e      	ldr	r1, [pc, #184]	@ (8001530 <ESP01_Task+0x570>)
			esp01ATSate = ESP01ATAT;
 8001478:	701a      	strb	r2, [r3, #0]
			esp01TimeoutTask = 10;
 800147a:	230a      	movs	r3, #10
			esp01irTX = esp01iwTX;
 800147c:	8808      	ldrh	r0, [r1, #0]
 800147e:	492d      	ldr	r1, [pc, #180]	@ (8001534 <ESP01_Task+0x574>)
			esp01TimeoutTask = 10;
 8001480:	6033      	str	r3, [r6, #0]
			esp01irTX = esp01iwTX;
 8001482:	8008      	strh	r0, [r1, #0]
}
 8001484:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if(esp01TriesAT){
 8001488:	4a26      	ldr	r2, [pc, #152]	@ (8001524 <ESP01_Task+0x564>)
 800148a:	7813      	ldrb	r3, [r2, #0]
 800148c:	b12b      	cbz	r3, 800149a <ESP01_Task+0x4da>
			esp01TriesAT--;
 800148e:	3b01      	subs	r3, #1
 8001490:	b2db      	uxtb	r3, r3
 8001492:	7013      	strb	r3, [r2, #0]
			if(!esp01TriesAT){
 8001494:	b91b      	cbnz	r3, 800149e <ESP01_Task+0x4de>
				esp01ATSate = ESP01ATHARDRST0;
 8001496:	230d      	movs	r3, #13
 8001498:	e7cb      	b.n	8001432 <ESP01_Task+0x472>
			esp01TriesAT = 4;
 800149a:	2304      	movs	r3, #4
 800149c:	7013      	strb	r3, [r2, #0]
		esp01Flags.bit.ATRESPONSEOK = 0;
 800149e:	7823      	ldrb	r3, [r4, #0]
		ESP01StrToBufTX(ATAT);
 80014a0:	4825      	ldr	r0, [pc, #148]	@ (8001538 <ESP01_Task+0x578>)
		esp01Flags.bit.ATRESPONSEOK = 0;
 80014a2:	f023 0320 	bic.w	r3, r3, #32
 80014a6:	7023      	strb	r3, [r4, #0]
		ESP01StrToBufTX(ATAT);
 80014a8:	f7ff fbec 	bl	8000c84 <ESP01StrToBufTX>
		if(ESP01DbgStr != NULL)
 80014ac:	4b13      	ldr	r3, [pc, #76]	@ (80014fc <ESP01_Task+0x53c>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	b10b      	cbz	r3, 80014b6 <ESP01_Task+0x4f6>
			ESP01DbgStr("+&DBGESP01AT\n");
 80014b2:	4822      	ldr	r0, [pc, #136]	@ (800153c <ESP01_Task+0x57c>)
 80014b4:	4798      	blx	r3
		esp01ATSate = ESP01ATRESPONSE;
 80014b6:	2302      	movs	r3, #2
 80014b8:	e7bb      	b.n	8001432 <ESP01_Task+0x472>
		if(esp01Flags.bit.ATRESPONSEOK)
 80014ba:	7823      	ldrb	r3, [r4, #0]
 80014bc:	0698      	lsls	r0, r3, #26
 80014be:	f140 80a2 	bpl.w	8001606 <ESP01_Task+0x646>
			esp01ATSate = ESP01ATCWMODE;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e7b5      	b.n	8001432 <ESP01_Task+0x472>
		ESP01StrToBufTX(ATCWMODE);
 80014c6:	481e      	ldr	r0, [pc, #120]	@ (8001540 <ESP01_Task+0x580>)
 80014c8:	f7ff fbdc 	bl	8000c84 <ESP01StrToBufTX>
		if(ESP01DbgStr != NULL)
 80014cc:	4b0b      	ldr	r3, [pc, #44]	@ (80014fc <ESP01_Task+0x53c>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	b10b      	cbz	r3, 80014d6 <ESP01_Task+0x516>
			ESP01DbgStr("+&DBGESP01ATCWMODE\n");
 80014d2:	481c      	ldr	r0, [pc, #112]	@ (8001544 <ESP01_Task+0x584>)
 80014d4:	4798      	blx	r3
		esp01ATSate = ESP01ATCIPMUX;
 80014d6:	2304      	movs	r3, #4
 80014d8:	e7ab      	b.n	8001432 <ESP01_Task+0x472>
		ESP01StrToBufTX(ATCIPMUX);
 80014da:	481b      	ldr	r0, [pc, #108]	@ (8001548 <ESP01_Task+0x588>)
 80014dc:	f7ff fbd2 	bl	8000c84 <ESP01StrToBufTX>
		if(ESP01DbgStr != NULL)
 80014e0:	4b06      	ldr	r3, [pc, #24]	@ (80014fc <ESP01_Task+0x53c>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	b10b      	cbz	r3, 80014ea <ESP01_Task+0x52a>
			ESP01DbgStr("+&DBGESP01ATCIPMUX\n");
 80014e6:	4819      	ldr	r0, [pc, #100]	@ (800154c <ESP01_Task+0x58c>)
 80014e8:	4798      	blx	r3
		esp01ATSate = ESP01ATCWJAP;
 80014ea:	2305      	movs	r3, #5
 80014ec:	e7a1      	b.n	8001432 <ESP01_Task+0x472>
 80014ee:	bf00      	nop
 80014f0:	20000460 	.word	0x20000460
 80014f4:	20000464 	.word	0x20000464
 80014f8:	20000454 	.word	0x20000454
 80014fc:	20000450 	.word	0x20000450
 8001500:	08009b0e 	.word	0x08009b0e
 8001504:	08009b23 	.word	0x08009b23
 8001508:	200003be 	.word	0x200003be
 800150c:	200003c7 	.word	0x200003c7
 8001510:	20000228 	.word	0x20000228
 8001514:	08009b37 	.word	0x08009b37
 8001518:	2000045c 	.word	0x2000045c
 800151c:	08009b4a 	.word	0x08009b4a
 8001520:	08009b60 	.word	0x08009b60
 8001524:	20000234 	.word	0x20000234
 8001528:	20000458 	.word	0x20000458
 800152c:	20000465 	.word	0x20000465
 8001530:	20000236 	.word	0x20000236
 8001534:	20000238 	.word	0x20000238
 8001538:	08009e65 	.word	0x08009e65
 800153c:	08009b76 	.word	0x08009b76
 8001540:	08009e49 	.word	0x08009e49
 8001544:	08009b84 	.word	0x08009b84
 8001548:	08009e57 	.word	0x08009e57
 800154c:	08009b98 	.word	0x08009b98
		if(esp01Flags.bit.WIFICONNECTED){
 8001550:	7823      	ldrb	r3, [r4, #0]
 8001552:	0799      	lsls	r1, r3, #30
 8001554:	d501      	bpl.n	800155a <ESP01_Task+0x59a>
			esp01ATSate = ESP01ATCIFSR;
 8001556:	2307      	movs	r3, #7
 8001558:	e76b      	b.n	8001432 <ESP01_Task+0x472>
		if(esp01SSID[0] == '\0')
 800155a:	4f6d      	ldr	r7, [pc, #436]	@ (8001710 <ESP01_Task+0x750>)
 800155c:	783b      	ldrb	r3, [r7, #0]
 800155e:	2b00      	cmp	r3, #0
 8001560:	f43f af7d 	beq.w	800145e <ESP01_Task+0x49e>
		ESP01StrToBufTX(ATCWJAP);
 8001564:	486b      	ldr	r0, [pc, #428]	@ (8001714 <ESP01_Task+0x754>)
 8001566:	f7ff fb8d 	bl	8000c84 <ESP01StrToBufTX>
		ESP01ByteToBufTX('\"');
 800156a:	2022      	movs	r0, #34	@ 0x22
 800156c:	f7ff fba4 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01StrToBufTX(esp01SSID);
 8001570:	4638      	mov	r0, r7
 8001572:	f7ff fb87 	bl	8000c84 <ESP01StrToBufTX>
		ESP01ByteToBufTX('\"');
 8001576:	2022      	movs	r0, #34	@ 0x22
 8001578:	f7ff fb9e 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01ByteToBufTX(',');
 800157c:	202c      	movs	r0, #44	@ 0x2c
 800157e:	f7ff fb9b 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01ByteToBufTX('\"');
 8001582:	2022      	movs	r0, #34	@ 0x22
 8001584:	f7ff fb98 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01StrToBufTX(esp01PASSWORD);
 8001588:	4863      	ldr	r0, [pc, #396]	@ (8001718 <ESP01_Task+0x758>)
 800158a:	f7ff fb7b 	bl	8000c84 <ESP01StrToBufTX>
		ESP01ByteToBufTX('\"');
 800158e:	2022      	movs	r0, #34	@ 0x22
 8001590:	f7ff fb92 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01ByteToBufTX('\r');
 8001594:	200d      	movs	r0, #13
 8001596:	f7ff fb8f 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01ByteToBufTX('\n');
 800159a:	200a      	movs	r0, #10
 800159c:	f7ff fb8c 	bl	8000cb8 <ESP01ByteToBufTX>
		if(ESP01DbgStr != NULL)
 80015a0:	4b5e      	ldr	r3, [pc, #376]	@ (800171c <ESP01_Task+0x75c>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	b10b      	cbz	r3, 80015aa <ESP01_Task+0x5ea>
			ESP01DbgStr("+&DBGESP01ATCWJAP\n");
 80015a6:	485e      	ldr	r0, [pc, #376]	@ (8001720 <ESP01_Task+0x760>)
 80015a8:	4798      	blx	r3
		esp01Flags.bit.ATRESPONSEOK = 0;
 80015aa:	7823      	ldrb	r3, [r4, #0]
 80015ac:	f023 0320 	bic.w	r3, r3, #32
 80015b0:	7023      	strb	r3, [r4, #0]
		esp01ATSate = ESP01CWJAPRESPONSE;
 80015b2:	2306      	movs	r3, #6
 80015b4:	702b      	strb	r3, [r5, #0]
		esp01TimeoutTask = 1500;
 80015b6:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80015ba:	e749      	b.n	8001450 <ESP01_Task+0x490>
		if(esp01Flags.bit.ATRESPONSEOK){
 80015bc:	7823      	ldrb	r3, [r4, #0]
 80015be:	069a      	lsls	r2, r3, #26
 80015c0:	d521      	bpl.n	8001606 <ESP01_Task+0x646>
			esp01ATSate = ESP01ATCIFSR;
 80015c2:	2307      	movs	r3, #7
			esp01TriesAT = 4;
 80015c4:	2204      	movs	r2, #4
			esp01ATSate = ESP01ATCIFSR;
 80015c6:	702b      	strb	r3, [r5, #0]
			esp01TriesAT = 4;
 80015c8:	4b56      	ldr	r3, [pc, #344]	@ (8001724 <ESP01_Task+0x764>)
 80015ca:	e747      	b.n	800145c <ESP01_Task+0x49c>
		esp01LocalIP[0] = '\0';
 80015cc:	2200      	movs	r2, #0
 80015ce:	4b56      	ldr	r3, [pc, #344]	@ (8001728 <ESP01_Task+0x768>)
		ESP01StrToBufTX(ATCIFSR);
 80015d0:	4856      	ldr	r0, [pc, #344]	@ (800172c <ESP01_Task+0x76c>)
		esp01LocalIP[0] = '\0';
 80015d2:	701a      	strb	r2, [r3, #0]
		ESP01StrToBufTX(ATCIFSR);
 80015d4:	f7ff fb56 	bl	8000c84 <ESP01StrToBufTX>
		if(ESP01DbgStr != NULL)
 80015d8:	4b50      	ldr	r3, [pc, #320]	@ (800171c <ESP01_Task+0x75c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	b10b      	cbz	r3, 80015e2 <ESP01_Task+0x622>
			ESP01DbgStr("+&DBGESP01CIFSR\n");
 80015de:	4854      	ldr	r0, [pc, #336]	@ (8001730 <ESP01_Task+0x770>)
 80015e0:	4798      	blx	r3
		esp01Flags.bit.ATRESPONSEOK = 0;
 80015e2:	7823      	ldrb	r3, [r4, #0]
 80015e4:	f023 0320 	bic.w	r3, r3, #32
 80015e8:	7023      	strb	r3, [r4, #0]
		esp01ATSate = ESP01CIFSRRESPONSE;
 80015ea:	2308      	movs	r3, #8
 80015ec:	e721      	b.n	8001432 <ESP01_Task+0x472>
		if(esp01Flags.bit.ATRESPONSEOK)
 80015ee:	7823      	ldrb	r3, [r4, #0]
 80015f0:	069b      	lsls	r3, r3, #26
 80015f2:	d501      	bpl.n	80015f8 <ESP01_Task+0x638>
			esp01ATSate = ESP01ATCIPCLOSE;
 80015f4:	2309      	movs	r3, #9
 80015f6:	e71c      	b.n	8001432 <ESP01_Task+0x472>
			esp01TriesAT--;
 80015f8:	4a4a      	ldr	r2, [pc, #296]	@ (8001724 <ESP01_Task+0x764>)
 80015fa:	7813      	ldrb	r3, [r2, #0]
 80015fc:	3b01      	subs	r3, #1
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	7013      	strb	r3, [r2, #0]
			if(esp01TriesAT == 0){
 8001602:	2b00      	cmp	r3, #0
 8001604:	d1a7      	bne.n	8001556 <ESP01_Task+0x596>
			esp01ATSate = ESP01ATAT;
 8001606:	2301      	movs	r3, #1
 8001608:	e713      	b.n	8001432 <ESP01_Task+0x472>
		if(esp01RemoteIP[0] == '\0')
 800160a:	4b4a      	ldr	r3, [pc, #296]	@ (8001734 <ESP01_Task+0x774>)
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	2b00      	cmp	r3, #0
 8001610:	f43f af25 	beq.w	800145e <ESP01_Task+0x49e>
		ESP01StrToBufTX(ATCIPCLOSE);
 8001614:	4848      	ldr	r0, [pc, #288]	@ (8001738 <ESP01_Task+0x778>)
 8001616:	f7ff fb35 	bl	8000c84 <ESP01StrToBufTX>
		if(ESP01DbgStr != NULL)
 800161a:	4b40      	ldr	r3, [pc, #256]	@ (800171c <ESP01_Task+0x75c>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	b10b      	cbz	r3, 8001624 <ESP01_Task+0x664>
			ESP01DbgStr("+&DBGESP01ATCIPCLOSE\n");
 8001620:	4846      	ldr	r0, [pc, #280]	@ (800173c <ESP01_Task+0x77c>)
 8001622:	4798      	blx	r3
		esp01ATSate = ESP01ATCIPSTART;
 8001624:	230a      	movs	r3, #10
 8001626:	e704      	b.n	8001432 <ESP01_Task+0x472>
		ESP01StrToBufTX(ATCIPSTART);
 8001628:	4845      	ldr	r0, [pc, #276]	@ (8001740 <ESP01_Task+0x780>)
 800162a:	f7ff fb2b 	bl	8000c84 <ESP01StrToBufTX>
		ESP01ByteToBufTX('\"');
 800162e:	2022      	movs	r0, #34	@ 0x22
 8001630:	f7ff fb42 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01StrToBufTX(esp01PROTO);
 8001634:	4843      	ldr	r0, [pc, #268]	@ (8001744 <ESP01_Task+0x784>)
 8001636:	f7ff fb25 	bl	8000c84 <ESP01StrToBufTX>
		ESP01ByteToBufTX('\"');
 800163a:	2022      	movs	r0, #34	@ 0x22
 800163c:	f7ff fb3c 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01ByteToBufTX(',');
 8001640:	202c      	movs	r0, #44	@ 0x2c
 8001642:	f7ff fb39 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01ByteToBufTX('\"');
 8001646:	2022      	movs	r0, #34	@ 0x22
 8001648:	f7ff fb36 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01StrToBufTX(esp01RemoteIP);
 800164c:	4839      	ldr	r0, [pc, #228]	@ (8001734 <ESP01_Task+0x774>)
 800164e:	f7ff fb19 	bl	8000c84 <ESP01StrToBufTX>
		ESP01ByteToBufTX('\"');
 8001652:	2022      	movs	r0, #34	@ 0x22
 8001654:	f7ff fb30 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01ByteToBufTX(',');
 8001658:	202c      	movs	r0, #44	@ 0x2c
 800165a:	f7ff fb2d 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01StrToBufTX(esp01RemotePORT);
 800165e:	483a      	ldr	r0, [pc, #232]	@ (8001748 <ESP01_Task+0x788>)
 8001660:	f7ff fb10 	bl	8000c84 <ESP01StrToBufTX>
		ESP01ByteToBufTX(',');
 8001664:	202c      	movs	r0, #44	@ 0x2c
 8001666:	f7ff fb27 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01StrToBufTX(esp01LocalPORT);
 800166a:	4838      	ldr	r0, [pc, #224]	@ (800174c <ESP01_Task+0x78c>)
 800166c:	f7ff fb0a 	bl	8000c84 <ESP01StrToBufTX>
		ESP01ByteToBufTX(',');
 8001670:	202c      	movs	r0, #44	@ 0x2c
 8001672:	f7ff fb21 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01ByteToBufTX('0');
 8001676:	2030      	movs	r0, #48	@ 0x30
 8001678:	f7ff fb1e 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01ByteToBufTX('\r');
 800167c:	200d      	movs	r0, #13
 800167e:	f7ff fb1b 	bl	8000cb8 <ESP01ByteToBufTX>
		ESP01ByteToBufTX('\n');
 8001682:	200a      	movs	r0, #10
 8001684:	f7ff fb18 	bl	8000cb8 <ESP01ByteToBufTX>
		if(ESP01DbgStr != NULL)
 8001688:	4b24      	ldr	r3, [pc, #144]	@ (800171c <ESP01_Task+0x75c>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	b10b      	cbz	r3, 8001692 <ESP01_Task+0x6d2>
			ESP01DbgStr("+&DBGESP01ATCIPSTART\n");
 800168e:	4830      	ldr	r0, [pc, #192]	@ (8001750 <ESP01_Task+0x790>)
 8001690:	4798      	blx	r3
		esp01Flags.bit.ATRESPONSEOK = 0;
 8001692:	7823      	ldrb	r3, [r4, #0]
 8001694:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8001698:	7023      	strb	r3, [r4, #0]
		esp01ATSate = ESP01CIPSTARTRESPONSE;
 800169a:	230b      	movs	r3, #11
 800169c:	702b      	strb	r3, [r5, #0]
		esp01TimeoutTask = 200;
 800169e:	23c8      	movs	r3, #200	@ 0xc8
 80016a0:	e6d6      	b.n	8001450 <ESP01_Task+0x490>
		if(esp01Flags.bit.ATRESPONSEOK)
 80016a2:	7823      	ldrb	r3, [r4, #0]
 80016a4:	069f      	lsls	r7, r3, #26
 80016a6:	d5ae      	bpl.n	8001606 <ESP01_Task+0x646>
			esp01ATSate = ESP01ATCONNECTED;
 80016a8:	230c      	movs	r3, #12
 80016aa:	e6c2      	b.n	8001432 <ESP01_Task+0x472>
		if(esp01Flags.bit.WIFICONNECTED == 0){
 80016ac:	7823      	ldrb	r3, [r4, #0]
 80016ae:	0798      	lsls	r0, r3, #30
 80016b0:	d5a9      	bpl.n	8001606 <ESP01_Task+0x646>
		if(esp01Flags.bit.UDPTCPCONNECTED == 0){
 80016b2:	0659      	lsls	r1, r3, #25
 80016b4:	d59e      	bpl.n	80015f4 <ESP01_Task+0x634>
		esp01TimeoutTask = 0;
 80016b6:	2300      	movs	r3, #0
 80016b8:	e6ca      	b.n	8001450 <ESP01_Task+0x490>
	if(esp01irTX != esp01iwTX){
 80016ba:	4d26      	ldr	r5, [pc, #152]	@ (8001754 <ESP01_Task+0x794>)
 80016bc:	4926      	ldr	r1, [pc, #152]	@ (8001758 <ESP01_Task+0x798>)
 80016be:	882a      	ldrh	r2, [r5, #0]
 80016c0:	8809      	ldrh	r1, [r1, #0]
 80016c2:	4291      	cmp	r1, r2
 80016c4:	f43f aede 	beq.w	8001484 <ESP01_Task+0x4c4>
		value = esp01TXATBuf[esp01irTX];
 80016c8:	4e24      	ldr	r6, [pc, #144]	@ (800175c <ESP01_Task+0x79c>)
		if(esp01Flags.bit.TXCIPSEND){
 80016ca:	075f      	lsls	r7, r3, #29
		value = esp01TXATBuf[esp01irTX];
 80016cc:	5cb0      	ldrb	r0, [r6, r2]
		if(esp01Flags.bit.TXCIPSEND){
 80016ce:	d502      	bpl.n	80016d6 <ESP01_Task+0x716>
				value = '\n';
 80016d0:	283e      	cmp	r0, #62	@ 0x3e
 80016d2:	bf08      	it	eq
 80016d4:	200a      	moveq	r0, #10
		if(esp01Handle.WriteUSARTByte(value)){
 80016d6:	4b22      	ldr	r3, [pc, #136]	@ (8001760 <ESP01_Task+0x7a0>)
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	4798      	blx	r3
 80016dc:	2800      	cmp	r0, #0
 80016de:	f43f aed1 	beq.w	8001484 <ESP01_Task+0x4c4>
			if(esp01Flags.bit.TXCIPSEND){
 80016e2:	7822      	ldrb	r2, [r4, #0]
				if(esp01TXATBuf[esp01irTX] == '>'){
 80016e4:	882b      	ldrh	r3, [r5, #0]
			if(esp01Flags.bit.TXCIPSEND){
 80016e6:	0751      	lsls	r1, r2, #29
 80016e8:	d50a      	bpl.n	8001700 <ESP01_Task+0x740>
				if(esp01TXATBuf[esp01irTX] == '>'){
 80016ea:	5cf1      	ldrb	r1, [r6, r3]
 80016ec:	293e      	cmp	r1, #62	@ 0x3e
 80016ee:	d107      	bne.n	8001700 <ESP01_Task+0x740>
					esp01TimeoutTxSymbol = 5;
 80016f0:	2105      	movs	r1, #5
					esp01Flags.bit.WAITINGSYMBOL = 1;
 80016f2:	f022 0205 	bic.w	r2, r2, #5
 80016f6:	f042 0201 	orr.w	r2, r2, #1
 80016fa:	7022      	strb	r2, [r4, #0]
					esp01TimeoutTxSymbol = 5;
 80016fc:	4a19      	ldr	r2, [pc, #100]	@ (8001764 <ESP01_Task+0x7a4>)
 80016fe:	6011      	str	r1, [r2, #0]
			esp01irTX++;
 8001700:	3301      	adds	r3, #1
 8001702:	b29b      	uxth	r3, r3
			if(esp01irTX == ESP01TXBUFAT)
 8001704:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
				esp01irTX = 0;
 8001708:	bf08      	it	eq
 800170a:	2300      	moveq	r3, #0
 800170c:	802b      	strh	r3, [r5, #0]
}
 800170e:	e6b9      	b.n	8001484 <ESP01_Task+0x4c4>
 8001710:	2000040d 	.word	0x2000040d
 8001714:	08009e3f 	.word	0x08009e3f
 8001718:	200003ed 	.word	0x200003ed
 800171c:	20000450 	.word	0x20000450
 8001720:	08009bac 	.word	0x08009bac
 8001724:	20000234 	.word	0x20000234
 8001728:	200003c7 	.word	0x200003c7
 800172c:	08009e34 	.word	0x08009e34
 8001730:	08009bbf 	.word	0x08009bbf
 8001734:	200003dd 	.word	0x200003dd
 8001738:	08009e19 	.word	0x08009e19
 800173c:	08009bd0 	.word	0x08009bd0
 8001740:	08009e27 	.word	0x08009e27
 8001744:	20000000 	.word	0x20000000
 8001748:	200003d7 	.word	0x200003d7
 800174c:	200003c1 	.word	0x200003c1
 8001750:	08009be6 	.word	0x08009be6
 8001754:	20000238 	.word	0x20000238
 8001758:	20000236 	.word	0x20000236
 800175c:	2000023e 	.word	0x2000023e
 8001760:	20000228 	.word	0x20000228
 8001764:	20000458 	.word	0x20000458

08001768 <ESP01_AttachDebugStr>:
	ESP01DbgStr = aESP01DbgStr;
 8001768:	4b01      	ldr	r3, [pc, #4]	@ (8001770 <ESP01_AttachDebugStr+0x8>)
 800176a:	6018      	str	r0, [r3, #0]
}
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	20000450 	.word	0x20000450

08001774 <USBRxData>:
}


void USBRxData(uint8_t *buf, uint32_t len) { //Recibimos datos -> Enviamos datos

	for (uint8_t nBytesRx = 0; nBytesRx < len; nBytesRx++) { //Guardamos los datos en el buffer de recepcion
 8001774:	2200      	movs	r2, #0
void USBRxData(uint8_t *buf, uint32_t len) { //Recibimos datos -> Enviamos datos
 8001776:	b5f0      	push	{r4, r5, r6, r7, lr}
		USBRx.buff[USBRx.indexW++] = buf[nBytesRx];
 8001778:	4b08      	ldr	r3, [pc, #32]	@ (800179c <USBRxData+0x28>)
	for (uint8_t nBytesRx = 0; nBytesRx < len; nBytesRx++) { //Guardamos los datos en el buffer de recepcion
 800177a:	b2d4      	uxtb	r4, r2
 800177c:	42a1      	cmp	r1, r4
 800177e:	f102 0201 	add.w	r2, r2, #1
 8001782:	d800      	bhi.n	8001786 <USBRxData+0x12>
		USBRx.indexW &= USBRx.mask;
	}

}
 8001784:	bdf0      	pop	{r4, r5, r6, r7, pc}
		USBRx.buff[USBRx.indexW++] = buf[nBytesRx];
 8001786:	795d      	ldrb	r5, [r3, #5]
 8001788:	681e      	ldr	r6, [r3, #0]
 800178a:	1c6f      	adds	r7, r5, #1
 800178c:	715f      	strb	r7, [r3, #5]
 800178e:	5d04      	ldrb	r4, [r0, r4]
 8001790:	5574      	strb	r4, [r6, r5]
		USBRx.indexW &= USBRx.mask;
 8001792:	795c      	ldrb	r4, [r3, #5]
 8001794:	799d      	ldrb	r5, [r3, #6]
 8001796:	402c      	ands	r4, r5
 8001798:	715c      	strb	r4, [r3, #5]
	for (uint8_t nBytesRx = 0; nBytesRx < len; nBytesRx++) { //Guardamos los datos en el buffer de recepcion
 800179a:	e7ee      	b.n	800177a <USBRxData+0x6>
 800179c:	200006ac 	.word	0x200006ac

080017a0 <displayMemWrite>:

	times++;
	times &= 31;
}

void displayMemWrite(uint8_t address, uint8_t *data, uint8_t size, uint8_t type){
 80017a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80017a2:	4614      	mov	r4, r2
 80017a4:	461a      	mov	r2, r3
	HAL_I2C_Mem_Write(&hi2c2, address , type, 1, data, size, HAL_MAX_DELAY);
 80017a6:	f04f 33ff 	mov.w	r3, #4294967295
 80017aa:	9100      	str	r1, [sp, #0]
 80017ac:	e9cd 4301 	strd	r4, r3, [sp, #4]
 80017b0:	4601      	mov	r1, r0
 80017b2:	2301      	movs	r3, #1
 80017b4:	4802      	ldr	r0, [pc, #8]	@ (80017c0 <displayMemWrite+0x20>)
 80017b6:	f002 fe6f 	bl	8004498 <HAL_I2C_Mem_Write>
}
 80017ba:	b004      	add	sp, #16
 80017bc:	bd10      	pop	{r4, pc}
 80017be:	bf00      	nop
 80017c0:	200008d8 	.word	0x200008d8

080017c4 <mpuMemWrite>:

void displayMemWriteDMA(uint8_t address, uint8_t *data, uint8_t size, uint8_t type){
	HAL_I2C_Mem_Write_DMA(&hi2c2, address , type, 1, data, size);
}

void mpuMemWrite(uint8_t address, uint8_t *data, uint8_t size, uint8_t type){
 80017c4:	f7ff bfec 	b.w	80017a0 <displayMemWrite>

080017c8 <displayMemWriteDMA>:
void displayMemWriteDMA(uint8_t address, uint8_t *data, uint8_t size, uint8_t type){
 80017c8:	b513      	push	{r0, r1, r4, lr}
 80017ca:	4614      	mov	r4, r2
 80017cc:	461a      	mov	r2, r3
	HAL_I2C_Mem_Write_DMA(&hi2c2, address , type, 1, data, size);
 80017ce:	e9cd 1400 	strd	r1, r4, [sp]
 80017d2:	2301      	movs	r3, #1
 80017d4:	4601      	mov	r1, r0
 80017d6:	4802      	ldr	r0, [pc, #8]	@ (80017e0 <displayMemWriteDMA+0x18>)
 80017d8:	f002 feee 	bl	80045b8 <HAL_I2C_Mem_Write_DMA>
}
 80017dc:	b002      	add	sp, #8
 80017de:	bd10      	pop	{r4, pc}
 80017e0:	200008d8 	.word	0x200008d8

080017e4 <mpuMemReadDMA>:
	HAL_I2C_Mem_Write(&hi2c2, address , type, 1, data, size, HAL_MAX_DELAY);
}

void mpuMemReadDMA(uint8_t address, uint8_t *data, uint8_t size, uint8_t type){
 80017e4:	b513      	push	{r0, r1, r4, lr}
 80017e6:	4614      	mov	r4, r2
 80017e8:	461a      	mov	r2, r3
	HAL_I2C_Mem_Read_DMA(&hi2c2, address , type, 1, data, size);
 80017ea:	e9cd 1400 	strd	r1, r4, [sp]
 80017ee:	2301      	movs	r3, #1
 80017f0:	4601      	mov	r1, r0
 80017f2:	4802      	ldr	r0, [pc, #8]	@ (80017fc <mpuMemReadDMA+0x18>)
 80017f4:	f002 ffa6 	bl	8004744 <HAL_I2C_Mem_Read_DMA>
}
 80017f8:	b002      	add	sp, #8
 80017fa:	bd10      	pop	{r4, pc}
 80017fc:	200008d8 	.word	0x200008d8

08001800 <CHPD_Control>:


void CHPD_Control(uint8_t state)
{
    /* Assuming CH_PD is on GPIOB Pin 0 */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001800:	1e02      	subs	r2, r0, #0
 8001802:	bf18      	it	ne
 8001804:	2201      	movne	r2, #1
 8001806:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800180a:	4801      	ldr	r0, [pc, #4]	@ (8001810 <CHPD_Control+0x10>)
 800180c:	f002 bbc0 	b.w	8003f90 <HAL_GPIO_WritePin>
 8001810:	40010c00 	.word	0x40010c00

08001814 <USART_SendByte>:
 * @brief  Send one byte out over UART to ESP-01.
 * @param  byte  The data byte to transmit.
 */

int USART_SendByte(uint8_t byte)
{
 8001814:	b507      	push	{r0, r1, r2, lr}
    /* Assuming huart2 is configured for the ESP01 */
    if(HAL_UART_Transmit_IT(&huart1, &byte, 1) == HAL_OK)
 8001816:	2201      	movs	r2, #1
{
 8001818:	f88d 0007 	strb.w	r0, [sp, #7]
    if(HAL_UART_Transmit_IT(&huart1, &byte, 1) == HAL_OK)
 800181c:	f10d 0107 	add.w	r1, sp, #7
 8001820:	4804      	ldr	r0, [pc, #16]	@ (8001834 <USART_SendByte+0x20>)
 8001822:	f005 fdb4 	bl	800738e <HAL_UART_Transmit_IT>
    	return 1;
    else
    	return 0;
}
 8001826:	fab0 f080 	clz	r0, r0
 800182a:	0940      	lsrs	r0, r0, #5
 800182c:	b003      	add	sp, #12
 800182e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001832:	bf00      	nop
 8001834:	200006e8 	.word	0x200006e8

08001838 <FeedRxBuf>:
/**
 * @brief  Forward one received byte into the ESP01 drivers rx buffer.
 * @param  byte  The byte received from UART ISR.
 */
void FeedRxBuf(uint8_t byte)
{
 8001838:	b510      	push	{r4, lr}
 800183a:	4604      	mov	r4, r0
    ESP01_WriteRX(byte);
 800183c:	f7ff fae4 	bl	8000e08 <ESP01_WriteRX>

    USBRx.buff[USBRx.indexW++] = byte;
 8001840:	4b05      	ldr	r3, [pc, #20]	@ (8001858 <FeedRxBuf+0x20>)
 8001842:	795a      	ldrb	r2, [r3, #5]
 8001844:	6819      	ldr	r1, [r3, #0]
 8001846:	1c50      	adds	r0, r2, #1
 8001848:	7158      	strb	r0, [r3, #5]
 800184a:	548c      	strb	r4, [r1, r2]
    USBRx.indexW &= USBRx.mask;
 800184c:	795a      	ldrb	r2, [r3, #5]
 800184e:	7999      	ldrb	r1, [r3, #6]
 8001850:	400a      	ands	r2, r1
 8001852:	715a      	strb	r2, [r3, #5]

}
 8001854:	bd10      	pop	{r4, pc}
 8001856:	bf00      	nop
 8001858:	200006ac 	.word	0x200006ac

0800185c <DebugESP01_To_USB>:


void DebugESP01_To_USB(const char *msg) {
 800185c:	b510      	push	{r4, lr}
 800185e:	4604      	mov	r4, r0
    // strlen requiere #include <string.h>
    CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 8001860:	f7fe fc76 	bl	8000150 <strlen>
 8001864:	b281      	uxth	r1, r0
 8001866:	4620      	mov	r0, r4
}
 8001868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 800186c:	f007 ba44 	b.w	8008cf8 <CDC_Transmit_FS>

08001870 <HAL_ADC_ConvCpltCallback>:
		adcDataTx[i] = adcData[i];
 8001870:	4b05      	ldr	r3, [pc, #20]	@ (8001888 <HAL_ADC_ConvCpltCallback+0x18>)
 8001872:	4a06      	ldr	r2, [pc, #24]	@ (800188c <HAL_ADC_ConvCpltCallback+0x1c>)
 8001874:	f103 0110 	add.w	r1, r3, #16
 8001878:	f853 0b04 	ldr.w	r0, [r3], #4
 800187c:	428b      	cmp	r3, r1
 800187e:	f842 0b04 	str.w	r0, [r2], #4
 8001882:	d1f9      	bne.n	8001878 <HAL_ADC_ConvCpltCallback+0x8>
}
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	200006d4 	.word	0x200006d4
 800188c:	200006c4 	.word	0x200006c4

08001890 <HAL_I2C_MemTxCpltCallback>:
	ssd1306_TxCplt = 1;
 8001890:	2201      	movs	r2, #1
 8001892:	4b01      	ldr	r3, [pc, #4]	@ (8001898 <HAL_I2C_MemTxCpltCallback+0x8>)
 8001894:	701a      	strb	r2, [r3, #0]
}
 8001896:	4770      	bx	lr
 8001898:	200004a3 	.word	0x200004a3

0800189c <HAL_I2C_MemRxCpltCallback>:
	mpu6050_RxCplt = 1;
 800189c:	2201      	movs	r2, #1
 800189e:	4b01      	ldr	r3, [pc, #4]	@ (80018a4 <HAL_I2C_MemRxCpltCallback+0x8>)
 80018a0:	701a      	strb	r2, [r3, #0]
}
 80018a2:	4770      	bx	lr
 80018a4:	200004a2 	.word	0x200004a2

080018a8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80018a8:	b538      	push	{r3, r4, r5, lr}
	if (htim->Instance == TIM1) { //250us
 80018aa:	6802      	ldr	r2, [r0, #0]
 80018ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001918 <HAL_TIM_PeriodElapsedCallback+0x70>)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80018ae:	4604      	mov	r4, r0
	if (htim->Instance == TIM1) { //250us
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d112      	bne.n	80018da <HAL_TIM_PeriodElapsedCallback+0x32>
		time10ms++;
 80018b4:	4a19      	ldr	r2, [pc, #100]	@ (800191c <HAL_TIM_PeriodElapsedCallback+0x74>)
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcData, 8);
 80018b6:	491a      	ldr	r1, [pc, #104]	@ (8001920 <HAL_TIM_PeriodElapsedCallback+0x78>)
		time10ms++;
 80018b8:	7813      	ldrb	r3, [r2, #0]
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcData, 8);
 80018ba:	481a      	ldr	r0, [pc, #104]	@ (8001924 <HAL_TIM_PeriodElapsedCallback+0x7c>)
		time10ms++;
 80018bc:	3301      	adds	r3, #1
 80018be:	b2db      	uxtb	r3, r3
		if (time10ms == TO10MS) {
 80018c0:	2b28      	cmp	r3, #40	@ 0x28
			time10ms = 0;
 80018c2:	bf01      	itttt	eq
 80018c4:	2300      	moveq	r3, #0
 80018c6:	7013      	strbeq	r3, [r2, #0]
			IS10MS = TRUE;
 80018c8:	4a17      	ldreq	r2, [pc, #92]	@ (8001928 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80018ca:	7813      	ldrbeq	r3, [r2, #0]
 80018cc:	bf08      	it	eq
 80018ce:	f043 0380 	orreq.w	r3, r3, #128	@ 0x80
 80018d2:	7013      	strb	r3, [r2, #0]
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcData, 8);
 80018d4:	2208      	movs	r2, #8
 80018d6:	f001 ff85 	bl	80037e4 <HAL_ADC_Start_DMA>
	if (htim->Instance == TIM2) { //20ms
 80018da:	6823      	ldr	r3, [r4, #0]
 80018dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018e0:	d118      	bne.n	8001914 <HAL_TIM_PeriodElapsedCallback+0x6c>
		Pila[i2cIndex] = MPU6050;
 80018e2:	2201      	movs	r2, #1
 80018e4:	4911      	ldr	r1, [pc, #68]	@ (800192c <HAL_TIM_PeriodElapsedCallback+0x84>)
		tmo100--;
 80018e6:	4812      	ldr	r0, [pc, #72]	@ (8001930 <HAL_TIM_PeriodElapsedCallback+0x88>)
		Pila[i2cIndex] = MPU6050;
 80018e8:	780b      	ldrb	r3, [r1, #0]
 80018ea:	4c12      	ldr	r4, [pc, #72]	@ (8001934 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80018ec:	54e2      	strb	r2, [r4, r3]
		i2cIndex++;
 80018ee:	4413      	add	r3, r2
		tmo100--;
 80018f0:	7802      	ldrb	r2, [r0, #0]
		i2cIndex&=(I2CSIZE-1);
 80018f2:	f003 030f 	and.w	r3, r3, #15
		tmo100--;
 80018f6:	3a01      	subs	r2, #1
		if(!tmo100){
 80018f8:	f012 02ff 	ands.w	r2, r2, #255	@ 0xff
			tmo100=5;
 80018fc:	bf08      	it	eq
 80018fe:	2505      	moveq	r5, #5
		i2cIndex&=(I2CSIZE-1);
 8001900:	700b      	strb	r3, [r1, #0]
			Pila[i2cIndex] = SSD1306;
 8001902:	bf03      	ittte	eq
 8001904:	54e2      	strbeq	r2, [r4, r3]
			i2cIndex++;
 8001906:	3301      	addeq	r3, #1
			i2cIndex&=(I2CSIZE-1);
 8001908:	f003 030f 	andeq.w	r3, r3, #15
		tmo100--;
 800190c:	7002      	strbne	r2, [r0, #0]
			tmo100=5;
 800190e:	bf04      	itt	eq
 8001910:	7005      	strbeq	r5, [r0, #0]
			i2cIndex&=(I2CSIZE-1);
 8001912:	700b      	strbeq	r3, [r1, #0]
}
 8001914:	bd38      	pop	{r3, r4, r5, pc}
 8001916:	bf00      	nop
 8001918:	40012c00 	.word	0x40012c00
 800191c:	200006e4 	.word	0x200006e4
 8001920:	200006d4 	.word	0x200006d4
 8001924:	20000970 	.word	0x20000970
 8001928:	200004a4 	.word	0x200004a4
 800192c:	20000484 	.word	0x20000484
 8001930:	20000004 	.word	0x20000004
 8001934:	20000485 	.word	0x20000485

08001938 <decodeCommand>:
void decodeCommand(_sTx *dataRx, _sTx *dataTx) {
 8001938:	b570      	push	{r4, r5, r6, lr}
	switch (dataRx->buff[dataRx->indexData]) {
 800193a:	6802      	ldr	r2, [r0, #0]
 800193c:	7a03      	ldrb	r3, [r0, #8]
void decodeCommand(_sTx *dataRx, _sTx *dataTx) {
 800193e:	460c      	mov	r4, r1
	switch (dataRx->buff[dataRx->indexData]) {
 8001940:	5cd1      	ldrb	r1, [r2, r3]
void decodeCommand(_sTx *dataRx, _sTx *dataTx) {
 8001942:	4605      	mov	r5, r0
	switch (dataRx->buff[dataRx->indexData]) {
 8001944:	f1a1 03f0 	sub.w	r3, r1, #240	@ 0xf0
 8001948:	2b04      	cmp	r3, #4
 800194a:	f200 80fe 	bhi.w	8001b4a <decodeCommand+0x212>
 800194e:	e8df f003 	tbb	[pc, r3]
 8001952:	0d03      	.short	0x0d03
 8001954:	681c      	.short	0x681c
 8001956:	b7          	.byte	0xb7
 8001957:	00          	.byte	0x00
		unerPrtcl_PutHeaderOnTx(dataTx, ALIVE, 2);
 8001958:	21f0      	movs	r1, #240	@ 0xf0
 800195a:	2202      	movs	r2, #2
 800195c:	4620      	mov	r0, r4
 800195e:	f001 fc5a 	bl	8003216 <unerPrtcl_PutHeaderOnTx>
		unerPrtcl_PutByteOnTx(dataTx, ACK);
 8001962:	210d      	movs	r1, #13
		unerPrtcl_PutByteOnTx(dataTx, UNKNOWN);
 8001964:	4620      	mov	r0, r4
 8001966:	f001 fc9e 	bl	80032a6 <unerPrtcl_PutByteOnTx>
 800196a:	e008      	b.n	800197e <decodeCommand+0x46>
		unerPrtcl_PutHeaderOnTx(dataTx, FIRMWARE, 13);
 800196c:	21f1      	movs	r1, #241	@ 0xf1
 800196e:	220d      	movs	r2, #13
 8001970:	4620      	mov	r0, r4
 8001972:	f001 fc50 	bl	8003216 <unerPrtcl_PutHeaderOnTx>
		unerPrtcl_PutStrOntx(dataTx, firmware);
 8001976:	4620      	mov	r0, r4
 8001978:	4977      	ldr	r1, [pc, #476]	@ (8001b58 <decodeCommand+0x220>)
 800197a:	f001 fca7 	bl	80032cc <unerPrtcl_PutStrOntx>
		unerPrtcl_PutByteOnTx(dataTx, dataTx->chk);
 800197e:	4620      	mov	r0, r4
 8001980:	7a61      	ldrb	r1, [r4, #9]
}
 8001982:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		unerPrtcl_PutByteOnTx(dataTx, dataTx->chk);
 8001986:	f001 bc8e 	b.w	80032a6 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutHeaderOnTx(dataTx, GETMPU, 13);
 800198a:	220d      	movs	r2, #13
 800198c:	21f2      	movs	r1, #242	@ 0xf2
 800198e:	4620      	mov	r0, r4
 8001990:	f001 fc41 	bl	8003216 <unerPrtcl_PutHeaderOnTx>
		myWord.i16[0] = ax;
 8001994:	4b71      	ldr	r3, [pc, #452]	@ (8001b5c <decodeCommand+0x224>)
 8001996:	4d72      	ldr	r5, [pc, #456]	@ (8001b60 <decodeCommand+0x228>)
 8001998:	f9b3 1000 	ldrsh.w	r1, [r3]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 800199c:	4620      	mov	r0, r4
		myWord.i16[0] = ax;
 800199e:	8029      	strh	r1, [r5, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 80019a0:	b2c9      	uxtb	r1, r1
 80019a2:	f001 fc80 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 80019a6:	7869      	ldrb	r1, [r5, #1]
 80019a8:	4620      	mov	r0, r4
 80019aa:	f001 fc7c 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		myWord.i16[0] = ay;
 80019ae:	4b6d      	ldr	r3, [pc, #436]	@ (8001b64 <decodeCommand+0x22c>)
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 80019b0:	4620      	mov	r0, r4
		myWord.i16[0] = ay;
 80019b2:	f9b3 1000 	ldrsh.w	r1, [r3]
 80019b6:	8029      	strh	r1, [r5, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 80019b8:	b2c9      	uxtb	r1, r1
 80019ba:	f001 fc74 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 80019be:	7869      	ldrb	r1, [r5, #1]
 80019c0:	4620      	mov	r0, r4
 80019c2:	f001 fc70 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		myWord.i16[0] = az;
 80019c6:	4b68      	ldr	r3, [pc, #416]	@ (8001b68 <decodeCommand+0x230>)
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 80019c8:	4620      	mov	r0, r4
		myWord.i16[0] = az;
 80019ca:	f9b3 1000 	ldrsh.w	r1, [r3]
 80019ce:	8029      	strh	r1, [r5, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 80019d0:	b2c9      	uxtb	r1, r1
 80019d2:	f001 fc68 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 80019d6:	7869      	ldrb	r1, [r5, #1]
 80019d8:	4620      	mov	r0, r4
 80019da:	f001 fc64 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		myWord.i16[0] = gx;
 80019de:	4b63      	ldr	r3, [pc, #396]	@ (8001b6c <decodeCommand+0x234>)
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 80019e0:	4620      	mov	r0, r4
		myWord.i16[0] = gx;
 80019e2:	f9b3 1000 	ldrsh.w	r1, [r3]
 80019e6:	8029      	strh	r1, [r5, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 80019e8:	b2c9      	uxtb	r1, r1
 80019ea:	f001 fc5c 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 80019ee:	7869      	ldrb	r1, [r5, #1]
 80019f0:	4620      	mov	r0, r4
 80019f2:	f001 fc58 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		myWord.i16[0] = gy;
 80019f6:	4b5e      	ldr	r3, [pc, #376]	@ (8001b70 <decodeCommand+0x238>)
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 80019f8:	4620      	mov	r0, r4
		myWord.i16[0] = gy;
 80019fa:	f9b3 1000 	ldrsh.w	r1, [r3]
 80019fe:	8029      	strh	r1, [r5, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001a00:	b2c9      	uxtb	r1, r1
 8001a02:	f001 fc50 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8001a06:	7869      	ldrb	r1, [r5, #1]
 8001a08:	4620      	mov	r0, r4
 8001a0a:	f001 fc4c 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		myWord.i16[0] = gz;
 8001a0e:	4b59      	ldr	r3, [pc, #356]	@ (8001b74 <decodeCommand+0x23c>)
 8001a10:	f9b3 1000 	ldrsh.w	r1, [r3]
		myWord.ui16[0] = adcDataTx[7];
 8001a14:	8029      	strh	r1, [r5, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001a16:	4620      	mov	r0, r4
 8001a18:	b2c9      	uxtb	r1, r1
 8001a1a:	f001 fc44 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8001a1e:	7869      	ldrb	r1, [r5, #1]
 8001a20:	e7a0      	b.n	8001964 <decodeCommand+0x2c>
		myWord.ui16[0] = adcDataTx[0];
 8001a22:	4e55      	ldr	r6, [pc, #340]	@ (8001b78 <decodeCommand+0x240>)
		unerPrtcl_PutHeaderOnTx(dataTx, GETADC, 17);
 8001a24:	2211      	movs	r2, #17
 8001a26:	21f3      	movs	r1, #243	@ 0xf3
 8001a28:	4620      	mov	r0, r4
 8001a2a:	f001 fbf4 	bl	8003216 <unerPrtcl_PutHeaderOnTx>
		myWord.ui16[0] = adcDataTx[0];
 8001a2e:	4d4c      	ldr	r5, [pc, #304]	@ (8001b60 <decodeCommand+0x228>)
 8001a30:	8831      	ldrh	r1, [r6, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001a32:	4620      	mov	r0, r4
		myWord.ui16[0] = adcDataTx[0];
 8001a34:	8029      	strh	r1, [r5, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001a36:	b2c9      	uxtb	r1, r1
 8001a38:	f001 fc35 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8001a3c:	7869      	ldrb	r1, [r5, #1]
 8001a3e:	4620      	mov	r0, r4
 8001a40:	f001 fc31 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[1];
 8001a44:	8871      	ldrh	r1, [r6, #2]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001a46:	4620      	mov	r0, r4
		myWord.ui16[0] = adcDataTx[1];
 8001a48:	8029      	strh	r1, [r5, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001a4a:	b2c9      	uxtb	r1, r1
 8001a4c:	f001 fc2b 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8001a50:	7869      	ldrb	r1, [r5, #1]
 8001a52:	4620      	mov	r0, r4
 8001a54:	f001 fc27 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[2];
 8001a58:	88b1      	ldrh	r1, [r6, #4]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001a5a:	4620      	mov	r0, r4
		myWord.ui16[0] = adcDataTx[2];
 8001a5c:	8029      	strh	r1, [r5, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001a5e:	b2c9      	uxtb	r1, r1
 8001a60:	f001 fc21 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8001a64:	7869      	ldrb	r1, [r5, #1]
 8001a66:	4620      	mov	r0, r4
 8001a68:	f001 fc1d 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[3];
 8001a6c:	88f1      	ldrh	r1, [r6, #6]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001a6e:	4620      	mov	r0, r4
		myWord.ui16[0] = adcDataTx[3];
 8001a70:	8029      	strh	r1, [r5, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001a72:	b2c9      	uxtb	r1, r1
 8001a74:	f001 fc17 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8001a78:	7869      	ldrb	r1, [r5, #1]
 8001a7a:	4620      	mov	r0, r4
 8001a7c:	f001 fc13 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[4];
 8001a80:	8931      	ldrh	r1, [r6, #8]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001a82:	4620      	mov	r0, r4
		myWord.ui16[0] = adcDataTx[4];
 8001a84:	8029      	strh	r1, [r5, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001a86:	b2c9      	uxtb	r1, r1
 8001a88:	f001 fc0d 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8001a8c:	7869      	ldrb	r1, [r5, #1]
 8001a8e:	4620      	mov	r0, r4
 8001a90:	f001 fc09 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[5];
 8001a94:	8971      	ldrh	r1, [r6, #10]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001a96:	4620      	mov	r0, r4
		myWord.ui16[0] = adcDataTx[5];
 8001a98:	8029      	strh	r1, [r5, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001a9a:	b2c9      	uxtb	r1, r1
 8001a9c:	f001 fc03 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8001aa0:	7869      	ldrb	r1, [r5, #1]
 8001aa2:	4620      	mov	r0, r4
 8001aa4:	f001 fbff 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[6];
 8001aa8:	89b1      	ldrh	r1, [r6, #12]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001aaa:	4620      	mov	r0, r4
		myWord.ui16[0] = adcDataTx[6];
 8001aac:	8029      	strh	r1, [r5, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001aae:	b2c9      	uxtb	r1, r1
 8001ab0:	f001 fbf9 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8001ab4:	7869      	ldrb	r1, [r5, #1]
 8001ab6:	4620      	mov	r0, r4
 8001ab8:	f001 fbf5 	bl	80032a6 <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[7];
 8001abc:	89f1      	ldrh	r1, [r6, #14]
 8001abe:	e7a9      	b.n	8001a14 <decodeCommand+0xdc>
        unerPrtcl_PutHeaderOnTx(dataTx, SETPWM, 2);
 8001ac0:	2202      	movs	r2, #2
 8001ac2:	21f4      	movs	r1, #244	@ 0xf4
 8001ac4:	4620      	mov	r0, r4
 8001ac6:	f001 fba6 	bl	8003216 <unerPrtcl_PutHeaderOnTx>
        unerPrtcl_PutByteOnTx(dataTx, ACK );
 8001aca:	210d      	movs	r1, #13
 8001acc:	4620      	mov	r0, r4
 8001ace:	f001 fbea 	bl	80032a6 <unerPrtcl_PutByteOnTx>
        unerPrtcl_PutByteOnTx(dataTx, dataTx->chk);
 8001ad2:	7a61      	ldrb	r1, [r4, #9]
 8001ad4:	4620      	mov	r0, r4
 8001ad6:	f001 fbe6 	bl	80032a6 <unerPrtcl_PutByteOnTx>
        myWord.ui8[0]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001ada:	2200      	movs	r2, #0
 8001adc:	2101      	movs	r1, #1
 8001ade:	4628      	mov	r0, r5
 8001ae0:	f001 fc19 	bl	8003316 <unerPrtcl_GetByteFromRx>
 8001ae4:	4c1e      	ldr	r4, [pc, #120]	@ (8001b60 <decodeCommand+0x228>)
        myWord.ui8[1]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	2101      	movs	r1, #1
        myWord.ui8[0]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001aea:	7020      	strb	r0, [r4, #0]
        myWord.ui8[1]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001aec:	4628      	mov	r0, r5
 8001aee:	f001 fc12 	bl	8003316 <unerPrtcl_GetByteFromRx>
        myWord.ui8[2]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001af2:	2200      	movs	r2, #0
 8001af4:	2101      	movs	r1, #1
        myWord.ui8[1]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001af6:	7060      	strb	r0, [r4, #1]
        myWord.ui8[2]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001af8:	4628      	mov	r0, r5
 8001afa:	f001 fc0c 	bl	8003316 <unerPrtcl_GetByteFromRx>
        myWord.ui8[3]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001afe:	2200      	movs	r2, #0
 8001b00:	2101      	movs	r1, #1
        myWord.ui8[2]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001b02:	70a0      	strb	r0, [r4, #2]
        myWord.ui8[3]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001b04:	4628      	mov	r0, r5
 8001b06:	f001 fc06 	bl	8003316 <unerPrtcl_GetByteFromRx>
 8001b0a:	70e0      	strb	r0, [r4, #3]
        lPwm = myWord.i32;
 8001b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001b7c <decodeCommand+0x244>)
 8001b0e:	6822      	ldr	r2, [r4, #0]
        myWord.ui8[0]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001b10:	2101      	movs	r1, #1
        lPwm = myWord.i32;
 8001b12:	601a      	str	r2, [r3, #0]
        myWord.ui8[0]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001b14:	4628      	mov	r0, r5
 8001b16:	2200      	movs	r2, #0
 8001b18:	f001 fbfd 	bl	8003316 <unerPrtcl_GetByteFromRx>
        myWord.ui8[1]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	2101      	movs	r1, #1
        myWord.ui8[0]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001b20:	7020      	strb	r0, [r4, #0]
        myWord.ui8[1]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001b22:	4628      	mov	r0, r5
 8001b24:	f001 fbf7 	bl	8003316 <unerPrtcl_GetByteFromRx>
        myWord.ui8[2]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	2101      	movs	r1, #1
        myWord.ui8[1]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001b2c:	7060      	strb	r0, [r4, #1]
        myWord.ui8[2]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001b2e:	4628      	mov	r0, r5
 8001b30:	f001 fbf1 	bl	8003316 <unerPrtcl_GetByteFromRx>
        myWord.ui8[3]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001b34:	2200      	movs	r2, #0
        myWord.ui8[2]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001b36:	70a0      	strb	r0, [r4, #2]
        myWord.ui8[3]=unerPrtcl_GetByteFromRx(dataRx,1,0);
 8001b38:	2101      	movs	r1, #1
 8001b3a:	4628      	mov	r0, r5
 8001b3c:	f001 fbeb 	bl	8003316 <unerPrtcl_GetByteFromRx>
 8001b40:	70e0      	strb	r0, [r4, #3]
        rPwm = myWord.i32;
 8001b42:	6822      	ldr	r2, [r4, #0]
 8001b44:	4b0e      	ldr	r3, [pc, #56]	@ (8001b80 <decodeCommand+0x248>)
 8001b46:	601a      	str	r2, [r3, #0]
}
 8001b48:	bd70      	pop	{r4, r5, r6, pc}
		unerPrtcl_PutHeaderOnTx(dataTx, (_eCmd) dataRx->buff[dataRx->indexData], 2);
 8001b4a:	2202      	movs	r2, #2
 8001b4c:	4620      	mov	r0, r4
 8001b4e:	f001 fb62 	bl	8003216 <unerPrtcl_PutHeaderOnTx>
		unerPrtcl_PutByteOnTx(dataTx, UNKNOWN);
 8001b52:	21ff      	movs	r1, #255	@ 0xff
 8001b54:	e706      	b.n	8001964 <decodeCommand+0x2c>
 8001b56:	bf00      	nop
 8001b58:	0800b34c 	.word	0x0800b34c
 8001b5c:	200004a0 	.word	0x200004a0
 8001b60:	200004a8 	.word	0x200004a8
 8001b64:	2000049e 	.word	0x2000049e
 8001b68:	2000049c 	.word	0x2000049c
 8001b6c:	2000049a 	.word	0x2000049a
 8001b70:	20000498 	.word	0x20000498
 8001b74:	20000496 	.word	0x20000496
 8001b78:	200006c4 	.word	0x200006c4
 8001b7c:	2000047c 	.word	0x2000047c
 8001b80:	20000480 	.word	0x20000480

08001b84 <USBTask>:
void USBTask() {
 8001b84:	b5f0      	push	{r4, r5, r6, r7, lr}
	if(USBRx.indexR != USBRx.indexW){
 8001b86:	4d1b      	ldr	r5, [pc, #108]	@ (8001bf4 <USBTask+0x70>)
void USBTask() {
 8001b88:	b0c1      	sub	sp, #260	@ 0x104
	if(USBRx.indexR != USBRx.indexW){
 8001b8a:	792a      	ldrb	r2, [r5, #4]
 8001b8c:	796b      	ldrb	r3, [r5, #5]
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	d01d      	beq.n	8001bce <USBTask+0x4a>
		if (unerPrtcl_DecodeHeader(&USBRx)){
 8001b92:	4628      	mov	r0, r5
 8001b94:	f001 fbcc 	bl	8003330 <unerPrtcl_DecodeHeader>
 8001b98:	b1c8      	cbz	r0, 8001bce <USBTask+0x4a>
			decodeCommand(&USBRx, &USBTx);
 8001b9a:	4c17      	ldr	r4, [pc, #92]	@ (8001bf8 <USBTask+0x74>)
 8001b9c:	4628      	mov	r0, r5
 8001b9e:	4621      	mov	r1, r4
 8001ba0:	f7ff feca 	bl	8001938 <decodeCommand>
		for (uint8_t i = 0; i < USBTx.bytes; i++) { //Paso limpio, error ultima posicin
 8001ba4:	4669      	mov	r1, sp
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	460d      	mov	r5, r1
 8001baa:	79e6      	ldrb	r6, [r4, #7]
			sendBuffer[i] = USBTx.buff[USBTx.indexData++];
 8001bac:	6827      	ldr	r7, [r4, #0]
			USBTx.indexData &= USBTx.mask;
 8001bae:	f894 c006 	ldrb.w	ip, [r4, #6]
		for (uint8_t i = 0; i < USBTx.bytes; i++) { //Paso limpio, error ultima posicin
 8001bb2:	b2d3      	uxtb	r3, r2
 8001bb4:	429e      	cmp	r6, r3
 8001bb6:	d80c      	bhi.n	8001bd2 <USBTask+0x4e>
		if(ESP01_StateUDPTCP() == ESP01_UDPTCP_CONNECTED)
 8001bb8:	f7ff f914 	bl	8000de4 <ESP01_StateUDPTCP>
 8001bbc:	2807      	cmp	r0, #7
 8001bbe:	d114      	bne.n	8001bea <USBTask+0x66>
			ESP01_Send(sendBuffer, 0, USBTx.bytes, TXBUFSIZE);
 8001bc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	4628      	mov	r0, r5
 8001bc8:	79e2      	ldrb	r2, [r4, #7]
 8001bca:	f7ff f92f 	bl	8000e2c <ESP01_Send>
}
 8001bce:	b041      	add	sp, #260	@ 0x104
 8001bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
			sendBuffer[i] = USBTx.buff[USBTx.indexData++];
 8001bd2:	7a20      	ldrb	r0, [r4, #8]
 8001bd4:	3201      	adds	r2, #1
 8001bd6:	1c43      	adds	r3, r0, #1
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	7223      	strb	r3, [r4, #8]
 8001bdc:	5c38      	ldrb	r0, [r7, r0]
			USBTx.indexData &= USBTx.mask;
 8001bde:	ea03 030c 	and.w	r3, r3, ip
			sendBuffer[i] = USBTx.buff[USBTx.indexData++];
 8001be2:	f801 0b01 	strb.w	r0, [r1], #1
			USBTx.indexData &= USBTx.mask;
 8001be6:	7223      	strb	r3, [r4, #8]
		for (uint8_t i = 0; i < USBTx.bytes; i++) { //Paso limpio, error ultima posicin
 8001be8:	e7e3      	b.n	8001bb2 <USBTask+0x2e>
			CDC_Transmit_FS(sendBuffer, USBTx.bytes);
 8001bea:	4628      	mov	r0, r5
 8001bec:	79e1      	ldrb	r1, [r4, #7]
 8001bee:	f007 f883 	bl	8008cf8 <CDC_Transmit_FS>
}
 8001bf2:	e7ec      	b.n	8001bce <USBTask+0x4a>
 8001bf4:	200006ac 	.word	0x200006ac
 8001bf8:	200006b8 	.word	0x200006b8

08001bfc <heartBeatTask>:
void heartBeatTask() {
 8001bfc:	b510      	push	{r4, lr}
	if (~heartBeatMask[hbIndex] & (1 << times)) //Add index
 8001bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8001c2c <heartBeatTask+0x30>)
 8001c00:	4c0b      	ldr	r4, [pc, #44]	@ (8001c30 <heartBeatTask+0x34>)
 8001c02:	781a      	ldrb	r2, [r3, #0]
 8001c04:	4b0b      	ldr	r3, [pc, #44]	@ (8001c34 <heartBeatTask+0x38>)
 8001c06:	7821      	ldrb	r1, [r4, #0]
 8001c08:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	408b      	lsls	r3, r1
 8001c10:	4393      	bics	r3, r2
 8001c12:	d004      	beq.n	8001c1e <heartBeatTask+0x22>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // Blink LED
 8001c14:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c18:	4807      	ldr	r0, [pc, #28]	@ (8001c38 <heartBeatTask+0x3c>)
 8001c1a:	f002 f9be 	bl	8003f9a <HAL_GPIO_TogglePin>
	times++;
 8001c1e:	7823      	ldrb	r3, [r4, #0]
 8001c20:	3301      	adds	r3, #1
	times &= 31;
 8001c22:	f003 031f 	and.w	r3, r3, #31
 8001c26:	7023      	strb	r3, [r4, #0]
}
 8001c28:	bd10      	pop	{r4, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000479 	.word	0x20000479
 8001c30:	20000468 	.word	0x20000468
 8001c34:	20000008 	.word	0x20000008
 8001c38:	40011000 	.word	0x40011000

08001c3c <do10ms>:
void do10ms() {
 8001c3c:	b570      	push	{r4, r5, r6, lr}
	if (IS10MS) {
 8001c3e:	4c13      	ldr	r4, [pc, #76]	@ (8001c8c <do10ms+0x50>)
 8001c40:	7823      	ldrb	r3, [r4, #0]
 8001c42:	09db      	lsrs	r3, r3, #7
 8001c44:	d021      	beq.n	8001c8a <do10ms+0x4e>
		IS10MS = FALSE;
 8001c46:	7823      	ldrb	r3, [r4, #0]
		tmo100ms--;
 8001c48:	4d11      	ldr	r5, [pc, #68]	@ (8001c90 <do10ms+0x54>)
		IS10MS = FALSE;
 8001c4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c4e:	7023      	strb	r3, [r4, #0]
		tmo100ms--;
 8001c50:	782b      	ldrb	r3, [r5, #0]
		tmo20ms--;
 8001c52:	4e10      	ldr	r6, [pc, #64]	@ (8001c94 <do10ms+0x58>)
		tmo100ms--;
 8001c54:	3b01      	subs	r3, #1
 8001c56:	702b      	strb	r3, [r5, #0]
		tmo20ms--;
 8001c58:	7833      	ldrb	r3, [r6, #0]
 8001c5a:	3b01      	subs	r3, #1
 8001c5c:	7033      	strb	r3, [r6, #0]
		ESP01_Timeout10ms();
 8001c5e:	f7ff f993 	bl	8000f88 <ESP01_Timeout10ms>
		if (!tmo20ms) {
 8001c62:	7833      	ldrb	r3, [r6, #0]
 8001c64:	b92b      	cbnz	r3, 8001c72 <do10ms+0x36>
			tmo20ms = 2;
 8001c66:	2302      	movs	r3, #2
 8001c68:	7033      	strb	r3, [r6, #0]
			IS20MS = TRUE;
 8001c6a:	7823      	ldrb	r3, [r4, #0]
 8001c6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c70:	7023      	strb	r3, [r4, #0]
		if (!tmo100ms) {
 8001c72:	782b      	ldrb	r3, [r5, #0]
 8001c74:	b94b      	cbnz	r3, 8001c8a <do10ms+0x4e>
			tmo100ms = 10;
 8001c76:	230a      	movs	r3, #10
 8001c78:	702b      	strb	r3, [r5, #0]
			IS100MS = TRUE;
 8001c7a:	7823      	ldrb	r3, [r4, #0]
 8001c7c:	f043 0320 	orr.w	r3, r3, #32
 8001c80:	7023      	strb	r3, [r4, #0]
}
 8001c82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			heartBeatTask();
 8001c86:	f7ff bfb9 	b.w	8001bfc <heartBeatTask>
}
 8001c8a:	bd70      	pop	{r4, r5, r6, pc}
 8001c8c:	200004a4 	.word	0x200004a4
 8001c90:	20000006 	.word	0x20000006
 8001c94:	20000005 	.word	0x20000005

08001c98 <ssd1306Data>:
void ssd1306Data() {
 8001c98:	b5f0      	push	{r4, r5, r6, r7, lr}
	ssd1306_FillRectangle(30, 0, 32, 64, Black);
 8001c9a:	2400      	movs	r4, #0
void ssd1306Data() {
 8001c9c:	b085      	sub	sp, #20
	ssd1306_Fill(White);
 8001c9e:	2001      	movs	r0, #1
 8001ca0:	f000 fe82 	bl	80029a8 <ssd1306_Fill>
	ssd1306_FillRectangle(30, 0, 32, 64, Black);
 8001ca4:	4621      	mov	r1, r4
 8001ca6:	2340      	movs	r3, #64	@ 0x40
 8001ca8:	2220      	movs	r2, #32
 8001caa:	201e      	movs	r0, #30
 8001cac:	9400      	str	r4, [sp, #0]
 8001cae:	f000 ffb9 	bl	8002c24 <ssd1306_FillRectangle>
	ssd1306_FillRectangle(0, 20, 128, 22, Black);
 8001cb2:	4620      	mov	r0, r4
 8001cb4:	2316      	movs	r3, #22
 8001cb6:	2280      	movs	r2, #128	@ 0x80
 8001cb8:	2114      	movs	r1, #20
 8001cba:	9400      	str	r4, [sp, #0]
 8001cbc:	f000 ffb2 	bl	8002c24 <ssd1306_FillRectangle>
	ssd1306_FillRectangle(80, 0, 82, 64, Black);
 8001cc0:	2340      	movs	r3, #64	@ 0x40
 8001cc2:	2252      	movs	r2, #82	@ 0x52
 8001cc4:	4621      	mov	r1, r4
 8001cc6:	2050      	movs	r0, #80	@ 0x50
 8001cc8:	9400      	str	r4, [sp, #0]
 8001cca:	f000 ffab 	bl	8002c24 <ssd1306_FillRectangle>
	ssd1306_WriteString(data, Font_11x18, Black);
 8001cce:	4d7f      	ldr	r5, [pc, #508]	@ (8001ecc <ssd1306Data+0x234>)
	ssd1306_SetCursor(x, y);
 8001cd0:	4621      	mov	r1, r4
 8001cd2:	2028      	movs	r0, #40	@ 0x28
 8001cd4:	f000 ff5a 	bl	8002b8c <ssd1306_SetCursor>
	snprintf(data, sizeof(data), "ACC");
 8001cd8:	497d      	ldr	r1, [pc, #500]	@ (8001ed0 <ssd1306Data+0x238>)
 8001cda:	a802      	add	r0, sp, #8
 8001cdc:	f007 fa90 	bl	8009200 <strcpy>
	ssd1306_WriteString(data, Font_11x18, Black);
 8001ce0:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8001ce4:	9400      	str	r4, [sp, #0]
 8001ce6:	a802      	add	r0, sp, #8
 8001ce8:	f000 ff3a 	bl	8002b60 <ssd1306_WriteString>
	ssd1306_SetCursor(x, y);
 8001cec:	4621      	mov	r1, r4
 8001cee:	2055      	movs	r0, #85	@ 0x55
 8001cf0:	f000 ff4c 	bl	8002b8c <ssd1306_SetCursor>
	snprintf(data, sizeof(data), "GYR");
 8001cf4:	4977      	ldr	r1, [pc, #476]	@ (8001ed4 <ssd1306Data+0x23c>)
 8001cf6:	a802      	add	r0, sp, #8
 8001cf8:	f007 fa82 	bl	8009200 <strcpy>
	ssd1306_WriteString(data, Font_11x18, Black);
 8001cfc:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8001d00:	9400      	str	r4, [sp, #0]
 8001d02:	a802      	add	r0, sp, #8
 8001d04:	f000 ff2c 	bl	8002b60 <ssd1306_WriteString>
	ssd1306_SetCursor(x, y);
 8001d08:	2119      	movs	r1, #25
 8001d0a:	2028      	movs	r0, #40	@ 0x28
 8001d0c:	f000 ff3e 	bl	8002b8c <ssd1306_SetCursor>
	snprintf(data, sizeof(data), "%d", ax);
 8001d10:	2108      	movs	r1, #8
 8001d12:	4e71      	ldr	r6, [pc, #452]	@ (8001ed8 <ssd1306Data+0x240>)
 8001d14:	4b71      	ldr	r3, [pc, #452]	@ (8001edc <ssd1306Data+0x244>)
	ssd1306_WriteString(data, Font_7x10, Black);
 8001d16:	4d72      	ldr	r5, [pc, #456]	@ (8001ee0 <ssd1306Data+0x248>)
	snprintf(data, sizeof(data), "%d", ax);
 8001d18:	4632      	mov	r2, r6
 8001d1a:	eb0d 0001 	add.w	r0, sp, r1
 8001d1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d22:	f007 f9ef 	bl	8009104 <sniprintf>
	ssd1306_WriteString(data, Font_7x10, Black);
 8001d26:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8001d2a:	9400      	str	r4, [sp, #0]
 8001d2c:	a802      	add	r0, sp, #8
 8001d2e:	f000 ff17 	bl	8002b60 <ssd1306_WriteString>
	ssd1306_SetCursor(x, y);
 8001d32:	2119      	movs	r1, #25
 8001d34:	2055      	movs	r0, #85	@ 0x55
 8001d36:	f000 ff29 	bl	8002b8c <ssd1306_SetCursor>
	snprintf(data, sizeof(data), "%d", gx);
 8001d3a:	2108      	movs	r1, #8
 8001d3c:	4b69      	ldr	r3, [pc, #420]	@ (8001ee4 <ssd1306Data+0x24c>)
 8001d3e:	4632      	mov	r2, r6
 8001d40:	eb0d 0001 	add.w	r0, sp, r1
 8001d44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d48:	f007 f9dc 	bl	8009104 <sniprintf>
	ssd1306_WriteString(data, Font_7x10, Black);
 8001d4c:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8001d50:	9400      	str	r4, [sp, #0]
 8001d52:	a802      	add	r0, sp, #8
 8001d54:	f000 ff04 	bl	8002b60 <ssd1306_WriteString>
	ssd1306_SetCursor(x, y);
 8001d58:	2125      	movs	r1, #37	@ 0x25
 8001d5a:	2028      	movs	r0, #40	@ 0x28
 8001d5c:	f000 ff16 	bl	8002b8c <ssd1306_SetCursor>
	snprintf(data, sizeof(data), "%d", ay);
 8001d60:	2108      	movs	r1, #8
 8001d62:	4b61      	ldr	r3, [pc, #388]	@ (8001ee8 <ssd1306Data+0x250>)
 8001d64:	4632      	mov	r2, r6
 8001d66:	eb0d 0001 	add.w	r0, sp, r1
 8001d6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d6e:	f007 f9c9 	bl	8009104 <sniprintf>
	ssd1306_WriteString(data, Font_7x10, Black);
 8001d72:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8001d76:	9400      	str	r4, [sp, #0]
 8001d78:	a802      	add	r0, sp, #8
 8001d7a:	f000 fef1 	bl	8002b60 <ssd1306_WriteString>
	ssd1306_SetCursor(x, y);
 8001d7e:	2125      	movs	r1, #37	@ 0x25
 8001d80:	2055      	movs	r0, #85	@ 0x55
 8001d82:	f000 ff03 	bl	8002b8c <ssd1306_SetCursor>
	snprintf(data, sizeof(data), "%d", gy);
 8001d86:	2108      	movs	r1, #8
 8001d88:	4b58      	ldr	r3, [pc, #352]	@ (8001eec <ssd1306Data+0x254>)
 8001d8a:	4632      	mov	r2, r6
 8001d8c:	eb0d 0001 	add.w	r0, sp, r1
 8001d90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d94:	f007 f9b6 	bl	8009104 <sniprintf>
	ssd1306_WriteString(data, Font_7x10, Black);
 8001d98:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8001d9c:	9400      	str	r4, [sp, #0]
 8001d9e:	a802      	add	r0, sp, #8
 8001da0:	f000 fede 	bl	8002b60 <ssd1306_WriteString>
	ssd1306_SetCursor(x, y);
 8001da4:	2131      	movs	r1, #49	@ 0x31
 8001da6:	2028      	movs	r0, #40	@ 0x28
 8001da8:	f000 fef0 	bl	8002b8c <ssd1306_SetCursor>
	snprintf(data, sizeof(data), "%d", az);
 8001dac:	2108      	movs	r1, #8
 8001dae:	4b50      	ldr	r3, [pc, #320]	@ (8001ef0 <ssd1306Data+0x258>)
 8001db0:	4632      	mov	r2, r6
 8001db2:	eb0d 0001 	add.w	r0, sp, r1
 8001db6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dba:	f007 f9a3 	bl	8009104 <sniprintf>
	ssd1306_WriteString(data, Font_7x10, Black);
 8001dbe:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8001dc2:	9400      	str	r4, [sp, #0]
 8001dc4:	a802      	add	r0, sp, #8
 8001dc6:	f000 fecb 	bl	8002b60 <ssd1306_WriteString>
	ssd1306_SetCursor(x, y);
 8001dca:	2131      	movs	r1, #49	@ 0x31
 8001dcc:	2055      	movs	r0, #85	@ 0x55
 8001dce:	f000 fedd 	bl	8002b8c <ssd1306_SetCursor>
	snprintf(data, sizeof(data), "%d", gz);
 8001dd2:	2108      	movs	r1, #8
 8001dd4:	4632      	mov	r2, r6
			(SSD1306_MINADC - ((uint32_t)adcDataTx[0] * SSD1306_MAXADC) / 4090), Black);
 8001dd6:	261e      	movs	r6, #30
	snprintf(data, sizeof(data), "%d", gz);
 8001dd8:	4b46      	ldr	r3, [pc, #280]	@ (8001ef4 <ssd1306Data+0x25c>)
 8001dda:	eb0d 0001 	add.w	r0, sp, r1
 8001dde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001de2:	f007 f98f 	bl	8009104 <sniprintf>
	ssd1306_WriteString(data, Font_7x10, Black);
 8001de6:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
			(SSD1306_MINADC - ((uint32_t)adcDataTx[0] * SSD1306_MAXADC) / 4090), Black);
 8001dea:	f640 75fa 	movw	r5, #4090	@ 0xffa
 8001dee:	4f42      	ldr	r7, [pc, #264]	@ (8001ef8 <ssd1306Data+0x260>)
	ssd1306_WriteString(data, Font_7x10, Black);
 8001df0:	9400      	str	r4, [sp, #0]
 8001df2:	a802      	add	r0, sp, #8
 8001df4:	f000 feb4 	bl	8002b60 <ssd1306_WriteString>
			(SSD1306_MINADC - ((uint32_t)adcDataTx[0] * SSD1306_MAXADC) / 4090), Black);
 8001df8:	883b      	ldrh	r3, [r7, #0]
	ssd1306_Line(3, 60, 3,
 8001dfa:	2203      	movs	r2, #3
			(SSD1306_MINADC - ((uint32_t)adcDataTx[0] * SSD1306_MAXADC) / 4090), Black);
 8001dfc:	4373      	muls	r3, r6
 8001dfe:	fbb3 f3f5 	udiv	r3, r3, r5
	ssd1306_Line(3, 60, 3,
 8001e02:	f1c3 033c 	rsb	r3, r3, #60	@ 0x3c
 8001e06:	4610      	mov	r0, r2
 8001e08:	213c      	movs	r1, #60	@ 0x3c
 8001e0a:	9400      	str	r4, [sp, #0]
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	f000 fec3 	bl	8002b98 <ssd1306_Line>
			(SSD1306_MINADC - ((uint32_t)adcDataTx[1] * SSD1306_MAXADC) / 4090), Black);
 8001e12:	887b      	ldrh	r3, [r7, #2]
	ssd1306_Line(6, 60, 6,
 8001e14:	2206      	movs	r2, #6
			(SSD1306_MINADC - ((uint32_t)adcDataTx[1] * SSD1306_MAXADC) / 4090), Black);
 8001e16:	4373      	muls	r3, r6
 8001e18:	fbb3 f3f5 	udiv	r3, r3, r5
	ssd1306_Line(6, 60, 6,
 8001e1c:	f1c3 033c 	rsb	r3, r3, #60	@ 0x3c
 8001e20:	4610      	mov	r0, r2
 8001e22:	213c      	movs	r1, #60	@ 0x3c
 8001e24:	9400      	str	r4, [sp, #0]
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	f000 feb6 	bl	8002b98 <ssd1306_Line>
			(SSD1306_MINADC - ((uint32_t)adcDataTx[2] * SSD1306_MAXADC) / 4090), Black);
 8001e2c:	88bb      	ldrh	r3, [r7, #4]
	ssd1306_Line(9, 60, 9,
 8001e2e:	2209      	movs	r2, #9
			(SSD1306_MINADC - ((uint32_t)adcDataTx[2] * SSD1306_MAXADC) / 4090), Black);
 8001e30:	4373      	muls	r3, r6
 8001e32:	fbb3 f3f5 	udiv	r3, r3, r5
	ssd1306_Line(9, 60, 9,
 8001e36:	f1c3 033c 	rsb	r3, r3, #60	@ 0x3c
 8001e3a:	4610      	mov	r0, r2
 8001e3c:	213c      	movs	r1, #60	@ 0x3c
 8001e3e:	9400      	str	r4, [sp, #0]
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	f000 fea9 	bl	8002b98 <ssd1306_Line>
			(SSD1306_MINADC - ((uint32_t)adcDataTx[3] * SSD1306_MAXADC) / 4090), Black);
 8001e46:	88fb      	ldrh	r3, [r7, #6]
	ssd1306_Line(12, 60, 12,
 8001e48:	220c      	movs	r2, #12
			(SSD1306_MINADC - ((uint32_t)adcDataTx[3] * SSD1306_MAXADC) / 4090), Black);
 8001e4a:	4373      	muls	r3, r6
 8001e4c:	fbb3 f3f5 	udiv	r3, r3, r5
	ssd1306_Line(12, 60, 12,
 8001e50:	f1c3 033c 	rsb	r3, r3, #60	@ 0x3c
 8001e54:	4610      	mov	r0, r2
 8001e56:	213c      	movs	r1, #60	@ 0x3c
 8001e58:	9400      	str	r4, [sp, #0]
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	f000 fe9c 	bl	8002b98 <ssd1306_Line>
			(SSD1306_MINADC - ((uint32_t)adcDataTx[4] * SSD1306_MAXADC) / 4090), Black);
 8001e60:	893b      	ldrh	r3, [r7, #8]
	ssd1306_Line(15, 60, 15,
 8001e62:	220f      	movs	r2, #15
			(SSD1306_MINADC - ((uint32_t)adcDataTx[4] * SSD1306_MAXADC) / 4090), Black);
 8001e64:	4373      	muls	r3, r6
 8001e66:	fbb3 f3f5 	udiv	r3, r3, r5
	ssd1306_Line(15, 60, 15,
 8001e6a:	f1c3 033c 	rsb	r3, r3, #60	@ 0x3c
 8001e6e:	4610      	mov	r0, r2
 8001e70:	213c      	movs	r1, #60	@ 0x3c
 8001e72:	9400      	str	r4, [sp, #0]
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	f000 fe8f 	bl	8002b98 <ssd1306_Line>
			(SSD1306_MINADC - ((uint32_t)adcDataTx[5] * SSD1306_MAXADC) / 4090), Black);
 8001e7a:	897b      	ldrh	r3, [r7, #10]
	ssd1306_Line(18, 60, 18,
 8001e7c:	2212      	movs	r2, #18
			(SSD1306_MINADC - ((uint32_t)adcDataTx[5] * SSD1306_MAXADC) / 4090), Black);
 8001e7e:	4373      	muls	r3, r6
 8001e80:	fbb3 f3f5 	udiv	r3, r3, r5
	ssd1306_Line(18, 60, 18,
 8001e84:	f1c3 033c 	rsb	r3, r3, #60	@ 0x3c
 8001e88:	4610      	mov	r0, r2
 8001e8a:	213c      	movs	r1, #60	@ 0x3c
 8001e8c:	9400      	str	r4, [sp, #0]
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	f000 fe82 	bl	8002b98 <ssd1306_Line>
			(SSD1306_MINADC - ((uint32_t)adcDataTx[6] * SSD1306_MAXADC) / 4090), Black);
 8001e94:	89bb      	ldrh	r3, [r7, #12]
	ssd1306_Line(21, 60, 21,
 8001e96:	2215      	movs	r2, #21
			(SSD1306_MINADC - ((uint32_t)adcDataTx[6] * SSD1306_MAXADC) / 4090), Black);
 8001e98:	4373      	muls	r3, r6
 8001e9a:	fbb3 f3f5 	udiv	r3, r3, r5
	ssd1306_Line(21, 60, 21,
 8001e9e:	f1c3 033c 	rsb	r3, r3, #60	@ 0x3c
 8001ea2:	4610      	mov	r0, r2
 8001ea4:	213c      	movs	r1, #60	@ 0x3c
 8001ea6:	9400      	str	r4, [sp, #0]
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	f000 fe75 	bl	8002b98 <ssd1306_Line>
			(SSD1306_MINADC - ((uint32_t)adcDataTx[7] * SSD1306_MAXADC) / 4090), Black);
 8001eae:	89fb      	ldrh	r3, [r7, #14]
	ssd1306_Line(24, 60, 24,
 8001eb0:	2218      	movs	r2, #24
			(SSD1306_MINADC - ((uint32_t)adcDataTx[7] * SSD1306_MAXADC) / 4090), Black);
 8001eb2:	4373      	muls	r3, r6
 8001eb4:	fbb3 f3f5 	udiv	r3, r3, r5
	ssd1306_Line(24, 60, 24,
 8001eb8:	f1c3 033c 	rsb	r3, r3, #60	@ 0x3c
 8001ebc:	213c      	movs	r1, #60	@ 0x3c
 8001ebe:	4610      	mov	r0, r2
 8001ec0:	9400      	str	r4, [sp, #0]
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	f000 fe68 	bl	8002b98 <ssd1306_Line>
}
 8001ec8:	b005      	add	sp, #20
 8001eca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ecc:	08009e6c 	.word	0x08009e6c
 8001ed0:	08009bfc 	.word	0x08009bfc
 8001ed4:	08009c00 	.word	0x08009c00
 8001ed8:	08009c04 	.word	0x08009c04
 8001edc:	200004a0 	.word	0x200004a0
 8001ee0:	08009e78 	.word	0x08009e78
 8001ee4:	2000049a 	.word	0x2000049a
 8001ee8:	2000049e 	.word	0x2000049e
 8001eec:	20000498 	.word	0x20000498
 8001ef0:	2000049c 	.word	0x2000049c
 8001ef4:	20000496 	.word	0x20000496
 8001ef8:	200006c4 	.word	0x200006c4

08001efc <i2cTask>:
void i2cTask() {
 8001efc:	b513      	push	{r0, r1, r4, lr}
	switch (i) {
 8001efe:	4c22      	ldr	r4, [pc, #136]	@ (8001f88 <i2cTask+0x8c>)
 8001f00:	7823      	ldrb	r3, [r4, #0]
 8001f02:	2b03      	cmp	r3, #3
 8001f04:	d83e      	bhi.n	8001f84 <i2cTask+0x88>
 8001f06:	e8df f003 	tbb	[pc, r3]
 8001f0a:	1502      	.short	0x1502
 8001f0c:	271a      	.short	0x271a
		if (j == i2cIndex) { //Sale por que no hay nuevos elementos
 8001f0e:	4a1f      	ldr	r2, [pc, #124]	@ (8001f8c <i2cTask+0x90>)
 8001f10:	4b1f      	ldr	r3, [pc, #124]	@ (8001f90 <i2cTask+0x94>)
 8001f12:	7811      	ldrb	r1, [r2, #0]
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	428b      	cmp	r3, r1
 8001f18:	d008      	beq.n	8001f2c <i2cTask+0x30>
		if (Pila[j]) { //mpu6050
 8001f1a:	481e      	ldr	r0, [pc, #120]	@ (8001f94 <i2cTask+0x98>)
			j++;
 8001f1c:	1c4b      	adds	r3, r1, #1
		if (Pila[j]) { //mpu6050
 8001f1e:	5c41      	ldrb	r1, [r0, r1]
			j &= (I2CSIZE - 1);
 8001f20:	f003 030f 	and.w	r3, r3, #15
		if (Pila[j]) { //mpu6050
 8001f24:	b121      	cbz	r1, 8001f30 <i2cTask+0x34>
			i = ONMPU;
 8001f26:	2103      	movs	r1, #3
			i = DATA_DISPLAY;
 8001f28:	7021      	strb	r1, [r4, #0]
			j &= (I2CSIZE - 1);
 8001f2a:	7013      	strb	r3, [r2, #0]
}
 8001f2c:	b002      	add	sp, #8
 8001f2e:	bd10      	pop	{r4, pc}
			i = DATA_DISPLAY;
 8001f30:	2101      	movs	r1, #1
 8001f32:	e7f9      	b.n	8001f28 <i2cTask+0x2c>
		ssd1306Data();
 8001f34:	f7ff feb0 	bl	8001c98 <ssd1306Data>
		i = UPD_DISPLAY;
 8001f38:	2302      	movs	r3, #2
		i = IDLE;
 8001f3a:	7023      	strb	r3, [r4, #0]
}
 8001f3c:	e7f6      	b.n	8001f2c <i2cTask+0x30>
		if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_READY) {
 8001f3e:	4816      	ldr	r0, [pc, #88]	@ (8001f98 <i2cTask+0x9c>)
 8001f40:	f003 fbf2 	bl	8005728 <HAL_I2C_GetState>
 8001f44:	2820      	cmp	r0, #32
 8001f46:	d1f1      	bne.n	8001f2c <i2cTask+0x30>
			if (ssd1306_UpdateScreenDMA()) {
 8001f48:	f000 fd54 	bl	80029f4 <ssd1306_UpdateScreenDMA>
 8001f4c:	2800      	cmp	r0, #0
 8001f4e:	d0ed      	beq.n	8001f2c <i2cTask+0x30>
				ssd1306_TxCplt = FALSE;
 8001f50:	2300      	movs	r3, #0
 8001f52:	4a12      	ldr	r2, [pc, #72]	@ (8001f9c <i2cTask+0xa0>)
				mpu6050_RxCplt = FALSE;
 8001f54:	7013      	strb	r3, [r2, #0]
				i = IDLE;
 8001f56:	e7f0      	b.n	8001f3a <i2cTask+0x3e>
		if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_READY) {
 8001f58:	480f      	ldr	r0, [pc, #60]	@ (8001f98 <i2cTask+0x9c>)
 8001f5a:	f003 fbe5 	bl	8005728 <HAL_I2C_GetState>
 8001f5e:	2820      	cmp	r0, #32
 8001f60:	d1e4      	bne.n	8001f2c <i2cTask+0x30>
			if (mpu6050_Read()) {
 8001f62:	f000 fbc5 	bl	80026f0 <mpu6050_Read>
 8001f66:	2800      	cmp	r0, #0
 8001f68:	d0e0      	beq.n	8001f2c <i2cTask+0x30>
				mpu6050_GetData(&ax, &ay, &az, &gx, &gy, &gz);
 8001f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa0 <i2cTask+0xa4>)
 8001f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001fa4 <i2cTask+0xa8>)
 8001f6e:	9301      	str	r3, [sp, #4]
 8001f70:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa8 <i2cTask+0xac>)
 8001f72:	490e      	ldr	r1, [pc, #56]	@ (8001fac <i2cTask+0xb0>)
 8001f74:	9300      	str	r3, [sp, #0]
 8001f76:	480e      	ldr	r0, [pc, #56]	@ (8001fb0 <i2cTask+0xb4>)
 8001f78:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb4 <i2cTask+0xb8>)
 8001f7a:	f000 fc9d 	bl	80028b8 <mpu6050_GetData>
				mpu6050_RxCplt = FALSE;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	4a0d      	ldr	r2, [pc, #52]	@ (8001fb8 <i2cTask+0xbc>)
 8001f82:	e7e7      	b.n	8001f54 <i2cTask+0x58>
		i = IDLE;
 8001f84:	2300      	movs	r3, #0
 8001f86:	e7d8      	b.n	8001f3a <i2cTask+0x3e>
 8001f88:	20000467 	.word	0x20000467
 8001f8c:	20000466 	.word	0x20000466
 8001f90:	20000484 	.word	0x20000484
 8001f94:	20000485 	.word	0x20000485
 8001f98:	200008d8 	.word	0x200008d8
 8001f9c:	200004a3 	.word	0x200004a3
 8001fa0:	20000496 	.word	0x20000496
 8001fa4:	2000049c 	.word	0x2000049c
 8001fa8:	20000498 	.word	0x20000498
 8001fac:	2000049e 	.word	0x2000049e
 8001fb0:	200004a0 	.word	0x200004a0
 8001fb4:	2000049a 	.word	0x2000049a
 8001fb8:	200004a2 	.word	0x200004a2

08001fbc <PWM_Control>:
	  uint32_t lPulse = TIM3CP * lPwm / 100UL;
 8001fbc:	f242 700f 	movw	r0, #9999	@ 0x270f
 8001fc0:	2164      	movs	r1, #100	@ 0x64
 8001fc2:	4b09      	ldr	r3, [pc, #36]	@ (8001fe8 <PWM_Control+0x2c>)
 8001fc4:	681a      	ldr	r2, [r3, #0]
	  uint32_t rPulse = TIM3CP * rPwm / 100UL;
 8001fc6:	4b09      	ldr	r3, [pc, #36]	@ (8001fec <PWM_Control+0x30>)
	  uint32_t lPulse = TIM3CP * lPwm / 100UL;
 8001fc8:	4342      	muls	r2, r0
	  uint32_t rPulse = TIM3CP * rPwm / 100UL;
 8001fca:	681b      	ldr	r3, [r3, #0]
	  uint32_t lPulse = TIM3CP * lPwm / 100UL;
 8001fcc:	fbb2 f2f1 	udiv	r2, r2, r1
	  uint32_t rPulse = TIM3CP * rPwm / 100UL;
 8001fd0:	4343      	muls	r3, r0
 8001fd2:	fbb3 f3f1 	udiv	r3, r3, r1
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,lPulse);
 8001fd6:	4906      	ldr	r1, [pc, #24]	@ (8001ff0 <PWM_Control+0x34>)
 8001fd8:	6809      	ldr	r1, [r1, #0]
 8001fda:	634a      	str	r2, [r1, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,rPulse);
 8001fdc:	63cb      	str	r3, [r1, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,lPulse);
 8001fde:	2300      	movs	r3, #0
 8001fe0:	638b      	str	r3, [r1, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,rPulse);
 8001fe2:	640b      	str	r3, [r1, #64]	@ 0x40
}
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	2000047c 	.word	0x2000047c
 8001fec:	20000480 	.word	0x20000480
 8001ff0:	20000778 	.word	0x20000778

08001ff4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ff4:	b510      	push	{r4, lr}
 8001ff6:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ff8:	2214      	movs	r2, #20
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	a80c      	add	r0, sp, #48	@ 0x30
 8001ffe:	f007 f8b7 	bl	8009170 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002002:	2214      	movs	r2, #20
 8002004:	2100      	movs	r1, #0
 8002006:	eb0d 0002 	add.w	r0, sp, r2
 800200a:	f007 f8b1 	bl	8009170 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800200e:	2210      	movs	r2, #16
 8002010:	2100      	movs	r1, #0
 8002012:	a801      	add	r0, sp, #4
 8002014:	f007 f8ac 	bl	8009170 <memset>
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002018:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800201a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800201e:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002020:	e9cd 4311 	strd	r4, r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002024:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002028:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800202c:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800202e:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002030:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002032:	f004 fa1f 	bl	8006474 <HAL_RCC_OscConfig>
 8002036:	b108      	cbz	r0, 800203c <SystemClock_Config+0x48>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002038:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800203a:	e7fe      	b.n	800203a <SystemClock_Config+0x46>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800203c:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800203e:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002042:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002046:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002048:	e9cd 3008 	strd	r3, r0, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800204c:	4621      	mov	r1, r4
 800204e:	a805      	add	r0, sp, #20
 8002050:	f004 fbd2 	bl	80067f8 <HAL_RCC_ClockConfig>
 8002054:	b108      	cbz	r0, 800205a <SystemClock_Config+0x66>
 8002056:	b672      	cpsid	i
  while (1)
 8002058:	e7fe      	b.n	8002058 <SystemClock_Config+0x64>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800205a:	2312      	movs	r3, #18
 800205c:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800205e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8002062:	e9cd 3003 	strd	r3, r0, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002066:	a801      	add	r0, sp, #4
 8002068:	f004 fc82 	bl	8006970 <HAL_RCCEx_PeriphCLKConfig>
 800206c:	b108      	cbz	r0, 8002072 <SystemClock_Config+0x7e>
 800206e:	b672      	cpsid	i
  while (1)
 8002070:	e7fe      	b.n	8002070 <SystemClock_Config+0x7c>
}
 8002072:	b014      	add	sp, #80	@ 0x50
 8002074:	bd10      	pop	{r4, pc}
	...

08002078 <main>:
{
 8002078:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800207a:	4ca9      	ldr	r4, [pc, #676]	@ (8002320 <main+0x2a8>)
{
 800207c:	b098      	sub	sp, #96	@ 0x60
  HAL_Init();
 800207e:	f001 fa13 	bl	80034a8 <HAL_Init>
  SystemClock_Config();
 8002082:	f7ff ffb7 	bl	8001ff4 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002086:	2210      	movs	r2, #16
 8002088:	2100      	movs	r1, #0
 800208a:	a811      	add	r0, sp, #68	@ 0x44
 800208c:	f007 f870 	bl	8009170 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002090:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002092:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002094:	f043 0310 	orr.w	r3, r3, #16
 8002098:	61a3      	str	r3, [r4, #24]
 800209a:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800209c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020a0:	f003 0310 	and.w	r3, r3, #16
 80020a4:	9302      	str	r3, [sp, #8]
 80020a6:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020a8:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80020aa:	489e      	ldr	r0, [pc, #632]	@ (8002324 <main+0x2ac>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020ac:	f043 0320 	orr.w	r3, r3, #32
 80020b0:	61a3      	str	r3, [r4, #24]
 80020b2:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b4:	2500      	movs	r5, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020b6:	f003 0320 	and.w	r3, r3, #32
 80020ba:	9303      	str	r3, [sp, #12]
 80020bc:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020be:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020c0:	2701      	movs	r7, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c2:	f043 0304 	orr.w	r3, r3, #4
 80020c6:	61a3      	str	r3, [r4, #24]
 80020c8:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ca:	2602      	movs	r6, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020cc:	f003 0304 	and.w	r3, r3, #4
 80020d0:	9304      	str	r3, [sp, #16]
 80020d2:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020d4:	69a3      	ldr	r3, [r4, #24]
 80020d6:	f043 0308 	orr.w	r3, r3, #8
 80020da:	61a3      	str	r3, [r4, #24]
 80020dc:	69a3      	ldr	r3, [r4, #24]
 80020de:	f003 0308 	and.w	r3, r3, #8
 80020e2:	9305      	str	r3, [sp, #20]
 80020e4:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80020e6:	f001 ff53 	bl	8003f90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ESP01_EN_GPIO_Port, ESP01_EN_Pin, GPIO_PIN_RESET);
 80020ea:	2200      	movs	r2, #0
 80020ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80020f0:	488d      	ldr	r0, [pc, #564]	@ (8002328 <main+0x2b0>)
 80020f2:	f001 ff4d 	bl	8003f90 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80020fa:	488a      	ldr	r0, [pc, #552]	@ (8002324 <main+0x2ac>)
 80020fc:	a911      	add	r1, sp, #68	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020fe:	e9cd 3711 	strd	r3, r7, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002102:	e9cd 5613 	strd	r5, r6, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002106:	f001 fe6f 	bl	8003de8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SW0_Pin;
 800210a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
  HAL_GPIO_Init(SW0_GPIO_Port, &GPIO_InitStruct);
 800210e:	4886      	ldr	r0, [pc, #536]	@ (8002328 <main+0x2b0>)
 8002110:	a911      	add	r1, sp, #68	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002112:	e9cd 3511 	strd	r3, r5, [sp, #68]	@ 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002116:	9513      	str	r5, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(SW0_GPIO_Port, &GPIO_InitStruct);
 8002118:	f001 fe66 	bl	8003de8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ESP01_EN_Pin;
 800211c:	f44f 7300 	mov.w	r3, #512	@ 0x200
  HAL_GPIO_Init(ESP01_EN_GPIO_Port, &GPIO_InitStruct);
 8002120:	4881      	ldr	r0, [pc, #516]	@ (8002328 <main+0x2b0>)
 8002122:	a911      	add	r1, sp, #68	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002124:	e9cd 3711 	strd	r3, r7, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002128:	e9cd 5613 	strd	r5, r6, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(ESP01_EN_GPIO_Port, &GPIO_InitStruct);
 800212c:	f001 fe5c 	bl	8003de8 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002130:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002132:	462a      	mov	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002134:	433b      	orrs	r3, r7
 8002136:	6163      	str	r3, [r4, #20]
 8002138:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800213a:	4629      	mov	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 800213c:	403b      	ands	r3, r7
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800213e:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002140:	9301      	str	r3, [sp, #4]
 8002142:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002144:	f001 fc94 	bl	8003a70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002148:	200b      	movs	r0, #11
 800214a:	f001 fcc1 	bl	8003ad0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800214e:	462a      	mov	r2, r5
 8002150:	4629      	mov	r1, r5
 8002152:	200e      	movs	r0, #14
 8002154:	f001 fc8c 	bl	8003a70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002158:	200e      	movs	r0, #14
 800215a:	f001 fcb9 	bl	8003ad0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800215e:	462a      	mov	r2, r5
 8002160:	4629      	mov	r1, r5
 8002162:	200f      	movs	r0, #15
 8002164:	f001 fc84 	bl	8003a70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002168:	200f      	movs	r0, #15
 800216a:	f001 fcb1 	bl	8003ad0 <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 800216e:	4c6f      	ldr	r4, [pc, #444]	@ (800232c <main+0x2b4>)
 8002170:	4b6f      	ldr	r3, [pc, #444]	@ (8002330 <main+0x2b8>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8002172:	e9cd 5511 	strd	r5, r5, [sp, #68]	@ 0x44
  hadc1.Instance = ADC1;
 8002176:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002178:	f44f 7380 	mov.w	r3, #256	@ 0x100
  ADC_ChannelConfTypeDef sConfig = {0};
 800217c:	9513      	str	r5, [sp, #76]	@ 0x4c
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800217e:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002180:	7325      	strb	r5, [r4, #12]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002182:	f44f 2360 	mov.w	r3, #917504	@ 0xe0000
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002186:	7525      	strb	r5, [r4, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002188:	6065      	str	r5, [r4, #4]
  hadc1.Init.NbrOfConversion = 8;
 800218a:	2508      	movs	r5, #8
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800218c:	4620      	mov	r0, r4
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800218e:	61e3      	str	r3, [r4, #28]
  hadc1.Init.NbrOfConversion = 8;
 8002190:	6125      	str	r5, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002192:	f001 fbdb 	bl	800394c <HAL_ADC_Init>
 8002196:	b108      	cbz	r0, 800219c <main+0x124>
 8002198:	b672      	cpsid	i
  while (1)
 800219a:	e7fe      	b.n	800219a <main+0x122>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800219c:	e9cd 0711 	strd	r0, r7, [sp, #68]	@ 0x44
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80021a0:	9013      	str	r0, [sp, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021a2:	a911      	add	r1, sp, #68	@ 0x44
 80021a4:	4620      	mov	r0, r4
 80021a6:	f001 fa63 	bl	8003670 <HAL_ADC_ConfigChannel>
 80021aa:	b108      	cbz	r0, 80021b0 <main+0x138>
 80021ac:	b672      	cpsid	i
  while (1)
 80021ae:	e7fe      	b.n	80021ae <main+0x136>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021b0:	4620      	mov	r0, r4
 80021b2:	a911      	add	r1, sp, #68	@ 0x44
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80021b4:	e9cd 7611 	strd	r7, r6, [sp, #68]	@ 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021b8:	f001 fa5a 	bl	8003670 <HAL_ADC_ConfigChannel>
 80021bc:	b108      	cbz	r0, 80021c2 <main+0x14a>
 80021be:	b672      	cpsid	i
  while (1)
 80021c0:	e7fe      	b.n	80021c0 <main+0x148>
  sConfig.Channel = ADC_CHANNEL_2;
 80021c2:	9611      	str	r6, [sp, #68]	@ 0x44
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80021c4:	2603      	movs	r6, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021c6:	4620      	mov	r0, r4
 80021c8:	a911      	add	r1, sp, #68	@ 0x44
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80021ca:	9612      	str	r6, [sp, #72]	@ 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021cc:	f001 fa50 	bl	8003670 <HAL_ADC_ConfigChannel>
 80021d0:	b108      	cbz	r0, 80021d6 <main+0x15e>
 80021d2:	b672      	cpsid	i
  while (1)
 80021d4:	e7fe      	b.n	80021d4 <main+0x15c>
  sConfig.Channel = ADC_CHANNEL_3;
 80021d6:	9611      	str	r6, [sp, #68]	@ 0x44
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80021d8:	2604      	movs	r6, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021da:	4620      	mov	r0, r4
 80021dc:	a911      	add	r1, sp, #68	@ 0x44
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80021de:	9612      	str	r6, [sp, #72]	@ 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021e0:	f001 fa46 	bl	8003670 <HAL_ADC_ConfigChannel>
 80021e4:	b108      	cbz	r0, 80021ea <main+0x172>
 80021e6:	b672      	cpsid	i
  while (1)
 80021e8:	e7fe      	b.n	80021e8 <main+0x170>
  sConfig.Channel = ADC_CHANNEL_4;
 80021ea:	9611      	str	r6, [sp, #68]	@ 0x44
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80021ec:	2605      	movs	r6, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021ee:	4620      	mov	r0, r4
 80021f0:	a911      	add	r1, sp, #68	@ 0x44
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80021f2:	9612      	str	r6, [sp, #72]	@ 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021f4:	f001 fa3c 	bl	8003670 <HAL_ADC_ConfigChannel>
 80021f8:	b108      	cbz	r0, 80021fe <main+0x186>
 80021fa:	b672      	cpsid	i
  while (1)
 80021fc:	e7fe      	b.n	80021fc <main+0x184>
  sConfig.Channel = ADC_CHANNEL_5;
 80021fe:	9611      	str	r6, [sp, #68]	@ 0x44
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8002200:	2606      	movs	r6, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002202:	4620      	mov	r0, r4
 8002204:	a911      	add	r1, sp, #68	@ 0x44
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8002206:	9612      	str	r6, [sp, #72]	@ 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002208:	f001 fa32 	bl	8003670 <HAL_ADC_ConfigChannel>
 800220c:	b108      	cbz	r0, 8002212 <main+0x19a>
 800220e:	b672      	cpsid	i
  while (1)
 8002210:	e7fe      	b.n	8002210 <main+0x198>
  sConfig.Channel = ADC_CHANNEL_6;
 8002212:	9611      	str	r6, [sp, #68]	@ 0x44
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8002214:	2607      	movs	r6, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002216:	4620      	mov	r0, r4
 8002218:	a911      	add	r1, sp, #68	@ 0x44
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800221a:	9612      	str	r6, [sp, #72]	@ 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800221c:	f001 fa28 	bl	8003670 <HAL_ADC_ConfigChannel>
 8002220:	b108      	cbz	r0, 8002226 <main+0x1ae>
 8002222:	b672      	cpsid	i
  while (1)
 8002224:	e7fe      	b.n	8002224 <main+0x1ac>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002226:	4620      	mov	r0, r4
 8002228:	a911      	add	r1, sp, #68	@ 0x44
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800222a:	e9cd 6511 	strd	r6, r5, [sp, #68]	@ 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800222e:	f001 fa1f 	bl	8003670 <HAL_ADC_ConfigChannel>
 8002232:	4604      	mov	r4, r0
 8002234:	b108      	cbz	r0, 800223a <main+0x1c2>
 8002236:	b672      	cpsid	i
  while (1)
 8002238:	e7fe      	b.n	8002238 <main+0x1c0>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800223a:	4601      	mov	r1, r0
 800223c:	2210      	movs	r2, #16
 800223e:	a80c      	add	r0, sp, #48	@ 0x30
 8002240:	f006 ff96 	bl	8009170 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002244:	2214      	movs	r2, #20
 8002246:	4621      	mov	r1, r4
 8002248:	a811      	add	r0, sp, #68	@ 0x44
 800224a:	f006 ff91 	bl	8009170 <memset>
  htim1.Init.Prescaler = 71;
 800224e:	2347      	movs	r3, #71	@ 0x47
  htim1.Instance = TIM1;
 8002250:	4838      	ldr	r0, [pc, #224]	@ (8002334 <main+0x2bc>)
  htim1.Init.Prescaler = 71;
 8002252:	4e39      	ldr	r6, [pc, #228]	@ (8002338 <main+0x2c0>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002254:	e9cd 4408 	strd	r4, r4, [sp, #32]
  htim1.Init.Prescaler = 71;
 8002258:	e9c0 6300 	strd	r6, r3, [r0]
  htim1.Init.Period = 249;
 800225c:	23f9      	movs	r3, #249	@ 0xf9
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800225e:	e9c0 4405 	strd	r4, r4, [r0, #20]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002262:	e9c0 3403 	strd	r3, r4, [r0, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002266:	6084      	str	r4, [r0, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002268:	f004 fd66 	bl	8006d38 <HAL_TIM_Base_Init>
 800226c:	b108      	cbz	r0, 8002272 <main+0x1fa>
 800226e:	b672      	cpsid	i
  while (1)
 8002270:	e7fe      	b.n	8002270 <main+0x1f8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002272:	f44f 5680 	mov.w	r6, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002276:	482f      	ldr	r0, [pc, #188]	@ (8002334 <main+0x2bc>)
 8002278:	a90c      	add	r1, sp, #48	@ 0x30
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800227a:	960c      	str	r6, [sp, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800227c:	f004 fe42 	bl	8006f04 <HAL_TIM_ConfigClockSource>
 8002280:	b108      	cbz	r0, 8002286 <main+0x20e>
 8002282:	b672      	cpsid	i
  while (1)
 8002284:	e7fe      	b.n	8002284 <main+0x20c>
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8002286:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800228a:	a911      	add	r1, sp, #68	@ 0x44
 800228c:	4829      	ldr	r0, [pc, #164]	@ (8002334 <main+0x2bc>)
 800228e:	f004 ff32 	bl	80070f6 <HAL_TIM_SlaveConfigSynchro>
 8002292:	b108      	cbz	r0, 8002298 <main+0x220>
 8002294:	b672      	cpsid	i
  while (1)
 8002296:	e7fe      	b.n	8002296 <main+0x21e>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002298:	e9cd 0008 	strd	r0, r0, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800229c:	a908      	add	r1, sp, #32
 800229e:	4825      	ldr	r0, [pc, #148]	@ (8002334 <main+0x2bc>)
 80022a0:	f004 ffae 	bl	8007200 <HAL_TIMEx_MasterConfigSynchronization>
 80022a4:	4605      	mov	r5, r0
 80022a6:	b108      	cbz	r0, 80022ac <main+0x234>
 80022a8:	b672      	cpsid	i
  while (1)
 80022aa:	e7fe      	b.n	80022aa <main+0x232>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022ac:	4601      	mov	r1, r0
 80022ae:	2210      	movs	r2, #16
 80022b0:	a80c      	add	r0, sp, #48	@ 0x30
 80022b2:	f006 ff5d 	bl	8009170 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80022b6:	2214      	movs	r2, #20
 80022b8:	4629      	mov	r1, r5
 80022ba:	a811      	add	r0, sp, #68	@ 0x44
 80022bc:	f006 ff58 	bl	8009170 <memset>
  htim2.Init.Prescaler = 71;
 80022c0:	2747      	movs	r7, #71	@ 0x47
 80022c2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  htim2.Instance = TIM2;
 80022c6:	4c1d      	ldr	r4, [pc, #116]	@ (800233c <main+0x2c4>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022c8:	e9cd 5508 	strd	r5, r5, [sp, #32]
  htim2.Init.Prescaler = 71;
 80022cc:	e9c4 3700 	strd	r3, r7, [r4]
  htim2.Init.Period = 19999;
 80022d0:	f644 631f 	movw	r3, #19999	@ 0x4e1f
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022d4:	4620      	mov	r0, r4
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022d6:	e9c4 3503 	strd	r3, r5, [r4, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022da:	60a5      	str	r5, [r4, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022dc:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022de:	f004 fd2b 	bl	8006d38 <HAL_TIM_Base_Init>
 80022e2:	b108      	cbz	r0, 80022e8 <main+0x270>
 80022e4:	b672      	cpsid	i
  while (1)
 80022e6:	e7fe      	b.n	80022e6 <main+0x26e>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80022e8:	4620      	mov	r0, r4
 80022ea:	a90c      	add	r1, sp, #48	@ 0x30
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022ec:	960c      	str	r6, [sp, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80022ee:	f004 fe09 	bl	8006f04 <HAL_TIM_ConfigClockSource>
 80022f2:	b108      	cbz	r0, 80022f8 <main+0x280>
 80022f4:	b672      	cpsid	i
  while (1)
 80022f6:	e7fe      	b.n	80022f6 <main+0x27e>
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80022f8:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80022fc:	a911      	add	r1, sp, #68	@ 0x44
 80022fe:	4620      	mov	r0, r4
 8002300:	f004 fef9 	bl	80070f6 <HAL_TIM_SlaveConfigSynchro>
 8002304:	b108      	cbz	r0, 800230a <main+0x292>
 8002306:	b672      	cpsid	i
  while (1)
 8002308:	e7fe      	b.n	8002308 <main+0x290>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800230a:	e9cd 0008 	strd	r0, r0, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800230e:	a908      	add	r1, sp, #32
 8002310:	4620      	mov	r0, r4
 8002312:	f004 ff75 	bl	8007200 <HAL_TIMEx_MasterConfigSynchronization>
 8002316:	4604      	mov	r4, r0
 8002318:	b190      	cbz	r0, 8002340 <main+0x2c8>
 800231a:	b672      	cpsid	i
  while (1)
 800231c:	e7fe      	b.n	800231c <main+0x2a4>
 800231e:	bf00      	nop
 8002320:	40021000 	.word	0x40021000
 8002324:	40011000 	.word	0x40011000
 8002328:	40010c00 	.word	0x40010c00
 800232c:	20000970 	.word	0x20000970
 8002330:	40012400 	.word	0x40012400
 8002334:	20000808 	.word	0x20000808
 8002338:	40012c00 	.word	0x40012c00
 800233c:	200007c0 	.word	0x200007c0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002340:	4601      	mov	r1, r0
 8002342:	2210      	movs	r2, #16
 8002344:	a808      	add	r0, sp, #32
 8002346:	f006 ff13 	bl	8009170 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800234a:	2214      	movs	r2, #20
 800234c:	4621      	mov	r1, r4
 800234e:	a80c      	add	r0, sp, #48	@ 0x30
 8002350:	f006 ff0e 	bl	8009170 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002354:	221c      	movs	r2, #28
 8002356:	4621      	mov	r1, r4
 8002358:	a811      	add	r0, sp, #68	@ 0x44
  htim3.Instance = TIM3;
 800235a:	4d93      	ldr	r5, [pc, #588]	@ (80025a8 <main+0x530>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800235c:	e9cd 4406 	strd	r4, r4, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002360:	f006 ff06 	bl	8009170 <memset>
  htim3.Instance = TIM3;
 8002364:	4b91      	ldr	r3, [pc, #580]	@ (80025ac <main+0x534>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002366:	4628      	mov	r0, r5
  htim3.Init.Prescaler = 71;
 8002368:	e9c5 3700 	strd	r3, r7, [r5]
  htim3.Init.Period = 9999;
 800236c:	f242 730f 	movw	r3, #9999	@ 0x270f
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002370:	60ac      	str	r4, [r5, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002372:	e9c5 3403 	strd	r3, r4, [r5, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002376:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002378:	f004 fcde 	bl	8006d38 <HAL_TIM_Base_Init>
 800237c:	b108      	cbz	r0, 8002382 <main+0x30a>
 800237e:	b672      	cpsid	i
  while (1)
 8002380:	e7fe      	b.n	8002380 <main+0x308>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002382:	4628      	mov	r0, r5
 8002384:	a908      	add	r1, sp, #32
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002386:	9608      	str	r6, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002388:	f004 fdbc 	bl	8006f04 <HAL_TIM_ConfigClockSource>
 800238c:	b108      	cbz	r0, 8002392 <main+0x31a>
 800238e:	b672      	cpsid	i
  while (1)
 8002390:	e7fe      	b.n	8002390 <main+0x318>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002392:	4628      	mov	r0, r5
 8002394:	f004 fcfc 	bl	8006d90 <HAL_TIM_PWM_Init>
 8002398:	b108      	cbz	r0, 800239e <main+0x326>
 800239a:	b672      	cpsid	i
  while (1)
 800239c:	e7fe      	b.n	800239c <main+0x324>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 800239e:	2300      	movs	r3, #0
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80023a0:	4881      	ldr	r0, [pc, #516]	@ (80025a8 <main+0x530>)
 80023a2:	a90c      	add	r1, sp, #48	@ 0x30
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80023a4:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80023a8:	f004 fea5 	bl	80070f6 <HAL_TIM_SlaveConfigSynchro>
 80023ac:	b108      	cbz	r0, 80023b2 <main+0x33a>
 80023ae:	b672      	cpsid	i
  while (1)
 80023b0:	e7fe      	b.n	80023b0 <main+0x338>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023b2:	e9cd 0006 	strd	r0, r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023b6:	a906      	add	r1, sp, #24
 80023b8:	487b      	ldr	r0, [pc, #492]	@ (80025a8 <main+0x530>)
 80023ba:	f004 ff21 	bl	8007200 <HAL_TIMEx_MasterConfigSynchronization>
 80023be:	4602      	mov	r2, r0
 80023c0:	b108      	cbz	r0, 80023c6 <main+0x34e>
 80023c2:	b672      	cpsid	i
  while (1)
 80023c4:	e7fe      	b.n	80023c4 <main+0x34c>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023c6:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023c8:	9013      	str	r0, [sp, #76]	@ 0x4c
  sConfigOC.Pulse = 0;
 80023ca:	e9cd 3011 	strd	r3, r0, [sp, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023ce:	9015      	str	r0, [sp, #84]	@ 0x54
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023d0:	a911      	add	r1, sp, #68	@ 0x44
 80023d2:	4875      	ldr	r0, [pc, #468]	@ (80025a8 <main+0x530>)
 80023d4:	f004 fd34 	bl	8006e40 <HAL_TIM_PWM_ConfigChannel>
 80023d8:	b108      	cbz	r0, 80023de <main+0x366>
 80023da:	b672      	cpsid	i
  while (1)
 80023dc:	e7fe      	b.n	80023dc <main+0x364>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80023de:	2204      	movs	r2, #4
 80023e0:	4871      	ldr	r0, [pc, #452]	@ (80025a8 <main+0x530>)
 80023e2:	a911      	add	r1, sp, #68	@ 0x44
 80023e4:	f004 fd2c 	bl	8006e40 <HAL_TIM_PWM_ConfigChannel>
 80023e8:	b108      	cbz	r0, 80023ee <main+0x376>
 80023ea:	b672      	cpsid	i
  while (1)
 80023ec:	e7fe      	b.n	80023ec <main+0x374>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80023ee:	2208      	movs	r2, #8
 80023f0:	486d      	ldr	r0, [pc, #436]	@ (80025a8 <main+0x530>)
 80023f2:	a911      	add	r1, sp, #68	@ 0x44
 80023f4:	f004 fd24 	bl	8006e40 <HAL_TIM_PWM_ConfigChannel>
 80023f8:	b108      	cbz	r0, 80023fe <main+0x386>
 80023fa:	b672      	cpsid	i
  while (1)
 80023fc:	e7fe      	b.n	80023fc <main+0x384>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80023fe:	220c      	movs	r2, #12
 8002400:	4869      	ldr	r0, [pc, #420]	@ (80025a8 <main+0x530>)
 8002402:	a911      	add	r1, sp, #68	@ 0x44
 8002404:	f004 fd1c 	bl	8006e40 <HAL_TIM_PWM_ConfigChannel>
 8002408:	4604      	mov	r4, r0
 800240a:	b108      	cbz	r0, 8002410 <main+0x398>
 800240c:	b672      	cpsid	i
  while (1)
 800240e:	e7fe      	b.n	800240e <main+0x396>
  HAL_TIM_MspPostInit(&htim3);
 8002410:	4865      	ldr	r0, [pc, #404]	@ (80025a8 <main+0x530>)
 8002412:	f000 fe0f 	bl	8003034 <HAL_TIM_MspPostInit>
  huart1.Init.BaudRate = 115200;
 8002416:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
  huart1.Instance = USART1;
 800241a:	4865      	ldr	r0, [pc, #404]	@ (80025b0 <main+0x538>)
  huart1.Init.BaudRate = 115200;
 800241c:	4d65      	ldr	r5, [pc, #404]	@ (80025b4 <main+0x53c>)
  huart1.Init.StopBits = UART_STOPBITS_1;
 800241e:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart1.Init.BaudRate = 115200;
 8002422:	e9c0 5300 	strd	r5, r3, [r0]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002426:	230c      	movs	r3, #12
  huart1.Init.Parity = UART_PARITY_NONE;
 8002428:	6104      	str	r4, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800242a:	e9c0 3405 	strd	r3, r4, [r0, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800242e:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002430:	f004 ff7e 	bl	8007330 <HAL_UART_Init>
 8002434:	4604      	mov	r4, r0
 8002436:	b108      	cbz	r0, 800243c <main+0x3c4>
 8002438:	b672      	cpsid	i
  while (1)
 800243a:	e7fe      	b.n	800243a <main+0x3c2>
  MX_USB_DEVICE_Init();
 800243c:	f006 fbe6 	bl	8008c0c <MX_USB_DEVICE_Init>
  hi2c2.Instance = I2C2;
 8002440:	485d      	ldr	r0, [pc, #372]	@ (80025b8 <main+0x540>)
  hi2c2.Init.ClockSpeed = 400000;
 8002442:	495e      	ldr	r1, [pc, #376]	@ (80025bc <main+0x544>)
 8002444:	4b5e      	ldr	r3, [pc, #376]	@ (80025c0 <main+0x548>)
  hi2c2.Init.OwnAddress1 = 0;
 8002446:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hi2c2.Init.ClockSpeed = 400000;
 800244a:	e9c0 1300 	strd	r1, r3, [r0]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800244e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002452:	e9c0 4406 	strd	r4, r4, [r0, #24]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002456:	e9c0 3404 	strd	r3, r4, [r0, #16]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800245a:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800245c:	f001 ff74 	bl	8004348 <HAL_I2C_Init>
 8002460:	4604      	mov	r4, r0
 8002462:	b108      	cbz	r0, 8002468 <main+0x3f0>
 8002464:	b672      	cpsid	i
  while (1)
 8002466:	e7fe      	b.n	8002466 <main+0x3ee>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002468:	2210      	movs	r2, #16
 800246a:	4601      	mov	r1, r0
 800246c:	a811      	add	r0, sp, #68	@ 0x44
 800246e:	f006 fe7f 	bl	8009170 <memset>
  htim4.Init.Prescaler = 71;
 8002472:	2347      	movs	r3, #71	@ 0x47
  htim4.Instance = TIM4;
 8002474:	4d53      	ldr	r5, [pc, #332]	@ (80025c4 <main+0x54c>)
  htim4.Init.Prescaler = 71;
 8002476:	4a54      	ldr	r2, [pc, #336]	@ (80025c8 <main+0x550>)
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002478:	4628      	mov	r0, r5
  htim4.Init.Prescaler = 71;
 800247a:	e9c5 2300 	strd	r2, r3, [r5]
  htim4.Init.Period = 9999;
 800247e:	f242 730f 	movw	r3, #9999	@ 0x270f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002482:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002486:	e9c5 3403 	strd	r3, r4, [r5, #12]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800248a:	60ac      	str	r4, [r5, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800248c:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800248e:	f004 fc53 	bl	8006d38 <HAL_TIM_Base_Init>
 8002492:	b108      	cbz	r0, 8002498 <main+0x420>
 8002494:	b672      	cpsid	i
  while (1)
 8002496:	e7fe      	b.n	8002496 <main+0x41e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002498:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800249c:	4628      	mov	r0, r5
 800249e:	a911      	add	r1, sp, #68	@ 0x44
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024a0:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80024a2:	f004 fd2f 	bl	8006f04 <HAL_TIM_ConfigClockSource>
 80024a6:	b108      	cbz	r0, 80024ac <main+0x434>
 80024a8:	b672      	cpsid	i
  while (1)
 80024aa:	e7fe      	b.n	80024aa <main+0x432>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024ac:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80024ae:	4845      	ldr	r0, [pc, #276]	@ (80025c4 <main+0x54c>)
 80024b0:	a90c      	add	r1, sp, #48	@ 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024b2:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80024b6:	f004 fea3 	bl	8007200 <HAL_TIMEx_MasterConfigSynchronization>
 80024ba:	4604      	mov	r4, r0
 80024bc:	b108      	cbz	r0, 80024c2 <main+0x44a>
 80024be:	b672      	cpsid	i
  while (1)
 80024c0:	e7fe      	b.n	80024c0 <main+0x448>
  CDC_Attach_Rx(USBRxData); //Attach a la funcin que tenia en el .C
 80024c2:	4842      	ldr	r0, [pc, #264]	@ (80025cc <main+0x554>)
 80024c4:	f006 fc2e 	bl	8008d24 <CDC_Attach_Rx>
  	HAL_TIM_Base_Start_IT(&htim1);
 80024c8:	4841      	ldr	r0, [pc, #260]	@ (80025d0 <main+0x558>)
 80024ca:	f004 fb3f 	bl	8006b4c <HAL_TIM_Base_Start_IT>
  	HAL_TIM_Base_Start_IT(&htim2);
 80024ce:	4841      	ldr	r0, [pc, #260]	@ (80025d4 <main+0x55c>)
 80024d0:	f004 fb3c 	bl	8006b4c <HAL_TIM_Base_Start_IT>
  	HAL_TIM_Base_Start_IT(&htim3);
 80024d4:	4834      	ldr	r0, [pc, #208]	@ (80025a8 <main+0x530>)
 80024d6:	f004 fb39 	bl	8006b4c <HAL_TIM_Base_Start_IT>
  	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80024da:	4621      	mov	r1, r4
 80024dc:	4832      	ldr	r0, [pc, #200]	@ (80025a8 <main+0x530>)
 80024de:	f004 fe8d 	bl	80071fc <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80024e2:	2104      	movs	r1, #4
 80024e4:	4830      	ldr	r0, [pc, #192]	@ (80025a8 <main+0x530>)
 80024e6:	f004 fe89 	bl	80071fc <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80024ea:	2108      	movs	r1, #8
 80024ec:	482e      	ldr	r0, [pc, #184]	@ (80025a8 <main+0x530>)
 80024ee:	f004 fe85 	bl	80071fc <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80024f2:	210c      	movs	r1, #12
 80024f4:	482c      	ldr	r0, [pc, #176]	@ (80025a8 <main+0x530>)
 80024f6:	f004 fe81 	bl	80071fc <HAL_TIM_PWM_Start>
  	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET); //Apagamos el LED
 80024fa:	2201      	movs	r2, #1
 80024fc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002500:	4835      	ldr	r0, [pc, #212]	@ (80025d8 <main+0x560>)
 8002502:	f001 fd45 	bl	8003f90 <HAL_GPIO_WritePin>
  	ssd1306_ADC_ConfCpltCallback(&ssd1306_TxCplt);
 8002506:	4835      	ldr	r0, [pc, #212]	@ (80025dc <main+0x564>)
 8002508:	f000 fa48 	bl	800299c <ssd1306_ADC_ConfCpltCallback>
  	ssd1306_Attach_MemWrite(displayMemWrite);
 800250c:	4834      	ldr	r0, [pc, #208]	@ (80025e0 <main+0x568>)
 800250e:	f000 fa3f 	bl	8002990 <ssd1306_Attach_MemWrite>
  	ssd1306_Attach_MemWriteDMA(displayMemWriteDMA);
 8002512:	4834      	ldr	r0, [pc, #208]	@ (80025e4 <main+0x56c>)
 8002514:	f000 fa36 	bl	8002984 <ssd1306_Attach_MemWriteDMA>
  	ssd1306_Init();
 8002518:	f000 fbc6 	bl	8002ca8 <ssd1306_Init>
  	mpu6050_ADC_ConfCpltCallback(&mpu6050_RxCplt);
 800251c:	4832      	ldr	r0, [pc, #200]	@ (80025e8 <main+0x570>)
 800251e:	f000 f8a5 	bl	800266c <mpu6050_ADC_ConfCpltCallback>
  	mpu6050_Attach_MemWrite(mpuMemWrite);
 8002522:	4832      	ldr	r0, [pc, #200]	@ (80025ec <main+0x574>)
 8002524:	f000 f8a8 	bl	8002678 <mpu6050_Attach_MemWrite>
  	mpu6050_Attach_MemReadDMA(mpuMemReadDMA);
 8002528:	4831      	ldr	r0, [pc, #196]	@ (80025f0 <main+0x578>)
 800252a:	f000 f8ab 	bl	8002684 <mpu6050_Attach_MemReadDMA>
  	mpu6050_Init();
 800252e:	f000 f8c7 	bl	80026c0 <mpu6050_Init>
  	esp01Handler.DoCHPD = CHPD_Control;
 8002532:	4830      	ldr	r0, [pc, #192]	@ (80025f4 <main+0x57c>)
 8002534:	4b30      	ldr	r3, [pc, #192]	@ (80025f8 <main+0x580>)
		hbIndex=1;
 8002536:	2501      	movs	r5, #1
  	esp01Handler.DoCHPD = CHPD_Control;
 8002538:	6003      	str	r3, [r0, #0]
  	esp01Handler.WriteByteToBufRX = FeedRxBuf;
 800253a:	4b30      	ldr	r3, [pc, #192]	@ (80025fc <main+0x584>)
 800253c:	6083      	str	r3, [r0, #8]
 	esp01Handler.WriteUSARTByte = USART_SendByte;
 800253e:	4b30      	ldr	r3, [pc, #192]	@ (8002600 <main+0x588>)
 8002540:	6043      	str	r3, [r0, #4]
  	ESP01_Init(&esp01Handler);
 8002542:	f7fe fcf1 	bl	8000f28 <ESP01_Init>
  	ESP01_AttachDebugStr(DebugESP01_To_USB);
 8002546:	482f      	ldr	r0, [pc, #188]	@ (8002604 <main+0x58c>)
 8002548:	f7ff f90e 	bl	8001768 <ESP01_AttachDebugStr>
  	HAL_UART_Receive_IT(&huart1, &byteUART_ESP01, 1); //non blocking
 800254c:	2201      	movs	r2, #1
 800254e:	492e      	ldr	r1, [pc, #184]	@ (8002608 <main+0x590>)
 8002550:	4817      	ldr	r0, [pc, #92]	@ (80025b0 <main+0x538>)
 8002552:	f005 f8fe 	bl	8007752 <HAL_UART_Receive_IT>
  	ESP01_SetWIFI("ARPAMOVILE","12345678");
 8002556:	492d      	ldr	r1, [pc, #180]	@ (800260c <main+0x594>)
 8002558:	482d      	ldr	r0, [pc, #180]	@ (8002610 <main+0x598>)
 800255a:	f7fe fbc1 	bl	8000ce0 <ESP01_SetWIFI>
  	ESP01_StartUDP("192.168.154.68", 30010, 30001);
 800255e:	f247 5231 	movw	r2, #30001	@ 0x7531
 8002562:	f247 513a 	movw	r1, #30010	@ 0x753a
 8002566:	482b      	ldr	r0, [pc, #172]	@ (8002614 <main+0x59c>)
 8002568:	f7fe fbe4 	bl	8000d34 <ESP01_StartUDP>
  	unerPrtcl_Init(&USBRx, &USBTx, buffUSBRx, buffUSBTx);
 800256c:	4b2a      	ldr	r3, [pc, #168]	@ (8002618 <main+0x5a0>)
 800256e:	4a2b      	ldr	r2, [pc, #172]	@ (800261c <main+0x5a4>)
 8002570:	492b      	ldr	r1, [pc, #172]	@ (8002620 <main+0x5a8>)
 8002572:	482c      	ldr	r0, [pc, #176]	@ (8002624 <main+0x5ac>)
 8002574:	f000 ff42 	bl	80033fc <unerPrtcl_Init>
  	ALLFLAGS = RESET;
 8002578:	4b2b      	ldr	r3, [pc, #172]	@ (8002628 <main+0x5b0>)
  	lPwm = 100;
 800257a:	4a2c      	ldr	r2, [pc, #176]	@ (800262c <main+0x5b4>)
  	ALLFLAGS = RESET;
 800257c:	701c      	strb	r4, [r3, #0]
  	lPwm = 100;
 800257e:	2364      	movs	r3, #100	@ 0x64
 8002580:	6013      	str	r3, [r2, #0]
  	rPwm = 100;
 8002582:	4a2b      	ldr	r2, [pc, #172]	@ (8002630 <main+0x5b8>)
		hbIndex=1;
 8002584:	4c2b      	ldr	r4, [pc, #172]	@ (8002634 <main+0x5bc>)
  	rPwm = 100;
 8002586:	6013      	str	r3, [r2, #0]
	do10ms();
 8002588:	f7ff fb58 	bl	8001c3c <do10ms>
	ESP01_Task();
 800258c:	f7fe fd18 	bl	8000fc0 <ESP01_Task>
	USBTask();
 8002590:	f7ff faf8 	bl	8001b84 <USBTask>
	PWM_Control();
 8002594:	f7ff fd12 	bl	8001fbc <PWM_Control>
	i2cTask();
 8002598:	f7ff fcb0 	bl	8001efc <i2cTask>
	if (ESP01_StateWIFI() == ESP01_WIFI_CONNECTED) {
 800259c:	f7fe fc10 	bl	8000dc0 <ESP01_StateWIFI>
 80025a0:	2803      	cmp	r0, #3
 80025a2:	d1f1      	bne.n	8002588 <main+0x510>
		hbIndex=1;
 80025a4:	7025      	strb	r5, [r4, #0]
 80025a6:	e7ef      	b.n	8002588 <main+0x510>
 80025a8:	20000778 	.word	0x20000778
 80025ac:	40000400 	.word	0x40000400
 80025b0:	200006e8 	.word	0x200006e8
 80025b4:	40013800 	.word	0x40013800
 80025b8:	200008d8 	.word	0x200008d8
 80025bc:	40005800 	.word	0x40005800
 80025c0:	00061a80 	.word	0x00061a80
 80025c4:	20000730 	.word	0x20000730
 80025c8:	40000800 	.word	0x40000800
 80025cc:	08001775 	.word	0x08001775
 80025d0:	20000808 	.word	0x20000808
 80025d4:	200007c0 	.word	0x200007c0
 80025d8:	40011000 	.word	0x40011000
 80025dc:	200004a3 	.word	0x200004a3
 80025e0:	080017a1 	.word	0x080017a1
 80025e4:	080017c9 	.word	0x080017c9
 80025e8:	200004a2 	.word	0x200004a2
 80025ec:	080017c5 	.word	0x080017c5
 80025f0:	080017e5 	.word	0x080017e5
 80025f4:	2000046c 	.word	0x2000046c
 80025f8:	08001801 	.word	0x08001801
 80025fc:	08001839 	.word	0x08001839
 8002600:	08001815 	.word	0x08001815
 8002604:	0800185d 	.word	0x0800185d
 8002608:	20000478 	.word	0x20000478
 800260c:	08009c07 	.word	0x08009c07
 8002610:	08009c10 	.word	0x08009c10
 8002614:	08009c1b 	.word	0x08009c1b
 8002618:	200005ac 	.word	0x200005ac
 800261c:	200004ac 	.word	0x200004ac
 8002620:	200006b8 	.word	0x200006b8
 8002624:	200006ac 	.word	0x200006ac
 8002628:	200004a4 	.word	0x200004a4
 800262c:	2000047c 	.word	0x2000047c
 8002630:	20000480 	.word	0x20000480
 8002634:	20000479 	.word	0x20000479

08002638 <HAL_UART_RxCpltCallback>:
    if (huart->Instance == USART1)
 8002638:	6802      	ldr	r2, [r0, #0]
 800263a:	4b08      	ldr	r3, [pc, #32]	@ (800265c <HAL_UART_RxCpltCallback+0x24>)
{
 800263c:	b510      	push	{r4, lr}
    if (huart->Instance == USART1)
 800263e:	429a      	cmp	r2, r3
 8002640:	d10a      	bne.n	8002658 <HAL_UART_RxCpltCallback+0x20>
        FeedRxBuf(byteUART_ESP01);
 8002642:	4c07      	ldr	r4, [pc, #28]	@ (8002660 <HAL_UART_RxCpltCallback+0x28>)
 8002644:	7820      	ldrb	r0, [r4, #0]
 8002646:	f7ff f8f7 	bl	8001838 <FeedRxBuf>
        HAL_UART_Receive_IT(&huart1, &byteUART_ESP01, 1);
 800264a:	4621      	mov	r1, r4
}
 800264c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        HAL_UART_Receive_IT(&huart1, &byteUART_ESP01, 1);
 8002650:	2201      	movs	r2, #1
 8002652:	4804      	ldr	r0, [pc, #16]	@ (8002664 <HAL_UART_RxCpltCallback+0x2c>)
 8002654:	f005 b87d 	b.w	8007752 <HAL_UART_Receive_IT>
}
 8002658:	bd10      	pop	{r4, pc}
 800265a:	bf00      	nop
 800265c:	40013800 	.word	0x40013800
 8002660:	20000478 	.word	0x20000478
 8002664:	200006e8 	.word	0x200006e8

08002668 <Error_Handler>:
 8002668:	b672      	cpsid	i
  while (1)
 800266a:	e7fe      	b.n	800266a <Error_Handler+0x2>

0800266c <mpu6050_ADC_ConfCpltCallback>:

// Variables RAW ledas directamente del sensor (int16_t = complemento a dos)
static int32_t ax, ay, az, gx, gy, gz;

void mpu6050_ADC_ConfCpltCallback(volatile uint8_t *PtrRx){
	mpu6050_RxCplt = (uint8_t *)PtrRx;
 800266c:	4b01      	ldr	r3, [pc, #4]	@ (8002674 <mpu6050_ADC_ConfCpltCallback+0x8>)
 800266e:	6018      	str	r0, [r3, #0]
}
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	200009c4 	.word	0x200009c4

08002678 <mpu6050_Attach_MemWrite>:

void mpu6050_Attach_MemWrite(void(*PtrRx)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type)){
	memWrite = PtrRx;
 8002678:	4b01      	ldr	r3, [pc, #4]	@ (8002680 <mpu6050_Attach_MemWrite+0x8>)
 800267a:	6018      	str	r0, [r3, #0]
}
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	200009c0 	.word	0x200009c0

08002684 <mpu6050_Attach_MemReadDMA>:

void mpu6050_Attach_MemReadDMA(void(*PtrRx)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type)){
	memReadDMA = PtrRx;
 8002684:	4b01      	ldr	r3, [pc, #4]	@ (800268c <mpu6050_Attach_MemReadDMA+0x8>)
 8002686:	6018      	str	r0, [r3, #0]
}
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	200009bc 	.word	0x200009bc

08002690 <mpu6050_WriteData>:


//Send init command
void mpu6050_WriteData(uint8_t *byte, uint8_t type) {
	memWrite(MPU6050_ADDR, byte, 1, type);
 8002690:	4a04      	ldr	r2, [pc, #16]	@ (80026a4 <mpu6050_WriteData+0x14>)
void mpu6050_WriteData(uint8_t *byte, uint8_t type) {
 8002692:	b410      	push	{r4}
	memWrite(MPU6050_ADDR, byte, 1, type);
 8002694:	6814      	ldr	r4, [r2, #0]
void mpu6050_WriteData(uint8_t *byte, uint8_t type) {
 8002696:	460b      	mov	r3, r1
	memWrite(MPU6050_ADDR, byte, 1, type);
 8002698:	46a4      	mov	ip, r4
 800269a:	4601      	mov	r1, r0
 800269c:	2201      	movs	r2, #1
 800269e:	20d0      	movs	r0, #208	@ 0xd0
	//HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
}
 80026a0:	bc10      	pop	{r4}
	memWrite(MPU6050_ADDR, byte, 1, type);
 80026a2:	4760      	bx	ip
 80026a4:	200009c0 	.word	0x200009c0

080026a8 <mpu6050_ReadDataDMA>:

void mpu6050_ReadDataDMA(uint8_t* buffer, size_t size, uint8_t type) {
 80026a8:	4613      	mov	r3, r2
	memReadDMA(MPU6050_ADDR, buffer, size, type);
 80026aa:	4a04      	ldr	r2, [pc, #16]	@ (80026bc <mpu6050_ReadDataDMA+0x14>)
void mpu6050_ReadDataDMA(uint8_t* buffer, size_t size, uint8_t type) {
 80026ac:	b410      	push	{r4}
	memReadDMA(MPU6050_ADDR, buffer, size, type);
 80026ae:	6814      	ldr	r4, [r2, #0]
 80026b0:	b2ca      	uxtb	r2, r1
 80026b2:	46a4      	mov	ip, r4
 80026b4:	4601      	mov	r1, r0
	//HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data,14, 1000);
}
 80026b6:	bc10      	pop	{r4}
	memReadDMA(MPU6050_ADDR, buffer, size, type);
 80026b8:	20d0      	movs	r0, #208	@ 0xd0
 80026ba:	4760      	bx	ip
 80026bc:	200009bc 	.word	0x200009bc

080026c0 <mpu6050_Init>:
{
    uint8_t data;

    // Salir del modo de bajo consumo (modo sleep)
    // Escritura en el registro PWR_MGMT_1 (0x6B)
    data = 0x00;
 80026c0:	2300      	movs	r3, #0
{
 80026c2:	b507      	push	{r0, r1, r2, lr}
    //HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, HAL_MAX_DELAY);
    mpu6050_WriteData(&data, PWR_MGMT_1_REG);
 80026c4:	216b      	movs	r1, #107	@ 0x6b
 80026c6:	f10d 0007 	add.w	r0, sp, #7
    data = 0x00;
 80026ca:	f88d 3007 	strb.w	r3, [sp, #7]
    mpu6050_WriteData(&data, PWR_MGMT_1_REG);
 80026ce:	f7ff ffdf 	bl	8002690 <mpu6050_WriteData>

    // Configurar acelermetro con rango 2g (registro ACCEL_CONFIG = 0x1C, valor 0x00)
    //data = 0x00;
    //HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, HAL_MAX_DELAY);
    mpu6050_WriteData(&data, ACCEL_CONFIG_REG);
 80026d2:	f10d 0007 	add.w	r0, sp, #7
 80026d6:	211c      	movs	r1, #28
 80026d8:	f7ff ffda 	bl	8002690 <mpu6050_WriteData>

    // Configurar giroscopio con rango 250/s (registro GYRO_CONFIG = 0x1B, valor 0x00)
    //data = 0x00;
    //HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, HAL_MAX_DELAY);
    mpu6050_WriteData(&data, GYRO_CONFIG_REG);
 80026dc:	211b      	movs	r1, #27
 80026de:	f10d 0007 	add.w	r0, sp, #7
 80026e2:	f7ff ffd5 	bl	8002690 <mpu6050_WriteData>

}
 80026e6:	b003      	add	sp, #12
 80026e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80026ec:	0000      	movs	r0, r0
	...

080026f0 <mpu6050_Read>:

char mpu6050_Read(void)
{
 80026f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	static uint8_t Rec_Data[14];
	static uint8_t state = 1;

	if (*mpu6050_RxCplt || state == 1) {
 80026f4:	4b64      	ldr	r3, [pc, #400]	@ (8002888 <mpu6050_Read+0x198>)
 80026f6:	4a65      	ldr	r2, [pc, #404]	@ (800288c <mpu6050_Read+0x19c>)
 80026f8:	6818      	ldr	r0, [r3, #0]
 80026fa:	7811      	ldrb	r1, [r2, #0]
 80026fc:	7803      	ldrb	r3, [r0, #0]
 80026fe:	b92b      	cbnz	r3, 800270c <mpu6050_Read+0x1c>
 8002700:	2901      	cmp	r1, #1
 8002702:	f000 809e 	beq.w	8002842 <mpu6050_Read+0x152>

			return 1;
			break;
		}
	}
	return 0;
 8002706:	2000      	movs	r0, #0
}
 8002708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		*mpu6050_RxCplt = 0;  // Reset completion flag
 800270c:	2300      	movs	r3, #0
		switch (state) {
 800270e:	2901      	cmp	r1, #1
		*mpu6050_RxCplt = 0;  // Reset completion flag
 8002710:	7003      	strb	r3, [r0, #0]
		switch (state) {
 8002712:	f000 8096 	beq.w	8002842 <mpu6050_Read+0x152>
 8002716:	2902      	cmp	r1, #2
 8002718:	d1f5      	bne.n	8002706 <mpu6050_Read+0x16>
			state=1;
 800271a:	2101      	movs	r1, #1
 800271c:	7011      	strb	r1, [r2, #0]
			ax = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]); //primer byte  es la parte alta, segundo parte baja
 800271e:	4a5c      	ldr	r2, [pc, #368]	@ (8002890 <mpu6050_Read+0x1a0>)
 8002720:	8810      	ldrh	r0, [r2, #0]
 8002722:	8857      	ldrh	r7, [r2, #2]
 8002724:	bac0      	revsh	r0, r0
			ay = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8002726:	8896      	ldrh	r6, [r2, #4]
 8002728:	8915      	ldrh	r5, [r2, #8]
 800272a:	8954      	ldrh	r4, [r2, #10]
 800272c:	f8b2 800c 	ldrh.w	r8, [r2, #12]
			if (abs(ax) <= OFFSET_AX)
 8002730:	f500 72e1 	add.w	r2, r0, #450	@ 0x1c2
 8002734:	f5b2 7f61 	cmp.w	r2, #900	@ 0x384
 8002738:	baff      	revsh	r7, r7
			az = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 800273a:	baf6      	revsh	r6, r6
			gx = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 800273c:	baed      	revsh	r5, r5
			gy = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 800273e:	bae4      	revsh	r4, r4
			gz = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 8002740:	fa98 f8b8 	revsh.w	r8, r8
			if (abs(ax) <= OFFSET_AX)
 8002744:	d913      	bls.n	800276e <mpu6050_Read+0x7e>
				ax_real = (ax / 16384.0f) * GRAVEDAD * MULTIPLICADORFLOAT;
 8002746:	f7fe f8d3 	bl	80008f0 <__aeabi_i2f>
 800274a:	f04f 5162 	mov.w	r1, #947912704	@ 0x38800000
 800274e:	f7fe f923 	bl	8000998 <__aeabi_fmul>
 8002752:	f7fd ff93 	bl	800067c <__aeabi_f2d>
 8002756:	a34a      	add	r3, pc, #296	@ (adr r3, 8002880 <mpu6050_Read+0x190>)
 8002758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800275c:	f7fd fd00 	bl	8000160 <__aeabi_dmul>
 8002760:	4b4c      	ldr	r3, [pc, #304]	@ (8002894 <mpu6050_Read+0x1a4>)
 8002762:	2200      	movs	r2, #0
 8002764:	f7fd fcfc 	bl	8000160 <__aeabi_dmul>
 8002768:	f7fd ffe0 	bl	800072c <__aeabi_d2iz>
 800276c:	b203      	sxth	r3, r0
 800276e:	4a4a      	ldr	r2, [pc, #296]	@ (8002898 <mpu6050_Read+0x1a8>)
 8002770:	8013      	strh	r3, [r2, #0]
			if (abs(ay) <= OFFSET_AY)
 8002772:	f507 73e1 	add.w	r3, r7, #450	@ 0x1c2
 8002776:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800277a:	d96a      	bls.n	8002852 <mpu6050_Read+0x162>
				ay_real = (ay / 16384.0f) * GRAVEDAD * MULTIPLICADORFLOAT;
 800277c:	4638      	mov	r0, r7
 800277e:	f7fe f8b7 	bl	80008f0 <__aeabi_i2f>
 8002782:	f04f 5162 	mov.w	r1, #947912704	@ 0x38800000
 8002786:	f7fe f907 	bl	8000998 <__aeabi_fmul>
 800278a:	f7fd ff77 	bl	800067c <__aeabi_f2d>
 800278e:	a33c      	add	r3, pc, #240	@ (adr r3, 8002880 <mpu6050_Read+0x190>)
 8002790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002794:	f7fd fce4 	bl	8000160 <__aeabi_dmul>
 8002798:	2200      	movs	r2, #0
 800279a:	4b3e      	ldr	r3, [pc, #248]	@ (8002894 <mpu6050_Read+0x1a4>)
 800279c:	f7fd fce0 	bl	8000160 <__aeabi_dmul>
 80027a0:	f7fd ffc4 	bl	800072c <__aeabi_d2iz>
 80027a4:	b200      	sxth	r0, r0
 80027a6:	4b3d      	ldr	r3, [pc, #244]	@ (800289c <mpu6050_Read+0x1ac>)
 80027a8:	8018      	strh	r0, [r3, #0]
			if (abs(az) <= OFFSET_AZ)
 80027aa:	f506 73e1 	add.w	r3, r6, #450	@ 0x1c2
 80027ae:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 80027b2:	d950      	bls.n	8002856 <mpu6050_Read+0x166>
				az_real = (az / 16384.0f) * GRAVEDAD * MULTIPLICADORFLOAT;
 80027b4:	4630      	mov	r0, r6
 80027b6:	f7fe f89b 	bl	80008f0 <__aeabi_i2f>
 80027ba:	f04f 5162 	mov.w	r1, #947912704	@ 0x38800000
 80027be:	f7fe f8eb 	bl	8000998 <__aeabi_fmul>
 80027c2:	f7fd ff5b 	bl	800067c <__aeabi_f2d>
 80027c6:	a32e      	add	r3, pc, #184	@ (adr r3, 8002880 <mpu6050_Read+0x190>)
 80027c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027cc:	f7fd fcc8 	bl	8000160 <__aeabi_dmul>
 80027d0:	2200      	movs	r2, #0
 80027d2:	4b30      	ldr	r3, [pc, #192]	@ (8002894 <mpu6050_Read+0x1a4>)
 80027d4:	f7fd fcc4 	bl	8000160 <__aeabi_dmul>
 80027d8:	f7fd ffa8 	bl	800072c <__aeabi_d2iz>
 80027dc:	b200      	sxth	r0, r0
 80027de:	4b30      	ldr	r3, [pc, #192]	@ (80028a0 <mpu6050_Read+0x1b0>)
 80027e0:	8018      	strh	r0, [r3, #0]
			if (abs(gx) <= OFFSET_GX)
 80027e2:	f505 73e1 	add.w	r3, r5, #450	@ 0x1c2
 80027e6:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 80027ea:	d936      	bls.n	800285a <mpu6050_Read+0x16a>
				gx_real = (gx / 131.0f) * MULTIPLICADORFLOAT;
 80027ec:	4628      	mov	r0, r5
 80027ee:	f7fe f87f 	bl	80008f0 <__aeabi_i2f>
 80027f2:	492c      	ldr	r1, [pc, #176]	@ (80028a4 <mpu6050_Read+0x1b4>)
 80027f4:	f7fe f984 	bl	8000b00 <__aeabi_fdiv>
 80027f8:	492b      	ldr	r1, [pc, #172]	@ (80028a8 <mpu6050_Read+0x1b8>)
 80027fa:	f7fe f8cd 	bl	8000998 <__aeabi_fmul>
 80027fe:	f7fe fa1b 	bl	8000c38 <__aeabi_f2iz>
 8002802:	b200      	sxth	r0, r0
 8002804:	4b29      	ldr	r3, [pc, #164]	@ (80028ac <mpu6050_Read+0x1bc>)
 8002806:	8018      	strh	r0, [r3, #0]
			if (abs(gy) <= OFFSET_GY)
 8002808:	f504 73af 	add.w	r3, r4, #350	@ 0x15e
 800280c:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8002810:	d925      	bls.n	800285e <mpu6050_Read+0x16e>
				gy_real = (gy / 131.0f) * MULTIPLICADORFLOAT;
 8002812:	4620      	mov	r0, r4
 8002814:	f7fe f86c 	bl	80008f0 <__aeabi_i2f>
 8002818:	4922      	ldr	r1, [pc, #136]	@ (80028a4 <mpu6050_Read+0x1b4>)
 800281a:	f7fe f971 	bl	8000b00 <__aeabi_fdiv>
 800281e:	4922      	ldr	r1, [pc, #136]	@ (80028a8 <mpu6050_Read+0x1b8>)
 8002820:	f7fe f8ba 	bl	8000998 <__aeabi_fmul>
 8002824:	f7fe fa08 	bl	8000c38 <__aeabi_f2iz>
 8002828:	b200      	sxth	r0, r0
 800282a:	4b21      	ldr	r3, [pc, #132]	@ (80028b0 <mpu6050_Read+0x1c0>)
 800282c:	4c21      	ldr	r4, [pc, #132]	@ (80028b4 <mpu6050_Read+0x1c4>)
 800282e:	8018      	strh	r0, [r3, #0]
			if (abs(gz) <= OFFSET_GZ)
 8002830:	f508 73af 	add.w	r3, r8, #350	@ 0x15e
 8002834:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8002838:	d813      	bhi.n	8002862 <mpu6050_Read+0x172>
				gz_real = 0;
 800283a:	2300      	movs	r3, #0
 800283c:	8023      	strh	r3, [r4, #0]
			return 1;
 800283e:	2001      	movs	r0, #1
 8002840:	e762      	b.n	8002708 <mpu6050_Read+0x18>
			state=2;
 8002842:	2302      	movs	r3, #2
			mpu6050_ReadDataDMA(Rec_Data, 14, ACCEL_XOUT_H_REG);
 8002844:	210e      	movs	r1, #14
			state=2;
 8002846:	7013      	strb	r3, [r2, #0]
			mpu6050_ReadDataDMA(Rec_Data, 14, ACCEL_XOUT_H_REG);
 8002848:	4811      	ldr	r0, [pc, #68]	@ (8002890 <mpu6050_Read+0x1a0>)
 800284a:	223b      	movs	r2, #59	@ 0x3b
 800284c:	f7ff ff2c 	bl	80026a8 <mpu6050_ReadDataDMA>
			break;
 8002850:	e759      	b.n	8002706 <mpu6050_Read+0x16>
				ay_real = 0;
 8002852:	2000      	movs	r0, #0
 8002854:	e7a7      	b.n	80027a6 <mpu6050_Read+0xb6>
				az_real = 0;//9.81 * MULTIPLICADORFLOAT; // en reposo debera medir ~1g hacia Z
 8002856:	2000      	movs	r0, #0
 8002858:	e7c1      	b.n	80027de <mpu6050_Read+0xee>
				gx_real = 0;
 800285a:	2000      	movs	r0, #0
 800285c:	e7d2      	b.n	8002804 <mpu6050_Read+0x114>
				gy_real = 0;
 800285e:	2000      	movs	r0, #0
 8002860:	e7e3      	b.n	800282a <mpu6050_Read+0x13a>
				gz_real = (gz / 131.0f) * MULTIPLICADORFLOAT;
 8002862:	4640      	mov	r0, r8
 8002864:	f7fe f844 	bl	80008f0 <__aeabi_i2f>
 8002868:	490e      	ldr	r1, [pc, #56]	@ (80028a4 <mpu6050_Read+0x1b4>)
 800286a:	f7fe f949 	bl	8000b00 <__aeabi_fdiv>
 800286e:	490e      	ldr	r1, [pc, #56]	@ (80028a8 <mpu6050_Read+0x1b8>)
 8002870:	f7fe f892 	bl	8000998 <__aeabi_fmul>
 8002874:	f7fe f9e0 	bl	8000c38 <__aeabi_f2iz>
 8002878:	8020      	strh	r0, [r4, #0]
 800287a:	e7e0      	b.n	800283e <mpu6050_Read+0x14e>
 800287c:	f3af 8000 	nop.w
 8002880:	51eb851f 	.word	0x51eb851f
 8002884:	40239eb8 	.word	0x40239eb8
 8002888:	200009c4 	.word	0x200009c4
 800288c:	20000030 	.word	0x20000030
 8002890:	200009a0 	.word	0x200009a0
 8002894:	40590000 	.word	0x40590000
 8002898:	200009b8 	.word	0x200009b8
 800289c:	200009b6 	.word	0x200009b6
 80028a0:	200009b4 	.word	0x200009b4
 80028a4:	43030000 	.word	0x43030000
 80028a8:	42c80000 	.word	0x42c80000
 80028ac:	200009b2 	.word	0x200009b2
 80028b0:	200009b0 	.word	0x200009b0
 80028b4:	200009ae 	.word	0x200009ae

080028b8 <mpu6050_GetData>:

void mpu6050_GetData(int16_t *ax, int16_t *ay, int16_t *az, int16_t *gx, int16_t *gy, int16_t *gz) {
 80028b8:	b570      	push	{r4, r5, r6, lr}
 80028ba:	e9dd 5404 	ldrd	r5, r4, [sp, #16]
    if (ax) *ax = ax_real;
 80028be:	b118      	cbz	r0, 80028c8 <mpu6050_GetData+0x10>
 80028c0:	4e0e      	ldr	r6, [pc, #56]	@ (80028fc <mpu6050_GetData+0x44>)
 80028c2:	f9b6 6000 	ldrsh.w	r6, [r6]
 80028c6:	8006      	strh	r6, [r0, #0]
    if (ay) *ay = ay_real;
 80028c8:	b119      	cbz	r1, 80028d2 <mpu6050_GetData+0x1a>
 80028ca:	480d      	ldr	r0, [pc, #52]	@ (8002900 <mpu6050_GetData+0x48>)
 80028cc:	f9b0 0000 	ldrsh.w	r0, [r0]
 80028d0:	8008      	strh	r0, [r1, #0]
    if (az) *az = az_real;
 80028d2:	b11a      	cbz	r2, 80028dc <mpu6050_GetData+0x24>
 80028d4:	490b      	ldr	r1, [pc, #44]	@ (8002904 <mpu6050_GetData+0x4c>)
 80028d6:	f9b1 1000 	ldrsh.w	r1, [r1]
 80028da:	8011      	strh	r1, [r2, #0]

    if (gx) *gx = gx_real;
 80028dc:	b11b      	cbz	r3, 80028e6 <mpu6050_GetData+0x2e>
 80028de:	4a0a      	ldr	r2, [pc, #40]	@ (8002908 <mpu6050_GetData+0x50>)
 80028e0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80028e4:	801a      	strh	r2, [r3, #0]
    if (gy) *gy = gy_real;
 80028e6:	b11d      	cbz	r5, 80028f0 <mpu6050_GetData+0x38>
 80028e8:	4b08      	ldr	r3, [pc, #32]	@ (800290c <mpu6050_GetData+0x54>)
 80028ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028ee:	802b      	strh	r3, [r5, #0]
    if (gz) *gz = gz_real;
 80028f0:	b11c      	cbz	r4, 80028fa <mpu6050_GetData+0x42>
 80028f2:	4b07      	ldr	r3, [pc, #28]	@ (8002910 <mpu6050_GetData+0x58>)
 80028f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028f8:	8023      	strh	r3, [r4, #0]
}
 80028fa:	bd70      	pop	{r4, r5, r6, pc}
 80028fc:	200009b8 	.word	0x200009b8
 8002900:	200009b6 	.word	0x200009b6
 8002904:	200009b4 	.word	0x200009b4
 8002908:	200009b2 	.word	0x200009b2
 800290c:	200009b0 	.word	0x200009b0
 8002910:	200009ae 	.word	0x200009ae

08002914 <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
    /* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002914:	b513      	push	{r0, r1, r4, lr}
	memWrite(SSD1306_I2C_ADDR, &byte, 1, 0x00);
 8002916:	4b06      	ldr	r3, [pc, #24]	@ (8002930 <ssd1306_WriteCommand+0x1c>)
void ssd1306_WriteCommand(uint8_t byte) {
 8002918:	f88d 0007 	strb.w	r0, [sp, #7]
	memWrite(SSD1306_I2C_ADDR, &byte, 1, 0x00);
 800291c:	681c      	ldr	r4, [r3, #0]
 800291e:	2201      	movs	r2, #1
 8002920:	2300      	movs	r3, #0
 8002922:	2078      	movs	r0, #120	@ 0x78
 8002924:	f10d 0107 	add.w	r1, sp, #7
 8002928:	47a0      	blx	r4
	//HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
}
 800292a:	b002      	add	sp, #8
 800292c:	bd10      	pop	{r4, pc}
 800292e:	bf00      	nop
 8002930:	20000dd4 	.word	0x20000dd4

08002934 <ssd1306_WriteCommandDMA>:

void ssd1306_WriteCommandDMA(uint8_t byte) {
 8002934:	b513      	push	{r0, r1, r4, lr}
	memWriteDMA(SSD1306_I2C_ADDR, &byte, 1, 0x00);
 8002936:	4b06      	ldr	r3, [pc, #24]	@ (8002950 <ssd1306_WriteCommandDMA+0x1c>)
void ssd1306_WriteCommandDMA(uint8_t byte) {
 8002938:	f88d 0007 	strb.w	r0, [sp, #7]
	memWriteDMA(SSD1306_I2C_ADDR, &byte, 1, 0x00);
 800293c:	681c      	ldr	r4, [r3, #0]
 800293e:	2201      	movs	r2, #1
 8002940:	2300      	movs	r3, #0
 8002942:	2078      	movs	r0, #120	@ 0x78
 8002944:	f10d 0107 	add.w	r1, sp, #7
 8002948:	47a0      	blx	r4
	//HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1);
}
 800294a:	b002      	add	sp, #8
 800294c:	bd10      	pop	{r4, pc}
 800294e:	bf00      	nop
 8002950:	20000dd0 	.word	0x20000dd0

08002954 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
    memWrite(SSD1306_I2C_ADDR, buffer, buff_size, 0x40);
 8002954:	4b04      	ldr	r3, [pc, #16]	@ (8002968 <ssd1306_WriteData+0x14>)
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002956:	b410      	push	{r4}
    memWrite(SSD1306_I2C_ADDR, buffer, buff_size, 0x40);
 8002958:	681c      	ldr	r4, [r3, #0]
 800295a:	b2ca      	uxtb	r2, r1
 800295c:	46a4      	mov	ip, r4
 800295e:	4601      	mov	r1, r0
 8002960:	2340      	movs	r3, #64	@ 0x40
 8002962:	2078      	movs	r0, #120	@ 0x78
	//HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}
 8002964:	bc10      	pop	{r4}
    memWrite(SSD1306_I2C_ADDR, buffer, buff_size, 0x40);
 8002966:	4760      	bx	ip
 8002968:	20000dd4 	.word	0x20000dd4

0800296c <ssd1306_WriteDataDMA>:

void ssd1306_WriteDataDMA(uint8_t* buffer, size_t buff_size) {
	memWriteDMA(SSD1306_I2C_ADDR, buffer, buff_size, 0x40);
 800296c:	4b04      	ldr	r3, [pc, #16]	@ (8002980 <ssd1306_WriteDataDMA+0x14>)
void ssd1306_WriteDataDMA(uint8_t* buffer, size_t buff_size) {
 800296e:	b410      	push	{r4}
	memWriteDMA(SSD1306_I2C_ADDR, buffer, buff_size, 0x40);
 8002970:	681c      	ldr	r4, [r3, #0]
 8002972:	b2ca      	uxtb	r2, r1
 8002974:	46a4      	mov	ip, r4
 8002976:	4601      	mov	r1, r0
 8002978:	2340      	movs	r3, #64	@ 0x40
 800297a:	2078      	movs	r0, #120	@ 0x78
	//HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size);
}
 800297c:	bc10      	pop	{r4}
	memWriteDMA(SSD1306_I2C_ADDR, buffer, buff_size, 0x40);
 800297e:	4760      	bx	ip
 8002980:	20000dd0 	.word	0x20000dd0

08002984 <ssd1306_Attach_MemWriteDMA>:
    }
    return ret;
}

void ssd1306_Attach_MemWriteDMA(void(*PtrRx)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type)){
	memWriteDMA = PtrRx;
 8002984:	4b01      	ldr	r3, [pc, #4]	@ (800298c <ssd1306_Attach_MemWriteDMA+0x8>)
 8002986:	6018      	str	r0, [r3, #0]
}
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	20000dd0 	.word	0x20000dd0

08002990 <ssd1306_Attach_MemWrite>:

void ssd1306_Attach_MemWrite(void(*PtrRx)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type)){
	memWrite = PtrRx;
 8002990:	4b01      	ldr	r3, [pc, #4]	@ (8002998 <ssd1306_Attach_MemWrite+0x8>)
 8002992:	6018      	str	r0, [r3, #0]
}
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	20000dd4 	.word	0x20000dd4

0800299c <ssd1306_ADC_ConfCpltCallback>:

void ssd1306_ADC_ConfCpltCallback(volatile uint8_t *PtrRx){
	SSD1306_TxCplt = (uint8_t *)PtrRx;
 800299c:	4b01      	ldr	r3, [pc, #4]	@ (80029a4 <ssd1306_ADC_ConfCpltCallback+0x8>)
 800299e:	6018      	str	r0, [r3, #0]
}
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop
 80029a4:	20000dd8 	.word	0x20000dd8

080029a8 <ssd1306_Fill>:
    SSD1306.Initialized = 1;
}

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80029a8:	2800      	cmp	r0, #0
 80029aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029ae:	bf14      	ite	ne
 80029b0:	21ff      	movne	r1, #255	@ 0xff
 80029b2:	2100      	moveq	r1, #0
 80029b4:	4801      	ldr	r0, [pc, #4]	@ (80029bc <ssd1306_Fill+0x14>)
 80029b6:	f006 bbdb 	b.w	8009170 <memset>
 80029ba:	bf00      	nop
 80029bc:	200009d0 	.word	0x200009d0

080029c0 <ssd1306_UpdateScreen>:
}

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80029c0:	b538      	push	{r3, r4, r5, lr}
 80029c2:	24b0      	movs	r4, #176	@ 0xb0
 80029c4:	4d0a      	ldr	r5, [pc, #40]	@ (80029f0 <ssd1306_UpdateScreen+0x30>)
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80029c6:	4620      	mov	r0, r4
 80029c8:	f7ff ffa4 	bl	8002914 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80029cc:	2000      	movs	r0, #0
 80029ce:	f7ff ffa1 	bl	8002914 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80029d2:	3401      	adds	r4, #1
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80029d4:	2010      	movs	r0, #16
 80029d6:	f7ff ff9d 	bl	8002914 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80029da:	b2e4      	uxtb	r4, r4
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80029dc:	4628      	mov	r0, r5
 80029de:	2180      	movs	r1, #128	@ 0x80
 80029e0:	f7ff ffb8 	bl	8002954 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80029e4:	2cb8      	cmp	r4, #184	@ 0xb8
 80029e6:	f105 0580 	add.w	r5, r5, #128	@ 0x80
 80029ea:	d1ec      	bne.n	80029c6 <ssd1306_UpdateScreen+0x6>
    }
}
 80029ec:	bd38      	pop	{r3, r4, r5, pc}
 80029ee:	bf00      	nop
 80029f0:	200009d0 	.word	0x200009d0

080029f4 <ssd1306_UpdateScreenDMA>:


/* Write the screenbuffer with changed to the screen */
char ssd1306_UpdateScreenDMA(void) {
 80029f4:	b538      	push	{r3, r4, r5, lr}
	static uint8_t current_page = 0;
	static uint8_t state = 1;

	// Only proceed if I2C is ready or we're starting a new transaction

	if (*SSD1306_TxCplt || state == 1) {
 80029f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a68 <ssd1306_UpdateScreenDMA+0x74>)
 80029f8:	4c1c      	ldr	r4, [pc, #112]	@ (8002a6c <ssd1306_UpdateScreenDMA+0x78>)
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	7823      	ldrb	r3, [r4, #0]
 80029fe:	7811      	ldrb	r1, [r2, #0]
 8002a00:	b919      	cbnz	r1, 8002a0a <ssd1306_UpdateScreenDMA+0x16>
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d00a      	beq.n	8002a1c <ssd1306_UpdateScreenDMA+0x28>
				return 1;
			}
			break;
		}
	}
	return 0;
 8002a06:	2000      	movs	r0, #0
}
 8002a08:	bd38      	pop	{r3, r4, r5, pc}
		*SSD1306_TxCplt = 0;  // Reset completion flag
 8002a0a:	2100      	movs	r1, #0
		switch (state) {
 8002a0c:	3b01      	subs	r3, #1
		*SSD1306_TxCplt = 0;  // Reset completion flag
 8002a0e:	7011      	strb	r1, [r2, #0]
		switch (state) {
 8002a10:	2b03      	cmp	r3, #3
 8002a12:	d8f8      	bhi.n	8002a06 <ssd1306_UpdateScreenDMA+0x12>
 8002a14:	e8df f003 	tbb	[pc, r3]
 8002a18:	15100b02 	.word	0x15100b02
			ssd1306_WriteCommandDMA(0xB0 + current_page);
 8002a1c:	4b14      	ldr	r3, [pc, #80]	@ (8002a70 <ssd1306_UpdateScreenDMA+0x7c>)
 8002a1e:	7818      	ldrb	r0, [r3, #0]
 8002a20:	3850      	subs	r0, #80	@ 0x50
 8002a22:	b2c0      	uxtb	r0, r0
 8002a24:	f7ff ff86 	bl	8002934 <ssd1306_WriteCommandDMA>
			state = 2;
 8002a28:	2302      	movs	r3, #2
			state = 4;
 8002a2a:	7023      	strb	r3, [r4, #0]
			break;
 8002a2c:	e7eb      	b.n	8002a06 <ssd1306_UpdateScreenDMA+0x12>
			ssd1306_WriteCommandDMA(0x00 + SSD1306_X_OFFSET_LOWER);
 8002a2e:	2000      	movs	r0, #0
 8002a30:	f7ff ff80 	bl	8002934 <ssd1306_WriteCommandDMA>
			state = 3;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e7f8      	b.n	8002a2a <ssd1306_UpdateScreenDMA+0x36>
			ssd1306_WriteCommandDMA(0x10 + SSD1306_X_OFFSET_UPPER);
 8002a38:	2010      	movs	r0, #16
 8002a3a:	f7ff ff7b 	bl	8002934 <ssd1306_WriteCommandDMA>
			state = 4;
 8002a3e:	2304      	movs	r3, #4
 8002a40:	e7f3      	b.n	8002a2a <ssd1306_UpdateScreenDMA+0x36>
			ssd1306_WriteDataDMA(&SSD1306_Buffer[SSD1306_WIDTH*current_page],SSD1306_WIDTH);
 8002a42:	4d0b      	ldr	r5, [pc, #44]	@ (8002a70 <ssd1306_UpdateScreenDMA+0x7c>)
 8002a44:	4b0b      	ldr	r3, [pc, #44]	@ (8002a74 <ssd1306_UpdateScreenDMA+0x80>)
 8002a46:	7828      	ldrb	r0, [r5, #0]
 8002a48:	2180      	movs	r1, #128	@ 0x80
 8002a4a:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
 8002a4e:	f7ff ff8d 	bl	800296c <ssd1306_WriteDataDMA>
			state = 1;  // Start over with next page
 8002a52:	2001      	movs	r0, #1
			current_page++;
 8002a54:	782b      	ldrb	r3, [r5, #0]
			state = 1;  // Start over with next page
 8002a56:	7020      	strb	r0, [r4, #0]
			current_page++;
 8002a58:	3301      	adds	r3, #1
 8002a5a:	b2db      	uxtb	r3, r3
			if (current_page > 7){//SSD1306_HEIGHT/8) {
 8002a5c:	2b07      	cmp	r3, #7
			current_page++;
 8002a5e:	702b      	strb	r3, [r5, #0]
			if (current_page > 7){//SSD1306_HEIGHT/8) {
 8002a60:	d9d1      	bls.n	8002a06 <ssd1306_UpdateScreenDMA+0x12>
				current_page = 0;
 8002a62:	2300      	movs	r3, #0
 8002a64:	702b      	strb	r3, [r5, #0]
				return 1;
 8002a66:	e7cf      	b.n	8002a08 <ssd1306_UpdateScreenDMA+0x14>
 8002a68:	20000dd8 	.word	0x20000dd8
 8002a6c:	20000031 	.word	0x20000031
 8002a70:	200009c8 	.word	0x200009c8
 8002a74:	200009d0 	.word	0x200009d0

08002a78 <ssd1306_DrawPixel>:
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002a78:	0603      	lsls	r3, r0, #24
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002a7a:	b530      	push	{r4, r5, lr}
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002a7c:	d410      	bmi.n	8002aa0 <ssd1306_DrawPixel+0x28>
 8002a7e:	293f      	cmp	r1, #63	@ 0x3f
 8002a80:	d80e      	bhi.n	8002aa0 <ssd1306_DrawPixel+0x28>
        return;
    }

    // Draw in the right color
    if(color == White) {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002a82:	2401      	movs	r4, #1
 8002a84:	08cb      	lsrs	r3, r1, #3
 8002a86:	4d07      	ldr	r5, [pc, #28]	@ (8002aa4 <ssd1306_DrawPixel+0x2c>)
 8002a88:	eb00 10c3 	add.w	r0, r0, r3, lsl #7
 8002a8c:	5c2b      	ldrb	r3, [r5, r0]
 8002a8e:	f001 0107 	and.w	r1, r1, #7
 8002a92:	fa04 f101 	lsl.w	r1, r4, r1
    if(color == White) {
 8002a96:	42a2      	cmp	r2, r4
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002a98:	bf0c      	ite	eq
 8002a9a:	430b      	orreq	r3, r1
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002a9c:	438b      	bicne	r3, r1
 8002a9e:	542b      	strb	r3, [r5, r0]
    }
}
 8002aa0:	bd30      	pop	{r4, r5, pc}
 8002aa2:	bf00      	nop
 8002aa4:	200009d0 	.word	0x200009d0

08002aa8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002aac:	4604      	mov	r4, r0
 8002aae:	b089      	sub	sp, #36	@ 0x24
 8002ab0:	a808      	add	r0, sp, #32
 8002ab2:	e900 000e 	stmdb	r0, {r1, r2, r3}
 8002ab6:	f89d 3048 	ldrb.w	r3, [sp, #72]	@ 0x48
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002aba:	f1a4 0520 	sub.w	r5, r4, #32
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002abe:	9302      	str	r3, [sp, #8]
    if (ch < 32 || ch > 126)
 8002ac0:	b2eb      	uxtb	r3, r5
 8002ac2:	2b5e      	cmp	r3, #94	@ 0x5e
 8002ac4:	d848      	bhi.n	8002b58 <ssd1306_WriteChar+0xb0>
 8002ac6:	9b07      	ldr	r3, [sp, #28]
        return 0;

    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8002ac8:	b30b      	cbz	r3, 8002b0e <ssd1306_WriteChar+0x66>
 8002aca:	4423      	add	r3, r4
 8002acc:	f813 6c20 	ldrb.w	r6, [r3, #-32]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002ad0:	f8df 9088 	ldr.w	r9, [pc, #136]	@ 8002b5c <ssd1306_WriteChar+0xb4>
 8002ad4:	f8b9 a000 	ldrh.w	sl, [r9]
 8002ad8:	eb0a 0306 	add.w	r3, sl, r6
 8002adc:	2b80      	cmp	r3, #128	@ 0x80
 8002ade:	dc3b      	bgt.n	8002b58 <ssd1306_WriteChar+0xb0>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002ae0:	f8b9 3002 	ldrh.w	r3, [r9, #2]
 8002ae4:	f89d b015 	ldrb.w	fp, [sp, #21]
 8002ae8:	9301      	str	r3, [sp, #4]
 8002aea:	eb03 020b 	add.w	r2, r3, fp
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002aee:	2a40      	cmp	r2, #64	@ 0x40
 8002af0:	dc32      	bgt.n	8002b58 <ssd1306_WriteChar+0xb0>
        // Not enough space on current line
        return 0;
    }

    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002af2:	f04f 0800 	mov.w	r8, #0
 8002af6:	fb0b f505 	mul.w	r5, fp, r5
 8002afa:	006d      	lsls	r5, r5, #1
 8002afc:	45c3      	cmp	fp, r8
 8002afe:	d809      	bhi.n	8002b14 <ssd1306_WriteChar+0x6c>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002b00:	4456      	add	r6, sl
 8002b02:	f8a9 6000 	strh.w	r6, [r9]

    // Return written char for validation
    return ch;
}
 8002b06:	4620      	mov	r0, r4
 8002b08:	b009      	add	sp, #36	@ 0x24
 8002b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8002b0e:	f89d 6014 	ldrb.w	r6, [sp, #20]
 8002b12:	e7dd      	b.n	8002ad0 <ssd1306_WriteChar+0x28>
        for(j = 0; j < char_width; j++) {
 8002b14:	2700      	movs	r7, #0
        b = Font.data[(ch - 32) * Font.height + i];
 8002b16:	9a06      	ldr	r2, [sp, #24]
 8002b18:	5b53      	ldrh	r3, [r2, r5]
 8002b1a:	9304      	str	r3, [sp, #16]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002b1c:	9b01      	ldr	r3, [sp, #4]
 8002b1e:	eb08 0203 	add.w	r2, r8, r3
 8002b22:	b2d3      	uxtb	r3, r2
 8002b24:	9303      	str	r3, [sp, #12]
        for(j = 0; j < char_width; j++) {
 8002b26:	42be      	cmp	r6, r7
 8002b28:	d803      	bhi.n	8002b32 <ssd1306_WriteChar+0x8a>
    for(i = 0; i < Font.height; i++) {
 8002b2a:	f108 0801 	add.w	r8, r8, #1
 8002b2e:	3502      	adds	r5, #2
 8002b30:	e7e4      	b.n	8002afc <ssd1306_WriteChar+0x54>
            if((b << j) & 0x8000)  {
 8002b32:	9b04      	ldr	r3, [sp, #16]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002b34:	eb07 000a 	add.w	r0, r7, sl
            if((b << j) & 0x8000)  {
 8002b38:	fa03 f207 	lsl.w	r2, r3, r7
 8002b3c:	0413      	lsls	r3, r2, #16
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002b3e:	bf56      	itet	pl
 8002b40:	9b02      	ldrpl	r3, [sp, #8]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002b42:	9a02      	ldrmi	r2, [sp, #8]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002b44:	fab3 f283 	clzpl	r2, r3
 8002b48:	9903      	ldr	r1, [sp, #12]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002b4a:	b2c0      	uxtb	r0, r0
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002b4c:	bf58      	it	pl
 8002b4e:	0952      	lsrpl	r2, r2, #5
 8002b50:	f7ff ff92 	bl	8002a78 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002b54:	3701      	adds	r7, #1
 8002b56:	e7e6      	b.n	8002b26 <ssd1306_WriteChar+0x7e>
        return 0;
 8002b58:	2400      	movs	r4, #0
 8002b5a:	e7d4      	b.n	8002b06 <ssd1306_WriteChar+0x5e>
 8002b5c:	200009ca 	.word	0x200009ca

08002b60 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002b60:	b570      	push	{r4, r5, r6, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	ac03      	add	r4, sp, #12
 8002b66:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 8002b6a:	f89d 6028 	ldrb.w	r6, [sp, #40]	@ 0x28
 8002b6e:	1e45      	subs	r5, r0, #1
    while (*str) {
 8002b70:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8002b74:	b140      	cbz	r0, 8002b88 <ssd1306_WriteString+0x28>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002b76:	9600      	str	r6, [sp, #0]
 8002b78:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8002b7c:	f7ff ff94 	bl	8002aa8 <ssd1306_WriteChar>
 8002b80:	4603      	mov	r3, r0
 8002b82:	7828      	ldrb	r0, [r5, #0]
 8002b84:	4283      	cmp	r3, r0
 8002b86:	d0f3      	beq.n	8002b70 <ssd1306_WriteString+0x10>
        str++;
    }

    // Everything ok
    return *str;
}
 8002b88:	b006      	add	sp, #24
 8002b8a:	bd70      	pop	{r4, r5, r6, pc}

08002b8c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
    SSD1306.CurrentX = x;
 8002b8c:	4b01      	ldr	r3, [pc, #4]	@ (8002b94 <ssd1306_SetCursor+0x8>)
 8002b8e:	8018      	strh	r0, [r3, #0]
    SSD1306.CurrentY = y;
 8002b90:	8059      	strh	r1, [r3, #2]
}
 8002b92:	4770      	bx	lr
 8002b94:	200009ca 	.word	0x200009ca

08002b98 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002b98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b9c:	4690      	mov	r8, r2
    int32_t deltaX = abs(x2 - x1);
 8002b9e:	eba8 0900 	sub.w	r9, r8, r0
    int32_t deltaY = abs(y2 - y1);
 8002ba2:	eba3 0a01 	sub.w	sl, r3, r1
    int32_t deltaX = abs(x2 - x1);
 8002ba6:	f1b9 0f00 	cmp.w	r9, #0
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002baa:	461e      	mov	r6, r3
    int32_t deltaX = abs(x2 - x1);
 8002bac:	bfb8      	it	lt
 8002bae:	f1c9 0900 	rsblt	r9, r9, #0
    int32_t deltaY = abs(y2 - y1);
 8002bb2:	f1ba 0f00 	cmp.w	sl, #0
 8002bb6:	bfb8      	it	lt
 8002bb8:	f1ca 0a00 	rsblt	sl, sl, #0
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8002bbc:	4580      	cmp	r8, r0
 8002bbe:	bf94      	ite	ls
 8002bc0:	f04f 33ff 	movls.w	r3, #4294967295
 8002bc4:	2301      	movhi	r3, #1
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002bc6:	4605      	mov	r5, r0
 8002bc8:	460c      	mov	r4, r1
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8002bca:	428e      	cmp	r6, r1
 8002bcc:	bf94      	ite	ls
 8002bce:	f04f 3bff 	movls.w	fp, #4294967295
 8002bd2:	f04f 0b01 	movhi.w	fp, #1
    int32_t error = deltaX - deltaY;
    int32_t error2;

    ssd1306_DrawPixel(x2, y2, color);
 8002bd6:	4640      	mov	r0, r8
 8002bd8:	4631      	mov	r1, r6
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002bda:	f89d 2030 	ldrb.w	r2, [sp, #48]	@ 0x30
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8002bde:	9300      	str	r3, [sp, #0]
    int32_t error = deltaX - deltaY;
 8002be0:	eba9 070a 	sub.w	r7, r9, sl
    ssd1306_DrawPixel(x2, y2, color);
 8002be4:	f7ff ff48 	bl	8002a78 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
        ssd1306_DrawPixel(x1, y1, color);
        error2 = error * 2;
        if(error2 > -deltaY) {
 8002be8:	f1ca 0300 	rsb	r3, sl, #0
    while((x1 != x2) || (y1 != y2)) {
 8002bec:	4545      	cmp	r5, r8
 8002bee:	d104      	bne.n	8002bfa <ssd1306_Line+0x62>
 8002bf0:	42b4      	cmp	r4, r6
 8002bf2:	d102      	bne.n	8002bfa <ssd1306_Line+0x62>
            error += deltaX;
            y1 += signY;
        }
    }
    return;
}
 8002bf4:	b003      	add	sp, #12
 8002bf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        ssd1306_DrawPixel(x1, y1, color);
 8002bfa:	4621      	mov	r1, r4
 8002bfc:	4628      	mov	r0, r5
 8002bfe:	9301      	str	r3, [sp, #4]
 8002c00:	f7ff ff3a 	bl	8002a78 <ssd1306_DrawPixel>
        if(error2 > -deltaY) {
 8002c04:	9b01      	ldr	r3, [sp, #4]
        error2 = error * 2;
 8002c06:	0079      	lsls	r1, r7, #1
        if(error2 > -deltaY) {
 8002c08:	ebb3 0f47 	cmp.w	r3, r7, lsl #1
            x1 += signX;
 8002c0c:	bfbf      	itttt	lt
 8002c0e:	9800      	ldrlt	r0, [sp, #0]
            error -= deltaY;
 8002c10:	eba7 070a 	sublt.w	r7, r7, sl
            x1 += signX;
 8002c14:	182d      	addlt	r5, r5, r0
 8002c16:	b2ed      	uxtblt	r5, r5
        if(error2 < deltaX) {
 8002c18:	4589      	cmp	r9, r1
            y1 += signY;
 8002c1a:	bfc2      	ittt	gt
 8002c1c:	445c      	addgt	r4, fp
            error += deltaX;
 8002c1e:	444f      	addgt	r7, r9
            y1 += signY;
 8002c20:	b2e4      	uxtbgt	r4, r4
 8002c22:	e7e3      	b.n	8002bec <ssd1306_Line+0x54>

08002c24 <ssd1306_FillRectangle>:

    return;
}

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c28:	4614      	mov	r4, r2
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8002c2a:	42a0      	cmp	r0, r4
 8002c2c:	4680      	mov	r8, r0
 8002c2e:	bf28      	it	cs
 8002c30:	46a0      	movcs	r8, r4
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8002c32:	42a0      	cmp	r0, r4
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002c34:	4606      	mov	r6, r0
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8002c36:	bf38      	it	cc
 8002c38:	4626      	movcc	r6, r4
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8002c3a:	4299      	cmp	r1, r3
 8002c3c:	460c      	mov	r4, r1
 8002c3e:	bf28      	it	cs
 8002c40:	461c      	movcs	r4, r3
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8002c42:	4299      	cmp	r1, r3
 8002c44:	bf38      	it	cc
 8002c46:	4619      	movcc	r1, r3
 8002c48:	460f      	mov	r7, r1
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002c4a:	f89d 2018 	ldrb.w	r2, [sp, #24]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002c4e:	42bc      	cmp	r4, r7
 8002c50:	d801      	bhi.n	8002c56 <ssd1306_FillRectangle+0x32>
 8002c52:	2c3f      	cmp	r4, #63	@ 0x3f
 8002c54:	d901      	bls.n	8002c5a <ssd1306_FillRectangle+0x36>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
            ssd1306_DrawPixel(x, y, color);
        }
    }
    return;
}
 8002c56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8002c5a:	4645      	mov	r5, r8
 8002c5c:	e007      	b.n	8002c6e <ssd1306_FillRectangle+0x4a>
 8002c5e:	062b      	lsls	r3, r5, #24
 8002c60:	d407      	bmi.n	8002c72 <ssd1306_FillRectangle+0x4e>
            ssd1306_DrawPixel(x, y, color);
 8002c62:	4628      	mov	r0, r5
 8002c64:	4621      	mov	r1, r4
 8002c66:	f7ff ff07 	bl	8002a78 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8002c6a:	3501      	adds	r5, #1
 8002c6c:	b2ed      	uxtb	r5, r5
 8002c6e:	42b5      	cmp	r5, r6
 8002c70:	d9f5      	bls.n	8002c5e <ssd1306_FillRectangle+0x3a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002c72:	3401      	adds	r4, #1
 8002c74:	b2e4      	uxtb	r4, r4
 8002c76:	e7ea      	b.n	8002c4e <ssd1306_FillRectangle+0x2a>

08002c78 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002c78:	b510      	push	{r4, lr}
 8002c7a:	4604      	mov	r4, r0
    const uint8_t kSetContrastControlRegister = 0x81;
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002c7c:	2081      	movs	r0, #129	@ 0x81
 8002c7e:	f7ff fe49 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002c82:	4620      	mov	r0, r4
}
 8002c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ssd1306_WriteCommand(value);
 8002c88:	f7ff be44 	b.w	8002914 <ssd1306_WriteCommand>

08002c8c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
    uint8_t value;
    if (on) {
        value = 0xAF;   // Display on
        SSD1306.DisplayOn = 1;
 8002c8c:	2800      	cmp	r0, #0
    if (on) {
 8002c8e:	4603      	mov	r3, r0
        SSD1306.DisplayOn = 1;
 8002c90:	bf0c      	ite	eq
 8002c92:	4603      	moveq	r3, r0
 8002c94:	2301      	movne	r3, #1
 8002c96:	4a03      	ldr	r2, [pc, #12]	@ (8002ca4 <ssd1306_SetDisplayOn+0x18>)
 8002c98:	bf0c      	ite	eq
 8002c9a:	20ae      	moveq	r0, #174	@ 0xae
 8002c9c:	20af      	movne	r0, #175	@ 0xaf
 8002c9e:	7153      	strb	r3, [r2, #5]
    } else {
        value = 0xAE;   // Display off
        SSD1306.DisplayOn = 0;
    }
    ssd1306_WriteCommand(value);
 8002ca0:	f7ff be38 	b.w	8002914 <ssd1306_WriteCommand>
 8002ca4:	200009ca 	.word	0x200009ca

08002ca8 <ssd1306_Init>:
void ssd1306_Init(void) {
 8002ca8:	b508      	push	{r3, lr}
    HAL_Delay(100);
 8002caa:	2064      	movs	r0, #100	@ 0x64
 8002cac:	f000 fc20 	bl	80034f0 <HAL_Delay>
    ssd1306_SetDisplayOn(0); //display off
 8002cb0:	2000      	movs	r0, #0
 8002cb2:	f7ff ffeb 	bl	8002c8c <ssd1306_SetDisplayOn>
    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002cb6:	2020      	movs	r0, #32
 8002cb8:	f7ff fe2c 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002cbc:	2000      	movs	r0, #0
 8002cbe:	f7ff fe29 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002cc2:	20b0      	movs	r0, #176	@ 0xb0
 8002cc4:	f7ff fe26 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002cc8:	20c8      	movs	r0, #200	@ 0xc8
 8002cca:	f7ff fe23 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //---set low column address
 8002cce:	2000      	movs	r0, #0
 8002cd0:	f7ff fe20 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002cd4:	2010      	movs	r0, #16
 8002cd6:	f7ff fe1d 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002cda:	2040      	movs	r0, #64	@ 0x40
 8002cdc:	f7ff fe1a 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_SetContrast(0xFF);
 8002ce0:	20ff      	movs	r0, #255	@ 0xff
 8002ce2:	f7ff ffc9 	bl	8002c78 <ssd1306_SetContrast>
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002ce6:	20a1      	movs	r0, #161	@ 0xa1
 8002ce8:	f7ff fe14 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002cec:	20a6      	movs	r0, #166	@ 0xa6
 8002cee:	f7ff fe11 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002cf2:	20a8      	movs	r0, #168	@ 0xa8
 8002cf4:	f7ff fe0e 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); //
 8002cf8:	203f      	movs	r0, #63	@ 0x3f
 8002cfa:	f7ff fe0b 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002cfe:	20a4      	movs	r0, #164	@ 0xa4
 8002d00:	f7ff fe08 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002d04:	20d3      	movs	r0, #211	@ 0xd3
 8002d06:	f7ff fe05 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002d0a:	2000      	movs	r0, #0
 8002d0c:	f7ff fe02 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002d10:	20d5      	movs	r0, #213	@ 0xd5
 8002d12:	f7ff fdff 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002d16:	20f0      	movs	r0, #240	@ 0xf0
 8002d18:	f7ff fdfc 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002d1c:	20d9      	movs	r0, #217	@ 0xd9
 8002d1e:	f7ff fdf9 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002d22:	2022      	movs	r0, #34	@ 0x22
 8002d24:	f7ff fdf6 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002d28:	20da      	movs	r0, #218	@ 0xda
 8002d2a:	f7ff fdf3 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
 8002d2e:	2012      	movs	r0, #18
 8002d30:	f7ff fdf0 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002d34:	20db      	movs	r0, #219	@ 0xdb
 8002d36:	f7ff fded 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002d3a:	2020      	movs	r0, #32
 8002d3c:	f7ff fdea 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002d40:	208d      	movs	r0, #141	@ 0x8d
 8002d42:	f7ff fde7 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002d46:	2014      	movs	r0, #20
 8002d48:	f7ff fde4 	bl	8002914 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002d4c:	2001      	movs	r0, #1
 8002d4e:	f7ff ff9d 	bl	8002c8c <ssd1306_SetDisplayOn>
    ssd1306_Fill(Black);
 8002d52:	2000      	movs	r0, #0
 8002d54:	f7ff fe28 	bl	80029a8 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8002d58:	f7ff fe32 	bl	80029c0 <ssd1306_UpdateScreen>
    SSD1306.CurrentX = 0;
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	4b03      	ldr	r3, [pc, #12]	@ (8002d6c <ssd1306_Init+0xc4>)
 8002d60:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002d62:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 8002d64:	2201      	movs	r2, #1
 8002d66:	711a      	strb	r2, [r3, #4]
}
 8002d68:	bd08      	pop	{r3, pc}
 8002d6a:	bf00      	nop
 8002d6c:	200009ca 	.word	0x200009ca

08002d70 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002d70:	4b0e      	ldr	r3, [pc, #56]	@ (8002dac <HAL_MspInit+0x3c>)
{
 8002d72:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002d74:	699a      	ldr	r2, [r3, #24]
 8002d76:	f042 0201 	orr.w	r2, r2, #1
 8002d7a:	619a      	str	r2, [r3, #24]
 8002d7c:	699a      	ldr	r2, [r3, #24]
 8002d7e:	f002 0201 	and.w	r2, r2, #1
 8002d82:	9200      	str	r2, [sp, #0]
 8002d84:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d86:	69da      	ldr	r2, [r3, #28]
 8002d88:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002d8c:	61da      	str	r2, [r3, #28]
 8002d8e:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8002d90:	4a07      	ldr	r2, [pc, #28]	@ (8002db0 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d96:	9301      	str	r3, [sp, #4]
 8002d98:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8002d9a:	6853      	ldr	r3, [r2, #4]
 8002d9c:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002da0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002da4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002da6:	b002      	add	sp, #8
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	40021000 	.word	0x40021000
 8002db0:	40010000 	.word	0x40010000

08002db4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002db4:	b530      	push	{r4, r5, lr}
 8002db6:	4605      	mov	r5, r0
 8002db8:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dba:	2210      	movs	r2, #16
 8002dbc:	2100      	movs	r1, #0
 8002dbe:	a802      	add	r0, sp, #8
 8002dc0:	f006 f9d6 	bl	8009170 <memset>
  if(hadc->Instance==ADC1)
 8002dc4:	682a      	ldr	r2, [r5, #0]
 8002dc6:	4b20      	ldr	r3, [pc, #128]	@ (8002e48 <HAL_ADC_MspInit+0x94>)
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d13b      	bne.n	8002e44 <HAL_ADC_MspInit+0x90>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002dcc:	f503 436c 	add.w	r3, r3, #60416	@ 0xec00
 8002dd0:	699a      	ldr	r2, [r3, #24]
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dd2:	481e      	ldr	r0, [pc, #120]	@ (8002e4c <HAL_ADC_MspInit+0x98>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002dd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dd8:	619a      	str	r2, [r3, #24]
 8002dda:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ddc:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002dde:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8002de2:	9200      	str	r2, [sp, #0]
 8002de4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002de6:	699a      	ldr	r2, [r3, #24]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002de8:	4c19      	ldr	r4, [pc, #100]	@ (8002e50 <HAL_ADC_MspInit+0x9c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dea:	f042 0204 	orr.w	r2, r2, #4
 8002dee:	619a      	str	r2, [r3, #24]
 8002df0:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002df2:	22ff      	movs	r2, #255	@ 0xff
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002df4:	f003 0304 	and.w	r3, r3, #4
 8002df8:	9301      	str	r3, [sp, #4]
 8002dfa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e02:	f000 fff1 	bl	8003de8 <HAL_GPIO_Init>
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e06:	2080      	movs	r0, #128	@ 0x80
 8002e08:	f44f 7280 	mov.w	r2, #256	@ 0x100
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e0c:	2300      	movs	r3, #0
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e0e:	e9c4 0203 	strd	r0, r2, [r4, #12]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e16:	490f      	ldr	r1, [pc, #60]	@ (8002e54 <HAL_ADC_MspInit+0xa0>)
    hdma_adc1.Init.Mode = DMA_NORMAL;
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002e18:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e1a:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002e1e:	e9c4 2305 	strd	r2, r3, [r4, #20]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e22:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002e24:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002e26:	f000 fe75 	bl	8003b14 <HAL_DMA_Init>
 8002e2a:	b108      	cbz	r0, 8002e30 <HAL_ADC_MspInit+0x7c>
    {
      Error_Handler();
 8002e2c:	f7ff fc1c 	bl	8002668 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002e30:	2200      	movs	r2, #0
 8002e32:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002e34:	622c      	str	r4, [r5, #32]
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002e36:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002e38:	6265      	str	r5, [r4, #36]	@ 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002e3a:	f000 fe19 	bl	8003a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002e3e:	2012      	movs	r0, #18
 8002e40:	f000 fe46 	bl	8003ad0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002e44:	b007      	add	sp, #28
 8002e46:	bd30      	pop	{r4, r5, pc}
 8002e48:	40012400 	.word	0x40012400
 8002e4c:	40010800 	.word	0x40010800
 8002e50:	2000092c 	.word	0x2000092c
 8002e54:	40020008 	.word	0x40020008

08002e58 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e58:	b530      	push	{r4, r5, lr}
 8002e5a:	4605      	mov	r5, r0
 8002e5c:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e5e:	2210      	movs	r2, #16
 8002e60:	2100      	movs	r1, #0
 8002e62:	a802      	add	r0, sp, #8
 8002e64:	f006 f984 	bl	8009170 <memset>
  if(hi2c->Instance==I2C2)
 8002e68:	682a      	ldr	r2, [r5, #0]
 8002e6a:	4b2e      	ldr	r3, [pc, #184]	@ (8002f24 <HAL_I2C_MspInit+0xcc>)
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d156      	bne.n	8002f1e <HAL_I2C_MspInit+0xc6>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e70:	4c2d      	ldr	r4, [pc, #180]	@ (8002f28 <HAL_I2C_MspInit+0xd0>)
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e72:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e76:	69a3      	ldr	r3, [r4, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e78:	482c      	ldr	r0, [pc, #176]	@ (8002f2c <HAL_I2C_MspInit+0xd4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e7a:	f043 0308 	orr.w	r3, r3, #8
 8002e7e:	61a3      	str	r3, [r4, #24]
 8002e80:	69a3      	ldr	r3, [r4, #24]
 8002e82:	f003 0308 	and.w	r3, r3, #8
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e8a:	2312      	movs	r3, #18
 8002e8c:	e9cd 1302 	strd	r1, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e90:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e92:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e94:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e96:	f000 ffa7 	bl	8003de8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002e9a:	69e3      	ldr	r3, [r4, #28]
    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Channel5;
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e9c:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002e9e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002ea2:	61e3      	str	r3, [r4, #28]
 8002ea4:	69e3      	ldr	r3, [r4, #28]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ea6:	4822      	ldr	r0, [pc, #136]	@ (8002f30 <HAL_I2C_MspInit+0xd8>)
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002ea8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002eac:	9301      	str	r3, [sp, #4]
 8002eae:	9b01      	ldr	r3, [sp, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002eb0:	2300      	movs	r3, #0
    hdma_i2c2_rx.Instance = DMA1_Channel5;
 8002eb2:	4c20      	ldr	r4, [pc, #128]	@ (8002f34 <HAL_I2C_MspInit+0xdc>)
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002eb4:	e9c4 0300 	strd	r0, r3, [r4]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8002eb8:	4620      	mov	r0, r4
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002eba:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8002ebe:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ec2:	60a3      	str	r3, [r4, #8]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ec4:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8002ec6:	f000 fe25 	bl	8003b14 <HAL_DMA_Init>
 8002eca:	b108      	cbz	r0, 8002ed0 <HAL_I2C_MspInit+0x78>
    {
      Error_Handler();
 8002ecc:	f7ff fbcc 	bl	8002668 <Error_Handler>

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);

    /* I2C2_TX Init */
    hdma_i2c2_tx.Instance = DMA1_Channel4;
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ed0:	2310      	movs	r3, #16
 8002ed2:	4a19      	ldr	r2, [pc, #100]	@ (8002f38 <HAL_I2C_MspInit+0xe0>)
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8002ed4:	63ac      	str	r4, [r5, #56]	@ 0x38
 8002ed6:	6265      	str	r5, [r4, #36]	@ 0x24
    hdma_i2c2_tx.Instance = DMA1_Channel4;
 8002ed8:	4c18      	ldr	r4, [pc, #96]	@ (8002f3c <HAL_I2C_MspInit+0xe4>)
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002eda:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	2280      	movs	r2, #128	@ 0x80
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8002ee2:	4620      	mov	r0, r4
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ee4:	e9c4 3202 	strd	r3, r2, [r4, #8]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ee8:	e9c4 3304 	strd	r3, r3, [r4, #16]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002eec:	e9c4 3306 	strd	r3, r3, [r4, #24]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8002ef0:	f000 fe10 	bl	8003b14 <HAL_DMA_Init>
 8002ef4:	b108      	cbz	r0, 8002efa <HAL_I2C_MspInit+0xa2>
    {
      Error_Handler();
 8002ef6:	f7ff fbb7 	bl	8002668 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8002efa:	2200      	movs	r2, #0
 8002efc:	2021      	movs	r0, #33	@ 0x21
 8002efe:	4611      	mov	r1, r2
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8002f00:	636c      	str	r4, [r5, #52]	@ 0x34
 8002f02:	6265      	str	r5, [r4, #36]	@ 0x24
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8002f04:	f000 fdb4 	bl	8003a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8002f08:	2021      	movs	r0, #33	@ 0x21
 8002f0a:	f000 fde1 	bl	8003ad0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8002f0e:	2200      	movs	r2, #0
 8002f10:	2022      	movs	r0, #34	@ 0x22
 8002f12:	4611      	mov	r1, r2
 8002f14:	f000 fdac 	bl	8003a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8002f18:	2022      	movs	r0, #34	@ 0x22
 8002f1a:	f000 fdd9 	bl	8003ad0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002f1e:	b007      	add	sp, #28
 8002f20:	bd30      	pop	{r4, r5, pc}
 8002f22:	bf00      	nop
 8002f24:	40005800 	.word	0x40005800
 8002f28:	40021000 	.word	0x40021000
 8002f2c:	40010c00 	.word	0x40010c00
 8002f30:	40020058 	.word	0x40020058
 8002f34:	20000894 	.word	0x20000894
 8002f38:	40020044 	.word	0x40020044
 8002f3c:	20000850 	.word	0x20000850

08002f40 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if(htim_base->Instance==TIM1)
 8002f42:	6803      	ldr	r3, [r0, #0]
 8002f44:	4a37      	ldr	r2, [pc, #220]	@ (8003024 <HAL_TIM_Base_MspInit+0xe4>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d12c      	bne.n	8002fa4 <HAL_TIM_Base_MspInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f4a:	4b37      	ldr	r3, [pc, #220]	@ (8003028 <HAL_TIM_Base_MspInit+0xe8>)
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8002f4c:	2018      	movs	r0, #24
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f4e:	699a      	ldr	r2, [r3, #24]
 8002f50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f54:	619a      	str	r2, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8002f56:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f58:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8002f5a:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f60:	9300      	str	r3, [sp, #0]
 8002f62:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8002f64:	f000 fd84 	bl	8003a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8002f68:	2018      	movs	r0, #24
 8002f6a:	f000 fdb1 	bl	8003ad0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8002f6e:	2200      	movs	r2, #0
 8002f70:	2019      	movs	r0, #25
 8002f72:	4611      	mov	r1, r2
 8002f74:	f000 fd7c 	bl	8003a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002f78:	2019      	movs	r0, #25
 8002f7a:	f000 fda9 	bl	8003ad0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 8002f7e:	2200      	movs	r2, #0
 8002f80:	201a      	movs	r0, #26
 8002f82:	4611      	mov	r1, r2
 8002f84:	f000 fd74 	bl	8003a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8002f88:	201a      	movs	r0, #26
 8002f8a:	f000 fda1 	bl	8003ad0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002f8e:	2200      	movs	r2, #0
 8002f90:	201b      	movs	r0, #27
 8002f92:	4611      	mov	r1, r2
 8002f94:	f000 fd6c 	bl	8003a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002f98:	201b      	movs	r0, #27
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002f9a:	b005      	add	sp, #20
 8002f9c:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002fa0:	f000 bd96 	b.w	8003ad0 <HAL_NVIC_EnableIRQ>
  else if(htim_base->Instance==TIM2)
 8002fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fa8:	d111      	bne.n	8002fce <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002faa:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8002fae:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002fb0:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fb2:	f042 0201 	orr.w	r2, r2, #1
 8002fb6:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002fb8:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fba:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002fbc:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	9301      	str	r3, [sp, #4]
 8002fc4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002fc6:	f000 fd53 	bl	8003a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002fca:	201c      	movs	r0, #28
 8002fcc:	e7e5      	b.n	8002f9a <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM3)
 8002fce:	4a17      	ldr	r2, [pc, #92]	@ (800302c <HAL_TIM_Base_MspInit+0xec>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d110      	bne.n	8002ff6 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fd4:	4b14      	ldr	r3, [pc, #80]	@ (8003028 <HAL_TIM_Base_MspInit+0xe8>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002fd6:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fd8:	69da      	ldr	r2, [r3, #28]
 8002fda:	f042 0202 	orr.w	r2, r2, #2
 8002fde:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002fe0:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fe2:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002fe4:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	9302      	str	r3, [sp, #8]
 8002fec:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002fee:	f000 fd3f 	bl	8003a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002ff2:	201d      	movs	r0, #29
 8002ff4:	e7d1      	b.n	8002f9a <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM4)
 8002ff6:	4a0e      	ldr	r2, [pc, #56]	@ (8003030 <HAL_TIM_Base_MspInit+0xf0>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d110      	bne.n	800301e <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ffc:	4b0a      	ldr	r3, [pc, #40]	@ (8003028 <HAL_TIM_Base_MspInit+0xe8>)
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002ffe:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003000:	69da      	ldr	r2, [r3, #28]
 8003002:	f042 0204 	orr.w	r2, r2, #4
 8003006:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003008:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 800300a:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800300c:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 800300e:	f003 0304 	and.w	r3, r3, #4
 8003012:	9303      	str	r3, [sp, #12]
 8003014:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003016:	f000 fd2b 	bl	8003a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800301a:	201e      	movs	r0, #30
 800301c:	e7bd      	b.n	8002f9a <HAL_TIM_Base_MspInit+0x5a>
}
 800301e:	b005      	add	sp, #20
 8003020:	f85d fb04 	ldr.w	pc, [sp], #4
 8003024:	40012c00 	.word	0x40012c00
 8003028:	40021000 	.word	0x40021000
 800302c:	40000400 	.word	0x40000400
 8003030:	40000800 	.word	0x40000800

08003034 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003034:	b510      	push	{r4, lr}
 8003036:	4604      	mov	r4, r0
 8003038:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800303a:	2210      	movs	r2, #16
 800303c:	2100      	movs	r1, #0
 800303e:	a802      	add	r0, sp, #8
 8003040:	f006 f896 	bl	8009170 <memset>
  if(htim->Instance==TIM3)
 8003044:	6822      	ldr	r2, [r4, #0]
 8003046:	4b11      	ldr	r3, [pc, #68]	@ (800308c <HAL_TIM_MspPostInit+0x58>)
 8003048:	429a      	cmp	r2, r3
 800304a:	d11c      	bne.n	8003086 <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800304c:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
 8003050:	699a      	ldr	r2, [r3, #24]
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003052:	480f      	ldr	r0, [pc, #60]	@ (8003090 <HAL_TIM_MspPostInit+0x5c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003054:	f042 0208 	orr.w	r2, r2, #8
 8003058:	619a      	str	r2, [r3, #24]
 800305a:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800305c:	2233      	movs	r2, #51	@ 0x33
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800305e:	f003 0308 	and.w	r3, r3, #8
 8003062:	9301      	str	r3, [sp, #4]
 8003064:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003066:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003068:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800306a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800306e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003070:	f000 feba 	bl	8003de8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8003074:	4a07      	ldr	r2, [pc, #28]	@ (8003094 <HAL_TIM_MspPostInit+0x60>)
 8003076:	6853      	ldr	r3, [r2, #4]
 8003078:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800307c:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8003080:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003084:	6053      	str	r3, [r2, #4]
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003086:	b006      	add	sp, #24
 8003088:	bd10      	pop	{r4, pc}
 800308a:	bf00      	nop
 800308c:	40000400 	.word	0x40000400
 8003090:	40010c00 	.word	0x40010c00
 8003094:	40010000 	.word	0x40010000

08003098 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003098:	b510      	push	{r4, lr}
 800309a:	4604      	mov	r4, r0
 800309c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800309e:	2210      	movs	r2, #16
 80030a0:	2100      	movs	r1, #0
 80030a2:	a802      	add	r0, sp, #8
 80030a4:	f006 f864 	bl	8009170 <memset>
  if(huart->Instance==USART1)
 80030a8:	6822      	ldr	r2, [r4, #0]
 80030aa:	4b1b      	ldr	r3, [pc, #108]	@ (8003118 <HAL_UART_MspInit+0x80>)
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d130      	bne.n	8003112 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80030b0:	f503 4358 	add.w	r3, r3, #55296	@ 0xd800
 80030b4:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030b6:	4819      	ldr	r0, [pc, #100]	@ (800311c <HAL_UART_MspInit+0x84>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80030b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80030bc:	619a      	str	r2, [r3, #24]
 80030be:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030c0:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 80030c2:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80030c6:	9200      	str	r2, [sp, #0]
 80030c8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ca:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030cc:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ce:	f042 0204 	orr.w	r2, r2, #4
 80030d2:	619a      	str	r2, [r3, #24]
 80030d4:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030da:	f003 0304 	and.w	r3, r3, #4
 80030de:	9301      	str	r3, [sp, #4]
 80030e0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030e2:	2302      	movs	r3, #2
 80030e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030e8:	2303      	movs	r3, #3
 80030ea:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030ec:	f000 fe7c 	bl	8003de8 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030f4:	4809      	ldr	r0, [pc, #36]	@ (800311c <HAL_UART_MspInit+0x84>)
 80030f6:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030f8:	e9cd 3402 	strd	r3, r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030fc:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030fe:	f000 fe73 	bl	8003de8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003102:	2025      	movs	r0, #37	@ 0x25
 8003104:	4622      	mov	r2, r4
 8003106:	4621      	mov	r1, r4
 8003108:	f000 fcb2 	bl	8003a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800310c:	2025      	movs	r0, #37	@ 0x25
 800310e:	f000 fcdf 	bl	8003ad0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003112:	b006      	add	sp, #24
 8003114:	bd10      	pop	{r4, pc}
 8003116:	bf00      	nop
 8003118:	40013800 	.word	0x40013800
 800311c:	40010800 	.word	0x40010800

08003120 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003120:	e7fe      	b.n	8003120 <NMI_Handler>

08003122 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003122:	e7fe      	b.n	8003122 <HardFault_Handler>

08003124 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003124:	e7fe      	b.n	8003124 <MemManage_Handler>

08003126 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003126:	e7fe      	b.n	8003126 <BusFault_Handler>

08003128 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003128:	e7fe      	b.n	8003128 <UsageFault_Handler>

0800312a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800312a:	4770      	bx	lr

0800312c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 800312c:	4770      	bx	lr

0800312e <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 800312e:	4770      	bx	lr

08003130 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003130:	f000 b9cc 	b.w	80034cc <HAL_IncTick>

08003134 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003134:	4801      	ldr	r0, [pc, #4]	@ (800313c <DMA1_Channel1_IRQHandler+0x8>)
 8003136:	f000 bdbf 	b.w	8003cb8 <HAL_DMA_IRQHandler>
 800313a:	bf00      	nop
 800313c:	2000092c 	.word	0x2000092c

08003140 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8003140:	4801      	ldr	r0, [pc, #4]	@ (8003148 <DMA1_Channel4_IRQHandler+0x8>)
 8003142:	f000 bdb9 	b.w	8003cb8 <HAL_DMA_IRQHandler>
 8003146:	bf00      	nop
 8003148:	20000850 	.word	0x20000850

0800314c <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 800314c:	4801      	ldr	r0, [pc, #4]	@ (8003154 <DMA1_Channel5_IRQHandler+0x8>)
 800314e:	f000 bdb3 	b.w	8003cb8 <HAL_DMA_IRQHandler>
 8003152:	bf00      	nop
 8003154:	20000894 	.word	0x20000894

08003158 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003158:	4801      	ldr	r0, [pc, #4]	@ (8003160 <ADC1_2_IRQHandler+0x8>)
 800315a:	f000 ba09 	b.w	8003570 <HAL_ADC_IRQHandler>
 800315e:	bf00      	nop
 8003160:	20000970 	.word	0x20000970

08003164 <USB_HP_CAN1_TX_IRQHandler>:
void USB_HP_CAN1_TX_IRQHandler(void)
{
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003164:	4801      	ldr	r0, [pc, #4]	@ (800316c <USB_HP_CAN1_TX_IRQHandler+0x8>)
 8003166:	f002 bb71 	b.w	800584c <HAL_PCD_IRQHandler>
 800316a:	bf00      	nop
 800316c:	20001cd4 	.word	0x20001cd4

08003170 <USB_LP_CAN1_RX0_IRQHandler>:
}

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
 8003170:	f7ff bff8 	b.w	8003164 <USB_HP_CAN1_TX_IRQHandler>

08003174 <TIM1_BRK_IRQHandler>:
void TIM1_BRK_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003174:	4801      	ldr	r0, [pc, #4]	@ (800317c <TIM1_BRK_IRQHandler+0x8>)
 8003176:	f003 bd18 	b.w	8006baa <HAL_TIM_IRQHandler>
 800317a:	bf00      	nop
 800317c:	20000808 	.word	0x20000808

08003180 <TIM1_UP_IRQHandler>:
}

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
 8003180:	f7ff bff8 	b.w	8003174 <TIM1_BRK_IRQHandler>

08003184 <TIM1_TRG_COM_IRQHandler>:
}

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
 8003184:	f7ff bff6 	b.w	8003174 <TIM1_BRK_IRQHandler>

08003188 <TIM1_CC_IRQHandler>:
}

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
 8003188:	f7ff bff4 	b.w	8003174 <TIM1_BRK_IRQHandler>

0800318c <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800318c:	4801      	ldr	r0, [pc, #4]	@ (8003194 <TIM2_IRQHandler+0x8>)
 800318e:	f003 bd0c 	b.w	8006baa <HAL_TIM_IRQHandler>
 8003192:	bf00      	nop
 8003194:	200007c0 	.word	0x200007c0

08003198 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003198:	4801      	ldr	r0, [pc, #4]	@ (80031a0 <TIM3_IRQHandler+0x8>)
 800319a:	f003 bd06 	b.w	8006baa <HAL_TIM_IRQHandler>
 800319e:	bf00      	nop
 80031a0:	20000778 	.word	0x20000778

080031a4 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80031a4:	4801      	ldr	r0, [pc, #4]	@ (80031ac <TIM4_IRQHandler+0x8>)
 80031a6:	f003 bd00 	b.w	8006baa <HAL_TIM_IRQHandler>
 80031aa:	bf00      	nop
 80031ac:	20000730 	.word	0x20000730

080031b0 <I2C2_EV_IRQHandler>:
void I2C2_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80031b0:	4801      	ldr	r0, [pc, #4]	@ (80031b8 <I2C2_EV_IRQHandler+0x8>)
 80031b2:	f001 bdc1 	b.w	8004d38 <HAL_I2C_EV_IRQHandler>
 80031b6:	bf00      	nop
 80031b8:	200008d8 	.word	0x200008d8

080031bc <I2C2_ER_IRQHandler>:
void I2C2_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 80031bc:	4801      	ldr	r0, [pc, #4]	@ (80031c4 <I2C2_ER_IRQHandler+0x8>)
 80031be:	f002 ba13 	b.w	80055e8 <HAL_I2C_ER_IRQHandler>
 80031c2:	bf00      	nop
 80031c4:	200008d8 	.word	0x200008d8

080031c8 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80031c8:	4801      	ldr	r0, [pc, #4]	@ (80031d0 <USART1_IRQHandler+0x8>)
 80031ca:	f004 b95f 	b.w	800748c <HAL_UART_IRQHandler>
 80031ce:	bf00      	nop
 80031d0:	200006e8 	.word	0x200006e8

080031d4 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031d4:	4a0b      	ldr	r2, [pc, #44]	@ (8003204 <_sbrk+0x30>)
{
 80031d6:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 80031d8:	6811      	ldr	r1, [r2, #0]
{
 80031da:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80031dc:	b909      	cbnz	r1, 80031e2 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 80031de:	490a      	ldr	r1, [pc, #40]	@ (8003208 <_sbrk+0x34>)
 80031e0:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031e2:	6810      	ldr	r0, [r2, #0]
 80031e4:	4909      	ldr	r1, [pc, #36]	@ (800320c <_sbrk+0x38>)
 80031e6:	4c0a      	ldr	r4, [pc, #40]	@ (8003210 <_sbrk+0x3c>)
 80031e8:	4403      	add	r3, r0
 80031ea:	1b09      	subs	r1, r1, r4
 80031ec:	428b      	cmp	r3, r1
 80031ee:	d906      	bls.n	80031fe <_sbrk+0x2a>
  {
    errno = ENOMEM;
 80031f0:	f005 ffda 	bl	80091a8 <__errno>
 80031f4:	230c      	movs	r3, #12
 80031f6:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80031f8:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80031fc:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80031fe:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8003200:	e7fc      	b.n	80031fc <_sbrk+0x28>
 8003202:	bf00      	nop
 8003204:	20000ddc 	.word	0x20000ddc
 8003208:	200020f8 	.word	0x200020f8
 800320c:	20005000 	.word	0x20005000
 8003210:	00000400 	.word	0x00000400

08003214 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003214:	4770      	bx	lr

08003216 <unerPrtcl_PutHeaderOnTx>:


//Function definitions

uint8_t unerPrtcl_PutHeaderOnTx(_sTx  *dataTx, uint8_t ID, uint8_t frameLength)
{
 8003216:	4603      	mov	r3, r0
	frameLength++;
    dataTx->chk = 0;
 8003218:	2000      	movs	r0, #0
{
 800321a:	b530      	push	{r4, r5, lr}
    dataTx->chk = 0;
 800321c:	7258      	strb	r0, [r3, #9]
    dataTx->indexData = dataTx->indexW;
 800321e:	7958      	ldrb	r0, [r3, #5]

    dataTx->buff[dataTx->indexW++]='U';
 8003220:	681c      	ldr	r4, [r3, #0]
 8003222:	1c45      	adds	r5, r0, #1
 8003224:	715d      	strb	r5, [r3, #5]
 8003226:	2555      	movs	r5, #85	@ 0x55
    dataTx->indexData = dataTx->indexW;
 8003228:	7218      	strb	r0, [r3, #8]
    dataTx->buff[dataTx->indexW++]='U';
 800322a:	5425      	strb	r5, [r4, r0]
    dataTx->indexW &= dataTx->mask;
 800322c:	7958      	ldrb	r0, [r3, #5]
 800322e:	799c      	ldrb	r4, [r3, #6]
	frameLength++;
 8003230:	3201      	adds	r2, #1
    dataTx->indexW &= dataTx->mask;
 8003232:	4020      	ands	r0, r4
    dataTx->buff[dataTx->indexW++]='N';
 8003234:	1c45      	adds	r5, r0, #1
 8003236:	715d      	strb	r5, [r3, #5]
 8003238:	254e      	movs	r5, #78	@ 0x4e
 800323a:	681c      	ldr	r4, [r3, #0]
	frameLength++;
 800323c:	b2d2      	uxtb	r2, r2
    dataTx->buff[dataTx->indexW++]='N';
 800323e:	5425      	strb	r5, [r4, r0]
    dataTx->indexW &= dataTx->mask;
 8003240:	7958      	ldrb	r0, [r3, #5]
 8003242:	799c      	ldrb	r4, [r3, #6]
 8003244:	4020      	ands	r0, r4
    dataTx->buff[dataTx->indexW++]='E';
 8003246:	1c45      	adds	r5, r0, #1
 8003248:	715d      	strb	r5, [r3, #5]
 800324a:	2545      	movs	r5, #69	@ 0x45
 800324c:	681c      	ldr	r4, [r3, #0]
 800324e:	5425      	strb	r5, [r4, r0]
    dataTx->indexW &= dataTx->mask;
 8003250:	7958      	ldrb	r0, [r3, #5]
 8003252:	799c      	ldrb	r4, [r3, #6]
 8003254:	4020      	ands	r0, r4
    dataTx->buff[dataTx->indexW++]='R';
 8003256:	1c45      	adds	r5, r0, #1
 8003258:	715d      	strb	r5, [r3, #5]
 800325a:	2552      	movs	r5, #82	@ 0x52
 800325c:	681c      	ldr	r4, [r3, #0]
 800325e:	5425      	strb	r5, [r4, r0]
    dataTx->indexW &= dataTx->mask;
 8003260:	7958      	ldrb	r0, [r3, #5]
 8003262:	799c      	ldrb	r4, [r3, #6]
 8003264:	4020      	ands	r0, r4
    dataTx->buff[dataTx->indexW++]=frameLength;
 8003266:	681c      	ldr	r4, [r3, #0]
 8003268:	1c45      	adds	r5, r0, #1
 800326a:	715d      	strb	r5, [r3, #5]
 800326c:	5422      	strb	r2, [r4, r0]
    dataTx->indexW &= dataTx->mask;
 800326e:	7958      	ldrb	r0, [r3, #5]
 8003270:	799c      	ldrb	r4, [r3, #6]
    dataTx->indexW &= dataTx->mask;
    dataTx->buff[dataTx->indexW++]=ID;
    dataTx->indexW &= dataTx->mask;

    dataTx->bytes = TXBYTES;
    dataTx->chk ^= ('U' ^'N' ^'E' ^'R' ^frameLength ^':'^ID) ;
 8003272:	404a      	eors	r2, r1
    dataTx->indexW &= dataTx->mask;
 8003274:	4020      	ands	r0, r4
    dataTx->buff[dataTx->indexW++]=':';
 8003276:	1c45      	adds	r5, r0, #1
 8003278:	715d      	strb	r5, [r3, #5]
 800327a:	253a      	movs	r5, #58	@ 0x3a
 800327c:	681c      	ldr	r4, [r3, #0]
 800327e:	5425      	strb	r5, [r4, r0]
    dataTx->indexW &= dataTx->mask;
 8003280:	7958      	ldrb	r0, [r3, #5]
 8003282:	799c      	ldrb	r4, [r3, #6]
 8003284:	4020      	ands	r0, r4
    dataTx->buff[dataTx->indexW++]=ID;
 8003286:	681c      	ldr	r4, [r3, #0]
 8003288:	1c45      	adds	r5, r0, #1
 800328a:	715d      	strb	r5, [r3, #5]
 800328c:	5421      	strb	r1, [r4, r0]
    dataTx->indexW &= dataTx->mask;
 800328e:	7958      	ldrb	r0, [r3, #5]
 8003290:	799c      	ldrb	r4, [r3, #6]
 8003292:	4020      	ands	r0, r4
 8003294:	7158      	strb	r0, [r3, #5]
    dataTx->bytes = TXBYTES;
 8003296:	2007      	movs	r0, #7
 8003298:	71d8      	strb	r0, [r3, #7]
    dataTx->chk ^= ('U' ^'N' ^'E' ^'R' ^frameLength ^':'^ID) ;
 800329a:	7a58      	ldrb	r0, [r3, #9]
 800329c:	4050      	eors	r0, r2
 800329e:	f080 0036 	eor.w	r0, r0, #54	@ 0x36
 80032a2:	7258      	strb	r0, [r3, #9]

    return  dataTx->chk;
}
 80032a4:	bd30      	pop	{r4, r5, pc}

080032a6 <unerPrtcl_PutByteOnTx>:

uint8_t unerPrtcl_PutByteOnTx(_sTx *dataTx, uint8_t byte)
{
 80032a6:	4603      	mov	r3, r0
 80032a8:	b510      	push	{r4, lr}
	dataTx->bytes++;
 80032aa:	79c2      	ldrb	r2, [r0, #7]
 80032ac:	3201      	adds	r2, #1
 80032ae:	71c2      	strb	r2, [r0, #7]
    dataTx->buff[dataTx->indexW++]=byte;
 80032b0:	795a      	ldrb	r2, [r3, #5]
 80032b2:	6800      	ldr	r0, [r0, #0]
 80032b4:	1c54      	adds	r4, r2, #1
 80032b6:	715c      	strb	r4, [r3, #5]
 80032b8:	5481      	strb	r1, [r0, r2]
    dataTx->indexW &= dataTx->mask;
 80032ba:	795a      	ldrb	r2, [r3, #5]
 80032bc:	7998      	ldrb	r0, [r3, #6]
 80032be:	4002      	ands	r2, r0
 80032c0:	715a      	strb	r2, [r3, #5]
    dataTx->chk ^= byte;
 80032c2:	7a5a      	ldrb	r2, [r3, #9]
 80032c4:	ea81 0002 	eor.w	r0, r1, r2
 80032c8:	7258      	strb	r0, [r3, #9]
    return dataTx->chk;
}
 80032ca:	bd10      	pop	{r4, pc}

080032cc <unerPrtcl_PutStrOntx>:

uint8_t unerPrtcl_PutStrOntx(_sTx *dataTx, const char *str)
{
    volatile uint8_t globalIndex=0;
 80032cc:	2300      	movs	r3, #0
{
 80032ce:	b537      	push	{r0, r1, r2, r4, r5, lr}
    volatile uint8_t globalIndex=0;
 80032d0:	f88d 3007 	strb.w	r3, [sp, #7]
    while(str[globalIndex]){
 80032d4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80032d8:	5ccb      	ldrb	r3, [r1, r3]
 80032da:	b913      	cbnz	r3, 80032e2 <unerPrtcl_PutStrOntx+0x16>
        dataTx->indexW &= dataTx->mask;
        dataTx->chk ^= str[globalIndex++];
    }
    //dataTx->bytes += ++globalIndex;
    return dataTx->chk;
}
 80032dc:	7a40      	ldrb	r0, [r0, #9]
 80032de:	b003      	add	sp, #12
 80032e0:	bd30      	pop	{r4, r5, pc}
    	dataTx->bytes++;
 80032e2:	79c3      	ldrb	r3, [r0, #7]
        dataTx->buff[dataTx->indexW++]=str[globalIndex];
 80032e4:	f89d 4007 	ldrb.w	r4, [sp, #7]
    	dataTx->bytes++;
 80032e8:	3301      	adds	r3, #1
 80032ea:	71c3      	strb	r3, [r0, #7]
        dataTx->buff[dataTx->indexW++]=str[globalIndex];
 80032ec:	7943      	ldrb	r3, [r0, #5]
 80032ee:	6802      	ldr	r2, [r0, #0]
 80032f0:	1c5d      	adds	r5, r3, #1
 80032f2:	7145      	strb	r5, [r0, #5]
 80032f4:	5d0c      	ldrb	r4, [r1, r4]
 80032f6:	54d4      	strb	r4, [r2, r3]
        dataTx->indexW &= dataTx->mask;
 80032f8:	7943      	ldrb	r3, [r0, #5]
 80032fa:	7982      	ldrb	r2, [r0, #6]
 80032fc:	4013      	ands	r3, r2
        dataTx->chk ^= str[globalIndex++];
 80032fe:	f89d 2007 	ldrb.w	r2, [sp, #7]
        dataTx->indexW &= dataTx->mask;
 8003302:	7143      	strb	r3, [r0, #5]
        dataTx->chk ^= str[globalIndex++];
 8003304:	1c53      	adds	r3, r2, #1
 8003306:	b2db      	uxtb	r3, r3
 8003308:	f88d 3007 	strb.w	r3, [sp, #7]
 800330c:	5c8b      	ldrb	r3, [r1, r2]
 800330e:	7a42      	ldrb	r2, [r0, #9]
 8003310:	4053      	eors	r3, r2
 8003312:	7243      	strb	r3, [r0, #9]
 8003314:	e7de      	b.n	80032d4 <unerPrtcl_PutStrOntx+0x8>

08003316 <unerPrtcl_GetByteFromRx>:

uint8_t unerPrtcl_GetByteFromRx(_sTx *dataRx, uint8_t start, uint8_t end) {
 8003316:	4603      	mov	r3, r0
 8003318:	b510      	push	{r4, lr}
	uint8_t getByte;
	dataRx->indexData += start;
	dataRx->indexData &= dataRx->mask;
 800331a:	7984      	ldrb	r4, [r0, #6]
	dataRx->indexData += start;
 800331c:	7a00      	ldrb	r0, [r0, #8]
 800331e:	4401      	add	r1, r0
	dataRx->indexData &= dataRx->mask;
 8003320:	4021      	ands	r1, r4
	getByte = dataRx->buff[dataRx->indexData];
 8003322:	6818      	ldr	r0, [r3, #0]
	dataRx->indexData &= dataRx->mask;
 8003324:	7219      	strb	r1, [r3, #8]
	getByte = dataRx->buff[dataRx->indexData];
 8003326:	5c40      	ldrb	r0, [r0, r1]
	dataRx->indexData += end;
 8003328:	4411      	add	r1, r2
	dataRx->indexData &= dataRx->mask;
 800332a:	400c      	ands	r4, r1
 800332c:	721c      	strb	r4, [r3, #8]
	return getByte;
}
 800332e:	bd10      	pop	{r4, pc}

08003330 <unerPrtcl_DecodeHeader>:
uint8_t unerPrtcl_DecodeHeader(_sTx *dataRx)
{
	uint8_t nBytes = 0;
	static uint8_t header = HEADER_U;
    uint8_t auxIndex=dataRx->indexW;
    while(dataRx->indexR != auxIndex){
 8003330:	2100      	movs	r1, #0
{
 8003332:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t nBytes = 0;
 8003334:	460c      	mov	r4, r1
 8003336:	4e30      	ldr	r6, [pc, #192]	@ (80033f8 <unerPrtcl_DecodeHeader+0xc8>)
    uint8_t auxIndex=dataRx->indexW;
 8003338:	7947      	ldrb	r7, [r0, #5]
    while(dataRx->indexR != auxIndex){
 800333a:	7832      	ldrb	r2, [r6, #0]
 800333c:	7903      	ldrb	r3, [r0, #4]
 800333e:	42bb      	cmp	r3, r7
 8003340:	d103      	bne.n	800334a <unerPrtcl_DecodeHeader+0x1a>
 8003342:	b101      	cbz	r1, 8003346 <unerPrtcl_DecodeHeader+0x16>
 8003344:	7032      	strb	r2, [r6, #0]
            break;
        }
        dataRx->indexR++;
        dataRx->indexR &= dataRx->mask;
    }
    return FALSE;
 8003346:	2000      	movs	r0, #0
 8003348:	e04f      	b.n	80033ea <unerPrtcl_DecodeHeader+0xba>
        switch(header)
 800334a:	2a07      	cmp	r2, #7
 800334c:	d814      	bhi.n	8003378 <unerPrtcl_DecodeHeader+0x48>
 800334e:	e8df f002 	tbb	[pc, r2]
 8003352:	0b04      	.short	0x0b04
 8003354:	2e241d16 	.word	0x2e241d16
 8003358:	3c13      	.short	0x3c13
                if(dataRx->buff[dataRx->indexR] == 'U'){
 800335a:	6805      	ldr	r5, [r0, #0]
 800335c:	5ceb      	ldrb	r3, [r5, r3]
 800335e:	2b55      	cmp	r3, #85	@ 0x55
 8003360:	d11f      	bne.n	80033a2 <unerPrtcl_DecodeHeader+0x72>
 8003362:	2101      	movs	r1, #1
                   header = HEADER_N;
 8003364:	460a      	mov	r2, r1
 8003366:	e01c      	b.n	80033a2 <unerPrtcl_DecodeHeader+0x72>
                if(dataRx->buff[dataRx->indexR] == 'N'){
 8003368:	6805      	ldr	r5, [r0, #0]
 800336a:	5ced      	ldrb	r5, [r5, r3]
 800336c:	2d4e      	cmp	r5, #78	@ 0x4e
 800336e:	d03d      	beq.n	80033ec <unerPrtcl_DecodeHeader+0xbc>
                    if(dataRx->buff[dataRx->indexR] != 'U'){
 8003370:	2d55      	cmp	r5, #85	@ 0x55
 8003372:	d016      	beq.n	80033a2 <unerPrtcl_DecodeHeader+0x72>
                    dataRx->indexR--;
 8003374:	3b01      	subs	r3, #1
 8003376:	7103      	strb	r3, [r0, #4]
                    header = HEADER_E;
 8003378:	2101      	movs	r1, #1
                header = HEADER_U;
 800337a:	2200      	movs	r2, #0
 800337c:	e011      	b.n	80033a2 <unerPrtcl_DecodeHeader+0x72>
                if(dataRx->buff[dataRx->indexR] == 'E'){
 800337e:	6802      	ldr	r2, [r0, #0]
 8003380:	5cd2      	ldrb	r2, [r2, r3]
 8003382:	2a45      	cmp	r2, #69	@ 0x45
 8003384:	d1f6      	bne.n	8003374 <unerPrtcl_DecodeHeader+0x44>
 8003386:	2101      	movs	r1, #1
                    header = HEADER_R;
 8003388:	2203      	movs	r2, #3
 800338a:	e00a      	b.n	80033a2 <unerPrtcl_DecodeHeader+0x72>
                if(dataRx->buff[dataRx->indexR] == 'R'){
 800338c:	6802      	ldr	r2, [r0, #0]
 800338e:	5cd2      	ldrb	r2, [r2, r3]
 8003390:	2a52      	cmp	r2, #82	@ 0x52
 8003392:	d1ef      	bne.n	8003374 <unerPrtcl_DecodeHeader+0x44>
 8003394:	2101      	movs	r1, #1
                    header = NBYTES;
 8003396:	2204      	movs	r2, #4
 8003398:	e003      	b.n	80033a2 <unerPrtcl_DecodeHeader+0x72>
                nBytes=dataRx->buff[dataRx->indexR];
 800339a:	6802      	ldr	r2, [r0, #0]
            break;
 800339c:	2101      	movs	r1, #1
                nBytes=dataRx->buff[dataRx->indexR];
 800339e:	5cd4      	ldrb	r4, [r2, r3]
                header = TOKEN;
 80033a0:	2205      	movs	r2, #5
        dataRx->indexR++;
 80033a2:	7903      	ldrb	r3, [r0, #4]
        dataRx->indexR &= dataRx->mask;
 80033a4:	7985      	ldrb	r5, [r0, #6]
        dataRx->indexR++;
 80033a6:	3301      	adds	r3, #1
        dataRx->indexR &= dataRx->mask;
 80033a8:	402b      	ands	r3, r5
 80033aa:	7103      	strb	r3, [r0, #4]
 80033ac:	e7c6      	b.n	800333c <unerPrtcl_DecodeHeader+0xc>
                if(dataRx->buff[dataRx->indexR] == ':'){
 80033ae:	6801      	ldr	r1, [r0, #0]
                    dataRx->indexData &= dataRx->mask;
 80033b0:	7982      	ldrb	r2, [r0, #6]
                if(dataRx->buff[dataRx->indexR] == ':'){
 80033b2:	5cc9      	ldrb	r1, [r1, r3]
 80033b4:	293a      	cmp	r1, #58	@ 0x3a
 80033b6:	d1dd      	bne.n	8003374 <unerPrtcl_DecodeHeader+0x44>
                    dataRx->indexData = dataRx->indexR+1;
 80033b8:	3301      	adds	r3, #1
                    dataRx->indexData &= dataRx->mask;
 80033ba:	4013      	ands	r3, r2
 80033bc:	7203      	strb	r3, [r0, #8]
                    dataRx->chk ^= ('U' ^'N' ^'E' ^'R' ^nBytes ^':') ;
 80033be:	f084 0336 	eor.w	r3, r4, #54	@ 0x36
 80033c2:	2101      	movs	r1, #1
                    header = PAYLOAD;
 80033c4:	2207      	movs	r2, #7
                    dataRx->chk ^= ('U' ^'N' ^'E' ^'R' ^nBytes ^':') ;
 80033c6:	7243      	strb	r3, [r0, #9]
 80033c8:	e7eb      	b.n	80033a2 <unerPrtcl_DecodeHeader+0x72>
                if(dataRx->buff[dataRx->indexR] == 'U'){
 80033ca:	f8d0 c000 	ldr.w	ip, [r0]
                nBytes--;
 80033ce:	3c01      	subs	r4, #1
                if(nBytes>0){
 80033d0:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
                   dataRx->chk ^= dataRx->buff[dataRx->indexR];
 80033d4:	7a45      	ldrb	r5, [r0, #9]
 80033d6:	f81c 3003 	ldrb.w	r3, [ip, r3]
                if(nBytes>0){
 80033da:	d002      	beq.n	80033e2 <unerPrtcl_DecodeHeader+0xb2>
                   dataRx->chk ^= dataRx->buff[dataRx->indexR];
 80033dc:	405d      	eors	r5, r3
 80033de:	7245      	strb	r5, [r0, #9]
 80033e0:	e7df      	b.n	80033a2 <unerPrtcl_DecodeHeader+0x72>
                    if(dataRx->buff[dataRx->indexR] == dataRx->chk)
 80033e2:	42ab      	cmp	r3, r5
 80033e4:	d105      	bne.n	80033f2 <unerPrtcl_DecodeHeader+0xc2>
                        return TRUE;
 80033e6:	2001      	movs	r0, #1
 80033e8:	7034      	strb	r4, [r6, #0]
}
 80033ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033ec:	2101      	movs	r1, #1
                    header = HEADER_E;
 80033ee:	2202      	movs	r2, #2
 80033f0:	e7d7      	b.n	80033a2 <unerPrtcl_DecodeHeader+0x72>
                    header = HEADER_U;
 80033f2:	4622      	mov	r2, r4
 80033f4:	2101      	movs	r1, #1
 80033f6:	e7d4      	b.n	80033a2 <unerPrtcl_DecodeHeader+0x72>
 80033f8:	20000de0 	.word	0x20000de0

080033fc <unerPrtcl_Init>:

void unerPrtcl_Init(_sTx *Rx, _sTx *Tx, volatile uint8_t *buffRx, volatile uint8_t *buffTx){
 80033fc:	b510      	push	{r4, lr}
	Rx->buff = (uint8_t *)buffRx;
 80033fe:	6002      	str	r2, [r0, #0]
    Rx->indexR = 0;
 8003400:	f44f 047f 	mov.w	r4, #16711680	@ 0xff0000
    Rx->indexW = 0;
    Rx->indexData = 0;
 8003404:	2200      	movs	r2, #0
    Rx->indexR = 0;
 8003406:	6044      	str	r4, [r0, #4]
    Rx->indexData = 0;
 8003408:	8102      	strh	r2, [r0, #8]
    Rx->bytes = 0;
    Rx->mask = RXBUFSIZE - 1; //Control de buffer 2n-1
    Rx->chk = 0;

    Tx->buff = (uint8_t *)buffTx;
    Tx->indexR = 0;
 800340a:	e9c1 3400 	strd	r3, r4, [r1]
    Tx->indexW = 0;
    Tx->indexData = 0;
 800340e:	810a      	strh	r2, [r1, #8]
    Tx->bytes = 0;
    Tx->mask = TXBUFSIZE - 1;
    Tx->chk = 0;

}
 8003410:	bd10      	pop	{r4, pc}
	...

08003414 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003414:	f7ff fefe 	bl	8003214 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003418:	480b      	ldr	r0, [pc, #44]	@ (8003448 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800341a:	490c      	ldr	r1, [pc, #48]	@ (800344c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800341c:	4a0c      	ldr	r2, [pc, #48]	@ (8003450 <LoopFillZerobss+0x16>)
  movs r3, #0
 800341e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003420:	e002      	b.n	8003428 <LoopCopyDataInit>

08003422 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003422:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003424:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003426:	3304      	adds	r3, #4

08003428 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003428:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800342a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800342c:	d3f9      	bcc.n	8003422 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800342e:	4a09      	ldr	r2, [pc, #36]	@ (8003454 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003430:	4c09      	ldr	r4, [pc, #36]	@ (8003458 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003432:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003434:	e001      	b.n	800343a <LoopFillZerobss>

08003436 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003436:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003438:	3204      	adds	r2, #4

0800343a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800343a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800343c:	d3fb      	bcc.n	8003436 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800343e:	f005 feb9 	bl	80091b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003442:	f7fe fe19 	bl	8002078 <main>
  bx lr
 8003446:	4770      	bx	lr
  ldr r0, =_sdata
 8003448:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800344c:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8003450:	0800b394 	.word	0x0800b394
  ldr r2, =_sbss
 8003454:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8003458:	200020f4 	.word	0x200020f4

0800345c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800345c:	e7fe      	b.n	800345c <CAN1_RX1_IRQHandler>
	...

08003460 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003460:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003462:	4b0e      	ldr	r3, [pc, #56]	@ (800349c <HAL_InitTick+0x3c>)
{
 8003464:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003466:	781a      	ldrb	r2, [r3, #0]
 8003468:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800346c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003470:	4a0b      	ldr	r2, [pc, #44]	@ (80034a0 <HAL_InitTick+0x40>)
 8003472:	6810      	ldr	r0, [r2, #0]
 8003474:	fbb0 f0f3 	udiv	r0, r0, r3
 8003478:	f000 fb38 	bl	8003aec <HAL_SYSTICK_Config>
 800347c:	4604      	mov	r4, r0
 800347e:	b958      	cbnz	r0, 8003498 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003480:	2d0f      	cmp	r5, #15
 8003482:	d809      	bhi.n	8003498 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003484:	4602      	mov	r2, r0
 8003486:	4629      	mov	r1, r5
 8003488:	f04f 30ff 	mov.w	r0, #4294967295
 800348c:	f000 faf0 	bl	8003a70 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003490:	4620      	mov	r0, r4
 8003492:	4b04      	ldr	r3, [pc, #16]	@ (80034a4 <HAL_InitTick+0x44>)
 8003494:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003496:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003498:	2001      	movs	r0, #1
 800349a:	e7fc      	b.n	8003496 <HAL_InitTick+0x36>
 800349c:	20000038 	.word	0x20000038
 80034a0:	20000034 	.word	0x20000034
 80034a4:	2000003c 	.word	0x2000003c

080034a8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034a8:	4a07      	ldr	r2, [pc, #28]	@ (80034c8 <HAL_Init+0x20>)
{
 80034aa:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034ac:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034ae:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034b0:	f043 0310 	orr.w	r3, r3, #16
 80034b4:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034b6:	f000 fac9 	bl	8003a4c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80034ba:	200f      	movs	r0, #15
 80034bc:	f7ff ffd0 	bl	8003460 <HAL_InitTick>
  HAL_MspInit();
 80034c0:	f7ff fc56 	bl	8002d70 <HAL_MspInit>
}
 80034c4:	2000      	movs	r0, #0
 80034c6:	bd08      	pop	{r3, pc}
 80034c8:	40022000 	.word	0x40022000

080034cc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80034cc:	4a03      	ldr	r2, [pc, #12]	@ (80034dc <HAL_IncTick+0x10>)
 80034ce:	4b04      	ldr	r3, [pc, #16]	@ (80034e0 <HAL_IncTick+0x14>)
 80034d0:	6811      	ldr	r1, [r2, #0]
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	440b      	add	r3, r1
 80034d6:	6013      	str	r3, [r2, #0]
}
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	20000de4 	.word	0x20000de4
 80034e0:	20000038 	.word	0x20000038

080034e4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80034e4:	4b01      	ldr	r3, [pc, #4]	@ (80034ec <HAL_GetTick+0x8>)
 80034e6:	6818      	ldr	r0, [r3, #0]
}
 80034e8:	4770      	bx	lr
 80034ea:	bf00      	nop
 80034ec:	20000de4 	.word	0x20000de4

080034f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034f0:	b538      	push	{r3, r4, r5, lr}
 80034f2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80034f4:	f7ff fff6 	bl	80034e4 <HAL_GetTick>
 80034f8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034fa:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80034fc:	bf1e      	ittt	ne
 80034fe:	4b04      	ldrne	r3, [pc, #16]	@ (8003510 <HAL_Delay+0x20>)
 8003500:	781b      	ldrbne	r3, [r3, #0]
 8003502:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003504:	f7ff ffee 	bl	80034e4 <HAL_GetTick>
 8003508:	1b43      	subs	r3, r0, r5
 800350a:	42a3      	cmp	r3, r4
 800350c:	d3fa      	bcc.n	8003504 <HAL_Delay+0x14>
  {
  }
}
 800350e:	bd38      	pop	{r3, r4, r5, pc}
 8003510:	20000038 	.word	0x20000038

08003514 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003514:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 8003516:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003518:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800351a:	f012 0f50 	tst.w	r2, #80	@ 0x50
 800351e:	d11b      	bne.n	8003558 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003520:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003522:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003526:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	6892      	ldr	r2, [r2, #8]
 800352c:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8003530:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8003534:	d10c      	bne.n	8003550 <ADC_DMAConvCplt+0x3c>
 8003536:	7b1a      	ldrb	r2, [r3, #12]
 8003538:	b952      	cbnz	r2, 8003550 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800353a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800353c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003540:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003542:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003544:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003546:	bf5e      	ittt	pl
 8003548:	6a9a      	ldrpl	r2, [r3, #40]	@ 0x28
 800354a:	f042 0201 	orrpl.w	r2, r2, #1
 800354e:	629a      	strpl	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003550:	4618      	mov	r0, r3
 8003552:	f7fe f98d 	bl	8001870 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003556:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003558:	6a1b      	ldr	r3, [r3, #32]
}
 800355a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800355e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003560:	4718      	bx	r3

08003562 <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
 8003562:	4770      	bx	lr

08003564 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003564:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003566:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8003568:	f7ff fffb 	bl	8003562 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800356c:	bd08      	pop	{r3, pc}

0800356e <HAL_ADC_LevelOutOfWindowCallback>:
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
 800356e:	4770      	bx	lr

08003570 <HAL_ADC_IRQHandler>:
  uint32_t tmp_sr = hadc->Instance->SR;
 8003570:	6803      	ldr	r3, [r0, #0]
{
 8003572:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_sr = hadc->Instance->SR;
 8003574:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003576:	685e      	ldr	r6, [r3, #4]
{
 8003578:	4604      	mov	r4, r0
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 800357a:	06b0      	lsls	r0, r6, #26
 800357c:	d526      	bpl.n	80035cc <HAL_ADC_IRQHandler+0x5c>
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800357e:	07a9      	lsls	r1, r5, #30
 8003580:	d524      	bpl.n	80035cc <HAL_ADC_IRQHandler+0x5c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003582:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003584:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003586:	bf5e      	ittt	pl
 8003588:	6aa2      	ldrpl	r2, [r4, #40]	@ 0x28
 800358a:	f442 7200 	orrpl.w	r2, r2, #512	@ 0x200
 800358e:	62a2      	strpl	r2, [r4, #40]	@ 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003590:	689a      	ldr	r2, [r3, #8]
 8003592:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8003596:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 800359a:	d110      	bne.n	80035be <HAL_ADC_IRQHandler+0x4e>
 800359c:	7b22      	ldrb	r2, [r4, #12]
 800359e:	b972      	cbnz	r2, 80035be <HAL_ADC_IRQHandler+0x4e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80035a0:	685a      	ldr	r2, [r3, #4]
 80035a2:	f022 0220 	bic.w	r2, r2, #32
 80035a6:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80035a8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80035aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80035ae:	62a3      	str	r3, [r4, #40]	@ 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035b0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80035b2:	04d8      	lsls	r0, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035b4:	bf5e      	ittt	pl
 80035b6:	6aa3      	ldrpl	r3, [r4, #40]	@ 0x28
 80035b8:	f043 0301 	orrpl.w	r3, r3, #1
 80035bc:	62a3      	strpl	r3, [r4, #40]	@ 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 80035be:	4620      	mov	r0, r4
 80035c0:	f7fe f956 	bl	8001870 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80035c4:	f06f 0212 	mvn.w	r2, #18
 80035c8:	6823      	ldr	r3, [r4, #0]
 80035ca:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80035cc:	0631      	lsls	r1, r6, #24
 80035ce:	d530      	bpl.n	8003632 <HAL_ADC_IRQHandler+0xc2>
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80035d0:	076a      	lsls	r2, r5, #29
 80035d2:	d52e      	bpl.n	8003632 <HAL_ADC_IRQHandler+0xc2>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80035d4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80035d6:	06db      	lsls	r3, r3, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80035d8:	bf5e      	ittt	pl
 80035da:	6aa3      	ldrpl	r3, [r4, #40]	@ 0x28
 80035dc:	f443 5300 	orrpl.w	r3, r3, #8192	@ 0x2000
 80035e0:	62a3      	strpl	r3, [r4, #40]	@ 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80035e2:	6823      	ldr	r3, [r4, #0]
 80035e4:	689a      	ldr	r2, [r3, #8]
 80035e6:	f402 42e0 	and.w	r2, r2, #28672	@ 0x7000
 80035ea:	f5b2 4fe0 	cmp.w	r2, #28672	@ 0x7000
 80035ee:	d00a      	beq.n	8003606 <HAL_ADC_IRQHandler+0x96>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80035f0:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80035f2:	0550      	lsls	r0, r2, #21
 80035f4:	d416      	bmi.n	8003624 <HAL_ADC_IRQHandler+0xb4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80035f6:	689a      	ldr	r2, [r3, #8]
 80035f8:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80035fc:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8003600:	d110      	bne.n	8003624 <HAL_ADC_IRQHandler+0xb4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003602:	7b22      	ldrb	r2, [r4, #12]
 8003604:	b972      	cbnz	r2, 8003624 <HAL_ADC_IRQHandler+0xb4>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003606:	685a      	ldr	r2, [r3, #4]
 8003608:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800360c:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800360e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003610:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003614:	62a3      	str	r3, [r4, #40]	@ 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003616:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003618:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800361a:	bf5e      	ittt	pl
 800361c:	6aa3      	ldrpl	r3, [r4, #40]	@ 0x28
 800361e:	f043 0301 	orrpl.w	r3, r3, #1
 8003622:	62a3      	strpl	r3, [r4, #40]	@ 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003624:	4620      	mov	r0, r4
 8003626:	f000 fa0f 	bl	8003a48 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800362a:	f06f 020c 	mvn.w	r2, #12
 800362e:	6823      	ldr	r3, [r4, #0]
 8003630:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8003632:	0672      	lsls	r2, r6, #25
 8003634:	d50c      	bpl.n	8003650 <HAL_ADC_IRQHandler+0xe0>
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8003636:	07eb      	lsls	r3, r5, #31
 8003638:	d50a      	bpl.n	8003650 <HAL_ADC_IRQHandler+0xe0>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800363a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800363c:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800363e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003642:	62a3      	str	r3, [r4, #40]	@ 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003644:	f7ff ff93 	bl	800356e <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003648:	f06f 0201 	mvn.w	r2, #1
 800364c:	6823      	ldr	r3, [r4, #0]
 800364e:	601a      	str	r2, [r3, #0]
}
 8003650:	bd70      	pop	{r4, r5, r6, pc}

08003652 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8003652:	4770      	bx	lr

08003654 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003654:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 8003656:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003658:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800365a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800365e:	6283      	str	r3, [r0, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003660:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8003662:	f043 0304 	orr.w	r3, r3, #4
 8003666:	62c3      	str	r3, [r0, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003668:	f7ff fff3 	bl	8003652 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800366c:	bd08      	pop	{r3, pc}
	...

08003670 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8003670:	2300      	movs	r3, #0
{ 
 8003672:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8003674:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8003676:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
{ 
 800367a:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800367c:	2b01      	cmp	r3, #1
 800367e:	d06c      	beq.n	800375a <HAL_ADC_ConfigChannel+0xea>
 8003680:	2301      	movs	r3, #1
 8003682:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  if (sConfig->Rank < 7U)
 8003686:	684d      	ldr	r5, [r1, #4]
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003688:	6802      	ldr	r2, [r0, #0]
  if (sConfig->Rank < 7U)
 800368a:	2d06      	cmp	r5, #6
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800368c:	6808      	ldr	r0, [r1, #0]
 800368e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  if (sConfig->Rank < 7U)
 8003692:	d822      	bhi.n	80036da <HAL_ADC_ConfigChannel+0x6a>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003694:	261f      	movs	r6, #31
 8003696:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 8003698:	3b05      	subs	r3, #5
 800369a:	409e      	lsls	r6, r3
 800369c:	ea25 0506 	bic.w	r5, r5, r6
 80036a0:	fa00 f303 	lsl.w	r3, r0, r3
 80036a4:	432b      	orrs	r3, r5
 80036a6:	6353      	str	r3, [r2, #52]	@ 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80036a8:	2809      	cmp	r0, #9
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80036aa:	688b      	ldr	r3, [r1, #8]
 80036ac:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 80036b0:	f04f 0107 	mov.w	r1, #7
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80036b4:	d929      	bls.n	800370a <HAL_ADC_ConfigChannel+0x9a>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80036b6:	68d6      	ldr	r6, [r2, #12]
 80036b8:	3d1e      	subs	r5, #30
 80036ba:	40a9      	lsls	r1, r5
 80036bc:	ea26 0101 	bic.w	r1, r6, r1
 80036c0:	40ab      	lsls	r3, r5
 80036c2:	430b      	orrs	r3, r1
 80036c4:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80036c6:	f1a0 0310 	sub.w	r3, r0, #16
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d925      	bls.n	800371a <HAL_ADC_ConfigChannel+0xaa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036ce:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80036d0:	2300      	movs	r3, #0
 80036d2:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 80036d6:	b002      	add	sp, #8
 80036d8:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 80036da:	2d0c      	cmp	r5, #12
 80036dc:	f04f 051f 	mov.w	r5, #31
 80036e0:	d809      	bhi.n	80036f6 <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80036e2:	6b16      	ldr	r6, [r2, #48]	@ 0x30
 80036e4:	3b23      	subs	r3, #35	@ 0x23
 80036e6:	409d      	lsls	r5, r3
 80036e8:	ea26 0505 	bic.w	r5, r6, r5
 80036ec:	fa00 f303 	lsl.w	r3, r0, r3
 80036f0:	432b      	orrs	r3, r5
 80036f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80036f4:	e7d8      	b.n	80036a8 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80036f6:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
 80036f8:	3b41      	subs	r3, #65	@ 0x41
 80036fa:	409d      	lsls	r5, r3
 80036fc:	ea26 0505 	bic.w	r5, r6, r5
 8003700:	fa00 f303 	lsl.w	r3, r0, r3
 8003704:	432b      	orrs	r3, r5
 8003706:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003708:	e7ce      	b.n	80036a8 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800370a:	6910      	ldr	r0, [r2, #16]
 800370c:	40a9      	lsls	r1, r5
 800370e:	ea20 0101 	bic.w	r1, r0, r1
 8003712:	40ab      	lsls	r3, r5
 8003714:	430b      	orrs	r3, r1
 8003716:	6113      	str	r3, [r2, #16]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003718:	e7d9      	b.n	80036ce <HAL_ADC_ConfigChannel+0x5e>
    if (hadc->Instance == ADC1)
 800371a:	4b11      	ldr	r3, [pc, #68]	@ (8003760 <HAL_ADC_ConfigChannel+0xf0>)
 800371c:	429a      	cmp	r2, r3
 800371e:	d116      	bne.n	800374e <HAL_ADC_ConfigChannel+0xde>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003720:	6893      	ldr	r3, [r2, #8]
 8003722:	021b      	lsls	r3, r3, #8
 8003724:	d4d3      	bmi.n	80036ce <HAL_ADC_ConfigChannel+0x5e>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003726:	6893      	ldr	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003728:	2810      	cmp	r0, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800372a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800372e:	6093      	str	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003730:	d1cd      	bne.n	80036ce <HAL_ADC_ConfigChannel+0x5e>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003732:	4b0c      	ldr	r3, [pc, #48]	@ (8003764 <HAL_ADC_ConfigChannel+0xf4>)
 8003734:	4a0c      	ldr	r2, [pc, #48]	@ (8003768 <HAL_ADC_ConfigChannel+0xf8>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	fbb3 f3f2 	udiv	r3, r3, r2
 800373c:	220a      	movs	r2, #10
 800373e:	4353      	muls	r3, r2
            wait_loop_index--;
 8003740:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8003742:	9b01      	ldr	r3, [sp, #4]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d0c2      	beq.n	80036ce <HAL_ADC_ConfigChannel+0x5e>
            wait_loop_index--;
 8003748:	9b01      	ldr	r3, [sp, #4]
 800374a:	3b01      	subs	r3, #1
 800374c:	e7f8      	b.n	8003740 <HAL_ADC_ConfigChannel+0xd0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800374e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      tmp_hal_status = HAL_ERROR;
 8003750:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003752:	f043 0320 	orr.w	r3, r3, #32
 8003756:	62a3      	str	r3, [r4, #40]	@ 0x28
      tmp_hal_status = HAL_ERROR;
 8003758:	e7ba      	b.n	80036d0 <HAL_ADC_ConfigChannel+0x60>
  __HAL_LOCK(hadc);
 800375a:	2002      	movs	r0, #2
 800375c:	e7bb      	b.n	80036d6 <HAL_ADC_ConfigChannel+0x66>
 800375e:	bf00      	nop
 8003760:	40012400 	.word	0x40012400
 8003764:	20000034 	.word	0x20000034
 8003768:	000f4240 	.word	0x000f4240

0800376c <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 800376c:	2300      	movs	r3, #0
{
 800376e:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0U;
 8003770:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003772:	6803      	ldr	r3, [r0, #0]
{
 8003774:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003776:	689a      	ldr	r2, [r3, #8]
 8003778:	07d2      	lsls	r2, r2, #31
 800377a:	d502      	bpl.n	8003782 <ADC_Enable+0x16>
  return HAL_OK;
 800377c:	2000      	movs	r0, #0
}
 800377e:	b003      	add	sp, #12
 8003780:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 8003782:	689a      	ldr	r2, [r3, #8]
 8003784:	f042 0201 	orr.w	r2, r2, #1
 8003788:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800378a:	4b14      	ldr	r3, [pc, #80]	@ (80037dc <ADC_Enable+0x70>)
 800378c:	4a14      	ldr	r2, [pc, #80]	@ (80037e0 <ADC_Enable+0x74>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8003794:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8003796:	9b01      	ldr	r3, [sp, #4]
 8003798:	b9e3      	cbnz	r3, 80037d4 <ADC_Enable+0x68>
    tickstart = HAL_GetTick();
 800379a:	f7ff fea3 	bl	80034e4 <HAL_GetTick>
 800379e:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 80037a0:	6823      	ldr	r3, [r4, #0]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	07db      	lsls	r3, r3, #31
 80037a6:	d4e9      	bmi.n	800377c <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80037a8:	f7ff fe9c 	bl	80034e4 <HAL_GetTick>
 80037ac:	1b40      	subs	r0, r0, r5
 80037ae:	2802      	cmp	r0, #2
 80037b0:	d9f6      	bls.n	80037a0 <ADC_Enable+0x34>
        if(ADC_IS_ENABLE(hadc) == RESET)
 80037b2:	6823      	ldr	r3, [r4, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f013 0301 	ands.w	r3, r3, #1
 80037ba:	d1f1      	bne.n	80037a0 <ADC_Enable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037bc:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
          return HAL_ERROR;
 80037be:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037c0:	f042 0210 	orr.w	r2, r2, #16
 80037c4:	62a2      	str	r2, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037c6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
          __HAL_UNLOCK(hadc);
 80037c8:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037cc:	f042 0201 	orr.w	r2, r2, #1
 80037d0:	62e2      	str	r2, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 80037d2:	e7d4      	b.n	800377e <ADC_Enable+0x12>
      wait_loop_index--;
 80037d4:	9b01      	ldr	r3, [sp, #4]
 80037d6:	3b01      	subs	r3, #1
 80037d8:	e7dc      	b.n	8003794 <ADC_Enable+0x28>
 80037da:	bf00      	nop
 80037dc:	20000034 	.word	0x20000034
 80037e0:	000f4240 	.word	0x000f4240

080037e4 <HAL_ADC_Start_DMA>:
{
 80037e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80037e8:	4b40      	ldr	r3, [pc, #256]	@ (80038ec <HAL_ADC_Start_DMA+0x108>)
{
 80037ea:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80037ec:	6802      	ldr	r2, [r0, #0]
{
 80037ee:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80037f0:	429a      	cmp	r2, r3
{
 80037f2:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80037f4:	d002      	beq.n	80037fc <HAL_ADC_Start_DMA+0x18>
 80037f6:	493e      	ldr	r1, [pc, #248]	@ (80038f0 <HAL_ADC_Start_DMA+0x10c>)
 80037f8:	428a      	cmp	r2, r1
 80037fa:	d103      	bne.n	8003804 <HAL_ADC_Start_DMA+0x20>
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 8003802:	d16e      	bne.n	80038e2 <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8003804:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8003808:	2b01      	cmp	r3, #1
 800380a:	d06c      	beq.n	80038e6 <HAL_ADC_Start_DMA+0x102>
 800380c:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 800380e:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8003810:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8003814:	f7ff ffaa 	bl	800376c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003818:	4606      	mov	r6, r0
 800381a:	2800      	cmp	r0, #0
 800381c:	d15d      	bne.n	80038da <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 800381e:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003820:	6821      	ldr	r1, [r4, #0]
 8003822:	4b33      	ldr	r3, [pc, #204]	@ (80038f0 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 8003824:	f425 6570 	bic.w	r5, r5, #3840	@ 0xf00
 8003828:	f025 0501 	bic.w	r5, r5, #1
 800382c:	f445 7580 	orr.w	r5, r5, #256	@ 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003830:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 8003832:	62a5      	str	r5, [r4, #40]	@ 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003834:	d104      	bne.n	8003840 <HAL_ADC_Start_DMA+0x5c>
 8003836:	4a2d      	ldr	r2, [pc, #180]	@ (80038ec <HAL_ADC_Start_DMA+0x108>)
 8003838:	6853      	ldr	r3, [r2, #4]
 800383a:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 800383e:	d13e      	bne.n	80038be <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003840:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003842:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003846:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003848:	684b      	ldr	r3, [r1, #4]
 800384a:	055a      	lsls	r2, r3, #21
 800384c:	d505      	bpl.n	800385a <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800384e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003850:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003854:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003858:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800385a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800385c:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800385e:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003862:	bf18      	it	ne
 8003864:	6ae3      	ldrne	r3, [r4, #44]	@ 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003866:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003868:	bf18      	it	ne
 800386a:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 800386e:	62e3      	str	r3, [r4, #44]	@ 0x2c
      __HAL_UNLOCK(hadc);
 8003870:	2300      	movs	r3, #0
 8003872:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003876:	4b1f      	ldr	r3, [pc, #124]	@ (80038f4 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003878:	314c      	adds	r1, #76	@ 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800387a:	6283      	str	r3, [r0, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800387c:	4b1e      	ldr	r3, [pc, #120]	@ (80038f8 <HAL_ADC_Start_DMA+0x114>)
 800387e:	62c3      	str	r3, [r0, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003880:	4b1e      	ldr	r3, [pc, #120]	@ (80038fc <HAL_ADC_Start_DMA+0x118>)
 8003882:	6303      	str	r3, [r0, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003884:	f06f 0302 	mvn.w	r3, #2
 8003888:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800388c:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8003890:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003894:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003898:	4643      	mov	r3, r8
 800389a:	f000 f96b 	bl	8003b74 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800389e:	6823      	ldr	r3, [r4, #0]
 80038a0:	689a      	ldr	r2, [r3, #8]
 80038a2:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 80038a6:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80038aa:	689a      	ldr	r2, [r3, #8]
 80038ac:	bf0c      	ite	eq
 80038ae:	f442 02a0 	orreq.w	r2, r2, #5242880	@ 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80038b2:	f442 1280 	orrne.w	r2, r2, #1048576	@ 0x100000
 80038b6:	609a      	str	r2, [r3, #8]
}
 80038b8:	4630      	mov	r0, r6
 80038ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80038be:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80038c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038c4:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80038c6:	6853      	ldr	r3, [r2, #4]
 80038c8:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80038ca:	bf41      	itttt	mi
 80038cc:	6aa0      	ldrmi	r0, [r4, #40]	@ 0x28
 80038ce:	f420 5040 	bicmi.w	r0, r0, #12288	@ 0x3000
 80038d2:	f440 5080 	orrmi.w	r0, r0, #4096	@ 0x1000
 80038d6:	62a0      	strmi	r0, [r4, #40]	@ 0x28
 80038d8:	e7bf      	b.n	800385a <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 80038da:	2300      	movs	r3, #0
 80038dc:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
 80038e0:	e7ea      	b.n	80038b8 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 80038e2:	2601      	movs	r6, #1
 80038e4:	e7e8      	b.n	80038b8 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 80038e6:	2602      	movs	r6, #2
 80038e8:	e7e6      	b.n	80038b8 <HAL_ADC_Start_DMA+0xd4>
 80038ea:	bf00      	nop
 80038ec:	40012400 	.word	0x40012400
 80038f0:	40012800 	.word	0x40012800
 80038f4:	08003515 	.word	0x08003515
 80038f8:	08003565 	.word	0x08003565
 80038fc:	08003655 	.word	0x08003655

08003900 <ADC_ConversionStop_Disable>:
{
 8003900:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003902:	6803      	ldr	r3, [r0, #0]
{
 8003904:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003906:	689a      	ldr	r2, [r3, #8]
 8003908:	07d1      	lsls	r1, r2, #31
 800390a:	d401      	bmi.n	8003910 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 800390c:	2000      	movs	r0, #0
}
 800390e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8003910:	689a      	ldr	r2, [r3, #8]
 8003912:	f022 0201 	bic.w	r2, r2, #1
 8003916:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8003918:	f7ff fde4 	bl	80034e4 <HAL_GetTick>
 800391c:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 800391e:	6823      	ldr	r3, [r4, #0]
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	07db      	lsls	r3, r3, #31
 8003924:	d5f2      	bpl.n	800390c <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003926:	f7ff fddd 	bl	80034e4 <HAL_GetTick>
 800392a:	1b40      	subs	r0, r0, r5
 800392c:	2802      	cmp	r0, #2
 800392e:	d9f6      	bls.n	800391e <ADC_ConversionStop_Disable+0x1e>
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003930:	6823      	ldr	r3, [r4, #0]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	07da      	lsls	r2, r3, #31
 8003936:	d5f2      	bpl.n	800391e <ADC_ConversionStop_Disable+0x1e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003938:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
          return HAL_ERROR;
 800393a:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800393c:	f043 0310 	orr.w	r3, r3, #16
 8003940:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003942:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003944:	f043 0301 	orr.w	r3, r3, #1
 8003948:	62e3      	str	r3, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 800394a:	e7e0      	b.n	800390e <ADC_ConversionStop_Disable+0xe>

0800394c <HAL_ADC_Init>:
{
 800394c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc == NULL)
 800394e:	4604      	mov	r4, r0
 8003950:	2800      	cmp	r0, #0
 8003952:	d06d      	beq.n	8003a30 <HAL_ADC_Init+0xe4>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003954:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003956:	b923      	cbnz	r3, 8003962 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8003958:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hadc->Lock = HAL_UNLOCKED;
 800395a:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    HAL_ADC_MspInit(hadc);
 800395e:	f7ff fa29 	bl	8002db4 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003962:	4620      	mov	r0, r4
 8003964:	f7ff ffcc 	bl	8003900 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003968:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800396a:	f013 0310 	ands.w	r3, r3, #16
 800396e:	d161      	bne.n	8003a34 <HAL_ADC_Init+0xe8>
 8003970:	2800      	cmp	r0, #0
 8003972:	d15f      	bne.n	8003a34 <HAL_ADC_Init+0xe8>
    ADC_STATE_CLR_SET(hadc->State,
 8003974:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003976:	6861      	ldr	r1, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8003978:	f422 5288 	bic.w	r2, r2, #4352	@ 0x1100
 800397c:	f022 0202 	bic.w	r2, r2, #2
 8003980:	f042 0202 	orr.w	r2, r2, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003984:	69e5      	ldr	r5, [r4, #28]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003986:	68a6      	ldr	r6, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8003988:	62a2      	str	r2, [r4, #40]	@ 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800398a:	7b22      	ldrb	r2, [r4, #12]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800398c:	4329      	orrs	r1, r5
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800398e:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003992:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003996:	d036      	beq.n	8003a06 <HAL_ADC_Init+0xba>
 8003998:	1e77      	subs	r7, r6, #1
 800399a:	427d      	negs	r5, r7
 800399c:	417d      	adcs	r5, r7
 800399e:	022d      	lsls	r5, r5, #8
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80039a0:	7d27      	ldrb	r7, [r4, #20]
 80039a2:	2f01      	cmp	r7, #1
 80039a4:	d106      	bne.n	80039b4 <HAL_ADC_Init+0x68>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80039a6:	bb82      	cbnz	r2, 8003a0a <HAL_ADC_Init+0xbe>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80039a8:	69a2      	ldr	r2, [r4, #24]
 80039aa:	3a01      	subs	r2, #1
 80039ac:	ea45 3242 	orr.w	r2, r5, r2, lsl #13
 80039b0:	f442 6500 	orr.w	r5, r2, #2048	@ 0x800
      MODIFY_REG(hadc->Instance->CR1,
 80039b4:	6822      	ldr	r2, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80039b6:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
      MODIFY_REG(hadc->Instance->CR1,
 80039ba:	6857      	ldr	r7, [r2, #4]
 80039bc:	f427 4769 	bic.w	r7, r7, #59648	@ 0xe900
 80039c0:	ea45 0507 	orr.w	r5, r5, r7
 80039c4:	6055      	str	r5, [r2, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80039c6:	6897      	ldr	r7, [r2, #8]
 80039c8:	4d1d      	ldr	r5, [pc, #116]	@ (8003a40 <HAL_ADC_Init+0xf4>)
 80039ca:	ea05 0507 	and.w	r5, r5, r7
 80039ce:	ea45 0501 	orr.w	r5, r5, r1
 80039d2:	6095      	str	r5, [r2, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80039d4:	d001      	beq.n	80039da <HAL_ADC_Init+0x8e>
 80039d6:	2e01      	cmp	r6, #1
 80039d8:	d102      	bne.n	80039e0 <HAL_ADC_Init+0x94>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80039da:	6923      	ldr	r3, [r4, #16]
 80039dc:	3b01      	subs	r3, #1
 80039de:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80039e0:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
 80039e2:	f425 0570 	bic.w	r5, r5, #15728640	@ 0xf00000
 80039e6:	432b      	orrs	r3, r5
 80039e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80039ea:	6892      	ldr	r2, [r2, #8]
 80039ec:	4b15      	ldr	r3, [pc, #84]	@ (8003a44 <HAL_ADC_Init+0xf8>)
 80039ee:	4013      	ands	r3, r2
 80039f0:	4299      	cmp	r1, r3
 80039f2:	d113      	bne.n	8003a1c <HAL_ADC_Init+0xd0>
      ADC_CLEAR_ERRORCODE(hadc);
 80039f4:	2300      	movs	r3, #0
 80039f6:	62e3      	str	r3, [r4, #44]	@ 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80039f8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80039fa:	f023 0303 	bic.w	r3, r3, #3
 80039fe:	f043 0301 	orr.w	r3, r3, #1
 8003a02:	62a3      	str	r3, [r4, #40]	@ 0x28
}
 8003a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003a06:	4635      	mov	r5, r6
 8003a08:	e7ca      	b.n	80039a0 <HAL_ADC_Init+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a0a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003a0c:	f042 0220 	orr.w	r2, r2, #32
 8003a10:	62a2      	str	r2, [r4, #40]	@ 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a12:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003a14:	f042 0201 	orr.w	r2, r2, #1
 8003a18:	62e2      	str	r2, [r4, #44]	@ 0x2c
 8003a1a:	e7cb      	b.n	80039b4 <HAL_ADC_Init+0x68>
      ADC_STATE_CLR_SET(hadc->State,
 8003a1c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003a1e:	f023 0312 	bic.w	r3, r3, #18
 8003a22:	f043 0310 	orr.w	r3, r3, #16
 8003a26:	62a3      	str	r3, [r4, #40]	@ 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a28:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003a2a:	f043 0301 	orr.w	r3, r3, #1
 8003a2e:	62e3      	str	r3, [r4, #44]	@ 0x2c
    return HAL_ERROR;
 8003a30:	2001      	movs	r0, #1
 8003a32:	e7e7      	b.n	8003a04 <HAL_ADC_Init+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a34:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003a36:	f043 0310 	orr.w	r3, r3, #16
 8003a3a:	62a3      	str	r3, [r4, #40]	@ 0x28
    tmp_hal_status = HAL_ERROR;
 8003a3c:	e7f8      	b.n	8003a30 <HAL_ADC_Init+0xe4>
 8003a3e:	bf00      	nop
 8003a40:	ffe1f7fd 	.word	0xffe1f7fd
 8003a44:	ff1f0efe 	.word	0xff1f0efe

08003a48 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003a48:	4770      	bx	lr
	...

08003a4c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a4c:	4907      	ldr	r1, [pc, #28]	@ (8003a6c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003a4e:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a50:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003a52:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a56:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003a5a:	0412      	lsls	r2, r2, #16
 8003a5c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8003a68:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003a6a:	4770      	bx	lr
 8003a6c:	e000ed00 	.word	0xe000ed00

08003a70 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a70:	4b15      	ldr	r3, [pc, #84]	@ (8003ac8 <HAL_NVIC_SetPriority+0x58>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a72:	b530      	push	{r4, r5, lr}
 8003a74:	68dc      	ldr	r4, [r3, #12]
 8003a76:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a7a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a7e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a80:	2b04      	cmp	r3, #4
 8003a82:	bf28      	it	cs
 8003a84:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a86:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a88:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a8c:	bf94      	ite	ls
 8003a8e:	2400      	movls	r4, #0
 8003a90:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a92:	fa05 f303 	lsl.w	r3, r5, r3
 8003a96:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a9a:	40a5      	lsls	r5, r4
 8003a9c:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003aa0:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8003aa2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003aa4:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa8:	bfac      	ite	ge
 8003aaa:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aae:	4a07      	ldrlt	r2, [pc, #28]	@ (8003acc <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ab0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	bfab      	itete	ge
 8003ab8:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003abc:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ac0:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ac4:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003ac6:	bd30      	pop	{r4, r5, pc}
 8003ac8:	e000ed00 	.word	0xe000ed00
 8003acc:	e000ed14 	.word	0xe000ed14

08003ad0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003ad0:	2800      	cmp	r0, #0
 8003ad2:	db07      	blt.n	8003ae4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	0941      	lsrs	r1, r0, #5
 8003ad8:	4a03      	ldr	r2, [pc, #12]	@ (8003ae8 <HAL_NVIC_EnableIRQ+0x18>)
 8003ada:	f000 001f 	and.w	r0, r0, #31
 8003ade:	4083      	lsls	r3, r0
 8003ae0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop
 8003ae8:	e000e100 	.word	0xe000e100

08003aec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003aec:	3801      	subs	r0, #1
 8003aee:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8003af2:	d20b      	bcs.n	8003b0c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003af4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003af8:	21f0      	movs	r1, #240	@ 0xf0
 8003afa:	4a05      	ldr	r2, [pc, #20]	@ (8003b10 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003afc:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003afe:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b02:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b04:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b06:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b08:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b0a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003b0c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003b0e:	4770      	bx	lr
 8003b10:	e000ed00 	.word	0xe000ed00

08003b14 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003b14:	4603      	mov	r3, r0
{
 8003b16:	b510      	push	{r4, lr}
  if(hdma == NULL)
 8003b18:	b330      	cbz	r0, 8003b68 <HAL_DMA_Init+0x54>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003b1a:	6801      	ldr	r1, [r0, #0]
 8003b1c:	2014      	movs	r0, #20
 8003b1e:	4a13      	ldr	r2, [pc, #76]	@ (8003b6c <HAL_DMA_Init+0x58>)
 8003b20:	440a      	add	r2, r1
 8003b22:	fbb2 f2f0 	udiv	r2, r2, r0
 8003b26:	0092      	lsls	r2, r2, #2
 8003b28:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003b2a:	4a11      	ldr	r2, [pc, #68]	@ (8003b70 <HAL_DMA_Init+0x5c>)
 8003b2c:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b2e:	2202      	movs	r2, #2
 8003b30:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003b34:	e9d3 2401 	ldrd	r2, r4, [r3, #4]
 8003b38:	4322      	orrs	r2, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b3a:	68dc      	ldr	r4, [r3, #12]
  tmp = hdma->Instance->CCR;
 8003b3c:	6808      	ldr	r0, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b3e:	4322      	orrs	r2, r4
 8003b40:	691c      	ldr	r4, [r3, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003b42:	f36f 100d 	bfc	r0, #4, #10
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b46:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b48:	695c      	ldr	r4, [r3, #20]
 8003b4a:	4322      	orrs	r2, r4
 8003b4c:	699c      	ldr	r4, [r3, #24]
 8003b4e:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b50:	69dc      	ldr	r4, [r3, #28]
 8003b52:	4322      	orrs	r2, r4
  tmp |=  hdma->Init.Direction        |
 8003b54:	4302      	orrs	r2, r0

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003b56:	600a      	str	r2, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b58:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003b5a:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b5c:	6398      	str	r0, [r3, #56]	@ 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003b5e:	f883 0020 	strb.w	r0, [r3, #32]
  hdma->State = HAL_DMA_STATE_READY;
 8003b62:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  return HAL_OK;
}
 8003b66:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003b68:	2001      	movs	r0, #1
 8003b6a:	e7fc      	b.n	8003b66 <HAL_DMA_Init+0x52>
 8003b6c:	bffdfff8 	.word	0xbffdfff8
 8003b70:	40020000 	.word	0x40020000

08003b74 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b74:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003b76:	f890 4020 	ldrb.w	r4, [r0, #32]
 8003b7a:	2c01      	cmp	r4, #1
 8003b7c:	d034      	beq.n	8003be8 <HAL_DMA_Start_IT+0x74>
 8003b7e:	2401      	movs	r4, #1
 8003b80:	f880 4020 	strb.w	r4, [r0, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b84:	f890 4021 	ldrb.w	r4, [r0, #33]	@ 0x21
 8003b88:	2c01      	cmp	r4, #1
 8003b8a:	b2e5      	uxtb	r5, r4
 8003b8c:	f04f 0400 	mov.w	r4, #0
 8003b90:	d128      	bne.n	8003be4 <HAL_DMA_Start_IT+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b92:	2602      	movs	r6, #2
 8003b94:	f880 6021 	strb.w	r6, [r0, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b98:	6384      	str	r4, [r0, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b9a:	6804      	ldr	r4, [r0, #0]
 8003b9c:	6826      	ldr	r6, [r4, #0]
 8003b9e:	f026 0601 	bic.w	r6, r6, #1
 8003ba2:	6026      	str	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003ba4:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	@ 0x3c
 8003ba8:	40bd      	lsls	r5, r7
 8003baa:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003bac:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bae:	6843      	ldr	r3, [r0, #4]
 8003bb0:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8003bb2:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003bb4:	bf0b      	itete	eq
 8003bb6:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003bb8:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003bba:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003bbc:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8003bbe:	b14b      	cbz	r3, 8003bd4 <HAL_DMA_Start_IT+0x60>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bc0:	6823      	ldr	r3, [r4, #0]
 8003bc2:	f043 030e 	orr.w	r3, r3, #14
  HAL_StatusTypeDef status = HAL_OK;
 8003bc6:	2000      	movs	r0, #0
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003bc8:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8003bca:	6823      	ldr	r3, [r4, #0]
 8003bcc:	f043 0301 	orr.w	r3, r3, #1
 8003bd0:	6023      	str	r3, [r4, #0]
}
 8003bd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003bd4:	6823      	ldr	r3, [r4, #0]
 8003bd6:	f023 0304 	bic.w	r3, r3, #4
 8003bda:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003bdc:	6823      	ldr	r3, [r4, #0]
 8003bde:	f043 030a 	orr.w	r3, r3, #10
 8003be2:	e7f0      	b.n	8003bc6 <HAL_DMA_Start_IT+0x52>
    __HAL_UNLOCK(hdma); 
 8003be4:	f880 4020 	strb.w	r4, [r0, #32]
  __HAL_LOCK(hdma);
 8003be8:	2002      	movs	r0, #2
 8003bea:	e7f2      	b.n	8003bd2 <HAL_DMA_Start_IT+0x5e>

08003bec <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bec:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
{
 8003bf0:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bf2:	2a02      	cmp	r2, #2
 8003bf4:	d006      	beq.n	8003c04 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bf6:	2204      	movs	r2, #4
 8003bf8:	6382      	str	r2, [r0, #56]	@ 0x38
    return HAL_ERROR;
 8003bfa:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f883 2020 	strb.w	r2, [r3, #32]
}
 8003c02:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c04:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003c06:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c08:	6811      	ldr	r1, [r2, #0]
 8003c0a:	f021 010e 	bic.w	r1, r1, #14
 8003c0e:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8003c10:	6811      	ldr	r1, [r2, #0]
 8003c12:	f021 0101 	bic.w	r1, r1, #1
 8003c16:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003c18:	2101      	movs	r1, #1
 8003c1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c1c:	fa01 f202 	lsl.w	r2, r1, r2
 8003c20:	6042      	str	r2, [r0, #4]
  return status; 
 8003c22:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8003c24:	f883 1021 	strb.w	r1, [r3, #33]	@ 0x21
  return status; 
 8003c28:	e7e8      	b.n	8003bfc <HAL_DMA_Abort+0x10>
	...

08003c2c <HAL_DMA_Abort_IT>:
{  
 8003c2c:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003c2e:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d003      	beq.n	8003c3e <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c36:	2304      	movs	r3, #4
 8003c38:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 8003c3a:	2001      	movs	r0, #1
}
 8003c3c:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c3e:	6803      	ldr	r3, [r0, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	f022 020e 	bic.w	r2, r2, #14
 8003c46:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	f022 0201 	bic.w	r2, r2, #1
 8003c4e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003c50:	4a17      	ldr	r2, [pc, #92]	@ (8003cb0 <HAL_DMA_Abort_IT+0x84>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d01f      	beq.n	8003c96 <HAL_DMA_Abort_IT+0x6a>
 8003c56:	3214      	adds	r2, #20
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d01e      	beq.n	8003c9a <HAL_DMA_Abort_IT+0x6e>
 8003c5c:	3214      	adds	r2, #20
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d01d      	beq.n	8003c9e <HAL_DMA_Abort_IT+0x72>
 8003c62:	3214      	adds	r2, #20
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d01d      	beq.n	8003ca4 <HAL_DMA_Abort_IT+0x78>
 8003c68:	3214      	adds	r2, #20
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d01d      	beq.n	8003caa <HAL_DMA_Abort_IT+0x7e>
 8003c6e:	3214      	adds	r2, #20
 8003c70:	4293      	cmp	r3, r2
 8003c72:	bf14      	ite	ne
 8003c74:	f04f 7380 	movne.w	r3, #16777216	@ 0x1000000
 8003c78:	f44f 1380 	moveq.w	r3, #1048576	@ 0x100000
 8003c7c:	4a0d      	ldr	r2, [pc, #52]	@ (8003cb4 <HAL_DMA_Abort_IT+0x88>)
 8003c7e:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003c80:	2301      	movs	r3, #1
 8003c82:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8003c86:	2300      	movs	r3, #0
 8003c88:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8003c8c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8003c8e:	b103      	cbz	r3, 8003c92 <HAL_DMA_Abort_IT+0x66>
      hdma->XferAbortCallback(hdma);
 8003c90:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8003c92:	2000      	movs	r0, #0
 8003c94:	e7d2      	b.n	8003c3c <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003c96:	2301      	movs	r3, #1
 8003c98:	e7f0      	b.n	8003c7c <HAL_DMA_Abort_IT+0x50>
 8003c9a:	2310      	movs	r3, #16
 8003c9c:	e7ee      	b.n	8003c7c <HAL_DMA_Abort_IT+0x50>
 8003c9e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ca2:	e7eb      	b.n	8003c7c <HAL_DMA_Abort_IT+0x50>
 8003ca4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ca8:	e7e8      	b.n	8003c7c <HAL_DMA_Abort_IT+0x50>
 8003caa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003cae:	e7e5      	b.n	8003c7c <HAL_DMA_Abort_IT+0x50>
 8003cb0:	40020008 	.word	0x40020008
 8003cb4:	40020000 	.word	0x40020000

08003cb8 <HAL_DMA_IRQHandler>:
{
 8003cb8:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003cba:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003cbc:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003cbe:	6c02      	ldr	r2, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003cc0:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003cc2:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003cc4:	4095      	lsls	r5, r2
 8003cc6:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8003cc8:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003cca:	d032      	beq.n	8003d32 <HAL_DMA_IRQHandler+0x7a>
 8003ccc:	074d      	lsls	r5, r1, #29
 8003cce:	d530      	bpl.n	8003d32 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cd4:	bf5e      	ittt	pl
 8003cd6:	681a      	ldrpl	r2, [r3, #0]
 8003cd8:	f022 0204 	bicpl.w	r2, r2, #4
 8003cdc:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003cde:	4a3e      	ldr	r2, [pc, #248]	@ (8003dd8 <HAL_DMA_IRQHandler+0x120>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d019      	beq.n	8003d18 <HAL_DMA_IRQHandler+0x60>
 8003ce4:	3214      	adds	r2, #20
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d018      	beq.n	8003d1c <HAL_DMA_IRQHandler+0x64>
 8003cea:	3214      	adds	r2, #20
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d017      	beq.n	8003d20 <HAL_DMA_IRQHandler+0x68>
 8003cf0:	3214      	adds	r2, #20
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d017      	beq.n	8003d26 <HAL_DMA_IRQHandler+0x6e>
 8003cf6:	3214      	adds	r2, #20
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d017      	beq.n	8003d2c <HAL_DMA_IRQHandler+0x74>
 8003cfc:	3214      	adds	r2, #20
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	bf14      	ite	ne
 8003d02:	f04f 6380 	movne.w	r3, #67108864	@ 0x4000000
 8003d06:	f44f 0380 	moveq.w	r3, #4194304	@ 0x400000
 8003d0a:	4a34      	ldr	r2, [pc, #208]	@ (8003ddc <HAL_DMA_IRQHandler+0x124>)
 8003d0c:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8003d0e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d05e      	beq.n	8003dd2 <HAL_DMA_IRQHandler+0x11a>
}
 8003d14:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8003d16:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003d18:	2304      	movs	r3, #4
 8003d1a:	e7f6      	b.n	8003d0a <HAL_DMA_IRQHandler+0x52>
 8003d1c:	2340      	movs	r3, #64	@ 0x40
 8003d1e:	e7f4      	b.n	8003d0a <HAL_DMA_IRQHandler+0x52>
 8003d20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003d24:	e7f1      	b.n	8003d0a <HAL_DMA_IRQHandler+0x52>
 8003d26:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003d2a:	e7ee      	b.n	8003d0a <HAL_DMA_IRQHandler+0x52>
 8003d2c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003d30:	e7eb      	b.n	8003d0a <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003d32:	2502      	movs	r5, #2
 8003d34:	4095      	lsls	r5, r2
 8003d36:	4225      	tst	r5, r4
 8003d38:	d035      	beq.n	8003da6 <HAL_DMA_IRQHandler+0xee>
 8003d3a:	078d      	lsls	r5, r1, #30
 8003d3c:	d533      	bpl.n	8003da6 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	0694      	lsls	r4, r2, #26
 8003d42:	d406      	bmi.n	8003d52 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	f022 020a 	bic.w	r2, r2, #10
 8003d4a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f880 2021 	strb.w	r2, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003d52:	4a21      	ldr	r2, [pc, #132]	@ (8003dd8 <HAL_DMA_IRQHandler+0x120>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d019      	beq.n	8003d8c <HAL_DMA_IRQHandler+0xd4>
 8003d58:	3214      	adds	r2, #20
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d018      	beq.n	8003d90 <HAL_DMA_IRQHandler+0xd8>
 8003d5e:	3214      	adds	r2, #20
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d017      	beq.n	8003d94 <HAL_DMA_IRQHandler+0xdc>
 8003d64:	3214      	adds	r2, #20
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d017      	beq.n	8003d9a <HAL_DMA_IRQHandler+0xe2>
 8003d6a:	3214      	adds	r2, #20
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d017      	beq.n	8003da0 <HAL_DMA_IRQHandler+0xe8>
 8003d70:	3214      	adds	r2, #20
 8003d72:	4293      	cmp	r3, r2
 8003d74:	bf14      	ite	ne
 8003d76:	f04f 7300 	movne.w	r3, #33554432	@ 0x2000000
 8003d7a:	f44f 1300 	moveq.w	r3, #2097152	@ 0x200000
 8003d7e:	4a17      	ldr	r2, [pc, #92]	@ (8003ddc <HAL_DMA_IRQHandler+0x124>)
 8003d80:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8003d82:	2300      	movs	r3, #0
 8003d84:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8003d88:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003d8a:	e7c1      	b.n	8003d10 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003d8c:	2302      	movs	r3, #2
 8003d8e:	e7f6      	b.n	8003d7e <HAL_DMA_IRQHandler+0xc6>
 8003d90:	2320      	movs	r3, #32
 8003d92:	e7f4      	b.n	8003d7e <HAL_DMA_IRQHandler+0xc6>
 8003d94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003d98:	e7f1      	b.n	8003d7e <HAL_DMA_IRQHandler+0xc6>
 8003d9a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003d9e:	e7ee      	b.n	8003d7e <HAL_DMA_IRQHandler+0xc6>
 8003da0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003da4:	e7eb      	b.n	8003d7e <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003da6:	2508      	movs	r5, #8
 8003da8:	4095      	lsls	r5, r2
 8003daa:	4225      	tst	r5, r4
 8003dac:	d011      	beq.n	8003dd2 <HAL_DMA_IRQHandler+0x11a>
 8003dae:	0709      	lsls	r1, r1, #28
 8003db0:	d50f      	bpl.n	8003dd2 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003db2:	6819      	ldr	r1, [r3, #0]
 8003db4:	f021 010e 	bic.w	r1, r1, #14
 8003db8:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003dba:	2301      	movs	r3, #1
 8003dbc:	fa03 f202 	lsl.w	r2, r3, r2
 8003dc0:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003dc2:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8003dc4:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8003dc8:	2300      	movs	r3, #0
 8003dca:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8003dce:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8003dd0:	e79e      	b.n	8003d10 <HAL_DMA_IRQHandler+0x58>
}
 8003dd2:	bc70      	pop	{r4, r5, r6}
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	40020008 	.word	0x40020008
 8003ddc:	40020000 	.word	0x40020000

08003de0 <HAL_DMA_GetState>:
  return hdma->State;
 8003de0:	f890 0021 	ldrb.w	r0, [r0, #33]	@ 0x21
}
 8003de4:	4770      	bx	lr
	...

08003de8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003de8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003dec:	2400      	movs	r4, #0
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003dee:	f04f 0e0f 	mov.w	lr, #15
  uint32_t position = 0x00u;
 8003df2:	4626      	mov	r6, r4
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003df4:	f8df c184 	ldr.w	ip, [pc, #388]	@ 8003f7c <HAL_GPIO_Init+0x194>
 8003df8:	4b61      	ldr	r3, [pc, #388]	@ (8003f80 <HAL_GPIO_Init+0x198>)
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003dfa:	f100 0804 	add.w	r8, r0, #4
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003dfe:	680a      	ldr	r2, [r1, #0]
 8003e00:	fa32 f506 	lsrs.w	r5, r2, r6
 8003e04:	d102      	bne.n	8003e0c <HAL_GPIO_Init+0x24>
      }
    }

	position++;
  }
}
 8003e06:	b003      	add	sp, #12
 8003e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8003e0c:	2501      	movs	r5, #1
 8003e0e:	fa05 f706 	lsl.w	r7, r5, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e12:	ea02 0507 	and.w	r5, r2, r7
    if (iocurrent == ioposition)
 8003e16:	ea37 0202 	bics.w	r2, r7, r2
 8003e1a:	d176      	bne.n	8003f0a <HAL_GPIO_Init+0x122>
      switch (GPIO_Init->Mode)
 8003e1c:	684a      	ldr	r2, [r1, #4]
 8003e1e:	2a03      	cmp	r2, #3
 8003e20:	d807      	bhi.n	8003e32 <HAL_GPIO_Init+0x4a>
 8003e22:	3a01      	subs	r2, #1
 8003e24:	2a02      	cmp	r2, #2
 8003e26:	f200 8083 	bhi.w	8003f30 <HAL_GPIO_Init+0x148>
 8003e2a:	e8df f002 	tbb	[pc, r2]
 8003e2e:	9691      	.short	0x9691
 8003e30:	9c          	.byte	0x9c
 8003e31:	00          	.byte	0x00
 8003e32:	2a12      	cmp	r2, #18
 8003e34:	f000 8094 	beq.w	8003f60 <HAL_GPIO_Init+0x178>
 8003e38:	d869      	bhi.n	8003f0e <HAL_GPIO_Init+0x126>
 8003e3a:	2a11      	cmp	r2, #17
 8003e3c:	f000 808a 	beq.w	8003f54 <HAL_GPIO_Init+0x16c>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003e40:	2dff      	cmp	r5, #255	@ 0xff
 8003e42:	bf94      	ite	ls
 8003e44:	4681      	movls	r9, r0
 8003e46:	46c1      	movhi	r9, r8
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003e48:	ea4f 0286 	mov.w	r2, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003e4c:	f8d9 7000 	ldr.w	r7, [r9]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003e50:	bf88      	it	hi
 8003e52:	3a20      	subhi	r2, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003e54:	fa0e fa02 	lsl.w	sl, lr, r2
 8003e58:	ea27 070a 	bic.w	r7, r7, sl
 8003e5c:	fa04 f202 	lsl.w	r2, r4, r2
 8003e60:	4317      	orrs	r7, r2
 8003e62:	f8c9 7000 	str.w	r7, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e66:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8003e6a:	f019 5f80 	tst.w	r9, #268435456	@ 0x10000000
 8003e6e:	d04c      	beq.n	8003f0a <HAL_GPIO_Init+0x122>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003e70:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8003e74:	f026 0703 	bic.w	r7, r6, #3
 8003e78:	f042 0201 	orr.w	r2, r2, #1
 8003e7c:	f8cc 2018 	str.w	r2, [ip, #24]
 8003e80:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8003e84:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8003e88:	f002 0201 	and.w	r2, r2, #1
 8003e8c:	9201      	str	r2, [sp, #4]
 8003e8e:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003e92:	f006 0a03 	and.w	sl, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003e96:	9a01      	ldr	r2, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003e98:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8003e9c:	68ba      	ldr	r2, [r7, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003e9e:	fa0e fb0a 	lsl.w	fp, lr, sl
 8003ea2:	ea22 0b0b 	bic.w	fp, r2, fp
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003ea6:	4a37      	ldr	r2, [pc, #220]	@ (8003f84 <HAL_GPIO_Init+0x19c>)
 8003ea8:	4290      	cmp	r0, r2
 8003eaa:	d060      	beq.n	8003f6e <HAL_GPIO_Init+0x186>
 8003eac:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003eb0:	4290      	cmp	r0, r2
 8003eb2:	d05e      	beq.n	8003f72 <HAL_GPIO_Init+0x18a>
 8003eb4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003eb8:	4290      	cmp	r0, r2
 8003eba:	d05c      	beq.n	8003f76 <HAL_GPIO_Init+0x18e>
 8003ebc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003ec0:	4290      	cmp	r0, r2
 8003ec2:	bf14      	ite	ne
 8003ec4:	2204      	movne	r2, #4
 8003ec6:	2203      	moveq	r2, #3
 8003ec8:	fa02 f20a 	lsl.w	r2, r2, sl
 8003ecc:	ea42 020b 	orr.w	r2, r2, fp
        AFIO->EXTICR[position >> 2u] = temp;
 8003ed0:	60ba      	str	r2, [r7, #8]
          SET_BIT(EXTI->RTSR, iocurrent);
 8003ed2:	689a      	ldr	r2, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003ed4:	f419 1f80 	tst.w	r9, #1048576	@ 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8003ed8:	bf14      	ite	ne
 8003eda:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003edc:	43aa      	biceq	r2, r5
 8003ede:	609a      	str	r2, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8003ee0:	68da      	ldr	r2, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ee2:	f419 1f00 	tst.w	r9, #2097152	@ 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8003ee6:	bf14      	ite	ne
 8003ee8:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003eea:	43aa      	biceq	r2, r5
 8003eec:	60da      	str	r2, [r3, #12]
          SET_BIT(EXTI->EMR, iocurrent);
 8003eee:	685a      	ldr	r2, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ef0:	f419 3f00 	tst.w	r9, #131072	@ 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8003ef4:	bf14      	ite	ne
 8003ef6:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003ef8:	43aa      	biceq	r2, r5
 8003efa:	605a      	str	r2, [r3, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 8003efc:	681a      	ldr	r2, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003efe:	f419 3f80 	tst.w	r9, #65536	@ 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8003f02:	bf14      	ite	ne
 8003f04:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003f06:	43aa      	biceq	r2, r5
 8003f08:	601a      	str	r2, [r3, #0]
	position++;
 8003f0a:	3601      	adds	r6, #1
 8003f0c:	e777      	b.n	8003dfe <HAL_GPIO_Init+0x16>
      switch (GPIO_Init->Mode)
 8003f0e:	f8df 9078 	ldr.w	r9, [pc, #120]	@ 8003f88 <HAL_GPIO_Init+0x1a0>
 8003f12:	454a      	cmp	r2, r9
 8003f14:	d00c      	beq.n	8003f30 <HAL_GPIO_Init+0x148>
 8003f16:	d814      	bhi.n	8003f42 <HAL_GPIO_Init+0x15a>
 8003f18:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 8003f1c:	454a      	cmp	r2, r9
 8003f1e:	d007      	beq.n	8003f30 <HAL_GPIO_Init+0x148>
 8003f20:	f509 2970 	add.w	r9, r9, #983040	@ 0xf0000
 8003f24:	454a      	cmp	r2, r9
 8003f26:	d003      	beq.n	8003f30 <HAL_GPIO_Init+0x148>
 8003f28:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 8003f2c:	454a      	cmp	r2, r9
 8003f2e:	d187      	bne.n	8003e40 <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003f30:	688a      	ldr	r2, [r1, #8]
 8003f32:	b1d2      	cbz	r2, 8003f6a <HAL_GPIO_Init+0x182>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003f34:	2a01      	cmp	r2, #1
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003f36:	f04f 0408 	mov.w	r4, #8
            GPIOx->BSRR = ioposition;
 8003f3a:	bf0c      	ite	eq
 8003f3c:	6107      	streq	r7, [r0, #16]
            GPIOx->BRR = ioposition;
 8003f3e:	6147      	strne	r7, [r0, #20]
 8003f40:	e77e      	b.n	8003e40 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8003f42:	f8df 9048 	ldr.w	r9, [pc, #72]	@ 8003f8c <HAL_GPIO_Init+0x1a4>
 8003f46:	454a      	cmp	r2, r9
 8003f48:	d0f2      	beq.n	8003f30 <HAL_GPIO_Init+0x148>
 8003f4a:	f509 3980 	add.w	r9, r9, #65536	@ 0x10000
 8003f4e:	e7ed      	b.n	8003f2c <HAL_GPIO_Init+0x144>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003f50:	68cc      	ldr	r4, [r1, #12]
          break;
 8003f52:	e775      	b.n	8003e40 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003f54:	68cc      	ldr	r4, [r1, #12]
 8003f56:	3404      	adds	r4, #4
          break;
 8003f58:	e772      	b.n	8003e40 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003f5a:	68cc      	ldr	r4, [r1, #12]
 8003f5c:	3408      	adds	r4, #8
          break;
 8003f5e:	e76f      	b.n	8003e40 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003f60:	68cc      	ldr	r4, [r1, #12]
 8003f62:	340c      	adds	r4, #12
          break;
 8003f64:	e76c      	b.n	8003e40 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8003f66:	2400      	movs	r4, #0
 8003f68:	e76a      	b.n	8003e40 <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003f6a:	2404      	movs	r4, #4
 8003f6c:	e768      	b.n	8003e40 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003f6e:	2200      	movs	r2, #0
 8003f70:	e7aa      	b.n	8003ec8 <HAL_GPIO_Init+0xe0>
 8003f72:	2201      	movs	r2, #1
 8003f74:	e7a8      	b.n	8003ec8 <HAL_GPIO_Init+0xe0>
 8003f76:	2202      	movs	r2, #2
 8003f78:	e7a6      	b.n	8003ec8 <HAL_GPIO_Init+0xe0>
 8003f7a:	bf00      	nop
 8003f7c:	40021000 	.word	0x40021000
 8003f80:	40010400 	.word	0x40010400
 8003f84:	40010800 	.word	0x40010800
 8003f88:	10220000 	.word	0x10220000
 8003f8c:	10310000 	.word	0x10310000

08003f90 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f90:	b10a      	cbz	r2, 8003f96 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003f92:	6101      	str	r1, [r0, #16]
  }
}
 8003f94:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003f96:	0409      	lsls	r1, r1, #16
 8003f98:	e7fb      	b.n	8003f92 <HAL_GPIO_WritePin+0x2>

08003f9a <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f9a:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f9c:	ea01 0203 	and.w	r2, r1, r3
 8003fa0:	ea21 0103 	bic.w	r1, r1, r3
 8003fa4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8003fa8:	6101      	str	r1, [r0, #16]
}
 8003faa:	4770      	bx	lr

08003fac <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fac:	6801      	ldr	r1, [r0, #0]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	694b      	ldr	r3, [r1, #20]
 8003fb2:	f413 6380 	ands.w	r3, r3, #1024	@ 0x400
 8003fb6:	d010      	beq.n	8003fda <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fb8:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 8003fbc:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 8003fbe:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003fc0:	6302      	str	r2, [r0, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003fc2:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fc6:	f880 203e 	strb.w	r2, [r0, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fca:	6c03      	ldr	r3, [r0, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fcc:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fd0:	f043 0304 	orr.w	r3, r3, #4
 8003fd4:	6403      	str	r3, [r0, #64]	@ 0x40

    return HAL_ERROR;
 8003fd6:	2001      	movs	r0, #1
 8003fd8:	4770      	bx	lr
  }
  return HAL_OK;
 8003fda:	4618      	mov	r0, r3
}
 8003fdc:	4770      	bx	lr

08003fde <I2C_WaitOnFlagUntilTimeout>:
{
 8003fde:	e92d 46f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r9, sl, lr}
 8003fe2:	4606      	mov	r6, r0
 8003fe4:	460f      	mov	r7, r1
 8003fe6:	4691      	mov	r9, r2
 8003fe8:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fea:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8003fee:	6833      	ldr	r3, [r6, #0]
 8003ff0:	f1ba 0f01 	cmp.w	sl, #1
 8003ff4:	bf0c      	ite	eq
 8003ff6:	695c      	ldreq	r4, [r3, #20]
 8003ff8:	699c      	ldrne	r4, [r3, #24]
 8003ffa:	ea27 0404 	bic.w	r4, r7, r4
 8003ffe:	b2a4      	uxth	r4, r4
 8004000:	fab4 f484 	clz	r4, r4
 8004004:	0964      	lsrs	r4, r4, #5
 8004006:	45a1      	cmp	r9, r4
 8004008:	d001      	beq.n	800400e <I2C_WaitOnFlagUntilTimeout+0x30>
  return HAL_OK;
 800400a:	2000      	movs	r0, #0
 800400c:	e025      	b.n	800405a <I2C_WaitOnFlagUntilTimeout+0x7c>
    if (Timeout != HAL_MAX_DELAY)
 800400e:	1c6a      	adds	r2, r5, #1
 8004010:	d0ee      	beq.n	8003ff0 <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004012:	f7ff fa67 	bl	80034e4 <HAL_GetTick>
 8004016:	9b08      	ldr	r3, [sp, #32]
 8004018:	1ac0      	subs	r0, r0, r3
 800401a:	42a8      	cmp	r0, r5
 800401c:	d801      	bhi.n	8004022 <I2C_WaitOnFlagUntilTimeout+0x44>
 800401e:	2d00      	cmp	r5, #0
 8004020:	d1e5      	bne.n	8003fee <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004022:	6833      	ldr	r3, [r6, #0]
 8004024:	f1ba 0f01 	cmp.w	sl, #1
 8004028:	bf0c      	ite	eq
 800402a:	695b      	ldreq	r3, [r3, #20]
 800402c:	699b      	ldrne	r3, [r3, #24]
 800402e:	ea27 0303 	bic.w	r3, r7, r3
 8004032:	b29b      	uxth	r3, r3
 8004034:	fab3 f383 	clz	r3, r3
 8004038:	095b      	lsrs	r3, r3, #5
 800403a:	4599      	cmp	r9, r3
 800403c:	d1d7      	bne.n	8003fee <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->PreviousState     = I2C_STATE_NONE;
 800403e:	2300      	movs	r3, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 8004040:	2220      	movs	r2, #32
          return HAL_ERROR;
 8004042:	2001      	movs	r0, #1
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004044:	6333      	str	r3, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004046:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800404a:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800404e:	6c32      	ldr	r2, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8004050:	f886 303c 	strb.w	r3, [r6, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004054:	f042 0220 	orr.w	r2, r2, #32
 8004058:	6432      	str	r2, [r6, #64]	@ 0x40
}
 800405a:	e8bd 86f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r9, sl, pc}

0800405e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 800405e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004062:	4604      	mov	r4, r0
 8004064:	460f      	mov	r7, r1
 8004066:	4616      	mov	r6, r2
 8004068:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800406a:	6825      	ldr	r5, [r4, #0]
 800406c:	6968      	ldr	r0, [r5, #20]
 800406e:	ea27 0000 	bic.w	r0, r7, r0
 8004072:	b280      	uxth	r0, r0
 8004074:	b1c0      	cbz	r0, 80040a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004076:	696b      	ldr	r3, [r5, #20]
 8004078:	055a      	lsls	r2, r3, #21
 800407a:	d517      	bpl.n	80040ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800407c:	682b      	ldr	r3, [r5, #0]
      hi2c->State               = HAL_I2C_STATE_READY;
 800407e:	2220      	movs	r2, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004080:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004084:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004086:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 800408a:	616b      	str	r3, [r5, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 800408c:	2300      	movs	r3, #0
 800408e:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004090:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004094:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004098:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800409a:	f043 0304 	orr.w	r3, r3, #4
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800409e:	6423      	str	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80040a0:	2300      	movs	r3, #0
      return HAL_ERROR;
 80040a2:	2001      	movs	r0, #1
          __HAL_UNLOCK(hi2c);
 80040a4:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80040a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 80040ac:	1c73      	adds	r3, r6, #1
 80040ae:	d0dd      	beq.n	800406c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040b0:	f7ff fa18 	bl	80034e4 <HAL_GetTick>
 80040b4:	eba0 0008 	sub.w	r0, r0, r8
 80040b8:	42b0      	cmp	r0, r6
 80040ba:	d801      	bhi.n	80040c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x62>
 80040bc:	2e00      	cmp	r6, #0
 80040be:	d1d4      	bne.n	800406a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80040c0:	6823      	ldr	r3, [r4, #0]
 80040c2:	695a      	ldr	r2, [r3, #20]
 80040c4:	ea27 0202 	bic.w	r2, r7, r2
 80040c8:	b292      	uxth	r2, r2
 80040ca:	2a00      	cmp	r2, #0
 80040cc:	d0cd      	beq.n	800406a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040ce:	2300      	movs	r3, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 80040d0:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040d2:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80040d4:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040d8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80040de:	4313      	orrs	r3, r2
 80040e0:	e7dd      	b.n	800409e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x40>

080040e2 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 80040e2:	b570      	push	{r4, r5, r6, lr}
 80040e4:	4604      	mov	r4, r0
 80040e6:	460d      	mov	r5, r1
 80040e8:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040ea:	6823      	ldr	r3, [r4, #0]
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	061b      	lsls	r3, r3, #24
 80040f0:	d501      	bpl.n	80040f6 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 80040f2:	2000      	movs	r0, #0
 80040f4:	e01e      	b.n	8004134 <I2C_WaitOnTXEFlagUntilTimeout+0x52>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040f6:	4620      	mov	r0, r4
 80040f8:	f7ff ff58 	bl	8003fac <I2C_IsAcknowledgeFailed>
 80040fc:	b9c8      	cbnz	r0, 8004132 <I2C_WaitOnTXEFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 80040fe:	1c6a      	adds	r2, r5, #1
 8004100:	d0f3      	beq.n	80040ea <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004102:	f7ff f9ef 	bl	80034e4 <HAL_GetTick>
 8004106:	1b80      	subs	r0, r0, r6
 8004108:	42a8      	cmp	r0, r5
 800410a:	d801      	bhi.n	8004110 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 800410c:	2d00      	cmp	r5, #0
 800410e:	d1ec      	bne.n	80040ea <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004110:	6823      	ldr	r3, [r4, #0]
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	f013 0380 	ands.w	r3, r3, #128	@ 0x80
 8004118:	d1e7      	bne.n	80040ea <I2C_WaitOnTXEFlagUntilTimeout+0x8>
          hi2c->State               = HAL_I2C_STATE_READY;
 800411a:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 800411c:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800411e:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004122:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004126:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8004128:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800412c:	f042 0220 	orr.w	r2, r2, #32
 8004130:	6422      	str	r2, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8004132:	2001      	movs	r0, #1
}
 8004134:	bd70      	pop	{r4, r5, r6, pc}
	...

08004138 <I2C_RequestMemoryWrite>:
{
 8004138:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800413c:	4615      	mov	r5, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800413e:	6802      	ldr	r2, [r0, #0]
{
 8004140:	4699      	mov	r9, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004142:	6813      	ldr	r3, [r2, #0]
{
 8004144:	b085      	sub	sp, #20
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004146:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800414a:	6013      	str	r3, [r2, #0]
{
 800414c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	@ 0x30
 8004150:	460e      	mov	r6, r1
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004152:	463b      	mov	r3, r7
 8004154:	2200      	movs	r2, #0
 8004156:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800415a:	f8cd 8000 	str.w	r8, [sp]
{
 800415e:	4604      	mov	r4, r0
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004160:	f7ff ff3d 	bl	8003fde <I2C_WaitOnFlagUntilTimeout>
 8004164:	6823      	ldr	r3, [r4, #0]
 8004166:	b138      	cbz	r0, 8004178 <I2C_RequestMemoryWrite+0x40>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	05db      	lsls	r3, r3, #23
 800416c:	d502      	bpl.n	8004174 <I2C_RequestMemoryWrite+0x3c>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800416e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004172:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_TIMEOUT;
 8004174:	2603      	movs	r6, #3
 8004176:	e020      	b.n	80041ba <I2C_RequestMemoryWrite+0x82>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004178:	f006 06fe 	and.w	r6, r6, #254	@ 0xfe
 800417c:	611e      	str	r6, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800417e:	463a      	mov	r2, r7
 8004180:	4643      	mov	r3, r8
 8004182:	4620      	mov	r0, r4
 8004184:	4918      	ldr	r1, [pc, #96]	@ (80041e8 <I2C_RequestMemoryWrite+0xb0>)
 8004186:	f7ff ff6a 	bl	800405e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800418a:	b9a8      	cbnz	r0, 80041b8 <I2C_RequestMemoryWrite+0x80>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800418c:	6823      	ldr	r3, [r4, #0]
 800418e:	9003      	str	r0, [sp, #12]
 8004190:	695a      	ldr	r2, [r3, #20]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004192:	4639      	mov	r1, r7
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004194:	9203      	str	r2, [sp, #12]
 8004196:	699b      	ldr	r3, [r3, #24]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004198:	4642      	mov	r2, r8
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800419a:	9303      	str	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800419c:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800419e:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041a0:	f7ff ff9f 	bl	80040e2 <I2C_WaitOnTXEFlagUntilTimeout>
 80041a4:	4606      	mov	r6, r0
 80041a6:	b160      	cbz	r0, 80041c2 <I2C_RequestMemoryWrite+0x8a>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80041aa:	2b04      	cmp	r3, #4
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ac:	bf01      	itttt	eq
 80041ae:	6822      	ldreq	r2, [r4, #0]
 80041b0:	6813      	ldreq	r3, [r2, #0]
 80041b2:	f443 7300 	orreq.w	r3, r3, #512	@ 0x200
 80041b6:	6013      	streq	r3, [r2, #0]
    return HAL_ERROR;
 80041b8:	2601      	movs	r6, #1
}
 80041ba:	4630      	mov	r0, r6
 80041bc:	b005      	add	sp, #20
 80041be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041c2:	f1b9 0f01 	cmp.w	r9, #1
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041c6:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041c8:	d102      	bne.n	80041d0 <I2C_RequestMemoryWrite+0x98>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041ca:	b2ed      	uxtb	r5, r5
 80041cc:	611d      	str	r5, [r3, #16]
 80041ce:	e7f4      	b.n	80041ba <I2C_RequestMemoryWrite+0x82>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80041d0:	0a2a      	lsrs	r2, r5, #8
 80041d2:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041d4:	4639      	mov	r1, r7
 80041d6:	4642      	mov	r2, r8
 80041d8:	4620      	mov	r0, r4
 80041da:	f7ff ff82 	bl	80040e2 <I2C_WaitOnTXEFlagUntilTimeout>
 80041de:	2800      	cmp	r0, #0
 80041e0:	d1e2      	bne.n	80041a8 <I2C_RequestMemoryWrite+0x70>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041e2:	6823      	ldr	r3, [r4, #0]
 80041e4:	e7f1      	b.n	80041ca <I2C_RequestMemoryWrite+0x92>
 80041e6:	bf00      	nop
 80041e8:	00010002 	.word	0x00010002

080041ec <I2C_RequestMemoryRead>:
{
 80041ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041f0:	469a      	mov	sl, r3
 80041f2:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	@ 0x30
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041f6:	6803      	ldr	r3, [r0, #0]
{
 80041f8:	4615      	mov	r5, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041fa:	681a      	ldr	r2, [r3, #0]
{
 80041fc:	460e      	mov	r6, r1
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041fe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004202:	601a      	str	r2, [r3, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004204:	681a      	ldr	r2, [r3, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004206:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800420a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800420e:	601a      	str	r2, [r3, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004210:	463b      	mov	r3, r7
 8004212:	2200      	movs	r2, #0
 8004214:	f8cd 8000 	str.w	r8, [sp]
{
 8004218:	4604      	mov	r4, r0
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800421a:	f7ff fee0 	bl	8003fde <I2C_WaitOnFlagUntilTimeout>
 800421e:	6823      	ldr	r3, [r4, #0]
 8004220:	b148      	cbz	r0, 8004236 <I2C_RequestMemoryRead+0x4a>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004222:	681b      	ldr	r3, [r3, #0]
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004224:	05db      	lsls	r3, r3, #23
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004226:	bf48      	it	mi
 8004228:	f44f 7300 	movmi.w	r3, #512	@ 0x200
    return HAL_TIMEOUT;
 800422c:	f04f 0003 	mov.w	r0, #3
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004230:	bf48      	it	mi
 8004232:	6423      	strmi	r3, [r4, #64]	@ 0x40
 8004234:	e021      	b.n	800427a <I2C_RequestMemoryRead+0x8e>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004236:	fa5f f986 	uxtb.w	r9, r6
 800423a:	f006 06fe 	and.w	r6, r6, #254	@ 0xfe
 800423e:	611e      	str	r6, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004240:	463a      	mov	r2, r7
 8004242:	4643      	mov	r3, r8
 8004244:	4620      	mov	r0, r4
 8004246:	492a      	ldr	r1, [pc, #168]	@ (80042f0 <I2C_RequestMemoryRead+0x104>)
 8004248:	f7ff ff09 	bl	800405e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800424c:	b9a0      	cbnz	r0, 8004278 <I2C_RequestMemoryRead+0x8c>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800424e:	6823      	ldr	r3, [r4, #0]
 8004250:	9003      	str	r0, [sp, #12]
 8004252:	695a      	ldr	r2, [r3, #20]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004254:	4639      	mov	r1, r7
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004256:	9203      	str	r2, [sp, #12]
 8004258:	699b      	ldr	r3, [r3, #24]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800425a:	4642      	mov	r2, r8
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800425c:	9303      	str	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800425e:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004260:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004262:	f7ff ff3e 	bl	80040e2 <I2C_WaitOnTXEFlagUntilTimeout>
 8004266:	b158      	cbz	r0, 8004280 <I2C_RequestMemoryRead+0x94>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004268:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800426a:	2b04      	cmp	r3, #4
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800426c:	bf01      	itttt	eq
 800426e:	6822      	ldreq	r2, [r4, #0]
 8004270:	6813      	ldreq	r3, [r2, #0]
 8004272:	f443 7300 	orreq.w	r3, r3, #512	@ 0x200
 8004276:	6013      	streq	r3, [r2, #0]
    return HAL_ERROR;
 8004278:	2001      	movs	r0, #1
}
 800427a:	b004      	add	sp, #16
 800427c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004280:	f1ba 0f01 	cmp.w	sl, #1
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004284:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004286:	d11a      	bne.n	80042be <I2C_RequestMemoryRead+0xd2>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004288:	b2ed      	uxtb	r5, r5
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800428a:	4642      	mov	r2, r8
 800428c:	4639      	mov	r1, r7
 800428e:	4620      	mov	r0, r4
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004290:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004292:	f7ff ff26 	bl	80040e2 <I2C_WaitOnTXEFlagUntilTimeout>
 8004296:	4602      	mov	r2, r0
 8004298:	2800      	cmp	r0, #0
 800429a:	d1e5      	bne.n	8004268 <I2C_RequestMemoryRead+0x7c>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800429c:	6821      	ldr	r1, [r4, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800429e:	4620      	mov	r0, r4
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042a0:	680b      	ldr	r3, [r1, #0]
 80042a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042a6:	600b      	str	r3, [r1, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042a8:	463b      	mov	r3, r7
 80042aa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80042ae:	f8cd 8000 	str.w	r8, [sp]
 80042b2:	f7ff fe94 	bl	8003fde <I2C_WaitOnFlagUntilTimeout>
 80042b6:	6822      	ldr	r2, [r4, #0]
 80042b8:	b160      	cbz	r0, 80042d4 <I2C_RequestMemoryRead+0xe8>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042ba:	6813      	ldr	r3, [r2, #0]
 80042bc:	e7b2      	b.n	8004224 <I2C_RequestMemoryRead+0x38>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80042be:	0a2a      	lsrs	r2, r5, #8
 80042c0:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042c2:	4639      	mov	r1, r7
 80042c4:	4642      	mov	r2, r8
 80042c6:	4620      	mov	r0, r4
 80042c8:	f7ff ff0b 	bl	80040e2 <I2C_WaitOnTXEFlagUntilTimeout>
 80042cc:	2800      	cmp	r0, #0
 80042ce:	d1cb      	bne.n	8004268 <I2C_RequestMemoryRead+0x7c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042d0:	6823      	ldr	r3, [r4, #0]
 80042d2:	e7d9      	b.n	8004288 <I2C_RequestMemoryRead+0x9c>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80042d4:	f049 0301 	orr.w	r3, r9, #1
 80042d8:	6113      	str	r3, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042da:	4620      	mov	r0, r4
 80042dc:	4643      	mov	r3, r8
 80042de:	463a      	mov	r2, r7
 80042e0:	4903      	ldr	r1, [pc, #12]	@ (80042f0 <I2C_RequestMemoryRead+0x104>)
 80042e2:	f7ff febc 	bl	800405e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042e6:	3800      	subs	r0, #0
 80042e8:	bf18      	it	ne
 80042ea:	2001      	movne	r0, #1
 80042ec:	e7c5      	b.n	800427a <I2C_RequestMemoryRead+0x8e>
 80042ee:	bf00      	nop
 80042f0:	00010002 	.word	0x00010002

080042f4 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 80042f4:	b570      	push	{r4, r5, r6, lr}
 80042f6:	4604      	mov	r4, r0
 80042f8:	460d      	mov	r5, r1
 80042fa:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042fc:	6823      	ldr	r3, [r4, #0]
 80042fe:	695b      	ldr	r3, [r3, #20]
 8004300:	075b      	lsls	r3, r3, #29
 8004302:	d501      	bpl.n	8004308 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8004304:	2000      	movs	r0, #0
 8004306:	e01e      	b.n	8004346 <I2C_WaitOnBTFFlagUntilTimeout+0x52>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004308:	4620      	mov	r0, r4
 800430a:	f7ff fe4f 	bl	8003fac <I2C_IsAcknowledgeFailed>
 800430e:	b9c8      	cbnz	r0, 8004344 <I2C_WaitOnBTFFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8004310:	1c6a      	adds	r2, r5, #1
 8004312:	d0f3      	beq.n	80042fc <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004314:	f7ff f8e6 	bl	80034e4 <HAL_GetTick>
 8004318:	1b80      	subs	r0, r0, r6
 800431a:	42a8      	cmp	r0, r5
 800431c:	d801      	bhi.n	8004322 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 800431e:	2d00      	cmp	r5, #0
 8004320:	d1ec      	bne.n	80042fc <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004322:	6823      	ldr	r3, [r4, #0]
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	f013 0304 	ands.w	r3, r3, #4
 800432a:	d1e7      	bne.n	80042fc <I2C_WaitOnBTFFlagUntilTimeout+0x8>
          hi2c->State               = HAL_I2C_STATE_READY;
 800432c:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 800432e:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004330:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004334:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004338:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 800433a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800433e:	f042 0220 	orr.w	r2, r2, #32
 8004342:	6422      	str	r2, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8004344:	2001      	movs	r0, #1
}
 8004346:	bd70      	pop	{r4, r5, r6, pc}

08004348 <HAL_I2C_Init>:
{
 8004348:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 800434a:	4604      	mov	r4, r0
 800434c:	b908      	cbnz	r0, 8004352 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 800434e:	2001      	movs	r0, #1
}
 8004350:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004352:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004356:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800435a:	b91b      	cbnz	r3, 8004364 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 800435c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8004360:	f7fe fd7a 	bl	8002e58 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004364:	2324      	movs	r3, #36	@ 0x24
 8004366:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 800436a:	6823      	ldr	r3, [r4, #0]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	f022 0201 	bic.w	r2, r2, #1
 8004372:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800437a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004382:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004384:	f002 fad4 	bl	8006930 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004388:	4b3f      	ldr	r3, [pc, #252]	@ (8004488 <HAL_I2C_Init+0x140>)
 800438a:	6865      	ldr	r5, [r4, #4]
 800438c:	429d      	cmp	r5, r3
 800438e:	bf94      	ite	ls
 8004390:	4b3e      	ldrls	r3, [pc, #248]	@ (800448c <HAL_I2C_Init+0x144>)
 8004392:	4b3f      	ldrhi	r3, [pc, #252]	@ (8004490 <HAL_I2C_Init+0x148>)
 8004394:	4298      	cmp	r0, r3
 8004396:	bf8c      	ite	hi
 8004398:	2300      	movhi	r3, #0
 800439a:	2301      	movls	r3, #1
 800439c:	2b00      	cmp	r3, #0
 800439e:	d1d6      	bne.n	800434e <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043a0:	4e39      	ldr	r6, [pc, #228]	@ (8004488 <HAL_I2C_Init+0x140>)
  freqrange = I2C_FREQRANGE(pclk1);
 80043a2:	4b3c      	ldr	r3, [pc, #240]	@ (8004494 <HAL_I2C_Init+0x14c>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043a4:	42b5      	cmp	r5, r6
  freqrange = I2C_FREQRANGE(pclk1);
 80043a6:	fbb0 f3f3 	udiv	r3, r0, r3
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043aa:	bf88      	it	hi
 80043ac:	f44f 7696 	movhi.w	r6, #300	@ 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80043b0:	6822      	ldr	r2, [r4, #0]
 80043b2:	6851      	ldr	r1, [r2, #4]
 80043b4:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80043b8:	ea41 0103 	orr.w	r1, r1, r3
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043bc:	bf82      	ittt	hi
 80043be:	4373      	mulhi	r3, r6
 80043c0:	f44f 767a 	movhi.w	r6, #1000	@ 0x3e8
 80043c4:	fbb3 f3f6 	udivhi	r3, r3, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80043c8:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043ca:	6a11      	ldr	r1, [r2, #32]
 80043cc:	3301      	adds	r3, #1
 80043ce:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80043d2:	430b      	orrs	r3, r1
 80043d4:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80043d6:	69d1      	ldr	r1, [r2, #28]
 80043d8:	1e43      	subs	r3, r0, #1
 80043da:	482b      	ldr	r0, [pc, #172]	@ (8004488 <HAL_I2C_Init+0x140>)
 80043dc:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 80043e0:	4285      	cmp	r5, r0
 80043e2:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 80043e6:	d832      	bhi.n	800444e <HAL_I2C_Init+0x106>
 80043e8:	006d      	lsls	r5, r5, #1
 80043ea:	fbb3 f3f5 	udiv	r3, r3, r5
 80043ee:	f640 70fc 	movw	r0, #4092	@ 0xffc
 80043f2:	3301      	adds	r3, #1
 80043f4:	4203      	tst	r3, r0
 80043f6:	d042      	beq.n	800447e <HAL_I2C_Init+0x136>
 80043f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043fc:	4319      	orrs	r1, r3
 80043fe:	61d1      	str	r1, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004400:	6811      	ldr	r1, [r2, #0]
 8004402:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8004406:	f021 01c0 	bic.w	r1, r1, #192	@ 0xc0
 800440a:	4303      	orrs	r3, r0
 800440c:	430b      	orrs	r3, r1
 800440e:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004410:	6891      	ldr	r1, [r2, #8]
 8004412:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8004416:	f421 4103 	bic.w	r1, r1, #33536	@ 0x8300
 800441a:	4303      	orrs	r3, r0
 800441c:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8004420:	430b      	orrs	r3, r1
 8004422:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004424:	68d1      	ldr	r1, [r2, #12]
 8004426:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 800442a:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 800442e:	4303      	orrs	r3, r0
 8004430:	430b      	orrs	r3, r1
 8004432:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8004434:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004436:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 8004438:	f043 0301 	orr.w	r3, r3, #1
 800443c:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 800443e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004440:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004442:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004446:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004448:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
  return HAL_OK;
 800444c:	e780      	b.n	8004350 <HAL_I2C_Init+0x8>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800444e:	68a0      	ldr	r0, [r4, #8]
 8004450:	b950      	cbnz	r0, 8004468 <HAL_I2C_Init+0x120>
 8004452:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004456:	fbb3 f3f5 	udiv	r3, r3, r5
 800445a:	3301      	adds	r3, #1
 800445c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004460:	b17b      	cbz	r3, 8004482 <HAL_I2C_Init+0x13a>
 8004462:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004466:	e7c9      	b.n	80043fc <HAL_I2C_Init+0xb4>
 8004468:	2019      	movs	r0, #25
 800446a:	4368      	muls	r0, r5
 800446c:	fbb3 f3f0 	udiv	r3, r3, r0
 8004470:	3301      	adds	r3, #1
 8004472:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004476:	b123      	cbz	r3, 8004482 <HAL_I2C_Init+0x13a>
 8004478:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800447c:	e7be      	b.n	80043fc <HAL_I2C_Init+0xb4>
 800447e:	2304      	movs	r3, #4
 8004480:	e7bc      	b.n	80043fc <HAL_I2C_Init+0xb4>
 8004482:	2301      	movs	r3, #1
 8004484:	e7ba      	b.n	80043fc <HAL_I2C_Init+0xb4>
 8004486:	bf00      	nop
 8004488:	000186a0 	.word	0x000186a0
 800448c:	001e847f 	.word	0x001e847f
 8004490:	003d08ff 	.word	0x003d08ff
 8004494:	000f4240 	.word	0x000f4240

08004498 <HAL_I2C_Mem_Write>:
{
 8004498:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800449c:	4604      	mov	r4, r0
 800449e:	4699      	mov	r9, r3
 80044a0:	460f      	mov	r7, r1
 80044a2:	4690      	mov	r8, r2
 80044a4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
  uint32_t tickstart = HAL_GetTick();
 80044a6:	f7ff f81d 	bl	80034e4 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80044aa:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
  uint32_t tickstart = HAL_GetTick();
 80044ae:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80044b0:	2b20      	cmp	r3, #32
 80044b2:	d003      	beq.n	80044bc <HAL_I2C_Mem_Write+0x24>
      return HAL_BUSY;
 80044b4:	2002      	movs	r0, #2
}
 80044b6:	b003      	add	sp, #12
 80044b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80044bc:	9000      	str	r0, [sp, #0]
 80044be:	2319      	movs	r3, #25
 80044c0:	2201      	movs	r2, #1
 80044c2:	4620      	mov	r0, r4
 80044c4:	493a      	ldr	r1, [pc, #232]	@ (80045b0 <HAL_I2C_Mem_Write+0x118>)
 80044c6:	f7ff fd8a 	bl	8003fde <I2C_WaitOnFlagUntilTimeout>
 80044ca:	2800      	cmp	r0, #0
 80044cc:	d1f2      	bne.n	80044b4 <HAL_I2C_Mem_Write+0x1c>
    __HAL_LOCK(hi2c);
 80044ce:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d0ee      	beq.n	80044b4 <HAL_I2C_Mem_Write+0x1c>
 80044d6:	2301      	movs	r3, #1
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044d8:	6820      	ldr	r0, [r4, #0]
    __HAL_LOCK(hi2c);
 80044da:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044de:	6803      	ldr	r3, [r0, #0]
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80044e0:	4642      	mov	r2, r8
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044e2:	07d9      	lsls	r1, r3, #31
      __HAL_I2C_ENABLE(hi2c);
 80044e4:	bf58      	it	pl
 80044e6:	6803      	ldrpl	r3, [r0, #0]
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80044e8:	4639      	mov	r1, r7
      __HAL_I2C_ENABLE(hi2c);
 80044ea:	bf5c      	itt	pl
 80044ec:	f043 0301 	orrpl.w	r3, r3, #1
 80044f0:	6003      	strpl	r3, [r0, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044f2:	6803      	ldr	r3, [r0, #0]
 80044f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80044f8:	6003      	str	r3, [r0, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044fa:	2321      	movs	r3, #33	@ 0x21
 80044fc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004500:	2340      	movs	r3, #64	@ 0x40
 8004502:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004506:	2300      	movs	r3, #0
 8004508:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->pBuffPtr    = pData;
 800450a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800450c:	4620      	mov	r0, r4
    hi2c->pBuffPtr    = pData;
 800450e:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004510:	f8bd 302c 	ldrh.w	r3, [sp, #44]	@ 0x2c
 8004514:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004516:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004518:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800451a:	4b26      	ldr	r3, [pc, #152]	@ (80045b4 <HAL_I2C_Mem_Write+0x11c>)
 800451c:	62e3      	str	r3, [r4, #44]	@ 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800451e:	464b      	mov	r3, r9
 8004520:	e9cd 6500 	strd	r6, r5, [sp]
 8004524:	f7ff fe08 	bl	8004138 <I2C_RequestMemoryWrite>
 8004528:	2800      	cmp	r0, #0
 800452a:	d02a      	beq.n	8004582 <HAL_I2C_Mem_Write+0xea>
      return HAL_ERROR;
 800452c:	2001      	movs	r0, #1
 800452e:	e7c2      	b.n	80044b6 <HAL_I2C_Mem_Write+0x1e>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004530:	f7ff fdd7 	bl	80040e2 <I2C_WaitOnTXEFlagUntilTimeout>
 8004534:	b140      	cbz	r0, 8004548 <HAL_I2C_Mem_Write+0xb0>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004536:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004538:	2b04      	cmp	r3, #4
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800453a:	bf01      	itttt	eq
 800453c:	6822      	ldreq	r2, [r4, #0]
 800453e:	6813      	ldreq	r3, [r2, #0]
 8004540:	f443 7300 	orreq.w	r3, r3, #512	@ 0x200
 8004544:	6013      	streq	r3, [r2, #0]
 8004546:	e7f1      	b.n	800452c <HAL_I2C_Mem_Write+0x94>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004548:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800454a:	6827      	ldr	r7, [r4, #0]
 800454c:	461a      	mov	r2, r3
 800454e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8004552:	6139      	str	r1, [r7, #16]
      hi2c->pBuffPtr++;
 8004554:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8004556:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8004558:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 800455a:	3a01      	subs	r2, #1
 800455c:	b292      	uxth	r2, r2
 800455e:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004560:	697a      	ldr	r2, [r7, #20]
      hi2c->XferSize--;
 8004562:	1e48      	subs	r0, r1, #1
 8004564:	b280      	uxth	r0, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004566:	0752      	lsls	r2, r2, #29
      hi2c->XferSize--;
 8004568:	8520      	strh	r0, [r4, #40]	@ 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800456a:	d50a      	bpl.n	8004582 <HAL_I2C_Mem_Write+0xea>
 800456c:	b148      	cbz	r0, 8004582 <HAL_I2C_Mem_Write+0xea>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800456e:	785a      	ldrb	r2, [r3, #1]
        hi2c->pBuffPtr++;
 8004570:	3302      	adds	r3, #2
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004572:	613a      	str	r2, [r7, #16]
        hi2c->pBuffPtr++;
 8004574:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 8004576:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        hi2c->XferSize--;
 8004578:	3902      	subs	r1, #2
        hi2c->XferCount--;
 800457a:	3b01      	subs	r3, #1
 800457c:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 800457e:	8521      	strh	r1, [r4, #40]	@ 0x28
        hi2c->XferCount--;
 8004580:	8563      	strh	r3, [r4, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004582:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004584:	462a      	mov	r2, r5
 8004586:	4631      	mov	r1, r6
 8004588:	4620      	mov	r0, r4
    while (hi2c->XferSize > 0U)
 800458a:	2b00      	cmp	r3, #0
 800458c:	d1d0      	bne.n	8004530 <HAL_I2C_Mem_Write+0x98>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800458e:	f7ff feb1 	bl	80042f4 <I2C_WaitOnBTFFlagUntilTimeout>
 8004592:	2800      	cmp	r0, #0
 8004594:	d1cf      	bne.n	8004536 <HAL_I2C_Mem_Write+0x9e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004596:	6822      	ldr	r2, [r4, #0]
 8004598:	6813      	ldr	r3, [r2, #0]
 800459a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800459e:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80045a0:	2320      	movs	r3, #32
    __HAL_UNLOCK(hi2c);
 80045a2:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 80045a6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045aa:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
    return HAL_OK;
 80045ae:	e782      	b.n	80044b6 <HAL_I2C_Mem_Write+0x1e>
 80045b0:	00100002 	.word	0x00100002
 80045b4:	ffff0000 	.word	0xffff0000

080045b8 <HAL_I2C_Mem_Write_DMA>:
{
 80045b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045bc:	4699      	mov	r9, r3
  __IO uint32_t count = 0U;
 80045be:	2300      	movs	r3, #0
{
 80045c0:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 80045c2:	9302      	str	r3, [sp, #8]
{
 80045c4:	460f      	mov	r7, r1
 80045c6:	4690      	mov	r8, r2
 80045c8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
  uint32_t tickstart = HAL_GetTick();
 80045ca:	f7fe ff8b 	bl	80034e4 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80045ce:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
  uint32_t tickstart = HAL_GetTick();
 80045d2:	4682      	mov	sl, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80045d4:	2b20      	cmp	r3, #32
 80045d6:	d116      	bne.n	8004606 <HAL_I2C_Mem_Write_DMA+0x4e>
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80045d8:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80045dc:	4b55      	ldr	r3, [pc, #340]	@ (8004734 <HAL_I2C_Mem_Write_DMA+0x17c>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80045e4:	2219      	movs	r2, #25
 80045e6:	4353      	muls	r3, r2
 80045e8:	9302      	str	r3, [sp, #8]
      count--;
 80045ea:	9b02      	ldr	r3, [sp, #8]
 80045ec:	3b01      	subs	r3, #1
 80045ee:	9302      	str	r3, [sp, #8]
      if (count == 0U)
 80045f0:	9b02      	ldr	r3, [sp, #8]
 80045f2:	b953      	cbnz	r3, 800460a <HAL_I2C_Mem_Write_DMA+0x52>
        hi2c->State               = HAL_I2C_STATE_READY;
 80045f4:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 80045f6:	6323      	str	r3, [r4, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80045f8:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045fc:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004600:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004602:	4313      	orrs	r3, r2
 8004604:	6423      	str	r3, [r4, #64]	@ 0x40
        return HAL_BUSY;
 8004606:	2002      	movs	r0, #2
 8004608:	e066      	b.n	80046d8 <HAL_I2C_Mem_Write_DMA+0x120>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800460a:	6822      	ldr	r2, [r4, #0]
 800460c:	6993      	ldr	r3, [r2, #24]
 800460e:	0799      	lsls	r1, r3, #30
 8004610:	d4eb      	bmi.n	80045ea <HAL_I2C_Mem_Write_DMA+0x32>
    __HAL_LOCK(hi2c);
 8004612:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8004616:	2b01      	cmp	r3, #1
 8004618:	d0f5      	beq.n	8004606 <HAL_I2C_Mem_Write_DMA+0x4e>
 800461a:	2301      	movs	r3, #1
 800461c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004620:	6813      	ldr	r3, [r2, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004622:	2500      	movs	r5, #0
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004624:	07db      	lsls	r3, r3, #31
      __HAL_I2C_ENABLE(hi2c);
 8004626:	bf58      	it	pl
 8004628:	6813      	ldrpl	r3, [r2, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800462a:	4943      	ldr	r1, [pc, #268]	@ (8004738 <HAL_I2C_Mem_Write_DMA+0x180>)
      __HAL_I2C_ENABLE(hi2c);
 800462c:	bf5c      	itt	pl
 800462e:	f043 0301 	orrpl.w	r3, r3, #1
 8004632:	6013      	strpl	r3, [r2, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004634:	6813      	ldr	r3, [r2, #0]
 8004636:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800463a:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800463c:	2321      	movs	r3, #33	@ 0x21
 800463e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004642:	2340      	movs	r3, #64	@ 0x40
 8004644:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->XferCount   = Size;
 8004648:	f8bd 3034 	ldrh.w	r3, [sp, #52]	@ 0x34
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800464c:	6425      	str	r5, [r4, #64]	@ 0x40
    hi2c->XferCount   = Size;
 800464e:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004650:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr    = pData;
 8004652:	6266      	str	r6, [r4, #36]	@ 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8004654:	b29b      	uxth	r3, r3
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004656:	62e1      	str	r1, [r4, #44]	@ 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8004658:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->Devaddress  = DevAddress;
 800465a:	6467      	str	r7, [r4, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 800465c:	f8c4 8048 	str.w	r8, [r4, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004660:	f8c4 904c 	str.w	r9, [r4, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8004664:	6525      	str	r5, [r4, #80]	@ 0x50
    if (hi2c->XferSize > 0U)
 8004666:	2b00      	cmp	r3, #0
 8004668:	d057      	beq.n	800471a <HAL_I2C_Mem_Write_DMA+0x162>
      if (hi2c->hdmatx != NULL)
 800466a:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800466c:	b340      	cbz	r0, 80046c0 <HAL_I2C_Mem_Write_DMA+0x108>
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800466e:	4933      	ldr	r1, [pc, #204]	@ (800473c <HAL_I2C_Mem_Write_DMA+0x184>)
        hi2c->hdmatx->XferAbortCallback = NULL;
 8004670:	6345      	str	r5, [r0, #52]	@ 0x34
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8004672:	6281      	str	r1, [r0, #40]	@ 0x28
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8004674:	4932      	ldr	r1, [pc, #200]	@ (8004740 <HAL_I2C_Mem_Write_DMA+0x188>)
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8004676:	3210      	adds	r2, #16
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8004678:	e9c0 510b 	strd	r5, r1, [r0, #44]	@ 0x2c
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800467c:	4631      	mov	r1, r6
 800467e:	f7ff fa79 	bl	8003b74 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8004682:	4606      	mov	r6, r0
 8004684:	2800      	cmp	r0, #0
 8004686:	d13c      	bne.n	8004702 <HAL_I2C_Mem_Write_DMA+0x14a>
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004688:	2323      	movs	r3, #35	@ 0x23
 800468a:	4642      	mov	r2, r8
 800468c:	9300      	str	r3, [sp, #0]
 800468e:	4639      	mov	r1, r7
 8004690:	464b      	mov	r3, r9
 8004692:	4620      	mov	r0, r4
 8004694:	f8cd a004 	str.w	sl, [sp, #4]
 8004698:	f7ff fd4e 	bl	8004138 <I2C_RequestMemoryWrite>
 800469c:	b1f8      	cbz	r0, 80046de <HAL_I2C_Mem_Write_DMA+0x126>
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 800469e:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 80046a0:	f7ff fac4 	bl	8003c2c <HAL_DMA_Abort_IT>
          hi2c->hdmatx->XferCpltCallback = NULL;
 80046a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80046a6:	629e      	str	r6, [r3, #40]	@ 0x28
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046a8:	6823      	ldr	r3, [r4, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046b0:	601a      	str	r2, [r3, #0]
          hi2c->XferCount = 0U;
 80046b2:	8566      	strh	r6, [r4, #42]	@ 0x2a
          __HAL_I2C_DISABLE(hi2c);
 80046b4:	681a      	ldr	r2, [r3, #0]
          hi2c->XferSize = 0U;
 80046b6:	8526      	strh	r6, [r4, #40]	@ 0x28
          __HAL_I2C_DISABLE(hi2c);
 80046b8:	f022 0201 	bic.w	r2, r2, #1
 80046bc:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 80046be:	e00a      	b.n	80046d6 <HAL_I2C_Mem_Write_DMA+0x11e>
        hi2c->State     = HAL_I2C_STATE_READY;
 80046c0:	2320      	movs	r3, #32
 80046c2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80046c6:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80046ca:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80046cc:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80046d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046d4:	6423      	str	r3, [r4, #64]	@ 0x40
        return HAL_ERROR;
 80046d6:	2001      	movs	r0, #1
}
 80046d8:	b004      	add	sp, #16
 80046da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046de:	6823      	ldr	r3, [r4, #0]
 80046e0:	9003      	str	r0, [sp, #12]
 80046e2:	695a      	ldr	r2, [r3, #20]
 80046e4:	9203      	str	r2, [sp, #12]
 80046e6:	699a      	ldr	r2, [r3, #24]
        __HAL_UNLOCK(hi2c);
 80046e8:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046ec:	9203      	str	r2, [sp, #12]
 80046ee:	9a03      	ldr	r2, [sp, #12]
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80046f0:	685a      	ldr	r2, [r3, #4]
 80046f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046f6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046fe:	605a      	str	r2, [r3, #4]
        return HAL_OK;
 8004700:	e7ea      	b.n	80046d8 <HAL_I2C_Mem_Write_DMA+0x120>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004702:	2320      	movs	r3, #32
 8004704:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004708:	f884 503e 	strb.w	r5, [r4, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800470c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 800470e:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004712:	f043 0310 	orr.w	r3, r3, #16
 8004716:	6423      	str	r3, [r4, #64]	@ 0x40
        return HAL_ERROR;
 8004718:	e7dd      	b.n	80046d6 <HAL_I2C_Mem_Write_DMA+0x11e>
      hi2c->State     = HAL_I2C_STATE_READY;
 800471a:	2220      	movs	r2, #32
 800471c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004720:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 8004724:	6c22      	ldr	r2, [r4, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 8004726:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 800472a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800472e:	6422      	str	r2, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8004730:	e7d1      	b.n	80046d6 <HAL_I2C_Mem_Write_DMA+0x11e>
 8004732:	bf00      	nop
 8004734:	20000034 	.word	0x20000034
 8004738:	ffff0000 	.word	0xffff0000
 800473c:	08004a11 	.word	0x08004a11
 8004740:	080049d7 	.word	0x080049d7

08004744 <HAL_I2C_Mem_Read_DMA>:
{
 8004744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004748:	b086      	sub	sp, #24
 800474a:	4604      	mov	r4, r0
 800474c:	4698      	mov	r8, r3
 800474e:	460e      	mov	r6, r1
 8004750:	4617      	mov	r7, r2
 8004752:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
  uint32_t tickstart = HAL_GetTick();
 8004756:	f7fe fec5 	bl	80034e4 <HAL_GetTick>
  __IO uint32_t count = 0U;
 800475a:	2300      	movs	r3, #0
 800475c:	9303      	str	r3, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800475e:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
  uint32_t tickstart = HAL_GetTick();
 8004762:	4681      	mov	r9, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004764:	2b20      	cmp	r3, #32
 8004766:	d003      	beq.n	8004770 <HAL_I2C_Mem_Read_DMA+0x2c>
        return HAL_BUSY;
 8004768:	2002      	movs	r0, #2
}
 800476a:	b006      	add	sp, #24
 800476c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004770:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8004774:	4b64      	ldr	r3, [pc, #400]	@ (8004908 <HAL_I2C_Mem_Read_DMA+0x1c4>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	fbb3 f3f2 	udiv	r3, r3, r2
 800477c:	2219      	movs	r2, #25
 800477e:	4353      	muls	r3, r2
 8004780:	9303      	str	r3, [sp, #12]
      count--;
 8004782:	9b03      	ldr	r3, [sp, #12]
 8004784:	3b01      	subs	r3, #1
 8004786:	9303      	str	r3, [sp, #12]
      if (count == 0U)
 8004788:	9b03      	ldr	r3, [sp, #12]
 800478a:	b94b      	cbnz	r3, 80047a0 <HAL_I2C_Mem_Read_DMA+0x5c>
        hi2c->State               = HAL_I2C_STATE_READY;
 800478c:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 800478e:	6323      	str	r3, [r4, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004790:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004794:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004798:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800479a:	4313      	orrs	r3, r2
 800479c:	6423      	str	r3, [r4, #64]	@ 0x40
        return HAL_BUSY;
 800479e:	e7e3      	b.n	8004768 <HAL_I2C_Mem_Read_DMA+0x24>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80047a0:	6821      	ldr	r1, [r4, #0]
 80047a2:	698b      	ldr	r3, [r1, #24]
 80047a4:	079a      	lsls	r2, r3, #30
 80047a6:	d4ec      	bmi.n	8004782 <HAL_I2C_Mem_Read_DMA+0x3e>
    __HAL_LOCK(hi2c);
 80047a8:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d0db      	beq.n	8004768 <HAL_I2C_Mem_Read_DMA+0x24>
 80047b0:	2301      	movs	r3, #1
 80047b2:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80047b6:	680b      	ldr	r3, [r1, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047b8:	2500      	movs	r5, #0
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80047ba:	07db      	lsls	r3, r3, #31
      __HAL_I2C_ENABLE(hi2c);
 80047bc:	bf58      	it	pl
 80047be:	680b      	ldrpl	r3, [r1, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047c0:	4a52      	ldr	r2, [pc, #328]	@ (800490c <HAL_I2C_Mem_Read_DMA+0x1c8>)
      __HAL_I2C_ENABLE(hi2c);
 80047c2:	bf5c      	itt	pl
 80047c4:	f043 0301 	orrpl.w	r3, r3, #1
 80047c8:	600b      	strpl	r3, [r1, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047ca:	680b      	ldr	r3, [r1, #0]
 80047cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80047d0:	600b      	str	r3, [r1, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80047d2:	2322      	movs	r3, #34	@ 0x22
 80047d4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80047d8:	2340      	movs	r3, #64	@ 0x40
 80047da:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->XferCount   = Size;
 80047de:	f8bd 303c 	ldrh.w	r3, [sp, #60]	@ 0x3c
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047e2:	6425      	str	r5, [r4, #64]	@ 0x40
    hi2c->XferCount   = Size;
 80047e4:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80047e6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr    = pData;
 80047e8:	f8c4 a024 	str.w	sl, [r4, #36]	@ 0x24
    hi2c->XferSize    = hi2c->XferCount;
 80047ec:	b29b      	uxth	r3, r3
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047ee:	62e2      	str	r2, [r4, #44]	@ 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 80047f0:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->Devaddress  = DevAddress;
 80047f2:	6466      	str	r6, [r4, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 80047f4:	64a7      	str	r7, [r4, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80047f6:	f8c4 804c 	str.w	r8, [r4, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80047fa:	6525      	str	r5, [r4, #80]	@ 0x50
    if (hi2c->XferSize > 0U)
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d066      	beq.n	80048ce <HAL_I2C_Mem_Read_DMA+0x18a>
      if (hi2c->hdmarx != NULL)
 8004800:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8004802:	b358      	cbz	r0, 800485c <HAL_I2C_Mem_Read_DMA+0x118>
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004804:	4a42      	ldr	r2, [pc, #264]	@ (8004910 <HAL_I2C_Mem_Read_DMA+0x1cc>)
        hi2c->hdmarx->XferAbortCallback = NULL;
 8004806:	6345      	str	r5, [r0, #52]	@ 0x34
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004808:	6282      	str	r2, [r0, #40]	@ 0x28
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800480a:	4a42      	ldr	r2, [pc, #264]	@ (8004914 <HAL_I2C_Mem_Read_DMA+0x1d0>)
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800480c:	3110      	adds	r1, #16
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800480e:	e9c0 520b 	strd	r5, r2, [r0, #44]	@ 0x2c
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004812:	4652      	mov	r2, sl
 8004814:	f7ff f9ae 	bl	8003b74 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8004818:	4682      	mov	sl, r0
 800481a:	2800      	cmp	r0, #0
 800481c:	d14b      	bne.n	80048b6 <HAL_I2C_Mem_Read_DMA+0x172>
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800481e:	2323      	movs	r3, #35	@ 0x23
 8004820:	463a      	mov	r2, r7
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	4631      	mov	r1, r6
 8004826:	4643      	mov	r3, r8
 8004828:	4620      	mov	r0, r4
 800482a:	f8cd 9004 	str.w	r9, [sp, #4]
 800482e:	f7ff fcdd 	bl	80041ec <I2C_RequestMemoryRead>
 8004832:	b300      	cbz	r0, 8004876 <HAL_I2C_Mem_Read_DMA+0x132>
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8004834:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8004836:	f7ff f9f9 	bl	8003c2c <HAL_DMA_Abort_IT>
          hi2c->hdmarx->XferCpltCallback = NULL;
 800483a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800483c:	f8c3 a028 	str.w	sl, [r3, #40]	@ 0x28
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004840:	6823      	ldr	r3, [r4, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004848:	601a      	str	r2, [r3, #0]
          hi2c->XferCount = 0U;
 800484a:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
          __HAL_I2C_DISABLE(hi2c);
 800484e:	681a      	ldr	r2, [r3, #0]
          hi2c->XferSize = 0U;
 8004850:	f8a4 a028 	strh.w	sl, [r4, #40]	@ 0x28
          __HAL_I2C_DISABLE(hi2c);
 8004854:	f022 0201 	bic.w	r2, r2, #1
 8004858:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 800485a:	e00a      	b.n	8004872 <HAL_I2C_Mem_Read_DMA+0x12e>
        hi2c->State     = HAL_I2C_STATE_READY;
 800485c:	2320      	movs	r3, #32
 800485e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004862:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004866:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8004868:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800486c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004870:	6423      	str	r3, [r4, #64]	@ 0x40
        return HAL_ERROR;
 8004872:	2001      	movs	r0, #1
 8004874:	e779      	b.n	800476a <HAL_I2C_Mem_Read_DMA+0x26>
        if (hi2c->XferSize == 1U)
 8004876:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004878:	6823      	ldr	r3, [r4, #0]
        if (hi2c->XferSize == 1U)
 800487a:	2a01      	cmp	r2, #1
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800487c:	bf0b      	itete	eq
 800487e:	681a      	ldreq	r2, [r3, #0]
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004880:	685a      	ldrne	r2, [r3, #4]
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004882:	f422 6280 	biceq.w	r2, r2, #1024	@ 0x400
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004886:	f442 5280 	orrne.w	r2, r2, #4096	@ 0x1000
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800488a:	bf0c      	ite	eq
 800488c:	601a      	streq	r2, [r3, #0]
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800488e:	605a      	strne	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004890:	2200      	movs	r2, #0
 8004892:	9204      	str	r2, [sp, #16]
 8004894:	6959      	ldr	r1, [r3, #20]
 8004896:	9104      	str	r1, [sp, #16]
 8004898:	6999      	ldr	r1, [r3, #24]
        __HAL_UNLOCK(hi2c);
 800489a:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800489e:	9104      	str	r1, [sp, #16]
 80048a0:	9904      	ldr	r1, [sp, #16]
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80048a2:	685a      	ldr	r2, [r3, #4]
 80048a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048a8:	605a      	str	r2, [r3, #4]
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80048aa:	685a      	ldr	r2, [r3, #4]
 80048ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048b0:	605a      	str	r2, [r3, #4]
    return HAL_OK;
 80048b2:	2000      	movs	r0, #0
 80048b4:	e759      	b.n	800476a <HAL_I2C_Mem_Read_DMA+0x26>
        hi2c->State     = HAL_I2C_STATE_READY;
 80048b6:	2320      	movs	r3, #32
 80048b8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80048bc:	f884 503e 	strb.w	r5, [r4, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80048c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80048c2:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80048c6:	f043 0310 	orr.w	r3, r3, #16
 80048ca:	6423      	str	r3, [r4, #64]	@ 0x40
        return HAL_ERROR;
 80048cc:	e7d1      	b.n	8004872 <HAL_I2C_Mem_Read_DMA+0x12e>
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80048ce:	2323      	movs	r3, #35	@ 0x23
 80048d0:	463a      	mov	r2, r7
 80048d2:	9300      	str	r3, [sp, #0]
 80048d4:	4631      	mov	r1, r6
 80048d6:	4643      	mov	r3, r8
 80048d8:	4620      	mov	r0, r4
 80048da:	f8cd 9004 	str.w	r9, [sp, #4]
 80048de:	f7ff fc85 	bl	80041ec <I2C_RequestMemoryRead>
 80048e2:	2800      	cmp	r0, #0
 80048e4:	d1c5      	bne.n	8004872 <HAL_I2C_Mem_Read_DMA+0x12e>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048e6:	6823      	ldr	r3, [r4, #0]
 80048e8:	9005      	str	r0, [sp, #20]
 80048ea:	695a      	ldr	r2, [r3, #20]
 80048ec:	9205      	str	r2, [sp, #20]
 80048ee:	699a      	ldr	r2, [r3, #24]
 80048f0:	9205      	str	r2, [sp, #20]
 80048f2:	9a05      	ldr	r2, [sp, #20]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048fa:	601a      	str	r2, [r3, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 80048fc:	2320      	movs	r3, #32
      __HAL_UNLOCK(hi2c);
 80048fe:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
      hi2c->State = HAL_I2C_STATE_READY;
 8004902:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
      __HAL_UNLOCK(hi2c);
 8004906:	e7d4      	b.n	80048b2 <HAL_I2C_Mem_Read_DMA+0x16e>
 8004908:	20000034 	.word	0x20000034
 800490c:	ffff0000 	.word	0xffff0000
 8004910:	08004a11 	.word	0x08004a11
 8004914:	080049d7 	.word	0x080049d7

08004918 <HAL_I2C_MasterTxCpltCallback>:
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
 8004918:	4770      	bx	lr

0800491a <HAL_I2C_MasterRxCpltCallback>:
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
 800491a:	4770      	bx	lr

0800491c <HAL_I2C_SlaveTxCpltCallback>:
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
 800491c:	4770      	bx	lr

0800491e <HAL_I2C_SlaveRxCpltCallback>:
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
 800491e:	4770      	bx	lr

08004920 <HAL_I2C_AddrCallback>:
}
 8004920:	4770      	bx	lr

08004922 <HAL_I2C_ListenCpltCallback>:
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
 8004922:	4770      	bx	lr

08004924 <I2C_MemoryTransmit_TXE_BTF>:
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004924:	f890 203d 	ldrb.w	r2, [r0, #61]	@ 0x3d
{
 8004928:	b508      	push	{r3, lr}
  if (hi2c->EventCount == 0U)
 800492a:	6d03      	ldr	r3, [r0, #80]	@ 0x50
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800492c:	b2d2      	uxtb	r2, r2
  if (hi2c->EventCount == 0U)
 800492e:	b983      	cbnz	r3, 8004952 <I2C_MemoryTransmit_TXE_BTF+0x2e>
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004930:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004932:	6802      	ldr	r2, [r0, #0]
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004934:	2b01      	cmp	r3, #1
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004936:	6c83      	ldr	r3, [r0, #72]	@ 0x48
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004938:	d105      	bne.n	8004946 <I2C_MemoryTransmit_TXE_BTF+0x22>
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800493a:	b2db      	uxtb	r3, r3
 800493c:	6113      	str	r3, [r2, #16]
      hi2c->EventCount += 2U;
 800493e:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8004940:	3302      	adds	r3, #2
      hi2c->EventCount++;
 8004942:	6503      	str	r3, [r0, #80]	@ 0x50
}
 8004944:	bd08      	pop	{r3, pc}
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004946:	f3c3 2307 	ubfx	r3, r3, #8, #8
 800494a:	6113      	str	r3, [r2, #16]
      hi2c->EventCount++;
 800494c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800494e:	3301      	adds	r3, #1
 8004950:	e7f7      	b.n	8004942 <I2C_MemoryTransmit_TXE_BTF+0x1e>
  else if (hi2c->EventCount == 1U)
 8004952:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8004954:	2b01      	cmp	r3, #1
 8004956:	d103      	bne.n	8004960 <I2C_MemoryTransmit_TXE_BTF+0x3c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004958:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 800495a:	6802      	ldr	r2, [r0, #0]
 800495c:	b2db      	uxtb	r3, r3
 800495e:	e7f4      	b.n	800494a <I2C_MemoryTransmit_TXE_BTF+0x26>
  else if (hi2c->EventCount == 2U)
 8004960:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8004962:	2b02      	cmp	r3, #2
 8004964:	d12f      	bne.n	80049c6 <I2C_MemoryTransmit_TXE_BTF+0xa2>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004966:	2a22      	cmp	r2, #34	@ 0x22
 8004968:	d105      	bne.n	8004976 <I2C_MemoryTransmit_TXE_BTF+0x52>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800496a:	6802      	ldr	r2, [r0, #0]
 800496c:	6813      	ldr	r3, [r2, #0]
 800496e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004972:	6013      	str	r3, [r2, #0]
      hi2c->EventCount++;
 8004974:	e7ea      	b.n	800494c <I2C_MemoryTransmit_TXE_BTF+0x28>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004976:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8004978:	b29b      	uxth	r3, r3
 800497a:	b163      	cbz	r3, 8004996 <I2C_MemoryTransmit_TXE_BTF+0x72>
 800497c:	2a21      	cmp	r2, #33	@ 0x21
 800497e:	d10a      	bne.n	8004996 <I2C_MemoryTransmit_TXE_BTF+0x72>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004980:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8004982:	6802      	ldr	r2, [r0, #0]
 8004984:	f813 1b01 	ldrb.w	r1, [r3], #1
 8004988:	6111      	str	r1, [r2, #16]
      hi2c->pBuffPtr++;
 800498a:	6243      	str	r3, [r0, #36]	@ 0x24
      hi2c->XferCount--;
 800498c:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 800498e:	3b01      	subs	r3, #1
 8004990:	b29b      	uxth	r3, r3
 8004992:	8543      	strh	r3, [r0, #42]	@ 0x2a
 8004994:	e7d6      	b.n	8004944 <I2C_MemoryTransmit_TXE_BTF+0x20>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004996:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8004998:	b29b      	uxth	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d1d2      	bne.n	8004944 <I2C_MemoryTransmit_TXE_BTF+0x20>
 800499e:	2a21      	cmp	r2, #33	@ 0x21
 80049a0:	d1d0      	bne.n	8004944 <I2C_MemoryTransmit_TXE_BTF+0x20>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049a2:	6802      	ldr	r2, [r0, #0]
 80049a4:	6851      	ldr	r1, [r2, #4]
 80049a6:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 80049aa:	6051      	str	r1, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049ac:	6811      	ldr	r1, [r2, #0]
 80049ae:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 80049b2:	6011      	str	r1, [r2, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 80049b4:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 80049b6:	6303      	str	r3, [r0, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80049b8:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80049bc:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80049c0:	f7fc ff66 	bl	8001890 <HAL_I2C_MemTxCpltCallback>
 80049c4:	e7be      	b.n	8004944 <I2C_MemoryTransmit_TXE_BTF+0x20>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80049c6:	6803      	ldr	r3, [r0, #0]
 80049c8:	695a      	ldr	r2, [r3, #20]
 80049ca:	0612      	lsls	r2, r2, #24
    hi2c->Instance->DR = 0x00U;
 80049cc:	bf44      	itt	mi
 80049ce:	2200      	movmi	r2, #0
 80049d0:	611a      	strmi	r2, [r3, #16]
}
 80049d2:	e7b7      	b.n	8004944 <I2C_MemoryTransmit_TXE_BTF+0x20>

080049d4 <HAL_I2C_ErrorCallback>:
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
 80049d4:	4770      	bx	lr

080049d6 <I2C_DMAError>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80049d6:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 80049d8:	b508      	push	{r3, lr}
  if (hi2c->hdmatx != NULL)
 80049da:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80049dc:	b10b      	cbz	r3, 80049e2 <I2C_DMAError+0xc>
    hi2c->hdmatx->XferCpltCallback = NULL;
 80049de:	2200      	movs	r2, #0
 80049e0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (hi2c->hdmarx != NULL)
 80049e2:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80049e4:	b10b      	cbz	r3, 80049ea <I2C_DMAError+0x14>
    hi2c->hdmarx->XferCpltCallback = NULL;
 80049e6:	2200      	movs	r2, #0
 80049e8:	629a      	str	r2, [r3, #40]	@ 0x28
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049ea:	6802      	ldr	r2, [r0, #0]
 80049ec:	6813      	ldr	r3, [r2, #0]
 80049ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80049f2:	6013      	str	r3, [r2, #0]
  hi2c->XferCount       = 0U;
 80049f4:	2300      	movs	r3, #0
  hi2c->State           = HAL_I2C_STATE_READY;
 80049f6:	2220      	movs	r2, #32
  hi2c->XferCount       = 0U;
 80049f8:	8543      	strh	r3, [r0, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 80049fa:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 80049fe:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8004a02:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8004a04:	f043 0310 	orr.w	r3, r3, #16
 8004a08:	6403      	str	r3, [r0, #64]	@ 0x40
  HAL_I2C_ErrorCallback(hi2c);
 8004a0a:	f7ff ffe3 	bl	80049d4 <HAL_I2C_ErrorCallback>
}
 8004a0e:	bd08      	pop	{r3, pc}

08004a10 <I2C_DMAXferCplt>:
{
 8004a10:	b570      	push	{r4, r5, r6, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004a12:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004a14:	6823      	ldr	r3, [r4, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a16:	f894 103d 	ldrb.w	r1, [r4, #61]	@ 0x3d
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004a1a:	f894 003e 	ldrb.w	r0, [r4, #62]	@ 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004a1e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004a20:	685d      	ldr	r5, [r3, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a22:	b2c9      	uxtb	r1, r1
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004a24:	f425 7540 	bic.w	r5, r5, #768	@ 0x300
 8004a28:	605d      	str	r5, [r3, #4]
  if (hi2c->hdmatx != NULL)
 8004a2a:	6b65      	ldr	r5, [r4, #52]	@ 0x34
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004a2c:	b2c0      	uxtb	r0, r0
  if (hi2c->hdmatx != NULL)
 8004a2e:	b10d      	cbz	r5, 8004a34 <I2C_DMAXferCplt+0x24>
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004a30:	2600      	movs	r6, #0
 8004a32:	62ae      	str	r6, [r5, #40]	@ 0x28
  if (hi2c->hdmarx != NULL)
 8004a34:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8004a36:	b10d      	cbz	r5, 8004a3c <I2C_DMAXferCplt+0x2c>
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004a38:	2600      	movs	r6, #0
 8004a3a:	62ae      	str	r6, [r5, #40]	@ 0x28
  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004a3c:	f001 0521 	and.w	r5, r1, #33	@ 0x21
 8004a40:	2d21      	cmp	r5, #33	@ 0x21
 8004a42:	d005      	beq.n	8004a50 <I2C_DMAXferCplt+0x40>
 8004a44:	f001 0522 	and.w	r5, r1, #34	@ 0x22
 8004a48:	2d22      	cmp	r5, #34	@ 0x22
 8004a4a:	d123      	bne.n	8004a94 <I2C_DMAXferCplt+0x84>
 8004a4c:	2820      	cmp	r0, #32
 8004a4e:	d121      	bne.n	8004a94 <I2C_DMAXferCplt+0x84>
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a50:	685a      	ldr	r2, [r3, #4]
    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004a52:	2929      	cmp	r1, #41	@ 0x29
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a58:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8004a5a:	f04f 0300 	mov.w	r3, #0
 8004a5e:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004a60:	d10d      	bne.n	8004a7e <I2C_DMAXferCplt+0x6e>
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004a62:	2321      	movs	r3, #33	@ 0x21
 8004a64:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a66:	2328      	movs	r3, #40	@ 0x28
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004a68:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a6a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004a6e:	f7ff ff55 	bl	800491c <HAL_I2C_SlaveTxCpltCallback>
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004a72:	6822      	ldr	r2, [r4, #0]
 8004a74:	6853      	ldr	r3, [r2, #4]
 8004a76:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8004a7a:	6053      	str	r3, [r2, #4]
}
 8004a7c:	bd70      	pop	{r4, r5, r6, pc}
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004a7e:	292a      	cmp	r1, #42	@ 0x2a
 8004a80:	d1f7      	bne.n	8004a72 <I2C_DMAXferCplt+0x62>
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004a82:	2322      	movs	r3, #34	@ 0x22
 8004a84:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a86:	2328      	movs	r3, #40	@ 0x28
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004a88:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a8a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004a8e:	f7ff ff46 	bl	800491e <HAL_I2C_SlaveRxCpltCallback>
 8004a92:	e7ee      	b.n	8004a72 <I2C_DMAXferCplt+0x62>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8004a94:	f894 103e 	ldrb.w	r1, [r4, #62]	@ 0x3e
 8004a98:	2900      	cmp	r1, #0
 8004a9a:	d0ef      	beq.n	8004a7c <I2C_DMAXferCplt+0x6c>
    if (hi2c->XferCount == (uint16_t)1)
 8004a9c:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8004a9e:	b289      	uxth	r1, r1
 8004aa0:	2901      	cmp	r1, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aa2:	bf02      	ittt	eq
 8004aa4:	6819      	ldreq	r1, [r3, #0]
 8004aa6:	f421 6180 	biceq.w	r1, r1, #1024	@ 0x400
 8004aaa:	6019      	streq	r1, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004aac:	6859      	ldr	r1, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004aae:	f512 3f80 	cmn.w	r2, #65536	@ 0x10000
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004ab2:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 8004ab6:	6059      	str	r1, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004ab8:	d006      	beq.n	8004ac8 <I2C_DMAXferCplt+0xb8>
 8004aba:	2a08      	cmp	r2, #8
 8004abc:	d004      	beq.n	8004ac8 <I2C_DMAXferCplt+0xb8>
 8004abe:	f1b2 4f2a 	cmp.w	r2, #2852126720	@ 0xaa000000
 8004ac2:	d001      	beq.n	8004ac8 <I2C_DMAXferCplt+0xb8>
 8004ac4:	2a20      	cmp	r2, #32
 8004ac6:	d103      	bne.n	8004ad0 <I2C_DMAXferCplt+0xc0>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ac8:	6819      	ldr	r1, [r3, #0]
 8004aca:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 8004ace:	6019      	str	r1, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004ad0:	6859      	ldr	r1, [r3, #4]
 8004ad2:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8004ad6:	6059      	str	r1, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004ad8:	6859      	ldr	r1, [r3, #4]
 8004ada:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 8004ade:	6059      	str	r1, [r3, #4]
    hi2c->XferCount = 0U;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004ae4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004ae6:	b11b      	cbz	r3, 8004af0 <I2C_DMAXferCplt+0xe0>
      HAL_I2C_ErrorCallback(hi2c);
 8004ae8:	4620      	mov	r0, r4
 8004aea:	f7ff ff73 	bl	80049d4 <HAL_I2C_ErrorCallback>
 8004aee:	e7c5      	b.n	8004a7c <I2C_DMAXferCplt+0x6c>
      hi2c->State = HAL_I2C_STATE_READY;
 8004af0:	2120      	movs	r1, #32
 8004af2:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004af6:	f894 103e 	ldrb.w	r1, [r4, #62]	@ 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004afa:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004afe:	2940      	cmp	r1, #64	@ 0x40
 8004b00:	d104      	bne.n	8004b0c <I2C_DMAXferCplt+0xfc>
        HAL_I2C_MemRxCpltCallback(hi2c);
 8004b02:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_NONE;
 8004b04:	6323      	str	r3, [r4, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8004b06:	f7fc fec9 	bl	800189c <HAL_I2C_MemRxCpltCallback>
 8004b0a:	e7b7      	b.n	8004a7c <I2C_DMAXferCplt+0x6c>
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004b0c:	2a08      	cmp	r2, #8
 8004b0e:	d001      	beq.n	8004b14 <I2C_DMAXferCplt+0x104>
 8004b10:	2a20      	cmp	r2, #32
 8004b12:	d105      	bne.n	8004b20 <I2C_DMAXferCplt+0x110>
          hi2c->PreviousState = I2C_STATE_NONE;
 8004b14:	2300      	movs	r3, #0
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004b16:	4620      	mov	r0, r4
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004b18:	6323      	str	r3, [r4, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004b1a:	f7ff fefe 	bl	800491a <HAL_I2C_MasterRxCpltCallback>
}
 8004b1e:	e7ad      	b.n	8004a7c <I2C_DMAXferCplt+0x6c>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004b20:	2312      	movs	r3, #18
 8004b22:	e7f8      	b.n	8004b16 <I2C_DMAXferCplt+0x106>

08004b24 <HAL_I2C_AbortCpltCallback>:
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
 8004b24:	4770      	bx	lr
	...

08004b28 <I2C_DMAAbort>:
  __IO uint32_t count = 0U;
 8004b28:	2300      	movs	r3, #0
{
 8004b2a:	b537      	push	{r0, r1, r2, r4, r5, lr}
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b2c:	f246 11a8 	movw	r1, #25000	@ 0x61a8
  __IO uint32_t count = 0U;
 8004b30:	9301      	str	r3, [sp, #4]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b32:	4b2c      	ldr	r3, [pc, #176]	@ (8004be4 <I2C_DMAAbort+0xbc>)
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004b34:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b36:	681b      	ldr	r3, [r3, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b38:	f890 203d 	ldrb.w	r2, [r0, #61]	@ 0x3d
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b3c:	fbb3 f3f1 	udiv	r3, r3, r1
 8004b40:	2123      	movs	r1, #35	@ 0x23
 8004b42:	434b      	muls	r3, r1
 8004b44:	9301      	str	r3, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004b46:	6803      	ldr	r3, [r0, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b48:	b2d2      	uxtb	r2, r2
    if (count == 0U)
 8004b4a:	9901      	ldr	r1, [sp, #4]
 8004b4c:	bb41      	cbnz	r1, 8004ba0 <I2C_DMAAbort+0x78>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b4e:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8004b50:	f041 0120 	orr.w	r1, r1, #32
 8004b54:	6401      	str	r1, [r0, #64]	@ 0x40
  if (hi2c->hdmatx != NULL)
 8004b56:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8004b58:	b10c      	cbz	r4, 8004b5e <I2C_DMAAbort+0x36>
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004b5a:	2100      	movs	r1, #0
 8004b5c:	62a1      	str	r1, [r4, #40]	@ 0x28
  if (hi2c->hdmarx != NULL)
 8004b5e:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8004b60:	b109      	cbz	r1, 8004b66 <I2C_DMAAbort+0x3e>
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004b62:	2500      	movs	r5, #0
 8004b64:	628d      	str	r5, [r1, #40]	@ 0x28
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b66:	681d      	ldr	r5, [r3, #0]
 8004b68:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8004b6c:	601d      	str	r5, [r3, #0]
  hi2c->XferCount = 0U;
 8004b6e:	2500      	movs	r5, #0
 8004b70:	8545      	strh	r5, [r0, #42]	@ 0x2a
  if (hi2c->hdmatx != NULL)
 8004b72:	b104      	cbz	r4, 8004b76 <I2C_DMAAbort+0x4e>
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004b74:	6365      	str	r5, [r4, #52]	@ 0x34
  if (hi2c->hdmarx != NULL)
 8004b76:	b101      	cbz	r1, 8004b7a <I2C_DMAAbort+0x52>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004b78:	634d      	str	r5, [r1, #52]	@ 0x34
  __HAL_I2C_DISABLE(hi2c);
 8004b7a:	6819      	ldr	r1, [r3, #0]
 8004b7c:	f021 0101 	bic.w	r1, r1, #1
 8004b80:	6019      	str	r1, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004b82:	f890 103d 	ldrb.w	r1, [r0, #61]	@ 0x3d
 8004b86:	2960      	cmp	r1, #96	@ 0x60
 8004b88:	d111      	bne.n	8004bae <I2C_DMAAbort+0x86>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b8a:	2320      	movs	r3, #32
 8004b8c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b90:	2300      	movs	r3, #0
 8004b92:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004b96:	6403      	str	r3, [r0, #64]	@ 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8004b98:	f7ff ffc4 	bl	8004b24 <HAL_I2C_AbortCpltCallback>
}
 8004b9c:	b003      	add	sp, #12
 8004b9e:	bd30      	pop	{r4, r5, pc}
    count--;
 8004ba0:	9901      	ldr	r1, [sp, #4]
 8004ba2:	3901      	subs	r1, #1
 8004ba4:	9101      	str	r1, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004ba6:	6819      	ldr	r1, [r3, #0]
 8004ba8:	0589      	lsls	r1, r1, #22
 8004baa:	d4ce      	bmi.n	8004b4a <I2C_DMAAbort+0x22>
 8004bac:	e7d3      	b.n	8004b56 <I2C_DMAAbort+0x2e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004bae:	f002 0228 	and.w	r2, r2, #40	@ 0x28
 8004bb2:	2a28      	cmp	r2, #40	@ 0x28
 8004bb4:	d10e      	bne.n	8004bd4 <I2C_DMAAbort+0xac>
      __HAL_I2C_ENABLE(hi2c);
 8004bb6:	6819      	ldr	r1, [r3, #0]
 8004bb8:	f041 0101 	orr.w	r1, r1, #1
 8004bbc:	6019      	str	r1, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bbe:	6819      	ldr	r1, [r3, #0]
 8004bc0:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400
 8004bc4:	6019      	str	r1, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	6303      	str	r3, [r0, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004bca:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
    HAL_I2C_ErrorCallback(hi2c);
 8004bce:	f7ff ff01 	bl	80049d4 <HAL_I2C_ErrorCallback>
}
 8004bd2:	e7e3      	b.n	8004b9c <I2C_DMAAbort+0x74>
      hi2c->State = HAL_I2C_STATE_READY;
 8004bd4:	2320      	movs	r3, #32
 8004bd6:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
 8004be0:	e7f5      	b.n	8004bce <I2C_DMAAbort+0xa6>
 8004be2:	bf00      	nop
 8004be4:	20000034 	.word	0x20000034

08004be8 <I2C_ITError>:
{
 8004be8:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bea:	f890 203d 	ldrb.w	r2, [r0, #61]	@ 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004bee:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
{
 8004bf2:	4604      	mov	r4, r0
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004bf4:	2b10      	cmp	r3, #16
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004bf6:	b2d9      	uxtb	r1, r3
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bf8:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004bfa:	6803      	ldr	r3, [r0, #0]
 8004bfc:	d001      	beq.n	8004c02 <I2C_ITError+0x1a>
 8004bfe:	2940      	cmp	r1, #64	@ 0x40
 8004c00:	d113      	bne.n	8004c2a <I2C_ITError+0x42>
 8004c02:	2a22      	cmp	r2, #34	@ 0x22
 8004c04:	d111      	bne.n	8004c2a <I2C_ITError+0x42>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004c06:	6819      	ldr	r1, [r3, #0]
 8004c08:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 8004c0c:	6019      	str	r1, [r3, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004c0e:	6859      	ldr	r1, [r3, #4]
 8004c10:	f411 6100 	ands.w	r1, r1, #2048	@ 0x800
 8004c14:	d106      	bne.n	8004c24 <I2C_ITError+0x3c>
 8004c16:	2a60      	cmp	r2, #96	@ 0x60
      hi2c->State = HAL_I2C_STATE_READY;
 8004c18:	bf1e      	ittt	ne
 8004c1a:	2220      	movne	r2, #32
 8004c1c:	f884 203d 	strbne.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c20:	f884 103e 	strbne.w	r1, [r4, #62]	@ 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c24:	2200      	movs	r2, #0
 8004c26:	6322      	str	r2, [r4, #48]	@ 0x30
 8004c28:	e007      	b.n	8004c3a <I2C_ITError+0x52>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c2a:	f002 0128 	and.w	r1, r2, #40	@ 0x28
 8004c2e:	2928      	cmp	r1, #40	@ 0x28
 8004c30:	d1ed      	bne.n	8004c0e <I2C_ITError+0x26>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c32:	2200      	movs	r2, #0
 8004c34:	6322      	str	r2, [r4, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c36:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004c3a:	685a      	ldr	r2, [r3, #4]
 8004c3c:	f412 6200 	ands.w	r2, r2, #2048	@ 0x800
 8004c40:	d04f      	beq.n	8004ce2 <I2C_ITError+0xfa>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004c42:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004c44:	6b60      	ldr	r0, [r4, #52]	@ 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004c46:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c4a:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004c4c:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	4b37      	ldr	r3, [pc, #220]	@ (8004d30 <I2C_ITError+0x148>)
 8004c54:	d02b      	beq.n	8004cae <I2C_ITError+0xc6>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004c56:	6343      	str	r3, [r0, #52]	@ 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004c58:	f7fe ffe8 	bl	8003c2c <HAL_DMA_Abort_IT>
 8004c5c:	b150      	cbz	r0, 8004c74 <I2C_ITError+0x8c>
        __HAL_I2C_DISABLE(hi2c);
 8004c5e:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004c60:	6b60      	ldr	r0, [r4, #52]	@ 0x34
        __HAL_I2C_DISABLE(hi2c);
 8004c62:	6813      	ldr	r3, [r2, #0]
 8004c64:	f023 0301 	bic.w	r3, r3, #1
 8004c68:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8004c6a:	2320      	movs	r3, #32
 8004c6c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004c70:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8004c72:	4798      	blx	r3
  CurrentError = hi2c->ErrorCode;
 8004c74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004c76:	0719      	lsls	r1, r3, #28
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c78:	bf1f      	itttt	ne
 8004c7a:	6822      	ldrne	r2, [r4, #0]
 8004c7c:	6853      	ldrne	r3, [r2, #4]
 8004c7e:	f423 63e0 	bicne.w	r3, r3, #1792	@ 0x700
 8004c82:	6053      	strne	r3, [r2, #4]
  CurrentState = hi2c->State;
 8004c84:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004c88:	6c22      	ldr	r2, [r4, #64]	@ 0x40
  CurrentState = hi2c->State;
 8004c8a:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004c8c:	0752      	lsls	r2, r2, #29
 8004c8e:	d50d      	bpl.n	8004cac <I2C_ITError+0xc4>
 8004c90:	2b28      	cmp	r3, #40	@ 0x28
 8004c92:	d10b      	bne.n	8004cac <I2C_ITError+0xc4>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004c94:	4b27      	ldr	r3, [pc, #156]	@ (8004d34 <I2C_ITError+0x14c>)
    hi2c->State         = HAL_I2C_STATE_READY;
 8004c96:	2220      	movs	r2, #32
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004c98:	62e3      	str	r3, [r4, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c9a:	2300      	movs	r3, #0
    HAL_I2C_ListenCpltCallback(hi2c);
 8004c9c:	4620      	mov	r0, r4
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c9e:	6323      	str	r3, [r4, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004ca0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ca4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8004ca8:	f7ff fe3b 	bl	8004922 <HAL_I2C_ListenCpltCallback>
}
 8004cac:	bd10      	pop	{r4, pc}
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004cae:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8004cb0:	6343      	str	r3, [r0, #52]	@ 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004cb2:	f7fe ffbb 	bl	8003c2c <HAL_DMA_Abort_IT>
 8004cb6:	2800      	cmp	r0, #0
 8004cb8:	d0dc      	beq.n	8004c74 <I2C_ITError+0x8c>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004cba:	6823      	ldr	r3, [r4, #0]
 8004cbc:	695a      	ldr	r2, [r3, #20]
 8004cbe:	0651      	lsls	r1, r2, #25
 8004cc0:	d505      	bpl.n	8004cce <I2C_ITError+0xe6>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cc2:	691a      	ldr	r2, [r3, #16]
 8004cc4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004cc6:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8004cc8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004cca:	3301      	adds	r3, #1
 8004ccc:	6263      	str	r3, [r4, #36]	@ 0x24
        __HAL_I2C_DISABLE(hi2c);
 8004cce:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004cd0:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
        __HAL_I2C_DISABLE(hi2c);
 8004cd2:	6813      	ldr	r3, [r2, #0]
 8004cd4:	f023 0301 	bic.w	r3, r3, #1
 8004cd8:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8004cda:	2320      	movs	r3, #32
 8004cdc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004ce0:	e7c6      	b.n	8004c70 <I2C_ITError+0x88>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004ce2:	f894 103d 	ldrb.w	r1, [r4, #61]	@ 0x3d
 8004ce6:	2960      	cmp	r1, #96	@ 0x60
 8004ce8:	d115      	bne.n	8004d16 <I2C_ITError+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004cea:	2120      	movs	r1, #32
 8004cec:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cf0:	6422      	str	r2, [r4, #64]	@ 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004cf2:	695a      	ldr	r2, [r3, #20]
 8004cf4:	0652      	lsls	r2, r2, #25
 8004cf6:	d505      	bpl.n	8004d04 <I2C_ITError+0x11c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cf8:	691a      	ldr	r2, [r3, #16]
 8004cfa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004cfc:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8004cfe:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004d00:	3301      	adds	r3, #1
 8004d02:	6263      	str	r3, [r4, #36]	@ 0x24
    __HAL_I2C_DISABLE(hi2c);
 8004d04:	6822      	ldr	r2, [r4, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8004d06:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE(hi2c);
 8004d08:	6813      	ldr	r3, [r2, #0]
 8004d0a:	f023 0301 	bic.w	r3, r3, #1
 8004d0e:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8004d10:	f7ff ff08 	bl	8004b24 <HAL_I2C_AbortCpltCallback>
 8004d14:	e7ae      	b.n	8004c74 <I2C_ITError+0x8c>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004d16:	695a      	ldr	r2, [r3, #20]
 8004d18:	0650      	lsls	r0, r2, #25
 8004d1a:	d505      	bpl.n	8004d28 <I2C_ITError+0x140>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d1c:	691a      	ldr	r2, [r3, #16]
 8004d1e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004d20:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8004d22:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004d24:	3301      	adds	r3, #1
 8004d26:	6263      	str	r3, [r4, #36]	@ 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8004d28:	4620      	mov	r0, r4
 8004d2a:	f7ff fe53 	bl	80049d4 <HAL_I2C_ErrorCallback>
 8004d2e:	e7a1      	b.n	8004c74 <I2C_ITError+0x8c>
 8004d30:	08004b29 	.word	0x08004b29
 8004d34:	ffff0000 	.word	0xffff0000

08004d38 <HAL_I2C_EV_IRQHandler>:
{
 8004d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d3a:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004d3c:	6803      	ldr	r3, [r0, #0]
{
 8004d3e:	b08f      	sub	sp, #60	@ 0x3c
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004d40:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004d42:	6ac6      	ldr	r6, [r0, #44]	@ 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004d44:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d48:	f894 103d 	ldrb.w	r1, [r4, #61]	@ 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004d4c:	2810      	cmp	r0, #16
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004d4e:	b2c5      	uxtb	r5, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d50:	b2c9      	uxtb	r1, r1
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004d52:	d002      	beq.n	8004d5a <HAL_I2C_EV_IRQHandler+0x22>
 8004d54:	2d40      	cmp	r5, #64	@ 0x40
 8004d56:	f040 82e5 	bne.w	8005324 <HAL_I2C_EV_IRQHandler+0x5ec>
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004d5a:	699f      	ldr	r7, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004d5c:	6958      	ldr	r0, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004d5e:	f010 0f01 	tst.w	r0, #1
 8004d62:	d107      	bne.n	8004d74 <HAL_I2C_EV_IRQHandler+0x3c>
 8004d64:	f5b6 0f2a 	cmp.w	r6, #11141120	@ 0xaa0000
 8004d68:	d002      	beq.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
 8004d6a:	f1b6 4f2a 	cmp.w	r6, #2852126720	@ 0xaa000000
 8004d6e:	d151      	bne.n	8004e14 <HAL_I2C_EV_IRQHandler+0xdc>
}
 8004d70:	b00f      	add	sp, #60	@ 0x3c
 8004d72:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d74:	0596      	lsls	r6, r2, #22
 8004d76:	d54d      	bpl.n	8004e14 <HAL_I2C_EV_IRQHandler+0xdc>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004d78:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004d7a:	f5b2 0f2a 	cmp.w	r2, #11141120	@ 0xaa0000
 8004d7e:	d10c      	bne.n	8004d9a <HAL_I2C_EV_IRQHandler+0x62>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004d80:	2201      	movs	r2, #1
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004d82:	62e2      	str	r2, [r4, #44]	@ 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d84:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
 8004d88:	2a40      	cmp	r2, #64	@ 0x40
 8004d8a:	d111      	bne.n	8004db0 <HAL_I2C_EV_IRQHandler+0x78>
    if (hi2c->EventCount == 0U)
 8004d8c:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8004d8e:	b952      	cbnz	r2, 8004da6 <HAL_I2C_EV_IRQHandler+0x6e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004d90:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004d92:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004d96:	611a      	str	r2, [r3, #16]
 8004d98:	e7ea      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004d9a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004d9c:	f1b2 4f2a 	cmp.w	r2, #2852126720	@ 0xaa000000
 8004da0:	d1f0      	bne.n	8004d84 <HAL_I2C_EV_IRQHandler+0x4c>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004da2:	2208      	movs	r2, #8
 8004da4:	e7ed      	b.n	8004d82 <HAL_I2C_EV_IRQHandler+0x4a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004da6:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004da8:	f042 0201 	orr.w	r2, r2, #1
 8004dac:	b2d2      	uxtb	r2, r2
 8004dae:	e7f2      	b.n	8004d96 <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004db0:	6922      	ldr	r2, [r4, #16]
 8004db2:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 8004db6:	d11a      	bne.n	8004dee <HAL_I2C_EV_IRQHandler+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004db8:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 8004dbc:	2a21      	cmp	r2, #33	@ 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004dbe:	6c62      	ldr	r2, [r4, #68]	@ 0x44
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004dc0:	d111      	bne.n	8004de6 <HAL_I2C_EV_IRQHandler+0xae>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004dc2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004dc6:	611a      	str	r2, [r3, #16]
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004dc8:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8004dca:	b10a      	cbz	r2, 8004dd0 <HAL_I2C_EV_IRQHandler+0x98>
 8004dcc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004dce:	b92a      	cbnz	r2, 8004ddc <HAL_I2C_EV_IRQHandler+0xa4>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004dd0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004dd2:	2a00      	cmp	r2, #0
 8004dd4:	d0cc      	beq.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
 8004dd6:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004dd8:	2a00      	cmp	r2, #0
 8004dda:	d0c9      	beq.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004ddc:	685a      	ldr	r2, [r3, #4]
 8004dde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004de2:	605a      	str	r2, [r3, #4]
 8004de4:	e7c4      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004de6:	f042 0201 	orr.w	r2, r2, #1
 8004dea:	b2d2      	uxtb	r2, r2
 8004dec:	e7eb      	b.n	8004dc6 <HAL_I2C_EV_IRQHandler+0x8e>
      if (hi2c->EventCount == 0U)
 8004dee:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8004df0:	b932      	cbnz	r2, 8004e00 <HAL_I2C_EV_IRQHandler+0xc8>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004df2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004df4:	11d2      	asrs	r2, r2, #7
 8004df6:	f002 0206 	and.w	r2, r2, #6
 8004dfa:	f042 02f0 	orr.w	r2, r2, #240	@ 0xf0
 8004dfe:	e7ca      	b.n	8004d96 <HAL_I2C_EV_IRQHandler+0x5e>
      else if (hi2c->EventCount == 1U)
 8004e00:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8004e02:	2a01      	cmp	r2, #1
 8004e04:	d1b4      	bne.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004e06:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004e08:	11d2      	asrs	r2, r2, #7
 8004e0a:	f002 0206 	and.w	r2, r2, #6
 8004e0e:	f042 02f1 	orr.w	r2, r2, #241	@ 0xf1
 8004e12:	e7c0      	b.n	8004d96 <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e14:	0706      	lsls	r6, r0, #28
 8004e16:	d503      	bpl.n	8004e20 <HAL_I2C_EV_IRQHandler+0xe8>
 8004e18:	0596      	lsls	r6, r2, #22
 8004e1a:	d501      	bpl.n	8004e20 <HAL_I2C_EV_IRQHandler+0xe8>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004e1c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004e1e:	e7e4      	b.n	8004dea <HAL_I2C_EV_IRQHandler+0xb2>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e20:	0786      	lsls	r6, r0, #30
 8004e22:	f140 80f0 	bpl.w	8005006 <HAL_I2C_EV_IRQHandler+0x2ce>
 8004e26:	0596      	lsls	r6, r2, #22
 8004e28:	f140 80ed 	bpl.w	8005006 <HAL_I2C_EV_IRQHandler+0x2ce>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004e2c:	f894 103e 	ldrb.w	r1, [r4, #62]	@ 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004e30:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004e32:	6b25      	ldr	r5, [r4, #48]	@ 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004e34:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004e38:	b2c9      	uxtb	r1, r1
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004e3a:	2822      	cmp	r0, #34	@ 0x22
 8004e3c:	f040 80db 	bne.w	8004ff6 <HAL_I2C_EV_IRQHandler+0x2be>
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004e40:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8004e42:	b940      	cbnz	r0, 8004e56 <HAL_I2C_EV_IRQHandler+0x11e>
 8004e44:	2940      	cmp	r1, #64	@ 0x40
 8004e46:	d106      	bne.n	8004e56 <HAL_I2C_EV_IRQHandler+0x11e>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e48:	9000      	str	r0, [sp, #0]
 8004e4a:	695a      	ldr	r2, [r3, #20]
 8004e4c:	9200      	str	r2, [sp, #0]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	9300      	str	r3, [sp, #0]
 8004e52:	9b00      	ldr	r3, [sp, #0]
 8004e54:	e78c      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004e56:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8004e58:	b989      	cbnz	r1, 8004e7e <HAL_I2C_EV_IRQHandler+0x146>
 8004e5a:	6920      	ldr	r0, [r4, #16]
 8004e5c:	f5b0 4f40 	cmp.w	r0, #49152	@ 0xc000
 8004e60:	d10d      	bne.n	8004e7e <HAL_I2C_EV_IRQHandler+0x146>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e62:	9101      	str	r1, [sp, #4]
 8004e64:	695a      	ldr	r2, [r3, #20]
 8004e66:	9201      	str	r2, [sp, #4]
 8004e68:	699a      	ldr	r2, [r3, #24]
 8004e6a:	9201      	str	r2, [sp, #4]
 8004e6c:	9a01      	ldr	r2, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e74:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004e76:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8004e78:	3301      	adds	r3, #1
      hi2c->EventCount = 0U;
 8004e7a:	6523      	str	r3, [r4, #80]	@ 0x50
 8004e7c:	e778      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
      if (hi2c->XferCount == 0U)
 8004e7e:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8004e80:	b289      	uxth	r1, r1
 8004e82:	b951      	cbnz	r1, 8004e9a <HAL_I2C_EV_IRQHandler+0x162>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e84:	9102      	str	r1, [sp, #8]
 8004e86:	695a      	ldr	r2, [r3, #20]
 8004e88:	9202      	str	r2, [sp, #8]
 8004e8a:	699a      	ldr	r2, [r3, #24]
 8004e8c:	9202      	str	r2, [sp, #8]
 8004e8e:	9a02      	ldr	r2, [sp, #8]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e96:	601a      	str	r2, [r3, #0]
 8004e98:	e019      	b.n	8004ece <HAL_I2C_EV_IRQHandler+0x196>
      else if (hi2c->XferCount == 1U)
 8004e9a:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8004e9c:	b289      	uxth	r1, r1
 8004e9e:	2901      	cmp	r1, #1
 8004ea0:	d149      	bne.n	8004f36 <HAL_I2C_EV_IRQHandler+0x1fe>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004ea2:	f512 3f80 	cmn.w	r2, #65536	@ 0x10000
 8004ea6:	d11b      	bne.n	8004ee0 <HAL_I2C_EV_IRQHandler+0x1a8>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004eae:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004eb0:	685a      	ldr	r2, [r3, #4]
 8004eb2:	f412 6200 	ands.w	r2, r2, #2048	@ 0x800
 8004eb6:	d00c      	beq.n	8004ed2 <HAL_I2C_EV_IRQHandler+0x19a>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ebe:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	9203      	str	r2, [sp, #12]
 8004ec4:	695a      	ldr	r2, [r3, #20]
 8004ec6:	9203      	str	r2, [sp, #12]
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	9303      	str	r3, [sp, #12]
 8004ecc:	9b03      	ldr	r3, [sp, #12]
      hi2c->EventCount = 0U;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	e7d3      	b.n	8004e7a <HAL_I2C_EV_IRQHandler+0x142>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ed2:	9204      	str	r2, [sp, #16]
 8004ed4:	695a      	ldr	r2, [r3, #20]
 8004ed6:	9204      	str	r2, [sp, #16]
 8004ed8:	699a      	ldr	r2, [r3, #24]
 8004eda:	9204      	str	r2, [sp, #16]
 8004edc:	9a04      	ldr	r2, [sp, #16]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ede:	e7d7      	b.n	8004e90 <HAL_I2C_EV_IRQHandler+0x158>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004ee0:	2a08      	cmp	r2, #8
 8004ee2:	d01c      	beq.n	8004f1e <HAL_I2C_EV_IRQHandler+0x1e6>
 8004ee4:	2a20      	cmp	r2, #32
 8004ee6:	d01a      	beq.n	8004f1e <HAL_I2C_EV_IRQHandler+0x1e6>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004ee8:	2d12      	cmp	r5, #18
 8004eea:	d10d      	bne.n	8004f08 <HAL_I2C_EV_IRQHandler+0x1d0>
 8004eec:	2a01      	cmp	r2, #1
 8004eee:	d116      	bne.n	8004f1e <HAL_I2C_EV_IRQHandler+0x1e6>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ef6:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ef8:	2200      	movs	r2, #0
 8004efa:	9205      	str	r2, [sp, #20]
 8004efc:	695a      	ldr	r2, [r3, #20]
 8004efe:	9205      	str	r2, [sp, #20]
 8004f00:	699b      	ldr	r3, [r3, #24]
 8004f02:	9305      	str	r3, [sp, #20]
 8004f04:	9b05      	ldr	r3, [sp, #20]
 8004f06:	e7e2      	b.n	8004ece <HAL_I2C_EV_IRQHandler+0x196>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004f08:	2a10      	cmp	r2, #16
 8004f0a:	d8f1      	bhi.n	8004ef0 <HAL_I2C_EV_IRQHandler+0x1b8>
 8004f0c:	4986      	ldr	r1, [pc, #536]	@ (8005128 <HAL_I2C_EV_IRQHandler+0x3f0>)
 8004f0e:	fa41 f202 	asr.w	r2, r1, r2
 8004f12:	07d7      	lsls	r7, r2, #31
 8004f14:	d4ec      	bmi.n	8004ef0 <HAL_I2C_EV_IRQHandler+0x1b8>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f1c:	e7eb      	b.n	8004ef6 <HAL_I2C_EV_IRQHandler+0x1be>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f24:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f26:	2200      	movs	r2, #0
 8004f28:	9206      	str	r2, [sp, #24]
 8004f2a:	695a      	ldr	r2, [r3, #20]
 8004f2c:	9206      	str	r2, [sp, #24]
 8004f2e:	699a      	ldr	r2, [r3, #24]
 8004f30:	9206      	str	r2, [sp, #24]
 8004f32:	9a06      	ldr	r2, [sp, #24]
 8004f34:	e7ac      	b.n	8004e90 <HAL_I2C_EV_IRQHandler+0x158>
      else if (hi2c->XferCount == 2U)
 8004f36:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8004f38:	b289      	uxth	r1, r1
 8004f3a:	2902      	cmp	r1, #2
 8004f3c:	d138      	bne.n	8004fb0 <HAL_I2C_EV_IRQHandler+0x278>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004f3e:	2a10      	cmp	r2, #16
 8004f40:	d803      	bhi.n	8004f4a <HAL_I2C_EV_IRQHandler+0x212>
 8004f42:	497a      	ldr	r1, [pc, #488]	@ (800512c <HAL_I2C_EV_IRQHandler+0x3f4>)
 8004f44:	40d1      	lsrs	r1, r2
 8004f46:	07ce      	lsls	r6, r1, #31
 8004f48:	d418      	bmi.n	8004f7c <HAL_I2C_EV_IRQHandler+0x244>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f4a:	6819      	ldr	r1, [r3, #0]
 8004f4c:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 8004f50:	6019      	str	r1, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f52:	2100      	movs	r1, #0
 8004f54:	9107      	str	r1, [sp, #28]
 8004f56:	6959      	ldr	r1, [r3, #20]
 8004f58:	9107      	str	r1, [sp, #28]
 8004f5a:	6999      	ldr	r1, [r3, #24]
 8004f5c:	9107      	str	r1, [sp, #28]
 8004f5e:	9907      	ldr	r1, [sp, #28]
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f60:	6819      	ldr	r1, [r3, #0]
 8004f62:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8004f66:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004f68:	6859      	ldr	r1, [r3, #4]
 8004f6a:	050d      	lsls	r5, r1, #20
 8004f6c:	d5af      	bpl.n	8004ece <HAL_I2C_EV_IRQHandler+0x196>
 8004f6e:	2a20      	cmp	r2, #32
 8004f70:	d81b      	bhi.n	8004faa <HAL_I2C_EV_IRQHandler+0x272>
 8004f72:	2a07      	cmp	r2, #7
 8004f74:	d80e      	bhi.n	8004f94 <HAL_I2C_EV_IRQHandler+0x25c>
 8004f76:	2a01      	cmp	r2, #1
 8004f78:	d1a9      	bne.n	8004ece <HAL_I2C_EV_IRQHandler+0x196>
 8004f7a:	e011      	b.n	8004fa0 <HAL_I2C_EV_IRQHandler+0x268>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f7c:	6819      	ldr	r1, [r3, #0]
 8004f7e:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400
 8004f82:	6019      	str	r1, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f84:	2100      	movs	r1, #0
 8004f86:	9108      	str	r1, [sp, #32]
 8004f88:	6959      	ldr	r1, [r3, #20]
 8004f8a:	9108      	str	r1, [sp, #32]
 8004f8c:	6999      	ldr	r1, [r3, #24]
 8004f8e:	9108      	str	r1, [sp, #32]
 8004f90:	9908      	ldr	r1, [sp, #32]
 8004f92:	e7e9      	b.n	8004f68 <HAL_I2C_EV_IRQHandler+0x230>
 8004f94:	f1a2 0108 	sub.w	r1, r2, #8
 8004f98:	4a65      	ldr	r2, [pc, #404]	@ (8005130 <HAL_I2C_EV_IRQHandler+0x3f8>)
 8004f9a:	40ca      	lsrs	r2, r1
 8004f9c:	07d0      	lsls	r0, r2, #31
 8004f9e:	d596      	bpl.n	8004ece <HAL_I2C_EV_IRQHandler+0x196>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004fa0:	685a      	ldr	r2, [r3, #4]
 8004fa2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004fa6:	605a      	str	r2, [r3, #4]
 8004fa8:	e791      	b.n	8004ece <HAL_I2C_EV_IRQHandler+0x196>
 8004faa:	f512 3f80 	cmn.w	r2, #65536	@ 0x10000
 8004fae:	e7e3      	b.n	8004f78 <HAL_I2C_EV_IRQHandler+0x240>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fb0:	6819      	ldr	r1, [r3, #0]
 8004fb2:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400
 8004fb6:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004fb8:	6859      	ldr	r1, [r3, #4]
 8004fba:	0509      	lsls	r1, r1, #20
 8004fbc:	d510      	bpl.n	8004fe0 <HAL_I2C_EV_IRQHandler+0x2a8>
 8004fbe:	2a20      	cmp	r2, #32
 8004fc0:	d816      	bhi.n	8004ff0 <HAL_I2C_EV_IRQHandler+0x2b8>
 8004fc2:	2a07      	cmp	r2, #7
 8004fc4:	d806      	bhi.n	8004fd4 <HAL_I2C_EV_IRQHandler+0x29c>
 8004fc6:	2a01      	cmp	r2, #1
 8004fc8:	d10a      	bne.n	8004fe0 <HAL_I2C_EV_IRQHandler+0x2a8>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004fca:	685a      	ldr	r2, [r3, #4]
 8004fcc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004fd0:	605a      	str	r2, [r3, #4]
 8004fd2:	e005      	b.n	8004fe0 <HAL_I2C_EV_IRQHandler+0x2a8>
 8004fd4:	f1a2 0108 	sub.w	r1, r2, #8
 8004fd8:	4a55      	ldr	r2, [pc, #340]	@ (8005130 <HAL_I2C_EV_IRQHandler+0x3f8>)
 8004fda:	40ca      	lsrs	r2, r1
 8004fdc:	07d2      	lsls	r2, r2, #31
 8004fde:	d4f4      	bmi.n	8004fca <HAL_I2C_EV_IRQHandler+0x292>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	9209      	str	r2, [sp, #36]	@ 0x24
 8004fe4:	695a      	ldr	r2, [r3, #20]
 8004fe6:	9209      	str	r2, [sp, #36]	@ 0x24
 8004fe8:	699b      	ldr	r3, [r3, #24]
 8004fea:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fee:	e76e      	b.n	8004ece <HAL_I2C_EV_IRQHandler+0x196>
 8004ff0:	f512 3f80 	cmn.w	r2, #65536	@ 0x10000
 8004ff4:	e7e8      	b.n	8004fc8 <HAL_I2C_EV_IRQHandler+0x290>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	920a      	str	r2, [sp, #40]	@ 0x28
 8004ffa:	695a      	ldr	r2, [r3, #20]
 8004ffc:	920a      	str	r2, [sp, #40]	@ 0x28
 8004ffe:	699b      	ldr	r3, [r3, #24]
 8005000:	930a      	str	r3, [sp, #40]	@ 0x28
 8005002:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005004:	e6b4      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005006:	077f      	lsls	r7, r7, #29
 8005008:	f140 8094 	bpl.w	8005134 <HAL_I2C_EV_IRQHandler+0x3fc>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800500c:	685e      	ldr	r6, [r3, #4]
 800500e:	0536      	lsls	r6, r6, #20
 8005010:	f53f aeae 	bmi.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005014:	0607      	lsls	r7, r0, #24
 8005016:	f000 0604 	and.w	r6, r0, #4
 800501a:	d53e      	bpl.n	800509a <HAL_I2C_EV_IRQHandler+0x362>
 800501c:	0550      	lsls	r0, r2, #21
 800501e:	d53c      	bpl.n	800509a <HAL_I2C_EV_IRQHandler+0x362>
 8005020:	2e00      	cmp	r6, #0
 8005022:	d13d      	bne.n	80050a0 <HAL_I2C_EV_IRQHandler+0x368>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005024:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005028:	8d25      	ldrh	r5, [r4, #40]	@ 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800502a:	f894 103e 	ldrb.w	r1, [r4, #62]	@ 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800502e:	b2d2      	uxtb	r2, r2
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005030:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005032:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005034:	b9c5      	cbnz	r5, 8005068 <HAL_I2C_EV_IRQHandler+0x330>
 8005036:	2a21      	cmp	r2, #33	@ 0x21
 8005038:	d118      	bne.n	800506c <HAL_I2C_EV_IRQHandler+0x334>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800503a:	2808      	cmp	r0, #8
 800503c:	d058      	beq.n	80050f0 <HAL_I2C_EV_IRQHandler+0x3b8>
 800503e:	2820      	cmp	r0, #32
 8005040:	d056      	beq.n	80050f0 <HAL_I2C_EV_IRQHandler+0x3b8>
 8005042:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
 8005046:	d053      	beq.n	80050f0 <HAL_I2C_EV_IRQHandler+0x3b8>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005048:	685a      	ldr	r2, [r3, #4]
 800504a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800504e:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005050:	2311      	movs	r3, #17
 8005052:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005054:	2300      	movs	r3, #0
 8005056:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800505a:	2320      	movs	r3, #32
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800505c:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 800505e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005062:	f7ff fc59 	bl	8004918 <HAL_I2C_MasterTxCpltCallback>
 8005066:	e683      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005068:	2a21      	cmp	r2, #33	@ 0x21
 800506a:	d005      	beq.n	8005078 <HAL_I2C_EV_IRQHandler+0x340>
 800506c:	2940      	cmp	r1, #64	@ 0x40
 800506e:	f47f ae7f 	bne.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005072:	2a22      	cmp	r2, #34	@ 0x22
 8005074:	f47f ae7c 	bne.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount == 0U)
 8005078:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800507a:	b292      	uxth	r2, r2
 800507c:	b91a      	cbnz	r2, 8005086 <HAL_I2C_EV_IRQHandler+0x34e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800507e:	685a      	ldr	r2, [r3, #4]
 8005080:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005084:	e6ad      	b.n	8004de2 <HAL_I2C_EV_IRQHandler+0xaa>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005086:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
 800508a:	2a40      	cmp	r2, #64	@ 0x40
 800508c:	d116      	bne.n	80050bc <HAL_I2C_EV_IRQHandler+0x384>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800508e:	4620      	mov	r0, r4
}
 8005090:	b00f      	add	sp, #60	@ 0x3c
 8005092:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005096:	f7ff bc45 	b.w	8004924 <I2C_MemoryTransmit_TXE_BTF>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800509a:	2e00      	cmp	r6, #0
 800509c:	f43f ae68 	beq.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
 80050a0:	0597      	lsls	r7, r2, #22
 80050a2:	f57f ae65 	bpl.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80050a6:	2921      	cmp	r1, #33	@ 0x21
 80050a8:	d139      	bne.n	800511e <HAL_I2C_EV_IRQHandler+0x3e6>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80050aa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80050ac:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 80050b0:	2a21      	cmp	r2, #33	@ 0x21
 80050b2:	f47f ae5d 	bne.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount != 0U)
 80050b6:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80050b8:	b292      	uxth	r2, r2
 80050ba:	b14a      	cbz	r2, 80050d0 <HAL_I2C_EV_IRQHandler+0x398>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050bc:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80050be:	f812 1b01 	ldrb.w	r1, [r2], #1
 80050c2:	6119      	str	r1, [r3, #16]
    hi2c->pBuffPtr++;
 80050c4:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 80050c6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80050c8:	3b01      	subs	r3, #1
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	8563      	strh	r3, [r4, #42]	@ 0x2a
      }
 80050ce:	e64f      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80050d0:	2908      	cmp	r1, #8
 80050d2:	d00d      	beq.n	80050f0 <HAL_I2C_EV_IRQHandler+0x3b8>
 80050d4:	2920      	cmp	r1, #32
 80050d6:	d00b      	beq.n	80050f0 <HAL_I2C_EV_IRQHandler+0x3b8>
 80050d8:	f511 3f80 	cmn.w	r1, #65536	@ 0x10000
 80050dc:	d008      	beq.n	80050f0 <HAL_I2C_EV_IRQHandler+0x3b8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050de:	6859      	ldr	r1, [r3, #4]
 80050e0:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 80050e4:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80050e6:	2311      	movs	r3, #17
 80050e8:	6323      	str	r3, [r4, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80050ea:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
 80050ee:	e7b4      	b.n	800505a <HAL_I2C_EV_IRQHandler+0x322>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050f0:	685a      	ldr	r2, [r3, #4]
          HAL_I2C_MemTxCpltCallback(hi2c);
 80050f2:	4620      	mov	r0, r4
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050f4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80050f8:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005100:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005102:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8005104:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8005106:	6323      	str	r3, [r4, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005108:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800510c:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005110:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005114:	2a40      	cmp	r2, #64	@ 0x40
 8005116:	d1a4      	bne.n	8005062 <HAL_I2C_EV_IRQHandler+0x32a>
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005118:	f7fc fbba 	bl	8001890 <HAL_I2C_MemTxCpltCallback>
 800511c:	e628      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800511e:	2d40      	cmp	r5, #64	@ 0x40
 8005120:	f47f ae26 	bne.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
 8005124:	e7b3      	b.n	800508e <HAL_I2C_EV_IRQHandler+0x356>
 8005126:	bf00      	nop
 8005128:	fffeffeb 	.word	0xfffeffeb
 800512c:	00010014 	.word	0x00010014
 8005130:	01000101 	.word	0x01000101
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005134:	6859      	ldr	r1, [r3, #4]
 8005136:	050e      	lsls	r6, r1, #20
 8005138:	f53f ae1a 	bmi.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800513c:	0645      	lsls	r5, r0, #25
 800513e:	f000 0104 	and.w	r1, r0, #4
 8005142:	f140 8086 	bpl.w	8005252 <HAL_I2C_EV_IRQHandler+0x51a>
 8005146:	0550      	lsls	r0, r2, #21
 8005148:	f140 8083 	bpl.w	8005252 <HAL_I2C_EV_IRQHandler+0x51a>
 800514c:	2900      	cmp	r1, #0
 800514e:	f040 8083 	bne.w	8005258 <HAL_I2C_EV_IRQHandler+0x520>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005152:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 8005156:	2a22      	cmp	r2, #34	@ 0x22
 8005158:	f47f ae0a 	bne.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
    CurrentXferOptions = hi2c->XferOptions;
 800515c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    tmp = hi2c->XferCount;
 800515e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005160:	b292      	uxth	r2, r2
    if (tmp > 3U)
 8005162:	2a03      	cmp	r2, #3
 8005164:	d914      	bls.n	8005190 <HAL_I2C_EV_IRQHandler+0x458>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005166:	691a      	ldr	r2, [r3, #16]
 8005168:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800516a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800516c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800516e:	3301      	adds	r3, #1
 8005170:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8005172:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005174:	3b01      	subs	r3, #1
 8005176:	b29b      	uxth	r3, r3
 8005178:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 800517a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800517c:	b29b      	uxth	r3, r3
 800517e:	2b03      	cmp	r3, #3
 8005180:	f47f adf6 	bne.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005184:	6822      	ldr	r2, [r4, #0]
 8005186:	6853      	ldr	r3, [r2, #4]
 8005188:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800518c:	6053      	str	r3, [r2, #4]
 800518e:	e5ef      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005190:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8005192:	2d02      	cmp	r5, #2
 8005194:	f43f af73 	beq.w	800507e <HAL_I2C_EV_IRQHandler+0x346>
 8005198:	2a01      	cmp	r2, #1
 800519a:	f63f af70 	bhi.w	800507e <HAL_I2C_EV_IRQHandler+0x346>
  __IO uint32_t count = 0U;
 800519e:	910b      	str	r1, [sp, #44]	@ 0x2c
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80051a0:	f246 11a8 	movw	r1, #25000	@ 0x61a8
 80051a4:	4a78      	ldr	r2, [pc, #480]	@ (8005388 <HAL_I2C_EV_IRQHandler+0x650>)
 80051a6:	6812      	ldr	r2, [r2, #0]
 80051a8:	fbb2 f2f1 	udiv	r2, r2, r1
 80051ac:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80051b0:	920b      	str	r2, [sp, #44]	@ 0x2c
    count--;
 80051b2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80051b4:	3a01      	subs	r2, #1
 80051b6:	920b      	str	r2, [sp, #44]	@ 0x2c
    if (count == 0U)
 80051b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80051ba:	b9d1      	cbnz	r1, 80051f2 <HAL_I2C_EV_IRQHandler+0x4ba>
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051bc:	6c22      	ldr	r2, [r4, #64]	@ 0x40
        HAL_I2C_ErrorCallback(hi2c);
 80051be:	4620      	mov	r0, r4
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051c0:	f042 0220 	orr.w	r2, r2, #32
 80051c4:	6422      	str	r2, [r4, #64]	@ 0x40
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80051c6:	685a      	ldr	r2, [r3, #4]
 80051c8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80051cc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ce:	691a      	ldr	r2, [r3, #16]
 80051d0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80051d2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80051d4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80051d6:	3301      	adds	r3, #1
 80051d8:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 80051da:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80051dc:	3b01      	subs	r3, #1
 80051de:	b29b      	uxth	r3, r3
 80051e0:	8563      	strh	r3, [r4, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80051e2:	2320      	movs	r3, #32
 80051e4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80051e8:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80051ec:	f7ff fbf2 	bl	80049d4 <HAL_I2C_ErrorCallback>
 80051f0:	e5be      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	f412 7200 	ands.w	r2, r2, #512	@ 0x200
 80051f8:	d1db      	bne.n	80051b2 <HAL_I2C_EV_IRQHandler+0x47a>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051fa:	6819      	ldr	r1, [r3, #0]
 80051fc:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8005200:	6019      	str	r1, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005202:	6859      	ldr	r1, [r3, #4]
 8005204:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 8005208:	6059      	str	r1, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800520a:	6919      	ldr	r1, [r3, #16]
 800520c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800520e:	7019      	strb	r1, [r3, #0]
        hi2c->pBuffPtr++;
 8005210:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005212:	3301      	adds	r3, #1
 8005214:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 8005216:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005218:	3b01      	subs	r3, #1
 800521a:	b29b      	uxth	r3, r3
 800521c:	8563      	strh	r3, [r4, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800521e:	2320      	movs	r3, #32
 8005220:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005224:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005228:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800522c:	2b40      	cmp	r3, #64	@ 0x40
 800522e:	d104      	bne.n	800523a <HAL_I2C_EV_IRQHandler+0x502>
          hi2c->PreviousState = I2C_STATE_NONE;
 8005230:	6322      	str	r2, [r4, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005232:	4620      	mov	r0, r4
 8005234:	f7fc fb32 	bl	800189c <HAL_I2C_MemRxCpltCallback>
 8005238:	e59a      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800523a:	2808      	cmp	r0, #8
 800523c:	d001      	beq.n	8005242 <HAL_I2C_EV_IRQHandler+0x50a>
 800523e:	2820      	cmp	r0, #32
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005240:	d101      	bne.n	8005246 <HAL_I2C_EV_IRQHandler+0x50e>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005242:	2300      	movs	r3, #0
 8005244:	e000      	b.n	8005248 <HAL_I2C_EV_IRQHandler+0x510>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005246:	2312      	movs	r3, #18
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005248:	4620      	mov	r0, r4
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800524a:	6323      	str	r3, [r4, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800524c:	f7ff fb65 	bl	800491a <HAL_I2C_MasterRxCpltCallback>
 8005250:	e58e      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005252:	2900      	cmp	r1, #0
 8005254:	f43f ad8c 	beq.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
 8005258:	0592      	lsls	r2, r2, #22
 800525a:	f57f ad89 	bpl.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800525e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
  if (hi2c->XferCount == 4U)
 8005260:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005262:	6a61      	ldr	r1, [r4, #36]	@ 0x24
  if (hi2c->XferCount == 4U)
 8005264:	b280      	uxth	r0, r0
 8005266:	2804      	cmp	r0, #4
 8005268:	d109      	bne.n	800527e <HAL_I2C_EV_IRQHandler+0x546>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800526a:	685a      	ldr	r2, [r3, #4]
 800526c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005270:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8005276:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005278:	3301      	adds	r3, #1
 800527a:	6263      	str	r3, [r4, #36]	@ 0x24
 800527c:	e723      	b.n	80050c6 <HAL_I2C_EV_IRQHandler+0x38e>
  else if (hi2c->XferCount == 3U)
 800527e:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
 8005280:	b280      	uxth	r0, r0
 8005282:	2803      	cmp	r0, #3
 8005284:	d10c      	bne.n	80052a0 <HAL_I2C_EV_IRQHandler+0x568>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005286:	6858      	ldr	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005288:	2a04      	cmp	r2, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800528a:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
 800528e:	6058      	str	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005290:	d0ef      	beq.n	8005272 <HAL_I2C_EV_IRQHandler+0x53a>
 8005292:	2a02      	cmp	r2, #2
 8005294:	d0ed      	beq.n	8005272 <HAL_I2C_EV_IRQHandler+0x53a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800529c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800529e:	e7e8      	b.n	8005272 <HAL_I2C_EV_IRQHandler+0x53a>
  else if (hi2c->XferCount == 2U)
 80052a0:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
 80052a2:	b280      	uxth	r0, r0
 80052a4:	2802      	cmp	r0, #2
 80052a6:	d1e4      	bne.n	8005272 <HAL_I2C_EV_IRQHandler+0x53a>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80052a8:	2a04      	cmp	r2, #4
 80052aa:	d033      	beq.n	8005314 <HAL_I2C_EV_IRQHandler+0x5dc>
 80052ac:	d807      	bhi.n	80052be <HAL_I2C_EV_IRQHandler+0x586>
 80052ae:	2a01      	cmp	r2, #1
 80052b0:	d007      	beq.n	80052c2 <HAL_I2C_EV_IRQHandler+0x58a>
 80052b2:	2a02      	cmp	r2, #2
 80052b4:	d02e      	beq.n	8005314 <HAL_I2C_EV_IRQHandler+0x5dc>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052b6:	6818      	ldr	r0, [r3, #0]
 80052b8:	f440 7000 	orr.w	r0, r0, #512	@ 0x200
 80052bc:	e004      	b.n	80052c8 <HAL_I2C_EV_IRQHandler+0x590>
 80052be:	2a10      	cmp	r2, #16
 80052c0:	d1f9      	bne.n	80052b6 <HAL_I2C_EV_IRQHandler+0x57e>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052c2:	6818      	ldr	r0, [r3, #0]
 80052c4:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052c8:	6018      	str	r0, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052ca:	691b      	ldr	r3, [r3, #16]
 80052cc:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 80052ce:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80052d0:	1c4b      	adds	r3, r1, #1
 80052d2:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 80052d4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80052d6:	3b01      	subs	r3, #1
 80052d8:	b29b      	uxth	r3, r3
 80052da:	8563      	strh	r3, [r4, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052dc:	6823      	ldr	r3, [r4, #0]
 80052de:	691b      	ldr	r3, [r3, #16]
 80052e0:	704b      	strb	r3, [r1, #1]
    hi2c->pBuffPtr++;
 80052e2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80052e4:	6821      	ldr	r1, [r4, #0]
    hi2c->pBuffPtr++;
 80052e6:	3301      	adds	r3, #1
 80052e8:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 80052ea:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80052ec:	3b01      	subs	r3, #1
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	8563      	strh	r3, [r4, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80052f2:	684b      	ldr	r3, [r1, #4]
 80052f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052f8:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80052fa:	2320      	movs	r3, #32
 80052fc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005300:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8005304:	2b40      	cmp	r3, #64	@ 0x40
 8005306:	f04f 0300 	mov.w	r3, #0
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800530a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800530e:	d105      	bne.n	800531c <HAL_I2C_EV_IRQHandler+0x5e4>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005310:	6323      	str	r3, [r4, #48]	@ 0x30
 8005312:	e78e      	b.n	8005232 <HAL_I2C_EV_IRQHandler+0x4fa>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005314:	6818      	ldr	r0, [r3, #0]
 8005316:	f440 6080 	orr.w	r0, r0, #1024	@ 0x400
 800531a:	e7d5      	b.n	80052c8 <HAL_I2C_EV_IRQHandler+0x590>
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800531c:	2a08      	cmp	r2, #8
 800531e:	d090      	beq.n	8005242 <HAL_I2C_EV_IRQHandler+0x50a>
 8005320:	2a20      	cmp	r2, #32
 8005322:	e78d      	b.n	8005240 <HAL_I2C_EV_IRQHandler+0x508>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005324:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8005326:	b310      	cbz	r0, 800536e <HAL_I2C_EV_IRQHandler+0x636>
  uint32_t sr2itflags               = 0U;
 8005328:	2500      	movs	r5, #0
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800532a:	6958      	ldr	r0, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800532c:	0787      	lsls	r7, r0, #30
 800532e:	d52d      	bpl.n	800538c <HAL_I2C_EV_IRQHandler+0x654>
 8005330:	0596      	lsls	r6, r2, #22
 8005332:	d52b      	bpl.n	800538c <HAL_I2C_EV_IRQHandler+0x654>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005334:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8005336:	b102      	cbz	r2, 800533a <HAL_I2C_EV_IRQHandler+0x602>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005338:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800533a:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 800533e:	f002 0228 	and.w	r2, r2, #40	@ 0x28
 8005342:	2a28      	cmp	r2, #40	@ 0x28
 8005344:	d116      	bne.n	8005374 <HAL_I2C_EV_IRQHandler+0x63c>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005346:	685a      	ldr	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005348:	062f      	lsls	r7, r5, #24
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800534a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800534e:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hi2c);
 8005350:	f04f 0300 	mov.w	r3, #0
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005354:	f085 0104 	eor.w	r1, r5, #4
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005358:	4620      	mov	r0, r4
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800535a:	bf54      	ite	pl
 800535c:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800535e:	8b22      	ldrhmi	r2, [r4, #24]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005360:	f3c1 0180 	ubfx	r1, r1, #2, #1
    __HAL_UNLOCK(hi2c);
 8005364:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005368:	f7ff fada 	bl	8004920 <HAL_I2C_AddrCallback>
 800536c:	e500      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800536e:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005370:	6958      	ldr	r0, [r3, #20]
 8005372:	e7db      	b.n	800532c <HAL_I2C_EV_IRQHandler+0x5f4>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005374:	2200      	movs	r2, #0
 8005376:	920c      	str	r2, [sp, #48]	@ 0x30
 8005378:	6959      	ldr	r1, [r3, #20]
 800537a:	910c      	str	r1, [sp, #48]	@ 0x30
 800537c:	699b      	ldr	r3, [r3, #24]
    __HAL_UNLOCK(hi2c);
 800537e:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005382:	930c      	str	r3, [sp, #48]	@ 0x30
 8005384:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005386:	e4f3      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
 8005388:	20000034 	.word	0x20000034
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800538c:	06c6      	lsls	r6, r0, #27
 800538e:	f140 80b1 	bpl.w	80054f4 <HAL_I2C_EV_IRQHandler+0x7bc>
 8005392:	0595      	lsls	r5, r2, #22
 8005394:	f140 80ae 	bpl.w	80054f4 <HAL_I2C_EV_IRQHandler+0x7bc>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005398:	f894 503d 	ldrb.w	r5, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800539c:	685a      	ldr	r2, [r3, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800539e:	b2ed      	uxtb	r5, r5
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80053a0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80053a4:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80053a6:	2200      	movs	r2, #0
 80053a8:	920d      	str	r2, [sp, #52]	@ 0x34
 80053aa:	695a      	ldr	r2, [r3, #20]
 80053ac:	920d      	str	r2, [sp, #52]	@ 0x34
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	f042 0201 	orr.w	r2, r2, #1
 80053b4:	601a      	str	r2, [r3, #0]
 80053b6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053be:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80053c0:	685a      	ldr	r2, [r3, #4]
 80053c2:	0510      	lsls	r0, r2, #20
 80053c4:	d520      	bpl.n	8005408 <HAL_I2C_EV_IRQHandler+0x6d0>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80053c6:	f005 02f7 	and.w	r2, r5, #247	@ 0xf7
 80053ca:	2a22      	cmp	r2, #34	@ 0x22
 80053cc:	d14a      	bne.n	8005464 <HAL_I2C_EV_IRQHandler+0x72c>
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80053ce:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80053d0:	6802      	ldr	r2, [r0, #0]
 80053d2:	6852      	ldr	r2, [r2, #4]
 80053d4:	b292      	uxth	r2, r2
 80053d6:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if (hi2c->XferCount != 0U)
 80053d8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80053da:	b292      	uxth	r2, r2
 80053dc:	b11a      	cbz	r2, 80053e6 <HAL_I2C_EV_IRQHandler+0x6ae>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80053de:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80053e0:	f042 0204 	orr.w	r2, r2, #4
 80053e4:	6422      	str	r2, [r4, #64]	@ 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80053e6:	685a      	ldr	r2, [r3, #4]
 80053e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053ec:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80053ee:	f7fe fcf7 	bl	8003de0 <HAL_DMA_GetState>
 80053f2:	2801      	cmp	r0, #1
 80053f4:	d008      	beq.n	8005408 <HAL_I2C_EV_IRQHandler+0x6d0>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80053f6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80053f8:	4b79      	ldr	r3, [pc, #484]	@ (80055e0 <HAL_I2C_EV_IRQHandler+0x8a8>)
 80053fa:	6343      	str	r3, [r0, #52]	@ 0x34
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80053fc:	f7fe fc16 	bl	8003c2c <HAL_DMA_Abort_IT>
 8005400:	b110      	cbz	r0, 8005408 <HAL_I2C_EV_IRQHandler+0x6d0>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005402:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005404:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005406:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8005408:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800540a:	b29b      	uxth	r3, r3
 800540c:	b313      	cbz	r3, 8005454 <HAL_I2C_EV_IRQHandler+0x71c>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800540e:	6823      	ldr	r3, [r4, #0]
 8005410:	695a      	ldr	r2, [r3, #20]
 8005412:	0751      	lsls	r1, r2, #29
 8005414:	d509      	bpl.n	800542a <HAL_I2C_EV_IRQHandler+0x6f2>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005416:	691a      	ldr	r2, [r3, #16]
 8005418:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800541a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800541c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800541e:	3301      	adds	r3, #1
 8005420:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8005422:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005424:	3b01      	subs	r3, #1
 8005426:	b29b      	uxth	r3, r3
 8005428:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800542a:	6823      	ldr	r3, [r4, #0]
 800542c:	695a      	ldr	r2, [r3, #20]
 800542e:	0652      	lsls	r2, r2, #25
 8005430:	d509      	bpl.n	8005446 <HAL_I2C_EV_IRQHandler+0x70e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005432:	691a      	ldr	r2, [r3, #16]
 8005434:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005436:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8005438:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800543a:	3301      	adds	r3, #1
 800543c:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 800543e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005440:	3b01      	subs	r3, #1
 8005442:	b29b      	uxth	r3, r3
 8005444:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8005446:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005448:	b29b      	uxth	r3, r3
 800544a:	b11b      	cbz	r3, 8005454 <HAL_I2C_EV_IRQHandler+0x71c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800544c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800544e:	f043 0304 	orr.w	r3, r3, #4
 8005452:	6423      	str	r3, [r4, #64]	@ 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005454:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005456:	b313      	cbz	r3, 800549e <HAL_I2C_EV_IRQHandler+0x766>
    I2C_ITError(hi2c);
 8005458:	4620      	mov	r0, r4
}
 800545a:	b00f      	add	sp, #60	@ 0x3c
 800545c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 8005460:	f7ff bbc2 	b.w	8004be8 <I2C_ITError>
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8005464:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8005466:	6802      	ldr	r2, [r0, #0]
 8005468:	6852      	ldr	r2, [r2, #4]
 800546a:	b292      	uxth	r2, r2
 800546c:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if (hi2c->XferCount != 0U)
 800546e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005470:	b292      	uxth	r2, r2
 8005472:	b11a      	cbz	r2, 800547c <HAL_I2C_EV_IRQHandler+0x744>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005474:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8005476:	f042 0204 	orr.w	r2, r2, #4
 800547a:	6422      	str	r2, [r4, #64]	@ 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005482:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005484:	f7fe fcac 	bl	8003de0 <HAL_DMA_GetState>
 8005488:	2801      	cmp	r0, #1
 800548a:	d0bd      	beq.n	8005408 <HAL_I2C_EV_IRQHandler+0x6d0>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800548c:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800548e:	4b54      	ldr	r3, [pc, #336]	@ (80055e0 <HAL_I2C_EV_IRQHandler+0x8a8>)
 8005490:	6343      	str	r3, [r0, #52]	@ 0x34
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005492:	f7fe fbcb 	bl	8003c2c <HAL_DMA_Abort_IT>
 8005496:	2800      	cmp	r0, #0
 8005498:	d0b6      	beq.n	8005408 <HAL_I2C_EV_IRQHandler+0x6d0>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800549a:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800549c:	e7b2      	b.n	8005404 <HAL_I2C_EV_IRQHandler+0x6cc>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800549e:	2d2a      	cmp	r5, #42	@ 0x2a
 80054a0:	d106      	bne.n	80054b0 <HAL_I2C_EV_IRQHandler+0x778>
      hi2c->PreviousState = I2C_STATE_NONE;
 80054a2:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80054a4:	2328      	movs	r3, #40	@ 0x28
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80054a6:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80054a8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80054ac:	f7ff fa37 	bl	800491e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80054b0:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 80054b4:	2b28      	cmp	r3, #40	@ 0x28
 80054b6:	d10c      	bne.n	80054d2 <HAL_I2C_EV_IRQHandler+0x79a>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054b8:	4b4a      	ldr	r3, [pc, #296]	@ (80055e4 <HAL_I2C_EV_IRQHandler+0x8ac>)
      hi2c->State = HAL_I2C_STATE_READY;
 80054ba:	2220      	movs	r2, #32
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80054be:	2300      	movs	r3, #0
      HAL_I2C_ListenCpltCallback(hi2c);
 80054c0:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_NONE;
 80054c2:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80054c4:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80054c8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80054cc:	f7ff fa29 	bl	8004922 <HAL_I2C_ListenCpltCallback>
 80054d0:	e44e      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80054d2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80054d4:	2b22      	cmp	r3, #34	@ 0x22
 80054d6:	d002      	beq.n	80054de <HAL_I2C_EV_IRQHandler+0x7a6>
 80054d8:	2d22      	cmp	r5, #34	@ 0x22
 80054da:	f47f ac49 	bne.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->PreviousState = I2C_STATE_NONE;
 80054de:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 80054e0:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80054e2:	6323      	str	r3, [r4, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80054e4:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80054e8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80054ec:	4620      	mov	r0, r4
 80054ee:	f7ff fa16 	bl	800491e <HAL_I2C_SlaveRxCpltCallback>
 80054f2:	e43d      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80054f4:	f001 01f7 	and.w	r1, r1, #247	@ 0xf7
 80054f8:	2921      	cmp	r1, #33	@ 0x21
 80054fa:	f000 0504 	and.w	r5, r0, #4
 80054fe:	d135      	bne.n	800556c <HAL_I2C_EV_IRQHandler+0x834>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005500:	0607      	lsls	r7, r0, #24
 8005502:	d527      	bpl.n	8005554 <HAL_I2C_EV_IRQHandler+0x81c>
 8005504:	0556      	lsls	r6, r2, #21
 8005506:	d525      	bpl.n	8005554 <HAL_I2C_EV_IRQHandler+0x81c>
 8005508:	bb3d      	cbnz	r5, 800555a <HAL_I2C_EV_IRQHandler+0x822>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800550a:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
  if (hi2c->XferCount != 0U)
 800550e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005510:	b2c0      	uxtb	r0, r0
  if (hi2c->XferCount != 0U)
 8005512:	b292      	uxth	r2, r2
 8005514:	2a00      	cmp	r2, #0
 8005516:	f43f ac2b 	beq.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800551a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800551c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005520:	611d      	str	r5, [r3, #16]
    hi2c->pBuffPtr++;
 8005522:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8005524:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005526:	3a01      	subs	r2, #1
 8005528:	b292      	uxth	r2, r2
 800552a:	8562      	strh	r2, [r4, #42]	@ 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800552c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800552e:	b292      	uxth	r2, r2
 8005530:	2a00      	cmp	r2, #0
 8005532:	f47f ac1d 	bne.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
 8005536:	2829      	cmp	r0, #41	@ 0x29
 8005538:	f47f ac1a 	bne.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800553c:	685a      	ldr	r2, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800553e:	4620      	mov	r0, r4
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005540:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005544:	605a      	str	r2, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005546:	2328      	movs	r3, #40	@ 0x28
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005548:	6321      	str	r1, [r4, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800554a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800554e:	f7ff f9e5 	bl	800491c <HAL_I2C_SlaveTxCpltCallback>
 8005552:	e40d      	b.n	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005554:	2d00      	cmp	r5, #0
 8005556:	f43f ac0b 	beq.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
 800555a:	0595      	lsls	r5, r2, #22
 800555c:	f57f ac08 	bpl.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 8005560:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005562:	b292      	uxth	r2, r2
 8005564:	2a00      	cmp	r2, #0
 8005566:	f43f ac03 	beq.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
 800556a:	e5a7      	b.n	80050bc <HAL_I2C_EV_IRQHandler+0x384>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800556c:	0640      	lsls	r0, r0, #25
 800556e:	d527      	bpl.n	80055c0 <HAL_I2C_EV_IRQHandler+0x888>
 8005570:	0551      	lsls	r1, r2, #21
 8005572:	d525      	bpl.n	80055c0 <HAL_I2C_EV_IRQHandler+0x888>
 8005574:	bb3d      	cbnz	r5, 80055c6 <HAL_I2C_EV_IRQHandler+0x88e>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005576:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
  if (hi2c->XferCount != 0U)
 800557a:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800557c:	b2d2      	uxtb	r2, r2
  if (hi2c->XferCount != 0U)
 800557e:	b289      	uxth	r1, r1
 8005580:	2900      	cmp	r1, #0
 8005582:	f43f abf5 	beq.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005586:	6919      	ldr	r1, [r3, #16]
 8005588:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800558a:	7019      	strb	r1, [r3, #0]
    hi2c->pBuffPtr++;
 800558c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800558e:	3301      	adds	r3, #1
 8005590:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8005592:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005594:	3b01      	subs	r3, #1
 8005596:	b29b      	uxth	r3, r3
 8005598:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800559a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800559c:	b29b      	uxth	r3, r3
 800559e:	2b00      	cmp	r3, #0
 80055a0:	f47f abe6 	bne.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
 80055a4:	2a2a      	cmp	r2, #42	@ 0x2a
 80055a6:	f47f abe3 	bne.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80055aa:	6822      	ldr	r2, [r4, #0]
 80055ac:	6853      	ldr	r3, [r2, #4]
 80055ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80055b2:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80055b4:	2322      	movs	r3, #34	@ 0x22
 80055b6:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80055b8:	2328      	movs	r3, #40	@ 0x28
 80055ba:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
 80055be:	e795      	b.n	80054ec <HAL_I2C_EV_IRQHandler+0x7b4>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80055c0:	2d00      	cmp	r5, #0
 80055c2:	f43f abd5 	beq.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
 80055c6:	0592      	lsls	r2, r2, #22
 80055c8:	f57f abd2 	bpl.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 80055cc:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80055ce:	b292      	uxth	r2, r2
 80055d0:	2a00      	cmp	r2, #0
 80055d2:	f43f abcd 	beq.w	8004d70 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055d6:	691a      	ldr	r2, [r3, #16]
 80055d8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80055da:	701a      	strb	r2, [r3, #0]
 80055dc:	e64b      	b.n	8005276 <HAL_I2C_EV_IRQHandler+0x53e>
 80055de:	bf00      	nop
 80055e0:	08004b29 	.word	0x08004b29
 80055e4:	ffff0000 	.word	0xffff0000

080055e8 <HAL_I2C_ER_IRQHandler>:
{
 80055e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80055ea:	6803      	ldr	r3, [r0, #0]
{
 80055ec:	4604      	mov	r4, r0
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80055ee:	695f      	ldr	r7, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80055f0:	685e      	ldr	r6, [r3, #4]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80055f2:	f890 203e 	ldrb.w	r2, [r0, #62]	@ 0x3e
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80055f6:	f417 7580 	ands.w	r5, r7, #256	@ 0x100
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80055fa:	b2d2      	uxtb	r2, r2
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80055fc:	d00a      	beq.n	8005614 <HAL_I2C_ER_IRQHandler+0x2c>
 80055fe:	f416 7580 	ands.w	r5, r6, #256	@ 0x100
 8005602:	d007      	beq.n	8005614 <HAL_I2C_ER_IRQHandler+0x2c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005604:	f46f 7180 	mvn.w	r1, #256	@ 0x100
    error |= HAL_I2C_ERROR_BERR;
 8005608:	2501      	movs	r5, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800560a:	6159      	str	r1, [r3, #20]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 800560c:	6819      	ldr	r1, [r3, #0]
 800560e:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8005612:	6019      	str	r1, [r3, #0]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005614:	05b8      	lsls	r0, r7, #22
 8005616:	d506      	bpl.n	8005626 <HAL_I2C_ER_IRQHandler+0x3e>
 8005618:	05f1      	lsls	r1, r6, #23
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800561a:	bf42      	ittt	mi
 800561c:	f46f 7100 	mvnmi.w	r1, #512	@ 0x200
    error |= HAL_I2C_ERROR_ARLO;
 8005620:	f045 0502 	orrmi.w	r5, r5, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005624:	6159      	strmi	r1, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005626:	0578      	lsls	r0, r7, #21
 8005628:	d536      	bpl.n	8005698 <HAL_I2C_ER_IRQHandler+0xb0>
 800562a:	05f1      	lsls	r1, r6, #23
 800562c:	d534      	bpl.n	8005698 <HAL_I2C_ER_IRQHandler+0xb0>
    tmp2 = hi2c->XferCount;
 800562e:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
    tmp3 = hi2c->State;
 8005630:	f894 103d 	ldrb.w	r1, [r4, #61]	@ 0x3d
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005634:	2a20      	cmp	r2, #32
    tmp4 = hi2c->PreviousState;
 8005636:	f8d4 c030 	ldr.w	ip, [r4, #48]	@ 0x30
    tmp2 = hi2c->XferCount;
 800563a:	b280      	uxth	r0, r0
    tmp3 = hi2c->State;
 800563c:	b2c9      	uxtb	r1, r1
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800563e:	d15f      	bne.n	8005700 <HAL_I2C_ER_IRQHandler+0x118>
 8005640:	2800      	cmp	r0, #0
 8005642:	d15d      	bne.n	8005700 <HAL_I2C_ER_IRQHandler+0x118>
 8005644:	f001 00f7 	and.w	r0, r1, #247	@ 0xf7
 8005648:	2821      	cmp	r0, #33	@ 0x21
 800564a:	d004      	beq.n	8005656 <HAL_I2C_ER_IRQHandler+0x6e>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800564c:	2928      	cmp	r1, #40	@ 0x28
 800564e:	d157      	bne.n	8005700 <HAL_I2C_ER_IRQHandler+0x118>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005650:	f1bc 0f21 	cmp.w	ip, #33	@ 0x21
 8005654:	d154      	bne.n	8005700 <HAL_I2C_ER_IRQHandler+0x118>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005656:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800565a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800565c:	b2d2      	uxtb	r2, r2
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800565e:	2908      	cmp	r1, #8
 8005660:	d001      	beq.n	8005666 <HAL_I2C_ER_IRQHandler+0x7e>
 8005662:	2920      	cmp	r1, #32
 8005664:	d12a      	bne.n	80056bc <HAL_I2C_ER_IRQHandler+0xd4>
 8005666:	2a28      	cmp	r2, #40	@ 0x28
 8005668:	d128      	bne.n	80056bc <HAL_I2C_ER_IRQHandler+0xd4>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800566a:	4a2e      	ldr	r2, [pc, #184]	@ (8005724 <HAL_I2C_ER_IRQHandler+0x13c>)
    HAL_I2C_ListenCpltCallback(hi2c);
 800566c:	4620      	mov	r0, r4
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800566e:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005670:	685a      	ldr	r2, [r3, #4]
 8005672:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005676:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005678:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800567c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005684:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005686:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8005688:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 800568a:	6323      	str	r3, [r4, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800568c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005690:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8005694:	f7ff f945 	bl	8004922 <HAL_I2C_ListenCpltCallback>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005698:	053a      	lsls	r2, r7, #20
 800569a:	d53f      	bpl.n	800571c <HAL_I2C_ER_IRQHandler+0x134>
 800569c:	05f3      	lsls	r3, r6, #23
 800569e:	d53d      	bpl.n	800571c <HAL_I2C_ER_IRQHandler+0x134>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80056a0:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80056a4:	6823      	ldr	r3, [r4, #0]
    error |= HAL_I2C_ERROR_OVR;
 80056a6:	f045 0508 	orr.w	r5, r5, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80056aa:	615a      	str	r2, [r3, #20]
    hi2c->ErrorCode |= error;
 80056ac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    I2C_ITError(hi2c);
 80056ae:	4620      	mov	r0, r4
    hi2c->ErrorCode |= error;
 80056b0:	432b      	orrs	r3, r5
 80056b2:	6423      	str	r3, [r4, #64]	@ 0x40
}
 80056b4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 80056b8:	f7ff ba96 	b.w	8004be8 <I2C_ITError>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80056bc:	2a21      	cmp	r2, #33	@ 0x21
 80056be:	d11b      	bne.n	80056f8 <HAL_I2C_ER_IRQHandler+0x110>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80056c0:	4918      	ldr	r1, [pc, #96]	@ (8005724 <HAL_I2C_ER_IRQHandler+0x13c>)
 80056c2:	62e1      	str	r1, [r4, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80056c4:	6322      	str	r2, [r4, #48]	@ 0x30
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80056c6:	2100      	movs	r1, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 80056c8:	2220      	movs	r2, #32
 80056ca:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80056ce:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056d2:	685a      	ldr	r2, [r3, #4]
 80056d4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80056d8:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056da:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80056de:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056e6:	601a      	str	r2, [r3, #0]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80056e8:	695a      	ldr	r2, [r3, #20]
 80056ea:	0610      	lsls	r0, r2, #24
    hi2c->Instance->DR = 0x00U;
 80056ec:	bf48      	it	mi
 80056ee:	6119      	strmi	r1, [r3, #16]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80056f0:	4620      	mov	r0, r4
 80056f2:	f7ff f913 	bl	800491c <HAL_I2C_SlaveTxCpltCallback>
 80056f6:	e7cf      	b.n	8005698 <HAL_I2C_ER_IRQHandler+0xb0>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056f8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80056fc:	615a      	str	r2, [r3, #20]
 80056fe:	e7cb      	b.n	8005698 <HAL_I2C_ER_IRQHandler+0xb0>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005700:	f46f 6180 	mvn.w	r1, #1024	@ 0x400
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005704:	2a10      	cmp	r2, #16
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005706:	6159      	str	r1, [r3, #20]
      error |= HAL_I2C_ERROR_AF;
 8005708:	f045 0504 	orr.w	r5, r5, #4
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800570c:	d001      	beq.n	8005712 <HAL_I2C_ER_IRQHandler+0x12a>
 800570e:	2a40      	cmp	r2, #64	@ 0x40
 8005710:	d1c2      	bne.n	8005698 <HAL_I2C_ER_IRQHandler+0xb0>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005718:	601a      	str	r2, [r3, #0]
 800571a:	e7bd      	b.n	8005698 <HAL_I2C_ER_IRQHandler+0xb0>
  if (error != HAL_I2C_ERROR_NONE)
 800571c:	2d00      	cmp	r5, #0
 800571e:	d1c5      	bne.n	80056ac <HAL_I2C_ER_IRQHandler+0xc4>
}
 8005720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005722:	bf00      	nop
 8005724:	ffff0000 	.word	0xffff0000

08005728 <HAL_I2C_GetState>:
  return hi2c->State;
 8005728:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 800572c:	4770      	bx	lr

0800572e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800572e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005730:	4604      	mov	r4, r0
 8005732:	b1e0      	cbz	r0, 800576e <HAL_PCD_Init+0x40>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005734:	f890 3291 	ldrb.w	r3, [r0, #657]	@ 0x291
 8005738:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800573c:	b91b      	cbnz	r3, 8005746 <HAL_PCD_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800573e:	f880 2290 	strb.w	r2, [r0, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005742:	f003 fb73 	bl	8008e2c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005746:	2303      	movs	r3, #3
 8005748:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 800574c:	2300      	movs	r3, #0

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800574e:	4625      	mov	r5, r4
  hpcd->Init.dma_enable = 0U;
 8005750:	7163      	strb	r3, [r4, #5]
  __HAL_PCD_DISABLE(hpcd);
 8005752:	f855 0b04 	ldr.w	r0, [r5], #4
 8005756:	f002 f81d 	bl	8007794 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800575a:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 800575e:	6820      	ldr	r0, [r4, #0]
 8005760:	f002 f808 	bl	8007774 <USB_CoreInit>
 8005764:	4601      	mov	r1, r0
 8005766:	b128      	cbz	r0, 8005774 <HAL_PCD_Init+0x46>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005768:	2302      	movs	r3, #2
 800576a:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
    return HAL_ERROR;
 800576e:	2501      	movs	r5, #1
  hpcd->USB_Address = 0U;
  hpcd->State = HAL_PCD_STATE_READY;
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8005770:	4628      	mov	r0, r5
 8005772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005774:	6820      	ldr	r0, [r4, #0]
 8005776:	f002 f817 	bl	80077a8 <USB_SetCurrentMode>
 800577a:	2800      	cmp	r0, #0
 800577c:	d1f4      	bne.n	8005768 <HAL_PCD_Init+0x3a>
 800577e:	4602      	mov	r2, r0
    hpcd->IN_ep[i].is_in = 1U;
 8005780:	2701      	movs	r7, #1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005782:	7926      	ldrb	r6, [r4, #4]
 8005784:	f104 0310 	add.w	r3, r4, #16
 8005788:	b2c1      	uxtb	r1, r0
 800578a:	428e      	cmp	r6, r1
 800578c:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8005790:	d818      	bhi.n	80057c4 <HAL_PCD_Init+0x96>
 8005792:	2100      	movs	r1, #0
    hpcd->OUT_ep[i].is_in = 0U;
 8005794:	460a      	mov	r2, r1
 8005796:	f504 73a8 	add.w	r3, r4, #336	@ 0x150
 800579a:	b2c8      	uxtb	r0, r1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800579c:	4286      	cmp	r6, r0
 800579e:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 80057a2:	d81b      	bhi.n	80057dc <HAL_PCD_Init+0xae>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80057a4:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80057a8:	6820      	ldr	r0, [r4, #0]
 80057aa:	f001 ffff 	bl	80077ac <USB_DevInit>
 80057ae:	4605      	mov	r5, r0
 80057b0:	2800      	cmp	r0, #0
 80057b2:	d1d9      	bne.n	8005768 <HAL_PCD_Init+0x3a>
  hpcd->State = HAL_PCD_STATE_READY;
 80057b4:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 80057b6:	7360      	strb	r0, [r4, #13]
  (void)USB_DevDisconnect(hpcd->Instance);
 80057b8:	6820      	ldr	r0, [r4, #0]
  hpcd->State = HAL_PCD_STATE_READY;
 80057ba:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 80057be:	f002 faab 	bl	8007d18 <USB_DevDisconnect>
  return HAL_OK;
 80057c2:	e7d5      	b.n	8005770 <HAL_PCD_Init+0x42>
    hpcd->IN_ep[i].xfer_buff = 0U;
 80057c4:	e943 2206 	strd	r2, r2, [r3, #-24]
    hpcd->IN_ep[i].is_in = 1U;
 80057c8:	f803 7c27 	strb.w	r7, [r3, #-39]
    hpcd->IN_ep[i].num = i;
 80057cc:	f803 1c28 	strb.w	r1, [r3, #-40]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80057d0:	f803 2c25 	strb.w	r2, [r3, #-37]
    hpcd->IN_ep[i].xfer_len = 0U;
 80057d4:	f843 2c10 	str.w	r2, [r3, #-16]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80057d8:	3001      	adds	r0, #1
 80057da:	e7d5      	b.n	8005788 <HAL_PCD_Init+0x5a>
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80057dc:	e943 2206 	strd	r2, r2, [r3, #-24]
    hpcd->OUT_ep[i].is_in = 0U;
 80057e0:	f803 2c27 	strb.w	r2, [r3, #-39]
    hpcd->OUT_ep[i].num = i;
 80057e4:	f803 0c28 	strb.w	r0, [r3, #-40]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80057e8:	f803 2c25 	strb.w	r2, [r3, #-37]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80057ec:	f843 2c10 	str.w	r2, [r3, #-16]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80057f0:	3101      	adds	r1, #1
 80057f2:	e7d2      	b.n	800579a <HAL_PCD_Init+0x6c>

080057f4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80057f4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hpcd);
 80057f6:	f890 3290 	ldrb.w	r3, [r0, #656]	@ 0x290
{
 80057fa:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d010      	beq.n	8005822 <HAL_PCD_Start+0x2e>
 8005800:	2501      	movs	r5, #1
 8005802:	f880 5290 	strb.w	r5, [r0, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8005806:	6800      	ldr	r0, [r0, #0]
 8005808:	f001 ffbb 	bl	8007782 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800580c:	4629      	mov	r1, r5
 800580e:	4620      	mov	r0, r4
 8005810:	f003 fc1b 	bl	800904a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8005814:	6820      	ldr	r0, [r4, #0]
 8005816:	f002 fa7d 	bl	8007d14 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800581a:	2000      	movs	r0, #0
 800581c:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290

  return HAL_OK;
}
 8005820:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 8005822:	2002      	movs	r0, #2
 8005824:	e7fc      	b.n	8005820 <HAL_PCD_Start+0x2c>

08005826 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005826:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8005828:	f890 2290 	ldrb.w	r2, [r0, #656]	@ 0x290
{
 800582c:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 800582e:	2a01      	cmp	r2, #1
 8005830:	d00a      	beq.n	8005848 <HAL_PCD_SetAddress+0x22>
 8005832:	2201      	movs	r2, #1
  hpcd->USB_Address = address;
 8005834:	7341      	strb	r1, [r0, #13]
  __HAL_LOCK(hpcd);
 8005836:	f880 2290 	strb.w	r2, [r0, #656]	@ 0x290
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800583a:	6800      	ldr	r0, [r0, #0]
 800583c:	f002 fa64 	bl	8007d08 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005840:	2000      	movs	r0, #0
 8005842:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290

  return HAL_OK;
}
 8005846:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8005848:	2002      	movs	r0, #2
 800584a:	e7fc      	b.n	8005846 <HAL_PCD_SetAddress+0x20>

0800584c <HAL_PCD_IRQHandler>:
{
 800584c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005850:	4604      	mov	r4, r0
 8005852:	b085      	sub	sp, #20
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005854:	6800      	ldr	r0, [r0, #0]
 8005856:	f002 fa61 	bl	8007d1c <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800585a:	f410 4500 	ands.w	r5, r0, #32768	@ 0x8000
 800585e:	f000 844f 	beq.w	8006100 <HAL_PCD_IRQHandler+0x8b4>
        ep = &hpcd->IN_ep[epindex];

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);

        if (ep->type == EP_TYPE_ISOC)
 8005862:	2528      	movs	r5, #40	@ 0x28
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005864:	4ec6      	ldr	r6, [pc, #792]	@ (8005b80 <HAL_PCD_IRQHandler+0x334>)
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005866:	6820      	ldr	r0, [r4, #0]
 8005868:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
 800586c:	041f      	lsls	r7, r3, #16
 800586e:	d402      	bmi.n	8005876 <HAL_PCD_IRQHandler+0x2a>
}
 8005870:	b005      	add	sp, #20
 8005872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    wIstr = hpcd->Instance->ISTR;
 8005876:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
    if (epindex == 0U)
 800587a:	f013 070f 	ands.w	r7, r3, #15
    wIstr = hpcd->Instance->ISTR;
 800587e:	b299      	uxth	r1, r3
    if (epindex == 0U)
 8005880:	f040 80c0 	bne.w	8005a04 <HAL_PCD_IRQHandler+0x1b8>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005884:	f011 0110 	ands.w	r1, r1, #16
 8005888:	d126      	bne.n	80058d8 <HAL_PCD_IRQHandler+0x8c>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800588a:	8803      	ldrh	r3, [r0, #0]
 800588c:	b29b      	uxth	r3, r3
 800588e:	4033      	ands	r3, r6
 8005890:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005894:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005896:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 800589a:	7c22      	ldrb	r2, [r4, #16]
 800589c:	b29b      	uxth	r3, r3
 800589e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80058a2:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80058a6:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
        ep->xfer_buff += ep->xfer_count;
 80058aa:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80058ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
        ep->xfer_buff += ep->xfer_count;
 80058b0:	441a      	add	r2, r3
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80058b2:	62e3      	str	r3, [r4, #44]	@ 0x2c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80058b4:	4620      	mov	r0, r4
        ep->xfer_buff += ep->xfer_count;
 80058b6:	6262      	str	r2, [r4, #36]	@ 0x24
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80058b8:	f003 faef 	bl	8008e9a <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80058bc:	7b63      	ldrb	r3, [r4, #13]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d0d1      	beq.n	8005866 <HAL_PCD_IRQHandler+0x1a>
 80058c2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80058c4:	6821      	ldr	r1, [r4, #0]
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80058c6:	2a00      	cmp	r2, #0
 80058c8:	d1cd      	bne.n	8005866 <HAL_PCD_IRQHandler+0x1a>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80058ca:	7b63      	ldrb	r3, [r4, #13]
 80058cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058d0:	f8a1 304c 	strh.w	r3, [r1, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80058d4:	7362      	strb	r2, [r4, #13]
 80058d6:	e7c6      	b.n	8005866 <HAL_PCD_IRQHandler+0x1a>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80058d8:	8807      	ldrh	r7, [r0, #0]
 80058da:	b2bb      	uxth	r3, r7
        if ((wEPVal & USB_EP_SETUP) != 0U)
 80058dc:	f417 6700 	ands.w	r7, r7, #2048	@ 0x800
 80058e0:	d021      	beq.n	8005926 <HAL_PCD_IRQHandler+0xda>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80058e2:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 80058e6:	f894 2150 	ldrb.w	r2, [r4, #336]	@ 0x150
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80058f0:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80058f4:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	@ 0x40c
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80058f8:	f8b4 2156 	ldrh.w	r2, [r4, #342]	@ 0x156
 80058fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005900:	f8c4 316c 	str.w	r3, [r4, #364]	@ 0x16c
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005904:	f504 7126 	add.w	r1, r4, #664	@ 0x298
 8005908:	f002 fc53 	bl	80081b2 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800590c:	6822      	ldr	r2, [r4, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 800590e:	4620      	mov	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005910:	8813      	ldrh	r3, [r2, #0]
 8005912:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005916:	051b      	lsls	r3, r3, #20
 8005918:	0d1b      	lsrs	r3, r3, #20
 800591a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800591e:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8005920:	f003 faac 	bl	8008e7c <HAL_PCD_SetupStageCallback>
 8005924:	e79f      	b.n	8005866 <HAL_PCD_IRQHandler+0x1a>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005926:	0419      	lsls	r1, r3, #16
 8005928:	d59d      	bpl.n	8005866 <HAL_PCD_IRQHandler+0x1a>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800592a:	8803      	ldrh	r3, [r0, #0]
 800592c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005930:	051b      	lsls	r3, r3, #20
 8005932:	0d1b      	lsrs	r3, r3, #20
 8005934:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005938:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800593a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 800593e:	f894 2150 	ldrb.w	r2, [r4, #336]	@ 0x150
 8005942:	b29b      	uxth	r3, r3
 8005944:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005948:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800594c:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	@ 0x40c
 8005950:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005954:	f8c4 316c 	str.w	r3, [r4, #364]	@ 0x16c
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005958:	b18b      	cbz	r3, 800597e <HAL_PCD_IRQHandler+0x132>
 800595a:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 800595e:	b171      	cbz	r1, 800597e <HAL_PCD_IRQHandler+0x132>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005960:	f8b4 2156 	ldrh.w	r2, [r4, #342]	@ 0x156
 8005964:	f002 fc25 	bl	80081b2 <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 8005968:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 800596c:	f8d4 216c 	ldr.w	r2, [r4, #364]	@ 0x16c
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005970:	4639      	mov	r1, r7
            ep->xfer_buff += ep->xfer_count;
 8005972:	4413      	add	r3, r2
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005974:	4620      	mov	r0, r4
            ep->xfer_buff += ep->xfer_count;
 8005976:	f8c4 3164 	str.w	r3, [r4, #356]	@ 0x164
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800597a:	f003 fa85 	bl	8008e88 <HAL_PCD_DataOutStageCallback>
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800597e:	6821      	ldr	r1, [r4, #0]
 8005980:	880a      	ldrh	r2, [r1, #0]
 8005982:	b293      	uxth	r3, r2
          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8005984:	0512      	lsls	r2, r2, #20
 8005986:	f53f af6e 	bmi.w	8005866 <HAL_PCD_IRQHandler+0x1a>
 800598a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800598e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005992:	f43f af68 	beq.w	8005866 <HAL_PCD_IRQHandler+0x1a>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8005996:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 800599a:	f201 400c 	addw	r0, r1, #1036	@ 0x40c
 800599e:	b292      	uxth	r2, r2
 80059a0:	5a83      	ldrh	r3, [r0, r2]
 80059a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059a6:	5283      	strh	r3, [r0, r2]
 80059a8:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 80059ac:	2b3e      	cmp	r3, #62	@ 0x3e
 80059ae:	d91d      	bls.n	80059ec <HAL_PCD_IRQHandler+0x1a0>
 80059b0:	095f      	lsrs	r7, r3, #5
 80059b2:	06db      	lsls	r3, r3, #27
 80059b4:	5a83      	ldrh	r3, [r0, r2]
 80059b6:	bf08      	it	eq
 80059b8:	f107 37ff 	addeq.w	r7, r7, #4294967295
 80059bc:	b29b      	uxth	r3, r3
 80059be:	ea43 2387 	orr.w	r3, r3, r7, lsl #10
 80059c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	5283      	strh	r3, [r0, r2]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80059ce:	880b      	ldrh	r3, [r1, #0]
 80059d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80059d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059d8:	041b      	lsls	r3, r3, #16
 80059da:	0c1b      	lsrs	r3, r3, #16
 80059dc:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 80059e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80059e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059e8:	800b      	strh	r3, [r1, #0]
 80059ea:	e73c      	b.n	8005866 <HAL_PCD_IRQHandler+0x1a>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80059ec:	b90b      	cbnz	r3, 80059f2 <HAL_PCD_IRQHandler+0x1a6>
 80059ee:	5a83      	ldrh	r3, [r0, r2]
 80059f0:	e7e7      	b.n	80059c2 <HAL_PCD_IRQHandler+0x176>
 80059f2:	085f      	lsrs	r7, r3, #1
 80059f4:	07db      	lsls	r3, r3, #31
 80059f6:	5a83      	ldrh	r3, [r0, r2]
 80059f8:	bf48      	it	mi
 80059fa:	3701      	addmi	r7, #1
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	ea43 2387 	orr.w	r3, r3, r7, lsl #10
 8005a02:	e7e2      	b.n	80059ca <HAL_PCD_IRQHandler+0x17e>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8005a04:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005a08:	0419      	lsls	r1, r3, #16
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8005a0a:	fa1f f883 	uxth.w	r8, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005a0e:	f140 80f6 	bpl.w	8005bfe <HAL_PCD_IRQHandler+0x3b2>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005a12:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
        if (ep->doublebuffer == 0U)
 8005a16:	fb05 4107 	mla	r1, r5, r7, r4
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005a1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a1e:	051b      	lsls	r3, r3, #20
 8005a20:	0d1b      	lsrs	r3, r3, #20
 8005a22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a26:	f820 3027 	strh.w	r3, [r0, r7, lsl #2]
        if (ep->doublebuffer == 0U)
 8005a2a:	f891 315c 	ldrb.w	r3, [r1, #348]	@ 0x15c
 8005a2e:	f500 6e80 	add.w	lr, r0, #1024	@ 0x400
 8005a32:	b9bb      	cbnz	r3, 8005a64 <HAL_PCD_IRQHandler+0x218>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005a34:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8005a38:	f891 2150 	ldrb.w	r2, [r1, #336]	@ 0x150
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	3306      	adds	r3, #6
 8005a40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a44:	f83e 9013 	ldrh.w	r9, [lr, r3, lsl #1]
 8005a48:	f3c9 0909 	ubfx	r9, r9, #0, #10
          if (count != 0U)
 8005a4c:	f1b9 0f00 	cmp.w	r9, #0
 8005a50:	f000 80ba 	beq.w	8005bc8 <HAL_PCD_IRQHandler+0x37c>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005a54:	464b      	mov	r3, r9
 8005a56:	f8b1 2156 	ldrh.w	r2, [r1, #342]	@ 0x156
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005a5a:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 8005a5e:	f002 fba8 	bl	80081b2 <USB_ReadPMA>
 8005a62:	e0b1      	b.n	8005bc8 <HAL_PCD_IRQHandler+0x37c>
          if (ep->type == EP_TYPE_BULK)
 8005a64:	f891 3153 	ldrb.w	r3, [r1, #339]	@ 0x153

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005a68:	f891 2150 	ldrb.w	r2, [r1, #336]	@ 0x150
          if (ep->type == EP_TYPE_BULK)
 8005a6c:	2b02      	cmp	r3, #2
 8005a6e:	f040 8089 	bne.w	8005b84 <HAL_PCD_IRQHandler+0x338>
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005a72:	f8b0 9050 	ldrh.w	r9, [r0, #80]	@ 0x50
 8005a76:	ea4f 0bc2 	mov.w	fp, r2, lsl #3
 8005a7a:	fa1f f989 	uxth.w	r9, r9
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005a7e:	f418 4a80 	ands.w	sl, r8, #16384	@ 0x4000

    if (ep->xfer_len >= count)
 8005a82:	f8d1 3168 	ldr.w	r3, [r1, #360]	@ 0x168
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005a86:	44d9      	add	r9, fp
 8005a88:	f008 0c40 	and.w	ip, r8, #64	@ 0x40
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005a8c:	d03c      	beq.n	8005b08 <HAL_PCD_IRQHandler+0x2bc>
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005a8e:	f109 0902 	add.w	r9, r9, #2
 8005a92:	f83e 9019 	ldrh.w	r9, [lr, r9, lsl #1]
 8005a96:	f3c9 0909 	ubfx	r9, r9, #0, #10
    if (ep->xfer_len >= count)
 8005a9a:	4599      	cmp	r9, r3
 8005a9c:	d913      	bls.n	8005ac6 <HAL_PCD_IRQHandler+0x27a>
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	f8c1 3168 	str.w	r3, [r1, #360]	@ 0x168
    }

    if (ep->xfer_len == 0U)
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005aa4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005aa8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005aac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ab0:	041b      	lsls	r3, r3, #16
 8005ab2:	0c1b      	lsrs	r3, r3, #16
 8005ab4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005ab8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005abc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ac0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8005ac4:	e005      	b.n	8005ad2 <HAL_PCD_IRQHandler+0x286>
      ep->xfer_len -= count;
 8005ac6:	eba3 0309 	sub.w	r3, r3, r9
 8005aca:	f8c1 3168 	str.w	r3, [r1, #360]	@ 0x168
    if (ep->xfer_len == 0U)
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d0e8      	beq.n	8005aa4 <HAL_PCD_IRQHandler+0x258>
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005ad2:	f1bc 0f00 	cmp.w	ip, #0
 8005ad6:	d00d      	beq.n	8005af4 <HAL_PCD_IRQHandler+0x2a8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005ad8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005adc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ae0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ae4:	041b      	lsls	r3, r3, #16
 8005ae6:	0c1b      	lsrs	r3, r3, #16
 8005ae8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005aec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005af0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }

    if (count != 0U)
 8005af4:	f1b9 0f00 	cmp.w	r9, #0
 8005af8:	d066      	beq.n	8005bc8 <HAL_PCD_IRQHandler+0x37c>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005afa:	2128      	movs	r1, #40	@ 0x28
 8005afc:	fb01 4107 	mla	r1, r1, r7, r4
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005b00:	464b      	mov	r3, r9
 8005b02:	f8b1 2158 	ldrh.w	r2, [r1, #344]	@ 0x158
 8005b06:	e7a8      	b.n	8005a5a <HAL_PCD_IRQHandler+0x20e>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005b08:	f109 0906 	add.w	r9, r9, #6
 8005b0c:	f83e 9019 	ldrh.w	r9, [lr, r9, lsl #1]
 8005b10:	f3c9 0909 	ubfx	r9, r9, #0, #10

    if (ep->xfer_len >= count)
 8005b14:	4599      	cmp	r9, r3
 8005b16:	d912      	bls.n	8005b3e <HAL_PCD_IRQHandler+0x2f2>
 8005b18:	f8c1 a168 	str.w	sl, [r1, #360]	@ 0x168
    }

    if (ep->xfer_len == 0U)
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005b1c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005b20:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b28:	041b      	lsls	r3, r3, #16
 8005b2a:	0c1b      	lsrs	r3, r3, #16
 8005b2c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005b30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b38:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8005b3c:	e005      	b.n	8005b4a <HAL_PCD_IRQHandler+0x2fe>
      ep->xfer_len -= count;
 8005b3e:	eba3 0309 	sub.w	r3, r3, r9
 8005b42:	f8c1 3168 	str.w	r3, [r1, #360]	@ 0x168
    if (ep->xfer_len == 0U)
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d0e8      	beq.n	8005b1c <HAL_PCD_IRQHandler+0x2d0>
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8005b4a:	f1bc 0f00 	cmp.w	ip, #0
 8005b4e:	d10d      	bne.n	8005b6c <HAL_PCD_IRQHandler+0x320>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005b50:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005b54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b5c:	041b      	lsls	r3, r3, #16
 8005b5e:	0c1b      	lsrs	r3, r3, #16
 8005b60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b64:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005b68:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }

    if (count != 0U)
 8005b6c:	f1b9 0f00 	cmp.w	r9, #0
 8005b70:	d02a      	beq.n	8005bc8 <HAL_PCD_IRQHandler+0x37c>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005b72:	2128      	movs	r1, #40	@ 0x28
 8005b74:	fb01 4107 	mla	r1, r1, r7, r4
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005b78:	464b      	mov	r3, r9
 8005b7a:	f8b1 215a 	ldrh.w	r2, [r1, #346]	@ 0x15a
 8005b7e:	e76c      	b.n	8005a5a <HAL_PCD_IRQHandler+0x20e>
 8005b80:	ffff8f0f 	.word	0xffff8f0f
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005b84:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005b88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b90:	041b      	lsls	r3, r3, #16
 8005b92:	0c1b      	lsrs	r3, r3, #16
 8005b94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b98:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005b9c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005ba0:	f891 3150 	ldrb.w	r3, [r1, #336]	@ 0x150
 8005ba4:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8005ba8:	00db      	lsls	r3, r3, #3
 8005baa:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005bae:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8005bb2:	b292      	uxth	r2, r2
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005bb4:	d054      	beq.n	8005c60 <HAL_PCD_IRQHandler+0x414>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005bb6:	3202      	adds	r2, #2
 8005bb8:	4413      	add	r3, r2
 8005bba:	f83e 9013 	ldrh.w	r9, [lr, r3, lsl #1]
 8005bbe:	f3c9 0909 	ubfx	r9, r9, #0, #10
              if (count != 0U)
 8005bc2:	f1b9 0f00 	cmp.w	r9, #0
 8005bc6:	d19b      	bne.n	8005b00 <HAL_PCD_IRQHandler+0x2b4>
        ep->xfer_count += count;
 8005bc8:	fb05 f107 	mul.w	r1, r5, r7
 8005bcc:	1863      	adds	r3, r4, r1
 8005bce:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
 8005bd2:	444a      	add	r2, r9
 8005bd4:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
        ep->xfer_buff += count;
 8005bd8:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 8005bdc:	444a      	add	r2, r9
 8005bde:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8005be2:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
 8005be6:	b11a      	cbz	r2, 8005bf0 <HAL_PCD_IRQHandler+0x3a4>
 8005be8:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8005bec:	4599      	cmp	r9, r3
 8005bee:	d241      	bcs.n	8005c74 <HAL_PCD_IRQHandler+0x428>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8005bf0:	fb05 4307 	mla	r3, r5, r7, r4
 8005bf4:	4620      	mov	r0, r4
 8005bf6:	f893 1150 	ldrb.w	r1, [r3, #336]	@ 0x150
 8005bfa:	f003 f945 	bl	8008e88 <HAL_PCD_DataOutStageCallback>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005bfe:	f018 0f80 	tst.w	r8, #128	@ 0x80
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005c02:	6820      	ldr	r0, [r4, #0]
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005c04:	f43f ae2f 	beq.w	8005866 <HAL_PCD_IRQHandler+0x1a>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005c08:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
        if (ep->type == EP_TYPE_ISOC)
 8005c0c:	fb05 fc07 	mul.w	ip, r5, r7
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	4033      	ands	r3, r6
 8005c14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c18:	f820 3027 	strh.w	r3, [r0, r7, lsl #2]
        if (ep->type == EP_TYPE_ISOC)
 8005c1c:	eb04 030c 	add.w	r3, r4, ip
 8005c20:	7cda      	ldrb	r2, [r3, #19]
 8005c22:	2a01      	cmp	r2, #1
 8005c24:	d156      	bne.n	8005cd4 <HAL_PCD_IRQHandler+0x488>
          ep->xfer_len = 0U;
 8005c26:	2100      	movs	r1, #0
 8005c28:	fb07 5205 	mla	r2, r7, r5, r5
 8005c2c:	50a1      	str	r1, [r4, r2]
          if (ep->doublebuffer != 0U)
 8005c2e:	7f1a      	ldrb	r2, [r3, #28]
 8005c30:	b392      	cbz	r2, 8005c98 <HAL_PCD_IRQHandler+0x44c>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005c32:	f018 0840 	ands.w	r8, r8, #64	@ 0x40
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005c36:	7c5a      	ldrb	r2, [r3, #17]
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005c38:	d036      	beq.n	8005ca8 <HAL_PCD_IRQHandler+0x45c>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005c3a:	bb12      	cbnz	r2, 8005c82 <HAL_PCD_IRQHandler+0x436>
 8005c3c:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8005c40:	7c1b      	ldrb	r3, [r3, #16]
 8005c42:	b292      	uxth	r2, r2
 8005c44:	011b      	lsls	r3, r3, #4
 8005c46:	f200 4004 	addw	r0, r0, #1028	@ 0x404
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005c4a:	4410      	add	r0, r2
 8005c4c:	5a1a      	ldrh	r2, [r3, r0]
 8005c4e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005c52:	521a      	strh	r2, [r3, r0]
 8005c54:	5a1a      	ldrh	r2, [r3, r0]
 8005c56:	b292      	uxth	r2, r2
 8005c58:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c5c:	521a      	strh	r2, [r3, r0]
 8005c5e:	e01b      	b.n	8005c98 <HAL_PCD_IRQHandler+0x44c>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005c60:	3206      	adds	r2, #6
 8005c62:	4413      	add	r3, r2
 8005c64:	f83e 9013 	ldrh.w	r9, [lr, r3, lsl #1]
 8005c68:	f3c9 0909 	ubfx	r9, r9, #0, #10
              if (count != 0U)
 8005c6c:	f1b9 0f00 	cmp.w	r9, #0
 8005c70:	d0aa      	beq.n	8005bc8 <HAL_PCD_IRQHandler+0x37c>
 8005c72:	e781      	b.n	8005b78 <HAL_PCD_IRQHandler+0x32c>
        ep = &hpcd->OUT_ep[epindex];
 8005c74:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005c78:	6820      	ldr	r0, [r4, #0]
 8005c7a:	4421      	add	r1, r4
 8005c7c:	f002 f864 	bl	8007d48 <USB_EPStartXfer>
 8005c80:	e7bd      	b.n	8005bfe <HAL_PCD_IRQHandler+0x3b2>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005c82:	2a01      	cmp	r2, #1
 8005c84:	d108      	bne.n	8005c98 <HAL_PCD_IRQHandler+0x44c>
 8005c86:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8005c8a:	7c1b      	ldrb	r3, [r3, #16]
 8005c8c:	b292      	uxth	r2, r2
 8005c8e:	f200 4004 	addw	r0, r0, #1028	@ 0x404
 8005c92:	011b      	lsls	r3, r3, #4
 8005c94:	4410      	add	r0, r2
 8005c96:	5219      	strh	r1, [r3, r0]
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005c98:	2328      	movs	r3, #40	@ 0x28
 8005c9a:	fb03 4307 	mla	r3, r3, r7, r4
 8005c9e:	7c19      	ldrb	r1, [r3, #16]
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005ca0:	4620      	mov	r0, r4
 8005ca2:	f003 f8fa 	bl	8008e9a <HAL_PCD_DataInStageCallback>
 8005ca6:	e5de      	b.n	8005866 <HAL_PCD_IRQHandler+0x1a>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005ca8:	b93a      	cbnz	r2, 8005cba <HAL_PCD_IRQHandler+0x46e>
 8005caa:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8005cae:	7c1b      	ldrb	r3, [r3, #16]
 8005cb0:	b292      	uxth	r2, r2
 8005cb2:	011b      	lsls	r3, r3, #4
 8005cb4:	f200 400c 	addw	r0, r0, #1036	@ 0x40c
 8005cb8:	e7c7      	b.n	8005c4a <HAL_PCD_IRQHandler+0x3fe>
 8005cba:	2a01      	cmp	r2, #1
 8005cbc:	d1ec      	bne.n	8005c98 <HAL_PCD_IRQHandler+0x44c>
 8005cbe:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8005cc2:	7c1b      	ldrb	r3, [r3, #16]
 8005cc4:	b292      	uxth	r2, r2
 8005cc6:	f200 400c 	addw	r0, r0, #1036	@ 0x40c
 8005cca:	011b      	lsls	r3, r3, #4
 8005ccc:	4410      	add	r0, r2
 8005cce:	f823 8000 	strh.w	r8, [r3, r0]
 8005cd2:	e7e1      	b.n	8005c98 <HAL_PCD_IRQHandler+0x44c>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005cd4:	7c19      	ldrb	r1, [r3, #16]
          if ((wEPVal & USB_EP_KIND) == 0U)
 8005cd6:	f418 7e80 	ands.w	lr, r8, #256	@ 0x100
            if (ep->xfer_len > TxPctSize)
 8005cda:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005cdc:	ea4f 0ac1 	mov.w	sl, r1, lsl #3
 8005ce0:	f500 6980 	add.w	r9, r0, #1024	@ 0x400
          if ((wEPVal & USB_EP_KIND) == 0U)
 8005ce4:	d11b      	bne.n	8005d1e <HAL_PCD_IRQHandler+0x4d2>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005ce6:	f8b0 7050 	ldrh.w	r7, [r0, #80]	@ 0x50
 8005cea:	b2bf      	uxth	r7, r7
 8005cec:	4457      	add	r7, sl
 8005cee:	3702      	adds	r7, #2
 8005cf0:	f839 7017 	ldrh.w	r7, [r9, r7, lsl #1]
            if (ep->xfer_len > TxPctSize)
 8005cf4:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8005cf8:	4297      	cmp	r7, r2
 8005cfa:	d302      	bcc.n	8005d02 <HAL_PCD_IRQHandler+0x4b6>
 8005cfc:	f8c3 e028 	str.w	lr, [r3, #40]	@ 0x28
 8005d00:	e7ce      	b.n	8005ca0 <HAL_PCD_IRQHandler+0x454>
              ep->xfer_len -= TxPctSize;
 8005d02:	1bd2      	subs	r2, r2, r7
 8005d04:	629a      	str	r2, [r3, #40]	@ 0x28
              ep->xfer_buff += TxPctSize;
 8005d06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
        ep = &hpcd->IN_ep[epindex];
 8005d08:	f10c 0110 	add.w	r1, ip, #16
              ep->xfer_buff += TxPctSize;
 8005d0c:	443a      	add	r2, r7
 8005d0e:	625a      	str	r2, [r3, #36]	@ 0x24
              ep->xfer_count += TxPctSize;
 8005d10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005d12:	4421      	add	r1, r4
              ep->xfer_count += TxPctSize;
 8005d14:	443a      	add	r2, r7
 8005d16:	62da      	str	r2, [r3, #44]	@ 0x2c
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005d18:	f002 f816 	bl	8007d48 <USB_EPStartXfer>
 8005d1c:	e5a3      	b.n	8005866 <HAL_PCD_IRQHandler+0x1a>

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005d1e:	f8b0 c050 	ldrh.w	ip, [r0, #80]	@ 0x50
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005d22:	f018 0e40 	ands.w	lr, r8, #64	@ 0x40
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005d26:	fa1f fc8c 	uxth.w	ip, ip
 8005d2a:	44d4      	add	ip, sl
 8005d2c:	f408 4880 	and.w	r8, r8, #16384	@ 0x4000
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005d30:	f000 80f4 	beq.w	8005f1c <HAL_PCD_IRQHandler+0x6d0>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005d34:	f10c 0c02 	add.w	ip, ip, #2
 8005d38:	f839 c01c 	ldrh.w	ip, [r9, ip, lsl #1]
 8005d3c:	fa1f f888 	uxth.w	r8, r8

    if (ep->xfer_len > TxPctSize)
 8005d40:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8005d44:	4594      	cmp	ip, r2
    {
      ep->xfer_len -= TxPctSize;
    }
    else
    {
      ep->xfer_len = 0U;
 8005d46:	bf2c      	ite	cs
 8005d48:	2200      	movcs	r2, #0
      ep->xfer_len -= TxPctSize;
 8005d4a:	eba2 020c 	subcc.w	r2, r2, ip
 8005d4e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005d50:	2a00      	cmp	r2, #0
 8005d52:	d15b      	bne.n	8005e0c <HAL_PCD_IRQHandler+0x5c0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005d54:	2328      	movs	r3, #40	@ 0x28
 8005d56:	fb03 4307 	mla	r3, r3, r7, r4
 8005d5a:	7c5b      	ldrb	r3, [r3, #17]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d141      	bne.n	8005de4 <HAL_PCD_IRQHandler+0x598>
 8005d60:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8005d64:	f200 4c04 	addw	ip, r0, #1028	@ 0x404
 8005d68:	b292      	uxth	r2, r2
 8005d6a:	010b      	lsls	r3, r1, #4
 8005d6c:	4494      	add	ip, r2
 8005d6e:	f83c 2003 	ldrh.w	r2, [ip, r3]
 8005d72:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005d76:	f82c 2003 	strh.w	r2, [ip, r3]
 8005d7a:	f83c 2003 	ldrh.w	r2, [ip, r3]
 8005d7e:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8005d82:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005d86:	b292      	uxth	r2, r2
 8005d88:	f82c 2003 	strh.w	r2, [ip, r3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005d8c:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8005d90:	f200 400c 	addw	r0, r0, #1036	@ 0x40c
 8005d94:	b292      	uxth	r2, r2
 8005d96:	4410      	add	r0, r2
 8005d98:	5ac2      	ldrh	r2, [r0, r3]
 8005d9a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005d9e:	52c2      	strh	r2, [r0, r3]
 8005da0:	5ac2      	ldrh	r2, [r0, r3]
 8005da2:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8005da6:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005daa:	b292      	uxth	r2, r2
 8005dac:	52c2      	strh	r2, [r0, r3]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005dae:	4620      	mov	r0, r4
 8005db0:	f003 f873 	bl	8008e9a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005db4:	f1b8 0f00 	cmp.w	r8, #0
 8005db8:	f000 80f4 	beq.w	8005fa4 <HAL_PCD_IRQHandler+0x758>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005dbc:	2328      	movs	r3, #40	@ 0x28
 8005dbe:	fb03 4307 	mla	r3, r3, r7, r4
 8005dc2:	6822      	ldr	r2, [r4, #0]
 8005dc4:	7c19      	ldrb	r1, [r3, #16]
 8005dc6:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8005dca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005dce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dd2:	041b      	lsls	r3, r3, #16
 8005dd4:	0c1b      	lsrs	r3, r3, #16
 8005dd6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005dda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dde:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8005de2:	e0df      	b.n	8005fa4 <HAL_PCD_IRQHandler+0x758>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d1e2      	bne.n	8005dae <HAL_PCD_IRQHandler+0x562>
 8005de8:	f8b0 e050 	ldrh.w	lr, [r0, #80]	@ 0x50
 8005dec:	f200 4c04 	addw	ip, r0, #1028	@ 0x404
 8005df0:	fa1f fe8e 	uxth.w	lr, lr
 8005df4:	44f4      	add	ip, lr
 8005df6:	010b      	lsls	r3, r1, #4
 8005df8:	f82c 2003 	strh.w	r2, [ip, r3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005dfc:	f8b0 c050 	ldrh.w	ip, [r0, #80]	@ 0x50
 8005e00:	f200 400c 	addw	r0, r0, #1036	@ 0x40c
 8005e04:	fa1f fc8c 	uxth.w	ip, ip
 8005e08:	4460      	add	r0, ip
 8005e0a:	e7cf      	b.n	8005dac <HAL_PCD_IRQHandler+0x560>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005e0c:	f1b8 0f00 	cmp.w	r8, #0
 8005e10:	d00d      	beq.n	8005e2e <HAL_PCD_IRQHandler+0x5e2>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005e12:	f830 2021 	ldrh.w	r2, [r0, r1, lsl #2]
 8005e16:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8005e1a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005e1e:	0412      	lsls	r2, r2, #16
 8005e20:	0c12      	lsrs	r2, r2, #16
 8005e22:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8005e26:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005e2a:	f820 2021 	strh.w	r2, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8005e2e:	f04f 0828 	mov.w	r8, #40	@ 0x28
 8005e32:	fb08 4807 	mla	r8, r8, r7, r4
 8005e36:	f898 2034 	ldrb.w	r2, [r8, #52]	@ 0x34
 8005e3a:	2a01      	cmp	r2, #1
 8005e3c:	f040 80b2 	bne.w	8005fa4 <HAL_PCD_IRQHandler+0x758>
        ep->xfer_buff += TxPctSize;
 8005e40:	f8d8 2024 	ldr.w	r2, [r8, #36]	@ 0x24
 8005e44:	eb02 0e0c 	add.w	lr, r2, ip
 8005e48:	f8c8 e024 	str.w	lr, [r8, #36]	@ 0x24
        ep->xfer_count += TxPctSize;
 8005e4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e4e:	4462      	add	r2, ip
 8005e50:	62da      	str	r2, [r3, #44]	@ 0x2c
        if (ep->xfer_len_db >= ep->maxpacket)
 8005e52:	f8d8 3030 	ldr.w	r3, [r8, #48]	@ 0x30
 8005e56:	f8d8 2020 	ldr.w	r2, [r8, #32]
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d335      	bcc.n	8005eca <HAL_PCD_IRQHandler+0x67e>
          ep->xfer_len_db -= len;
 8005e5e:	1a9b      	subs	r3, r3, r2
 8005e60:	f8c8 3030 	str.w	r3, [r8, #48]	@ 0x30
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005e64:	2328      	movs	r3, #40	@ 0x28
 8005e66:	fb03 4307 	mla	r3, r3, r7, r4
 8005e6a:	f893 c011 	ldrb.w	ip, [r3, #17]
 8005e6e:	b293      	uxth	r3, r2
 8005e70:	f1bc 0f00 	cmp.w	ip, #0
 8005e74:	d145      	bne.n	8005f02 <HAL_PCD_IRQHandler+0x6b6>
 8005e76:	f8b0 8050 	ldrh.w	r8, [r0, #80]	@ 0x50
 8005e7a:	f200 4c04 	addw	ip, r0, #1028	@ 0x404
 8005e7e:	fa1f f888 	uxth.w	r8, r8
 8005e82:	44c4      	add	ip, r8
 8005e84:	0109      	lsls	r1, r1, #4
 8005e86:	f83c 8001 	ldrh.w	r8, [ip, r1]
 8005e8a:	2a3e      	cmp	r2, #62	@ 0x3e
 8005e8c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8005e90:	f82c 8001 	strh.w	r8, [ip, r1]
 8005e94:	d925      	bls.n	8005ee2 <HAL_PCD_IRQHandler+0x696>
 8005e96:	ea4f 1852 	mov.w	r8, r2, lsr #5
 8005e9a:	06d2      	lsls	r2, r2, #27
 8005e9c:	f83c 2001 	ldrh.w	r2, [ip, r1]
 8005ea0:	bf08      	it	eq
 8005ea2:	f108 38ff 	addeq.w	r8, r8, #4294967295
 8005ea6:	b292      	uxth	r2, r2
 8005ea8:	ea42 2288 	orr.w	r2, r2, r8, lsl #10
 8005eac:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8005eb0:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005eb4:	b292      	uxth	r2, r2
 8005eb6:	f82c 2001 	strh.w	r2, [ip, r1]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005eba:	2228      	movs	r2, #40	@ 0x28
 8005ebc:	fb02 4207 	mla	r2, r2, r7, r4
 8005ec0:	8b12      	ldrh	r2, [r2, #24]

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005ec2:	4671      	mov	r1, lr
 8005ec4:	f001 ff30 	bl	8007d28 <USB_WritePMA>
 8005ec8:	e06c      	b.n	8005fa4 <HAL_PCD_IRQHandler+0x758>
        else if (ep->xfer_len_db == 0U)
 8005eca:	b91b      	cbnz	r3, 8005ed4 <HAL_PCD_IRQHandler+0x688>
          len = TxPctSize;
 8005ecc:	4662      	mov	r2, ip
          ep->xfer_fill_db = 0U;
 8005ece:	f888 3034 	strb.w	r3, [r8, #52]	@ 0x34
 8005ed2:	e7c7      	b.n	8005e64 <HAL_PCD_IRQHandler+0x618>
          ep->xfer_fill_db = 0U;
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f888 2034 	strb.w	r2, [r8, #52]	@ 0x34
          ep->xfer_len_db = 0U;
 8005eda:	f8c8 2030 	str.w	r2, [r8, #48]	@ 0x30
          len = ep->xfer_len_db;
 8005ede:	461a      	mov	r2, r3
 8005ee0:	e7c0      	b.n	8005e64 <HAL_PCD_IRQHandler+0x618>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005ee2:	b912      	cbnz	r2, 8005eea <HAL_PCD_IRQHandler+0x69e>
 8005ee4:	f83c 2001 	ldrh.w	r2, [ip, r1]
 8005ee8:	e7e0      	b.n	8005eac <HAL_PCD_IRQHandler+0x660>
 8005eea:	ea4f 0852 	mov.w	r8, r2, lsr #1
 8005eee:	07d2      	lsls	r2, r2, #31
 8005ef0:	f83c 2001 	ldrh.w	r2, [ip, r1]
 8005ef4:	bf48      	it	mi
 8005ef6:	f108 0801 	addmi.w	r8, r8, #1
 8005efa:	b292      	uxth	r2, r2
 8005efc:	ea42 2288 	orr.w	r2, r2, r8, lsl #10
 8005f00:	e7d8      	b.n	8005eb4 <HAL_PCD_IRQHandler+0x668>
 8005f02:	f1bc 0f01 	cmp.w	ip, #1
 8005f06:	d1d8      	bne.n	8005eba <HAL_PCD_IRQHandler+0x66e>
 8005f08:	f8b0 c050 	ldrh.w	ip, [r0, #80]	@ 0x50
 8005f0c:	f200 4204 	addw	r2, r0, #1028	@ 0x404
 8005f10:	fa1f fc8c 	uxth.w	ip, ip
 8005f14:	4462      	add	r2, ip
 8005f16:	0109      	lsls	r1, r1, #4
 8005f18:	5253      	strh	r3, [r2, r1]
 8005f1a:	e7ce      	b.n	8005eba <HAL_PCD_IRQHandler+0x66e>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005f1c:	f10c 0c06 	add.w	ip, ip, #6
 8005f20:	f839 c01c 	ldrh.w	ip, [r9, ip, lsl #1]
 8005f24:	fa1f f888 	uxth.w	r8, r8
    if (ep->xfer_len >= TxPctSize)
 8005f28:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8005f2c:	4594      	cmp	ip, r2
      ep->xfer_len = 0U;
 8005f2e:	bf8c      	ite	hi
 8005f30:	4672      	movhi	r2, lr
      ep->xfer_len -= TxPctSize;
 8005f32:	eba2 020c 	subls.w	r2, r2, ip
 8005f36:	629a      	str	r2, [r3, #40]	@ 0x28
    if (ep->xfer_len == 0U)
 8005f38:	2a00      	cmp	r2, #0
 8005f3a:	d15d      	bne.n	8005ff8 <HAL_PCD_IRQHandler+0x7ac>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005f3c:	2328      	movs	r3, #40	@ 0x28
 8005f3e:	fb03 4307 	mla	r3, r3, r7, r4
 8005f42:	7c5b      	ldrb	r3, [r3, #17]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d143      	bne.n	8005fd0 <HAL_PCD_IRQHandler+0x784>
 8005f48:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8005f4c:	f200 4c04 	addw	ip, r0, #1028	@ 0x404
 8005f50:	b292      	uxth	r2, r2
 8005f52:	010b      	lsls	r3, r1, #4
 8005f54:	4494      	add	ip, r2
 8005f56:	f83c 2003 	ldrh.w	r2, [ip, r3]
 8005f5a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005f5e:	f82c 2003 	strh.w	r2, [ip, r3]
 8005f62:	f83c 2003 	ldrh.w	r2, [ip, r3]
 8005f66:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8005f6a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005f6e:	b292      	uxth	r2, r2
 8005f70:	f82c 2003 	strh.w	r2, [ip, r3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005f74:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8005f78:	f200 400c 	addw	r0, r0, #1036	@ 0x40c
 8005f7c:	b292      	uxth	r2, r2
 8005f7e:	4410      	add	r0, r2
 8005f80:	5ac2      	ldrh	r2, [r0, r3]
 8005f82:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005f86:	52c2      	strh	r2, [r0, r3]
 8005f88:	5ac2      	ldrh	r2, [r0, r3]
 8005f8a:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8005f8e:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005f92:	b292      	uxth	r2, r2
 8005f94:	52c2      	strh	r2, [r0, r3]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005f96:	4620      	mov	r0, r4
 8005f98:	f002 ff7f 	bl	8008e9a <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005f9c:	f1b8 0f00 	cmp.w	r8, #0
 8005fa0:	f43f af0c 	beq.w	8005dbc <HAL_PCD_IRQHandler+0x570>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005fa4:	2328      	movs	r3, #40	@ 0x28
 8005fa6:	fb03 4307 	mla	r3, r3, r7, r4
 8005faa:	6822      	ldr	r2, [r4, #0]
 8005fac:	7c19      	ldrb	r1, [r3, #16]
 8005fae:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8005fb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fb6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005fba:	041b      	lsls	r3, r3, #16
 8005fbc:	0c1b      	lsrs	r3, r3, #16
 8005fbe:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 8005fc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fca:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
 8005fce:	e44a      	b.n	8005866 <HAL_PCD_IRQHandler+0x1a>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d1e0      	bne.n	8005f96 <HAL_PCD_IRQHandler+0x74a>
 8005fd4:	f8b0 e050 	ldrh.w	lr, [r0, #80]	@ 0x50
 8005fd8:	f200 4c04 	addw	ip, r0, #1028	@ 0x404
 8005fdc:	fa1f fe8e 	uxth.w	lr, lr
 8005fe0:	44f4      	add	ip, lr
 8005fe2:	010b      	lsls	r3, r1, #4
 8005fe4:	f82c 2003 	strh.w	r2, [ip, r3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005fe8:	f8b0 c050 	ldrh.w	ip, [r0, #80]	@ 0x50
 8005fec:	f200 400c 	addw	r0, r0, #1036	@ 0x40c
 8005ff0:	fa1f fc8c 	uxth.w	ip, ip
 8005ff4:	4460      	add	r0, ip
 8005ff6:	e7cd      	b.n	8005f94 <HAL_PCD_IRQHandler+0x748>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005ff8:	f1b8 0f00 	cmp.w	r8, #0
 8005ffc:	d10d      	bne.n	800601a <HAL_PCD_IRQHandler+0x7ce>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005ffe:	f830 2021 	ldrh.w	r2, [r0, r1, lsl #2]
 8006002:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8006006:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800600a:	0412      	lsls	r2, r2, #16
 800600c:	0c12      	lsrs	r2, r2, #16
 800600e:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8006012:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006016:	f820 2021 	strh.w	r2, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 800601a:	f04f 0828 	mov.w	r8, #40	@ 0x28
 800601e:	fb08 4807 	mla	r8, r8, r7, r4
 8006022:	f898 2034 	ldrb.w	r2, [r8, #52]	@ 0x34
 8006026:	2a01      	cmp	r2, #1
 8006028:	d1bc      	bne.n	8005fa4 <HAL_PCD_IRQHandler+0x758>
        ep->xfer_buff += TxPctSize;
 800602a:	f8d8 2024 	ldr.w	r2, [r8, #36]	@ 0x24
 800602e:	eb02 0e0c 	add.w	lr, r2, ip
 8006032:	f8c8 e024 	str.w	lr, [r8, #36]	@ 0x24
        ep->xfer_count += TxPctSize;
 8006036:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006038:	4462      	add	r2, ip
 800603a:	62da      	str	r2, [r3, #44]	@ 0x2c
        if (ep->xfer_len_db >= ep->maxpacket)
 800603c:	f8d8 3030 	ldr.w	r3, [r8, #48]	@ 0x30
 8006040:	f8d8 2020 	ldr.w	r2, [r8, #32]
 8006044:	4293      	cmp	r3, r2
 8006046:	d332      	bcc.n	80060ae <HAL_PCD_IRQHandler+0x862>
          ep->xfer_len_db -= len;
 8006048:	1a9b      	subs	r3, r3, r2
 800604a:	f8c8 3030 	str.w	r3, [r8, #48]	@ 0x30
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800604e:	2328      	movs	r3, #40	@ 0x28
 8006050:	fb03 4307 	mla	r3, r3, r7, r4
 8006054:	f893 c011 	ldrb.w	ip, [r3, #17]
 8006058:	b293      	uxth	r3, r2
 800605a:	f1bc 0f00 	cmp.w	ip, #0
 800605e:	d142      	bne.n	80060e6 <HAL_PCD_IRQHandler+0x89a>
 8006060:	f8b0 8050 	ldrh.w	r8, [r0, #80]	@ 0x50
 8006064:	f200 4c0c 	addw	ip, r0, #1036	@ 0x40c
 8006068:	fa1f f888 	uxth.w	r8, r8
 800606c:	44c4      	add	ip, r8
 800606e:	0109      	lsls	r1, r1, #4
 8006070:	f83c 8001 	ldrh.w	r8, [ip, r1]
 8006074:	2a3e      	cmp	r2, #62	@ 0x3e
 8006076:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800607a:	f82c 8001 	strh.w	r8, [ip, r1]
 800607e:	d922      	bls.n	80060c6 <HAL_PCD_IRQHandler+0x87a>
 8006080:	ea4f 1852 	mov.w	r8, r2, lsr #5
 8006084:	06d2      	lsls	r2, r2, #27
 8006086:	f83c 2001 	ldrh.w	r2, [ip, r1]
 800608a:	bf08      	it	eq
 800608c:	f108 38ff 	addeq.w	r8, r8, #4294967295
 8006090:	b292      	uxth	r2, r2
 8006092:	ea42 2288 	orr.w	r2, r2, r8, lsl #10
 8006096:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800609a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800609e:	b292      	uxth	r2, r2
 80060a0:	f82c 2001 	strh.w	r2, [ip, r1]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80060a4:	2228      	movs	r2, #40	@ 0x28
 80060a6:	fb02 4207 	mla	r2, r2, r7, r4
 80060aa:	8b52      	ldrh	r2, [r2, #26]
 80060ac:	e709      	b.n	8005ec2 <HAL_PCD_IRQHandler+0x676>
        else if (ep->xfer_len_db == 0U)
 80060ae:	b91b      	cbnz	r3, 80060b8 <HAL_PCD_IRQHandler+0x86c>
          len = TxPctSize;
 80060b0:	4662      	mov	r2, ip
          ep->xfer_fill_db = 0U;
 80060b2:	f888 3034 	strb.w	r3, [r8, #52]	@ 0x34
 80060b6:	e7ca      	b.n	800604e <HAL_PCD_IRQHandler+0x802>
          ep->xfer_len_db = 0U;
 80060b8:	2200      	movs	r2, #0
 80060ba:	f8c8 2030 	str.w	r2, [r8, #48]	@ 0x30
          ep->xfer_fill_db = 0;
 80060be:	f888 2034 	strb.w	r2, [r8, #52]	@ 0x34
          len = ep->xfer_len_db;
 80060c2:	461a      	mov	r2, r3
 80060c4:	e7c3      	b.n	800604e <HAL_PCD_IRQHandler+0x802>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80060c6:	b912      	cbnz	r2, 80060ce <HAL_PCD_IRQHandler+0x882>
 80060c8:	f83c 2001 	ldrh.w	r2, [ip, r1]
 80060cc:	e7e3      	b.n	8006096 <HAL_PCD_IRQHandler+0x84a>
 80060ce:	ea4f 0852 	mov.w	r8, r2, lsr #1
 80060d2:	07d2      	lsls	r2, r2, #31
 80060d4:	f83c 2001 	ldrh.w	r2, [ip, r1]
 80060d8:	bf48      	it	mi
 80060da:	f108 0801 	addmi.w	r8, r8, #1
 80060de:	b292      	uxth	r2, r2
 80060e0:	ea42 2288 	orr.w	r2, r2, r8, lsl #10
 80060e4:	e7db      	b.n	800609e <HAL_PCD_IRQHandler+0x852>
 80060e6:	f1bc 0f01 	cmp.w	ip, #1
 80060ea:	d1db      	bne.n	80060a4 <HAL_PCD_IRQHandler+0x858>
 80060ec:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 80060f0:	f200 4c0c 	addw	ip, r0, #1036	@ 0x40c
 80060f4:	b292      	uxth	r2, r2
 80060f6:	4494      	add	ip, r2
 80060f8:	010a      	lsls	r2, r1, #4
 80060fa:	f82c 3002 	strh.w	r3, [ip, r2]
 80060fe:	e7d1      	b.n	80060a4 <HAL_PCD_IRQHandler+0x858>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8006100:	0546      	lsls	r6, r0, #21
 8006102:	d512      	bpl.n	800612a <HAL_PCD_IRQHandler+0x8de>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006104:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResetCallback(hpcd);
 8006106:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006108:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 800610c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006110:	041b      	lsls	r3, r3, #16
 8006112:	0c1b      	lsrs	r3, r3, #16
 8006114:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_ResetCallback(hpcd);
 8006118:	f002 fecb 	bl	8008eb2 <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800611c:	4629      	mov	r1, r5
 800611e:	4620      	mov	r0, r4
}
 8006120:	b005      	add	sp, #20
 8006122:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006126:	f7ff bb7e 	b.w	8005826 <HAL_PCD_SetAddress>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800612a:	0441      	lsls	r1, r0, #17
 800612c:	d50a      	bpl.n	8006144 <HAL_PCD_IRQHandler+0x8f8>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800612e:	6822      	ldr	r2, [r4, #0]
 8006130:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8006134:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006138:	041b      	lsls	r3, r3, #16
 800613a:	0c1b      	lsrs	r3, r3, #16
 800613c:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 8006140:	f7ff bb96 	b.w	8005870 <HAL_PCD_IRQHandler+0x24>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8006144:	0482      	lsls	r2, r0, #18
 8006146:	d505      	bpl.n	8006154 <HAL_PCD_IRQHandler+0x908>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006148:	6822      	ldr	r2, [r4, #0]
 800614a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 800614e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006152:	e7f1      	b.n	8006138 <HAL_PCD_IRQHandler+0x8ec>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8006154:	04c3      	lsls	r3, r0, #19
 8006156:	d519      	bpl.n	800618c <HAL_PCD_IRQHandler+0x940>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8006158:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResumeCallback(hpcd);
 800615a:	4620      	mov	r0, r4
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800615c:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8006160:	f023 0304 	bic.w	r3, r3, #4
 8006164:	041b      	lsls	r3, r3, #16
 8006166:	0c1b      	lsrs	r3, r3, #16
 8006168:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800616c:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8006170:	f023 0308 	bic.w	r3, r3, #8
 8006174:	041b      	lsls	r3, r3, #16
 8006176:	0c1b      	lsrs	r3, r3, #16
 8006178:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    HAL_PCD_ResumeCallback(hpcd);
 800617c:	f002 febc 	bl	8008ef8 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8006180:	6822      	ldr	r2, [r4, #0]
 8006182:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8006186:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800618a:	e7d5      	b.n	8006138 <HAL_PCD_IRQHandler+0x8ec>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800618c:	0507      	lsls	r7, r0, #20
 800618e:	d548      	bpl.n	8006222 <HAL_PCD_IRQHandler+0x9d6>
 8006190:	4668      	mov	r0, sp
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8006192:	6823      	ldr	r3, [r4, #0]
 8006194:	4606      	mov	r6, r0
 8006196:	4619      	mov	r1, r3
 8006198:	461a      	mov	r2, r3
 800619a:	f103 0520 	add.w	r5, r3, #32
 800619e:	f832 7b04 	ldrh.w	r7, [r2], #4
    for (i = 0U; i < 8U; i++)
 80061a2:	4295      	cmp	r5, r2
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80061a4:	f826 7b02 	strh.w	r7, [r6], #2
    for (i = 0U; i < 8U; i++)
 80061a8:	d1f9      	bne.n	800619e <HAL_PCD_IRQHandler+0x952>
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80061aa:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 80061ae:	b292      	uxth	r2, r2
 80061b0:	f042 0201 	orr.w	r2, r2, #1
 80061b4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80061b8:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 80061bc:	f022 0201 	bic.w	r2, r2, #1
 80061c0:	0412      	lsls	r2, r2, #16
 80061c2:	0c12      	lsrs	r2, r2, #16
 80061c4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80061c8:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 80061cc:	0556      	lsls	r6, r2, #21
 80061ce:	d5fb      	bpl.n	80061c8 <HAL_PCD_IRQHandler+0x97c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80061d0:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 80061d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061d8:	0412      	lsls	r2, r2, #16
 80061da:	0c12      	lsrs	r2, r2, #16
 80061dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80061e0:	f830 2b02 	ldrh.w	r2, [r0], #2
 80061e4:	f821 2b04 	strh.w	r2, [r1], #4
    for (i = 0U; i < 8U; i++)
 80061e8:	428d      	cmp	r5, r1
 80061ea:	d1f9      	bne.n	80061e0 <HAL_PCD_IRQHandler+0x994>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80061ec:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
    HAL_PCD_SuspendCallback(hpcd);
 80061f0:	4620      	mov	r0, r4
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80061f2:	b292      	uxth	r2, r2
 80061f4:	f042 0208 	orr.w	r2, r2, #8
 80061f8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80061fc:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8006200:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006204:	0412      	lsls	r2, r2, #16
 8006206:	0c12      	lsrs	r2, r2, #16
 8006208:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 800620c:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8006210:	b292      	uxth	r2, r2
 8006212:	f042 0204 	orr.w	r2, r2, #4
 8006216:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    HAL_PCD_SuspendCallback(hpcd);
 800621a:	f002 fe5d 	bl	8008ed8 <HAL_PCD_SuspendCallback>
    return;
 800621e:	f7ff bb27 	b.w	8005870 <HAL_PCD_IRQHandler+0x24>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8006222:	0582      	lsls	r2, r0, #22
 8006224:	d50d      	bpl.n	8006242 <HAL_PCD_IRQHandler+0x9f6>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8006226:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_SOFCallback(hpcd);
 8006228:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800622a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 800622e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006232:	041b      	lsls	r3, r3, #16
 8006234:	0c1b      	lsrs	r3, r3, #16
 8006236:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_SOFCallback(hpcd);
 800623a:	f002 fe36 	bl	8008eaa <HAL_PCD_SOFCallback>
    return;
 800623e:	f7ff bb17 	b.w	8005870 <HAL_PCD_IRQHandler+0x24>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8006242:	05c3      	lsls	r3, r0, #23
 8006244:	f57f ab14 	bpl.w	8005870 <HAL_PCD_IRQHandler+0x24>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006248:	6822      	ldr	r2, [r4, #0]
 800624a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 800624e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006252:	e771      	b.n	8006138 <HAL_PCD_IRQHandler+0x8ec>

08006254 <HAL_PCD_EP_Open>:
{
 8006254:	b570      	push	{r4, r5, r6, lr}
 8006256:	2428      	movs	r4, #40	@ 0x28
 8006258:	4605      	mov	r5, r0
 800625a:	f001 0007 	and.w	r0, r1, #7
 800625e:	4344      	muls	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8006260:	f011 0f80 	tst.w	r1, #128	@ 0x80
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006264:	bf14      	ite	ne
 8006266:	f104 0110 	addne.w	r1, r4, #16
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800626a:	f504 71a8 	addeq.w	r1, r4, #336	@ 0x150
 800626e:	eb05 0604 	add.w	r6, r5, r4
    ep->is_in = 1U;
 8006272:	bf15      	itete	ne
 8006274:	2401      	movne	r4, #1
    ep->is_in = 0U;
 8006276:	2400      	moveq	r4, #0
    ep->is_in = 1U;
 8006278:	7474      	strbne	r4, [r6, #17]
    ep->is_in = 0U;
 800627a:	f886 4151 	strbeq.w	r4, [r6, #337]	@ 0x151
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800627e:	bf14      	ite	ne
 8006280:	1949      	addne	r1, r1, r5
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006282:	1949      	addeq	r1, r1, r5
  if (ep_type == EP_TYPE_BULK)
 8006284:	2b02      	cmp	r3, #2
  ep->type = ep_type;
 8006286:	70cb      	strb	r3, [r1, #3]
    ep->data_pid_start = 0U;
 8006288:	bf08      	it	eq
 800628a:	2300      	moveq	r3, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 800628c:	7008      	strb	r0, [r1, #0]
    ep->data_pid_start = 0U;
 800628e:	bf08      	it	eq
 8006290:	710b      	strbeq	r3, [r1, #4]
  ep->maxpacket = ep_mps;
 8006292:	610a      	str	r2, [r1, #16]
  __HAL_LOCK(hpcd);
 8006294:	f895 3290 	ldrb.w	r3, [r5, #656]	@ 0x290
 8006298:	2b01      	cmp	r3, #1
 800629a:	d009      	beq.n	80062b0 <HAL_PCD_EP_Open+0x5c>
 800629c:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800629e:	6828      	ldr	r0, [r5, #0]
  __HAL_LOCK(hpcd);
 80062a0:	f885 3290 	strb.w	r3, [r5, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80062a4:	f001 fa94 	bl	80077d0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80062a8:	2000      	movs	r0, #0
 80062aa:	f885 0290 	strb.w	r0, [r5, #656]	@ 0x290
}
 80062ae:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 80062b0:	2002      	movs	r0, #2
 80062b2:	e7fc      	b.n	80062ae <HAL_PCD_EP_Open+0x5a>

080062b4 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 80062b4:	2328      	movs	r3, #40	@ 0x28
 80062b6:	f001 0207 	and.w	r2, r1, #7
 80062ba:	4353      	muls	r3, r2
 80062bc:	f011 0f80 	tst.w	r1, #128	@ 0x80
{
 80062c0:	b510      	push	{r4, lr}
 80062c2:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80062c4:	bf18      	it	ne
 80062c6:	f103 0110 	addne.w	r1, r3, #16
 80062ca:	4418      	add	r0, r3
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80062cc:	bf0b      	itete	eq
 80062ce:	f503 71a8 	addeq.w	r1, r3, #336	@ 0x150
    ep->is_in = 1U;
 80062d2:	2301      	movne	r3, #1
    ep->is_in = 0U;
 80062d4:	2300      	moveq	r3, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80062d6:	1909      	addne	r1, r1, r4
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80062d8:	bf0a      	itet	eq
 80062da:	1909      	addeq	r1, r1, r4
    ep->is_in = 1U;
 80062dc:	7443      	strbne	r3, [r0, #17]
    ep->is_in = 0U;
 80062de:	f880 3151 	strbeq.w	r3, [r0, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 80062e2:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 80062e4:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	d009      	beq.n	8006300 <HAL_PCD_EP_Close+0x4c>
 80062ec:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80062ee:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80062f0:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80062f4:	f001 fbcc 	bl	8007a90 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80062f8:	2000      	movs	r0, #0
 80062fa:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 80062fe:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8006300:	2002      	movs	r0, #2
 8006302:	e7fc      	b.n	80062fe <HAL_PCD_EP_Close+0x4a>

08006304 <HAL_PCD_EP_Receive>:
{
 8006304:	b570      	push	{r4, r5, r6, lr}
  ep->xfer_buff = pBuf;
 8006306:	2428      	movs	r4, #40	@ 0x28
  ep->xfer_count = 0U;
 8006308:	2600      	movs	r6, #0
 800630a:	f001 0107 	and.w	r1, r1, #7
  ep->xfer_buff = pBuf;
 800630e:	434c      	muls	r4, r1
 8006310:	1905      	adds	r5, r0, r4
  ep->num = ep_addr & EP_ADDR_MSK;
 8006312:	f885 1150 	strb.w	r1, [r5, #336]	@ 0x150
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006316:	f504 71a8 	add.w	r1, r4, #336	@ 0x150
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800631a:	4401      	add	r1, r0
  ep->xfer_len = len;
 800631c:	e9c5 2359 	strd	r2, r3, [r5, #356]	@ 0x164
  ep->xfer_count = 0U;
 8006320:	f8c5 616c 	str.w	r6, [r5, #364]	@ 0x16c
  ep->is_in = 0U;
 8006324:	f885 6151 	strb.w	r6, [r5, #337]	@ 0x151
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006328:	6800      	ldr	r0, [r0, #0]
 800632a:	f001 fd0d 	bl	8007d48 <USB_EPStartXfer>
}
 800632e:	4630      	mov	r0, r6
 8006330:	bd70      	pop	{r4, r5, r6, pc}

08006332 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006332:	2328      	movs	r3, #40	@ 0x28
 8006334:	f001 0107 	and.w	r1, r1, #7
 8006338:	fb03 0001 	mla	r0, r3, r1, r0
}
 800633c:	f8d0 016c 	ldr.w	r0, [r0, #364]	@ 0x16c
 8006340:	4770      	bx	lr

08006342 <HAL_PCD_EP_Transmit>:
{
 8006342:	b570      	push	{r4, r5, r6, lr}
 8006344:	2528      	movs	r5, #40	@ 0x28
 8006346:	f001 0107 	and.w	r1, r1, #7
 800634a:	434d      	muls	r5, r1
  ep->xfer_buff = pBuf;
 800634c:	1944      	adds	r4, r0, r5
  ep->xfer_count = 0U;
 800634e:	2600      	movs	r6, #0
  ep->xfer_len = len;
 8006350:	e9c4 2309 	strd	r2, r3, [r4, #36]	@ 0x24
  ep->xfer_fill_db = 1U;
 8006354:	2201      	movs	r2, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8006356:	7421      	strb	r1, [r4, #16]
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006358:	f105 0110 	add.w	r1, r5, #16
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800635c:	4401      	add	r1, r0
  ep->xfer_fill_db = 1U;
 800635e:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  ep->xfer_len_db = len;
 8006362:	6323      	str	r3, [r4, #48]	@ 0x30
  ep->xfer_count = 0U;
 8006364:	62e6      	str	r6, [r4, #44]	@ 0x2c
  ep->is_in = 1U;
 8006366:	7462      	strb	r2, [r4, #17]
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006368:	6800      	ldr	r0, [r0, #0]
 800636a:	f001 fced 	bl	8007d48 <USB_EPStartXfer>
}
 800636e:	4630      	mov	r0, r6
 8006370:	bd70      	pop	{r4, r5, r6, pc}

08006372 <HAL_PCD_EP_SetStall>:
{
 8006372:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006374:	7903      	ldrb	r3, [r0, #4]
 8006376:	f001 0507 	and.w	r5, r1, #7
 800637a:	42ab      	cmp	r3, r5
{
 800637c:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800637e:	d32a      	bcc.n	80063d6 <HAL_PCD_EP_SetStall+0x64>
  if ((0x80U & ep_addr) == 0x80U)
 8006380:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8006384:	f04f 0328 	mov.w	r3, #40	@ 0x28
 8006388:	d01c      	beq.n	80063c4 <HAL_PCD_EP_SetStall+0x52>
    ep->is_in = 1U;
 800638a:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800638c:	436b      	muls	r3, r5
 800638e:	f103 0110 	add.w	r1, r3, #16
    ep->is_in = 1U;
 8006392:	4403      	add	r3, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006394:	4401      	add	r1, r0
    ep->is_in = 1U;
 8006396:	745a      	strb	r2, [r3, #17]
  ep->is_stall = 1U;
 8006398:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800639a:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800639c:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 800639e:	f894 2290 	ldrb.w	r2, [r4, #656]	@ 0x290
 80063a2:	429a      	cmp	r2, r3
 80063a4:	d019      	beq.n	80063da <HAL_PCD_EP_SetStall+0x68>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80063a6:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80063a8:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80063ac:	f001 fc43 	bl	8007c36 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80063b0:	b925      	cbnz	r5, 80063bc <HAL_PCD_EP_SetStall+0x4a>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80063b2:	6820      	ldr	r0, [r4, #0]
 80063b4:	f504 7126 	add.w	r1, r4, #664	@ 0x298
 80063b8:	f001 fcb4 	bl	8007d24 <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd);
 80063bc:	2000      	movs	r0, #0
 80063be:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 80063c2:	bd38      	pop	{r3, r4, r5, pc}
    ep->is_in = 0U;
 80063c4:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 80063c6:	434b      	muls	r3, r1
 80063c8:	f503 71a8 	add.w	r1, r3, #336	@ 0x150
    ep->is_in = 0U;
 80063cc:	4403      	add	r3, r0
    ep = &hpcd->OUT_ep[ep_addr];
 80063ce:	4401      	add	r1, r0
    ep->is_in = 0U;
 80063d0:	f883 2151 	strb.w	r2, [r3, #337]	@ 0x151
 80063d4:	e7e0      	b.n	8006398 <HAL_PCD_EP_SetStall+0x26>
    return HAL_ERROR;
 80063d6:	2001      	movs	r0, #1
 80063d8:	e7f3      	b.n	80063c2 <HAL_PCD_EP_SetStall+0x50>
  __HAL_LOCK(hpcd);
 80063da:	2002      	movs	r0, #2
 80063dc:	e7f1      	b.n	80063c2 <HAL_PCD_EP_SetStall+0x50>

080063de <HAL_PCD_EP_ClrStall>:
{
 80063de:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80063e0:	7902      	ldrb	r2, [r0, #4]
 80063e2:	f001 030f 	and.w	r3, r1, #15
 80063e6:	429a      	cmp	r2, r3
{
 80063e8:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80063ea:	d326      	bcc.n	800643a <HAL_PCD_EP_ClrStall+0x5c>
  if ((0x80U & ep_addr) == 0x80U)
 80063ec:	2328      	movs	r3, #40	@ 0x28
 80063ee:	f001 0207 	and.w	r2, r1, #7
 80063f2:	4353      	muls	r3, r2
 80063f4:	f011 0f80 	tst.w	r1, #128	@ 0x80
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80063f8:	bf14      	ite	ne
 80063fa:	f103 0110 	addne.w	r1, r3, #16
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063fe:	f503 71a8 	addeq.w	r1, r3, #336	@ 0x150
 8006402:	4418      	add	r0, r3
  ep->is_stall = 0U;
 8006404:	f04f 0500 	mov.w	r5, #0
    ep->is_in = 1U;
 8006408:	bf15      	itete	ne
 800640a:	2301      	movne	r3, #1
    ep->is_in = 0U;
 800640c:	2300      	moveq	r3, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800640e:	1909      	addne	r1, r1, r4
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006410:	1909      	addeq	r1, r1, r4
    ep->is_in = 1U;
 8006412:	bf14      	ite	ne
 8006414:	7443      	strbne	r3, [r0, #17]
    ep->is_in = 0U;
 8006416:	f880 3151 	strbeq.w	r3, [r0, #337]	@ 0x151
  ep->is_stall = 0U;
 800641a:	708d      	strb	r5, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800641c:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 800641e:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 8006422:	2b01      	cmp	r3, #1
 8006424:	d00b      	beq.n	800643e <HAL_PCD_EP_ClrStall+0x60>
 8006426:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006428:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800642a:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800642e:	f001 fc22 	bl	8007c76 <USB_EPClearStall>
  return HAL_OK;
 8006432:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 8006434:	f884 5290 	strb.w	r5, [r4, #656]	@ 0x290
}
 8006438:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800643a:	2001      	movs	r0, #1
 800643c:	e7fc      	b.n	8006438 <HAL_PCD_EP_ClrStall+0x5a>
  __HAL_LOCK(hpcd);
 800643e:	2002      	movs	r0, #2
 8006440:	e7fa      	b.n	8006438 <HAL_PCD_EP_ClrStall+0x5a>

08006442 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8006442:	b510      	push	{r4, lr}
 8006444:	2428      	movs	r4, #40	@ 0x28
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8006446:	f011 0f80 	tst.w	r1, #128	@ 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800644a:	bf1b      	ittet	ne
 800644c:	f001 0107 	andne.w	r1, r1, #7
 8006450:	fb04 0001 	mlane	r0, r4, r1, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006454:	fb04 0001 	mlaeq	r0, r4, r1, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006458:	3010      	addne	r0, #16
    ep = &hpcd->OUT_ep[ep_addr];
 800645a:	bf08      	it	eq
 800645c:	f500 70a8 	addeq.w	r0, r0, #336	@ 0x150
  if (ep_kind == PCD_SNG_BUF)
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8006460:	b299      	uxth	r1, r3
  if (ep_kind == PCD_SNG_BUF)
 8006462:	b91a      	cbnz	r2, 800646c <HAL_PCDEx_PMAConfig+0x2a>
    ep->doublebuffer = 0U;
 8006464:	7302      	strb	r2, [r0, #12]
    ep->pmaadress = (uint16_t)pmaadress;
 8006466:	80c1      	strh	r1, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8006468:	2000      	movs	r0, #0
 800646a:	bd10      	pop	{r4, pc}
    ep->doublebuffer = 1U;
 800646c:	2201      	movs	r2, #1
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800646e:	6083      	str	r3, [r0, #8]
    ep->doublebuffer = 1U;
 8006470:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8006472:	e7f9      	b.n	8006468 <HAL_PCDEx_PMAConfig+0x26>

08006474 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006474:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006478:	4605      	mov	r5, r0
 800647a:	b338      	cbz	r0, 80064cc <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800647c:	6803      	ldr	r3, [r0, #0]
 800647e:	07db      	lsls	r3, r3, #31
 8006480:	d410      	bmi.n	80064a4 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006482:	682b      	ldr	r3, [r5, #0]
 8006484:	079f      	lsls	r7, r3, #30
 8006486:	d45e      	bmi.n	8006546 <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006488:	682b      	ldr	r3, [r5, #0]
 800648a:	0719      	lsls	r1, r3, #28
 800648c:	f100 8095 	bmi.w	80065ba <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006490:	682b      	ldr	r3, [r5, #0]
 8006492:	075a      	lsls	r2, r3, #29
 8006494:	f100 80c1 	bmi.w	800661a <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006498:	69eb      	ldr	r3, [r5, #28]
 800649a:	2b00      	cmp	r3, #0
 800649c:	f040 812c 	bne.w	80066f8 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 80064a0:	2000      	movs	r0, #0
 80064a2:	e029      	b.n	80064f8 <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80064a4:	4c90      	ldr	r4, [pc, #576]	@ (80066e8 <HAL_RCC_OscConfig+0x274>)
 80064a6:	6863      	ldr	r3, [r4, #4]
 80064a8:	f003 030c 	and.w	r3, r3, #12
 80064ac:	2b04      	cmp	r3, #4
 80064ae:	d007      	beq.n	80064c0 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80064b0:	6863      	ldr	r3, [r4, #4]
 80064b2:	f003 030c 	and.w	r3, r3, #12
 80064b6:	2b08      	cmp	r3, #8
 80064b8:	d10a      	bne.n	80064d0 <HAL_RCC_OscConfig+0x5c>
 80064ba:	6863      	ldr	r3, [r4, #4]
 80064bc:	03de      	lsls	r6, r3, #15
 80064be:	d507      	bpl.n	80064d0 <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064c0:	6823      	ldr	r3, [r4, #0]
 80064c2:	039c      	lsls	r4, r3, #14
 80064c4:	d5dd      	bpl.n	8006482 <HAL_RCC_OscConfig+0xe>
 80064c6:	686b      	ldr	r3, [r5, #4]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d1da      	bne.n	8006482 <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 80064cc:	2001      	movs	r0, #1
 80064ce:	e013      	b.n	80064f8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064d0:	686b      	ldr	r3, [r5, #4]
 80064d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064d6:	d112      	bne.n	80064fe <HAL_RCC_OscConfig+0x8a>
 80064d8:	6823      	ldr	r3, [r4, #0]
 80064da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064de:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80064e0:	f7fd f800 	bl	80034e4 <HAL_GetTick>
 80064e4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064e6:	6823      	ldr	r3, [r4, #0]
 80064e8:	0398      	lsls	r0, r3, #14
 80064ea:	d4ca      	bmi.n	8006482 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064ec:	f7fc fffa 	bl	80034e4 <HAL_GetTick>
 80064f0:	1b80      	subs	r0, r0, r6
 80064f2:	2864      	cmp	r0, #100	@ 0x64
 80064f4:	d9f7      	bls.n	80064e6 <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 80064f6:	2003      	movs	r0, #3
}
 80064f8:	b002      	add	sp, #8
 80064fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064fe:	b99b      	cbnz	r3, 8006528 <HAL_RCC_OscConfig+0xb4>
 8006500:	6823      	ldr	r3, [r4, #0]
 8006502:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006506:	6023      	str	r3, [r4, #0]
 8006508:	6823      	ldr	r3, [r4, #0]
 800650a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800650e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8006510:	f7fc ffe8 	bl	80034e4 <HAL_GetTick>
 8006514:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006516:	6823      	ldr	r3, [r4, #0]
 8006518:	0399      	lsls	r1, r3, #14
 800651a:	d5b2      	bpl.n	8006482 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800651c:	f7fc ffe2 	bl	80034e4 <HAL_GetTick>
 8006520:	1b80      	subs	r0, r0, r6
 8006522:	2864      	cmp	r0, #100	@ 0x64
 8006524:	d9f7      	bls.n	8006516 <HAL_RCC_OscConfig+0xa2>
 8006526:	e7e6      	b.n	80064f6 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006528:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800652c:	6823      	ldr	r3, [r4, #0]
 800652e:	d103      	bne.n	8006538 <HAL_RCC_OscConfig+0xc4>
 8006530:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006534:	6023      	str	r3, [r4, #0]
 8006536:	e7cf      	b.n	80064d8 <HAL_RCC_OscConfig+0x64>
 8006538:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800653c:	6023      	str	r3, [r4, #0]
 800653e:	6823      	ldr	r3, [r4, #0]
 8006540:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006544:	e7cb      	b.n	80064de <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006546:	4c68      	ldr	r4, [pc, #416]	@ (80066e8 <HAL_RCC_OscConfig+0x274>)
 8006548:	6863      	ldr	r3, [r4, #4]
 800654a:	f013 0f0c 	tst.w	r3, #12
 800654e:	d007      	beq.n	8006560 <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006550:	6863      	ldr	r3, [r4, #4]
 8006552:	f003 030c 	and.w	r3, r3, #12
 8006556:	2b08      	cmp	r3, #8
 8006558:	d110      	bne.n	800657c <HAL_RCC_OscConfig+0x108>
 800655a:	6863      	ldr	r3, [r4, #4]
 800655c:	03da      	lsls	r2, r3, #15
 800655e:	d40d      	bmi.n	800657c <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006560:	6823      	ldr	r3, [r4, #0]
 8006562:	079b      	lsls	r3, r3, #30
 8006564:	d502      	bpl.n	800656c <HAL_RCC_OscConfig+0xf8>
 8006566:	692b      	ldr	r3, [r5, #16]
 8006568:	2b01      	cmp	r3, #1
 800656a:	d1af      	bne.n	80064cc <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800656c:	6823      	ldr	r3, [r4, #0]
 800656e:	696a      	ldr	r2, [r5, #20]
 8006570:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8006574:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8006578:	6023      	str	r3, [r4, #0]
 800657a:	e785      	b.n	8006488 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800657c:	692a      	ldr	r2, [r5, #16]
 800657e:	4b5b      	ldr	r3, [pc, #364]	@ (80066ec <HAL_RCC_OscConfig+0x278>)
 8006580:	b16a      	cbz	r2, 800659e <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 8006582:	2201      	movs	r2, #1
 8006584:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006586:	f7fc ffad 	bl	80034e4 <HAL_GetTick>
 800658a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800658c:	6823      	ldr	r3, [r4, #0]
 800658e:	079f      	lsls	r7, r3, #30
 8006590:	d4ec      	bmi.n	800656c <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006592:	f7fc ffa7 	bl	80034e4 <HAL_GetTick>
 8006596:	1b80      	subs	r0, r0, r6
 8006598:	2802      	cmp	r0, #2
 800659a:	d9f7      	bls.n	800658c <HAL_RCC_OscConfig+0x118>
 800659c:	e7ab      	b.n	80064f6 <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 800659e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80065a0:	f7fc ffa0 	bl	80034e4 <HAL_GetTick>
 80065a4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80065a6:	6823      	ldr	r3, [r4, #0]
 80065a8:	0798      	lsls	r0, r3, #30
 80065aa:	f57f af6d 	bpl.w	8006488 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065ae:	f7fc ff99 	bl	80034e4 <HAL_GetTick>
 80065b2:	1b80      	subs	r0, r0, r6
 80065b4:	2802      	cmp	r0, #2
 80065b6:	d9f6      	bls.n	80065a6 <HAL_RCC_OscConfig+0x132>
 80065b8:	e79d      	b.n	80064f6 <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80065ba:	69aa      	ldr	r2, [r5, #24]
 80065bc:	4e4a      	ldr	r6, [pc, #296]	@ (80066e8 <HAL_RCC_OscConfig+0x274>)
 80065be:	4b4b      	ldr	r3, [pc, #300]	@ (80066ec <HAL_RCC_OscConfig+0x278>)
 80065c0:	b1e2      	cbz	r2, 80065fc <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80065c2:	2201      	movs	r2, #1
 80065c4:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 80065c8:	f7fc ff8c 	bl	80034e4 <HAL_GetTick>
 80065cc:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065ce:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 80065d0:	079b      	lsls	r3, r3, #30
 80065d2:	d50d      	bpl.n	80065f0 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80065d4:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80065d8:	4b45      	ldr	r3, [pc, #276]	@ (80066f0 <HAL_RCC_OscConfig+0x27c>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80065e0:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80065e2:	bf00      	nop
  }
  while (Delay --);
 80065e4:	9b01      	ldr	r3, [sp, #4]
 80065e6:	1e5a      	subs	r2, r3, #1
 80065e8:	9201      	str	r2, [sp, #4]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1f9      	bne.n	80065e2 <HAL_RCC_OscConfig+0x16e>
 80065ee:	e74f      	b.n	8006490 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065f0:	f7fc ff78 	bl	80034e4 <HAL_GetTick>
 80065f4:	1b00      	subs	r0, r0, r4
 80065f6:	2802      	cmp	r0, #2
 80065f8:	d9e9      	bls.n	80065ce <HAL_RCC_OscConfig+0x15a>
 80065fa:	e77c      	b.n	80064f6 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 80065fc:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8006600:	f7fc ff70 	bl	80034e4 <HAL_GetTick>
 8006604:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006606:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8006608:	079f      	lsls	r7, r3, #30
 800660a:	f57f af41 	bpl.w	8006490 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800660e:	f7fc ff69 	bl	80034e4 <HAL_GetTick>
 8006612:	1b00      	subs	r0, r0, r4
 8006614:	2802      	cmp	r0, #2
 8006616:	d9f6      	bls.n	8006606 <HAL_RCC_OscConfig+0x192>
 8006618:	e76d      	b.n	80064f6 <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800661a:	4c33      	ldr	r4, [pc, #204]	@ (80066e8 <HAL_RCC_OscConfig+0x274>)
 800661c:	69e3      	ldr	r3, [r4, #28]
 800661e:	00d8      	lsls	r0, r3, #3
 8006620:	d424      	bmi.n	800666c <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 8006622:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8006624:	69e3      	ldr	r3, [r4, #28]
 8006626:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800662a:	61e3      	str	r3, [r4, #28]
 800662c:	69e3      	ldr	r3, [r4, #28]
 800662e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006632:	9300      	str	r3, [sp, #0]
 8006634:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006636:	4e2f      	ldr	r6, [pc, #188]	@ (80066f4 <HAL_RCC_OscConfig+0x280>)
 8006638:	6833      	ldr	r3, [r6, #0]
 800663a:	05d9      	lsls	r1, r3, #23
 800663c:	d518      	bpl.n	8006670 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800663e:	68eb      	ldr	r3, [r5, #12]
 8006640:	2b01      	cmp	r3, #1
 8006642:	d126      	bne.n	8006692 <HAL_RCC_OscConfig+0x21e>
 8006644:	6a23      	ldr	r3, [r4, #32]
 8006646:	f043 0301 	orr.w	r3, r3, #1
 800664a:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800664c:	f7fc ff4a 	bl	80034e4 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006650:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8006654:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006656:	6a23      	ldr	r3, [r4, #32]
 8006658:	079b      	lsls	r3, r3, #30
 800665a:	d53f      	bpl.n	80066dc <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 800665c:	2f00      	cmp	r7, #0
 800665e:	f43f af1b 	beq.w	8006498 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8006662:	69e3      	ldr	r3, [r4, #28]
 8006664:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006668:	61e3      	str	r3, [r4, #28]
 800666a:	e715      	b.n	8006498 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 800666c:	2700      	movs	r7, #0
 800666e:	e7e2      	b.n	8006636 <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006670:	6833      	ldr	r3, [r6, #0]
 8006672:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006676:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8006678:	f7fc ff34 	bl	80034e4 <HAL_GetTick>
 800667c:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800667e:	6833      	ldr	r3, [r6, #0]
 8006680:	05da      	lsls	r2, r3, #23
 8006682:	d4dc      	bmi.n	800663e <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006684:	f7fc ff2e 	bl	80034e4 <HAL_GetTick>
 8006688:	eba0 0008 	sub.w	r0, r0, r8
 800668c:	2864      	cmp	r0, #100	@ 0x64
 800668e:	d9f6      	bls.n	800667e <HAL_RCC_OscConfig+0x20a>
 8006690:	e731      	b.n	80064f6 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006692:	b9ab      	cbnz	r3, 80066c0 <HAL_RCC_OscConfig+0x24c>
 8006694:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006696:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800669a:	f023 0301 	bic.w	r3, r3, #1
 800669e:	6223      	str	r3, [r4, #32]
 80066a0:	6a23      	ldr	r3, [r4, #32]
 80066a2:	f023 0304 	bic.w	r3, r3, #4
 80066a6:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80066a8:	f7fc ff1c 	bl	80034e4 <HAL_GetTick>
 80066ac:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066ae:	6a23      	ldr	r3, [r4, #32]
 80066b0:	0798      	lsls	r0, r3, #30
 80066b2:	d5d3      	bpl.n	800665c <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066b4:	f7fc ff16 	bl	80034e4 <HAL_GetTick>
 80066b8:	1b80      	subs	r0, r0, r6
 80066ba:	4540      	cmp	r0, r8
 80066bc:	d9f7      	bls.n	80066ae <HAL_RCC_OscConfig+0x23a>
 80066be:	e71a      	b.n	80064f6 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80066c0:	2b05      	cmp	r3, #5
 80066c2:	6a23      	ldr	r3, [r4, #32]
 80066c4:	d103      	bne.n	80066ce <HAL_RCC_OscConfig+0x25a>
 80066c6:	f043 0304 	orr.w	r3, r3, #4
 80066ca:	6223      	str	r3, [r4, #32]
 80066cc:	e7ba      	b.n	8006644 <HAL_RCC_OscConfig+0x1d0>
 80066ce:	f023 0301 	bic.w	r3, r3, #1
 80066d2:	6223      	str	r3, [r4, #32]
 80066d4:	6a23      	ldr	r3, [r4, #32]
 80066d6:	f023 0304 	bic.w	r3, r3, #4
 80066da:	e7b6      	b.n	800664a <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066dc:	f7fc ff02 	bl	80034e4 <HAL_GetTick>
 80066e0:	1b80      	subs	r0, r0, r6
 80066e2:	4540      	cmp	r0, r8
 80066e4:	d9b7      	bls.n	8006656 <HAL_RCC_OscConfig+0x1e2>
 80066e6:	e706      	b.n	80064f6 <HAL_RCC_OscConfig+0x82>
 80066e8:	40021000 	.word	0x40021000
 80066ec:	42420000 	.word	0x42420000
 80066f0:	20000034 	.word	0x20000034
 80066f4:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80066f8:	4c2a      	ldr	r4, [pc, #168]	@ (80067a4 <HAL_RCC_OscConfig+0x330>)
 80066fa:	6862      	ldr	r2, [r4, #4]
 80066fc:	f002 020c 	and.w	r2, r2, #12
 8006700:	2a08      	cmp	r2, #8
 8006702:	d03e      	beq.n	8006782 <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006704:	2200      	movs	r2, #0
 8006706:	2b02      	cmp	r3, #2
 8006708:	4b27      	ldr	r3, [pc, #156]	@ (80067a8 <HAL_RCC_OscConfig+0x334>)
        __HAL_RCC_PLL_DISABLE();
 800670a:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800670c:	d12c      	bne.n	8006768 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 800670e:	f7fc fee9 	bl	80034e4 <HAL_GetTick>
 8006712:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006714:	6823      	ldr	r3, [r4, #0]
 8006716:	0199      	lsls	r1, r3, #6
 8006718:	d420      	bmi.n	800675c <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800671a:	6a2b      	ldr	r3, [r5, #32]
 800671c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006720:	d105      	bne.n	800672e <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006722:	6862      	ldr	r2, [r4, #4]
 8006724:	68a9      	ldr	r1, [r5, #8]
 8006726:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800672a:	430a      	orrs	r2, r1
 800672c:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800672e:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8006730:	6862      	ldr	r2, [r4, #4]
 8006732:	430b      	orrs	r3, r1
 8006734:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 8006738:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 800673a:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800673c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800673e:	4b1a      	ldr	r3, [pc, #104]	@ (80067a8 <HAL_RCC_OscConfig+0x334>)
 8006740:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8006742:	f7fc fecf 	bl	80034e4 <HAL_GetTick>
 8006746:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006748:	6823      	ldr	r3, [r4, #0]
 800674a:	019a      	lsls	r2, r3, #6
 800674c:	f53f aea8 	bmi.w	80064a0 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006750:	f7fc fec8 	bl	80034e4 <HAL_GetTick>
 8006754:	1b40      	subs	r0, r0, r5
 8006756:	2802      	cmp	r0, #2
 8006758:	d9f6      	bls.n	8006748 <HAL_RCC_OscConfig+0x2d4>
 800675a:	e6cc      	b.n	80064f6 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800675c:	f7fc fec2 	bl	80034e4 <HAL_GetTick>
 8006760:	1b80      	subs	r0, r0, r6
 8006762:	2802      	cmp	r0, #2
 8006764:	d9d6      	bls.n	8006714 <HAL_RCC_OscConfig+0x2a0>
 8006766:	e6c6      	b.n	80064f6 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8006768:	f7fc febc 	bl	80034e4 <HAL_GetTick>
 800676c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800676e:	6823      	ldr	r3, [r4, #0]
 8006770:	019b      	lsls	r3, r3, #6
 8006772:	f57f ae95 	bpl.w	80064a0 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006776:	f7fc feb5 	bl	80034e4 <HAL_GetTick>
 800677a:	1b40      	subs	r0, r0, r5
 800677c:	2802      	cmp	r0, #2
 800677e:	d9f6      	bls.n	800676e <HAL_RCC_OscConfig+0x2fa>
 8006780:	e6b9      	b.n	80064f6 <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006782:	2b01      	cmp	r3, #1
 8006784:	f43f aea2 	beq.w	80064cc <HAL_RCC_OscConfig+0x58>
        pll_config = RCC->CFGR;
 8006788:	6860      	ldr	r0, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800678a:	6a2b      	ldr	r3, [r5, #32]
 800678c:	f400 3280 	and.w	r2, r0, #65536	@ 0x10000
 8006790:	429a      	cmp	r2, r3
 8006792:	f47f ae9b 	bne.w	80064cc <HAL_RCC_OscConfig+0x58>
 8006796:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006798:	f400 1070 	and.w	r0, r0, #3932160	@ 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800679c:	1ac0      	subs	r0, r0, r3
 800679e:	bf18      	it	ne
 80067a0:	2001      	movne	r0, #1
 80067a2:	e6a9      	b.n	80064f8 <HAL_RCC_OscConfig+0x84>
 80067a4:	40021000 	.word	0x40021000
 80067a8:	42420000 	.word	0x42420000

080067ac <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80067ac:	4a0d      	ldr	r2, [pc, #52]	@ (80067e4 <HAL_RCC_GetSysClockFreq+0x38>)
 80067ae:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80067b0:	f003 010c 	and.w	r1, r3, #12
 80067b4:	2908      	cmp	r1, #8
 80067b6:	d112      	bne.n	80067de <HAL_RCC_GetSysClockFreq+0x32>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80067b8:	480b      	ldr	r0, [pc, #44]	@ (80067e8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80067ba:	f3c3 4183 	ubfx	r1, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80067be:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80067c0:	5c40      	ldrb	r0, [r0, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80067c2:	d509      	bpl.n	80067d8 <HAL_RCC_GetSysClockFreq+0x2c>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80067c4:	6853      	ldr	r3, [r2, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80067c6:	4a09      	ldr	r2, [pc, #36]	@ (80067ec <HAL_RCC_GetSysClockFreq+0x40>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80067c8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80067cc:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80067ce:	4a08      	ldr	r2, [pc, #32]	@ (80067f0 <HAL_RCC_GetSysClockFreq+0x44>)
 80067d0:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80067d2:	fbb0 f0f3 	udiv	r0, r0, r3
 80067d6:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80067d8:	4b06      	ldr	r3, [pc, #24]	@ (80067f4 <HAL_RCC_GetSysClockFreq+0x48>)
 80067da:	4358      	muls	r0, r3
 80067dc:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80067de:	4803      	ldr	r0, [pc, #12]	@ (80067ec <HAL_RCC_GetSysClockFreq+0x40>)
}
 80067e0:	4770      	bx	lr
 80067e2:	bf00      	nop
 80067e4:	40021000 	.word	0x40021000
 80067e8:	0800b373 	.word	0x0800b373
 80067ec:	007a1200 	.word	0x007a1200
 80067f0:	0800b371 	.word	0x0800b371
 80067f4:	003d0900 	.word	0x003d0900

080067f8 <HAL_RCC_ClockConfig>:
{
 80067f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067fc:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80067fe:	4604      	mov	r4, r0
 8006800:	b910      	cbnz	r0, 8006808 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8006802:	2001      	movs	r0, #1
}
 8006804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006808:	4a44      	ldr	r2, [pc, #272]	@ (800691c <HAL_RCC_ClockConfig+0x124>)
 800680a:	6813      	ldr	r3, [r2, #0]
 800680c:	f003 0307 	and.w	r3, r3, #7
 8006810:	428b      	cmp	r3, r1
 8006812:	d328      	bcc.n	8006866 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006814:	6821      	ldr	r1, [r4, #0]
 8006816:	078e      	lsls	r6, r1, #30
 8006818:	d430      	bmi.n	800687c <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800681a:	07ca      	lsls	r2, r1, #31
 800681c:	d443      	bmi.n	80068a6 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800681e:	4a3f      	ldr	r2, [pc, #252]	@ (800691c <HAL_RCC_ClockConfig+0x124>)
 8006820:	6813      	ldr	r3, [r2, #0]
 8006822:	f003 0307 	and.w	r3, r3, #7
 8006826:	42ab      	cmp	r3, r5
 8006828:	d865      	bhi.n	80068f6 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800682a:	6822      	ldr	r2, [r4, #0]
 800682c:	4d3c      	ldr	r5, [pc, #240]	@ (8006920 <HAL_RCC_ClockConfig+0x128>)
 800682e:	f012 0f04 	tst.w	r2, #4
 8006832:	d16c      	bne.n	800690e <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006834:	0713      	lsls	r3, r2, #28
 8006836:	d506      	bpl.n	8006846 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006838:	686b      	ldr	r3, [r5, #4]
 800683a:	6922      	ldr	r2, [r4, #16]
 800683c:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8006840:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8006844:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006846:	f7ff ffb1 	bl	80067ac <HAL_RCC_GetSysClockFreq>
 800684a:	686b      	ldr	r3, [r5, #4]
 800684c:	4a35      	ldr	r2, [pc, #212]	@ (8006924 <HAL_RCC_ClockConfig+0x12c>)
 800684e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006852:	5cd3      	ldrb	r3, [r2, r3]
 8006854:	40d8      	lsrs	r0, r3
 8006856:	4b34      	ldr	r3, [pc, #208]	@ (8006928 <HAL_RCC_ClockConfig+0x130>)
 8006858:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800685a:	4b34      	ldr	r3, [pc, #208]	@ (800692c <HAL_RCC_ClockConfig+0x134>)
 800685c:	6818      	ldr	r0, [r3, #0]
 800685e:	f7fc fdff 	bl	8003460 <HAL_InitTick>
  return HAL_OK;
 8006862:	2000      	movs	r0, #0
 8006864:	e7ce      	b.n	8006804 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006866:	6813      	ldr	r3, [r2, #0]
 8006868:	f023 0307 	bic.w	r3, r3, #7
 800686c:	430b      	orrs	r3, r1
 800686e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006870:	6813      	ldr	r3, [r2, #0]
 8006872:	f003 0307 	and.w	r3, r3, #7
 8006876:	428b      	cmp	r3, r1
 8006878:	d1c3      	bne.n	8006802 <HAL_RCC_ClockConfig+0xa>
 800687a:	e7cb      	b.n	8006814 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800687c:	4b28      	ldr	r3, [pc, #160]	@ (8006920 <HAL_RCC_ClockConfig+0x128>)
 800687e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006882:	bf1e      	ittt	ne
 8006884:	685a      	ldrne	r2, [r3, #4]
 8006886:	f442 62e0 	orrne.w	r2, r2, #1792	@ 0x700
 800688a:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800688c:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800688e:	bf42      	ittt	mi
 8006890:	685a      	ldrmi	r2, [r3, #4]
 8006892:	f442 5260 	orrmi.w	r2, r2, #14336	@ 0x3800
 8006896:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006898:	685a      	ldr	r2, [r3, #4]
 800689a:	68a0      	ldr	r0, [r4, #8]
 800689c:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80068a0:	4302      	orrs	r2, r0
 80068a2:	605a      	str	r2, [r3, #4]
 80068a4:	e7b9      	b.n	800681a <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068a6:	6862      	ldr	r2, [r4, #4]
 80068a8:	4e1d      	ldr	r6, [pc, #116]	@ (8006920 <HAL_RCC_ClockConfig+0x128>)
 80068aa:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068ac:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068ae:	d11a      	bne.n	80068e6 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068b0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068b4:	d0a5      	beq.n	8006802 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80068b6:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068b8:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80068bc:	f023 0303 	bic.w	r3, r3, #3
 80068c0:	4313      	orrs	r3, r2
 80068c2:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80068c4:	f7fc fe0e 	bl	80034e4 <HAL_GetTick>
 80068c8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068ca:	6873      	ldr	r3, [r6, #4]
 80068cc:	6862      	ldr	r2, [r4, #4]
 80068ce:	f003 030c 	and.w	r3, r3, #12
 80068d2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80068d6:	d0a2      	beq.n	800681e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068d8:	f7fc fe04 	bl	80034e4 <HAL_GetTick>
 80068dc:	1bc0      	subs	r0, r0, r7
 80068de:	4540      	cmp	r0, r8
 80068e0:	d9f3      	bls.n	80068ca <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 80068e2:	2003      	movs	r0, #3
 80068e4:	e78e      	b.n	8006804 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80068e6:	2a02      	cmp	r2, #2
 80068e8:	d102      	bne.n	80068f0 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068ea:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80068ee:	e7e1      	b.n	80068b4 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068f0:	f013 0f02 	tst.w	r3, #2
 80068f4:	e7de      	b.n	80068b4 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068f6:	6813      	ldr	r3, [r2, #0]
 80068f8:	f023 0307 	bic.w	r3, r3, #7
 80068fc:	432b      	orrs	r3, r5
 80068fe:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006900:	6813      	ldr	r3, [r2, #0]
 8006902:	f003 0307 	and.w	r3, r3, #7
 8006906:	42ab      	cmp	r3, r5
 8006908:	f47f af7b 	bne.w	8006802 <HAL_RCC_ClockConfig+0xa>
 800690c:	e78d      	b.n	800682a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800690e:	686b      	ldr	r3, [r5, #4]
 8006910:	68e1      	ldr	r1, [r4, #12]
 8006912:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006916:	430b      	orrs	r3, r1
 8006918:	606b      	str	r3, [r5, #4]
 800691a:	e78b      	b.n	8006834 <HAL_RCC_ClockConfig+0x3c>
 800691c:	40022000 	.word	0x40022000
 8006920:	40021000 	.word	0x40021000
 8006924:	0800b361 	.word	0x0800b361
 8006928:	20000034 	.word	0x20000034
 800692c:	2000003c 	.word	0x2000003c

08006930 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006930:	4b04      	ldr	r3, [pc, #16]	@ (8006944 <HAL_RCC_GetPCLK1Freq+0x14>)
 8006932:	4a05      	ldr	r2, [pc, #20]	@ (8006948 <HAL_RCC_GetPCLK1Freq+0x18>)
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800693a:	5cd3      	ldrb	r3, [r2, r3]
 800693c:	4a03      	ldr	r2, [pc, #12]	@ (800694c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800693e:	6810      	ldr	r0, [r2, #0]
}
 8006940:	40d8      	lsrs	r0, r3
 8006942:	4770      	bx	lr
 8006944:	40021000 	.word	0x40021000
 8006948:	0800b359 	.word	0x0800b359
 800694c:	20000034 	.word	0x20000034

08006950 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006950:	4b04      	ldr	r3, [pc, #16]	@ (8006964 <HAL_RCC_GetPCLK2Freq+0x14>)
 8006952:	4a05      	ldr	r2, [pc, #20]	@ (8006968 <HAL_RCC_GetPCLK2Freq+0x18>)
 8006954:	685b      	ldr	r3, [r3, #4]
 8006956:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800695a:	5cd3      	ldrb	r3, [r2, r3]
 800695c:	4a03      	ldr	r2, [pc, #12]	@ (800696c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800695e:	6810      	ldr	r0, [r2, #0]
}
 8006960:	40d8      	lsrs	r0, r3
 8006962:	4770      	bx	lr
 8006964:	40021000 	.word	0x40021000
 8006968:	0800b359 	.word	0x0800b359
 800696c:	20000034 	.word	0x20000034

08006970 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006970:	6803      	ldr	r3, [r0, #0]
{
 8006972:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006976:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006978:	07d8      	lsls	r0, r3, #31
 800697a:	d521      	bpl.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x50>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800697c:	4c36      	ldr	r4, [pc, #216]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800697e:	69e3      	ldr	r3, [r4, #28]
 8006980:	00d9      	lsls	r1, r3, #3
 8006982:	d42b      	bmi.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x6c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8006984:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8006986:	69e3      	ldr	r3, [r4, #28]
 8006988:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800698c:	61e3      	str	r3, [r4, #28]
 800698e:	69e3      	ldr	r3, [r4, #28]
 8006990:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006994:	9301      	str	r3, [sp, #4]
 8006996:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006998:	4f30      	ldr	r7, [pc, #192]	@ (8006a5c <HAL_RCCEx_PeriphCLKConfig+0xec>)
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	05da      	lsls	r2, r3, #23
 800699e:	d51f      	bpl.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x70>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80069a0:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80069a2:	686a      	ldr	r2, [r5, #4]
 80069a4:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80069a8:	d12e      	bne.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0x98>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80069aa:	6a23      	ldr	r3, [r4, #32]
 80069ac:	686a      	ldr	r2, [r5, #4]
 80069ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069b2:	4313      	orrs	r3, r2
 80069b4:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80069b6:	b11e      	cbz	r6, 80069c0 <HAL_RCCEx_PeriphCLKConfig+0x50>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069b8:	69e3      	ldr	r3, [r4, #28]
 80069ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069be:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80069c0:	682a      	ldr	r2, [r5, #0]
 80069c2:	0791      	lsls	r1, r2, #30
 80069c4:	d506      	bpl.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80069c6:	4924      	ldr	r1, [pc, #144]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80069c8:	68a8      	ldr	r0, [r5, #8]
 80069ca:	684b      	ldr	r3, [r1, #4]
 80069cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80069d0:	4303      	orrs	r3, r0
 80069d2:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80069d4:	06d3      	lsls	r3, r2, #27
 80069d6:	d436      	bmi.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80069d8:	2000      	movs	r0, #0
 80069da:	e012      	b.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x92>
    FlagStatus pwrclkchanged = RESET;
 80069dc:	2600      	movs	r6, #0
 80069de:	e7db      	b.n	8006998 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069e6:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80069e8:	f7fc fd7c 	bl	80034e4 <HAL_GetTick>
 80069ec:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	05db      	lsls	r3, r3, #23
 80069f2:	d4d5      	bmi.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069f4:	f7fc fd76 	bl	80034e4 <HAL_GetTick>
 80069f8:	eba0 0008 	sub.w	r0, r0, r8
 80069fc:	2864      	cmp	r0, #100	@ 0x64
 80069fe:	d9f6      	bls.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
          return HAL_TIMEOUT;
 8006a00:	2003      	movs	r0, #3
}
 8006a02:	b002      	add	sp, #8
 8006a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006a08:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d0cc      	beq.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x3a>
      __HAL_RCC_BACKUPRESET_FORCE();
 8006a10:	2001      	movs	r0, #1
 8006a12:	4a13      	ldr	r2, [pc, #76]	@ (8006a60 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006a14:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8006a16:	f8c2 0440 	str.w	r0, [r2, #1088]	@ 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006a1a:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006a1c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006a20:	07df      	lsls	r7, r3, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006a22:	f8c2 0440 	str.w	r0, [r2, #1088]	@ 0x440
      RCC->BDCR = temp_reg;
 8006a26:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006a28:	d5bf      	bpl.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x3a>
        tickstart = HAL_GetTick();
 8006a2a:	f7fc fd5b 	bl	80034e4 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a2e:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8006a32:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a34:	6a23      	ldr	r3, [r4, #32]
 8006a36:	0798      	lsls	r0, r3, #30
 8006a38:	d4b7      	bmi.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x3a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a3a:	f7fc fd53 	bl	80034e4 <HAL_GetTick>
 8006a3e:	1bc0      	subs	r0, r0, r7
 8006a40:	4540      	cmp	r0, r8
 8006a42:	d9f7      	bls.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0xc4>
 8006a44:	e7dc      	b.n	8006a00 <HAL_RCCEx_PeriphCLKConfig+0x90>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006a46:	4a04      	ldr	r2, [pc, #16]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006a48:	68e9      	ldr	r1, [r5, #12]
 8006a4a:	6853      	ldr	r3, [r2, #4]
 8006a4c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8006a50:	430b      	orrs	r3, r1
 8006a52:	6053      	str	r3, [r2, #4]
 8006a54:	e7c0      	b.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8006a56:	bf00      	nop
 8006a58:	40021000 	.word	0x40021000
 8006a5c:	40007000 	.word	0x40007000
 8006a60:	42420000 	.word	0x42420000

08006a64 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a64:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a66:	6a02      	ldr	r2, [r0, #32]
{
 8006a68:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a6a:	f022 0201 	bic.w	r2, r2, #1
 8006a6e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a70:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a72:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a74:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a76:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8006a7a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a7c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8006a7e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8006a82:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a84:	4d0a      	ldr	r5, [pc, #40]	@ (8006ab0 <TIM_OC1_SetConfig+0x4c>)
 8006a86:	42a8      	cmp	r0, r5
 8006a88:	d10b      	bne.n	8006aa2 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a8a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a8c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8006a90:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a92:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a96:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8006a9a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a9c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8006aa0:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aa2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006aa4:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006aa6:	684a      	ldr	r2, [r1, #4]
 8006aa8:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aaa:	6203      	str	r3, [r0, #32]
}
 8006aac:	bd70      	pop	{r4, r5, r6, pc}
 8006aae:	bf00      	nop
 8006ab0:	40012c00 	.word	0x40012c00

08006ab4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ab4:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ab6:	6a02      	ldr	r2, [r0, #32]
{
 8006ab8:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006aba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006abe:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ac0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ac2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ac4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ac6:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8006aca:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006acc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8006ace:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ad2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006ad6:	4d0b      	ldr	r5, [pc, #44]	@ (8006b04 <TIM_OC3_SetConfig+0x50>)
 8006ad8:	42a8      	cmp	r0, r5
 8006ada:	d10d      	bne.n	8006af8 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006adc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8006ade:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ae2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ae6:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006aea:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8006aee:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8006af0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006af4:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006af8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006afa:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006afc:	684a      	ldr	r2, [r1, #4]
 8006afe:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b00:	6203      	str	r3, [r0, #32]
}
 8006b02:	bd70      	pop	{r4, r5, r6, pc}
 8006b04:	40012c00 	.word	0x40012c00

08006b08 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b08:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b0a:	6a02      	ldr	r2, [r0, #32]
{
 8006b0c:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b0e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006b12:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b14:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b16:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b18:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b1a:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b1e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b22:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8006b24:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b28:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b2c:	4d06      	ldr	r5, [pc, #24]	@ (8006b48 <TIM_OC4_SetConfig+0x40>)
 8006b2e:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b30:	bf02      	ittt	eq
 8006b32:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b34:	f424 4480 	biceq.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b38:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b3c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b3e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b40:	684a      	ldr	r2, [r1, #4]
 8006b42:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b44:	6203      	str	r3, [r0, #32]
}
 8006b46:	bd30      	pop	{r4, r5, pc}
 8006b48:	40012c00 	.word	0x40012c00

08006b4c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006b4c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	d120      	bne.n	8006b96 <HAL_TIM_Base_Start_IT+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8006b54:	2302      	movs	r3, #2
 8006b56:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006b5a:	6803      	ldr	r3, [r0, #0]
 8006b5c:	68da      	ldr	r2, [r3, #12]
 8006b5e:	f042 0201 	orr.w	r2, r2, #1
 8006b62:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b64:	4a0d      	ldr	r2, [pc, #52]	@ (8006b9c <HAL_TIM_Base_Start_IT+0x50>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d00a      	beq.n	8006b80 <HAL_TIM_Base_Start_IT+0x34>
 8006b6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b6e:	d007      	beq.n	8006b80 <HAL_TIM_Base_Start_IT+0x34>
 8006b70:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d003      	beq.n	8006b80 <HAL_TIM_Base_Start_IT+0x34>
 8006b78:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d104      	bne.n	8006b8a <HAL_TIM_Base_Start_IT+0x3e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b80:	689a      	ldr	r2, [r3, #8]
 8006b82:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b86:	2a06      	cmp	r2, #6
 8006b88:	d003      	beq.n	8006b92 <HAL_TIM_Base_Start_IT+0x46>
      __HAL_TIM_ENABLE(htim);
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	f042 0201 	orr.w	r2, r2, #1
 8006b90:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006b92:	2000      	movs	r0, #0
 8006b94:	4770      	bx	lr
    return HAL_ERROR;
 8006b96:	2001      	movs	r0, #1
}
 8006b98:	4770      	bx	lr
 8006b9a:	bf00      	nop
 8006b9c:	40012c00 	.word	0x40012c00

08006ba0 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8006ba0:	4770      	bx	lr

08006ba2 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8006ba2:	4770      	bx	lr

08006ba4 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8006ba4:	4770      	bx	lr

08006ba6 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8006ba6:	4770      	bx	lr

08006ba8 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8006ba8:	4770      	bx	lr

08006baa <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 8006baa:	6803      	ldr	r3, [r0, #0]
{
 8006bac:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8006bae:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006bb0:	691e      	ldr	r6, [r3, #16]
{
 8006bb2:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006bb4:	07b1      	lsls	r1, r6, #30
 8006bb6:	d50d      	bpl.n	8006bd4 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006bb8:	07aa      	lsls	r2, r5, #30
 8006bba:	d50b      	bpl.n	8006bd4 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006bbc:	f06f 0202 	mvn.w	r2, #2
 8006bc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006bc6:	699b      	ldr	r3, [r3, #24]
 8006bc8:	079b      	lsls	r3, r3, #30
 8006bca:	d069      	beq.n	8006ca0 <HAL_TIM_IRQHandler+0xf6>
          HAL_TIM_IC_CaptureCallback(htim);
 8006bcc:	f7ff ffea 	bl	8006ba4 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006bd4:	0771      	lsls	r1, r6, #29
 8006bd6:	d510      	bpl.n	8006bfa <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006bd8:	076a      	lsls	r2, r5, #29
 8006bda:	d50e      	bpl.n	8006bfa <HAL_TIM_IRQHandler+0x50>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006bdc:	f06f 0204 	mvn.w	r2, #4
 8006be0:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 8006be2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006be4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006be6:	2202      	movs	r2, #2
 8006be8:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006bea:	699b      	ldr	r3, [r3, #24]
 8006bec:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8006bf0:	d05c      	beq.n	8006cac <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8006bf2:	f7ff ffd7 	bl	8006ba4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006bfa:	0733      	lsls	r3, r6, #28
 8006bfc:	d50f      	bpl.n	8006c1e <HAL_TIM_IRQHandler+0x74>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006bfe:	0728      	lsls	r0, r5, #28
 8006c00:	d50d      	bpl.n	8006c1e <HAL_TIM_IRQHandler+0x74>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006c02:	f06f 0208 	mvn.w	r2, #8
 8006c06:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 8006c08:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006c0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006c0c:	2204      	movs	r2, #4
 8006c0e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006c10:	69db      	ldr	r3, [r3, #28]
 8006c12:	0799      	lsls	r1, r3, #30
 8006c14:	d050      	beq.n	8006cb8 <HAL_TIM_IRQHandler+0x10e>
        HAL_TIM_IC_CaptureCallback(htim);
 8006c16:	f7ff ffc5 	bl	8006ba4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006c1e:	06f2      	lsls	r2, r6, #27
 8006c20:	d510      	bpl.n	8006c44 <HAL_TIM_IRQHandler+0x9a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006c22:	06eb      	lsls	r3, r5, #27
 8006c24:	d50e      	bpl.n	8006c44 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006c26:	f06f 0210 	mvn.w	r2, #16
 8006c2a:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 8006c2c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006c2e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006c30:	2208      	movs	r2, #8
 8006c32:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006c34:	69db      	ldr	r3, [r3, #28]
 8006c36:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8006c3a:	d043      	beq.n	8006cc4 <HAL_TIM_IRQHandler+0x11a>
        HAL_TIM_IC_CaptureCallback(htim);
 8006c3c:	f7ff ffb2 	bl	8006ba4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c40:	2300      	movs	r3, #0
 8006c42:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006c44:	07f0      	lsls	r0, r6, #31
 8006c46:	d508      	bpl.n	8006c5a <HAL_TIM_IRQHandler+0xb0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006c48:	07e9      	lsls	r1, r5, #31
 8006c4a:	d506      	bpl.n	8006c5a <HAL_TIM_IRQHandler+0xb0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006c4c:	f06f 0201 	mvn.w	r2, #1
 8006c50:	6823      	ldr	r3, [r4, #0]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c52:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006c54:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c56:	f7fa fe27 	bl	80018a8 <HAL_TIM_PeriodElapsedCallback>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006c5a:	0632      	lsls	r2, r6, #24
 8006c5c:	d508      	bpl.n	8006c70 <HAL_TIM_IRQHandler+0xc6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c5e:	062b      	lsls	r3, r5, #24
 8006c60:	d506      	bpl.n	8006c70 <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006c62:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006c66:	6823      	ldr	r3, [r4, #0]
      HAL_TIMEx_BreakCallback(htim);
 8006c68:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006c6a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006c6c:	f000 faf7 	bl	800725e <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006c70:	0670      	lsls	r0, r6, #25
 8006c72:	d508      	bpl.n	8006c86 <HAL_TIM_IRQHandler+0xdc>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006c74:	0669      	lsls	r1, r5, #25
 8006c76:	d506      	bpl.n	8006c86 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006c78:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006c7c:	6823      	ldr	r3, [r4, #0]
      HAL_TIM_TriggerCallback(htim);
 8006c7e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006c80:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006c82:	f7ff ff91 	bl	8006ba8 <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c86:	06b2      	lsls	r2, r6, #26
 8006c88:	d522      	bpl.n	8006cd0 <HAL_TIM_IRQHandler+0x126>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c8a:	06ab      	lsls	r3, r5, #26
 8006c8c:	d520      	bpl.n	8006cd0 <HAL_TIM_IRQHandler+0x126>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c8e:	f06f 0220 	mvn.w	r2, #32
 8006c92:	6823      	ldr	r3, [r4, #0]
      HAL_TIMEx_CommutCallback(htim);
 8006c94:	4620      	mov	r0, r4
}
 8006c96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c9a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8006c9c:	f000 bade 	b.w	800725c <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ca0:	f7ff ff7f 	bl	8006ba2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ca4:	4620      	mov	r0, r4
 8006ca6:	f7ff ff7e 	bl	8006ba6 <HAL_TIM_PWM_PulseFinishedCallback>
 8006caa:	e791      	b.n	8006bd0 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cac:	f7ff ff79 	bl	8006ba2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cb0:	4620      	mov	r0, r4
 8006cb2:	f7ff ff78 	bl	8006ba6 <HAL_TIM_PWM_PulseFinishedCallback>
 8006cb6:	e79e      	b.n	8006bf6 <HAL_TIM_IRQHandler+0x4c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cb8:	f7ff ff73 	bl	8006ba2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cbc:	4620      	mov	r0, r4
 8006cbe:	f7ff ff72 	bl	8006ba6 <HAL_TIM_PWM_PulseFinishedCallback>
 8006cc2:	e7aa      	b.n	8006c1a <HAL_TIM_IRQHandler+0x70>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cc4:	f7ff ff6d 	bl	8006ba2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cc8:	4620      	mov	r0, r4
 8006cca:	f7ff ff6c 	bl	8006ba6 <HAL_TIM_PWM_PulseFinishedCallback>
 8006cce:	e7b7      	b.n	8006c40 <HAL_TIM_IRQHandler+0x96>
}
 8006cd0:	bd70      	pop	{r4, r5, r6, pc}
	...

08006cd4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cd4:	4a17      	ldr	r2, [pc, #92]	@ (8006d34 <TIM_Base_SetConfig+0x60>)
  tmpcr1 = TIMx->CR1;
 8006cd6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cd8:	4290      	cmp	r0, r2
 8006cda:	d00a      	beq.n	8006cf2 <TIM_Base_SetConfig+0x1e>
 8006cdc:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006ce0:	d007      	beq.n	8006cf2 <TIM_Base_SetConfig+0x1e>
 8006ce2:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006ce6:	4290      	cmp	r0, r2
 8006ce8:	d003      	beq.n	8006cf2 <TIM_Base_SetConfig+0x1e>
 8006cea:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006cee:	4290      	cmp	r0, r2
 8006cf0:	d107      	bne.n	8006d02 <TIM_Base_SetConfig+0x2e>
    tmpcr1 |= Structure->CounterMode;
 8006cf2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006cf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006cf8:	4313      	orrs	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cfa:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cfc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d00:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d02:	694a      	ldr	r2, [r1, #20]
 8006d04:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d08:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8006d0a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d0c:	688b      	ldr	r3, [r1, #8]
 8006d0e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006d10:	680b      	ldr	r3, [r1, #0]
 8006d12:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d14:	4b07      	ldr	r3, [pc, #28]	@ (8006d34 <TIM_Base_SetConfig+0x60>)
 8006d16:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8006d18:	bf04      	itt	eq
 8006d1a:	690b      	ldreq	r3, [r1, #16]
 8006d1c:	6303      	streq	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006d22:	6903      	ldr	r3, [r0, #16]
 8006d24:	07db      	lsls	r3, r3, #31
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006d26:	bf42      	ittt	mi
 8006d28:	6903      	ldrmi	r3, [r0, #16]
 8006d2a:	f023 0301 	bicmi.w	r3, r3, #1
 8006d2e:	6103      	strmi	r3, [r0, #16]
}
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	40012c00 	.word	0x40012c00

08006d38 <HAL_TIM_Base_Init>:
{
 8006d38:	b510      	push	{r4, lr}
  if (htim == NULL)
 8006d3a:	4604      	mov	r4, r0
 8006d3c:	b330      	cbz	r0, 8006d8c <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006d3e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006d42:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006d46:	b91b      	cbnz	r3, 8006d50 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8006d48:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006d4c:	f7fc f8f8 	bl	8002f40 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8006d50:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d52:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006d54:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d58:	1d21      	adds	r1, r4, #4
 8006d5a:	f7ff ffbb 	bl	8006cd4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d5e:	2301      	movs	r3, #1
  return HAL_OK;
 8006d60:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d62:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d66:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006d6a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006d6e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8006d72:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d76:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d7e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8006d82:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8006d86:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8006d8a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006d8c:	2001      	movs	r0, #1
 8006d8e:	e7fc      	b.n	8006d8a <HAL_TIM_Base_Init+0x52>

08006d90 <HAL_TIM_PWM_Init>:
{
 8006d90:	b510      	push	{r4, lr}
  if (htim == NULL)
 8006d92:	4604      	mov	r4, r0
 8006d94:	b330      	cbz	r0, 8006de4 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006d96:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006d9a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006d9e:	b91b      	cbnz	r3, 8006da8 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8006da0:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006da4:	f7ff fefc 	bl	8006ba0 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8006da8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006daa:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006dac:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006db0:	1d21      	adds	r1, r4, #4
 8006db2:	f7ff ff8f 	bl	8006cd4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006db6:	2301      	movs	r3, #1
  return HAL_OK;
 8006db8:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006dba:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dbe:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006dc2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006dc6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8006dca:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dce:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006dd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006dd6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8006dda:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8006dde:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8006de2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006de4:	2001      	movs	r0, #1
 8006de6:	e7fc      	b.n	8006de2 <HAL_TIM_PWM_Init+0x52>

08006de8 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 8006de8:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dea:	6a02      	ldr	r2, [r0, #32]
{
 8006dec:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dee:	f022 0210 	bic.w	r2, r2, #16
 8006df2:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8006df4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8006df6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006df8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006dfa:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006dfe:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e02:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8006e04:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e08:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e0c:	4d0b      	ldr	r5, [pc, #44]	@ (8006e3c <TIM_OC2_SetConfig+0x54>)
 8006e0e:	42a8      	cmp	r0, r5
 8006e10:	d10d      	bne.n	8006e2e <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e12:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e18:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e1c:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e20:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8006e24:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e2a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8006e2e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006e30:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8006e32:	684a      	ldr	r2, [r1, #4]
 8006e34:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8006e36:	6203      	str	r3, [r0, #32]
}
 8006e38:	bd70      	pop	{r4, r5, r6, pc}
 8006e3a:	bf00      	nop
 8006e3c:	40012c00 	.word	0x40012c00

08006e40 <HAL_TIM_PWM_ConfigChannel>:
{
 8006e40:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8006e42:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8006e46:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d04f      	beq.n	8006eec <HAL_TIM_PWM_ConfigChannel+0xac>
 8006e4c:	2001      	movs	r0, #1
  switch (Channel)
 8006e4e:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8006e50:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
  switch (Channel)
 8006e54:	d03a      	beq.n	8006ecc <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006e56:	d806      	bhi.n	8006e66 <HAL_TIM_PWM_ConfigChannel+0x26>
 8006e58:	b1ba      	cbz	r2, 8006e8a <HAL_TIM_PWM_ConfigChannel+0x4a>
 8006e5a:	2a04      	cmp	r2, #4
 8006e5c:	d026      	beq.n	8006eac <HAL_TIM_PWM_ConfigChannel+0x6c>
  __HAL_UNLOCK(htim);
 8006e5e:	2300      	movs	r3, #0
 8006e60:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8006e64:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8006e66:	2a0c      	cmp	r2, #12
 8006e68:	d1f9      	bne.n	8006e5e <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e6a:	6820      	ldr	r0, [r4, #0]
 8006e6c:	f7ff fe4c 	bl	8006b08 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e70:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006e72:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e74:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006e78:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e7a:	69c3      	ldr	r3, [r0, #28]
 8006e7c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006e80:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006e82:	69c3      	ldr	r3, [r0, #28]
 8006e84:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006e88:	e02e      	b.n	8006ee8 <HAL_TIM_PWM_ConfigChannel+0xa8>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e8a:	6820      	ldr	r0, [r4, #0]
 8006e8c:	f7ff fdea 	bl	8006a64 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e90:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e92:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e94:	f043 0308 	orr.w	r3, r3, #8
 8006e98:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e9a:	6983      	ldr	r3, [r0, #24]
 8006e9c:	f023 0304 	bic.w	r3, r3, #4
 8006ea0:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ea2:	6983      	ldr	r3, [r0, #24]
 8006ea4:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006ea6:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8006ea8:	2000      	movs	r0, #0
 8006eaa:	e7d8      	b.n	8006e5e <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006eac:	6820      	ldr	r0, [r4, #0]
 8006eae:	f7ff ff9b 	bl	8006de8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006eb2:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006eb4:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006eb6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006eba:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ebc:	6983      	ldr	r3, [r0, #24]
 8006ebe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006ec2:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006ec4:	6983      	ldr	r3, [r0, #24]
 8006ec6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006eca:	e7ec      	b.n	8006ea6 <HAL_TIM_PWM_ConfigChannel+0x66>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006ecc:	6820      	ldr	r0, [r4, #0]
 8006ece:	f7ff fdf1 	bl	8006ab4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006ed2:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ed4:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006ed6:	f043 0308 	orr.w	r3, r3, #8
 8006eda:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006edc:	69c3      	ldr	r3, [r0, #28]
 8006ede:	f023 0304 	bic.w	r3, r3, #4
 8006ee2:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ee4:	69c3      	ldr	r3, [r0, #28]
 8006ee6:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006ee8:	61c3      	str	r3, [r0, #28]
      break;
 8006eea:	e7dd      	b.n	8006ea8 <HAL_TIM_PWM_ConfigChannel+0x68>
  __HAL_LOCK(htim);
 8006eec:	2002      	movs	r0, #2
 8006eee:	e7b9      	b.n	8006e64 <HAL_TIM_PWM_ConfigChannel+0x24>

08006ef0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ef0:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ef2:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ef4:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ef6:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006efa:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8006efe:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f00:	6082      	str	r2, [r0, #8]
}
 8006f02:	bd10      	pop	{r4, pc}

08006f04 <HAL_TIM_ConfigClockSource>:
{
 8006f04:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8006f06:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8006f0a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	f04f 0002 	mov.w	r0, #2
 8006f12:	f000 808e 	beq.w	8007032 <HAL_TIM_ConfigClockSource+0x12e>
 8006f16:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8006f18:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8006f1c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8006f1e:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8006f22:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f24:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006f28:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8006f2c:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8006f2e:	680b      	ldr	r3, [r1, #0]
 8006f30:	2b60      	cmp	r3, #96	@ 0x60
 8006f32:	d04f      	beq.n	8006fd4 <HAL_TIM_ConfigClockSource+0xd0>
 8006f34:	d832      	bhi.n	8006f9c <HAL_TIM_ConfigClockSource+0x98>
 8006f36:	2b40      	cmp	r3, #64	@ 0x40
 8006f38:	d064      	beq.n	8007004 <HAL_TIM_ConfigClockSource+0x100>
 8006f3a:	d816      	bhi.n	8006f6a <HAL_TIM_ConfigClockSource+0x66>
 8006f3c:	2b20      	cmp	r3, #32
 8006f3e:	d00d      	beq.n	8006f5c <HAL_TIM_ConfigClockSource+0x58>
 8006f40:	d80a      	bhi.n	8006f58 <HAL_TIM_ConfigClockSource+0x54>
 8006f42:	f033 0110 	bics.w	r1, r3, #16
 8006f46:	d009      	beq.n	8006f5c <HAL_TIM_ConfigClockSource+0x58>
  htim->State = HAL_TIM_STATE_READY;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006f4e:	2300      	movs	r3, #0
 8006f50:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8006f54:	4610      	mov	r0, r2
 8006f56:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8006f58:	2b30      	cmp	r3, #48	@ 0x30
 8006f5a:	d1f5      	bne.n	8006f48 <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 8006f5c:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f5e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f62:	4313      	orrs	r3, r2
 8006f64:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8006f68:	e028      	b.n	8006fbc <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 8006f6a:	2b50      	cmp	r3, #80	@ 0x50
 8006f6c:	d1ec      	bne.n	8006f48 <HAL_TIM_ConfigClockSource+0x44>
                               sClockSourceConfig->ClockPolarity,
 8006f6e:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006f70:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8006f72:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f74:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f76:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f7a:	f023 0301 	bic.w	r3, r3, #1
 8006f7e:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f80:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8006f82:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f84:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f88:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8006f8c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006f8e:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8006f90:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f96:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8006f9a:	e00f      	b.n	8006fbc <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 8006f9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fa0:	d00d      	beq.n	8006fbe <HAL_TIM_ConfigClockSource+0xba>
 8006fa2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006fa6:	d00c      	beq.n	8006fc2 <HAL_TIM_ConfigClockSource+0xbe>
 8006fa8:	2b70      	cmp	r3, #112	@ 0x70
 8006faa:	d1cd      	bne.n	8006f48 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8006fac:	68cb      	ldr	r3, [r1, #12]
 8006fae:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8006fb2:	f7ff ff9d 	bl	8006ef0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006fb6:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006fb8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8006fbc:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	e7c2      	b.n	8006f48 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8006fc2:	68cb      	ldr	r3, [r1, #12]
 8006fc4:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8006fc8:	f7ff ff92 	bl	8006ef0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006fcc:	6883      	ldr	r3, [r0, #8]
 8006fce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006fd2:	e7f3      	b.n	8006fbc <HAL_TIM_ConfigClockSource+0xb8>
  tmpccer = TIMx->CCER;
 8006fd4:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fd6:	6a02      	ldr	r2, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 8006fd8:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fda:	f022 0210 	bic.w	r2, r2, #16
                               sClockSourceConfig->ClockFilter);
 8006fde:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fe0:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fe2:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006fe4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006fe8:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8006fec:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ff0:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8006ff4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8006ff6:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8006ff8:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ffa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ffe:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8007002:	e7db      	b.n	8006fbc <HAL_TIM_ConfigClockSource+0xb8>
                               sClockSourceConfig->ClockPolarity,
 8007004:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8007006:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8007008:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800700a:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800700c:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007010:	f023 0301 	bic.w	r3, r3, #1
 8007014:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007016:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8007018:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800701a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800701e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8007022:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8007024:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8007026:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007028:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800702c:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8007030:	e7c4      	b.n	8006fbc <HAL_TIM_ConfigClockSource+0xb8>
  __HAL_LOCK(htim);
 8007032:	4602      	mov	r2, r0
 8007034:	e78e      	b.n	8006f54 <HAL_TIM_ConfigClockSource+0x50>

08007036 <TIM_SlaveTimer_SetConfig.constprop.0>:
  tmpsmcr = htim->Instance->SMCR;
 8007036:	6800      	ldr	r0, [r0, #0]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007038:	684b      	ldr	r3, [r1, #4]
  tmpsmcr = htim->Instance->SMCR;
 800703a:	6882      	ldr	r2, [r0, #8]
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
 800703c:	b510      	push	{r4, lr}
  tmpsmcr &= ~TIM_SMCR_TS;
 800703e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007042:	680c      	ldr	r4, [r1, #0]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007044:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007046:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800704a:	4322      	orrs	r2, r4
  switch (sSlaveConfig->InputTrigger)
 800704c:	2b50      	cmp	r3, #80	@ 0x50
  htim->Instance->SMCR = tmpsmcr;
 800704e:	6082      	str	r2, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 8007050:	d02c      	beq.n	80070ac <TIM_SlaveTimer_SetConfig.constprop.0+0x76>
 8007052:	d810      	bhi.n	8007076 <TIM_SlaveTimer_SetConfig.constprop.0+0x40>
 8007054:	2b40      	cmp	r3, #64	@ 0x40
 8007056:	d019      	beq.n	800708c <TIM_SlaveTimer_SetConfig.constprop.0+0x56>
 8007058:	d84b      	bhi.n	80070f2 <TIM_SlaveTimer_SetConfig.constprop.0+0xbc>
 800705a:	2b20      	cmp	r3, #32
 800705c:	d014      	beq.n	8007088 <TIM_SlaveTimer_SetConfig.constprop.0+0x52>
 800705e:	d805      	bhi.n	800706c <TIM_SlaveTimer_SetConfig.constprop.0+0x36>
 8007060:	f033 0310 	bics.w	r3, r3, #16
 8007064:	bf14      	ite	ne
 8007066:	2001      	movne	r0, #1
 8007068:	2000      	moveq	r0, #0
}
 800706a:	bd10      	pop	{r4, pc}
  switch (sSlaveConfig->InputTrigger)
 800706c:	f1b3 0030 	subs.w	r0, r3, #48	@ 0x30
 8007070:	bf18      	it	ne
 8007072:	2001      	movne	r0, #1
 8007074:	e7f9      	b.n	800706a <TIM_SlaveTimer_SetConfig.constprop.0+0x34>
 8007076:	2b60      	cmp	r3, #96	@ 0x60
 8007078:	d028      	beq.n	80070cc <TIM_SlaveTimer_SetConfig.constprop.0+0x96>
 800707a:	2b70      	cmp	r3, #112	@ 0x70
 800707c:	d139      	bne.n	80070f2 <TIM_SlaveTimer_SetConfig.constprop.0+0xbc>
      TIM_ETR_SetConfig(htim->Instance,
 800707e:	690b      	ldr	r3, [r1, #16]
 8007080:	e9d1 2102 	ldrd	r2, r1, [r1, #8]
 8007084:	f7ff ff34 	bl	8006ef0 <TIM_ETR_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8007088:	2000      	movs	r0, #0
 800708a:	e7ee      	b.n	800706a <TIM_SlaveTimer_SetConfig.constprop.0+0x34>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800708c:	2c05      	cmp	r4, #5
 800708e:	d030      	beq.n	80070f2 <TIM_SlaveTimer_SetConfig.constprop.0+0xbc>
      tmpccer = htim->Instance->CCER;
 8007090:	6a02      	ldr	r2, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007092:	6a03      	ldr	r3, [r0, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007094:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007096:	f023 0301 	bic.w	r3, r3, #1
 800709a:	6203      	str	r3, [r0, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800709c:	6983      	ldr	r3, [r0, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800709e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80070a2:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80070a6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80070a8:	6202      	str	r2, [r0, #32]
}
 80070aa:	e7ed      	b.n	8007088 <TIM_SlaveTimer_SetConfig.constprop.0+0x52>
                               sSlaveConfig->TriggerPolarity,
 80070ac:	688a      	ldr	r2, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 80070ae:	690c      	ldr	r4, [r1, #16]
  tmpccer = TIMx->CCER;
 80070b0:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070b2:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070b4:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070b8:	f023 0301 	bic.w	r3, r3, #1
 80070bc:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070be:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 80070c0:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070c6:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  tmpccer |= TIM_ICPolarity;
 80070ca:	e7ec      	b.n	80070a6 <TIM_SlaveTimer_SetConfig.constprop.0+0x70>
  tmpccer = TIMx->CCER;
 80070cc:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070ce:	6a02      	ldr	r2, [r0, #32]
                               sSlaveConfig->TriggerPolarity,
 80070d0:	688c      	ldr	r4, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070d2:	f022 0210 	bic.w	r2, r2, #16
                               sSlaveConfig->TriggerFilter);
 80070d6:	6909      	ldr	r1, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070d8:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070da:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80070dc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80070e0:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80070e4:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 80070e8:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 80070ec:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80070ee:	6203      	str	r3, [r0, #32]
}
 80070f0:	e7ca      	b.n	8007088 <TIM_SlaveTimer_SetConfig.constprop.0+0x52>
        return HAL_ERROR;
 80070f2:	2001      	movs	r0, #1
 80070f4:	e7b9      	b.n	800706a <TIM_SlaveTimer_SetConfig.constprop.0+0x34>

080070f6 <HAL_TIM_SlaveConfigSynchro>:
{
 80070f6:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80070f8:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 80070fc:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80070fe:	2b01      	cmp	r3, #1
 8007100:	f04f 0302 	mov.w	r3, #2
 8007104:	d01c      	beq.n	8007140 <HAL_TIM_SlaveConfigSynchro+0x4a>
 8007106:	2501      	movs	r5, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8007108:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_LOCK(htim);
 800710c:	f880 503c 	strb.w	r5, [r0, #60]	@ 0x3c
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007110:	f7ff ff91 	bl	8007036 <TIM_SlaveTimer_SetConfig.constprop.0>
 8007114:	b130      	cbz	r0, 8007124 <HAL_TIM_SlaveConfigSynchro+0x2e>
    __HAL_UNLOCK(htim);
 8007116:	2300      	movs	r3, #0
    return HAL_ERROR;
 8007118:	4628      	mov	r0, r5
    htim->State = HAL_TIM_STATE_READY;
 800711a:	f884 503d 	strb.w	r5, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800711e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8007122:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007124:	6823      	ldr	r3, [r4, #0]
 8007126:	68da      	ldr	r2, [r3, #12]
 8007128:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800712c:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800712e:	68da      	ldr	r2, [r3, #12]
 8007130:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007134:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 8007136:	f884 503d 	strb.w	r5, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800713a:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
  return HAL_OK;
 800713e:	e7f0      	b.n	8007122 <HAL_TIM_SlaveConfigSynchro+0x2c>
  __HAL_LOCK(htim);
 8007140:	4618      	mov	r0, r3
 8007142:	e7ee      	b.n	8007122 <HAL_TIM_SlaveConfigSynchro+0x2c>

08007144 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007144:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007146:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007148:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800714a:	f001 011f 	and.w	r1, r1, #31
 800714e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8007150:	ea23 0304 	bic.w	r3, r3, r4
 8007154:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007156:	6a03      	ldr	r3, [r0, #32]
 8007158:	408a      	lsls	r2, r1
 800715a:	431a      	orrs	r2, r3
 800715c:	6202      	str	r2, [r0, #32]
}
 800715e:	bd10      	pop	{r4, pc}

08007160 <HAL_TIM_OC_Start>:
{
 8007160:	b508      	push	{r3, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007162:	b929      	cbnz	r1, 8007170 <HAL_TIM_OC_Start+0x10>
 8007164:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8007168:	2b01      	cmp	r3, #1
 800716a:	d01d      	beq.n	80071a8 <HAL_TIM_OC_Start+0x48>
    return HAL_ERROR;
 800716c:	2001      	movs	r0, #1
 800716e:	e02e      	b.n	80071ce <HAL_TIM_OC_Start+0x6e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007170:	2904      	cmp	r1, #4
 8007172:	d107      	bne.n	8007184 <HAL_TIM_OC_Start+0x24>
 8007174:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8007178:	2b01      	cmp	r3, #1
 800717a:	d1f7      	bne.n	800716c <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800717c:	2302      	movs	r3, #2
 800717e:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 8007182:	e014      	b.n	80071ae <HAL_TIM_OC_Start+0x4e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007184:	2908      	cmp	r1, #8
 8007186:	d107      	bne.n	8007198 <HAL_TIM_OC_Start+0x38>
 8007188:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800718c:	2b01      	cmp	r3, #1
 800718e:	d1ed      	bne.n	800716c <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007190:	2302      	movs	r3, #2
 8007192:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8007196:	e00a      	b.n	80071ae <HAL_TIM_OC_Start+0x4e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007198:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800719c:	2b01      	cmp	r3, #1
 800719e:	d1e5      	bne.n	800716c <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80071a0:	2302      	movs	r3, #2
 80071a2:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 80071a6:	e002      	b.n	80071ae <HAL_TIM_OC_Start+0x4e>
 80071a8:	2302      	movs	r3, #2
 80071aa:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80071ae:	6800      	ldr	r0, [r0, #0]
 80071b0:	2201      	movs	r2, #1
 80071b2:	f7ff ffc7 	bl	8007144 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80071b6:	4b0f      	ldr	r3, [pc, #60]	@ (80071f4 <HAL_TIM_OC_Start+0x94>)
 80071b8:	4298      	cmp	r0, r3
 80071ba:	d009      	beq.n	80071d0 <HAL_TIM_OC_Start+0x70>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071bc:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80071c0:	d10b      	bne.n	80071da <HAL_TIM_OC_Start+0x7a>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071c2:	6883      	ldr	r3, [r0, #8]
 80071c4:	f003 0307 	and.w	r3, r3, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071c8:	2b06      	cmp	r3, #6
 80071ca:	d10d      	bne.n	80071e8 <HAL_TIM_OC_Start+0x88>
  return HAL_OK;
 80071cc:	2000      	movs	r0, #0
}
 80071ce:	bd08      	pop	{r3, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 80071d0:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80071d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071d6:	6443      	str	r3, [r0, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071d8:	e7f3      	b.n	80071c2 <HAL_TIM_OC_Start+0x62>
 80071da:	4b07      	ldr	r3, [pc, #28]	@ (80071f8 <HAL_TIM_OC_Start+0x98>)
 80071dc:	4298      	cmp	r0, r3
 80071de:	d0f0      	beq.n	80071c2 <HAL_TIM_OC_Start+0x62>
 80071e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80071e4:	4298      	cmp	r0, r3
 80071e6:	d0ec      	beq.n	80071c2 <HAL_TIM_OC_Start+0x62>
      __HAL_TIM_ENABLE(htim);
 80071e8:	6803      	ldr	r3, [r0, #0]
 80071ea:	f043 0301 	orr.w	r3, r3, #1
 80071ee:	6003      	str	r3, [r0, #0]
 80071f0:	e7ec      	b.n	80071cc <HAL_TIM_OC_Start+0x6c>
 80071f2:	bf00      	nop
 80071f4:	40012c00 	.word	0x40012c00
 80071f8:	40000400 	.word	0x40000400

080071fc <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 80071fc:	f7ff bfb0 	b.w	8007160 <HAL_TIM_OC_Start>

08007200 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007200:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007202:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8007206:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8007208:	2b01      	cmp	r3, #1
 800720a:	f04f 0002 	mov.w	r0, #2
 800720e:	d022      	beq.n	8007256 <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007210:	6813      	ldr	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8007212:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8007216:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007218:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800721a:	f024 0470 	bic.w	r4, r4, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800721e:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 8007220:	6898      	ldr	r0, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007222:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007224:	4c0c      	ldr	r4, [pc, #48]	@ (8007258 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8007226:	42a3      	cmp	r3, r4
 8007228:	d00a      	beq.n	8007240 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800722a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800722e:	d007      	beq.n	8007240 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8007230:	f5a4 3494 	sub.w	r4, r4, #75776	@ 0x12800
 8007234:	42a3      	cmp	r3, r4
 8007236:	d003      	beq.n	8007240 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8007238:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800723c:	42a3      	cmp	r3, r4
 800723e:	d104      	bne.n	800724a <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007240:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007242:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007246:	4301      	orrs	r1, r0

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007248:	6099      	str	r1, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800724a:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 800724c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800724e:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8007252:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 8007256:	bd30      	pop	{r4, r5, pc}
 8007258:	40012c00 	.word	0x40012c00

0800725c <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 800725c:	4770      	bx	lr

0800725e <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 800725e:	4770      	bx	lr

08007260 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007260:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007262:	f102 030c 	add.w	r3, r2, #12
 8007266:	e853 3f00 	ldrex	r3, [r3]
 800726a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800726e:	320c      	adds	r2, #12
 8007270:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8007274:	6802      	ldr	r2, [r0, #0]
 8007276:	2900      	cmp	r1, #0
 8007278:	d1f2      	bne.n	8007260 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800727a:	f102 0314 	add.w	r3, r2, #20
 800727e:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007282:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007286:	f102 0c14 	add.w	ip, r2, #20
 800728a:	e84c 3100 	strex	r1, r3, [ip]
 800728e:	2900      	cmp	r1, #0
 8007290:	d1f3      	bne.n	800727a <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007292:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8007294:	2b01      	cmp	r3, #1
 8007296:	d10b      	bne.n	80072b0 <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007298:	f102 030c 	add.w	r3, r2, #12
 800729c:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072a0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a4:	f102 0c0c 	add.w	ip, r2, #12
 80072a8:	e84c 3100 	strex	r1, r3, [ip]
 80072ac:	2900      	cmp	r1, #0
 80072ae:	d1f3      	bne.n	8007298 <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072b0:	2320      	movs	r3, #32
 80072b2:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072b6:	2300      	movs	r3, #0
 80072b8:	6303      	str	r3, [r0, #48]	@ 0x30
}
 80072ba:	4770      	bx	lr

080072bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072bc:	b510      	push	{r4, lr}
 80072be:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072c0:	6803      	ldr	r3, [r0, #0]
 80072c2:	68c1      	ldr	r1, [r0, #12]
 80072c4:	691a      	ldr	r2, [r3, #16]
 80072c6:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80072ca:	430a      	orrs	r2, r1
 80072cc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80072ce:	6882      	ldr	r2, [r0, #8]
 80072d0:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 80072d2:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80072d4:	4302      	orrs	r2, r0
 80072d6:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80072d8:	f421 51b0 	bic.w	r1, r1, #5632	@ 0x1600
 80072dc:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80072e0:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80072e2:	430a      	orrs	r2, r1
 80072e4:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80072e6:	695a      	ldr	r2, [r3, #20]
 80072e8:	69a1      	ldr	r1, [r4, #24]
 80072ea:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80072ee:	430a      	orrs	r2, r1
 80072f0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80072f2:	4a0e      	ldr	r2, [pc, #56]	@ (800732c <UART_SetConfig+0x70>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d115      	bne.n	8007324 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80072f8:	f7ff fb2a 	bl	8006950 <HAL_RCC_GetPCLK2Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80072fc:	2319      	movs	r3, #25
 80072fe:	4343      	muls	r3, r0
 8007300:	6862      	ldr	r2, [r4, #4]
 8007302:	6820      	ldr	r0, [r4, #0]
 8007304:	0092      	lsls	r2, r2, #2
 8007306:	fbb3 f3f2 	udiv	r3, r3, r2
 800730a:	2264      	movs	r2, #100	@ 0x64
 800730c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007310:	fb02 3311 	mls	r3, r2, r1, r3
 8007314:	011b      	lsls	r3, r3, #4
 8007316:	3332      	adds	r3, #50	@ 0x32
 8007318:	fbb3 f3f2 	udiv	r3, r3, r2
 800731c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8007320:	6083      	str	r3, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 8007322:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8007324:	f7ff fb04 	bl	8006930 <HAL_RCC_GetPCLK1Freq>
 8007328:	e7e8      	b.n	80072fc <UART_SetConfig+0x40>
 800732a:	bf00      	nop
 800732c:	40013800 	.word	0x40013800

08007330 <HAL_UART_Init>:
{
 8007330:	b510      	push	{r4, lr}
  if (huart == NULL)
 8007332:	4604      	mov	r4, r0
 8007334:	b348      	cbz	r0, 800738a <HAL_UART_Init+0x5a>
  if (huart->gState == HAL_UART_STATE_RESET)
 8007336:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800733a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800733e:	b91b      	cbnz	r3, 8007348 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8007340:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8007344:	f7fb fea8 	bl	8003098 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8007348:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 800734a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800734c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8007350:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8007352:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8007354:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007358:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800735a:	f7ff ffaf 	bl	80072bc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800735e:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007360:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007362:	691a      	ldr	r2, [r3, #16]
 8007364:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007368:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800736a:	695a      	ldr	r2, [r3, #20]
 800736c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007370:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8007372:	68da      	ldr	r2, [r3, #12]
 8007374:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007378:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800737a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800737c:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800737e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007382:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007386:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8007388:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800738a:	2001      	movs	r0, #1
 800738c:	e7fc      	b.n	8007388 <HAL_UART_Init+0x58>

0800738e <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 800738e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8007392:	2b20      	cmp	r3, #32
 8007394:	d110      	bne.n	80073b8 <HAL_UART_Transmit_IT+0x2a>
    if ((pData == NULL) || (Size == 0U))
 8007396:	b189      	cbz	r1, 80073bc <HAL_UART_Transmit_IT+0x2e>
 8007398:	b182      	cbz	r2, 80073bc <HAL_UART_Transmit_IT+0x2e>
    huart->TxXferCount = Size;
 800739a:	84c2      	strh	r2, [r0, #38]	@ 0x26
    huart->TxXferSize = Size;
 800739c:	8482      	strh	r2, [r0, #36]	@ 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800739e:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073a0:	2221      	movs	r2, #33	@ 0x21
    huart->pTxBuffPtr = pData;
 80073a2:	6201      	str	r1, [r0, #32]
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80073a4:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073a6:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073a8:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80073ac:	68ca      	ldr	r2, [r1, #12]
    return HAL_OK;
 80073ae:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80073b0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80073b4:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 80073b6:	4770      	bx	lr
    return HAL_BUSY;
 80073b8:	2002      	movs	r0, #2
 80073ba:	4770      	bx	lr
      return HAL_ERROR;
 80073bc:	2001      	movs	r0, #1
}
 80073be:	4770      	bx	lr

080073c0 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 80073c0:	4770      	bx	lr

080073c2 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 80073c2:	4770      	bx	lr

080073c4 <UART_DMAAbortOnError>:
{
 80073c4:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 80073c6:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073c8:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 80073ca:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80073cc:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 80073ce:	f7ff fff8 	bl	80073c2 <HAL_UART_ErrorCallback>
}
 80073d2:	bd08      	pop	{r3, pc}

080073d4 <HAL_UARTEx_RxEventCallback>:
}
 80073d4:	4770      	bx	lr

080073d6 <UART_Receive_IT.isra.0>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073d6:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80073da:	b507      	push	{r0, r1, r2, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073dc:	2b22      	cmp	r3, #34	@ 0x22
 80073de:	d142      	bne.n	8007466 <UART_Receive_IT.isra.0+0x90>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073e0:	6881      	ldr	r1, [r0, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80073e2:	6802      	ldr	r2, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073e4:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80073e8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073ea:	d13f      	bne.n	800746c <UART_Receive_IT.isra.0+0x96>
 80073ec:	6901      	ldr	r1, [r0, #16]
 80073ee:	2900      	cmp	r1, #0
 80073f0:	d13f      	bne.n	8007472 <UART_Receive_IT.isra.0+0x9c>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80073f2:	6852      	ldr	r2, [r2, #4]
 80073f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073f8:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 80073fc:	6283      	str	r3, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 80073fe:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
 8007400:	3b01      	subs	r3, #1
 8007402:	b29b      	uxth	r3, r3
 8007404:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 8007406:	2b00      	cmp	r3, #0
 8007408:	d12d      	bne.n	8007466 <UART_Receive_IT.isra.0+0x90>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800740a:	6802      	ldr	r2, [r0, #0]
 800740c:	68d1      	ldr	r1, [r2, #12]
 800740e:	f021 0120 	bic.w	r1, r1, #32
 8007412:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007414:	68d1      	ldr	r1, [r2, #12]
 8007416:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 800741a:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800741c:	6951      	ldr	r1, [r2, #20]
 800741e:	f021 0101 	bic.w	r1, r1, #1
 8007422:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8007424:	2220      	movs	r2, #32
 8007426:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800742a:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800742c:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800742e:	2a01      	cmp	r2, #1
 8007430:	6802      	ldr	r2, [r0, #0]
 8007432:	d128      	bne.n	8007486 <UART_Receive_IT.isra.0+0xb0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007434:	6303      	str	r3, [r0, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007436:	f102 030c 	add.w	r3, r2, #12
 800743a:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800743e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007442:	f102 0c0c 	add.w	ip, r2, #12
 8007446:	e84c 3100 	strex	r1, r3, [ip]
 800744a:	2900      	cmp	r1, #0
 800744c:	d1f3      	bne.n	8007436 <UART_Receive_IT.isra.0+0x60>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800744e:	6813      	ldr	r3, [r2, #0]
 8007450:	06db      	lsls	r3, r3, #27
 8007452:	d505      	bpl.n	8007460 <UART_Receive_IT.isra.0+0x8a>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007454:	9101      	str	r1, [sp, #4]
 8007456:	6813      	ldr	r3, [r2, #0]
 8007458:	9301      	str	r3, [sp, #4]
 800745a:	6853      	ldr	r3, [r2, #4]
 800745c:	9301      	str	r3, [sp, #4]
 800745e:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007460:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8007462:	f7ff ffb7 	bl	80073d4 <HAL_UARTEx_RxEventCallback>
}
 8007466:	b003      	add	sp, #12
 8007468:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800746c:	b939      	cbnz	r1, 800747e <UART_Receive_IT.isra.0+0xa8>
 800746e:	6901      	ldr	r1, [r0, #16]
 8007470:	b929      	cbnz	r1, 800747e <UART_Receive_IT.isra.0+0xa8>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007472:	6852      	ldr	r2, [r2, #4]
 8007474:	b2d2      	uxtb	r2, r2
 8007476:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 8007478:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800747a:	3301      	adds	r3, #1
 800747c:	e7be      	b.n	80073fc <UART_Receive_IT.isra.0+0x26>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800747e:	6852      	ldr	r2, [r2, #4]
 8007480:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007484:	e7f7      	b.n	8007476 <UART_Receive_IT.isra.0+0xa0>
        HAL_UART_RxCpltCallback(huart);
 8007486:	f7fb f8d7 	bl	8002638 <HAL_UART_RxCpltCallback>
 800748a:	e7ec      	b.n	8007466 <UART_Receive_IT.isra.0+0x90>

0800748c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800748c:	6803      	ldr	r3, [r0, #0]
{
 800748e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007490:	681a      	ldr	r2, [r3, #0]
{
 8007492:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8007494:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007496:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007498:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 800749a:	d108      	bne.n	80074ae <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800749c:	0696      	lsls	r6, r2, #26
 800749e:	d568      	bpl.n	8007572 <HAL_UART_IRQHandler+0xe6>
 80074a0:	068d      	lsls	r5, r1, #26
 80074a2:	d566      	bpl.n	8007572 <HAL_UART_IRQHandler+0xe6>
}
 80074a4:	b002      	add	sp, #8
 80074a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80074aa:	f7ff bf94 	b.w	80073d6 <UART_Receive_IT.isra.0>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80074ae:	f005 0001 	and.w	r0, r5, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80074b2:	f401 7590 	and.w	r5, r1, #288	@ 0x120
 80074b6:	4305      	orrs	r5, r0
 80074b8:	d05b      	beq.n	8007572 <HAL_UART_IRQHandler+0xe6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80074ba:	07d6      	lsls	r6, r2, #31
 80074bc:	d505      	bpl.n	80074ca <HAL_UART_IRQHandler+0x3e>
 80074be:	05cd      	lsls	r5, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80074c0:	bf42      	ittt	mi
 80074c2:	6c63      	ldrmi	r3, [r4, #68]	@ 0x44
 80074c4:	f043 0301 	orrmi.w	r3, r3, #1
 80074c8:	6463      	strmi	r3, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80074ca:	0753      	lsls	r3, r2, #29
 80074cc:	d504      	bpl.n	80074d8 <HAL_UART_IRQHandler+0x4c>
 80074ce:	b118      	cbz	r0, 80074d8 <HAL_UART_IRQHandler+0x4c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80074d0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80074d2:	f043 0302 	orr.w	r3, r3, #2
 80074d6:	6463      	str	r3, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80074d8:	0796      	lsls	r6, r2, #30
 80074da:	d504      	bpl.n	80074e6 <HAL_UART_IRQHandler+0x5a>
 80074dc:	b118      	cbz	r0, 80074e6 <HAL_UART_IRQHandler+0x5a>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80074de:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80074e0:	f043 0304 	orr.w	r3, r3, #4
 80074e4:	6463      	str	r3, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80074e6:	0715      	lsls	r5, r2, #28
 80074e8:	d507      	bpl.n	80074fa <HAL_UART_IRQHandler+0x6e>
 80074ea:	f001 0320 	and.w	r3, r1, #32
 80074ee:	4303      	orrs	r3, r0
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074f0:	bf1e      	ittt	ne
 80074f2:	6c63      	ldrne	r3, [r4, #68]	@ 0x44
 80074f4:	f043 0308 	orrne.w	r3, r3, #8
 80074f8:	6463      	strne	r3, [r4, #68]	@ 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80074fa:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d032      	beq.n	8007566 <HAL_UART_IRQHandler+0xda>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007500:	0692      	lsls	r2, r2, #26
 8007502:	d504      	bpl.n	800750e <HAL_UART_IRQHandler+0x82>
 8007504:	068b      	lsls	r3, r1, #26
 8007506:	d502      	bpl.n	800750e <HAL_UART_IRQHandler+0x82>
        UART_Receive_IT(huart);
 8007508:	4620      	mov	r0, r4
 800750a:	f7ff ff64 	bl	80073d6 <UART_Receive_IT.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800750e:	6826      	ldr	r6, [r4, #0]
        UART_EndRxTransfer(huart);
 8007510:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007512:	6973      	ldr	r3, [r6, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007514:	6c62      	ldr	r2, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007516:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800751a:	f002 0208 	and.w	r2, r2, #8
 800751e:	ea53 0502 	orrs.w	r5, r3, r2
 8007522:	d022      	beq.n	800756a <HAL_UART_IRQHandler+0xde>
        UART_EndRxTransfer(huart);
 8007524:	f7ff fe9c 	bl	8007260 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007528:	6973      	ldr	r3, [r6, #20]
 800752a:	065e      	lsls	r6, r3, #25
 800752c:	d518      	bpl.n	8007560 <HAL_UART_IRQHandler+0xd4>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800752e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007530:	f102 0314 	add.w	r3, r2, #20
 8007534:	e853 3f00 	ldrex	r3, [r3]
 8007538:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800753c:	3214      	adds	r2, #20
 800753e:	e842 3100 	strex	r1, r3, [r2]
 8007542:	2900      	cmp	r1, #0
 8007544:	d1f3      	bne.n	800752e <HAL_UART_IRQHandler+0xa2>
          if (huart->hdmarx != NULL)
 8007546:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8007548:	b150      	cbz	r0, 8007560 <HAL_UART_IRQHandler+0xd4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800754a:	4b74      	ldr	r3, [pc, #464]	@ (800771c <HAL_UART_IRQHandler+0x290>)
 800754c:	6343      	str	r3, [r0, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800754e:	f7fc fb6d 	bl	8003c2c <HAL_DMA_Abort_IT>
 8007552:	b140      	cbz	r0, 8007566 <HAL_UART_IRQHandler+0xda>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007554:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8007556:	6b43      	ldr	r3, [r0, #52]	@ 0x34
}
 8007558:	b002      	add	sp, #8
 800755a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800755e:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8007560:	4620      	mov	r0, r4
 8007562:	f7ff ff2e 	bl	80073c2 <HAL_UART_ErrorCallback>
}
 8007566:	b002      	add	sp, #8
 8007568:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800756a:	f7ff ff2a 	bl	80073c2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800756e:	6465      	str	r5, [r4, #68]	@ 0x44
 8007570:	e7f9      	b.n	8007566 <HAL_UART_IRQHandler+0xda>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007572:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8007574:	2801      	cmp	r0, #1
 8007576:	f040 8094 	bne.w	80076a2 <HAL_UART_IRQHandler+0x216>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800757a:	06d5      	lsls	r5, r2, #27
 800757c:	f140 8091 	bpl.w	80076a2 <HAL_UART_IRQHandler+0x216>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007580:	06c8      	lsls	r0, r1, #27
 8007582:	f140 808e 	bpl.w	80076a2 <HAL_UART_IRQHandler+0x216>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007586:	2200      	movs	r2, #0
 8007588:	9201      	str	r2, [sp, #4]
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	9201      	str	r2, [sp, #4]
 800758e:	685a      	ldr	r2, [r3, #4]
 8007590:	9201      	str	r2, [sp, #4]
 8007592:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007594:	695a      	ldr	r2, [r3, #20]
 8007596:	0652      	lsls	r2, r2, #25
 8007598:	d54d      	bpl.n	8007636 <HAL_UART_IRQHandler+0x1aa>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800759a:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800759c:	680a      	ldr	r2, [r1, #0]
 800759e:	6852      	ldr	r2, [r2, #4]
 80075a0:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80075a2:	2a00      	cmp	r2, #0
 80075a4:	d0df      	beq.n	8007566 <HAL_UART_IRQHandler+0xda>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80075a6:	8da0      	ldrh	r0, [r4, #44]	@ 0x2c
 80075a8:	4290      	cmp	r0, r2
 80075aa:	d9dc      	bls.n	8007566 <HAL_UART_IRQHandler+0xda>
        huart->RxXferCount = nb_remaining_rx_data;
 80075ac:	85e2      	strh	r2, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80075ae:	698a      	ldr	r2, [r1, #24]
 80075b0:	2a20      	cmp	r2, #32
 80075b2:	d036      	beq.n	8007622 <HAL_UART_IRQHandler+0x196>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b4:	f103 020c 	add.w	r2, r3, #12
 80075b8:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80075bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c0:	f103 000c 	add.w	r0, r3, #12
 80075c4:	e840 2100 	strex	r1, r2, [r0]
 80075c8:	2900      	cmp	r1, #0
 80075ca:	d1f3      	bne.n	80075b4 <HAL_UART_IRQHandler+0x128>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075cc:	f103 0214 	add.w	r2, r3, #20
 80075d0:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075d4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d8:	f103 0014 	add.w	r0, r3, #20
 80075dc:	e840 2100 	strex	r1, r2, [r0]
 80075e0:	2900      	cmp	r1, #0
 80075e2:	d1f3      	bne.n	80075cc <HAL_UART_IRQHandler+0x140>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e4:	f103 0214 	add.w	r2, r3, #20
 80075e8:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f0:	f103 0014 	add.w	r0, r3, #20
 80075f4:	e840 2100 	strex	r1, r2, [r0]
 80075f8:	2900      	cmp	r1, #0
 80075fa:	d1f3      	bne.n	80075e4 <HAL_UART_IRQHandler+0x158>
          huart->RxState = HAL_UART_STATE_READY;
 80075fc:	2220      	movs	r2, #32
 80075fe:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007602:	6321      	str	r1, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007604:	f103 020c 	add.w	r2, r3, #12
 8007608:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800760c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007610:	f103 000c 	add.w	r0, r3, #12
 8007614:	e840 2100 	strex	r1, r2, [r0]
 8007618:	2900      	cmp	r1, #0
 800761a:	d1f3      	bne.n	8007604 <HAL_UART_IRQHandler+0x178>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800761c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800761e:	f7fc fae5 	bl	8003bec <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007622:	2302      	movs	r3, #2
 8007624:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007626:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8007628:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800762a:	1ac9      	subs	r1, r1, r3
 800762c:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800762e:	4620      	mov	r0, r4
 8007630:	f7ff fed0 	bl	80073d4 <HAL_UARTEx_RxEventCallback>
 8007634:	e797      	b.n	8007566 <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007636:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
      if ((huart->RxXferCount > 0U)
 8007638:	8de0      	ldrh	r0, [r4, #46]	@ 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800763a:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
      if ((huart->RxXferCount > 0U)
 800763c:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800763e:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 8007640:	2800      	cmp	r0, #0
 8007642:	d090      	beq.n	8007566 <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007644:	1a89      	subs	r1, r1, r2
 8007646:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8007648:	2900      	cmp	r1, #0
 800764a:	d08c      	beq.n	8007566 <HAL_UART_IRQHandler+0xda>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764c:	f103 020c 	add.w	r2, r3, #12
 8007650:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007654:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007658:	f103 050c 	add.w	r5, r3, #12
 800765c:	e845 2000 	strex	r0, r2, [r5]
 8007660:	2800      	cmp	r0, #0
 8007662:	d1f3      	bne.n	800764c <HAL_UART_IRQHandler+0x1c0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007664:	f103 0214 	add.w	r2, r3, #20
 8007668:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800766c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007670:	f103 0514 	add.w	r5, r3, #20
 8007674:	e845 2000 	strex	r0, r2, [r5]
 8007678:	2800      	cmp	r0, #0
 800767a:	d1f3      	bne.n	8007664 <HAL_UART_IRQHandler+0x1d8>
        huart->RxState = HAL_UART_STATE_READY;
 800767c:	2220      	movs	r2, #32
 800767e:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007682:	6320      	str	r0, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007684:	f103 020c 	add.w	r2, r3, #12
 8007688:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800768c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007690:	f103 050c 	add.w	r5, r3, #12
 8007694:	e845 2000 	strex	r0, r2, [r5]
 8007698:	2800      	cmp	r0, #0
 800769a:	d1f3      	bne.n	8007684 <HAL_UART_IRQHandler+0x1f8>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800769c:	2302      	movs	r3, #2
 800769e:	6363      	str	r3, [r4, #52]	@ 0x34
 80076a0:	e7c5      	b.n	800762e <HAL_UART_IRQHandler+0x1a2>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80076a2:	0616      	lsls	r6, r2, #24
 80076a4:	d528      	bpl.n	80076f8 <HAL_UART_IRQHandler+0x26c>
 80076a6:	060d      	lsls	r5, r1, #24
 80076a8:	d526      	bpl.n	80076f8 <HAL_UART_IRQHandler+0x26c>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80076aa:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 80076ae:	2a21      	cmp	r2, #33	@ 0x21
 80076b0:	f47f af59 	bne.w	8007566 <HAL_UART_IRQHandler+0xda>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076b4:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80076b6:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076b8:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 80076bc:	d117      	bne.n	80076ee <HAL_UART_IRQHandler+0x262>
 80076be:	6921      	ldr	r1, [r4, #16]
 80076c0:	b9a9      	cbnz	r1, 80076ee <HAL_UART_IRQHandler+0x262>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80076c2:	f832 1b02 	ldrh.w	r1, [r2], #2
 80076c6:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80076ca:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80076cc:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80076ce:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 80076d0:	3a01      	subs	r2, #1
 80076d2:	b292      	uxth	r2, r2
 80076d4:	84e2      	strh	r2, [r4, #38]	@ 0x26
 80076d6:	2a00      	cmp	r2, #0
 80076d8:	f47f af45 	bne.w	8007566 <HAL_UART_IRQHandler+0xda>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80076dc:	68da      	ldr	r2, [r3, #12]
 80076de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80076e2:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80076e4:	68da      	ldr	r2, [r3, #12]
 80076e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80076ea:	60da      	str	r2, [r3, #12]
 80076ec:	e73b      	b.n	8007566 <HAL_UART_IRQHandler+0xda>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80076ee:	1c51      	adds	r1, r2, #1
 80076f0:	6221      	str	r1, [r4, #32]
 80076f2:	7812      	ldrb	r2, [r2, #0]
 80076f4:	605a      	str	r2, [r3, #4]
 80076f6:	e7ea      	b.n	80076ce <HAL_UART_IRQHandler+0x242>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80076f8:	0650      	lsls	r0, r2, #25
 80076fa:	f57f af34 	bpl.w	8007566 <HAL_UART_IRQHandler+0xda>
 80076fe:	064a      	lsls	r2, r1, #25
 8007700:	f57f af31 	bpl.w	8007566 <HAL_UART_IRQHandler+0xda>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007704:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8007706:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007708:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800770c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800770e:	2320      	movs	r3, #32
 8007710:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 8007714:	f7ff fe54 	bl	80073c0 <HAL_UART_TxCpltCallback>
  return HAL_OK;
 8007718:	e725      	b.n	8007566 <HAL_UART_IRQHandler+0xda>
 800771a:	bf00      	nop
 800771c:	080073c5 	.word	0x080073c5

08007720 <UART_Start_Receive_IT>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007720:	2300      	movs	r3, #0
  huart->RxXferCount = Size;
 8007722:	85c2      	strh	r2, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007724:	6443      	str	r3, [r0, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007726:	2322      	movs	r3, #34	@ 0x22
  huart->RxXferSize = Size;
 8007728:	8582      	strh	r2, [r0, #44]	@ 0x2c
  if (huart->Init.Parity != UART_PARITY_NONE)
 800772a:	6902      	ldr	r2, [r0, #16]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800772c:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->pRxBuffPtr = pData;
 8007730:	6281      	str	r1, [r0, #40]	@ 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007732:	6803      	ldr	r3, [r0, #0]
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007734:	b11a      	cbz	r2, 800773e <UART_Start_Receive_IT+0x1e>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007736:	68da      	ldr	r2, [r3, #12]
 8007738:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800773c:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800773e:	695a      	ldr	r2, [r3, #20]
}
 8007740:	2000      	movs	r0, #0
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007742:	f042 0201 	orr.w	r2, r2, #1
 8007746:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007748:	68da      	ldr	r2, [r3, #12]
 800774a:	f042 0220 	orr.w	r2, r2, #32
 800774e:	60da      	str	r2, [r3, #12]
}
 8007750:	4770      	bx	lr

08007752 <HAL_UART_Receive_IT>:
{
 8007752:	b470      	push	{r4, r5, r6}
  if (huart->RxState == HAL_UART_STATE_READY)
 8007754:	f890 6042 	ldrb.w	r6, [r0, #66]	@ 0x42
 8007758:	2e20      	cmp	r6, #32
 800775a:	d106      	bne.n	800776a <HAL_UART_Receive_IT+0x18>
    if ((pData == NULL) || (Size == 0U))
 800775c:	b141      	cbz	r1, 8007770 <HAL_UART_Receive_IT+0x1e>
 800775e:	b13a      	cbz	r2, 8007770 <HAL_UART_Receive_IT+0x1e>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007760:	2400      	movs	r4, #0
 8007762:	6304      	str	r4, [r0, #48]	@ 0x30
}
 8007764:	bc70      	pop	{r4, r5, r6}
    return (UART_Start_Receive_IT(huart, pData, Size));
 8007766:	f7ff bfdb 	b.w	8007720 <UART_Start_Receive_IT>
    return HAL_BUSY;
 800776a:	2002      	movs	r0, #2
}
 800776c:	bc70      	pop	{r4, r5, r6}
 800776e:	4770      	bx	lr
      return HAL_ERROR;
 8007770:	2001      	movs	r0, #1
 8007772:	e7fb      	b.n	800776c <HAL_UART_Receive_IT+0x1a>

08007774 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007774:	b084      	sub	sp, #16
 8007776:	a804      	add	r0, sp, #16
 8007778:	e900 000e 	stmdb	r0, {r1, r2, r3}
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 800777c:	2000      	movs	r0, #0
 800777e:	b004      	add	sp, #16
 8007780:	4770      	bx	lr

08007782 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007782:	4603      	mov	r3, r0
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007784:	f44f 423f 	mov.w	r2, #48896	@ 0xbf00
  USBx->ISTR = 0U;
 8007788:	2000      	movs	r0, #0
 800778a:	f8a3 0044 	strh.w	r0, [r3, #68]	@ 0x44
  USBx->CNTR = (uint16_t)winterruptmask;
 800778e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
}
 8007792:	4770      	bx	lr

08007794 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007794:	f8b0 3040 	ldrh.w	r3, [r0, #64]	@ 0x40
 8007798:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800779c:	045b      	lsls	r3, r3, #17
 800779e:	0c5b      	lsrs	r3, r3, #17
 80077a0:	f8a0 3040 	strh.w	r3, [r0, #64]	@ 0x40

  return HAL_OK;
}
 80077a4:	2000      	movs	r0, #0
 80077a6:	4770      	bx	lr

080077a8 <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 80077a8:	2000      	movs	r0, #0
 80077aa:	4770      	bx	lr

080077ac <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80077ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80077ae:	4604      	mov	r4, r0
 80077b0:	a804      	add	r0, sp, #16
 80077b2:	e900 000e 	stmdb	r0, {r1, r2, r3}
  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80077b6:	2000      	movs	r0, #0
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80077b8:	2301      	movs	r3, #1
 80077ba:	f8a4 3040 	strh.w	r3, [r4, #64]	@ 0x40
  USBx->CNTR = 0U;
 80077be:	f8a4 0040 	strh.w	r0, [r4, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80077c2:	f8a4 0044 	strh.w	r0, [r4, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80077c6:	f8a4 0050 	strh.w	r0, [r4, #80]	@ 0x50

  return HAL_OK;
}
 80077ca:	b004      	add	sp, #16
 80077cc:	bd10      	pop	{r4, pc}
	...

080077d0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80077d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80077d2:	780a      	ldrb	r2, [r1, #0]

  /* initialize Endpoint */
  switch (ep->type)
 80077d4:	78cd      	ldrb	r5, [r1, #3]
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80077d6:	f830 4022 	ldrh.w	r4, [r0, r2, lsl #2]
{
 80077da:	4603      	mov	r3, r0
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80077dc:	f424 44ec 	bic.w	r4, r4, #30208	@ 0x7600
 80077e0:	f024 0470 	bic.w	r4, r4, #112	@ 0x70
 80077e4:	0424      	lsls	r4, r4, #16
 80077e6:	0c24      	lsrs	r4, r4, #16
  switch (ep->type)
 80077e8:	2d03      	cmp	r5, #3
 80077ea:	d803      	bhi.n	80077f4 <USB_ActivateEndpoint+0x24>
 80077ec:	e8df f005 	tbb	[pc, r5]
 80077f0:	45474941 	.word	0x45474941
    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
      break;

    default:
      ret = HAL_ERROR;
 80077f4:	2001      	movs	r0, #1
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80077f6:	f248 0680 	movw	r6, #32896	@ 0x8080
 80077fa:	4334      	orrs	r4, r6
 80077fc:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007800:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8007804:	4f9f      	ldr	r7, [pc, #636]	@ (8007a84 <USB_ActivateEndpoint+0x2b4>)
 8007806:	b2a4      	uxth	r4, r4
 8007808:	403c      	ands	r4, r7
 800780a:	4314      	orrs	r4, r2
 800780c:	4334      	orrs	r4, r6
 800780e:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]

  if (ep->doublebuffer == 0U)
 8007812:	7b0c      	ldrb	r4, [r1, #12]
 8007814:	eb03 1c02 	add.w	ip, r3, r2, lsl #4
 8007818:	2c00      	cmp	r4, #0
 800781a:	f040 808d 	bne.w	8007938 <USB_ActivateEndpoint+0x168>
  {
    if (ep->is_in != 0U)
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800781e:	88cc      	ldrh	r4, [r1, #6]
    if (ep->is_in != 0U)
 8007820:	784e      	ldrb	r6, [r1, #1]
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007822:	0864      	lsrs	r4, r4, #1
 8007824:	0064      	lsls	r4, r4, #1
    if (ep->is_in != 0U)
 8007826:	b37e      	cbz	r6, 8007888 <USB_ActivateEndpoint+0xb8>
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007828:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 800782c:	b289      	uxth	r1, r1
 800782e:	4461      	add	r1, ip
 8007830:	f8a1 4400 	strh.w	r4, [r1, #1024]	@ 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007834:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8007838:	0649      	lsls	r1, r1, #25
 800783a:	d509      	bpl.n	8007850 <USB_ActivateEndpoint+0x80>
 800783c:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8007840:	b289      	uxth	r1, r1
 8007842:	4039      	ands	r1, r7
 8007844:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8007848:	f041 01c0 	orr.w	r1, r1, #192	@ 0xc0
 800784c:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007850:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8007854:	4c8c      	ldr	r4, [pc, #560]	@ (8007a88 <USB_ActivateEndpoint+0x2b8>)
 8007856:	b289      	uxth	r1, r1
      if (ep->type != EP_TYPE_ISOC)
 8007858:	2d01      	cmp	r5, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800785a:	ea01 0104 	and.w	r1, r1, r4
      if (ep->type != EP_TYPE_ISOC)
 800785e:	d001      	beq.n	8007864 <USB_ActivateEndpoint+0x94>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007860:	f081 0120 	eor.w	r1, r1, #32
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007864:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8007868:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800786c:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
 8007870:	e04c      	b.n	800790c <USB_ActivateEndpoint+0x13c>
  HAL_StatusTypeDef ret = HAL_OK;
 8007872:	4628      	mov	r0, r5
      wEpRegVal |= USB_EP_CONTROL;
 8007874:	f444 7400 	orr.w	r4, r4, #512	@ 0x200
      break;
 8007878:	e7bd      	b.n	80077f6 <USB_ActivateEndpoint+0x26>
      wEpRegVal |= USB_EP_INTERRUPT;
 800787a:	f444 64c0 	orr.w	r4, r4, #1536	@ 0x600
  switch (ep->type)
 800787e:	2000      	movs	r0, #0
 8007880:	e7b9      	b.n	80077f6 <USB_ActivateEndpoint+0x26>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007882:	f444 6480 	orr.w	r4, r4, #1024	@ 0x400
      break;
 8007886:	e7fa      	b.n	800787e <USB_ActivateEndpoint+0xae>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007888:	f8b3 5050 	ldrh.w	r5, [r3, #80]	@ 0x50
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800788c:	6909      	ldr	r1, [r1, #16]
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800788e:	b2ad      	uxth	r5, r5
 8007890:	4465      	add	r5, ip
 8007892:	f8a5 4408 	strh.w	r4, [r5, #1032]	@ 0x408
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007896:	f8b3 4050 	ldrh.w	r4, [r3, #80]	@ 0x50
 800789a:	293e      	cmp	r1, #62	@ 0x3e
 800789c:	b2a4      	uxth	r4, r4
 800789e:	4464      	add	r4, ip
 80078a0:	f8b4 540c 	ldrh.w	r5, [r4, #1036]	@ 0x40c
 80078a4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80078a8:	f8a4 540c 	strh.w	r5, [r4, #1036]	@ 0x40c
 80078ac:	d92f      	bls.n	800790e <USB_ActivateEndpoint+0x13e>
 80078ae:	094d      	lsrs	r5, r1, #5
 80078b0:	06ce      	lsls	r6, r1, #27
 80078b2:	f8b4 140c 	ldrh.w	r1, [r4, #1036]	@ 0x40c
 80078b6:	bf08      	it	eq
 80078b8:	f105 35ff 	addeq.w	r5, r5, #4294967295
 80078bc:	b289      	uxth	r1, r1
 80078be:	ea41 2185 	orr.w	r1, r1, r5, lsl #10
 80078c2:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80078c6:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80078ca:	b289      	uxth	r1, r1
 80078cc:	f8a4 140c 	strh.w	r1, [r4, #1036]	@ 0x40c
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80078d0:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 80078d4:	044f      	lsls	r7, r1, #17
 80078d6:	d50d      	bpl.n	80078f4 <USB_ActivateEndpoint+0x124>
 80078d8:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 80078dc:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 80078e0:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 80078e4:	0409      	lsls	r1, r1, #16
 80078e6:	0c09      	lsrs	r1, r1, #16
 80078e8:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 80078ec:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 80078f0:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
      if (ep->num == 0U)
 80078f4:	4c65      	ldr	r4, [pc, #404]	@ (8007a8c <USB_ActivateEndpoint+0x2bc>)
 80078f6:	b9c2      	cbnz	r2, 800792a <USB_ActivateEndpoint+0x15a>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80078f8:	881a      	ldrh	r2, [r3, #0]
 80078fa:	b292      	uxth	r2, r2
 80078fc:	4022      	ands	r2, r4
 80078fe:	f482 5240 	eor.w	r2, r2, #12288	@ 0x3000
 8007902:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007906:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800790a:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 800790c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800790e:	b911      	cbnz	r1, 8007916 <USB_ActivateEndpoint+0x146>
 8007910:	f8b4 140c 	ldrh.w	r1, [r4, #1036]	@ 0x40c
 8007914:	e7d5      	b.n	80078c2 <USB_ActivateEndpoint+0xf2>
 8007916:	084d      	lsrs	r5, r1, #1
 8007918:	07c9      	lsls	r1, r1, #31
 800791a:	f8b4 140c 	ldrh.w	r1, [r4, #1036]	@ 0x40c
 800791e:	bf48      	it	mi
 8007920:	3501      	addmi	r5, #1
 8007922:	b289      	uxth	r1, r1
 8007924:	ea41 2185 	orr.w	r1, r1, r5, lsl #10
 8007928:	e7cf      	b.n	80078ca <USB_ActivateEndpoint+0xfa>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800792a:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 800792e:	b289      	uxth	r1, r1
 8007930:	4021      	ands	r1, r4
 8007932:	f481 5100 	eor.w	r1, r1, #8192	@ 0x2000
 8007936:	e795      	b.n	8007864 <USB_ActivateEndpoint+0x94>
    if (ep->type == EP_TYPE_BULK)
 8007938:	2d02      	cmp	r5, #2
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800793a:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
    if (ep->type == EP_TYPE_BULK)
 800793e:	d15b      	bne.n	80079f8 <USB_ActivateEndpoint+0x228>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007940:	b2a4      	uxth	r4, r4
 8007942:	403c      	ands	r4, r7
 8007944:	f444 4401 	orr.w	r4, r4, #33024	@ 0x8100
 8007948:	f044 0480 	orr.w	r4, r4, #128	@ 0x80
 800794c:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007950:	f8b3 4050 	ldrh.w	r4, [r3, #80]	@ 0x50
 8007954:	890e      	ldrh	r6, [r1, #8]
 8007956:	b2a4      	uxth	r4, r4
 8007958:	0876      	lsrs	r6, r6, #1
 800795a:	4464      	add	r4, ip
 800795c:	0076      	lsls	r6, r6, #1
 800795e:	f8a4 6400 	strh.w	r6, [r4, #1024]	@ 0x400
 8007962:	894e      	ldrh	r6, [r1, #10]
 8007964:	f8b3 4050 	ldrh.w	r4, [r3, #80]	@ 0x50
 8007968:	0876      	lsrs	r6, r6, #1
 800796a:	b2a4      	uxth	r4, r4
 800796c:	4464      	add	r4, ip
 800796e:	0076      	lsls	r6, r6, #1
 8007970:	f8a4 6408 	strh.w	r6, [r4, #1032]	@ 0x408
    if (ep->is_in == 0U)
 8007974:	7849      	ldrb	r1, [r1, #1]
 8007976:	2900      	cmp	r1, #0
 8007978:	d148      	bne.n	8007a0c <USB_ActivateEndpoint+0x23c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800797a:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 800797e:	044e      	lsls	r6, r1, #17
 8007980:	d50d      	bpl.n	800799e <USB_ActivateEndpoint+0x1ce>
 8007982:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8007986:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 800798a:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 800798e:	0409      	lsls	r1, r1, #16
 8007990:	0c09      	lsrs	r1, r1, #16
 8007992:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 8007996:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800799a:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800799e:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 80079a2:	064d      	lsls	r5, r1, #25
 80079a4:	d50d      	bpl.n	80079c2 <USB_ActivateEndpoint+0x1f2>
 80079a6:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 80079aa:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 80079ae:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 80079b2:	0409      	lsls	r1, r1, #16
 80079b4:	0c09      	lsrs	r1, r1, #16
 80079b6:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 80079ba:	f041 01c0 	orr.w	r1, r1, #192	@ 0xc0
 80079be:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80079c2:	f248 0480 	movw	r4, #32896	@ 0x8080
 80079c6:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 80079ca:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 80079ce:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 80079d2:	0409      	lsls	r1, r1, #16
 80079d4:	0c09      	lsrs	r1, r1, #16
 80079d6:	f481 5140 	eor.w	r1, r1, #12288	@ 0x3000
 80079da:	4321      	orrs	r1, r4
 80079dc:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80079e0:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 80079e4:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 80079e8:	f021 0140 	bic.w	r1, r1, #64	@ 0x40
 80079ec:	0409      	lsls	r1, r1, #16
 80079ee:	0c09      	lsrs	r1, r1, #16
 80079f0:	430c      	orrs	r4, r1
 80079f2:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
 80079f6:	e789      	b.n	800790c <USB_ActivateEndpoint+0x13c>
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80079f8:	f424 44e2 	bic.w	r4, r4, #28928	@ 0x7100
 80079fc:	f024 0470 	bic.w	r4, r4, #112	@ 0x70
 8007a00:	0424      	lsls	r4, r4, #16
 8007a02:	0c24      	lsrs	r4, r4, #16
 8007a04:	4326      	orrs	r6, r4
 8007a06:	f823 6022 	strh.w	r6, [r3, r2, lsl #2]
 8007a0a:	e7a1      	b.n	8007950 <USB_ActivateEndpoint+0x180>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007a0c:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8007a10:	044c      	lsls	r4, r1, #17
 8007a12:	d50d      	bpl.n	8007a30 <USB_ActivateEndpoint+0x260>
 8007a14:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8007a18:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8007a1c:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8007a20:	0409      	lsls	r1, r1, #16
 8007a22:	0c09      	lsrs	r1, r1, #16
 8007a24:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 8007a28:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8007a2c:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007a30:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8007a34:	0649      	lsls	r1, r1, #25
 8007a36:	d50d      	bpl.n	8007a54 <USB_ActivateEndpoint+0x284>
 8007a38:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8007a3c:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8007a40:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8007a44:	0409      	lsls	r1, r1, #16
 8007a46:	0c09      	lsrs	r1, r1, #16
 8007a48:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8007a4c:	f041 01c0 	orr.w	r1, r1, #192	@ 0xc0
 8007a50:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007a54:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8007a58:	4c0b      	ldr	r4, [pc, #44]	@ (8007a88 <USB_ActivateEndpoint+0x2b8>)
 8007a5a:	b289      	uxth	r1, r1
 8007a5c:	4021      	ands	r1, r4
      if (ep->type != EP_TYPE_ISOC)
 8007a5e:	2d01      	cmp	r5, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007a60:	bf18      	it	ne
 8007a62:	f081 0120 	eorne.w	r1, r1, #32
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007a66:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8007a6a:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8007a6e:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007a72:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8007a76:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8007a7a:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8007a7e:	0409      	lsls	r1, r1, #16
 8007a80:	0c09      	lsrs	r1, r1, #16
 8007a82:	e6ef      	b.n	8007864 <USB_ActivateEndpoint+0x94>
 8007a84:	ffff8f8f 	.word	0xffff8f8f
 8007a88:	ffff8fbf 	.word	0xffff8fbf
 8007a8c:	ffffbf8f 	.word	0xffffbf8f

08007a90 <USB_DeactivateEndpoint>:
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
  {
    if (ep->is_in != 0U)
 8007a90:	784a      	ldrb	r2, [r1, #1]
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007a92:	780b      	ldrb	r3, [r1, #0]
  if (ep->doublebuffer == 0U)
 8007a94:	7b09      	ldrb	r1, [r1, #12]
 8007a96:	bbd9      	cbnz	r1, 8007b10 <USB_DeactivateEndpoint+0x80>
    if (ep->is_in != 0U)
 8007a98:	b30a      	cbz	r2, 8007ade <USB_DeactivateEndpoint+0x4e>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007a9a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007a9e:	0651      	lsls	r1, r2, #25
 8007aa0:	d50d      	bpl.n	8007abe <USB_DeactivateEndpoint+0x2e>
 8007aa2:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007aa6:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007aaa:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007aae:	0412      	lsls	r2, r2, #16
 8007ab0:	0c12      	lsrs	r2, r2, #16
 8007ab2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007ab6:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8007aba:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007abe:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007ac2:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007ac6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007aca:	0412      	lsls	r2, r2, #16
 8007acc:	0c12      	lsrs	r2, r2, #16
 8007ace:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007ad2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007ad6:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8007ada:	2000      	movs	r0, #0
 8007adc:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007ade:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007ae2:	0452      	lsls	r2, r2, #17
 8007ae4:	d50d      	bpl.n	8007b02 <USB_DeactivateEndpoint+0x72>
 8007ae6:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007aea:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007aee:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007af2:	0412      	lsls	r2, r2, #16
 8007af4:	0c12      	lsrs	r2, r2, #16
 8007af6:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8007afa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007afe:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007b02:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007b06:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007b0a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007b0e:	e7dc      	b.n	8007aca <USB_DeactivateEndpoint+0x3a>
    if (ep->is_in == 0U)
 8007b10:	2a00      	cmp	r2, #0
 8007b12:	d14a      	bne.n	8007baa <USB_DeactivateEndpoint+0x11a>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007b14:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007b18:	0451      	lsls	r1, r2, #17
 8007b1a:	d50d      	bpl.n	8007b38 <USB_DeactivateEndpoint+0xa8>
 8007b1c:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007b20:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007b24:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007b28:	0412      	lsls	r2, r2, #16
 8007b2a:	0c12      	lsrs	r2, r2, #16
 8007b2c:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8007b30:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007b34:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007b38:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007b3c:	0652      	lsls	r2, r2, #25
 8007b3e:	d50d      	bpl.n	8007b5c <USB_DeactivateEndpoint+0xcc>
 8007b40:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007b44:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007b48:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007b4c:	0412      	lsls	r2, r2, #16
 8007b4e:	0c12      	lsrs	r2, r2, #16
 8007b50:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007b54:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8007b58:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007b5c:	f248 0180 	movw	r1, #32896	@ 0x8080
      PCD_TX_DTOG(USBx, ep->num);
 8007b60:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007b64:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007b68:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007b6c:	0412      	lsls	r2, r2, #16
 8007b6e:	0c12      	lsrs	r2, r2, #16
 8007b70:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007b74:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8007b78:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007b7c:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007b80:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007b84:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007b88:	0412      	lsls	r2, r2, #16
 8007b8a:	0c12      	lsrs	r2, r2, #16
 8007b8c:	430a      	orrs	r2, r1
 8007b8e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007b92:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007b96:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007b9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007b9e:	0412      	lsls	r2, r2, #16
 8007ba0:	0c12      	lsrs	r2, r2, #16
 8007ba2:	4311      	orrs	r1, r2
 8007ba4:	f820 1023 	strh.w	r1, [r0, r3, lsl #2]
 8007ba8:	e797      	b.n	8007ada <USB_DeactivateEndpoint+0x4a>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007baa:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007bae:	0451      	lsls	r1, r2, #17
 8007bb0:	d50d      	bpl.n	8007bce <USB_DeactivateEndpoint+0x13e>
 8007bb2:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007bb6:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007bba:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007bbe:	0412      	lsls	r2, r2, #16
 8007bc0:	0c12      	lsrs	r2, r2, #16
 8007bc2:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8007bc6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007bca:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007bce:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007bd2:	0652      	lsls	r2, r2, #25
 8007bd4:	d50d      	bpl.n	8007bf2 <USB_DeactivateEndpoint+0x162>
 8007bd6:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007bda:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007bde:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007be2:	0412      	lsls	r2, r2, #16
 8007be4:	0c12      	lsrs	r2, r2, #16
 8007be6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007bea:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8007bee:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007bf2:	f248 0180 	movw	r1, #32896	@ 0x8080
      PCD_RX_DTOG(USBx, ep->num);
 8007bf6:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007bfa:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007bfe:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007c02:	0412      	lsls	r2, r2, #16
 8007c04:	0c12      	lsrs	r2, r2, #16
 8007c06:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8007c0a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007c0e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007c12:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007c16:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007c1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c1e:	0412      	lsls	r2, r2, #16
 8007c20:	0c12      	lsrs	r2, r2, #16
 8007c22:	430a      	orrs	r2, r1
 8007c24:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007c28:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007c2c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007c30:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007c34:	e7b3      	b.n	8007b9e <USB_DeactivateEndpoint+0x10e>

08007c36 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 8007c36:	784b      	ldrb	r3, [r1, #1]
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007c38:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in != 0U)
 8007c3a:	b18b      	cbz	r3, 8007c60 <USB_EPSetStall+0x2a>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007c3c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007c40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c48:	041b      	lsls	r3, r3, #16
 8007c4a:	0c1b      	lsrs	r3, r3, #16
 8007c4c:	f083 0310 	eor.w	r3, r3, #16
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007c50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c58:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 8007c5c:	2000      	movs	r0, #0
 8007c5e:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007c60:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007c64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c6c:	041b      	lsls	r3, r3, #16
 8007c6e:	0c1b      	lsrs	r3, r3, #16
 8007c70:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007c74:	e7ec      	b.n	8007c50 <USB_EPSetStall+0x1a>

08007c76 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8007c76:	7b0b      	ldrb	r3, [r1, #12]
 8007c78:	bb3b      	cbnz	r3, 8007cca <USB_EPClearStall+0x54>
  {
    if (ep->is_in != 0U)
 8007c7a:	784b      	ldrb	r3, [r1, #1]
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007c7c:	780a      	ldrb	r2, [r1, #0]
    if (ep->is_in != 0U)
 8007c7e:	b333      	cbz	r3, 8007cce <USB_EPClearStall+0x58>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007c80:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007c84:	065b      	lsls	r3, r3, #25
 8007c86:	d50d      	bpl.n	8007ca4 <USB_EPClearStall+0x2e>
 8007c88:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007c8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c94:	041b      	lsls	r3, r3, #16
 8007c96:	0c1b      	lsrs	r3, r3, #16
 8007c98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c9c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007ca0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8007ca4:	78cb      	ldrb	r3, [r1, #3]
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d00f      	beq.n	8007cca <USB_EPClearStall+0x54>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007caa:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007cae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007cb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cb6:	041b      	lsls	r3, r3, #16
 8007cb8:	0c1b      	lsrs	r3, r3, #16
 8007cba:	f083 0320 	eor.w	r3, r3, #32
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007cbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007cc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cc6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }

  return HAL_OK;
}
 8007cca:	2000      	movs	r0, #0
 8007ccc:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007cce:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007cd2:	045b      	lsls	r3, r3, #17
 8007cd4:	d50d      	bpl.n	8007cf2 <USB_EPClearStall+0x7c>
 8007cd6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007cda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007cde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ce2:	041b      	lsls	r3, r3, #16
 8007ce4:	0c1b      	lsrs	r3, r3, #16
 8007ce6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007cea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cee:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007cf2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007cf6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007cfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cfe:	041b      	lsls	r3, r3, #16
 8007d00:	0c1b      	lsrs	r3, r3, #16
 8007d02:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8007d06:	e7da      	b.n	8007cbe <USB_EPClearStall+0x48>

08007d08 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8007d08:	b911      	cbnz	r1, 8007d10 <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007d0a:	2380      	movs	r3, #128	@ 0x80
 8007d0c:	f8a0 304c 	strh.w	r3, [r0, #76]	@ 0x4c
  }

  return HAL_OK;
}
 8007d10:	2000      	movs	r0, #0
 8007d12:	4770      	bx	lr

08007d14 <USB_DevConnect>:
/**
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
 8007d14:	2000      	movs	r0, #0
 8007d16:	4770      	bx	lr

08007d18 <USB_DevDisconnect>:
/**
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
 8007d18:	2000      	movs	r0, #0
 8007d1a:	4770      	bx	lr

08007d1c <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007d1c:	f8b0 0044 	ldrh.w	r0, [r0, #68]	@ 0x44
  return tmpreg;
}
 8007d20:	b280      	uxth	r0, r0
 8007d22:	4770      	bx	lr

08007d24 <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8007d24:	2000      	movs	r0, #0
 8007d26:	4770      	bx	lr

08007d28 <USB_WritePMA>:
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007d28:	eb00 0042 	add.w	r0, r0, r2, lsl #1
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007d2c:	3301      	adds	r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007d2e:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007d32:	085b      	lsrs	r3, r3, #1
 8007d34:	eb00 0383 	add.w	r3, r0, r3, lsl #2

  for (count = n; count != 0U; count--)
 8007d38:	4283      	cmp	r3, r0
 8007d3a:	d100      	bne.n	8007d3e <USB_WritePMA+0x16>
#endif /* PMA_ACCESS */

    pBuf++;
    pBuf++;
  }
}
 8007d3c:	4770      	bx	lr
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007d3e:	f831 2b02 	ldrh.w	r2, [r1], #2
    *pdwVal = (WrVal & 0xFFFFU);
 8007d42:	f820 2b04 	strh.w	r2, [r0], #4
  for (count = n; count != 0U; count--)
 8007d46:	e7f7      	b.n	8007d38 <USB_WritePMA+0x10>

08007d48 <USB_EPStartXfer>:
{
 8007d48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (ep->is_in == 1U)
 8007d4c:	784b      	ldrb	r3, [r1, #1]
{
 8007d4e:	4604      	mov	r4, r0
  if (ep->is_in == 1U)
 8007d50:	2b01      	cmp	r3, #1
{
 8007d52:	460d      	mov	r5, r1
    if (ep->doublebuffer == 0U)
 8007d54:	7b0a      	ldrb	r2, [r1, #12]
  if (ep->is_in == 1U)
 8007d56:	f040 8118 	bne.w	8007f8a <USB_EPStartXfer+0x242>
    if (ep->xfer_len > ep->maxpacket)
 8007d5a:	f8d1 9010 	ldr.w	r9, [r1, #16]
 8007d5e:	698f      	ldr	r7, [r1, #24]
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007d60:	6949      	ldr	r1, [r1, #20]
    if (ep->xfer_len > ep->maxpacket)
 8007d62:	454f      	cmp	r7, r9
 8007d64:	bf28      	it	cs
 8007d66:	464f      	movcs	r7, r9
    if (ep->doublebuffer == 0U)
 8007d68:	bb0a      	cbnz	r2, 8007dae <USB_EPStartXfer+0x66>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007d6a:	b2bf      	uxth	r7, r7
 8007d6c:	88ea      	ldrh	r2, [r5, #6]
 8007d6e:	463b      	mov	r3, r7
 8007d70:	f7ff ffda 	bl	8007d28 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007d74:	f8b4 0050 	ldrh.w	r0, [r4, #80]	@ 0x50
 8007d78:	7829      	ldrb	r1, [r5, #0]
 8007d7a:	b280      	uxth	r0, r0
 8007d7c:	f204 4204 	addw	r2, r4, #1028	@ 0x404
 8007d80:	0109      	lsls	r1, r1, #4
 8007d82:	4402      	add	r2, r0
 8007d84:	528f      	strh	r7, [r1, r2]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007d86:	782a      	ldrb	r2, [r5, #0]
 8007d88:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8007d8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d94:	041b      	lsls	r3, r3, #16
 8007d96:	0c1b      	lsrs	r3, r3, #16
 8007d98:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
  return HAL_OK;
 8007d9c:	2000      	movs	r0, #0
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007d9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007da2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007da6:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
}
 8007daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (ep->type == EP_TYPE_BULK)
 8007dae:	78eb      	ldrb	r3, [r5, #3]
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007db0:	f895 e000 	ldrb.w	lr, [r5]
      if (ep->type == EP_TYPE_BULK)
 8007db4:	2b02      	cmp	r3, #2
        if (ep->xfer_len_db > ep->maxpacket)
 8007db6:	6a2e      	ldr	r6, [r5, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007db8:	ea4f 1c0e 	mov.w	ip, lr, lsl #4
      if (ep->type == EP_TYPE_BULK)
 8007dbc:	f040 80d0 	bne.w	8007f60 <USB_EPStartXfer+0x218>
        if (ep->xfer_len_db > ep->maxpacket)
 8007dc0:	45b1      	cmp	r9, r6
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007dc2:	f830 202e 	ldrh.w	r2, [r0, lr, lsl #2]
        if (ep->xfer_len_db > ep->maxpacket)
 8007dc6:	f080 80b4 	bcs.w	8007f32 <USB_EPStartXfer+0x1ea>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007dca:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007dce:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007dd2:	0412      	lsls	r2, r2, #16
 8007dd4:	0c12      	lsrs	r2, r2, #16
 8007dd6:	f442 4201 	orr.w	r2, r2, #33024	@ 0x8100
 8007dda:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007dde:	f820 202e 	strh.w	r2, [r0, lr, lsl #2]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007de2:	f830 802e 	ldrh.w	r8, [r0, lr, lsl #2]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007de6:	f8b0 e050 	ldrh.w	lr, [r0, #80]	@ 0x50
          ep->xfer_len_db -= len;
 8007dea:	1bf6      	subs	r6, r6, r7
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007dec:	f018 0840 	ands.w	r8, r8, #64	@ 0x40
          ep->xfer_len_db -= len;
 8007df0:	622e      	str	r6, [r5, #32]
            ep->xfer_buff += len;
 8007df2:	eb01 0a07 	add.w	sl, r1, r7
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007df6:	b2bb      	uxth	r3, r7
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007df8:	fa1f fe8e 	uxth.w	lr, lr
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007dfc:	d04e      	beq.n	8007e9c <USB_EPStartXfer+0x154>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007dfe:	f200 420c 	addw	r2, r0, #1036	@ 0x40c
 8007e02:	4472      	add	r2, lr
 8007e04:	f822 300c 	strh.w	r3, [r2, ip]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007e08:	896a      	ldrh	r2, [r5, #10]
 8007e0a:	f7ff ff8d 	bl	8007d28 <USB_WritePMA>
            if (ep->xfer_len_db > ep->maxpacket)
 8007e0e:	45b1      	cmp	r9, r6
              ep->xfer_len_db -= len;
 8007e10:	bf36      	itet	cc
 8007e12:	1bf3      	subcc	r3, r6, r7
              ep->xfer_len_db = 0U;
 8007e14:	2300      	movcs	r3, #0
 8007e16:	463e      	movcc	r6, r7
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007e18:	786a      	ldrb	r2, [r5, #1]
 8007e1a:	622b      	str	r3, [r5, #32]
            ep->xfer_buff += len;
 8007e1c:	f8c5 a014 	str.w	sl, [r5, #20]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007e20:	b2b3      	uxth	r3, r6
 8007e22:	bb7a      	cbnz	r2, 8007e84 <USB_EPStartXfer+0x13c>
 8007e24:	f8b4 2050 	ldrh.w	r2, [r4, #80]	@ 0x50
 8007e28:	7828      	ldrb	r0, [r5, #0]
 8007e2a:	b292      	uxth	r2, r2
 8007e2c:	f204 4104 	addw	r1, r4, #1028	@ 0x404
 8007e30:	0100      	lsls	r0, r0, #4
 8007e32:	4411      	add	r1, r2
 8007e34:	5a42      	ldrh	r2, [r0, r1]
 8007e36:	2e3e      	cmp	r6, #62	@ 0x3e
 8007e38:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8007e3c:	5242      	strh	r2, [r0, r1]
 8007e3e:	d914      	bls.n	8007e6a <USB_EPStartXfer+0x122>
 8007e40:	5a42      	ldrh	r2, [r0, r1]
 8007e42:	0977      	lsrs	r7, r6, #5
 8007e44:	06f6      	lsls	r6, r6, #27
 8007e46:	bf08      	it	eq
 8007e48:	f107 37ff 	addeq.w	r7, r7, #4294967295
 8007e4c:	b292      	uxth	r2, r2
 8007e4e:	ea42 2287 	orr.w	r2, r2, r7, lsl #10
 8007e52:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8007e56:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8007e5a:	b292      	uxth	r2, r2
 8007e5c:	5242      	strh	r2, [r0, r1]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007e5e:	892a      	ldrh	r2, [r5, #8]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007e60:	4651      	mov	r1, sl
 8007e62:	4620      	mov	r0, r4
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007e64:	f7ff ff60 	bl	8007d28 <USB_WritePMA>
 8007e68:	e78d      	b.n	8007d86 <USB_EPStartXfer+0x3e>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007e6a:	b90e      	cbnz	r6, 8007e70 <USB_EPStartXfer+0x128>
 8007e6c:	5a42      	ldrh	r2, [r0, r1]
 8007e6e:	e7f0      	b.n	8007e52 <USB_EPStartXfer+0x10a>
 8007e70:	07f2      	lsls	r2, r6, #31
 8007e72:	5a42      	ldrh	r2, [r0, r1]
 8007e74:	ea4f 0756 	mov.w	r7, r6, lsr #1
 8007e78:	bf48      	it	mi
 8007e7a:	3701      	addmi	r7, #1
 8007e7c:	b292      	uxth	r2, r2
 8007e7e:	ea42 2287 	orr.w	r2, r2, r7, lsl #10
 8007e82:	e7ea      	b.n	8007e5a <USB_EPStartXfer+0x112>
 8007e84:	2a01      	cmp	r2, #1
 8007e86:	d1ea      	bne.n	8007e5e <USB_EPStartXfer+0x116>
 8007e88:	f8b4 0050 	ldrh.w	r0, [r4, #80]	@ 0x50
 8007e8c:	7829      	ldrb	r1, [r5, #0]
 8007e8e:	b280      	uxth	r0, r0
 8007e90:	f204 4204 	addw	r2, r4, #1028	@ 0x404
 8007e94:	0109      	lsls	r1, r1, #4
 8007e96:	4402      	add	r2, r0
 8007e98:	528b      	strh	r3, [r1, r2]
 8007e9a:	e7e0      	b.n	8007e5e <USB_EPStartXfer+0x116>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007e9c:	f200 4204 	addw	r2, r0, #1028	@ 0x404
 8007ea0:	4472      	add	r2, lr
 8007ea2:	f822 300c 	strh.w	r3, [r2, ip]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007ea6:	892a      	ldrh	r2, [r5, #8]
 8007ea8:	f7ff ff3e 	bl	8007d28 <USB_WritePMA>
            if (ep->xfer_len_db > ep->maxpacket)
 8007eac:	45b1      	cmp	r9, r6
              ep->xfer_len_db -= len;
 8007eae:	bf36      	itet	cc
 8007eb0:	1bf3      	subcc	r3, r6, r7
              ep->xfer_len_db = 0U;
 8007eb2:	4643      	movcs	r3, r8
 8007eb4:	463e      	movcc	r6, r7
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007eb6:	786a      	ldrb	r2, [r5, #1]
 8007eb8:	622b      	str	r3, [r5, #32]
            ep->xfer_buff += len;
 8007eba:	f8c5 a014 	str.w	sl, [r5, #20]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007ebe:	b2b3      	uxth	r3, r6
 8007ec0:	bb5a      	cbnz	r2, 8007f1a <USB_EPStartXfer+0x1d2>
 8007ec2:	f8b4 2050 	ldrh.w	r2, [r4, #80]	@ 0x50
 8007ec6:	7828      	ldrb	r0, [r5, #0]
 8007ec8:	b292      	uxth	r2, r2
 8007eca:	f204 410c 	addw	r1, r4, #1036	@ 0x40c
 8007ece:	0100      	lsls	r0, r0, #4
 8007ed0:	4411      	add	r1, r2
 8007ed2:	5a42      	ldrh	r2, [r0, r1]
 8007ed4:	2e3e      	cmp	r6, #62	@ 0x3e
 8007ed6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8007eda:	5242      	strh	r2, [r0, r1]
 8007edc:	d910      	bls.n	8007f00 <USB_EPStartXfer+0x1b8>
 8007ede:	5a42      	ldrh	r2, [r0, r1]
 8007ee0:	0977      	lsrs	r7, r6, #5
 8007ee2:	06f6      	lsls	r6, r6, #27
 8007ee4:	bf08      	it	eq
 8007ee6:	f107 37ff 	addeq.w	r7, r7, #4294967295
 8007eea:	b292      	uxth	r2, r2
 8007eec:	ea42 2287 	orr.w	r2, r2, r7, lsl #10
 8007ef0:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8007ef4:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8007ef8:	b292      	uxth	r2, r2
 8007efa:	5242      	strh	r2, [r0, r1]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007efc:	896a      	ldrh	r2, [r5, #10]
 8007efe:	e7af      	b.n	8007e60 <USB_EPStartXfer+0x118>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007f00:	b90e      	cbnz	r6, 8007f06 <USB_EPStartXfer+0x1be>
 8007f02:	5a42      	ldrh	r2, [r0, r1]
 8007f04:	e7f4      	b.n	8007ef0 <USB_EPStartXfer+0x1a8>
 8007f06:	07f2      	lsls	r2, r6, #31
 8007f08:	5a42      	ldrh	r2, [r0, r1]
 8007f0a:	ea4f 0756 	mov.w	r7, r6, lsr #1
 8007f0e:	bf48      	it	mi
 8007f10:	3701      	addmi	r7, #1
 8007f12:	b292      	uxth	r2, r2
 8007f14:	ea42 2287 	orr.w	r2, r2, r7, lsl #10
 8007f18:	e7ee      	b.n	8007ef8 <USB_EPStartXfer+0x1b0>
 8007f1a:	2a01      	cmp	r2, #1
 8007f1c:	d1ee      	bne.n	8007efc <USB_EPStartXfer+0x1b4>
 8007f1e:	f8b4 0050 	ldrh.w	r0, [r4, #80]	@ 0x50
 8007f22:	7829      	ldrb	r1, [r5, #0]
 8007f24:	b280      	uxth	r0, r0
 8007f26:	f204 420c 	addw	r2, r4, #1036	@ 0x40c
 8007f2a:	0109      	lsls	r1, r1, #4
 8007f2c:	4402      	add	r2, r0
 8007f2e:	528b      	strh	r3, [r1, r2]
 8007f30:	e7e4      	b.n	8007efc <USB_EPStartXfer+0x1b4>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007f32:	f422 42e2 	bic.w	r2, r2, #28928	@ 0x7100
 8007f36:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007f3a:	0412      	lsls	r2, r2, #16
 8007f3c:	0c12      	lsrs	r2, r2, #16
 8007f3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007f42:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007f46:	f820 202e 	strh.w	r2, [r0, lr, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007f4a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8007f4e:	f200 4204 	addw	r2, r0, #1028	@ 0x404
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	441a      	add	r2, r3
 8007f56:	b2b3      	uxth	r3, r6
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007f58:	f822 300c 	strh.w	r3, [r2, ip]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007f5c:	892a      	ldrh	r2, [r5, #8]
 8007f5e:	e781      	b.n	8007e64 <USB_EPStartXfer+0x11c>
        ep->xfer_len_db -= len;
 8007f60:	1bf6      	subs	r6, r6, r7
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007f62:	f830 202e 	ldrh.w	r2, [r0, lr, lsl #2]
        ep->xfer_len_db -= len;
 8007f66:	622e      	str	r6, [r5, #32]
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007f68:	f8b0 6050 	ldrh.w	r6, [r0, #80]	@ 0x50
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007f6c:	b2bb      	uxth	r3, r7
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007f6e:	0657      	lsls	r7, r2, #25
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007f70:	b2b6      	uxth	r6, r6
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007f72:	d506      	bpl.n	8007f82 <USB_EPStartXfer+0x23a>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007f74:	f200 420c 	addw	r2, r0, #1036	@ 0x40c
 8007f78:	4432      	add	r2, r6
 8007f7a:	f822 300c 	strh.w	r3, [r2, ip]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007f7e:	896a      	ldrh	r2, [r5, #10]
 8007f80:	e770      	b.n	8007e64 <USB_EPStartXfer+0x11c>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007f82:	f200 4204 	addw	r2, r0, #1028	@ 0x404
 8007f86:	4432      	add	r2, r6
 8007f88:	e7e6      	b.n	8007f58 <USB_EPStartXfer+0x210>
    if (ep->doublebuffer == 0U)
 8007f8a:	2a00      	cmp	r2, #0
 8007f8c:	d13b      	bne.n	8008006 <USB_EPStartXfer+0x2be>
      if (ep->xfer_len > ep->maxpacket)
 8007f8e:	698b      	ldr	r3, [r1, #24]
 8007f90:	6909      	ldr	r1, [r1, #16]
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007f92:	f8b0 0050 	ldrh.w	r0, [r0, #80]	@ 0x50
      if (ep->xfer_len > ep->maxpacket)
 8007f96:	428b      	cmp	r3, r1
        ep->xfer_len -= len;
 8007f98:	bf84      	itt	hi
 8007f9a:	1a5a      	subhi	r2, r3, r1
        len = ep->maxpacket;
 8007f9c:	460b      	movhi	r3, r1
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007f9e:	7829      	ldrb	r1, [r5, #0]
 8007fa0:	61aa      	str	r2, [r5, #24]
 8007fa2:	b280      	uxth	r0, r0
 8007fa4:	f204 420c 	addw	r2, r4, #1036	@ 0x40c
 8007fa8:	0109      	lsls	r1, r1, #4
 8007faa:	4402      	add	r2, r0
 8007fac:	5a88      	ldrh	r0, [r1, r2]
 8007fae:	2b3e      	cmp	r3, #62	@ 0x3e
 8007fb0:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8007fb4:	5288      	strh	r0, [r1, r2]
 8007fb6:	d91a      	bls.n	8007fee <USB_EPStartXfer+0x2a6>
 8007fb8:	0958      	lsrs	r0, r3, #5
 8007fba:	06de      	lsls	r6, r3, #27
 8007fbc:	5a8b      	ldrh	r3, [r1, r2]
 8007fbe:	bf08      	it	eq
 8007fc0:	f100 30ff 	addeq.w	r0, r0, #4294967295
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	ea43 2380 	orr.w	r3, r3, r0, lsl #10
 8007fca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007fce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007fd2:	b29b      	uxth	r3, r3
 8007fd4:	528b      	strh	r3, [r1, r2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007fd6:	782a      	ldrb	r2, [r5, #0]
 8007fd8:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8007fdc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007fe0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fe4:	041b      	lsls	r3, r3, #16
 8007fe6:	0c1b      	lsrs	r3, r3, #16
 8007fe8:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8007fec:	e6d6      	b.n	8007d9c <USB_EPStartXfer+0x54>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007fee:	b90b      	cbnz	r3, 8007ff4 <USB_EPStartXfer+0x2ac>
 8007ff0:	5a8b      	ldrh	r3, [r1, r2]
 8007ff2:	e7ea      	b.n	8007fca <USB_EPStartXfer+0x282>
 8007ff4:	0858      	lsrs	r0, r3, #1
 8007ff6:	07db      	lsls	r3, r3, #31
 8007ff8:	5a8b      	ldrh	r3, [r1, r2]
 8007ffa:	bf48      	it	mi
 8007ffc:	3001      	addmi	r0, #1
 8007ffe:	b29b      	uxth	r3, r3
 8008000:	ea43 2380 	orr.w	r3, r3, r0, lsl #10
 8008004:	e7e5      	b.n	8007fd2 <USB_EPStartXfer+0x28a>
      if (ep->type == EP_TYPE_BULK)
 8008006:	78ca      	ldrb	r2, [r1, #3]
 8008008:	2a02      	cmp	r2, #2
 800800a:	d170      	bne.n	80080ee <USB_EPStartXfer+0x3a6>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800800c:	2b00      	cmp	r3, #0
 800800e:	d138      	bne.n	8008082 <USB_EPStartXfer+0x33a>
 8008010:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8008014:	780b      	ldrb	r3, [r1, #0]
 8008016:	b292      	uxth	r2, r2
 8008018:	f200 4004 	addw	r0, r0, #1028	@ 0x404
 800801c:	011b      	lsls	r3, r3, #4
 800801e:	4410      	add	r0, r2
 8008020:	5ac2      	ldrh	r2, [r0, r3]
 8008022:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8008026:	52c2      	strh	r2, [r0, r3]
 8008028:	690a      	ldr	r2, [r1, #16]
 800802a:	2a3e      	cmp	r2, #62	@ 0x3e
 800802c:	d946      	bls.n	80080bc <USB_EPStartXfer+0x374>
 800802e:	5ac1      	ldrh	r1, [r0, r3]
 8008030:	0956      	lsrs	r6, r2, #5
 8008032:	06d7      	lsls	r7, r2, #27
 8008034:	bf08      	it	eq
 8008036:	f106 36ff 	addeq.w	r6, r6, #4294967295
 800803a:	b289      	uxth	r1, r1
 800803c:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 8008040:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8008044:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8008048:	b289      	uxth	r1, r1
 800804a:	52c1      	strh	r1, [r0, r3]
 800804c:	f8b4 0050 	ldrh.w	r0, [r4, #80]	@ 0x50
 8008050:	f204 410c 	addw	r1, r4, #1036	@ 0x40c
 8008054:	b280      	uxth	r0, r0
 8008056:	4401      	add	r1, r0
 8008058:	5ac8      	ldrh	r0, [r1, r3]
 800805a:	2a3e      	cmp	r2, #62	@ 0x3e
 800805c:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008060:	52c8      	strh	r0, [r1, r3]
 8008062:	d938      	bls.n	80080d6 <USB_EPStartXfer+0x38e>
 8008064:	0950      	lsrs	r0, r2, #5
 8008066:	06d7      	lsls	r7, r2, #27
 8008068:	5aca      	ldrh	r2, [r1, r3]
 800806a:	bf08      	it	eq
 800806c:	f100 30ff 	addeq.w	r0, r0, #4294967295
 8008070:	b292      	uxth	r2, r2
 8008072:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 8008076:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800807a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800807e:	b292      	uxth	r2, r2
 8008080:	52ca      	strh	r2, [r1, r3]
        if (ep->xfer_count != 0U)
 8008082:	69eb      	ldr	r3, [r5, #28]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d0a6      	beq.n	8007fd6 <USB_EPStartXfer+0x28e>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008088:	f244 0340 	movw	r3, #16448	@ 0x4040
 800808c:	782a      	ldrb	r2, [r5, #0]
 800808e:	f834 1022 	ldrh.w	r1, [r4, r2, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008092:	ea03 0001 	and.w	r0, r3, r1
 8008096:	438b      	bics	r3, r1
 8008098:	d001      	beq.n	800809e <USB_EPStartXfer+0x356>
 800809a:	2800      	cmp	r0, #0
 800809c:	d19b      	bne.n	8007fd6 <USB_EPStartXfer+0x28e>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800809e:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 80080a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080aa:	041b      	lsls	r3, r3, #16
 80080ac:	0c1b      	lsrs	r3, r3, #16
 80080ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080b2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80080b6:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
 80080ba:	e78c      	b.n	8007fd6 <USB_EPStartXfer+0x28e>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80080bc:	b90a      	cbnz	r2, 80080c2 <USB_EPStartXfer+0x37a>
 80080be:	5ac1      	ldrh	r1, [r0, r3]
 80080c0:	e7be      	b.n	8008040 <USB_EPStartXfer+0x2f8>
 80080c2:	07d1      	lsls	r1, r2, #31
 80080c4:	5ac1      	ldrh	r1, [r0, r3]
 80080c6:	ea4f 0652 	mov.w	r6, r2, lsr #1
 80080ca:	bf48      	it	mi
 80080cc:	3601      	addmi	r6, #1
 80080ce:	b289      	uxth	r1, r1
 80080d0:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 80080d4:	e7b8      	b.n	8008048 <USB_EPStartXfer+0x300>
 80080d6:	b90a      	cbnz	r2, 80080dc <USB_EPStartXfer+0x394>
 80080d8:	5aca      	ldrh	r2, [r1, r3]
 80080da:	e7cc      	b.n	8008076 <USB_EPStartXfer+0x32e>
 80080dc:	0850      	lsrs	r0, r2, #1
 80080de:	07d6      	lsls	r6, r2, #31
 80080e0:	5aca      	ldrh	r2, [r1, r3]
 80080e2:	bf48      	it	mi
 80080e4:	3001      	addmi	r0, #1
 80080e6:	b292      	uxth	r2, r2
 80080e8:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 80080ec:	e7c7      	b.n	800807e <USB_EPStartXfer+0x336>
      else if (ep->type == EP_TYPE_ISOC)
 80080ee:	2a01      	cmp	r2, #1
 80080f0:	d15d      	bne.n	80081ae <USB_EPStartXfer+0x466>
        if (ep->xfer_len > ep->maxpacket)
 80080f2:	698a      	ldr	r2, [r1, #24]
 80080f4:	6909      	ldr	r1, [r1, #16]
 80080f6:	428a      	cmp	r2, r1
          ep->xfer_len = 0U;
 80080f8:	bf94      	ite	ls
 80080fa:	2000      	movls	r0, #0
          ep->xfer_len -= len;
 80080fc:	1a50      	subhi	r0, r2, r1
 80080fe:	61a8      	str	r0, [r5, #24]
          len = ep->maxpacket;
 8008100:	bf88      	it	hi
 8008102:	460a      	movhi	r2, r1
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8008104:	2b00      	cmp	r3, #0
 8008106:	f47f af66 	bne.w	8007fd6 <USB_EPStartXfer+0x28e>
 800810a:	f8b4 1050 	ldrh.w	r1, [r4, #80]	@ 0x50
 800810e:	782b      	ldrb	r3, [r5, #0]
 8008110:	b289      	uxth	r1, r1
 8008112:	f204 4004 	addw	r0, r4, #1028	@ 0x404
 8008116:	011b      	lsls	r3, r3, #4
 8008118:	4408      	add	r0, r1
 800811a:	5ac1      	ldrh	r1, [r0, r3]
 800811c:	2a3e      	cmp	r2, #62	@ 0x3e
 800811e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8008122:	52c1      	strh	r1, [r0, r3]
 8008124:	d92b      	bls.n	800817e <USB_EPStartXfer+0x436>
 8008126:	06d1      	lsls	r1, r2, #27
 8008128:	5ac1      	ldrh	r1, [r0, r3]
 800812a:	ea4f 1652 	mov.w	r6, r2, lsr #5
 800812e:	bf08      	it	eq
 8008130:	f106 36ff 	addeq.w	r6, r6, #4294967295
 8008134:	b289      	uxth	r1, r1
 8008136:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 800813a:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800813e:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8008142:	b289      	uxth	r1, r1
 8008144:	52c1      	strh	r1, [r0, r3]
 8008146:	f8b4 0050 	ldrh.w	r0, [r4, #80]	@ 0x50
 800814a:	f204 410c 	addw	r1, r4, #1036	@ 0x40c
 800814e:	b280      	uxth	r0, r0
 8008150:	4401      	add	r1, r0
 8008152:	5ac8      	ldrh	r0, [r1, r3]
 8008154:	2a3e      	cmp	r2, #62	@ 0x3e
 8008156:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800815a:	52c8      	strh	r0, [r1, r3]
 800815c:	d91b      	bls.n	8008196 <USB_EPStartXfer+0x44e>
 800815e:	0950      	lsrs	r0, r2, #5
 8008160:	06d6      	lsls	r6, r2, #27
 8008162:	5aca      	ldrh	r2, [r1, r3]
 8008164:	bf08      	it	eq
 8008166:	f100 30ff 	addeq.w	r0, r0, #4294967295
 800816a:	b292      	uxth	r2, r2
 800816c:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 8008170:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8008174:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008178:	b292      	uxth	r2, r2
 800817a:	52ca      	strh	r2, [r1, r3]
 800817c:	e72b      	b.n	8007fd6 <USB_EPStartXfer+0x28e>
 800817e:	b90a      	cbnz	r2, 8008184 <USB_EPStartXfer+0x43c>
 8008180:	5ac1      	ldrh	r1, [r0, r3]
 8008182:	e7da      	b.n	800813a <USB_EPStartXfer+0x3f2>
 8008184:	5ac1      	ldrh	r1, [r0, r3]
 8008186:	0856      	lsrs	r6, r2, #1
 8008188:	07d7      	lsls	r7, r2, #31
 800818a:	bf48      	it	mi
 800818c:	3601      	addmi	r6, #1
 800818e:	b289      	uxth	r1, r1
 8008190:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 8008194:	e7d5      	b.n	8008142 <USB_EPStartXfer+0x3fa>
 8008196:	b90a      	cbnz	r2, 800819c <USB_EPStartXfer+0x454>
 8008198:	5aca      	ldrh	r2, [r1, r3]
 800819a:	e7e9      	b.n	8008170 <USB_EPStartXfer+0x428>
 800819c:	0850      	lsrs	r0, r2, #1
 800819e:	07d2      	lsls	r2, r2, #31
 80081a0:	5aca      	ldrh	r2, [r1, r3]
 80081a2:	bf48      	it	mi
 80081a4:	3001      	addmi	r0, #1
 80081a6:	b292      	uxth	r2, r2
 80081a8:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 80081ac:	e7e4      	b.n	8008178 <USB_EPStartXfer+0x430>
        return HAL_ERROR;
 80081ae:	2001      	movs	r0, #1
 80081b0:	e5fb      	b.n	8007daa <USB_EPStartXfer+0x62>

080081b2 <USB_ReadPMA>:
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80081b2:	eb00 0042 	add.w	r0, r0, r2, lsl #1
{
 80081b6:	b5f0      	push	{r4, r5, r6, r7, lr}
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80081b8:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
  uint32_t n = (uint32_t)wNBytes >> 1;
 80081bc:	085d      	lsrs	r5, r3, #1

  for (count = n; count != 0U; count--)
 80081be:	460c      	mov	r4, r1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80081c0:	4607      	mov	r7, r0
  for (count = n; count != 0U; count--)
 80081c2:	462e      	mov	r6, r5
 80081c4:	3402      	adds	r4, #2
 80081c6:	b936      	cbnz	r6, 80081d6 <USB_ReadPMA+0x24>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80081c8:	07db      	lsls	r3, r3, #31
  {
    RdVal = *pdwVal;
 80081ca:	bf44      	itt	mi
 80081cc:	f830 3025 	ldrhmi.w	r3, [r0, r5, lsl #2]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80081d0:	f801 3015 	strbmi.w	r3, [r1, r5, lsl #1]
  }
}
 80081d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    RdVal = *(__IO uint16_t *)pdwVal;
 80081d6:	f837 2b04 	ldrh.w	r2, [r7], #4
  for (count = n; count != 0U; count--)
 80081da:	3e01      	subs	r6, #1
    RdVal = *(__IO uint16_t *)pdwVal;
 80081dc:	b292      	uxth	r2, r2
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80081de:	f804 2c02 	strb.w	r2, [r4, #-2]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80081e2:	0a12      	lsrs	r2, r2, #8
 80081e4:	f804 2c01 	strb.w	r2, [r4, #-1]
  for (count = n; count != 0U; count--)
 80081e8:	e7ec      	b.n	80081c4 <USB_ReadPMA+0x12>

080081ea <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80081ea:	f8d0 32bc 	ldr.w	r3, [r0, #700]	@ 0x2bc
{
 80081ee:	b510      	push	{r4, lr}
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80081f0:	b16b      	cbz	r3, 800820e <USBD_CDC_EP0_RxReady+0x24>
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80081f2:	f8d0 42b8 	ldr.w	r4, [r0, #696]	@ 0x2b8
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80081f6:	f894 0200 	ldrb.w	r0, [r4, #512]	@ 0x200
 80081fa:	28ff      	cmp	r0, #255	@ 0xff
 80081fc:	d007      	beq.n	800820e <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	4621      	mov	r1, r4
 8008202:	f894 2201 	ldrb.w	r2, [r4, #513]	@ 0x201
 8008206:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8008208:	23ff      	movs	r3, #255	@ 0xff
 800820a:	f884 3200 	strb.w	r3, [r4, #512]	@ 0x200

  }
  return USBD_OK;
}
 800820e:	2000      	movs	r0, #0
 8008210:	bd10      	pop	{r4, pc}
	...

08008214 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008214:	2343      	movs	r3, #67	@ 0x43
 8008216:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8008218:	4800      	ldr	r0, [pc, #0]	@ (800821c <USBD_CDC_GetFSCfgDesc+0x8>)
 800821a:	4770      	bx	lr
 800821c:	20000084 	.word	0x20000084

08008220 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008220:	2343      	movs	r3, #67	@ 0x43
 8008222:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8008224:	4800      	ldr	r0, [pc, #0]	@ (8008228 <USBD_CDC_GetHSCfgDesc+0x8>)
 8008226:	4770      	bx	lr
 8008228:	200000c8 	.word	0x200000c8

0800822c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800822c:	2343      	movs	r3, #67	@ 0x43
 800822e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8008230:	4800      	ldr	r0, [pc, #0]	@ (8008234 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8008232:	4770      	bx	lr
 8008234:	20000040 	.word	0x20000040

08008238 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008238:	230a      	movs	r3, #10
 800823a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 800823c:	4800      	ldr	r0, [pc, #0]	@ (8008240 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800823e:	4770      	bx	lr
 8008240:	20000144 	.word	0x20000144

08008244 <USBD_CDC_DataOut>:
{
 8008244:	b538      	push	{r3, r4, r5, lr}
 8008246:	4604      	mov	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008248:	f8d0 52b8 	ldr.w	r5, [r0, #696]	@ 0x2b8
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800824c:	f000 fef4 	bl	8009038 <USBD_LL_GetRxDataSize>
  if (pdev->pClassData != NULL)
 8008250:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008254:	f8c5 020c 	str.w	r0, [r5, #524]	@ 0x20c
  if (pdev->pClassData != NULL)
 8008258:	b14b      	cbz	r3, 800826e <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800825a:	f8d4 32bc 	ldr.w	r3, [r4, #700]	@ 0x2bc
 800825e:	f8d5 0204 	ldr.w	r0, [r5, #516]	@ 0x204
 8008262:	68db      	ldr	r3, [r3, #12]
 8008264:	f505 7103 	add.w	r1, r5, #524	@ 0x20c
 8008268:	4798      	blx	r3
    return USBD_OK;
 800826a:	2000      	movs	r0, #0
}
 800826c:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 800826e:	2002      	movs	r0, #2
 8008270:	e7fc      	b.n	800826c <USBD_CDC_DataOut+0x28>

08008272 <USBD_CDC_DataIn>:
{
 8008272:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008274:	f8d0 62b8 	ldr.w	r6, [r0, #696]	@ 0x2b8
  if (pdev->pClassData != NULL)
 8008278:	b1ce      	cbz	r6, 80082ae <USBD_CDC_DataIn+0x3c>
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800827a:	2214      	movs	r2, #20
 800827c:	fb02 0201 	mla	r2, r2, r1, r0
 8008280:	69d3      	ldr	r3, [r2, #28]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008282:	f8d0 52c0 	ldr.w	r5, [r0, #704]	@ 0x2c0
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008286:	b173      	cbz	r3, 80082a6 <USBD_CDC_DataIn+0x34>
 8008288:	2728      	movs	r7, #40	@ 0x28
 800828a:	fb07 5401 	mla	r4, r7, r1, r5
 800828e:	6a24      	ldr	r4, [r4, #32]
 8008290:	fbb3 f5f4 	udiv	r5, r3, r4
 8008294:	fb04 3315 	mls	r3, r4, r5, r3
 8008298:	b92b      	cbnz	r3, 80082a6 <USBD_CDC_DataIn+0x34>
      pdev->ep_in[epnum].total_length = 0U;
 800829a:	61d3      	str	r3, [r2, #28]
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800829c:	461a      	mov	r2, r3
 800829e:	f000 feb9 	bl	8009014 <USBD_LL_Transmit>
    return USBD_OK;
 80082a2:	2000      	movs	r0, #0
}
 80082a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hcdc->TxState = 0U;
 80082a6:	2300      	movs	r3, #0
 80082a8:	f8c6 3214 	str.w	r3, [r6, #532]	@ 0x214
 80082ac:	e7f9      	b.n	80082a2 <USBD_CDC_DataIn+0x30>
    return USBD_FAIL;
 80082ae:	2002      	movs	r0, #2
 80082b0:	e7f8      	b.n	80082a4 <USBD_CDC_DataIn+0x32>

080082b2 <USBD_CDC_Setup>:
  uint8_t ifalt = 0U;
 80082b2:	2300      	movs	r3, #0
{
 80082b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80082b6:	780f      	ldrb	r7, [r1, #0]
  uint8_t ifalt = 0U;
 80082b8:	f88d 3005 	strb.w	r3, [sp, #5]
  uint16_t status_info = 0U;
 80082bc:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80082c0:	f017 0360 	ands.w	r3, r7, #96	@ 0x60
{
 80082c4:	4604      	mov	r4, r0
 80082c6:	460d      	mov	r5, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80082c8:	f8d0 62b8 	ldr.w	r6, [r0, #696]	@ 0x2b8
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80082cc:	d022      	beq.n	8008314 <USBD_CDC_Setup+0x62>
 80082ce:	2b20      	cmp	r3, #32
 80082d0:	d13a      	bne.n	8008348 <USBD_CDC_Setup+0x96>
      if (req->wLength)
 80082d2:	88ca      	ldrh	r2, [r1, #6]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80082d4:	784b      	ldrb	r3, [r1, #1]
      if (req->wLength)
 80082d6:	b1ba      	cbz	r2, 8008308 <USBD_CDC_Setup+0x56>
        if (req->bmRequest & 0x80U)
 80082d8:	0639      	lsls	r1, r7, #24
 80082da:	d50b      	bpl.n	80082f4 <USBD_CDC_Setup+0x42>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80082dc:	f8d0 12bc 	ldr.w	r1, [r0, #700]	@ 0x2bc
 80082e0:	4618      	mov	r0, r3
 80082e2:	688f      	ldr	r7, [r1, #8]
 80082e4:	4631      	mov	r1, r6
 80082e6:	47b8      	blx	r7
          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80082e8:	4631      	mov	r1, r6
 80082ea:	4620      	mov	r0, r4
 80082ec:	88ea      	ldrh	r2, [r5, #6]
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80082ee:	f000 fc4d 	bl	8008b8c <USBD_CtlSendData>
 80082f2:	e006      	b.n	8008302 <USBD_CDC_Setup+0x50>
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80082f4:	4631      	mov	r1, r6
          hcdc->CmdOpCode = req->bRequest;
 80082f6:	f886 3200 	strb.w	r3, [r6, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80082fa:	f886 2201 	strb.w	r2, [r6, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80082fe:	f000 fc5a 	bl	8008bb6 <USBD_CtlPrepareRx>
  uint8_t ret = USBD_OK;
 8008302:	2000      	movs	r0, #0
}
 8008304:	b003      	add	sp, #12
 8008306:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008308:	f8d0 02bc 	ldr.w	r0, [r0, #700]	@ 0x2bc
 800830c:	6884      	ldr	r4, [r0, #8]
 800830e:	4618      	mov	r0, r3
 8008310:	47a0      	blx	r4
 8008312:	e7f6      	b.n	8008302 <USBD_CDC_Setup+0x50>
      switch (req->bRequest)
 8008314:	784b      	ldrb	r3, [r1, #1]
 8008316:	2b0a      	cmp	r3, #10
 8008318:	d00a      	beq.n	8008330 <USBD_CDC_Setup+0x7e>
 800831a:	2b0b      	cmp	r3, #11
 800831c:	d010      	beq.n	8008340 <USBD_CDC_Setup+0x8e>
 800831e:	b99b      	cbnz	r3, 8008348 <USBD_CDC_Setup+0x96>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008320:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008324:	2b03      	cmp	r3, #3
 8008326:	d10f      	bne.n	8008348 <USBD_CDC_Setup+0x96>
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008328:	2202      	movs	r2, #2
 800832a:	f10d 0106 	add.w	r1, sp, #6
 800832e:	e7de      	b.n	80082ee <USBD_CDC_Setup+0x3c>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008330:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008334:	2b03      	cmp	r3, #3
 8008336:	d107      	bne.n	8008348 <USBD_CDC_Setup+0x96>
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008338:	2201      	movs	r2, #1
 800833a:	f10d 0105 	add.w	r1, sp, #5
 800833e:	e7d6      	b.n	80082ee <USBD_CDC_Setup+0x3c>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008340:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008344:	2b03      	cmp	r3, #3
 8008346:	d0dc      	beq.n	8008302 <USBD_CDC_Setup+0x50>
          USBD_CtlError(pdev, req);
 8008348:	4620      	mov	r0, r4
 800834a:	4629      	mov	r1, r5
 800834c:	f000 fbf7 	bl	8008b3e <USBD_CtlError>
            ret = USBD_FAIL;
 8008350:	2002      	movs	r0, #2
 8008352:	e7d7      	b.n	8008304 <USBD_CDC_Setup+0x52>

08008354 <USBD_CDC_DeInit>:
{
 8008354:	b538      	push	{r3, r4, r5, lr}
 8008356:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008358:	2500      	movs	r5, #0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800835a:	2181      	movs	r1, #129	@ 0x81
 800835c:	f000 fe25 	bl	8008faa <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008360:	2101      	movs	r1, #1
 8008362:	4620      	mov	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008364:	62e5      	str	r5, [r4, #44]	@ 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008366:	f000 fe20 	bl	8008faa <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800836a:	2182      	movs	r1, #130	@ 0x82
 800836c:	4620      	mov	r0, r4
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800836e:	f8c4 516c 	str.w	r5, [r4, #364]	@ 0x16c
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008372:	f000 fe1a 	bl	8008faa <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 8008376:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800837a:	6425      	str	r5, [r4, #64]	@ 0x40
  if (pdev->pClassData != NULL)
 800837c:	b14b      	cbz	r3, 8008392 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800837e:	f8d4 32bc 	ldr.w	r3, [r4, #700]	@ 0x2bc
 8008382:	685b      	ldr	r3, [r3, #4]
 8008384:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008386:	f8d4 02b8 	ldr.w	r0, [r4, #696]	@ 0x2b8
 800838a:	f000 fe5d 	bl	8009048 <USBD_static_free>
    pdev->pClassData = NULL;
 800838e:	f8c4 52b8 	str.w	r5, [r4, #696]	@ 0x2b8
}
 8008392:	2000      	movs	r0, #0
 8008394:	bd38      	pop	{r3, r4, r5, pc}

08008396 <USBD_CDC_Init>:
{
 8008396:	b570      	push	{r4, r5, r6, lr}
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008398:	7c03      	ldrb	r3, [r0, #16]
{
 800839a:	4604      	mov	r4, r0
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800839c:	bba3      	cbnz	r3, 8008408 <USBD_CDC_Init+0x72>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800839e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80083a2:	2181      	movs	r1, #129	@ 0x81
 80083a4:	2202      	movs	r2, #2
 80083a6:	f000 fdf4 	bl	8008f92 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80083aa:	2101      	movs	r1, #1
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80083ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80083b0:	62e1      	str	r1, [r4, #44]	@ 0x2c
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80083b2:	2501      	movs	r5, #1
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80083b4:	2202      	movs	r2, #2
 80083b6:	4620      	mov	r0, r4
 80083b8:	f000 fdeb 	bl	8008f92 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80083bc:	2308      	movs	r3, #8
 80083be:	2203      	movs	r2, #3
 80083c0:	2182      	movs	r1, #130	@ 0x82
 80083c2:	4620      	mov	r0, r4
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80083c4:	f8c4 516c 	str.w	r5, [r4, #364]	@ 0x16c
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80083c8:	f000 fde3 	bl	8008f92 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80083cc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80083d0:	6425      	str	r5, [r4, #64]	@ 0x40
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80083d2:	f000 fe35 	bl	8009040 <USBD_static_malloc>
 80083d6:	4606      	mov	r6, r0
 80083d8:	f8c4 02b8 	str.w	r0, [r4, #696]	@ 0x2b8
  if (pdev->pClassData == NULL)
 80083dc:	b1f8      	cbz	r0, 800841e <USBD_CDC_Init+0x88>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80083de:	f8d4 32bc 	ldr.w	r3, [r4, #700]	@ 0x2bc
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4798      	blx	r3
    hcdc->TxState = 0U;
 80083e6:	2300      	movs	r3, #0
 80083e8:	f8c6 3214 	str.w	r3, [r6, #532]	@ 0x214
    hcdc->RxState = 0U;
 80083ec:	f8c6 3218 	str.w	r3, [r6, #536]	@ 0x218
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083f0:	7c23      	ldrb	r3, [r4, #16]
 80083f2:	b993      	cbnz	r3, 800841a <USBD_CDC_Init+0x84>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80083f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80083f8:	4629      	mov	r1, r5
 80083fa:	4620      	mov	r0, r4
 80083fc:	f8d6 2204 	ldr.w	r2, [r6, #516]	@ 0x204
 8008400:	f000 fe11 	bl	8009026 <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 8008404:	2000      	movs	r0, #0
}
 8008406:	bd70      	pop	{r4, r5, r6, pc}
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008408:	2340      	movs	r3, #64	@ 0x40
 800840a:	2181      	movs	r1, #129	@ 0x81
 800840c:	2202      	movs	r2, #2
 800840e:	f000 fdc0 	bl	8008f92 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008412:	2101      	movs	r1, #1
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008414:	2340      	movs	r3, #64	@ 0x40
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008416:	62e1      	str	r1, [r4, #44]	@ 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008418:	e7cb      	b.n	80083b2 <USBD_CDC_Init+0x1c>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800841a:	2340      	movs	r3, #64	@ 0x40
 800841c:	e7ec      	b.n	80083f8 <USBD_CDC_Init+0x62>
    ret = 1U;
 800841e:	4628      	mov	r0, r5
 8008420:	e7f1      	b.n	8008406 <USBD_CDC_Init+0x70>

08008422 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if (fops != NULL)
 8008422:	b119      	cbz	r1, 800842c <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData = fops;
 8008424:	f8c0 12bc 	str.w	r1, [r0, #700]	@ 0x2bc
    ret = USBD_OK;
 8008428:	2000      	movs	r0, #0
 800842a:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 800842c:	2002      	movs	r0, #2
  }

  return ret;
}
 800842e:	4770      	bx	lr

08008430 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008430:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return USBD_OK;
}
 8008434:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 8008436:	f8c3 1208 	str.w	r1, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800843a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
}
 800843e:	4770      	bx	lr

08008440 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 8008440:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8

  return USBD_OK;
}
 8008444:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8008446:	f8c3 1204 	str.w	r1, [r3, #516]	@ 0x204
}
 800844a:	4770      	bx	lr

0800844c <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800844c:	f8d0 22b8 	ldr.w	r2, [r0, #696]	@ 0x2b8
{
 8008450:	b510      	push	{r4, lr}

  if (pdev->pClassData != NULL)
 8008452:	b182      	cbz	r2, 8008476 <USBD_CDC_TransmitPacket+0x2a>
  {
    if (hcdc->TxState == 0U)
 8008454:	f8d2 4214 	ldr.w	r4, [r2, #532]	@ 0x214
 8008458:	2301      	movs	r3, #1
 800845a:	b974      	cbnz	r4, 800847a <USBD_CDC_TransmitPacket+0x2e>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800845c:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008460:	f8d2 3210 	ldr.w	r3, [r2, #528]	@ 0x210

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008464:	2181      	movs	r1, #129	@ 0x81
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008466:	6303      	str	r3, [r0, #48]	@ 0x30
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008468:	f8d2 2208 	ldr.w	r2, [r2, #520]	@ 0x208
 800846c:	b29b      	uxth	r3, r3
 800846e:	f000 fdd1 	bl	8009014 <USBD_LL_Transmit>
                       (uint16_t)hcdc->TxLength);

      return USBD_OK;
 8008472:	4620      	mov	r0, r4
  }
  else
  {
    return USBD_FAIL;
  }
}
 8008474:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 8008476:	2002      	movs	r0, #2
 8008478:	e7fc      	b.n	8008474 <USBD_CDC_TransmitPacket+0x28>
      return USBD_BUSY;
 800847a:	4618      	mov	r0, r3
 800847c:	e7fa      	b.n	8008474 <USBD_CDC_TransmitPacket+0x28>

0800847e <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800847e:	f8d0 22b8 	ldr.w	r2, [r0, #696]	@ 0x2b8
{
 8008482:	b508      	push	{r3, lr}

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008484:	b162      	cbz	r2, 80084a0 <USBD_CDC_ReceivePacket+0x22>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008486:	7c03      	ldrb	r3, [r0, #16]
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008488:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800848c:	b933      	cbnz	r3, 800849c <USBD_CDC_ReceivePacket+0x1e>
      USBD_LL_PrepareReceive(pdev,
 800848e:	f44f 7300 	mov.w	r3, #512	@ 0x200
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008492:	2101      	movs	r1, #1
 8008494:	f000 fdc7 	bl	8009026 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008498:	2000      	movs	r0, #0
  }
  else
  {
    return USBD_FAIL;
  }
}
 800849a:	bd08      	pop	{r3, pc}
      USBD_LL_PrepareReceive(pdev,
 800849c:	2340      	movs	r3, #64	@ 0x40
 800849e:	e7f8      	b.n	8008492 <USBD_CDC_ReceivePacket+0x14>
    return USBD_FAIL;
 80084a0:	2002      	movs	r0, #2
 80084a2:	e7fa      	b.n	800849a <USBD_CDC_ReceivePacket+0x1c>

080084a4 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80084a4:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80084a6:	b180      	cbz	r0, 80084ca <USBD_Init+0x26>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80084a8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80084ac:	b113      	cbz	r3, 80084b4 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 80084ae:	2300      	movs	r3, #0
 80084b0:	f8c0 32b4 	str.w	r3, [r0, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80084b4:	b109      	cbz	r1, 80084ba <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 80084b6:	f8c0 12b0 	str.w	r1, [r0, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80084ba:	2301      	movs	r3, #1
  pdev->id = id;
 80084bc:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 80084be:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80084c2:	f000 fd1d 	bl	8008f00 <USBD_LL_Init>

  return USBD_OK;
 80084c6:	2000      	movs	r0, #0
}
 80084c8:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 80084ca:	2002      	movs	r0, #2
 80084cc:	e7fc      	b.n	80084c8 <USBD_Init+0x24>

080084ce <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef status = USBD_OK;
  if (pclass != NULL)
 80084ce:	b119      	cbz	r1, 80084d8 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80084d0:	f8c0 12b4 	str.w	r1, [r0, #692]	@ 0x2b4
    status = USBD_OK;
 80084d4:	2000      	movs	r0, #0
 80084d6:	4770      	bx	lr
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80084d8:	2002      	movs	r0, #2
  }

  return status;
}
 80084da:	4770      	bx	lr

080084dc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80084dc:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80084de:	f000 fd4f 	bl	8008f80 <USBD_LL_Start>

  return USBD_OK;
}
 80084e2:	2000      	movs	r0, #0
 80084e4:	bd08      	pop	{r3, pc}

080084e6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80084e6:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 80084e8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80084ec:	b133      	cbz	r3, 80084fc <USBD_SetClassConfig+0x16>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4798      	blx	r3
 80084f2:	3800      	subs	r0, #0
 80084f4:	bf18      	it	ne
 80084f6:	2001      	movne	r0, #1
 80084f8:	0040      	lsls	r0, r0, #1
      ret = USBD_OK;
    }
  }

  return ret;
}
 80084fa:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 80084fc:	2002      	movs	r0, #2
 80084fe:	e7fc      	b.n	80084fa <USBD_SetClassConfig+0x14>

08008500 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008500:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008502:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	4798      	blx	r3

  return USBD_OK;
}
 800850a:	2000      	movs	r0, #0
 800850c:	bd08      	pop	{r3, pc}

0800850e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800850e:	b538      	push	{r3, r4, r5, lr}
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008510:	f500 752a 	add.w	r5, r0, #680	@ 0x2a8
{
 8008514:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008516:	4628      	mov	r0, r5
 8008518:	f000 fb06 	bl	8008b28 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800851c:	2301      	movs	r3, #1

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 800851e:	f894 12a8 	ldrb.w	r1, [r4, #680]	@ 0x2a8
  pdev->ep0_state = USBD_EP0_SETUP;
 8008522:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294
  pdev->ep0_data_len = pdev->request.wLength;
 8008526:	f8b4 32ae 	ldrh.w	r3, [r4, #686]	@ 0x2ae
 800852a:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 800852e:	f001 031f 	and.w	r3, r1, #31
 8008532:	2b01      	cmp	r3, #1
 8008534:	d008      	beq.n	8008548 <USBD_LL_SetupStage+0x3a>
 8008536:	2b02      	cmp	r3, #2
 8008538:	d00b      	beq.n	8008552 <USBD_LL_SetupStage+0x44>
 800853a:	b97b      	cbnz	r3, 800855c <USBD_LL_SetupStage+0x4e>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800853c:	4629      	mov	r1, r5
 800853e:	4620      	mov	r0, r4
 8008540:	f000 f8fa 	bl	8008738 <USBD_StdDevReq>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return USBD_OK;
}
 8008544:	2000      	movs	r0, #0
 8008546:	bd38      	pop	{r3, r4, r5, pc}
      USBD_StdItfReq(pdev, &pdev->request);
 8008548:	4629      	mov	r1, r5
 800854a:	4620      	mov	r0, r4
 800854c:	f000 fa3c 	bl	80089c8 <USBD_StdItfReq>
      break;
 8008550:	e7f8      	b.n	8008544 <USBD_LL_SetupStage+0x36>
      USBD_StdEPReq(pdev, &pdev->request);
 8008552:	4629      	mov	r1, r5
 8008554:	4620      	mov	r0, r4
 8008556:	f000 fa5b 	bl	8008a10 <USBD_StdEPReq>
      break;
 800855a:	e7f3      	b.n	8008544 <USBD_LL_SetupStage+0x36>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800855c:	4620      	mov	r0, r4
 800855e:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8008562:	f000 fd2b 	bl	8008fbc <USBD_LL_StallEP>
      break;
 8008566:	e7ed      	b.n	8008544 <USBD_LL_SetupStage+0x36>

08008568 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008568:	b570      	push	{r4, r5, r6, lr}
 800856a:	4604      	mov	r4, r0
 800856c:	4616      	mov	r6, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800856e:	bb39      	cbnz	r1, 80085c0 <USBD_LL_DataOutStage+0x58>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008570:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 8008574:	2a03      	cmp	r2, #3
 8008576:	d11c      	bne.n	80085b2 <USBD_LL_DataOutStage+0x4a>
    {
      if (pep->rem_length > pep->maxpacket)
 8008578:	e9d0 5258 	ldrd	r5, r2, [r0, #352]	@ 0x160
 800857c:	4295      	cmp	r5, r2
 800857e:	d90b      	bls.n	8008598 <USBD_LL_DataOutStage+0x30>
      {
        pep->rem_length -= pep->maxpacket;
 8008580:	1aad      	subs	r5, r5, r2

        USBD_CtlContinueRx(pdev, pdata,
 8008582:	42aa      	cmp	r2, r5
 8008584:	4631      	mov	r1, r6
        pep->rem_length -= pep->maxpacket;
 8008586:	f8c0 5160 	str.w	r5, [r0, #352]	@ 0x160
        USBD_CtlContinueRx(pdev, pdata,
 800858a:	bf8c      	ite	hi
 800858c:	b2aa      	uxthhi	r2, r5
 800858e:	b292      	uxthls	r2, r2
 8008590:	f000 fb1e 	bl	8008bd0 <USBD_CtlContinueRx>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8008594:	2000      	movs	r0, #0
}
 8008596:	bd70      	pop	{r4, r5, r6, pc}
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008598:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800859c:	691b      	ldr	r3, [r3, #16]
 800859e:	b123      	cbz	r3, 80085aa <USBD_LL_DataOutStage+0x42>
 80085a0:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 80085a4:	2a03      	cmp	r2, #3
 80085a6:	d100      	bne.n	80085aa <USBD_LL_DataOutStage+0x42>
          pdev->pClass->EP0_RxReady(pdev);
 80085a8:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80085aa:	4620      	mov	r0, r4
 80085ac:	f000 fb18 	bl	8008be0 <USBD_CtlSendStatus>
 80085b0:	e7f0      	b.n	8008594 <USBD_LL_DataOutStage+0x2c>
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80085b2:	2a05      	cmp	r2, #5
 80085b4:	d1ee      	bne.n	8008594 <USBD_LL_DataOutStage+0x2c>
        pdev->ep0_state = USBD_EP0_IDLE;
 80085b6:	f8c4 1294 	str.w	r1, [r4, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 80085ba:	f000 fcff 	bl	8008fbc <USBD_LL_StallEP>
 80085be:	e7e9      	b.n	8008594 <USBD_LL_DataOutStage+0x2c>
  else if ((pdev->pClass->DataOut != NULL) &&
 80085c0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80085c4:	699b      	ldr	r3, [r3, #24]
 80085c6:	b12b      	cbz	r3, 80085d4 <USBD_LL_DataOutStage+0x6c>
 80085c8:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 80085cc:	2a03      	cmp	r2, #3
 80085ce:	d101      	bne.n	80085d4 <USBD_LL_DataOutStage+0x6c>
    pdev->pClass->DataOut(pdev, epnum);
 80085d0:	4798      	blx	r3
 80085d2:	e7df      	b.n	8008594 <USBD_LL_DataOutStage+0x2c>
    return USBD_FAIL;
 80085d4:	2002      	movs	r0, #2
 80085d6:	e7de      	b.n	8008596 <USBD_LL_DataOutStage+0x2e>

080085d8 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80085d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085da:	4604      	mov	r4, r0
 80085dc:	4613      	mov	r3, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80085de:	460f      	mov	r7, r1
 80085e0:	2900      	cmp	r1, #0
 80085e2:	d149      	bne.n	8008678 <USBD_LL_DataInStage+0xa0>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80085e4:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 80085e8:	2a02      	cmp	r2, #2
 80085ea:	d13a      	bne.n	8008662 <USBD_LL_DataInStage+0x8a>
    {
      if (pep->rem_length > pep->maxpacket)
 80085ec:	e9d0 5608 	ldrd	r5, r6, [r0, #32]
 80085f0:	42b5      	cmp	r5, r6
 80085f2:	d911      	bls.n	8008618 <USBD_LL_DataInStage+0x40>
      {
        pep->rem_length -= pep->maxpacket;
 80085f4:	1bad      	subs	r5, r5, r6

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80085f6:	4619      	mov	r1, r3
        pep->rem_length -= pep->maxpacket;
 80085f8:	6205      	str	r5, [r0, #32]
        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80085fa:	b2aa      	uxth	r2, r5
 80085fc:	f000 fad3 	bl	8008ba6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008600:	463b      	mov	r3, r7
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
          pdev->ep0_data_len = 0U;

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008602:	461a      	mov	r2, r3
 8008604:	4619      	mov	r1, r3
 8008606:	4620      	mov	r0, r4
 8008608:	f000 fd0d 	bl	8009026 <USBD_LL_PrepareReceive>
      {
        USBD_LL_StallEP(pdev, 0x80U);
      }
    }

    if (pdev->dev_test_mode == 1U)
 800860c:	f894 32a0 	ldrb.w	r3, [r4, #672]	@ 0x2a0
 8008610:	2b01      	cmp	r3, #1
 8008612:	d02d      	beq.n	8008670 <USBD_LL_DataInStage+0x98>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8008614:	2000      	movs	r0, #0
}
 8008616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008618:	69c3      	ldr	r3, [r0, #28]
 800861a:	fbb3 f5f6 	udiv	r5, r3, r6
 800861e:	fb06 3515 	mls	r5, r6, r5, r3
 8008622:	b965      	cbnz	r5, 800863e <USBD_LL_DataInStage+0x66>
 8008624:	429e      	cmp	r6, r3
 8008626:	d80a      	bhi.n	800863e <USBD_LL_DataInStage+0x66>
            (pep->total_length >= pep->maxpacket) &&
 8008628:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
 800862c:	4293      	cmp	r3, r2
 800862e:	d206      	bcs.n	800863e <USBD_LL_DataInStage+0x66>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008630:	462a      	mov	r2, r5
 8008632:	f000 fab8 	bl	8008ba6 <USBD_CtlContinueSendData>
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008636:	462b      	mov	r3, r5
          pdev->ep0_data_len = 0U;
 8008638:	f8c4 5298 	str.w	r5, [r4, #664]	@ 0x298
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800863c:	e7e1      	b.n	8008602 <USBD_LL_DataInStage+0x2a>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800863e:	f8d4 32b4 	ldr.w	r3, [r4, #692]	@ 0x2b4
 8008642:	68db      	ldr	r3, [r3, #12]
 8008644:	b12b      	cbz	r3, 8008652 <USBD_LL_DataInStage+0x7a>
 8008646:	f894 229c 	ldrb.w	r2, [r4, #668]	@ 0x29c
 800864a:	2a03      	cmp	r2, #3
 800864c:	d101      	bne.n	8008652 <USBD_LL_DataInStage+0x7a>
            pdev->pClass->EP0_TxSent(pdev);
 800864e:	4620      	mov	r0, r4
 8008650:	4798      	blx	r3
          USBD_LL_StallEP(pdev, 0x80U);
 8008652:	2180      	movs	r1, #128	@ 0x80
 8008654:	4620      	mov	r0, r4
 8008656:	f000 fcb1 	bl	8008fbc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800865a:	4620      	mov	r0, r4
 800865c:	f000 facb 	bl	8008bf6 <USBD_CtlReceiveStatus>
 8008660:	e7d4      	b.n	800860c <USBD_LL_DataInStage+0x34>
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008662:	f032 0304 	bics.w	r3, r2, #4
 8008666:	d1d1      	bne.n	800860c <USBD_LL_DataInStage+0x34>
        USBD_LL_StallEP(pdev, 0x80U);
 8008668:	2180      	movs	r1, #128	@ 0x80
 800866a:	f000 fca7 	bl	8008fbc <USBD_LL_StallEP>
 800866e:	e7cd      	b.n	800860c <USBD_LL_DataInStage+0x34>
      pdev->dev_test_mode = 0U;
 8008670:	2300      	movs	r3, #0
 8008672:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
 8008676:	e7cd      	b.n	8008614 <USBD_LL_DataInStage+0x3c>
  else if ((pdev->pClass->DataIn != NULL) &&
 8008678:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800867c:	695b      	ldr	r3, [r3, #20]
 800867e:	b12b      	cbz	r3, 800868c <USBD_LL_DataInStage+0xb4>
 8008680:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8008684:	2a03      	cmp	r2, #3
 8008686:	d101      	bne.n	800868c <USBD_LL_DataInStage+0xb4>
    pdev->pClass->DataIn(pdev, epnum);
 8008688:	4798      	blx	r3
 800868a:	e7c3      	b.n	8008614 <USBD_LL_DataInStage+0x3c>
    return USBD_FAIL;
 800868c:	2002      	movs	r0, #2
 800868e:	e7c2      	b.n	8008616 <USBD_LL_DataInStage+0x3e>

08008690 <USBD_LL_Reset>:
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008690:	2200      	movs	r2, #0
{
 8008692:	b570      	push	{r4, r5, r6, lr}
 8008694:	4604      	mov	r4, r0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008696:	2501      	movs	r5, #1

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008698:	2640      	movs	r6, #64	@ 0x40
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800869a:	4611      	mov	r1, r2
 800869c:	2340      	movs	r3, #64	@ 0x40
 800869e:	f000 fc78 	bl	8008f92 <USBD_LL_OpenEP>

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80086a2:	4633      	mov	r3, r6
 80086a4:	2180      	movs	r1, #128	@ 0x80
 80086a6:	2200      	movs	r2, #0
 80086a8:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80086aa:	f8c4 5158 	str.w	r5, [r4, #344]	@ 0x158
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80086ae:	f8c4 6164 	str.w	r6, [r4, #356]	@ 0x164
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80086b2:	f000 fc6e 	bl	8008f92 <USBD_LL_OpenEP>

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 80086b6:	2100      	movs	r1, #0
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData)
 80086b8:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80086bc:	61a5      	str	r5, [r4, #24]
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80086be:	6266      	str	r6, [r4, #36]	@ 0x24
  pdev->dev_state = USBD_STATE_DEFAULT;
 80086c0:	f884 529c 	strb.w	r5, [r4, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80086c4:	f8c4 1294 	str.w	r1, [r4, #660]	@ 0x294
  pdev->dev_config = 0U;
 80086c8:	6061      	str	r1, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 80086ca:	f8c4 12a4 	str.w	r1, [r4, #676]	@ 0x2a4
  if (pdev->pClassData)
 80086ce:	b123      	cbz	r3, 80086da <USBD_LL_Reset+0x4a>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80086d0:	f8d4 32b4 	ldr.w	r3, [r4, #692]	@ 0x2b4
 80086d4:	4620      	mov	r0, r4
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	4798      	blx	r3
  }

  return USBD_OK;
}
 80086da:	2000      	movs	r0, #0
 80086dc:	bd70      	pop	{r4, r5, r6, pc}

080086de <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 80086de:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 80086e0:	2000      	movs	r0, #0
 80086e2:	4770      	bx	lr

080086e4 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 80086e4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80086e8:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80086ec:	2304      	movs	r3, #4
 80086ee:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 80086f2:	2000      	movs	r0, #0
 80086f4:	4770      	bx	lr

080086f6 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80086f6:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80086fa:	2b04      	cmp	r3, #4
  {
    pdev->dev_state = pdev->dev_old_state;
 80086fc:	bf04      	itt	eq
 80086fe:	f890 329d 	ldrbeq.w	r3, [r0, #669]	@ 0x29d
 8008702:	f880 329c 	strbeq.w	r3, [r0, #668]	@ 0x29c
  }

  return USBD_OK;
}
 8008706:	2000      	movs	r0, #0
 8008708:	4770      	bx	lr

0800870a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800870a:	b508      	push	{r3, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800870c:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8008710:	2a03      	cmp	r2, #3
 8008712:	d104      	bne.n	800871e <USBD_LL_SOF+0x14>
  {
    if (pdev->pClass->SOF != NULL)
 8008714:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008718:	69db      	ldr	r3, [r3, #28]
 800871a:	b103      	cbz	r3, 800871e <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 800871c:	4798      	blx	r3
    }
  }

  return USBD_OK;
}
 800871e:	2000      	movs	r0, #0
 8008720:	bd08      	pop	{r3, pc}

08008722 <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
 8008722:	b510      	push	{r4, lr}
 8008724:	4604      	mov	r4, r0
                   USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev, 0x80U);
 8008726:	2180      	movs	r1, #128	@ 0x80
 8008728:	f000 fc48 	bl	8008fbc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800872c:	4620      	mov	r0, r4
}
 800872e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev, 0U);
 8008732:	2100      	movs	r1, #0
 8008734:	f000 bc42 	b.w	8008fbc <USBD_LL_StallEP>

08008738 <USBD_StdDevReq>:
{
 8008738:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800873a:	780b      	ldrb	r3, [r1, #0]
 800873c:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800873e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008742:	2b20      	cmp	r3, #32
{
 8008744:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008746:	d006      	beq.n	8008756 <USBD_StdDevReq+0x1e>
 8008748:	2b40      	cmp	r3, #64	@ 0x40
 800874a:	d004      	beq.n	8008756 <USBD_StdDevReq+0x1e>
 800874c:	b163      	cbz	r3, 8008768 <USBD_StdDevReq+0x30>
        USBD_CtlError(pdev, req);
 800874e:	4620      	mov	r0, r4
 8008750:	f7ff ffe7 	bl	8008722 <USBD_CtlError.constprop.0>
        break;
 8008754:	e005      	b.n	8008762 <USBD_StdDevReq+0x2a>
      pdev->pClass->Setup(pdev, req);
 8008756:	f8d4 32b4 	ldr.w	r3, [r4, #692]	@ 0x2b4
 800875a:	4629      	mov	r1, r5
 800875c:	4620      	mov	r0, r4
 800875e:	689b      	ldr	r3, [r3, #8]
 8008760:	4798      	blx	r3
}
 8008762:	2000      	movs	r0, #0
 8008764:	b003      	add	sp, #12
 8008766:	bd30      	pop	{r4, r5, pc}
      switch (req->bRequest)
 8008768:	784b      	ldrb	r3, [r1, #1]
 800876a:	2b09      	cmp	r3, #9
 800876c:	d8ef      	bhi.n	800874e <USBD_StdDevReq+0x16>
 800876e:	a201      	add	r2, pc, #4	@ (adr r2, 8008774 <USBD_StdDevReq+0x3c>)
 8008770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008774:	08008977 	.word	0x08008977
 8008778:	080089ad 	.word	0x080089ad
 800877c:	0800874f 	.word	0x0800874f
 8008780:	0800899f 	.word	0x0800899f
 8008784:	0800874f 	.word	0x0800874f
 8008788:	0800889d 	.word	0x0800889d
 800878c:	0800879d 	.word	0x0800879d
 8008790:	0800874f 	.word	0x0800874f
 8008794:	08008947 	.word	0x08008947
 8008798:	080088df 	.word	0x080088df
  uint16_t len = 0U;
 800879c:	2300      	movs	r3, #0
 800879e:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 80087a2:	884b      	ldrh	r3, [r1, #2]
 80087a4:	0a1a      	lsrs	r2, r3, #8
 80087a6:	3a01      	subs	r2, #1
 80087a8:	2a06      	cmp	r2, #6
 80087aa:	d8d0      	bhi.n	800874e <USBD_StdDevReq+0x16>
 80087ac:	a101      	add	r1, pc, #4	@ (adr r1, 80087b4 <USBD_StdDevReq+0x7c>)
 80087ae:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80087b2:	bf00      	nop
 80087b4:	080087d1 	.word	0x080087d1
 80087b8:	080087f5 	.word	0x080087f5
 80087bc:	0800880f 	.word	0x0800880f
 80087c0:	0800874f 	.word	0x0800874f
 80087c4:	0800874f 	.word	0x0800874f
 80087c8:	08008853 	.word	0x08008853
 80087cc:	08008869 	.word	0x08008869
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80087d0:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 80087d4:	681b      	ldr	r3, [r3, #0]
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80087d6:	7c20      	ldrb	r0, [r4, #16]
 80087d8:	f10d 0106 	add.w	r1, sp, #6
 80087dc:	4798      	blx	r3
    if ((len != 0U) && (req->wLength != 0U))
 80087de:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80087e2:	88eb      	ldrh	r3, [r5, #6]
 80087e4:	2a00      	cmp	r2, #0
 80087e6:	d054      	beq.n	8008892 <USBD_StdDevReq+0x15a>
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d149      	bne.n	8008880 <USBD_StdDevReq+0x148>
        USBD_CtlSendStatus(pdev);
 80087ec:	4620      	mov	r0, r4
 80087ee:	f000 f9f7 	bl	8008be0 <USBD_CtlSendStatus>
 80087f2:	e7b6      	b.n	8008762 <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087f4:	7c02      	ldrb	r2, [r0, #16]
      pdev->pClass->Setup(pdev, req);
 80087f6:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087fa:	b932      	cbnz	r2, 800880a <USBD_StdDevReq+0xd2>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80087fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80087fe:	f10d 0006 	add.w	r0, sp, #6
 8008802:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008804:	2302      	movs	r3, #2
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008806:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8008808:	e7e9      	b.n	80087de <USBD_StdDevReq+0xa6>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800880a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800880c:	e7f7      	b.n	80087fe <USBD_StdDevReq+0xc6>
      switch ((uint8_t)(req->wValue))
 800880e:	b2db      	uxtb	r3, r3
 8008810:	2b05      	cmp	r3, #5
 8008812:	d89c      	bhi.n	800874e <USBD_StdDevReq+0x16>
 8008814:	e8df f003 	tbb	[pc, r3]
 8008818:	110d0903 	.word	0x110d0903
 800881c:	1915      	.short	0x1915
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800881e:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 8008822:	685b      	ldr	r3, [r3, #4]
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008824:	2b00      	cmp	r3, #0
 8008826:	d1d6      	bne.n	80087d6 <USBD_StdDevReq+0x9e>
 8008828:	e791      	b.n	800874e <USBD_StdDevReq+0x16>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800882a:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 800882e:	689b      	ldr	r3, [r3, #8]
 8008830:	e7f8      	b.n	8008824 <USBD_StdDevReq+0xec>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008832:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 8008836:	68db      	ldr	r3, [r3, #12]
 8008838:	e7f4      	b.n	8008824 <USBD_StdDevReq+0xec>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800883a:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 800883e:	691b      	ldr	r3, [r3, #16]
 8008840:	e7f0      	b.n	8008824 <USBD_StdDevReq+0xec>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008842:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 8008846:	695b      	ldr	r3, [r3, #20]
 8008848:	e7ec      	b.n	8008824 <USBD_StdDevReq+0xec>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800884a:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 800884e:	699b      	ldr	r3, [r3, #24]
 8008850:	e7e8      	b.n	8008824 <USBD_StdDevReq+0xec>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008852:	7c03      	ldrb	r3, [r0, #16]
 8008854:	2b00      	cmp	r3, #0
 8008856:	f47f af7a 	bne.w	800874e <USBD_StdDevReq+0x16>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800885a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800885e:	f10d 0006 	add.w	r0, sp, #6
 8008862:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008864:	4798      	blx	r3
  if (err != 0U)
 8008866:	e7ba      	b.n	80087de <USBD_StdDevReq+0xa6>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008868:	7c03      	ldrb	r3, [r0, #16]
 800886a:	2b00      	cmp	r3, #0
 800886c:	f47f af6f 	bne.w	800874e <USBD_StdDevReq+0x16>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008870:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008874:	f10d 0006 	add.w	r0, sp, #6
 8008878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800887a:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800887c:	2307      	movs	r3, #7
 800887e:	e7c2      	b.n	8008806 <USBD_StdDevReq+0xce>
      len = MIN(len, req->wLength);
 8008880:	429a      	cmp	r2, r3
 8008882:	bf28      	it	cs
 8008884:	461a      	movcs	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008886:	4601      	mov	r1, r0
 8008888:	4620      	mov	r0, r4
      len = MIN(len, req->wLength);
 800888a:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800888e:	f000 f97d 	bl	8008b8c <USBD_CtlSendData>
    if (req->wLength == 0U)
 8008892:	88eb      	ldrh	r3, [r5, #6]
 8008894:	2b00      	cmp	r3, #0
 8008896:	f47f af64 	bne.w	8008762 <USBD_StdDevReq+0x2a>
 800889a:	e7a7      	b.n	80087ec <USBD_StdDevReq+0xb4>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800889c:	888b      	ldrh	r3, [r1, #4]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	f47f af55 	bne.w	800874e <USBD_StdDevReq+0x16>
 80088a4:	88cb      	ldrh	r3, [r1, #6]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	f47f af51 	bne.w	800874e <USBD_StdDevReq+0x16>
 80088ac:	884d      	ldrh	r5, [r1, #2]
 80088ae:	2d7f      	cmp	r5, #127	@ 0x7f
 80088b0:	f63f af4d 	bhi.w	800874e <USBD_StdDevReq+0x16>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088b4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80088b8:	2b03      	cmp	r3, #3
 80088ba:	f43f af48 	beq.w	800874e <USBD_StdDevReq+0x16>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80088be:	b2ed      	uxtb	r5, r5
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80088c0:	4629      	mov	r1, r5
      pdev->dev_address = dev_addr;
 80088c2:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80088c6:	f000 fb9c 	bl	8009002 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80088ca:	4620      	mov	r0, r4
 80088cc:	f000 f988 	bl	8008be0 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 80088d0:	b11d      	cbz	r5, 80088da <USBD_StdDevReq+0x1a2>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80088d2:	2302      	movs	r3, #2
        pdev->dev_state = USBD_STATE_DEFAULT;
 80088d4:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80088d8:	e743      	b.n	8008762 <USBD_StdDevReq+0x2a>
 80088da:	2301      	movs	r3, #1
 80088dc:	e7fa      	b.n	80088d4 <USBD_StdDevReq+0x19c>
  cfgidx = (uint8_t)(req->wValue);
 80088de:	7889      	ldrb	r1, [r1, #2]
 80088e0:	4d38      	ldr	r5, [pc, #224]	@ (80089c4 <USBD_StdDevReq+0x28c>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80088e2:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 80088e4:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80088e6:	f63f af32 	bhi.w	800874e <USBD_StdDevReq+0x16>
    switch (pdev->dev_state)
 80088ea:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80088ee:	2b02      	cmp	r3, #2
 80088f0:	d008      	beq.n	8008904 <USBD_StdDevReq+0x1cc>
 80088f2:	2b03      	cmp	r3, #3
 80088f4:	d015      	beq.n	8008922 <USBD_StdDevReq+0x1ea>
        USBD_CtlError(pdev, req);
 80088f6:	f7ff ff14 	bl	8008722 <USBD_CtlError.constprop.0>
        USBD_ClrClassConfig(pdev, cfgidx);
 80088fa:	4620      	mov	r0, r4
 80088fc:	7829      	ldrb	r1, [r5, #0]
 80088fe:	f7ff fdff 	bl	8008500 <USBD_ClrClassConfig>
        break;
 8008902:	e72e      	b.n	8008762 <USBD_StdDevReq+0x2a>
        if (cfgidx)
 8008904:	2900      	cmp	r1, #0
 8008906:	f43f af71 	beq.w	80087ec <USBD_StdDevReq+0xb4>
          pdev->dev_config = cfgidx;
 800890a:	2101      	movs	r1, #1
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800890c:	2303      	movs	r3, #3
          pdev->dev_config = cfgidx;
 800890e:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008910:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008914:	4620      	mov	r0, r4
 8008916:	f7ff fde6 	bl	80084e6 <USBD_SetClassConfig>
 800891a:	2802      	cmp	r0, #2
 800891c:	f47f af66 	bne.w	80087ec <USBD_StdDevReq+0xb4>
 8008920:	e715      	b.n	800874e <USBD_StdDevReq+0x16>
        if (cfgidx == 0U)
 8008922:	b931      	cbnz	r1, 8008932 <USBD_StdDevReq+0x1fa>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008924:	2302      	movs	r3, #2
          pdev->dev_config = cfgidx;
 8008926:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008928:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
          USBD_ClrClassConfig(pdev, cfgidx);
 800892c:	f7ff fde8 	bl	8008500 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008930:	e75c      	b.n	80087ec <USBD_StdDevReq+0xb4>
        else if (cfgidx != pdev->dev_config)
 8008932:	6841      	ldr	r1, [r0, #4]
 8008934:	2901      	cmp	r1, #1
 8008936:	f43f af59 	beq.w	80087ec <USBD_StdDevReq+0xb4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800893a:	b2c9      	uxtb	r1, r1
 800893c:	f7ff fde0 	bl	8008500 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008940:	7829      	ldrb	r1, [r5, #0]
 8008942:	6061      	str	r1, [r4, #4]
 8008944:	e7e6      	b.n	8008914 <USBD_StdDevReq+0x1dc>
  if (req->wLength != 1U)
 8008946:	88ca      	ldrh	r2, [r1, #6]
 8008948:	2a01      	cmp	r2, #1
 800894a:	f47f af00 	bne.w	800874e <USBD_StdDevReq+0x16>
    switch (pdev->dev_state)
 800894e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008952:	2b02      	cmp	r3, #2
 8008954:	d80a      	bhi.n	800896c <USBD_StdDevReq+0x234>
 8008956:	2b00      	cmp	r3, #0
 8008958:	f43f aef9 	beq.w	800874e <USBD_StdDevReq+0x16>
        pdev->dev_default_config = 0U;
 800895c:	4601      	mov	r1, r0
 800895e:	2300      	movs	r3, #0
 8008960:	f841 3f08 	str.w	r3, [r1, #8]!
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008964:	4620      	mov	r0, r4
 8008966:	f000 f911 	bl	8008b8c <USBD_CtlSendData>
      break;
 800896a:	e6fa      	b.n	8008762 <USBD_StdDevReq+0x2a>
    switch (pdev->dev_state)
 800896c:	2b03      	cmp	r3, #3
 800896e:	f47f aeee 	bne.w	800874e <USBD_StdDevReq+0x16>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008972:	1d01      	adds	r1, r0, #4
 8008974:	e7f6      	b.n	8008964 <USBD_StdDevReq+0x22c>
  switch (pdev->dev_state)
 8008976:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800897a:	3b01      	subs	r3, #1
 800897c:	2b02      	cmp	r3, #2
 800897e:	f63f aee6 	bhi.w	800874e <USBD_StdDevReq+0x16>
      if (req->wLength != 0x2U)
 8008982:	88ca      	ldrh	r2, [r1, #6]
 8008984:	2a02      	cmp	r2, #2
 8008986:	f47f aee2 	bne.w	800874e <USBD_StdDevReq+0x16>
      if (pdev->dev_remote_wakeup)
 800898a:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 800898e:	4601      	mov	r1, r0
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008990:	2b00      	cmp	r3, #0
 8008992:	bf0c      	ite	eq
 8008994:	2301      	moveq	r3, #1
 8008996:	2303      	movne	r3, #3
 8008998:	f841 3f0c 	str.w	r3, [r1, #12]!
 800899c:	e7e2      	b.n	8008964 <USBD_StdDevReq+0x22c>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800899e:	884b      	ldrh	r3, [r1, #2]
 80089a0:	2b01      	cmp	r3, #1
 80089a2:	f47f aede 	bne.w	8008762 <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 80089a6:	f8c4 32a4 	str.w	r3, [r4, #676]	@ 0x2a4
 80089aa:	e71f      	b.n	80087ec <USBD_StdDevReq+0xb4>
  switch (pdev->dev_state)
 80089ac:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80089b0:	3b01      	subs	r3, #1
 80089b2:	2b02      	cmp	r3, #2
 80089b4:	f63f aecb 	bhi.w	800874e <USBD_StdDevReq+0x16>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80089b8:	884b      	ldrh	r3, [r1, #2]
 80089ba:	2b01      	cmp	r3, #1
 80089bc:	f47f aed1 	bne.w	8008762 <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 80089c0:	2300      	movs	r3, #0
 80089c2:	e7f0      	b.n	80089a6 <USBD_StdDevReq+0x26e>
 80089c4:	20000de8 	.word	0x20000de8

080089c8 <USBD_StdItfReq>:
{
 80089c8:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089ca:	780b      	ldrb	r3, [r1, #0]
{
 80089cc:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089ce:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80089d2:	065b      	lsls	r3, r3, #25
{
 80089d4:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089d6:	d501      	bpl.n	80089dc <USBD_StdItfReq+0x14>
 80089d8:	2a40      	cmp	r2, #64	@ 0x40
 80089da:	d115      	bne.n	8008a08 <USBD_StdItfReq+0x40>
      switch (pdev->dev_state)
 80089dc:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80089e0:	3b01      	subs	r3, #1
 80089e2:	2b02      	cmp	r3, #2
 80089e4:	d810      	bhi.n	8008a08 <USBD_StdItfReq+0x40>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80089e6:	792b      	ldrb	r3, [r5, #4]
 80089e8:	2b01      	cmp	r3, #1
 80089ea:	d80d      	bhi.n	8008a08 <USBD_StdItfReq+0x40>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80089ec:	f8d4 32b4 	ldr.w	r3, [r4, #692]	@ 0x2b4
 80089f0:	4629      	mov	r1, r5
 80089f2:	689b      	ldr	r3, [r3, #8]
 80089f4:	4620      	mov	r0, r4
 80089f6:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 80089f8:	88eb      	ldrh	r3, [r5, #6]
 80089fa:	b91b      	cbnz	r3, 8008a04 <USBD_StdItfReq+0x3c>
 80089fc:	b910      	cbnz	r0, 8008a04 <USBD_StdItfReq+0x3c>
              USBD_CtlSendStatus(pdev);
 80089fe:	4620      	mov	r0, r4
 8008a00:	f000 f8ee 	bl	8008be0 <USBD_CtlSendStatus>
}
 8008a04:	2000      	movs	r0, #0
 8008a06:	bd38      	pop	{r3, r4, r5, pc}
          USBD_CtlError(pdev, req);
 8008a08:	4620      	mov	r0, r4
 8008a0a:	f7ff fe8a 	bl	8008722 <USBD_CtlError.constprop.0>
          break;
 8008a0e:	e7f9      	b.n	8008a04 <USBD_StdItfReq+0x3c>

08008a10 <USBD_StdEPReq>:
{
 8008a10:	b538      	push	{r3, r4, r5, lr}
 8008a12:	780a      	ldrb	r2, [r1, #0]
 8008a14:	4604      	mov	r4, r0
  ep_addr  = LOBYTE(req->wIndex);
 8008a16:	f002 0260 	and.w	r2, r2, #96	@ 0x60
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a1a:	2a20      	cmp	r2, #32
{
 8008a1c:	460b      	mov	r3, r1
  ep_addr  = LOBYTE(req->wIndex);
 8008a1e:	888d      	ldrh	r5, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a20:	d006      	beq.n	8008a30 <USBD_StdEPReq+0x20>
 8008a22:	2a40      	cmp	r2, #64	@ 0x40
 8008a24:	d004      	beq.n	8008a30 <USBD_StdEPReq+0x20>
 8008a26:	b15a      	cbz	r2, 8008a40 <USBD_StdEPReq+0x30>
              USBD_CtlError(pdev, req);
 8008a28:	4620      	mov	r0, r4
 8008a2a:	f7ff fe7a 	bl	8008722 <USBD_CtlError.constprop.0>
              break;
 8008a2e:	e005      	b.n	8008a3c <USBD_StdEPReq+0x2c>
      pdev->pClass->Setup(pdev, req);
 8008a30:	f8d4 22b4 	ldr.w	r2, [r4, #692]	@ 0x2b4
 8008a34:	4619      	mov	r1, r3
 8008a36:	4620      	mov	r0, r4
 8008a38:	6892      	ldr	r2, [r2, #8]
 8008a3a:	4790      	blx	r2
}
 8008a3c:	2000      	movs	r0, #0
 8008a3e:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 8008a40:	785a      	ldrb	r2, [r3, #1]
  ep_addr  = LOBYTE(req->wIndex);
 8008a42:	b2e9      	uxtb	r1, r5
      switch (req->bRequest)
 8008a44:	2a01      	cmp	r2, #1
 8008a46:	d035      	beq.n	8008ab4 <USBD_StdEPReq+0xa4>
 8008a48:	2a03      	cmp	r2, #3
 8008a4a:	d021      	beq.n	8008a90 <USBD_StdEPReq+0x80>
 8008a4c:	2a00      	cmp	r2, #0
 8008a4e:	d1eb      	bne.n	8008a28 <USBD_StdEPReq+0x18>
          switch (pdev->dev_state)
 8008a50:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008a54:	2b02      	cmp	r3, #2
 8008a56:	d044      	beq.n	8008ae2 <USBD_StdEPReq+0xd2>
 8008a58:	2b03      	cmp	r3, #3
 8008a5a:	d1e5      	bne.n	8008a28 <USBD_StdEPReq+0x18>
              if ((ep_addr & 0x80U) == 0x80U)
 8008a5c:	2214      	movs	r2, #20
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008a5e:	f001 030f 	and.w	r3, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 8008a62:	f015 0f80 	tst.w	r5, #128	@ 0x80
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008a66:	fb02 0303 	mla	r3, r2, r3, r0
              if ((ep_addr & 0x80U) == 0x80U)
 8008a6a:	d04b      	beq.n	8008b04 <USBD_StdEPReq+0xf4>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008a6c:	699b      	ldr	r3, [r3, #24]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d0da      	beq.n	8008a28 <USBD_StdEPReq+0x18>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a72:	2514      	movs	r5, #20
 8008a74:	f001 037f 	and.w	r3, r1, #127	@ 0x7f
 8008a78:	fb03 5505 	mla	r5, r3, r5, r5
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008a7c:	2980      	cmp	r1, #128	@ 0x80
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a7e:	4405      	add	r5, r0
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008a80:	d04b      	beq.n	8008b1a <USBD_StdEPReq+0x10a>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008a82:	4620      	mov	r0, r4
 8008a84:	f000 faac 	bl	8008fe0 <USBD_LL_IsStallEP>
 8008a88:	2800      	cmp	r0, #0
 8008a8a:	d04b      	beq.n	8008b24 <USBD_StdEPReq+0x114>
                pep->status = 0x0001U;
 8008a8c:	2301      	movs	r3, #1
 8008a8e:	e045      	b.n	8008b1c <USBD_StdEPReq+0x10c>
          switch (pdev->dev_state)
 8008a90:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8008a94:	2a02      	cmp	r2, #2
 8008a96:	d01b      	beq.n	8008ad0 <USBD_StdEPReq+0xc0>
 8008a98:	2a03      	cmp	r2, #3
 8008a9a:	d1c5      	bne.n	8008a28 <USBD_StdEPReq+0x18>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008a9c:	885a      	ldrh	r2, [r3, #2]
 8008a9e:	b92a      	cbnz	r2, 8008aac <USBD_StdEPReq+0x9c>
                if ((ep_addr != 0x00U) &&
 8008aa0:	064a      	lsls	r2, r1, #25
 8008aa2:	d003      	beq.n	8008aac <USBD_StdEPReq+0x9c>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008aa4:	88db      	ldrh	r3, [r3, #6]
 8008aa6:	b90b      	cbnz	r3, 8008aac <USBD_StdEPReq+0x9c>
                  USBD_LL_StallEP(pdev, ep_addr);
 8008aa8:	f000 fa88 	bl	8008fbc <USBD_LL_StallEP>
              USBD_CtlSendStatus(pdev);
 8008aac:	4620      	mov	r0, r4
 8008aae:	f000 f897 	bl	8008be0 <USBD_CtlSendStatus>
              break;
 8008ab2:	e7c3      	b.n	8008a3c <USBD_StdEPReq+0x2c>
          switch (pdev->dev_state)
 8008ab4:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8008ab8:	2a02      	cmp	r2, #2
 8008aba:	d009      	beq.n	8008ad0 <USBD_StdEPReq+0xc0>
 8008abc:	2a03      	cmp	r2, #3
 8008abe:	d1b3      	bne.n	8008a28 <USBD_StdEPReq+0x18>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008ac0:	885b      	ldrh	r3, [r3, #2]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d1ba      	bne.n	8008a3c <USBD_StdEPReq+0x2c>
                if ((ep_addr & 0x7FU) != 0x00U)
 8008ac6:	064d      	lsls	r5, r1, #25
 8008ac8:	d0f0      	beq.n	8008aac <USBD_StdEPReq+0x9c>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008aca:	f000 fa80 	bl	8008fce <USBD_LL_ClearStallEP>
 8008ace:	e7ed      	b.n	8008aac <USBD_StdEPReq+0x9c>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008ad0:	064b      	lsls	r3, r1, #25
 8008ad2:	d0a9      	beq.n	8008a28 <USBD_StdEPReq+0x18>
                USBD_LL_StallEP(pdev, ep_addr);
 8008ad4:	f000 fa72 	bl	8008fbc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008ad8:	2180      	movs	r1, #128	@ 0x80
 8008ada:	4620      	mov	r0, r4
 8008adc:	f000 fa6e 	bl	8008fbc <USBD_LL_StallEP>
 8008ae0:	e7ac      	b.n	8008a3c <USBD_StdEPReq+0x2c>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008ae2:	064a      	lsls	r2, r1, #25
 8008ae4:	d1a0      	bne.n	8008a28 <USBD_StdEPReq+0x18>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008ae6:	062b      	lsls	r3, r5, #24
              pep->status = 0x0000U;
 8008ae8:	f04f 0300 	mov.w	r3, #0
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008aec:	f04f 0202 	mov.w	r2, #2
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008af0:	bf4c      	ite	mi
 8008af2:	f100 0114 	addmi.w	r1, r0, #20
 8008af6:	f500 71aa 	addpl.w	r1, r0, #340	@ 0x154
              pep->status = 0x0000U;
 8008afa:	600b      	str	r3, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008afc:	4620      	mov	r0, r4
 8008afe:	f000 f845 	bl	8008b8c <USBD_CtlSendData>
              break;
 8008b02:	e79b      	b.n	8008a3c <USBD_StdEPReq+0x2c>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008b04:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d08d      	beq.n	8008a28 <USBD_StdEPReq+0x18>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b0c:	2514      	movs	r5, #20
 8008b0e:	fb05 0501 	mla	r5, r5, r1, r0
 8008b12:	f505 75aa 	add.w	r5, r5, #340	@ 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008b16:	2900      	cmp	r1, #0
 8008b18:	d1b3      	bne.n	8008a82 <USBD_StdEPReq+0x72>
                pep->status = 0x0000U;
 8008b1a:	2300      	movs	r3, #0
                pep->status = 0x0001U;
 8008b1c:	602b      	str	r3, [r5, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008b1e:	2202      	movs	r2, #2
 8008b20:	4629      	mov	r1, r5
 8008b22:	e7eb      	b.n	8008afc <USBD_StdEPReq+0xec>
                pep->status = 0x0000U;
 8008b24:	6028      	str	r0, [r5, #0]
 8008b26:	e7fa      	b.n	8008b1e <USBD_StdEPReq+0x10e>

08008b28 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pdata);
 8008b28:	780b      	ldrb	r3, [r1, #0]
 8008b2a:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008b2c:	784b      	ldrb	r3, [r1, #1]
 8008b2e:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008b30:	884b      	ldrh	r3, [r1, #2]
 8008b32:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008b34:	888b      	ldrh	r3, [r1, #4]
 8008b36:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008b38:	88cb      	ldrh	r3, [r1, #6]
 8008b3a:	80c3      	strh	r3, [r0, #6]
}
 8008b3c:	4770      	bx	lr

08008b3e <USBD_CtlError>:
{
 8008b3e:	b510      	push	{r4, lr}
 8008b40:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 8008b42:	2180      	movs	r1, #128	@ 0x80
 8008b44:	f000 fa3a 	bl	8008fbc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008b48:	4620      	mov	r0, r4
}
 8008b4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev, 0U);
 8008b4e:	2100      	movs	r1, #0
 8008b50:	f000 ba34 	b.w	8008fbc <USBD_LL_StallEP>

08008b54 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008b54:	b570      	push	{r4, r5, r6, lr}
 8008b56:	460d      	mov	r5, r1
 8008b58:	4616      	mov	r6, r2
  uint8_t idx = 0U;

  if (desc != NULL)
 8008b5a:	4604      	mov	r4, r0
 8008b5c:	b170      	cbz	r0, 8008b7c <USBD_GetString+0x28>
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;

  while (*buf != '\0')
 8008b5e:	f7f7 faf7 	bl	8000150 <strlen>
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008b62:	b2c3      	uxtb	r3, r0
 8008b64:	3301      	adds	r3, #1
 8008b66:	005b      	lsls	r3, r3, #1
 8008b68:	8033      	strh	r3, [r6, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008b6a:	702b      	strb	r3, [r5, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008b6c:	2303      	movs	r3, #3
      unicode[idx++] =  0U;
 8008b6e:	2000      	movs	r0, #0
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008b70:	706b      	strb	r3, [r5, #1]
 8008b72:	2302      	movs	r3, #2
 8008b74:	3c01      	subs	r4, #1
    while (*desc != '\0')
 8008b76:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8008b7a:	b901      	cbnz	r1, 8008b7e <USBD_GetString+0x2a>
}
 8008b7c:	bd70      	pop	{r4, r5, r6, pc}
      unicode[idx++] = *desc++;
 8008b7e:	1c5a      	adds	r2, r3, #1
 8008b80:	54e9      	strb	r1, [r5, r3]
 8008b82:	b2d2      	uxtb	r2, r2
      unicode[idx++] =  0U;
 8008b84:	3302      	adds	r3, #2
 8008b86:	b2db      	uxtb	r3, r3
 8008b88:	54a8      	strb	r0, [r5, r2]
 8008b8a:	e7f4      	b.n	8008b76 <USBD_GetString+0x22>

08008b8c <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008b8c:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008b8e:	2202      	movs	r2, #2
{
 8008b90:	b510      	push	{r4, lr}
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length   = len;
 8008b92:	e9c0 3307 	strd	r3, r3, [r0, #28]
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008b96:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008b9a:	460a      	mov	r2, r1
 8008b9c:	2100      	movs	r1, #0
 8008b9e:	f000 fa39 	bl	8009014 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008ba2:	2000      	movs	r0, #0
 8008ba4:	bd10      	pop	{r4, pc}

08008ba6 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008ba6:	b508      	push	{r3, lr}
 8008ba8:	4613      	mov	r3, r2
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008baa:	460a      	mov	r2, r1
 8008bac:	2100      	movs	r1, #0
 8008bae:	f000 fa31 	bl	8009014 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008bb2:	2000      	movs	r0, #0
 8008bb4:	bd08      	pop	{r3, pc}

08008bb6 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008bb6:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008bb8:	2203      	movs	r2, #3
{
 8008bba:	b510      	push	{r4, lr}
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length   = len;
 8008bbc:	e9c0 3357 	strd	r3, r3, [r0, #348]	@ 0x15c
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008bc0:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008bc4:	460a      	mov	r2, r1
 8008bc6:	2100      	movs	r1, #0
 8008bc8:	f000 fa2d 	bl	8009026 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008bcc:	2000      	movs	r0, #0
 8008bce:	bd10      	pop	{r4, pc}

08008bd0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008bd0:	b508      	push	{r3, lr}
 8008bd2:	4613      	mov	r3, r2
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008bd4:	460a      	mov	r2, r1
 8008bd6:	2100      	movs	r1, #0
 8008bd8:	f000 fa25 	bl	8009026 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008bdc:	2000      	movs	r0, #0
 8008bde:	bd08      	pop	{r3, pc}

08008be0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008be0:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008be2:	2304      	movs	r3, #4
 8008be4:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008be8:	2300      	movs	r3, #0
 8008bea:	461a      	mov	r2, r3
 8008bec:	4619      	mov	r1, r3
 8008bee:	f000 fa11 	bl	8009014 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008bf2:	2000      	movs	r0, #0
 8008bf4:	bd08      	pop	{r3, pc}

08008bf6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008bf6:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008bf8:	2305      	movs	r3, #5
 8008bfa:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008bfe:	2300      	movs	r3, #0
 8008c00:	461a      	mov	r2, r3
 8008c02:	4619      	mov	r1, r3
 8008c04:	f000 fa0f 	bl	8009026 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008c08:	2000      	movs	r0, #0
 8008c0a:	bd08      	pop	{r3, pc}

08008c0c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008c0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008c0e:	2200      	movs	r2, #0
 8008c10:	490e      	ldr	r1, [pc, #56]	@ (8008c4c <MX_USB_DEVICE_Init+0x40>)
 8008c12:	480f      	ldr	r0, [pc, #60]	@ (8008c50 <MX_USB_DEVICE_Init+0x44>)
 8008c14:	f7ff fc46 	bl	80084a4 <USBD_Init>
 8008c18:	b108      	cbz	r0, 8008c1e <MX_USB_DEVICE_Init+0x12>
  {
    Error_Handler();
 8008c1a:	f7f9 fd25 	bl	8002668 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008c1e:	490d      	ldr	r1, [pc, #52]	@ (8008c54 <MX_USB_DEVICE_Init+0x48>)
 8008c20:	480b      	ldr	r0, [pc, #44]	@ (8008c50 <MX_USB_DEVICE_Init+0x44>)
 8008c22:	f7ff fc54 	bl	80084ce <USBD_RegisterClass>
 8008c26:	b108      	cbz	r0, 8008c2c <MX_USB_DEVICE_Init+0x20>
  {
    Error_Handler();
 8008c28:	f7f9 fd1e 	bl	8002668 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008c2c:	490a      	ldr	r1, [pc, #40]	@ (8008c58 <MX_USB_DEVICE_Init+0x4c>)
 8008c2e:	4808      	ldr	r0, [pc, #32]	@ (8008c50 <MX_USB_DEVICE_Init+0x44>)
 8008c30:	f7ff fbf7 	bl	8008422 <USBD_CDC_RegisterInterface>
 8008c34:	b108      	cbz	r0, 8008c3a <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 8008c36:	f7f9 fd17 	bl	8002668 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008c3a:	4805      	ldr	r0, [pc, #20]	@ (8008c50 <MX_USB_DEVICE_Init+0x44>)
 8008c3c:	f7ff fc4e 	bl	80084dc <USBD_Start>
 8008c40:	b118      	cbz	r0, 8008c4a <MX_USB_DEVICE_Init+0x3e>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008c42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8008c46:	f7f9 bd0f 	b.w	8002668 <Error_Handler>
}
 8008c4a:	bd08      	pop	{r3, pc}
 8008c4c:	2000019c 	.word	0x2000019c
 8008c50:	20000dec 	.word	0x20000dec
 8008c54:	2000010c 	.word	0x2000010c
 8008c58:	20000150 	.word	0x20000150

08008c5c <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8008c5c:	2000      	movs	r0, #0
 8008c5e:	4770      	bx	lr

08008c60 <CDC_Control_FS>:
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008c60:	2820      	cmp	r0, #32
 8008c62:	d003      	beq.n	8008c6c <CDC_Control_FS+0xc>
 8008c64:	2821      	cmp	r0, #33	@ 0x21
 8008c66:	d00b      	beq.n	8008c80 <CDC_Control_FS+0x20>
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8008c68:	2000      	movs	r0, #0
 8008c6a:	4770      	bx	lr
    	LineCoding.bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | (pbuf[2] << 16) | (pbuf[3] << 24));
 8008c6c:	680a      	ldr	r2, [r1, #0]
 8008c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8008ca4 <CDC_Control_FS+0x44>)
 8008c70:	601a      	str	r2, [r3, #0]
		LineCoding.format = pbuf[4];
 8008c72:	790a      	ldrb	r2, [r1, #4]
 8008c74:	711a      	strb	r2, [r3, #4]
		LineCoding.paritytype = pbuf[5];
 8008c76:	794a      	ldrb	r2, [r1, #5]
 8008c78:	715a      	strb	r2, [r3, #5]
		LineCoding.datatype = pbuf[6];
 8008c7a:	798a      	ldrb	r2, [r1, #6]
 8008c7c:	719a      	strb	r2, [r3, #6]
    break;
 8008c7e:	e7f3      	b.n	8008c68 <CDC_Control_FS+0x8>
		pbuf[0] = (uint8_t)(LineCoding.bitrate);
 8008c80:	4b08      	ldr	r3, [pc, #32]	@ (8008ca4 <CDC_Control_FS+0x44>)
 8008c82:	681a      	ldr	r2, [r3, #0]
 8008c84:	700a      	strb	r2, [r1, #0]
		pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 8008c86:	681a      	ldr	r2, [r3, #0]
 8008c88:	0a12      	lsrs	r2, r2, #8
 8008c8a:	704a      	strb	r2, [r1, #1]
		pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 8008c8c:	885a      	ldrh	r2, [r3, #2]
 8008c8e:	708a      	strb	r2, [r1, #2]
		pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 8008c90:	78da      	ldrb	r2, [r3, #3]
 8008c92:	70ca      	strb	r2, [r1, #3]
		pbuf[4] = LineCoding.format;
 8008c94:	791a      	ldrb	r2, [r3, #4]
 8008c96:	710a      	strb	r2, [r1, #4]
		pbuf[5] = LineCoding.paritytype;
 8008c98:	795a      	ldrb	r2, [r3, #5]
 8008c9a:	714a      	strb	r2, [r1, #5]
		pbuf[6] = LineCoding.datatype;
 8008c9c:	799b      	ldrb	r3, [r3, #6]
 8008c9e:	718b      	strb	r3, [r1, #6]
    break;
 8008ca0:	e7e2      	b.n	8008c68 <CDC_Control_FS+0x8>
 8008ca2:	bf00      	nop
 8008ca4:	20000160 	.word	0x20000160

08008ca8 <CDC_Receive_FS>:
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
  /* USER CODE BEGIN 6 */

	if (MyPtrRx != NULL) {
 8008ca8:	4b07      	ldr	r3, [pc, #28]	@ (8008cc8 <CDC_Receive_FS+0x20>)
{
 8008caa:	b510      	push	{r4, lr}
	if (MyPtrRx != NULL) {
 8008cac:	681b      	ldr	r3, [r3, #0]
{
 8008cae:	4604      	mov	r4, r0
	if (MyPtrRx != NULL) {
 8008cb0:	b10b      	cbz	r3, 8008cb6 <CDC_Receive_FS+0xe>
		MyPtrRx(Buf, *Len);
 8008cb2:	6809      	ldr	r1, [r1, #0]
 8008cb4:	4798      	blx	r3
	}
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008cb6:	4621      	mov	r1, r4
 8008cb8:	4804      	ldr	r0, [pc, #16]	@ (8008ccc <CDC_Receive_FS+0x24>)
 8008cba:	f7ff fbc1 	bl	8008440 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008cbe:	4803      	ldr	r0, [pc, #12]	@ (8008ccc <CDC_Receive_FS+0x24>)
 8008cc0:	f7ff fbdd 	bl	800847e <USBD_CDC_ReceivePacket>
	return (USBD_OK);
  /* USER CODE END 6 */
}
 8008cc4:	2000      	movs	r0, #0
 8008cc6:	bd10      	pop	{r4, pc}
 8008cc8:	200010b0 	.word	0x200010b0
 8008ccc:	20000dec 	.word	0x20000dec

08008cd0 <CDC_Init_FS>:
{
 8008cd0:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008cd2:	4c06      	ldr	r4, [pc, #24]	@ (8008cec <CDC_Init_FS+0x1c>)
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	4620      	mov	r0, r4
 8008cd8:	4905      	ldr	r1, [pc, #20]	@ (8008cf0 <CDC_Init_FS+0x20>)
 8008cda:	f7ff fba9 	bl	8008430 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008cde:	4620      	mov	r0, r4
 8008ce0:	4904      	ldr	r1, [pc, #16]	@ (8008cf4 <CDC_Init_FS+0x24>)
 8008ce2:	f7ff fbad 	bl	8008440 <USBD_CDC_SetRxBuffer>
}
 8008ce6:	2000      	movs	r0, #0
 8008ce8:	bd10      	pop	{r4, pc}
 8008cea:	bf00      	nop
 8008cec:	20000dec 	.word	0x20000dec
 8008cf0:	200010b4 	.word	0x200010b4
 8008cf4:	200014b4 	.word	0x200014b4

08008cf8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008cf8:	b510      	push	{r4, lr}
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008cfa:	4c09      	ldr	r4, [pc, #36]	@ (8008d20 <CDC_Transmit_FS+0x28>)
{
 8008cfc:	460a      	mov	r2, r1
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008cfe:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
  if (hcdc->TxState != 0){
 8008d02:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008d06:	b943      	cbnz	r3, 8008d1a <CDC_Transmit_FS+0x22>
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008d08:	4601      	mov	r1, r0
 8008d0a:	4620      	mov	r0, r4
 8008d0c:	f7ff fb90 	bl	8008430 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008d10:	4620      	mov	r0, r4
  /* USER CODE END 7 */
  return result;
}
 8008d12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008d16:	f7ff bb99 	b.w	800844c <USBD_CDC_TransmitPacket>
}
 8008d1a:	2001      	movs	r0, #1
 8008d1c:	bd10      	pop	{r4, pc}
 8008d1e:	bf00      	nop
 8008d20:	20000dec 	.word	0x20000dec

08008d24 <CDC_Attach_Rx>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
void CDC_Attach_Rx(void(*PtrRx)(uint8_t *buf, uint32_t Len)){
	MyPtrRx = PtrRx;
 8008d24:	4b01      	ldr	r3, [pc, #4]	@ (8008d2c <CDC_Attach_Rx+0x8>)
 8008d26:	6018      	str	r0, [r3, #0]
}
 8008d28:	4770      	bx	lr
 8008d2a:	bf00      	nop
 8008d2c:	200010b0 	.word	0x200010b0

08008d30 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008d30:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 8008d32:	4801      	ldr	r0, [pc, #4]	@ (8008d38 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8008d34:	800b      	strh	r3, [r1, #0]
}
 8008d36:	4770      	bx	lr
 8008d38:	20000188 	.word	0x20000188

08008d3c <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008d3c:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8008d3e:	4801      	ldr	r0, [pc, #4]	@ (8008d44 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8008d40:	800b      	strh	r3, [r1, #0]
}
 8008d42:	4770      	bx	lr
 8008d44:	20000184 	.word	0x20000184

08008d48 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008d48:	2300      	movs	r3, #0
 8008d4a:	b570      	push	{r4, r5, r6, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8008d4c:	461e      	mov	r6, r3
 8008d4e:	1c4d      	adds	r5, r1, #1
      pbuf[2 * idx] = (value >> 28) + '0';
 8008d50:	0f04      	lsrs	r4, r0, #28
    if (((value >> 28)) < 0xA)
 8008d52:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
      pbuf[2 * idx] = (value >> 28) + '0';
 8008d56:	bf34      	ite	cc
 8008d58:	3430      	addcc	r4, #48	@ 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008d5a:	3437      	addcs	r4, #55	@ 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8008d5c:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    pbuf[2 * idx + 1] = 0;
 8008d60:	f805 6013 	strb.w	r6, [r5, r3, lsl #1]
  for (idx = 0; idx < len; idx++)
 8008d64:	3301      	adds	r3, #1
 8008d66:	b2dc      	uxtb	r4, r3
 8008d68:	42a2      	cmp	r2, r4
    value = value << 4;
 8008d6a:	ea4f 1000 	mov.w	r0, r0, lsl #4
  for (idx = 0; idx < len; idx++)
 8008d6e:	d8ef      	bhi.n	8008d50 <IntToUnicode+0x8>
  }
}
 8008d70:	bd70      	pop	{r4, r5, r6, pc}
	...

08008d74 <USBD_FS_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 8008d74:	231a      	movs	r3, #26
{
 8008d76:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8008d78:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8008da4 <USBD_FS_SerialStrDescriptor+0x30>)
 8008d7c:	f8d3 07e8 	ldr.w	r0, [r3, #2024]	@ 0x7e8
  deviceserial0 += deviceserial2;
 8008d80:	f8d3 27f0 	ldr.w	r2, [r3, #2032]	@ 0x7f0
  if (deviceserial0 != 0)
 8008d84:	1880      	adds	r0, r0, r2
 8008d86:	d00a      	beq.n	8008d9e <USBD_FS_SerialStrDescriptor+0x2a>
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008d88:	f8d3 47ec 	ldr.w	r4, [r3, #2028]	@ 0x7ec
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008d8c:	4906      	ldr	r1, [pc, #24]	@ (8008da8 <USBD_FS_SerialStrDescriptor+0x34>)
 8008d8e:	2208      	movs	r2, #8
 8008d90:	f7ff ffda 	bl	8008d48 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008d94:	2204      	movs	r2, #4
 8008d96:	4620      	mov	r0, r4
 8008d98:	3110      	adds	r1, #16
 8008d9a:	f7ff ffd5 	bl	8008d48 <IntToUnicode>
}
 8008d9e:	4803      	ldr	r0, [pc, #12]	@ (8008dac <USBD_FS_SerialStrDescriptor+0x38>)
 8008da0:	bd10      	pop	{r4, pc}
 8008da2:	bf00      	nop
 8008da4:	1ffff000 	.word	0x1ffff000
 8008da8:	2000016a 	.word	0x2000016a
 8008dac:	20000168 	.word	0x20000168

08008db0 <USBD_FS_ManufacturerStrDescriptor>:
{
 8008db0:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008db2:	4c04      	ldr	r4, [pc, #16]	@ (8008dc4 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 8008db4:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008db6:	4804      	ldr	r0, [pc, #16]	@ (8008dc8 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8008db8:	4621      	mov	r1, r4
 8008dba:	f7ff fecb 	bl	8008b54 <USBD_GetString>
}
 8008dbe:	4620      	mov	r0, r4
 8008dc0:	bd10      	pop	{r4, pc}
 8008dc2:	bf00      	nop
 8008dc4:	200018b4 	.word	0x200018b4
 8008dc8:	08009c2a 	.word	0x08009c2a

08008dcc <USBD_FS_ProductStrDescriptor>:
{
 8008dcc:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008dce:	4c04      	ldr	r4, [pc, #16]	@ (8008de0 <USBD_FS_ProductStrDescriptor+0x14>)
{
 8008dd0:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008dd2:	4804      	ldr	r0, [pc, #16]	@ (8008de4 <USBD_FS_ProductStrDescriptor+0x18>)
 8008dd4:	4621      	mov	r1, r4
 8008dd6:	f7ff febd 	bl	8008b54 <USBD_GetString>
}
 8008dda:	4620      	mov	r0, r4
 8008ddc:	bd10      	pop	{r4, pc}
 8008dde:	bf00      	nop
 8008de0:	200018b4 	.word	0x200018b4
 8008de4:	08009c3d 	.word	0x08009c3d

08008de8 <USBD_FS_ConfigStrDescriptor>:
{
 8008de8:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008dea:	4c04      	ldr	r4, [pc, #16]	@ (8008dfc <USBD_FS_ConfigStrDescriptor+0x14>)
{
 8008dec:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008dee:	4804      	ldr	r0, [pc, #16]	@ (8008e00 <USBD_FS_ConfigStrDescriptor+0x18>)
 8008df0:	4621      	mov	r1, r4
 8008df2:	f7ff feaf 	bl	8008b54 <USBD_GetString>
}
 8008df6:	4620      	mov	r0, r4
 8008df8:	bd10      	pop	{r4, pc}
 8008dfa:	bf00      	nop
 8008dfc:	200018b4 	.word	0x200018b4
 8008e00:	08009c53 	.word	0x08009c53

08008e04 <USBD_FS_InterfaceStrDescriptor>:
{
 8008e04:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008e06:	4c04      	ldr	r4, [pc, #16]	@ (8008e18 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 8008e08:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008e0a:	4804      	ldr	r0, [pc, #16]	@ (8008e1c <USBD_FS_InterfaceStrDescriptor+0x18>)
 8008e0c:	4621      	mov	r1, r4
 8008e0e:	f7ff fea1 	bl	8008b54 <USBD_GetString>
}
 8008e12:	4620      	mov	r0, r4
 8008e14:	bd10      	pop	{r4, pc}
 8008e16:	bf00      	nop
 8008e18:	200018b4 	.word	0x200018b4
 8008e1c:	08009c5e 	.word	0x08009c5e

08008e20 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8008e20:	b118      	cbz	r0, 8008e2a <USBD_Get_USB_Status+0xa>
 8008e22:	2802      	cmp	r0, #2
 8008e24:	bf0c      	ite	eq
 8008e26:	2001      	moveq	r0, #1
 8008e28:	2002      	movne	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8008e2a:	4770      	bx	lr

08008e2c <HAL_PCD_MspInit>:
{
 8008e2c:	b507      	push	{r0, r1, r2, lr}
  if(pcdHandle->Instance==USB)
 8008e2e:	4b12      	ldr	r3, [pc, #72]	@ (8008e78 <HAL_PCD_MspInit+0x4c>)
 8008e30:	6802      	ldr	r2, [r0, #0]
 8008e32:	429a      	cmp	r2, r3
 8008e34:	d11d      	bne.n	8008e72 <HAL_PCD_MspInit+0x46>
    __HAL_RCC_USB_CLK_ENABLE();
 8008e36:	f503 33da 	add.w	r3, r3, #111616	@ 0x1b400
 8008e3a:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8008e3c:	2013      	movs	r0, #19
    __HAL_RCC_USB_CLK_ENABLE();
 8008e3e:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8008e42:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8008e44:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 8008e46:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8008e48:	4611      	mov	r1, r2
    __HAL_RCC_USB_CLK_ENABLE();
 8008e4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e4e:	9301      	str	r3, [sp, #4]
 8008e50:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8008e52:	f7fa fe0d 	bl	8003a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8008e56:	2013      	movs	r0, #19
 8008e58:	f7fa fe3a 	bl	8003ad0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	2014      	movs	r0, #20
 8008e60:	4611      	mov	r1, r2
 8008e62:	f7fa fe05 	bl	8003a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8008e66:	2014      	movs	r0, #20
}
 8008e68:	b003      	add	sp, #12
 8008e6a:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8008e6e:	f7fa be2f 	b.w	8003ad0 <HAL_NVIC_EnableIRQ>
}
 8008e72:	b003      	add	sp, #12
 8008e74:	f85d fb04 	ldr.w	pc, [sp], #4
 8008e78:	40005c00 	.word	0x40005c00

08008e7c <HAL_PCD_SetupStageCallback>:
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008e7c:	f500 7126 	add.w	r1, r0, #664	@ 0x298
 8008e80:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 8008e84:	f7ff bb43 	b.w	800850e <USBD_LL_SetupStage>

08008e88 <HAL_PCD_DataOutStageCallback>:
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008e88:	2328      	movs	r3, #40	@ 0x28
 8008e8a:	fb03 0301 	mla	r3, r3, r1, r0
 8008e8e:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 8008e92:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 8008e96:	f7ff bb67 	b.w	8008568 <USBD_LL_DataOutStage>

08008e9a <HAL_PCD_DataInStageCallback>:
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008e9a:	2328      	movs	r3, #40	@ 0x28
 8008e9c:	fb03 0301 	mla	r3, r3, r1, r0
 8008ea0:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 8008ea4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008ea6:	f7ff bb97 	b.w	80085d8 <USBD_LL_DataInStage>

08008eaa <HAL_PCD_SOFCallback>:
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008eaa:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 8008eae:	f7ff bc2c 	b.w	800870a <USBD_LL_SOF>

08008eb2 <HAL_PCD_ResetCallback>:
{
 8008eb2:	b510      	push	{r4, lr}
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008eb4:	7983      	ldrb	r3, [r0, #6]
{
 8008eb6:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008eb8:	2b02      	cmp	r3, #2
 8008eba:	d001      	beq.n	8008ec0 <HAL_PCD_ResetCallback+0xe>
    Error_Handler();
 8008ebc:	f7f9 fbd4 	bl	8002668 <Error_Handler>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008ec0:	f8d4 02d4 	ldr.w	r0, [r4, #724]	@ 0x2d4
 8008ec4:	2101      	movs	r1, #1
 8008ec6:	f7ff fc0a 	bl	80086de <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008eca:	f8d4 02d4 	ldr.w	r0, [r4, #724]	@ 0x2d4
}
 8008ece:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008ed2:	f7ff bbdd 	b.w	8008690 <USBD_LL_Reset>
	...

08008ed8 <HAL_PCD_SuspendCallback>:
{
 8008ed8:	b510      	push	{r4, lr}
 8008eda:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008edc:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 8008ee0:	f7ff fc00 	bl	80086e4 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 8008ee4:	7aa3      	ldrb	r3, [r4, #10]
 8008ee6:	b123      	cbz	r3, 8008ef2 <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008ee8:	4a02      	ldr	r2, [pc, #8]	@ (8008ef4 <HAL_PCD_SuspendCallback+0x1c>)
 8008eea:	6913      	ldr	r3, [r2, #16]
 8008eec:	f043 0306 	orr.w	r3, r3, #6
 8008ef0:	6113      	str	r3, [r2, #16]
}
 8008ef2:	bd10      	pop	{r4, pc}
 8008ef4:	e000ed00 	.word	0xe000ed00

08008ef8 <HAL_PCD_ResumeCallback>:
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008ef8:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 8008efc:	f7ff bbfb 	b.w	80086f6 <USBD_LL_Resume>

08008f00 <USBD_LL_Init>:
{
 8008f00:	b510      	push	{r4, lr}
  hpcd_USB_FS.Instance = USB;
 8008f02:	4b1d      	ldr	r3, [pc, #116]	@ (8008f78 <USBD_LL_Init+0x78>)
{
 8008f04:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 8008f06:	481d      	ldr	r0, [pc, #116]	@ (8008f7c <USBD_LL_Init+0x7c>)
  hpcd_USB_FS.Instance = USB;
 8008f08:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008f0a:	2308      	movs	r3, #8
 8008f0c:	7103      	strb	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008f0e:	2302      	movs	r3, #2
 8008f10:	7183      	strb	r3, [r0, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008f12:	2300      	movs	r3, #0
  hpcd_USB_FS.pData = pdev;
 8008f14:	f8c0 42d4 	str.w	r4, [r0, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 8008f18:	f8c4 02c0 	str.w	r0, [r4, #704]	@ 0x2c0
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008f1c:	8143      	strh	r3, [r0, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8008f1e:	7303      	strb	r3, [r0, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008f20:	f7fc fc05 	bl	800572e <HAL_PCD_Init>
 8008f24:	b108      	cbz	r0, 8008f2a <USBD_LL_Init+0x2a>
    Error_Handler( );
 8008f26:	f7f9 fb9f 	bl	8002668 <Error_Handler>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	2318      	movs	r3, #24
 8008f2e:	4611      	mov	r1, r2
 8008f30:	f8d4 02c0 	ldr.w	r0, [r4, #704]	@ 0x2c0
 8008f34:	f7fd fa85 	bl	8006442 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8008f38:	2358      	movs	r3, #88	@ 0x58
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	2180      	movs	r1, #128	@ 0x80
 8008f3e:	f8d4 02c0 	ldr.w	r0, [r4, #704]	@ 0x2c0
 8008f42:	f7fd fa7e 	bl	8006442 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8008f46:	23c0      	movs	r3, #192	@ 0xc0
 8008f48:	2200      	movs	r2, #0
 8008f4a:	2181      	movs	r1, #129	@ 0x81
 8008f4c:	f8d4 02c0 	ldr.w	r0, [r4, #704]	@ 0x2c0
 8008f50:	f7fd fa77 	bl	8006442 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8008f54:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8008f58:	2200      	movs	r2, #0
 8008f5a:	2101      	movs	r1, #1
 8008f5c:	f8d4 02c0 	ldr.w	r0, [r4, #704]	@ 0x2c0
 8008f60:	f7fd fa6f 	bl	8006442 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8008f64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008f68:	2200      	movs	r2, #0
 8008f6a:	2182      	movs	r1, #130	@ 0x82
 8008f6c:	f8d4 02c0 	ldr.w	r0, [r4, #704]	@ 0x2c0
 8008f70:	f7fd fa67 	bl	8006442 <HAL_PCDEx_PMAConfig>
}
 8008f74:	2000      	movs	r0, #0
 8008f76:	bd10      	pop	{r4, pc}
 8008f78:	40005c00 	.word	0x40005c00
 8008f7c:	20001cd4 	.word	0x20001cd4

08008f80 <USBD_LL_Start>:
{
 8008f80:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8008f82:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 8008f86:	f7fc fc35 	bl	80057f4 <HAL_PCD_Start>
}
 8008f8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f8e:	f7ff bf47 	b.w	8008e20 <USBD_Get_USB_Status>

08008f92 <USBD_LL_OpenEP>:
{
 8008f92:	b510      	push	{r4, lr}
 8008f94:	4614      	mov	r4, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008f96:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
{
 8008f9a:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008f9c:	4623      	mov	r3, r4
 8008f9e:	f7fd f959 	bl	8006254 <HAL_PCD_EP_Open>
}
 8008fa2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008fa6:	f7ff bf3b 	b.w	8008e20 <USBD_Get_USB_Status>

08008faa <USBD_LL_CloseEP>:
{
 8008faa:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008fac:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 8008fb0:	f7fd f980 	bl	80062b4 <HAL_PCD_EP_Close>
}
 8008fb4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008fb8:	f7ff bf32 	b.w	8008e20 <USBD_Get_USB_Status>

08008fbc <USBD_LL_StallEP>:
{
 8008fbc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008fbe:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 8008fc2:	f7fd f9d6 	bl	8006372 <HAL_PCD_EP_SetStall>
}
 8008fc6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008fca:	f7ff bf29 	b.w	8008e20 <USBD_Get_USB_Status>

08008fce <USBD_LL_ClearStallEP>:
{
 8008fce:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008fd0:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 8008fd4:	f7fd fa03 	bl	80063de <HAL_PCD_EP_ClrStall>
}
 8008fd8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008fdc:	f7ff bf20 	b.w	8008e20 <USBD_Get_USB_Status>

08008fe0 <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008fe0:	2228      	movs	r2, #40	@ 0x28
  if((ep_addr & 0x80) == 0x80)
 8008fe2:	f011 0f80 	tst.w	r1, #128	@ 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008fe6:	f8d0 32c0 	ldr.w	r3, [r0, #704]	@ 0x2c0
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008fea:	bf1b      	ittet	ne
 8008fec:	f001 017f 	andne.w	r1, r1, #127	@ 0x7f
 8008ff0:	fb02 3301 	mlane	r3, r2, r1, r3
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008ff4:	fb02 3301 	mlaeq	r3, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008ff8:	7c98      	ldrbne	r0, [r3, #18]
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008ffa:	bf08      	it	eq
 8008ffc:	f893 0152 	ldrbeq.w	r0, [r3, #338]	@ 0x152
}
 8009000:	4770      	bx	lr

08009002 <USBD_LL_SetUSBAddress>:
{
 8009002:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009004:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 8009008:	f7fc fc0d 	bl	8005826 <HAL_PCD_SetAddress>
}
 800900c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009010:	f7ff bf06 	b.w	8008e20 <USBD_Get_USB_Status>

08009014 <USBD_LL_Transmit>:
{
 8009014:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009016:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 800901a:	f7fd f992 	bl	8006342 <HAL_PCD_EP_Transmit>
}
 800901e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009022:	f7ff befd 	b.w	8008e20 <USBD_Get_USB_Status>

08009026 <USBD_LL_PrepareReceive>:
{
 8009026:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009028:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 800902c:	f7fd f96a 	bl	8006304 <HAL_PCD_EP_Receive>
}
 8009030:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009034:	f7ff bef4 	b.w	8008e20 <USBD_Get_USB_Status>

08009038 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009038:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 800903c:	f7fd b979 	b.w	8006332 <HAL_PCD_EP_GetRxCount>

08009040 <USBD_static_malloc>:
}
 8009040:	4800      	ldr	r0, [pc, #0]	@ (8009044 <USBD_static_malloc+0x4>)
 8009042:	4770      	bx	lr
 8009044:	20001ab4 	.word	0x20001ab4

08009048 <USBD_static_free>:
}
 8009048:	4770      	bx	lr

0800904a <HAL_PCDEx_SetConnectionState>:
}
 800904a:	4770      	bx	lr

0800904c <__itoa>:
 800904c:	1e93      	subs	r3, r2, #2
 800904e:	2b22      	cmp	r3, #34	@ 0x22
 8009050:	b510      	push	{r4, lr}
 8009052:	460c      	mov	r4, r1
 8009054:	d904      	bls.n	8009060 <__itoa+0x14>
 8009056:	2300      	movs	r3, #0
 8009058:	461c      	mov	r4, r3
 800905a:	700b      	strb	r3, [r1, #0]
 800905c:	4620      	mov	r0, r4
 800905e:	bd10      	pop	{r4, pc}
 8009060:	2a0a      	cmp	r2, #10
 8009062:	d109      	bne.n	8009078 <__itoa+0x2c>
 8009064:	2800      	cmp	r0, #0
 8009066:	da07      	bge.n	8009078 <__itoa+0x2c>
 8009068:	232d      	movs	r3, #45	@ 0x2d
 800906a:	700b      	strb	r3, [r1, #0]
 800906c:	2101      	movs	r1, #1
 800906e:	4240      	negs	r0, r0
 8009070:	4421      	add	r1, r4
 8009072:	f000 f805 	bl	8009080 <__utoa>
 8009076:	e7f1      	b.n	800905c <__itoa+0x10>
 8009078:	2100      	movs	r1, #0
 800907a:	e7f9      	b.n	8009070 <__itoa+0x24>

0800907c <itoa>:
 800907c:	f7ff bfe6 	b.w	800904c <__itoa>

08009080 <__utoa>:
 8009080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009082:	b08b      	sub	sp, #44	@ 0x2c
 8009084:	4605      	mov	r5, r0
 8009086:	460b      	mov	r3, r1
 8009088:	466e      	mov	r6, sp
 800908a:	4c1d      	ldr	r4, [pc, #116]	@ (8009100 <__utoa+0x80>)
 800908c:	f104 0c20 	add.w	ip, r4, #32
 8009090:	4637      	mov	r7, r6
 8009092:	6820      	ldr	r0, [r4, #0]
 8009094:	6861      	ldr	r1, [r4, #4]
 8009096:	3408      	adds	r4, #8
 8009098:	c703      	stmia	r7!, {r0, r1}
 800909a:	4564      	cmp	r4, ip
 800909c:	463e      	mov	r6, r7
 800909e:	d1f7      	bne.n	8009090 <__utoa+0x10>
 80090a0:	7921      	ldrb	r1, [r4, #4]
 80090a2:	6820      	ldr	r0, [r4, #0]
 80090a4:	7139      	strb	r1, [r7, #4]
 80090a6:	1e91      	subs	r1, r2, #2
 80090a8:	2922      	cmp	r1, #34	@ 0x22
 80090aa:	6038      	str	r0, [r7, #0]
 80090ac:	f04f 0100 	mov.w	r1, #0
 80090b0:	d904      	bls.n	80090bc <__utoa+0x3c>
 80090b2:	7019      	strb	r1, [r3, #0]
 80090b4:	460b      	mov	r3, r1
 80090b6:	4618      	mov	r0, r3
 80090b8:	b00b      	add	sp, #44	@ 0x2c
 80090ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090bc:	1e58      	subs	r0, r3, #1
 80090be:	4684      	mov	ip, r0
 80090c0:	fbb5 f7f2 	udiv	r7, r5, r2
 80090c4:	fb02 5617 	mls	r6, r2, r7, r5
 80090c8:	3628      	adds	r6, #40	@ 0x28
 80090ca:	446e      	add	r6, sp
 80090cc:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 80090d0:	460c      	mov	r4, r1
 80090d2:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80090d6:	462e      	mov	r6, r5
 80090d8:	42b2      	cmp	r2, r6
 80090da:	463d      	mov	r5, r7
 80090dc:	f101 0101 	add.w	r1, r1, #1
 80090e0:	d9ee      	bls.n	80090c0 <__utoa+0x40>
 80090e2:	2200      	movs	r2, #0
 80090e4:	545a      	strb	r2, [r3, r1]
 80090e6:	1919      	adds	r1, r3, r4
 80090e8:	1aa5      	subs	r5, r4, r2
 80090ea:	42aa      	cmp	r2, r5
 80090ec:	dae3      	bge.n	80090b6 <__utoa+0x36>
 80090ee:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80090f2:	780e      	ldrb	r6, [r1, #0]
 80090f4:	3201      	adds	r2, #1
 80090f6:	7006      	strb	r6, [r0, #0]
 80090f8:	f801 5901 	strb.w	r5, [r1], #-1
 80090fc:	e7f4      	b.n	80090e8 <__utoa+0x68>
 80090fe:	bf00      	nop
 8009100:	08009c6c 	.word	0x08009c6c

08009104 <sniprintf>:
 8009104:	b40c      	push	{r2, r3}
 8009106:	b530      	push	{r4, r5, lr}
 8009108:	4b18      	ldr	r3, [pc, #96]	@ (800916c <sniprintf+0x68>)
 800910a:	1e0c      	subs	r4, r1, #0
 800910c:	681d      	ldr	r5, [r3, #0]
 800910e:	b09d      	sub	sp, #116	@ 0x74
 8009110:	da08      	bge.n	8009124 <sniprintf+0x20>
 8009112:	238b      	movs	r3, #139	@ 0x8b
 8009114:	f04f 30ff 	mov.w	r0, #4294967295
 8009118:	602b      	str	r3, [r5, #0]
 800911a:	b01d      	add	sp, #116	@ 0x74
 800911c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009120:	b002      	add	sp, #8
 8009122:	4770      	bx	lr
 8009124:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009128:	f8ad 3014 	strh.w	r3, [sp, #20]
 800912c:	f04f 0300 	mov.w	r3, #0
 8009130:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009132:	bf0c      	ite	eq
 8009134:	4623      	moveq	r3, r4
 8009136:	f104 33ff 	addne.w	r3, r4, #4294967295
 800913a:	9304      	str	r3, [sp, #16]
 800913c:	9307      	str	r3, [sp, #28]
 800913e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009142:	9002      	str	r0, [sp, #8]
 8009144:	9006      	str	r0, [sp, #24]
 8009146:	f8ad 3016 	strh.w	r3, [sp, #22]
 800914a:	4628      	mov	r0, r5
 800914c:	ab21      	add	r3, sp, #132	@ 0x84
 800914e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009150:	a902      	add	r1, sp, #8
 8009152:	9301      	str	r3, [sp, #4]
 8009154:	f000 f9bc 	bl	80094d0 <_svfiprintf_r>
 8009158:	1c43      	adds	r3, r0, #1
 800915a:	bfbc      	itt	lt
 800915c:	238b      	movlt	r3, #139	@ 0x8b
 800915e:	602b      	strlt	r3, [r5, #0]
 8009160:	2c00      	cmp	r4, #0
 8009162:	d0da      	beq.n	800911a <sniprintf+0x16>
 8009164:	2200      	movs	r2, #0
 8009166:	9b02      	ldr	r3, [sp, #8]
 8009168:	701a      	strb	r2, [r3, #0]
 800916a:	e7d6      	b.n	800911a <sniprintf+0x16>
 800916c:	200001b8 	.word	0x200001b8

08009170 <memset>:
 8009170:	4603      	mov	r3, r0
 8009172:	4402      	add	r2, r0
 8009174:	4293      	cmp	r3, r2
 8009176:	d100      	bne.n	800917a <memset+0xa>
 8009178:	4770      	bx	lr
 800917a:	f803 1b01 	strb.w	r1, [r3], #1
 800917e:	e7f9      	b.n	8009174 <memset+0x4>

08009180 <strncpy>:
 8009180:	4603      	mov	r3, r0
 8009182:	b510      	push	{r4, lr}
 8009184:	3901      	subs	r1, #1
 8009186:	b132      	cbz	r2, 8009196 <strncpy+0x16>
 8009188:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800918c:	3a01      	subs	r2, #1
 800918e:	f803 4b01 	strb.w	r4, [r3], #1
 8009192:	2c00      	cmp	r4, #0
 8009194:	d1f7      	bne.n	8009186 <strncpy+0x6>
 8009196:	2100      	movs	r1, #0
 8009198:	441a      	add	r2, r3
 800919a:	4293      	cmp	r3, r2
 800919c:	d100      	bne.n	80091a0 <strncpy+0x20>
 800919e:	bd10      	pop	{r4, pc}
 80091a0:	f803 1b01 	strb.w	r1, [r3], #1
 80091a4:	e7f9      	b.n	800919a <strncpy+0x1a>
	...

080091a8 <__errno>:
 80091a8:	4b01      	ldr	r3, [pc, #4]	@ (80091b0 <__errno+0x8>)
 80091aa:	6818      	ldr	r0, [r3, #0]
 80091ac:	4770      	bx	lr
 80091ae:	bf00      	nop
 80091b0:	200001b8 	.word	0x200001b8

080091b4 <__libc_init_array>:
 80091b4:	b570      	push	{r4, r5, r6, lr}
 80091b6:	2600      	movs	r6, #0
 80091b8:	4d0c      	ldr	r5, [pc, #48]	@ (80091ec <__libc_init_array+0x38>)
 80091ba:	4c0d      	ldr	r4, [pc, #52]	@ (80091f0 <__libc_init_array+0x3c>)
 80091bc:	1b64      	subs	r4, r4, r5
 80091be:	10a4      	asrs	r4, r4, #2
 80091c0:	42a6      	cmp	r6, r4
 80091c2:	d109      	bne.n	80091d8 <__libc_init_array+0x24>
 80091c4:	f000 fc7e 	bl	8009ac4 <_init>
 80091c8:	2600      	movs	r6, #0
 80091ca:	4d0a      	ldr	r5, [pc, #40]	@ (80091f4 <__libc_init_array+0x40>)
 80091cc:	4c0a      	ldr	r4, [pc, #40]	@ (80091f8 <__libc_init_array+0x44>)
 80091ce:	1b64      	subs	r4, r4, r5
 80091d0:	10a4      	asrs	r4, r4, #2
 80091d2:	42a6      	cmp	r6, r4
 80091d4:	d105      	bne.n	80091e2 <__libc_init_array+0x2e>
 80091d6:	bd70      	pop	{r4, r5, r6, pc}
 80091d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80091dc:	4798      	blx	r3
 80091de:	3601      	adds	r6, #1
 80091e0:	e7ee      	b.n	80091c0 <__libc_init_array+0xc>
 80091e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80091e6:	4798      	blx	r3
 80091e8:	3601      	adds	r6, #1
 80091ea:	e7f2      	b.n	80091d2 <__libc_init_array+0x1e>
 80091ec:	0800b38c 	.word	0x0800b38c
 80091f0:	0800b38c 	.word	0x0800b38c
 80091f4:	0800b38c 	.word	0x0800b38c
 80091f8:	0800b390 	.word	0x0800b390

080091fc <__retarget_lock_acquire_recursive>:
 80091fc:	4770      	bx	lr

080091fe <__retarget_lock_release_recursive>:
 80091fe:	4770      	bx	lr

08009200 <strcpy>:
 8009200:	4603      	mov	r3, r0
 8009202:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009206:	f803 2b01 	strb.w	r2, [r3], #1
 800920a:	2a00      	cmp	r2, #0
 800920c:	d1f9      	bne.n	8009202 <strcpy+0x2>
 800920e:	4770      	bx	lr

08009210 <memcpy>:
 8009210:	440a      	add	r2, r1
 8009212:	4291      	cmp	r1, r2
 8009214:	f100 33ff 	add.w	r3, r0, #4294967295
 8009218:	d100      	bne.n	800921c <memcpy+0xc>
 800921a:	4770      	bx	lr
 800921c:	b510      	push	{r4, lr}
 800921e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009222:	4291      	cmp	r1, r2
 8009224:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009228:	d1f9      	bne.n	800921e <memcpy+0xe>
 800922a:	bd10      	pop	{r4, pc}

0800922c <_free_r>:
 800922c:	b538      	push	{r3, r4, r5, lr}
 800922e:	4605      	mov	r5, r0
 8009230:	2900      	cmp	r1, #0
 8009232:	d040      	beq.n	80092b6 <_free_r+0x8a>
 8009234:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009238:	1f0c      	subs	r4, r1, #4
 800923a:	2b00      	cmp	r3, #0
 800923c:	bfb8      	it	lt
 800923e:	18e4      	addlt	r4, r4, r3
 8009240:	f000 f8de 	bl	8009400 <__malloc_lock>
 8009244:	4a1c      	ldr	r2, [pc, #112]	@ (80092b8 <_free_r+0x8c>)
 8009246:	6813      	ldr	r3, [r2, #0]
 8009248:	b933      	cbnz	r3, 8009258 <_free_r+0x2c>
 800924a:	6063      	str	r3, [r4, #4]
 800924c:	6014      	str	r4, [r2, #0]
 800924e:	4628      	mov	r0, r5
 8009250:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009254:	f000 b8da 	b.w	800940c <__malloc_unlock>
 8009258:	42a3      	cmp	r3, r4
 800925a:	d908      	bls.n	800926e <_free_r+0x42>
 800925c:	6820      	ldr	r0, [r4, #0]
 800925e:	1821      	adds	r1, r4, r0
 8009260:	428b      	cmp	r3, r1
 8009262:	bf01      	itttt	eq
 8009264:	6819      	ldreq	r1, [r3, #0]
 8009266:	685b      	ldreq	r3, [r3, #4]
 8009268:	1809      	addeq	r1, r1, r0
 800926a:	6021      	streq	r1, [r4, #0]
 800926c:	e7ed      	b.n	800924a <_free_r+0x1e>
 800926e:	461a      	mov	r2, r3
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	b10b      	cbz	r3, 8009278 <_free_r+0x4c>
 8009274:	42a3      	cmp	r3, r4
 8009276:	d9fa      	bls.n	800926e <_free_r+0x42>
 8009278:	6811      	ldr	r1, [r2, #0]
 800927a:	1850      	adds	r0, r2, r1
 800927c:	42a0      	cmp	r0, r4
 800927e:	d10b      	bne.n	8009298 <_free_r+0x6c>
 8009280:	6820      	ldr	r0, [r4, #0]
 8009282:	4401      	add	r1, r0
 8009284:	1850      	adds	r0, r2, r1
 8009286:	4283      	cmp	r3, r0
 8009288:	6011      	str	r1, [r2, #0]
 800928a:	d1e0      	bne.n	800924e <_free_r+0x22>
 800928c:	6818      	ldr	r0, [r3, #0]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	4408      	add	r0, r1
 8009292:	6010      	str	r0, [r2, #0]
 8009294:	6053      	str	r3, [r2, #4]
 8009296:	e7da      	b.n	800924e <_free_r+0x22>
 8009298:	d902      	bls.n	80092a0 <_free_r+0x74>
 800929a:	230c      	movs	r3, #12
 800929c:	602b      	str	r3, [r5, #0]
 800929e:	e7d6      	b.n	800924e <_free_r+0x22>
 80092a0:	6820      	ldr	r0, [r4, #0]
 80092a2:	1821      	adds	r1, r4, r0
 80092a4:	428b      	cmp	r3, r1
 80092a6:	bf01      	itttt	eq
 80092a8:	6819      	ldreq	r1, [r3, #0]
 80092aa:	685b      	ldreq	r3, [r3, #4]
 80092ac:	1809      	addeq	r1, r1, r0
 80092ae:	6021      	streq	r1, [r4, #0]
 80092b0:	6063      	str	r3, [r4, #4]
 80092b2:	6054      	str	r4, [r2, #4]
 80092b4:	e7cb      	b.n	800924e <_free_r+0x22>
 80092b6:	bd38      	pop	{r3, r4, r5, pc}
 80092b8:	200020f0 	.word	0x200020f0

080092bc <sbrk_aligned>:
 80092bc:	b570      	push	{r4, r5, r6, lr}
 80092be:	4e0f      	ldr	r6, [pc, #60]	@ (80092fc <sbrk_aligned+0x40>)
 80092c0:	460c      	mov	r4, r1
 80092c2:	6831      	ldr	r1, [r6, #0]
 80092c4:	4605      	mov	r5, r0
 80092c6:	b911      	cbnz	r1, 80092ce <sbrk_aligned+0x12>
 80092c8:	f000 fba8 	bl	8009a1c <_sbrk_r>
 80092cc:	6030      	str	r0, [r6, #0]
 80092ce:	4621      	mov	r1, r4
 80092d0:	4628      	mov	r0, r5
 80092d2:	f000 fba3 	bl	8009a1c <_sbrk_r>
 80092d6:	1c43      	adds	r3, r0, #1
 80092d8:	d103      	bne.n	80092e2 <sbrk_aligned+0x26>
 80092da:	f04f 34ff 	mov.w	r4, #4294967295
 80092de:	4620      	mov	r0, r4
 80092e0:	bd70      	pop	{r4, r5, r6, pc}
 80092e2:	1cc4      	adds	r4, r0, #3
 80092e4:	f024 0403 	bic.w	r4, r4, #3
 80092e8:	42a0      	cmp	r0, r4
 80092ea:	d0f8      	beq.n	80092de <sbrk_aligned+0x22>
 80092ec:	1a21      	subs	r1, r4, r0
 80092ee:	4628      	mov	r0, r5
 80092f0:	f000 fb94 	bl	8009a1c <_sbrk_r>
 80092f4:	3001      	adds	r0, #1
 80092f6:	d1f2      	bne.n	80092de <sbrk_aligned+0x22>
 80092f8:	e7ef      	b.n	80092da <sbrk_aligned+0x1e>
 80092fa:	bf00      	nop
 80092fc:	200020ec 	.word	0x200020ec

08009300 <_malloc_r>:
 8009300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009304:	1ccd      	adds	r5, r1, #3
 8009306:	f025 0503 	bic.w	r5, r5, #3
 800930a:	3508      	adds	r5, #8
 800930c:	2d0c      	cmp	r5, #12
 800930e:	bf38      	it	cc
 8009310:	250c      	movcc	r5, #12
 8009312:	2d00      	cmp	r5, #0
 8009314:	4606      	mov	r6, r0
 8009316:	db01      	blt.n	800931c <_malloc_r+0x1c>
 8009318:	42a9      	cmp	r1, r5
 800931a:	d904      	bls.n	8009326 <_malloc_r+0x26>
 800931c:	230c      	movs	r3, #12
 800931e:	6033      	str	r3, [r6, #0]
 8009320:	2000      	movs	r0, #0
 8009322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009326:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80093fc <_malloc_r+0xfc>
 800932a:	f000 f869 	bl	8009400 <__malloc_lock>
 800932e:	f8d8 3000 	ldr.w	r3, [r8]
 8009332:	461c      	mov	r4, r3
 8009334:	bb44      	cbnz	r4, 8009388 <_malloc_r+0x88>
 8009336:	4629      	mov	r1, r5
 8009338:	4630      	mov	r0, r6
 800933a:	f7ff ffbf 	bl	80092bc <sbrk_aligned>
 800933e:	1c43      	adds	r3, r0, #1
 8009340:	4604      	mov	r4, r0
 8009342:	d158      	bne.n	80093f6 <_malloc_r+0xf6>
 8009344:	f8d8 4000 	ldr.w	r4, [r8]
 8009348:	4627      	mov	r7, r4
 800934a:	2f00      	cmp	r7, #0
 800934c:	d143      	bne.n	80093d6 <_malloc_r+0xd6>
 800934e:	2c00      	cmp	r4, #0
 8009350:	d04b      	beq.n	80093ea <_malloc_r+0xea>
 8009352:	6823      	ldr	r3, [r4, #0]
 8009354:	4639      	mov	r1, r7
 8009356:	4630      	mov	r0, r6
 8009358:	eb04 0903 	add.w	r9, r4, r3
 800935c:	f000 fb5e 	bl	8009a1c <_sbrk_r>
 8009360:	4581      	cmp	r9, r0
 8009362:	d142      	bne.n	80093ea <_malloc_r+0xea>
 8009364:	6821      	ldr	r1, [r4, #0]
 8009366:	4630      	mov	r0, r6
 8009368:	1a6d      	subs	r5, r5, r1
 800936a:	4629      	mov	r1, r5
 800936c:	f7ff ffa6 	bl	80092bc <sbrk_aligned>
 8009370:	3001      	adds	r0, #1
 8009372:	d03a      	beq.n	80093ea <_malloc_r+0xea>
 8009374:	6823      	ldr	r3, [r4, #0]
 8009376:	442b      	add	r3, r5
 8009378:	6023      	str	r3, [r4, #0]
 800937a:	f8d8 3000 	ldr.w	r3, [r8]
 800937e:	685a      	ldr	r2, [r3, #4]
 8009380:	bb62      	cbnz	r2, 80093dc <_malloc_r+0xdc>
 8009382:	f8c8 7000 	str.w	r7, [r8]
 8009386:	e00f      	b.n	80093a8 <_malloc_r+0xa8>
 8009388:	6822      	ldr	r2, [r4, #0]
 800938a:	1b52      	subs	r2, r2, r5
 800938c:	d420      	bmi.n	80093d0 <_malloc_r+0xd0>
 800938e:	2a0b      	cmp	r2, #11
 8009390:	d917      	bls.n	80093c2 <_malloc_r+0xc2>
 8009392:	1961      	adds	r1, r4, r5
 8009394:	42a3      	cmp	r3, r4
 8009396:	6025      	str	r5, [r4, #0]
 8009398:	bf18      	it	ne
 800939a:	6059      	strne	r1, [r3, #4]
 800939c:	6863      	ldr	r3, [r4, #4]
 800939e:	bf08      	it	eq
 80093a0:	f8c8 1000 	streq.w	r1, [r8]
 80093a4:	5162      	str	r2, [r4, r5]
 80093a6:	604b      	str	r3, [r1, #4]
 80093a8:	4630      	mov	r0, r6
 80093aa:	f000 f82f 	bl	800940c <__malloc_unlock>
 80093ae:	f104 000b 	add.w	r0, r4, #11
 80093b2:	1d23      	adds	r3, r4, #4
 80093b4:	f020 0007 	bic.w	r0, r0, #7
 80093b8:	1ac2      	subs	r2, r0, r3
 80093ba:	bf1c      	itt	ne
 80093bc:	1a1b      	subne	r3, r3, r0
 80093be:	50a3      	strne	r3, [r4, r2]
 80093c0:	e7af      	b.n	8009322 <_malloc_r+0x22>
 80093c2:	6862      	ldr	r2, [r4, #4]
 80093c4:	42a3      	cmp	r3, r4
 80093c6:	bf0c      	ite	eq
 80093c8:	f8c8 2000 	streq.w	r2, [r8]
 80093cc:	605a      	strne	r2, [r3, #4]
 80093ce:	e7eb      	b.n	80093a8 <_malloc_r+0xa8>
 80093d0:	4623      	mov	r3, r4
 80093d2:	6864      	ldr	r4, [r4, #4]
 80093d4:	e7ae      	b.n	8009334 <_malloc_r+0x34>
 80093d6:	463c      	mov	r4, r7
 80093d8:	687f      	ldr	r7, [r7, #4]
 80093da:	e7b6      	b.n	800934a <_malloc_r+0x4a>
 80093dc:	461a      	mov	r2, r3
 80093de:	685b      	ldr	r3, [r3, #4]
 80093e0:	42a3      	cmp	r3, r4
 80093e2:	d1fb      	bne.n	80093dc <_malloc_r+0xdc>
 80093e4:	2300      	movs	r3, #0
 80093e6:	6053      	str	r3, [r2, #4]
 80093e8:	e7de      	b.n	80093a8 <_malloc_r+0xa8>
 80093ea:	230c      	movs	r3, #12
 80093ec:	4630      	mov	r0, r6
 80093ee:	6033      	str	r3, [r6, #0]
 80093f0:	f000 f80c 	bl	800940c <__malloc_unlock>
 80093f4:	e794      	b.n	8009320 <_malloc_r+0x20>
 80093f6:	6005      	str	r5, [r0, #0]
 80093f8:	e7d6      	b.n	80093a8 <_malloc_r+0xa8>
 80093fa:	bf00      	nop
 80093fc:	200020f0 	.word	0x200020f0

08009400 <__malloc_lock>:
 8009400:	4801      	ldr	r0, [pc, #4]	@ (8009408 <__malloc_lock+0x8>)
 8009402:	f7ff befb 	b.w	80091fc <__retarget_lock_acquire_recursive>
 8009406:	bf00      	nop
 8009408:	200020e8 	.word	0x200020e8

0800940c <__malloc_unlock>:
 800940c:	4801      	ldr	r0, [pc, #4]	@ (8009414 <__malloc_unlock+0x8>)
 800940e:	f7ff bef6 	b.w	80091fe <__retarget_lock_release_recursive>
 8009412:	bf00      	nop
 8009414:	200020e8 	.word	0x200020e8

08009418 <__ssputs_r>:
 8009418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800941c:	461f      	mov	r7, r3
 800941e:	688e      	ldr	r6, [r1, #8]
 8009420:	4682      	mov	sl, r0
 8009422:	42be      	cmp	r6, r7
 8009424:	460c      	mov	r4, r1
 8009426:	4690      	mov	r8, r2
 8009428:	680b      	ldr	r3, [r1, #0]
 800942a:	d82d      	bhi.n	8009488 <__ssputs_r+0x70>
 800942c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009430:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009434:	d026      	beq.n	8009484 <__ssputs_r+0x6c>
 8009436:	6965      	ldr	r5, [r4, #20]
 8009438:	6909      	ldr	r1, [r1, #16]
 800943a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800943e:	eba3 0901 	sub.w	r9, r3, r1
 8009442:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009446:	1c7b      	adds	r3, r7, #1
 8009448:	444b      	add	r3, r9
 800944a:	106d      	asrs	r5, r5, #1
 800944c:	429d      	cmp	r5, r3
 800944e:	bf38      	it	cc
 8009450:	461d      	movcc	r5, r3
 8009452:	0553      	lsls	r3, r2, #21
 8009454:	d527      	bpl.n	80094a6 <__ssputs_r+0x8e>
 8009456:	4629      	mov	r1, r5
 8009458:	f7ff ff52 	bl	8009300 <_malloc_r>
 800945c:	4606      	mov	r6, r0
 800945e:	b360      	cbz	r0, 80094ba <__ssputs_r+0xa2>
 8009460:	464a      	mov	r2, r9
 8009462:	6921      	ldr	r1, [r4, #16]
 8009464:	f7ff fed4 	bl	8009210 <memcpy>
 8009468:	89a3      	ldrh	r3, [r4, #12]
 800946a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800946e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009472:	81a3      	strh	r3, [r4, #12]
 8009474:	6126      	str	r6, [r4, #16]
 8009476:	444e      	add	r6, r9
 8009478:	6026      	str	r6, [r4, #0]
 800947a:	463e      	mov	r6, r7
 800947c:	6165      	str	r5, [r4, #20]
 800947e:	eba5 0509 	sub.w	r5, r5, r9
 8009482:	60a5      	str	r5, [r4, #8]
 8009484:	42be      	cmp	r6, r7
 8009486:	d900      	bls.n	800948a <__ssputs_r+0x72>
 8009488:	463e      	mov	r6, r7
 800948a:	4632      	mov	r2, r6
 800948c:	4641      	mov	r1, r8
 800948e:	6820      	ldr	r0, [r4, #0]
 8009490:	f000 faaa 	bl	80099e8 <memmove>
 8009494:	2000      	movs	r0, #0
 8009496:	68a3      	ldr	r3, [r4, #8]
 8009498:	1b9b      	subs	r3, r3, r6
 800949a:	60a3      	str	r3, [r4, #8]
 800949c:	6823      	ldr	r3, [r4, #0]
 800949e:	4433      	add	r3, r6
 80094a0:	6023      	str	r3, [r4, #0]
 80094a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094a6:	462a      	mov	r2, r5
 80094a8:	f000 fad6 	bl	8009a58 <_realloc_r>
 80094ac:	4606      	mov	r6, r0
 80094ae:	2800      	cmp	r0, #0
 80094b0:	d1e0      	bne.n	8009474 <__ssputs_r+0x5c>
 80094b2:	4650      	mov	r0, sl
 80094b4:	6921      	ldr	r1, [r4, #16]
 80094b6:	f7ff feb9 	bl	800922c <_free_r>
 80094ba:	230c      	movs	r3, #12
 80094bc:	f8ca 3000 	str.w	r3, [sl]
 80094c0:	89a3      	ldrh	r3, [r4, #12]
 80094c2:	f04f 30ff 	mov.w	r0, #4294967295
 80094c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094ca:	81a3      	strh	r3, [r4, #12]
 80094cc:	e7e9      	b.n	80094a2 <__ssputs_r+0x8a>
	...

080094d0 <_svfiprintf_r>:
 80094d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094d4:	4698      	mov	r8, r3
 80094d6:	898b      	ldrh	r3, [r1, #12]
 80094d8:	4607      	mov	r7, r0
 80094da:	061b      	lsls	r3, r3, #24
 80094dc:	460d      	mov	r5, r1
 80094de:	4614      	mov	r4, r2
 80094e0:	b09d      	sub	sp, #116	@ 0x74
 80094e2:	d510      	bpl.n	8009506 <_svfiprintf_r+0x36>
 80094e4:	690b      	ldr	r3, [r1, #16]
 80094e6:	b973      	cbnz	r3, 8009506 <_svfiprintf_r+0x36>
 80094e8:	2140      	movs	r1, #64	@ 0x40
 80094ea:	f7ff ff09 	bl	8009300 <_malloc_r>
 80094ee:	6028      	str	r0, [r5, #0]
 80094f0:	6128      	str	r0, [r5, #16]
 80094f2:	b930      	cbnz	r0, 8009502 <_svfiprintf_r+0x32>
 80094f4:	230c      	movs	r3, #12
 80094f6:	603b      	str	r3, [r7, #0]
 80094f8:	f04f 30ff 	mov.w	r0, #4294967295
 80094fc:	b01d      	add	sp, #116	@ 0x74
 80094fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009502:	2340      	movs	r3, #64	@ 0x40
 8009504:	616b      	str	r3, [r5, #20]
 8009506:	2300      	movs	r3, #0
 8009508:	9309      	str	r3, [sp, #36]	@ 0x24
 800950a:	2320      	movs	r3, #32
 800950c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009510:	2330      	movs	r3, #48	@ 0x30
 8009512:	f04f 0901 	mov.w	r9, #1
 8009516:	f8cd 800c 	str.w	r8, [sp, #12]
 800951a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80096b4 <_svfiprintf_r+0x1e4>
 800951e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009522:	4623      	mov	r3, r4
 8009524:	469a      	mov	sl, r3
 8009526:	f813 2b01 	ldrb.w	r2, [r3], #1
 800952a:	b10a      	cbz	r2, 8009530 <_svfiprintf_r+0x60>
 800952c:	2a25      	cmp	r2, #37	@ 0x25
 800952e:	d1f9      	bne.n	8009524 <_svfiprintf_r+0x54>
 8009530:	ebba 0b04 	subs.w	fp, sl, r4
 8009534:	d00b      	beq.n	800954e <_svfiprintf_r+0x7e>
 8009536:	465b      	mov	r3, fp
 8009538:	4622      	mov	r2, r4
 800953a:	4629      	mov	r1, r5
 800953c:	4638      	mov	r0, r7
 800953e:	f7ff ff6b 	bl	8009418 <__ssputs_r>
 8009542:	3001      	adds	r0, #1
 8009544:	f000 80a7 	beq.w	8009696 <_svfiprintf_r+0x1c6>
 8009548:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800954a:	445a      	add	r2, fp
 800954c:	9209      	str	r2, [sp, #36]	@ 0x24
 800954e:	f89a 3000 	ldrb.w	r3, [sl]
 8009552:	2b00      	cmp	r3, #0
 8009554:	f000 809f 	beq.w	8009696 <_svfiprintf_r+0x1c6>
 8009558:	2300      	movs	r3, #0
 800955a:	f04f 32ff 	mov.w	r2, #4294967295
 800955e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009562:	f10a 0a01 	add.w	sl, sl, #1
 8009566:	9304      	str	r3, [sp, #16]
 8009568:	9307      	str	r3, [sp, #28]
 800956a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800956e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009570:	4654      	mov	r4, sl
 8009572:	2205      	movs	r2, #5
 8009574:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009578:	484e      	ldr	r0, [pc, #312]	@ (80096b4 <_svfiprintf_r+0x1e4>)
 800957a:	f000 fa5f 	bl	8009a3c <memchr>
 800957e:	9a04      	ldr	r2, [sp, #16]
 8009580:	b9d8      	cbnz	r0, 80095ba <_svfiprintf_r+0xea>
 8009582:	06d0      	lsls	r0, r2, #27
 8009584:	bf44      	itt	mi
 8009586:	2320      	movmi	r3, #32
 8009588:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800958c:	0711      	lsls	r1, r2, #28
 800958e:	bf44      	itt	mi
 8009590:	232b      	movmi	r3, #43	@ 0x2b
 8009592:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009596:	f89a 3000 	ldrb.w	r3, [sl]
 800959a:	2b2a      	cmp	r3, #42	@ 0x2a
 800959c:	d015      	beq.n	80095ca <_svfiprintf_r+0xfa>
 800959e:	4654      	mov	r4, sl
 80095a0:	2000      	movs	r0, #0
 80095a2:	f04f 0c0a 	mov.w	ip, #10
 80095a6:	9a07      	ldr	r2, [sp, #28]
 80095a8:	4621      	mov	r1, r4
 80095aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095ae:	3b30      	subs	r3, #48	@ 0x30
 80095b0:	2b09      	cmp	r3, #9
 80095b2:	d94b      	bls.n	800964c <_svfiprintf_r+0x17c>
 80095b4:	b1b0      	cbz	r0, 80095e4 <_svfiprintf_r+0x114>
 80095b6:	9207      	str	r2, [sp, #28]
 80095b8:	e014      	b.n	80095e4 <_svfiprintf_r+0x114>
 80095ba:	eba0 0308 	sub.w	r3, r0, r8
 80095be:	fa09 f303 	lsl.w	r3, r9, r3
 80095c2:	4313      	orrs	r3, r2
 80095c4:	46a2      	mov	sl, r4
 80095c6:	9304      	str	r3, [sp, #16]
 80095c8:	e7d2      	b.n	8009570 <_svfiprintf_r+0xa0>
 80095ca:	9b03      	ldr	r3, [sp, #12]
 80095cc:	1d19      	adds	r1, r3, #4
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	9103      	str	r1, [sp, #12]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	bfbb      	ittet	lt
 80095d6:	425b      	neglt	r3, r3
 80095d8:	f042 0202 	orrlt.w	r2, r2, #2
 80095dc:	9307      	strge	r3, [sp, #28]
 80095de:	9307      	strlt	r3, [sp, #28]
 80095e0:	bfb8      	it	lt
 80095e2:	9204      	strlt	r2, [sp, #16]
 80095e4:	7823      	ldrb	r3, [r4, #0]
 80095e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80095e8:	d10a      	bne.n	8009600 <_svfiprintf_r+0x130>
 80095ea:	7863      	ldrb	r3, [r4, #1]
 80095ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80095ee:	d132      	bne.n	8009656 <_svfiprintf_r+0x186>
 80095f0:	9b03      	ldr	r3, [sp, #12]
 80095f2:	3402      	adds	r4, #2
 80095f4:	1d1a      	adds	r2, r3, #4
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	9203      	str	r2, [sp, #12]
 80095fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80095fe:	9305      	str	r3, [sp, #20]
 8009600:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80096b8 <_svfiprintf_r+0x1e8>
 8009604:	2203      	movs	r2, #3
 8009606:	4650      	mov	r0, sl
 8009608:	7821      	ldrb	r1, [r4, #0]
 800960a:	f000 fa17 	bl	8009a3c <memchr>
 800960e:	b138      	cbz	r0, 8009620 <_svfiprintf_r+0x150>
 8009610:	2240      	movs	r2, #64	@ 0x40
 8009612:	9b04      	ldr	r3, [sp, #16]
 8009614:	eba0 000a 	sub.w	r0, r0, sl
 8009618:	4082      	lsls	r2, r0
 800961a:	4313      	orrs	r3, r2
 800961c:	3401      	adds	r4, #1
 800961e:	9304      	str	r3, [sp, #16]
 8009620:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009624:	2206      	movs	r2, #6
 8009626:	4825      	ldr	r0, [pc, #148]	@ (80096bc <_svfiprintf_r+0x1ec>)
 8009628:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800962c:	f000 fa06 	bl	8009a3c <memchr>
 8009630:	2800      	cmp	r0, #0
 8009632:	d036      	beq.n	80096a2 <_svfiprintf_r+0x1d2>
 8009634:	4b22      	ldr	r3, [pc, #136]	@ (80096c0 <_svfiprintf_r+0x1f0>)
 8009636:	bb1b      	cbnz	r3, 8009680 <_svfiprintf_r+0x1b0>
 8009638:	9b03      	ldr	r3, [sp, #12]
 800963a:	3307      	adds	r3, #7
 800963c:	f023 0307 	bic.w	r3, r3, #7
 8009640:	3308      	adds	r3, #8
 8009642:	9303      	str	r3, [sp, #12]
 8009644:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009646:	4433      	add	r3, r6
 8009648:	9309      	str	r3, [sp, #36]	@ 0x24
 800964a:	e76a      	b.n	8009522 <_svfiprintf_r+0x52>
 800964c:	460c      	mov	r4, r1
 800964e:	2001      	movs	r0, #1
 8009650:	fb0c 3202 	mla	r2, ip, r2, r3
 8009654:	e7a8      	b.n	80095a8 <_svfiprintf_r+0xd8>
 8009656:	2300      	movs	r3, #0
 8009658:	f04f 0c0a 	mov.w	ip, #10
 800965c:	4619      	mov	r1, r3
 800965e:	3401      	adds	r4, #1
 8009660:	9305      	str	r3, [sp, #20]
 8009662:	4620      	mov	r0, r4
 8009664:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009668:	3a30      	subs	r2, #48	@ 0x30
 800966a:	2a09      	cmp	r2, #9
 800966c:	d903      	bls.n	8009676 <_svfiprintf_r+0x1a6>
 800966e:	2b00      	cmp	r3, #0
 8009670:	d0c6      	beq.n	8009600 <_svfiprintf_r+0x130>
 8009672:	9105      	str	r1, [sp, #20]
 8009674:	e7c4      	b.n	8009600 <_svfiprintf_r+0x130>
 8009676:	4604      	mov	r4, r0
 8009678:	2301      	movs	r3, #1
 800967a:	fb0c 2101 	mla	r1, ip, r1, r2
 800967e:	e7f0      	b.n	8009662 <_svfiprintf_r+0x192>
 8009680:	ab03      	add	r3, sp, #12
 8009682:	9300      	str	r3, [sp, #0]
 8009684:	462a      	mov	r2, r5
 8009686:	4638      	mov	r0, r7
 8009688:	4b0e      	ldr	r3, [pc, #56]	@ (80096c4 <_svfiprintf_r+0x1f4>)
 800968a:	a904      	add	r1, sp, #16
 800968c:	f3af 8000 	nop.w
 8009690:	1c42      	adds	r2, r0, #1
 8009692:	4606      	mov	r6, r0
 8009694:	d1d6      	bne.n	8009644 <_svfiprintf_r+0x174>
 8009696:	89ab      	ldrh	r3, [r5, #12]
 8009698:	065b      	lsls	r3, r3, #25
 800969a:	f53f af2d 	bmi.w	80094f8 <_svfiprintf_r+0x28>
 800969e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80096a0:	e72c      	b.n	80094fc <_svfiprintf_r+0x2c>
 80096a2:	ab03      	add	r3, sp, #12
 80096a4:	9300      	str	r3, [sp, #0]
 80096a6:	462a      	mov	r2, r5
 80096a8:	4638      	mov	r0, r7
 80096aa:	4b06      	ldr	r3, [pc, #24]	@ (80096c4 <_svfiprintf_r+0x1f4>)
 80096ac:	a904      	add	r1, sp, #16
 80096ae:	f000 f87d 	bl	80097ac <_printf_i>
 80096b2:	e7ed      	b.n	8009690 <_svfiprintf_r+0x1c0>
 80096b4:	08009c91 	.word	0x08009c91
 80096b8:	08009c97 	.word	0x08009c97
 80096bc:	08009c9b 	.word	0x08009c9b
 80096c0:	00000000 	.word	0x00000000
 80096c4:	08009419 	.word	0x08009419

080096c8 <_printf_common>:
 80096c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096cc:	4616      	mov	r6, r2
 80096ce:	4698      	mov	r8, r3
 80096d0:	688a      	ldr	r2, [r1, #8]
 80096d2:	690b      	ldr	r3, [r1, #16]
 80096d4:	4607      	mov	r7, r0
 80096d6:	4293      	cmp	r3, r2
 80096d8:	bfb8      	it	lt
 80096da:	4613      	movlt	r3, r2
 80096dc:	6033      	str	r3, [r6, #0]
 80096de:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80096e2:	460c      	mov	r4, r1
 80096e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80096e8:	b10a      	cbz	r2, 80096ee <_printf_common+0x26>
 80096ea:	3301      	adds	r3, #1
 80096ec:	6033      	str	r3, [r6, #0]
 80096ee:	6823      	ldr	r3, [r4, #0]
 80096f0:	0699      	lsls	r1, r3, #26
 80096f2:	bf42      	ittt	mi
 80096f4:	6833      	ldrmi	r3, [r6, #0]
 80096f6:	3302      	addmi	r3, #2
 80096f8:	6033      	strmi	r3, [r6, #0]
 80096fa:	6825      	ldr	r5, [r4, #0]
 80096fc:	f015 0506 	ands.w	r5, r5, #6
 8009700:	d106      	bne.n	8009710 <_printf_common+0x48>
 8009702:	f104 0a19 	add.w	sl, r4, #25
 8009706:	68e3      	ldr	r3, [r4, #12]
 8009708:	6832      	ldr	r2, [r6, #0]
 800970a:	1a9b      	subs	r3, r3, r2
 800970c:	42ab      	cmp	r3, r5
 800970e:	dc2b      	bgt.n	8009768 <_printf_common+0xa0>
 8009710:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009714:	6822      	ldr	r2, [r4, #0]
 8009716:	3b00      	subs	r3, #0
 8009718:	bf18      	it	ne
 800971a:	2301      	movne	r3, #1
 800971c:	0692      	lsls	r2, r2, #26
 800971e:	d430      	bmi.n	8009782 <_printf_common+0xba>
 8009720:	4641      	mov	r1, r8
 8009722:	4638      	mov	r0, r7
 8009724:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009728:	47c8      	blx	r9
 800972a:	3001      	adds	r0, #1
 800972c:	d023      	beq.n	8009776 <_printf_common+0xae>
 800972e:	6823      	ldr	r3, [r4, #0]
 8009730:	6922      	ldr	r2, [r4, #16]
 8009732:	f003 0306 	and.w	r3, r3, #6
 8009736:	2b04      	cmp	r3, #4
 8009738:	bf14      	ite	ne
 800973a:	2500      	movne	r5, #0
 800973c:	6833      	ldreq	r3, [r6, #0]
 800973e:	f04f 0600 	mov.w	r6, #0
 8009742:	bf08      	it	eq
 8009744:	68e5      	ldreq	r5, [r4, #12]
 8009746:	f104 041a 	add.w	r4, r4, #26
 800974a:	bf08      	it	eq
 800974c:	1aed      	subeq	r5, r5, r3
 800974e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009752:	bf08      	it	eq
 8009754:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009758:	4293      	cmp	r3, r2
 800975a:	bfc4      	itt	gt
 800975c:	1a9b      	subgt	r3, r3, r2
 800975e:	18ed      	addgt	r5, r5, r3
 8009760:	42b5      	cmp	r5, r6
 8009762:	d11a      	bne.n	800979a <_printf_common+0xd2>
 8009764:	2000      	movs	r0, #0
 8009766:	e008      	b.n	800977a <_printf_common+0xb2>
 8009768:	2301      	movs	r3, #1
 800976a:	4652      	mov	r2, sl
 800976c:	4641      	mov	r1, r8
 800976e:	4638      	mov	r0, r7
 8009770:	47c8      	blx	r9
 8009772:	3001      	adds	r0, #1
 8009774:	d103      	bne.n	800977e <_printf_common+0xb6>
 8009776:	f04f 30ff 	mov.w	r0, #4294967295
 800977a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800977e:	3501      	adds	r5, #1
 8009780:	e7c1      	b.n	8009706 <_printf_common+0x3e>
 8009782:	2030      	movs	r0, #48	@ 0x30
 8009784:	18e1      	adds	r1, r4, r3
 8009786:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800978a:	1c5a      	adds	r2, r3, #1
 800978c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009790:	4422      	add	r2, r4
 8009792:	3302      	adds	r3, #2
 8009794:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009798:	e7c2      	b.n	8009720 <_printf_common+0x58>
 800979a:	2301      	movs	r3, #1
 800979c:	4622      	mov	r2, r4
 800979e:	4641      	mov	r1, r8
 80097a0:	4638      	mov	r0, r7
 80097a2:	47c8      	blx	r9
 80097a4:	3001      	adds	r0, #1
 80097a6:	d0e6      	beq.n	8009776 <_printf_common+0xae>
 80097a8:	3601      	adds	r6, #1
 80097aa:	e7d9      	b.n	8009760 <_printf_common+0x98>

080097ac <_printf_i>:
 80097ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80097b0:	7e0f      	ldrb	r7, [r1, #24]
 80097b2:	4691      	mov	r9, r2
 80097b4:	2f78      	cmp	r7, #120	@ 0x78
 80097b6:	4680      	mov	r8, r0
 80097b8:	460c      	mov	r4, r1
 80097ba:	469a      	mov	sl, r3
 80097bc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80097be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80097c2:	d807      	bhi.n	80097d4 <_printf_i+0x28>
 80097c4:	2f62      	cmp	r7, #98	@ 0x62
 80097c6:	d80a      	bhi.n	80097de <_printf_i+0x32>
 80097c8:	2f00      	cmp	r7, #0
 80097ca:	f000 80d1 	beq.w	8009970 <_printf_i+0x1c4>
 80097ce:	2f58      	cmp	r7, #88	@ 0x58
 80097d0:	f000 80b8 	beq.w	8009944 <_printf_i+0x198>
 80097d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80097d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80097dc:	e03a      	b.n	8009854 <_printf_i+0xa8>
 80097de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80097e2:	2b15      	cmp	r3, #21
 80097e4:	d8f6      	bhi.n	80097d4 <_printf_i+0x28>
 80097e6:	a101      	add	r1, pc, #4	@ (adr r1, 80097ec <_printf_i+0x40>)
 80097e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80097ec:	08009845 	.word	0x08009845
 80097f0:	08009859 	.word	0x08009859
 80097f4:	080097d5 	.word	0x080097d5
 80097f8:	080097d5 	.word	0x080097d5
 80097fc:	080097d5 	.word	0x080097d5
 8009800:	080097d5 	.word	0x080097d5
 8009804:	08009859 	.word	0x08009859
 8009808:	080097d5 	.word	0x080097d5
 800980c:	080097d5 	.word	0x080097d5
 8009810:	080097d5 	.word	0x080097d5
 8009814:	080097d5 	.word	0x080097d5
 8009818:	08009957 	.word	0x08009957
 800981c:	08009883 	.word	0x08009883
 8009820:	08009911 	.word	0x08009911
 8009824:	080097d5 	.word	0x080097d5
 8009828:	080097d5 	.word	0x080097d5
 800982c:	08009979 	.word	0x08009979
 8009830:	080097d5 	.word	0x080097d5
 8009834:	08009883 	.word	0x08009883
 8009838:	080097d5 	.word	0x080097d5
 800983c:	080097d5 	.word	0x080097d5
 8009840:	08009919 	.word	0x08009919
 8009844:	6833      	ldr	r3, [r6, #0]
 8009846:	1d1a      	adds	r2, r3, #4
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	6032      	str	r2, [r6, #0]
 800984c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009850:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009854:	2301      	movs	r3, #1
 8009856:	e09c      	b.n	8009992 <_printf_i+0x1e6>
 8009858:	6833      	ldr	r3, [r6, #0]
 800985a:	6820      	ldr	r0, [r4, #0]
 800985c:	1d19      	adds	r1, r3, #4
 800985e:	6031      	str	r1, [r6, #0]
 8009860:	0606      	lsls	r6, r0, #24
 8009862:	d501      	bpl.n	8009868 <_printf_i+0xbc>
 8009864:	681d      	ldr	r5, [r3, #0]
 8009866:	e003      	b.n	8009870 <_printf_i+0xc4>
 8009868:	0645      	lsls	r5, r0, #25
 800986a:	d5fb      	bpl.n	8009864 <_printf_i+0xb8>
 800986c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009870:	2d00      	cmp	r5, #0
 8009872:	da03      	bge.n	800987c <_printf_i+0xd0>
 8009874:	232d      	movs	r3, #45	@ 0x2d
 8009876:	426d      	negs	r5, r5
 8009878:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800987c:	230a      	movs	r3, #10
 800987e:	4858      	ldr	r0, [pc, #352]	@ (80099e0 <_printf_i+0x234>)
 8009880:	e011      	b.n	80098a6 <_printf_i+0xfa>
 8009882:	6821      	ldr	r1, [r4, #0]
 8009884:	6833      	ldr	r3, [r6, #0]
 8009886:	0608      	lsls	r0, r1, #24
 8009888:	f853 5b04 	ldr.w	r5, [r3], #4
 800988c:	d402      	bmi.n	8009894 <_printf_i+0xe8>
 800988e:	0649      	lsls	r1, r1, #25
 8009890:	bf48      	it	mi
 8009892:	b2ad      	uxthmi	r5, r5
 8009894:	2f6f      	cmp	r7, #111	@ 0x6f
 8009896:	6033      	str	r3, [r6, #0]
 8009898:	bf14      	ite	ne
 800989a:	230a      	movne	r3, #10
 800989c:	2308      	moveq	r3, #8
 800989e:	4850      	ldr	r0, [pc, #320]	@ (80099e0 <_printf_i+0x234>)
 80098a0:	2100      	movs	r1, #0
 80098a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80098a6:	6866      	ldr	r6, [r4, #4]
 80098a8:	2e00      	cmp	r6, #0
 80098aa:	60a6      	str	r6, [r4, #8]
 80098ac:	db05      	blt.n	80098ba <_printf_i+0x10e>
 80098ae:	6821      	ldr	r1, [r4, #0]
 80098b0:	432e      	orrs	r6, r5
 80098b2:	f021 0104 	bic.w	r1, r1, #4
 80098b6:	6021      	str	r1, [r4, #0]
 80098b8:	d04b      	beq.n	8009952 <_printf_i+0x1a6>
 80098ba:	4616      	mov	r6, r2
 80098bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80098c0:	fb03 5711 	mls	r7, r3, r1, r5
 80098c4:	5dc7      	ldrb	r7, [r0, r7]
 80098c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80098ca:	462f      	mov	r7, r5
 80098cc:	42bb      	cmp	r3, r7
 80098ce:	460d      	mov	r5, r1
 80098d0:	d9f4      	bls.n	80098bc <_printf_i+0x110>
 80098d2:	2b08      	cmp	r3, #8
 80098d4:	d10b      	bne.n	80098ee <_printf_i+0x142>
 80098d6:	6823      	ldr	r3, [r4, #0]
 80098d8:	07df      	lsls	r7, r3, #31
 80098da:	d508      	bpl.n	80098ee <_printf_i+0x142>
 80098dc:	6923      	ldr	r3, [r4, #16]
 80098de:	6861      	ldr	r1, [r4, #4]
 80098e0:	4299      	cmp	r1, r3
 80098e2:	bfde      	ittt	le
 80098e4:	2330      	movle	r3, #48	@ 0x30
 80098e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80098ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 80098ee:	1b92      	subs	r2, r2, r6
 80098f0:	6122      	str	r2, [r4, #16]
 80098f2:	464b      	mov	r3, r9
 80098f4:	4621      	mov	r1, r4
 80098f6:	4640      	mov	r0, r8
 80098f8:	f8cd a000 	str.w	sl, [sp]
 80098fc:	aa03      	add	r2, sp, #12
 80098fe:	f7ff fee3 	bl	80096c8 <_printf_common>
 8009902:	3001      	adds	r0, #1
 8009904:	d14a      	bne.n	800999c <_printf_i+0x1f0>
 8009906:	f04f 30ff 	mov.w	r0, #4294967295
 800990a:	b004      	add	sp, #16
 800990c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009910:	6823      	ldr	r3, [r4, #0]
 8009912:	f043 0320 	orr.w	r3, r3, #32
 8009916:	6023      	str	r3, [r4, #0]
 8009918:	2778      	movs	r7, #120	@ 0x78
 800991a:	4832      	ldr	r0, [pc, #200]	@ (80099e4 <_printf_i+0x238>)
 800991c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009920:	6823      	ldr	r3, [r4, #0]
 8009922:	6831      	ldr	r1, [r6, #0]
 8009924:	061f      	lsls	r7, r3, #24
 8009926:	f851 5b04 	ldr.w	r5, [r1], #4
 800992a:	d402      	bmi.n	8009932 <_printf_i+0x186>
 800992c:	065f      	lsls	r7, r3, #25
 800992e:	bf48      	it	mi
 8009930:	b2ad      	uxthmi	r5, r5
 8009932:	6031      	str	r1, [r6, #0]
 8009934:	07d9      	lsls	r1, r3, #31
 8009936:	bf44      	itt	mi
 8009938:	f043 0320 	orrmi.w	r3, r3, #32
 800993c:	6023      	strmi	r3, [r4, #0]
 800993e:	b11d      	cbz	r5, 8009948 <_printf_i+0x19c>
 8009940:	2310      	movs	r3, #16
 8009942:	e7ad      	b.n	80098a0 <_printf_i+0xf4>
 8009944:	4826      	ldr	r0, [pc, #152]	@ (80099e0 <_printf_i+0x234>)
 8009946:	e7e9      	b.n	800991c <_printf_i+0x170>
 8009948:	6823      	ldr	r3, [r4, #0]
 800994a:	f023 0320 	bic.w	r3, r3, #32
 800994e:	6023      	str	r3, [r4, #0]
 8009950:	e7f6      	b.n	8009940 <_printf_i+0x194>
 8009952:	4616      	mov	r6, r2
 8009954:	e7bd      	b.n	80098d2 <_printf_i+0x126>
 8009956:	6833      	ldr	r3, [r6, #0]
 8009958:	6825      	ldr	r5, [r4, #0]
 800995a:	1d18      	adds	r0, r3, #4
 800995c:	6961      	ldr	r1, [r4, #20]
 800995e:	6030      	str	r0, [r6, #0]
 8009960:	062e      	lsls	r6, r5, #24
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	d501      	bpl.n	800996a <_printf_i+0x1be>
 8009966:	6019      	str	r1, [r3, #0]
 8009968:	e002      	b.n	8009970 <_printf_i+0x1c4>
 800996a:	0668      	lsls	r0, r5, #25
 800996c:	d5fb      	bpl.n	8009966 <_printf_i+0x1ba>
 800996e:	8019      	strh	r1, [r3, #0]
 8009970:	2300      	movs	r3, #0
 8009972:	4616      	mov	r6, r2
 8009974:	6123      	str	r3, [r4, #16]
 8009976:	e7bc      	b.n	80098f2 <_printf_i+0x146>
 8009978:	6833      	ldr	r3, [r6, #0]
 800997a:	2100      	movs	r1, #0
 800997c:	1d1a      	adds	r2, r3, #4
 800997e:	6032      	str	r2, [r6, #0]
 8009980:	681e      	ldr	r6, [r3, #0]
 8009982:	6862      	ldr	r2, [r4, #4]
 8009984:	4630      	mov	r0, r6
 8009986:	f000 f859 	bl	8009a3c <memchr>
 800998a:	b108      	cbz	r0, 8009990 <_printf_i+0x1e4>
 800998c:	1b80      	subs	r0, r0, r6
 800998e:	6060      	str	r0, [r4, #4]
 8009990:	6863      	ldr	r3, [r4, #4]
 8009992:	6123      	str	r3, [r4, #16]
 8009994:	2300      	movs	r3, #0
 8009996:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800999a:	e7aa      	b.n	80098f2 <_printf_i+0x146>
 800999c:	4632      	mov	r2, r6
 800999e:	4649      	mov	r1, r9
 80099a0:	4640      	mov	r0, r8
 80099a2:	6923      	ldr	r3, [r4, #16]
 80099a4:	47d0      	blx	sl
 80099a6:	3001      	adds	r0, #1
 80099a8:	d0ad      	beq.n	8009906 <_printf_i+0x15a>
 80099aa:	6823      	ldr	r3, [r4, #0]
 80099ac:	079b      	lsls	r3, r3, #30
 80099ae:	d413      	bmi.n	80099d8 <_printf_i+0x22c>
 80099b0:	68e0      	ldr	r0, [r4, #12]
 80099b2:	9b03      	ldr	r3, [sp, #12]
 80099b4:	4298      	cmp	r0, r3
 80099b6:	bfb8      	it	lt
 80099b8:	4618      	movlt	r0, r3
 80099ba:	e7a6      	b.n	800990a <_printf_i+0x15e>
 80099bc:	2301      	movs	r3, #1
 80099be:	4632      	mov	r2, r6
 80099c0:	4649      	mov	r1, r9
 80099c2:	4640      	mov	r0, r8
 80099c4:	47d0      	blx	sl
 80099c6:	3001      	adds	r0, #1
 80099c8:	d09d      	beq.n	8009906 <_printf_i+0x15a>
 80099ca:	3501      	adds	r5, #1
 80099cc:	68e3      	ldr	r3, [r4, #12]
 80099ce:	9903      	ldr	r1, [sp, #12]
 80099d0:	1a5b      	subs	r3, r3, r1
 80099d2:	42ab      	cmp	r3, r5
 80099d4:	dcf2      	bgt.n	80099bc <_printf_i+0x210>
 80099d6:	e7eb      	b.n	80099b0 <_printf_i+0x204>
 80099d8:	2500      	movs	r5, #0
 80099da:	f104 0619 	add.w	r6, r4, #25
 80099de:	e7f5      	b.n	80099cc <_printf_i+0x220>
 80099e0:	08009ca2 	.word	0x08009ca2
 80099e4:	08009cb3 	.word	0x08009cb3

080099e8 <memmove>:
 80099e8:	4288      	cmp	r0, r1
 80099ea:	b510      	push	{r4, lr}
 80099ec:	eb01 0402 	add.w	r4, r1, r2
 80099f0:	d902      	bls.n	80099f8 <memmove+0x10>
 80099f2:	4284      	cmp	r4, r0
 80099f4:	4623      	mov	r3, r4
 80099f6:	d807      	bhi.n	8009a08 <memmove+0x20>
 80099f8:	1e43      	subs	r3, r0, #1
 80099fa:	42a1      	cmp	r1, r4
 80099fc:	d008      	beq.n	8009a10 <memmove+0x28>
 80099fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a02:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a06:	e7f8      	b.n	80099fa <memmove+0x12>
 8009a08:	4601      	mov	r1, r0
 8009a0a:	4402      	add	r2, r0
 8009a0c:	428a      	cmp	r2, r1
 8009a0e:	d100      	bne.n	8009a12 <memmove+0x2a>
 8009a10:	bd10      	pop	{r4, pc}
 8009a12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a1a:	e7f7      	b.n	8009a0c <memmove+0x24>

08009a1c <_sbrk_r>:
 8009a1c:	b538      	push	{r3, r4, r5, lr}
 8009a1e:	2300      	movs	r3, #0
 8009a20:	4d05      	ldr	r5, [pc, #20]	@ (8009a38 <_sbrk_r+0x1c>)
 8009a22:	4604      	mov	r4, r0
 8009a24:	4608      	mov	r0, r1
 8009a26:	602b      	str	r3, [r5, #0]
 8009a28:	f7f9 fbd4 	bl	80031d4 <_sbrk>
 8009a2c:	1c43      	adds	r3, r0, #1
 8009a2e:	d102      	bne.n	8009a36 <_sbrk_r+0x1a>
 8009a30:	682b      	ldr	r3, [r5, #0]
 8009a32:	b103      	cbz	r3, 8009a36 <_sbrk_r+0x1a>
 8009a34:	6023      	str	r3, [r4, #0]
 8009a36:	bd38      	pop	{r3, r4, r5, pc}
 8009a38:	200020e4 	.word	0x200020e4

08009a3c <memchr>:
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	b510      	push	{r4, lr}
 8009a40:	b2c9      	uxtb	r1, r1
 8009a42:	4402      	add	r2, r0
 8009a44:	4293      	cmp	r3, r2
 8009a46:	4618      	mov	r0, r3
 8009a48:	d101      	bne.n	8009a4e <memchr+0x12>
 8009a4a:	2000      	movs	r0, #0
 8009a4c:	e003      	b.n	8009a56 <memchr+0x1a>
 8009a4e:	7804      	ldrb	r4, [r0, #0]
 8009a50:	3301      	adds	r3, #1
 8009a52:	428c      	cmp	r4, r1
 8009a54:	d1f6      	bne.n	8009a44 <memchr+0x8>
 8009a56:	bd10      	pop	{r4, pc}

08009a58 <_realloc_r>:
 8009a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a5c:	4607      	mov	r7, r0
 8009a5e:	4614      	mov	r4, r2
 8009a60:	460d      	mov	r5, r1
 8009a62:	b921      	cbnz	r1, 8009a6e <_realloc_r+0x16>
 8009a64:	4611      	mov	r1, r2
 8009a66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a6a:	f7ff bc49 	b.w	8009300 <_malloc_r>
 8009a6e:	b92a      	cbnz	r2, 8009a7c <_realloc_r+0x24>
 8009a70:	f7ff fbdc 	bl	800922c <_free_r>
 8009a74:	4625      	mov	r5, r4
 8009a76:	4628      	mov	r0, r5
 8009a78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a7c:	f000 f81a 	bl	8009ab4 <_malloc_usable_size_r>
 8009a80:	4284      	cmp	r4, r0
 8009a82:	4606      	mov	r6, r0
 8009a84:	d802      	bhi.n	8009a8c <_realloc_r+0x34>
 8009a86:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009a8a:	d8f4      	bhi.n	8009a76 <_realloc_r+0x1e>
 8009a8c:	4621      	mov	r1, r4
 8009a8e:	4638      	mov	r0, r7
 8009a90:	f7ff fc36 	bl	8009300 <_malloc_r>
 8009a94:	4680      	mov	r8, r0
 8009a96:	b908      	cbnz	r0, 8009a9c <_realloc_r+0x44>
 8009a98:	4645      	mov	r5, r8
 8009a9a:	e7ec      	b.n	8009a76 <_realloc_r+0x1e>
 8009a9c:	42b4      	cmp	r4, r6
 8009a9e:	4622      	mov	r2, r4
 8009aa0:	4629      	mov	r1, r5
 8009aa2:	bf28      	it	cs
 8009aa4:	4632      	movcs	r2, r6
 8009aa6:	f7ff fbb3 	bl	8009210 <memcpy>
 8009aaa:	4629      	mov	r1, r5
 8009aac:	4638      	mov	r0, r7
 8009aae:	f7ff fbbd 	bl	800922c <_free_r>
 8009ab2:	e7f1      	b.n	8009a98 <_realloc_r+0x40>

08009ab4 <_malloc_usable_size_r>:
 8009ab4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ab8:	1f18      	subs	r0, r3, #4
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	bfbc      	itt	lt
 8009abe:	580b      	ldrlt	r3, [r1, r0]
 8009ac0:	18c0      	addlt	r0, r0, r3
 8009ac2:	4770      	bx	lr

08009ac4 <_init>:
 8009ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ac6:	bf00      	nop
 8009ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aca:	bc08      	pop	{r3}
 8009acc:	469e      	mov	lr, r3
 8009ace:	4770      	bx	lr

08009ad0 <_fini>:
 8009ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ad2:	bf00      	nop
 8009ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ad6:	bc08      	pop	{r3}
 8009ad8:	469e      	mov	lr, r3
 8009ada:	4770      	bx	lr
