$date
	Mon May  2 13:29:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BK_adder_t $end
$var wire 17 ! s [16:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$scope module B1 $end
$var wire 16 $ a [15:0] $end
$var wire 16 % b [15:0] $end
$var wire 1 & cg211 $end
$var wire 1 ' cg215 $end
$var wire 1 ( cg23 $end
$var wire 1 ) cg27 $end
$var wire 1 * cg315 $end
$var wire 1 + cg37 $end
$var wire 1 , cg411 $end
$var wire 1 - cg415 $end
$var wire 1 . cg513 $end
$var wire 1 / cg55 $end
$var wire 1 0 cg59 $end
$var wire 1 1 cg610 $end
$var wire 1 2 cg612 $end
$var wire 1 3 cg614 $end
$var wire 1 4 cg62 $end
$var wire 1 5 cg64 $end
$var wire 1 6 cg66 $end
$var wire 1 7 cg68 $end
$var wire 1 8 cp211 $end
$var wire 1 9 cp215 $end
$var wire 1 : cp23 $end
$var wire 1 ; cp27 $end
$var wire 1 < cp315 $end
$var wire 1 = cp37 $end
$var wire 1 > cp411 $end
$var wire 1 ? cp415 $end
$var wire 1 @ cp513 $end
$var wire 1 A cp55 $end
$var wire 1 B cp59 $end
$var wire 1 C cp610 $end
$var wire 1 D cp612 $end
$var wire 1 E cp614 $end
$var wire 1 F cp62 $end
$var wire 1 G cp64 $end
$var wire 1 H cp66 $end
$var wire 1 I cp68 $end
$var wire 17 J sum [16:0] $end
$var wire 17 K s [16:0] $end
$var wire 16 L p [15:0] $end
$var wire 16 M g [15:0] $end
$var wire 16 N cp1 [15:0] $end
$var wire 16 O cg1 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101000 O
b100 N
b101000 M
b10000110 L
b11010110 K
b11010110 J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
1/
0.
0-
0,
0+
0*
0)
1(
0'
0&
b10101000 %
b101110 $
b10101000 #
b101110 "
b11010110 !
$end
#200
