// Seed: 778576175
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    input uwire id_6,
    output wor id_7
    , id_13,
    input supply0 id_8,
    output tri1 id_9
    , id_14,
    input tri1 id_10,
    output wor id_11
);
  wire id_15;
  always @(negedge id_5 > 1) begin
    id_14 = id_13;
  end
  module_0(
      id_14, id_15, id_15, id_14, id_13, id_14, id_15
  );
endmodule
