{
    "MlibObjs": {},
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 89239
    },
    "NameTable": {
        "sel_tab_test": [
            "sel_tab_test",
            "FJLa5",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileProcesses": [
        "cgproc.4186.json"
    ],
    "PrevCompiledModules": {},
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "sel_tab_test",
        "sel_tab_test"
    ],
    "stat": {
        "nMops": 678,
        "ru_self_cgstart": {
            "ru_nvcsw": 136,
            "ru_maxrss_kb": 81504,
            "ru_utime_sec": 0.037962000000000003,
            "ru_stime_sec": 0.043385,
            "ru_nivcsw": 4,
            "ru_majflt": 109,
            "ru_minflt": 5045
        },
        "nQuads": 300,
        "ru_childs_cgstart": {
            "ru_nvcsw": 4,
            "ru_maxrss_kb": 14524,
            "ru_utime_sec": 0.0038560000000000001,
            "ru_stime_sec": 0.012312,
            "ru_nivcsw": 0,
            "ru_majflt": 0,
            "ru_minflt": 751
        },
        "totalObjSize": 114367,
        "ru_self_end": {
            "ru_nvcsw": 176,
            "ru_maxrss_kb": 89704,
            "ru_utime_sec": 0.061247999999999997,
            "ru_stime_sec": 0.061247999999999997,
            "ru_nivcsw": 4,
            "ru_majflt": 146,
            "ru_minflt": 6571
        },
        "mop/quad": 2.2599999999999998,
        "ru_childs_end": {
            "ru_nvcsw": 4,
            "ru_maxrss_kb": 14524,
            "ru_utime_sec": 0.0038560000000000001,
            "ru_stime_sec": 0.012312,
            "ru_nivcsw": 0,
            "ru_majflt": 0,
            "ru_minflt": 751
        },
        "mopSpeed": 29116.207163102299,
        "quadSpeed": 12883.277505797478,
        "CodeGen(%)": 38.01920062695924,
        "outputSizePerQuad": 381.0,
        "Frontend(%)": 61.98079937304076
    },
    "PEModules": [],
    "CurCompileUdps": {},
    "LVLData": [
        "SIM"
    ],
    "CompileStatus": "Successful",
    "Misc": {
        "csrc_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/csrc",
        "cwd": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "archive_dir": "archive.0",
        "daidir_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir",
        "daidir": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir"
    }
}