// Seed: 2013738366
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    output logic id_3,
    input logic id_4,
    output logic id_5,
    output id_6,
    output logic id_7
);
  tri0 id_8;
  assign id_0[1&1] = 1'd0;
  type_17(
      1'd0, id_6, id_2
  ); type_18(
      1'b0, id_6, -id_5#(.id_2(1'h0))
  );
  logic id_9;
  logic id_10;
  assign id_8[1'b0] = id_10;
  assign id_10 = 1;
  always @(posedge id_10) begin
    if (1) id_5 = id_4;
  end
endmodule
