#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe03420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe16150 .scope module, "tb" "tb" 3 118;
 .timescale -12 -12;
L_0xe065a0 .functor NOT 1, L_0xe71ae0, C4<0>, C4<0>, C4<0>;
L_0xe018e0 .functor XOR 3, L_0xe715e0, L_0xe71830, C4<000>, C4<000>;
L_0xe01f80 .functor XOR 3, L_0xe018e0, L_0xe71970, C4<000>, C4<000>;
v0xe5f5f0_0 .net *"_ivl_10", 2 0, L_0xe71970;  1 drivers
v0xe5f6f0_0 .net *"_ivl_12", 2 0, L_0xe01f80;  1 drivers
v0xe5f7d0_0 .net *"_ivl_2", 2 0, L_0xe71540;  1 drivers
v0xe5f890_0 .net *"_ivl_4", 2 0, L_0xe715e0;  1 drivers
v0xe5f970_0 .net *"_ivl_6", 2 0, L_0xe71830;  1 drivers
v0xe5faa0_0 .net *"_ivl_8", 2 0, L_0xe018e0;  1 drivers
v0xe5fb80_0 .net "aaah_dut", 0 0, v0xe5eab0_0;  1 drivers
v0xe5fc20_0 .net "aaah_ref", 0 0, L_0xe01680;  1 drivers
v0xe5fcc0_0 .net "areset", 0 0, L_0xe01440;  1 drivers
v0xe5fdf0_0 .net "bump_left", 0 0, v0xe5dff0_0;  1 drivers
v0xe5fe90_0 .net "bump_right", 0 0, v0xe5e090_0;  1 drivers
v0xe5ff30_0 .var "clk", 0 0;
v0xe5ffd0_0 .net "ground", 0 0, v0xe5e1d0_0;  1 drivers
v0xe60070_0 .var/2u "stats1", 287 0;
v0xe60110_0 .var/2u "strobe", 0 0;
v0xe601d0_0 .net "tb_match", 0 0, L_0xe71ae0;  1 drivers
v0xe60270_0 .net "tb_mismatch", 0 0, L_0xe065a0;  1 drivers
v0xe60420_0 .net "walk_left_dut", 0 0, v0xe5f130_0;  1 drivers
v0xe604c0_0 .net "walk_left_ref", 0 0, L_0xe70a40;  1 drivers
v0xe60560_0 .net "walk_right_dut", 0 0, v0xe5f1d0_0;  1 drivers
v0xe60630_0 .net "walk_right_ref", 0 0, L_0xe70d10;  1 drivers
v0xe60700_0 .net "wavedrom_enable", 0 0, v0xe5e400_0;  1 drivers
v0xe607d0_0 .net "wavedrom_title", 511 0, v0xe5e4a0_0;  1 drivers
L_0xe71540 .concat [ 1 1 1 0], L_0xe01680, L_0xe70d10, L_0xe70a40;
L_0xe715e0 .concat [ 1 1 1 0], L_0xe01680, L_0xe70d10, L_0xe70a40;
L_0xe71830 .concat [ 1 1 1 0], v0xe5eab0_0, v0xe5f1d0_0, v0xe5f130_0;
L_0xe71970 .concat [ 1 1 1 0], L_0xe01680, L_0xe70d10, L_0xe70a40;
L_0xe71ae0 .cmp/eeq 3, L_0xe71540, L_0xe01f80;
S_0xe162e0 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0xe16150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /OUTPUT 1 "walk_left";
    .port_info 6 /OUTPUT 1 "walk_right";
    .port_info 7 /OUTPUT 1 "aaah";
P_0xe354b0 .param/l "FALLL" 0 3 14, +C4<00000000000000000000000000000010>;
P_0xe354f0 .param/l "FALLR" 0 3 14, +C4<00000000000000000000000000000011>;
P_0xe35530 .param/l "WL" 0 3 14, +C4<00000000000000000000000000000000>;
P_0xe35570 .param/l "WR" 0 3 14, +C4<00000000000000000000000000000001>;
L_0xe01680 .functor OR 1, L_0xe71010, L_0xe712c0, C4<0>, C4<0>;
v0xe05e20_0 .net *"_ivl_0", 31 0, L_0xe608d0;  1 drivers
L_0x7fd6d3d4e0a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe06310_0 .net *"_ivl_11", 29 0, L_0x7fd6d3d4e0a8;  1 drivers
L_0x7fd6d3d4e0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xe066b0_0 .net/2u *"_ivl_12", 31 0, L_0x7fd6d3d4e0f0;  1 drivers
v0xe014b0_0 .net *"_ivl_16", 31 0, L_0xe70ed0;  1 drivers
L_0x7fd6d3d4e138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe016f0_0 .net *"_ivl_19", 29 0, L_0x7fd6d3d4e138;  1 drivers
L_0x7fd6d3d4e180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xe01950_0 .net/2u *"_ivl_20", 31 0, L_0x7fd6d3d4e180;  1 drivers
v0xe020d0_0 .net *"_ivl_22", 0 0, L_0xe71010;  1 drivers
v0xe5c230_0 .net *"_ivl_24", 31 0, L_0xe71190;  1 drivers
L_0x7fd6d3d4e1c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe5c310_0 .net *"_ivl_27", 29 0, L_0x7fd6d3d4e1c8;  1 drivers
L_0x7fd6d3d4e210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xe5c3f0_0 .net/2u *"_ivl_28", 31 0, L_0x7fd6d3d4e210;  1 drivers
L_0x7fd6d3d4e018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe5c4d0_0 .net *"_ivl_3", 29 0, L_0x7fd6d3d4e018;  1 drivers
v0xe5c5b0_0 .net *"_ivl_30", 0 0, L_0xe712c0;  1 drivers
L_0x7fd6d3d4e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe5c670_0 .net/2u *"_ivl_4", 31 0, L_0x7fd6d3d4e060;  1 drivers
v0xe5c750_0 .net *"_ivl_8", 31 0, L_0xe70bd0;  1 drivers
v0xe5c830_0 .net "aaah", 0 0, L_0xe01680;  alias, 1 drivers
v0xe5c8f0_0 .net "areset", 0 0, L_0xe01440;  alias, 1 drivers
v0xe5c9b0_0 .net "bump_left", 0 0, v0xe5dff0_0;  alias, 1 drivers
v0xe5cb80_0 .net "bump_right", 0 0, v0xe5e090_0;  alias, 1 drivers
v0xe5cc40_0 .net "clk", 0 0, v0xe5ff30_0;  1 drivers
v0xe5cd00_0 .net "ground", 0 0, v0xe5e1d0_0;  alias, 1 drivers
v0xe5cdc0_0 .var "next", 1 0;
v0xe5cea0_0 .var "state", 1 0;
v0xe5cf80_0 .net "walk_left", 0 0, L_0xe70a40;  alias, 1 drivers
v0xe5d040_0 .net "walk_right", 0 0, L_0xe70d10;  alias, 1 drivers
E_0xe12ef0 .event posedge, v0xe5c8f0_0, v0xe5cc40_0;
E_0xe12100 .event anyedge, v0xe5cea0_0, v0xe5cd00_0, v0xe5c9b0_0, v0xe5cb80_0;
L_0xe608d0 .concat [ 2 30 0 0], v0xe5cea0_0, L_0x7fd6d3d4e018;
L_0xe70a40 .cmp/eq 32, L_0xe608d0, L_0x7fd6d3d4e060;
L_0xe70bd0 .concat [ 2 30 0 0], v0xe5cea0_0, L_0x7fd6d3d4e0a8;
L_0xe70d10 .cmp/eq 32, L_0xe70bd0, L_0x7fd6d3d4e0f0;
L_0xe70ed0 .concat [ 2 30 0 0], v0xe5cea0_0, L_0x7fd6d3d4e138;
L_0xe71010 .cmp/eq 32, L_0xe70ed0, L_0x7fd6d3d4e180;
L_0xe71190 .concat [ 2 30 0 0], v0xe5cea0_0, L_0x7fd6d3d4e1c8;
L_0xe712c0 .cmp/eq 32, L_0xe71190, L_0x7fd6d3d4e210;
S_0xe5d200 .scope module, "stim1" "stimulus_gen" 3 164, 3 39 0, S_0xe16150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "ground";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
L_0xe01440 .functor BUFZ 1, v0xe5e2c0_0, C4<0>, C4<0>, C4<0>;
v0xe5df50_0 .net "areset", 0 0, L_0xe01440;  alias, 1 drivers
v0xe5dff0_0 .var "bump_left", 0 0;
v0xe5e090_0 .var "bump_right", 0 0;
v0xe5e130_0 .net "clk", 0 0, v0xe5ff30_0;  alias, 1 drivers
v0xe5e1d0_0 .var "ground", 0 0;
v0xe5e2c0_0 .var "reset", 0 0;
v0xe5e360_0 .net "tb_match", 0 0, L_0xe71ae0;  alias, 1 drivers
v0xe5e400_0 .var "wavedrom_enable", 0 0;
v0xe5e4a0_0 .var "wavedrom_title", 511 0;
E_0xe12350/0 .event negedge, v0xe5cc40_0;
E_0xe12350/1 .event posedge, v0xe5cc40_0;
E_0xe12350 .event/or E_0xe12350/0, E_0xe12350/1;
S_0xe5d530 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0xe5d200;
 .timescale -12 -12;
v0xe5d790_0 .var/2u "arfail", 0 0;
v0xe5d870_0 .var "async", 0 0;
v0xe5d930_0 .var/2u "datafail", 0 0;
v0xe5d9d0_0 .var/2u "srfail", 0 0;
E_0xdf7a20 .event posedge, v0xe5cc40_0;
E_0xe3ee30 .event negedge, v0xe5cc40_0;
TD_tb.stim1.reset_test ;
    %wait E_0xdf7a20;
    %wait E_0xdf7a20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe5e2c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdf7a20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xe3ee30;
    %load/vec4 v0xe5e360_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe5d930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe5e2c0_0, 0;
    %wait E_0xdf7a20;
    %load/vec4 v0xe5e360_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe5d790_0, 0, 1;
    %wait E_0xdf7a20;
    %load/vec4 v0xe5e360_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe5d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe5e2c0_0, 0;
    %load/vec4 v0xe5d9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xe5d790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xe5d870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xe5d930_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xe5d870_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xe5da90 .scope task, "wavedrom_start" "wavedrom_start" 3 79, 3 79 0, S_0xe5d200;
 .timescale -12 -12;
v0xe5dc90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe5dd70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 82, 3 82 0, S_0xe5d200;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe5e620 .scope module, "top_module1" "top_module" 3 181, 4 1 0, S_0xe16150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /OUTPUT 1 "walk_left";
    .port_info 6 /OUTPUT 1 "walk_right";
    .port_info 7 /OUTPUT 1 "aaah";
P_0xe5e7e0 .param/l "STATE_WALK_LEFT" 1 4 12, C4<0>;
P_0xe5e820 .param/l "STATE_WALK_RIGHT" 1 4 13, C4<1>;
v0xe5eab0_0 .var "aaah", 0 0;
v0xe5eb70_0 .net "areset", 0 0, L_0xe01440;  alias, 1 drivers
v0xe5ec80_0 .net "bump_left", 0 0, v0xe5dff0_0;  alias, 1 drivers
v0xe5ed70_0 .net "bump_right", 0 0, v0xe5e090_0;  alias, 1 drivers
v0xe5ee60_0 .net "clk", 0 0, v0xe5ff30_0;  alias, 1 drivers
v0xe5efa0_0 .net "ground", 0 0, v0xe5e1d0_0;  alias, 1 drivers
v0xe5f090_0 .var "state", 0 0;
v0xe5f130_0 .var "walk_left", 0 0;
v0xe5f1d0_0 .var "walk_right", 0 0;
S_0xe5f420 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 193, 3 193 0, S_0xe16150;
 .timescale -12 -12;
E_0xe3f150 .event anyedge, v0xe60110_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe60110_0;
    %nor/r;
    %assign/vec4 v0xe60110_0, 0;
    %wait E_0xe3f150;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe5d200;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe5e2c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xe5e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe5e090_0, 0;
    %assign/vec4 v0xe5dff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe5d870_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xe5d530;
    %join;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe5dff0_0, 0;
    %assign/vec4 v0xe5e090_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdf7a20;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xe5e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe5dff0_0, 0;
    %assign/vec4 v0xe5e090_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdf7a20;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xe5e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe5dff0_0, 0;
    %assign/vec4 v0xe5e090_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdf7a20;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xe5e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe5dff0_0, 0;
    %assign/vec4 v0xe5e090_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdf7a20;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xe5e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe5dff0_0, 0;
    %assign/vec4 v0xe5e090_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdf7a20;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe5dd70;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe5e2c0_0, 0;
    %wait E_0xdf7a20;
    %pushi/vec4 400, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe12350;
    %vpi_func 3 108 "$random" 32 {0 0 0};
    %vpi_func 3 108 "$random" 32 {0 0 0};
    %and;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xe5dff0_0, 0;
    %assign/vec4 v0xe5e090_0, 0;
    %vpi_func 3 109 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0xe5e1d0_0, 0;
    %vpi_func 3 110 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xe5e2c0_0, 0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 113 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xe162e0;
T_5 ;
Ewait_0 .event/or E_0xe12100, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xe5cea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0xe5cd00_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %load/vec4 v0xe5c9b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.7, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 9;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.8, 9;
 ; End of false expr.
    %blend;
T_5.8;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 2;
    %store/vec4 v0xe5cdc0_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0xe5cd00_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %load/vec4 v0xe5cb80_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.11, 9;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.12, 9;
T_5.11 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.12, 9;
 ; End of false expr.
    %blend;
T_5.12;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 2;
    %store/vec4 v0xe5cdc0_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0xe5cd00_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %pad/s 2;
    %store/vec4 v0xe5cdc0_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0xe5cd00_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %pad/s 2;
    %store/vec4 v0xe5cdc0_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xe162e0;
T_6 ;
    %wait E_0xe12ef0;
    %load/vec4 v0xe5c8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xe5cea0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xe5cdc0_0;
    %assign/vec4 v0xe5cea0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xe5e620;
T_7 ;
    %wait E_0xe12ef0;
    %load/vec4 v0xe5eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe5f090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe5f130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe5f1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe5eab0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xe5f090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe5f090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe5f130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe5f1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe5eab0_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe5f130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe5f1d0_0, 0;
    %load/vec4 v0xe5efa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe5eab0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe5eab0_0, 0;
T_7.7 ;
    %load/vec4 v0xe5ec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe5f090_0, 0;
T_7.8 ;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe5f130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe5f1d0_0, 0;
    %load/vec4 v0xe5efa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe5eab0_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe5eab0_0, 0;
T_7.11 ;
    %load/vec4 v0xe5ed70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe5f090_0, 0;
T_7.12 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xe16150;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe5ff30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe60110_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xe16150;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xe5ff30_0;
    %inv;
    %store/vec4 v0xe5ff30_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xe16150;
T_10 ;
    %vpi_call/w 3 156 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 157 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe5e130_0, v0xe60270_0, v0xe5ff30_0, v0xe5fcc0_0, v0xe5fdf0_0, v0xe5fe90_0, v0xe5ffd0_0, v0xe604c0_0, v0xe60420_0, v0xe60630_0, v0xe60560_0, v0xe5fc20_0, v0xe5fb80_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xe16150;
T_11 ;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 203 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_11.1 ;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 204 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 205 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_11.3 ;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 206 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 207 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_11.5 ;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 209 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 210 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe60070_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 211 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xe16150;
T_12 ;
    %wait E_0xe12350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe60070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe60070_0, 4, 32;
    %load/vec4 v0xe601d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 222 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe60070_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe60070_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe60070_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xe604c0_0;
    %load/vec4 v0xe604c0_0;
    %load/vec4 v0xe60420_0;
    %xor;
    %load/vec4 v0xe604c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe60070_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe60070_0, 4, 32;
T_12.4 ;
    %load/vec4 v0xe60630_0;
    %load/vec4 v0xe60630_0;
    %load/vec4 v0xe60560_0;
    %xor;
    %load/vec4 v0xe60630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 229 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe60070_0, 4, 32;
T_12.10 ;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe60070_0, 4, 32;
T_12.8 ;
    %load/vec4 v0xe5fc20_0;
    %load/vec4 v0xe5fc20_0;
    %load/vec4 v0xe5fb80_0;
    %xor;
    %load/vec4 v0xe5fc20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.12, 6;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %vpi_func 3 232 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe60070_0, 4, 32;
T_12.14 ;
    %load/vec4 v0xe60070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe60070_0, 4, 32;
T_12.12 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings2/lemmings2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/lemmings2/iter4/response0/top_module.sv";
