 Timing Path to regB/out_reg[20]/D 
  
 Path Start Point : inputB[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[20]                      Rise  0.2000 0.0000 0.1000 0.129484 0.894119 1.0236            1       100      c             | 
|    regB/inp[20]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_22/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_22/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.146441 0.699202 0.845643          1       100                    | 
|    regB/CLOCK_slh__c15/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c15/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.119345 1.06234  1.18169           1       100                    | 
|    regB/out_reg[20]/D    DFF_X1    Rise  0.2700 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[20]/CK       DFF_X1        Rise  0.2190 0.0040 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2190 0.2190 | 
| library hold check                        |  0.0200 0.2390 | 
| data required time                        |  0.2390        | 
|                                           |                | 
| data arrival time                         |  0.2700        | 
| data required time                        | -0.2390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[1]/D 
  
 Path Start Point : inputB[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                       Rise  0.2000 0.0000 0.1000 0.221694 0.894119 1.11581           1       100      c             | 
|    regB/inp[1]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_3/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_3/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.1339   0.699202 0.833102          1       100                    | 
|    regB/CLOCK_slh__c23/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c23/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.312453 1.06234  1.3748            1       100                    | 
|    regB/out_reg[1]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.2200 0.0050 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2200 0.2200 | 
| library hold check                        |  0.0200 0.2400 | 
| data required time                        |  0.2400        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[7]/D 
  
 Path Start Point : inputB[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                       Rise  0.2000 0.0000 0.1000 0.204724 0.894119 1.09884           1       100      c             | 
|    regB/inp[7]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_9/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_9/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.128966 0.699202 0.828169          1       100                    | 
|    regB/CLOCK_slh__c27/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c27/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.29337  1.06234  1.35571           1       100                    | 
|    regB/out_reg[7]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[7]/CK        DFF_X1        Rise  0.2200 0.0050 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2200 0.2200 | 
| library hold check                        |  0.0200 0.2400 | 
| data required time                        |  0.2400        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[19]/D 
  
 Path Start Point : inputB[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[19]                      Rise  0.2000  0.0000 0.1000             0.27114  0.894119 1.16526           1       100      c             | 
|    regB/inp[19]                    Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_21/A2        AND2_X1   Rise  0.2000  0.0000 0.1000                      0.97463                                                   | 
|    regB/i_0_21/ZN        AND2_X1   Rise  0.2430  0.0430 0.0090             0.136692 0.699202 0.835894          1       100                    | 
|    regB/CLOCK_slh__c37/A CLKBUF_X1 Rise  0.2430  0.0000 0.0090                      0.77983                                                   | 
|    regB/CLOCK_slh__c37/Z CLKBUF_X1 Rise  0.2720  0.0290 0.0080             0.553566 1.06234  1.61591           1       100                    | 
|    regB/out_reg[19]/D    DFF_X1    Rise  0.2710 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[19]/CK       DFF_X1        Rise  0.2200 0.0050 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2200 0.2200 | 
| library hold check                        |  0.0200 0.2400 | 
| data required time                        |  0.2400        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[21]/D 
  
 Path Start Point : inputB[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[21]                      Rise  0.2000 0.0000 0.1000 0.318575 0.894119 1.21269           1       100      c             | 
|    regB/inp[21]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_23/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_23/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.122112 0.699202 0.821314          1       100                    | 
|    regB/CLOCK_slh__c17/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c17/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.3051   1.06234  1.36744           1       100                    | 
|    regB/out_reg[21]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[21]/CK       DFF_X1        Rise  0.2200 0.0050 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2200 0.2200 | 
| library hold check                        |  0.0200 0.2400 | 
| data required time                        |  0.2400        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[31]/D 
  
 Path Start Point : inputB[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[31]                      Rise  0.2000  0.0000 0.1000             0.313042   0.894119 1.20716           1       100      c             | 
|    regB/inp[31]                    Rise  0.2000  0.0000                                                                                         | 
|    regB/i_0_33/A2        AND2_X1   Rise  0.2000  0.0000 0.1000                        0.97463                                                   | 
|    regB/i_0_33/ZN        AND2_X1   Rise  0.2430  0.0430 0.0080             0.00730538 0.699202 0.706507          1       100                    | 
|    regB/CLOCK_slh__c29/A CLKBUF_X1 Rise  0.2430  0.0000 0.0080                        0.77983                                                   | 
|    regB/CLOCK_slh__c29/Z CLKBUF_X1 Rise  0.2720  0.0290 0.0080             0.668491   1.06234  1.73083           1       100                    | 
|    regB/out_reg[31]/D    DFF_X1    Rise  0.2710 -0.0010 0.0080    -0.0010             1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[31]/CK       DFF_X1        Rise  0.2200 0.0050 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2200 0.2200 | 
| library hold check                        |  0.0200 0.2400 | 
| data required time                        |  0.2400        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[3]/D 
  
 Path Start Point : inputB[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[3]                       Rise  0.2000 0.0000 0.1000 0.389273 0.894119 1.28339           1       100      c             | 
|    regB/inp[3]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_5/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_5/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.162563 0.699202 0.861765          1       100                    | 
|    regB/CLOCK_slh__c31/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c31/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.344908 1.06234  1.40725           1       100                    | 
|    regB/out_reg[3]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.2190 0.0040 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2190 0.2190 | 
| library hold check                        |  0.0200 0.2390 | 
| data required time                        |  0.2390        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[11]/D 
  
 Path Start Point : inputB[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[11]                      Rise  0.2000 0.0000 0.1000 0.290721 0.894119 1.18484           1       100      c             | 
|    regB/inp[11]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_13/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_13/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.131073 0.699202 0.830276          1       100                    | 
|    regB/CLOCK_slh__c11/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c11/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.276498 1.06234  1.33884           1       100                    | 
|    regB/out_reg[11]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[11]/CK       DFF_X1        Rise  0.2190 0.0040 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2190 0.2190 | 
| library hold check                        |  0.0200 0.2390 | 
| data required time                        |  0.2390        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[25]/D 
  
 Path Start Point : inputB[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    inputB[25]                     Rise  0.2000 0.0000 0.1000 0.325441 0.894119 1.21956           1       100      c             | 
|    regB/inp[25]                   Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_27/A2       AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_27/ZN       AND2_X1   Rise  0.2430 0.0430 0.0090 0.130311 0.699202 0.829513          1       100                    | 
|    regB/CLOCK_slh__c7/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c7/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.441807 1.06234  1.50415           1       100                    | 
|    regB/out_reg[25]/D   DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[25]/CK       DFF_X1        Rise  0.2190 0.0040 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2190 0.2190 | 
| library hold check                        |  0.0200 0.2390 | 
| data required time                        |  0.2390        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[28]/D 
  
 Path Start Point : inputB[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[28]                      Rise  0.2000 0.0000 0.1000 0.134238 0.894119 1.02836           1       100      c             | 
|    regB/inp[28]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_30/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_30/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.184882 0.699202 0.884084          1       100                    | 
|    regB/CLOCK_slh__c25/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c25/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.131684 1.06234  1.19403           1       100                    | 
|    regB/out_reg[28]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[28]/CK       DFF_X1        Rise  0.2190 0.0040 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2190 0.2190 | 
| library hold check                        |  0.0200 0.2390 | 
| data required time                        |  0.2390        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[15]/D 
  
 Path Start Point : inputB[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[15]                      Rise  0.2000 0.0000 0.1000 0.212056 0.894119 1.10617           1       100      c             | 
|    regB/inp[15]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_17/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_17/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.233838 0.699202 0.93304           1       100                    | 
|    regB/CLOCK_slh__c33/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c33/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.448571 1.06234  1.51091           1       100                    | 
|    regB/out_reg[15]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[15]/CK       DFF_X1        Rise  0.2200 0.0050 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2200 0.2200 | 
| library hold check                        |  0.0200 0.2400 | 
| data required time                        |  0.2400        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[29]/D 
  
 Path Start Point : inputB[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[29]                      Rise  0.2000 0.0000 0.1000 0.138401 0.894119 1.03252           1       100      c             | 
|    regB/inp[29]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_31/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_31/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.175984 0.699202 0.875186          1       100                    | 
|    regB/CLOCK_slh__c35/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c35/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.475739 1.06234  1.53808           1       100                    | 
|    regB/out_reg[29]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[29]/CK       DFF_X1        Rise  0.2200 0.0050 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2200 0.2200 | 
| library hold check                        |  0.0200 0.2400 | 
| data required time                        |  0.2400        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[0]/D 
  
 Path Start Point : inputB[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                       Rise  0.2000 0.0000 0.1000 0.120037 0.894119 1.01416           1       100      c             | 
|    regB/inp[0]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_2/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_2/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.152981 0.699202 0.852183          1       100                    | 
|    regB/CLOCK_slh__c49/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c49/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.124528 1.06234  1.18687           1       100                    | 
|    regB/out_reg[0]/D     DFF_X1    Rise  0.2700 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.2170 0.0020 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0200 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.2700        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[24]/D 
  
 Path Start Point : inputB[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[24]                      Rise  0.2000 0.0000 0.1000 0.487733 0.894119 1.38185           1       100      c             | 
|    regB/inp[24]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_26/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_26/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.133672 0.699202 0.832874          1       100                    | 
|    regB/CLOCK_slh__c65/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c65/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.17118  1.06234  1.23352           1       100                    | 
|    regB/out_reg[24]/D    DFF_X1    Rise  0.2700 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[24]/CK       DFF_X1        Rise  0.2170 0.0020 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0200 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.2700        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[22]/D 
  
 Path Start Point : inputB[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[22]                      Rise  0.2000  0.0000 0.1000             0.352947 0.894119 1.24707           1       100      c             | 
|    regB/inp[22]                    Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_24/A2        AND2_X1   Rise  0.2000  0.0000 0.1000                      0.97463                                                   | 
|    regB/i_0_24/ZN        AND2_X1   Rise  0.2430  0.0430 0.0090             0.136052 0.699202 0.835254          1       100                    | 
|    regB/CLOCK_slh__c41/A CLKBUF_X1 Rise  0.2430  0.0000 0.0090                      0.77983                                                   | 
|    regB/CLOCK_slh__c41/Z CLKBUF_X1 Rise  0.2720  0.0290 0.0080             0.653385 1.06234  1.71573           1       100                    | 
|    regB/out_reg[22]/D    DFF_X1    Rise  0.2710 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[22]/CK       DFF_X1        Rise  0.2180 0.0030 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2180 0.2180 | 
| library hold check                        |  0.0200 0.2380 | 
| data required time                        |  0.2380        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[12]/D 
  
 Path Start Point : inputB[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[12]                      Rise  0.2000  0.0000 0.1000             0.190925 0.894119 1.08504           1       100      c             | 
|    regB/inp[12]                    Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_14/A2        AND2_X1   Rise  0.2000  0.0000 0.1000                      0.97463                                                   | 
|    regB/i_0_14/ZN        AND2_X1   Rise  0.2440  0.0440 0.0090             0.19627  0.699202 0.895472          1       100                    | 
|    regB/CLOCK_slh__c13/A CLKBUF_X1 Rise  0.2440  0.0000 0.0090                      0.77983                                                   | 
|    regB/CLOCK_slh__c13/Z CLKBUF_X1 Rise  0.2730  0.0290 0.0080             0.524194 1.06234  1.58654           1       100                    | 
|    regB/out_reg[12]/D    DFF_X1    Rise  0.2720 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[12]/CK       DFF_X1        Rise  0.2190 0.0040 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2190 0.2190 | 
| library hold check                        |  0.0200 0.2390 | 
| data required time                        |  0.2390        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[23]/D 
  
 Path Start Point : inputB[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[23]                      Rise  0.2000 0.0000 0.1000 0.517036 0.894119 1.41115           1       100      c             | 
|    regB/inp[23]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_25/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_25/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.309165 0.699202 1.00837           1       100                    | 
|    regB/CLOCK_slh__c19/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c19/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0070 0.253023 1.06234  1.31536           1       100                    | 
|    regB/out_reg[23]/D    DFF_X1    Rise  0.2720 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[23]/CK       DFF_X1        Rise  0.2190 0.0040 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2190 0.2190 | 
| library hold check                        |  0.0200 0.2390 | 
| data required time                        |  0.2390        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[27]/D 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                      Rise  0.2000 0.0000 0.1000 0.404812 0.894119 1.29893           1       100      c             | 
|    regB/inp[27]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_29/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_29/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.211215 0.699202 0.910417          1       100                    | 
|    regB/CLOCK_slh__c21/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c21/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.596996 1.06234  1.65934           1       100                    | 
|    regB/out_reg[27]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[27]/CK       DFF_X1        Rise  0.2200 0.0050 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2200 0.2200 | 
| library hold check                        |  0.0200 0.2400 | 
| data required time                        |  0.2400        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[4]/D 
  
 Path Start Point : inputB[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]                       Rise  0.2000 0.0000 0.1000 0.1293   0.894119 1.02342           1       100      c             | 
|    regB/inp[4]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_6/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_6/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.125461 0.699202 0.824663          1       100                    | 
|    regB/CLOCK_slh__c51/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c51/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.311837 1.06234  1.37418           1       100                    | 
|    regB/out_reg[4]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.2170 0.0020 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0200 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[8]/D 
  
 Path Start Point : inputB[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[8]                       Rise  0.2000 0.0000 0.1000 0.164375 0.894119 1.05849           1       100      c             | 
|    regB/inp[8]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_10/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_10/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.130966 0.699202 0.830168          1       100                    | 
|    regB/CLOCK_slh__c47/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c47/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.395372 1.06234  1.45771           1       100                    | 
|    regB/out_reg[8]/D     DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[8]/CK        DFF_X1        Rise  0.2170 0.0020 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0200 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[10]/D 
  
 Path Start Point : inputB[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[10]                      Rise  0.2000 0.0000 0.1000 0.249524 0.894119 1.14364           1       100      c             | 
|    regB/inp[10]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_12/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_12/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.132442 0.699202 0.831644          1       100                    | 
|    regB/CLOCK_slh__c59/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c59/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.430323 1.06234  1.49267           1       100                    | 
|    regB/out_reg[10]/D    DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[10]/CK       DFF_X1        Rise  0.2170 0.0020 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0200 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[26]/D 
  
 Path Start Point : inputB[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[26]                      Rise  0.2000 0.0000 0.1000 0.218237 0.894119 1.11236           1       100      c             | 
|    regB/inp[26]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_28/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_28/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.139473 0.699202 0.838675          1       100                    | 
|    regB/CLOCK_slh__c61/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c61/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.444978 1.06234  1.50732           1       100                    | 
|    regB/out_reg[26]/D    DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[26]/CK       DFF_X1        Rise  0.2170 0.0020 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0200 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[6]/D 
  
 Path Start Point : inputB[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[6]                       Rise  0.2000 0.0000 0.1000 0.739077 0.894119 1.6332            1       100      c             | 
|    regB/inp[6]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_8/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_8/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.151659 0.699202 0.850861          1       100                    | 
|    regB/CLOCK_slh__c53/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c53/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.511717 1.06234  1.57406           1       100                    | 
|    regB/out_reg[6]/D     DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[6]/CK        DFF_X1        Rise  0.2180 0.0030 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2180 0.2180 | 
| library hold check                        |  0.0200 0.2380 | 
| data required time                        |  0.2380        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[9]/D 
  
 Path Start Point : inputB[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    inputB[9]                      Rise  0.2000 0.0000 0.1000 0.20869  0.894119 1.10281           1       100      c             | 
|    regB/inp[9]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_11/A2       AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_11/ZN       AND2_X1   Rise  0.2440 0.0440 0.0090 0.190332 0.699202 0.889534          1       100                    | 
|    regB/CLOCK_slh__c9/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c9/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.487969 1.06234  1.55031           1       100                    | 
|    regB/out_reg[9]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[9]/CK        DFF_X1        Rise  0.2190 0.0040 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2190 0.2190 | 
| library hold check                        |  0.0200 0.2390 | 
| data required time                        |  0.2390        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[2]/D 
  
 Path Start Point : inputB[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                       Rise  0.2000 0.0000 0.1000 0.259007 0.894119 1.15313           1       100      c             | 
|    regB/inp[2]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_4/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_4/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.13167  0.699202 0.830872          1       100                    | 
|    regB/CLOCK_slh__c67/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c67/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.281007 1.06234  1.34335           1       100                    | 
|    regB/out_reg[2]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[2]/CK        DFF_X1        Rise  0.2160 0.0010 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2160 0.2160 | 
| library hold check                        |  0.0200 0.2360 | 
| data required time                        |  0.2360        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2360        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0350        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[5]/D 
  
 Path Start Point : inputB[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                       Rise  0.2000 0.0000 0.1000 1.42948  0.894119 2.32359           1       100      c             | 
|    regB/inp[5]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_7/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_7/ZN         AND2_X1   Rise  0.2440 0.0440 0.0090 0.221489 0.699202 0.920691          1       100                    | 
|    regB/CLOCK_slh__c39/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c39/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.384401 1.06234  1.44674           1       100                    | 
|    regB/out_reg[5]/D     DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[5]/CK        DFF_X1        Rise  0.2170 0.0020 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0200 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0350        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[16]/D 
  
 Path Start Point : inputB[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[16]                      Rise  0.2000 0.0000 0.1000 0.625328 0.894119 1.51945           1       100      c             | 
|    regB/inp[16]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_18/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_18/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.238179 0.699202 0.937381          1       100                    | 
|    regB/CLOCK_slh__c63/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c63/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0070 0.325229 1.06234  1.38757           1       100                    | 
|    regB/out_reg[16]/D    DFF_X1    Rise  0.2720 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[16]/CK       DFF_X1        Rise  0.2170 0.0020 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0200 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0350        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[18]/D 
  
 Path Start Point : inputB[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[18]                      Rise  0.2000 0.0000 0.1000 0.20891  0.894119 1.10303           1       100      c             | 
|    regB/inp[18]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_20/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_20/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.150433 0.699202 0.849635          1       100                    | 
|    regB/CLOCK_slh__c57/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c57/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.619029 1.06234  1.68137           1       100                    | 
|    regB/out_reg[18]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[18]/CK       DFF_X1        Rise  0.2170 0.0020 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0200 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0350        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[14]/D 
  
 Path Start Point : inputB[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[14]                      Rise  0.2000 0.0000 0.1000 0.570986 0.894119 1.4651            1       100      c             | 
|    regB/inp[14]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_16/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_16/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.29312  0.699202 0.992322          1       100                    | 
|    regB/CLOCK_slh__c43/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c43/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.721273 1.06234  1.78362           1       100                    | 
|    regB/out_reg[14]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[14]/CK       DFF_X1        Rise  0.2180 0.0030 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2180 0.2180 | 
| library hold check                        |  0.0200 0.2380 | 
| data required time                        |  0.2380        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0350        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[17]/D 
  
 Path Start Point : inputB[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[17]                      Rise  0.2000 0.0000 0.1000 0.638177 0.894119 1.5323            1       100      c             | 
|    regB/inp[17]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_19/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_19/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.124248 0.699202 0.82345           1       100                    | 
|    regB/CLOCK_slh__c45/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c45/Z CLKBUF_X1 Rise  0.2730 0.0300 0.0090 0.945775 1.06234  2.00812           1       100                    | 
|    regB/out_reg[17]/D    DFF_X1    Rise  0.2730 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[17]/CK       DFF_X1        Rise  0.2170 0.0020 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0200 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[13]/D 
  
 Path Start Point : inputB[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[13]                      Rise  0.2000 0.0000 0.1000 0.628282 0.894119 1.5224            1       100      c             | 
|    regB/inp[13]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_15/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_15/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.311399 0.699202 1.0106            1       100                    | 
|    regB/CLOCK_slh__c55/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c55/Z CLKBUF_X1 Rise  0.2740 0.0300 0.0090 1.04175  1.06234  2.1041            1       100                    | 
|    regB/out_reg[13]/D    DFF_X1    Rise  0.2740 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[13]/CK       DFF_X1        Rise  0.2180 0.0030 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2180 0.2180 | 
| library hold check                        |  0.0200 0.2380 | 
| data required time                        |  0.2380        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.2380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[4]/D 
  
 Path Start Point : inputA[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[4]                       Rise  0.2000 0.0000 0.1000 0.807658 0.894119 1.70178           1       100      c             | 
|    regA/inp[4]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_6/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_6/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.149319 0.699202 0.848521          1       100                    | 
|    regA/CLOCK_slh__c37/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c37/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.321885 1.06234  1.38423           1       100                    | 
|    regA/out_reg[4]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[4]/CK        DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[10]/D 
  
 Path Start Point : inputA[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[10]                      Rise  0.2000 0.0000 0.1000 0.215958 0.894119 1.11008           1       100      c             | 
|    regA/inp[10]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_12/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_12/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.162223 0.699202 0.861425          1       100                    | 
|    regA/CLOCK_slh__c33/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c33/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.450317 1.06234  1.51266           1       100                    | 
|    regA/out_reg[10]/D    DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[18]/D 
  
 Path Start Point : inputA[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[18]                      Rise  0.2000 0.0000 0.1000 0.251524 0.894119 1.14564           1       100      c             | 
|    regA/inp[18]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_20/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_20/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.164547 0.699202 0.86375           1       100                    | 
|    regA/CLOCK_slh__c47/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c47/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.355967 1.06234  1.41831           1       100                    | 
|    regA/out_reg[18]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[18]/CK       DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[19]/D 
  
 Path Start Point : inputA[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[19]                      Rise  0.2000 0.0000 0.1000 0.120825 0.894119 1.01494           1       100      c             | 
|    regA/inp[19]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_21/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_21/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.163652 0.699202 0.862854          1       100                    | 
|    regA/CLOCK_slh__c35/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c35/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.429213 1.06234  1.49156           1       100                    | 
|    regA/out_reg[19]/D    DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[19]/CK       DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[27]/D 
  
 Path Start Point : inputA[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[27]                      Rise  0.2000 0.0000 0.1000 1.84765  0.894119 2.74177           1       100      c             | 
|    regA/inp[27]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_29/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_29/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.133732 0.699202 0.832934          1       100                    | 
|    regA/CLOCK_slh__c21/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c21/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.28111  1.06234  1.34345           1       100                    | 
|    regA/out_reg[27]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[27]/CK       DFF_X1        Rise  0.2150 0.0020 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2150 0.2150 | 
| library hold check                        |  0.0190 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[29]/D 
  
 Path Start Point : inputA[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[29]                      Rise  0.2000 0.0000 0.1000 1.2957   0.894119 2.18982           1       100      c             | 
|    regA/inp[29]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_31/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_31/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.293662 0.699202 0.992864          1       100                    | 
|    regA/CLOCK_slh__c43/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c43/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.385288 1.06234  1.44763           1       100                    | 
|    regA/out_reg[29]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[29]/CK       DFF_X1        Rise  0.2150 0.0020 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2150 0.2150 | 
| library hold check                        |  0.0200 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[30]/D 
  
 Path Start Point : inputB[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[30]                      Rise  0.2000 0.0000 0.1000 0.347138 0.894119 1.24126           1       100      c             | 
|    regB/inp[30]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_32/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_32/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.153339 0.699202 0.852541          1       100                    | 
|    regB/CLOCK_slh__c69/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c69/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.659597 1.06234  1.72194           1       100                    | 
|    regB/out_reg[30]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regB/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0810 0.0020 0.0320          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2150 0.1340 0.1050 13.5136  30.3889  43.9025           32      100      FA   K        | 
|    regB/out_reg[30]/CK       DFF_X1        Rise  0.2150 0.0000 0.1050          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2150 0.2150 | 
| library hold check                        |  0.0200 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[2]/D 
  
 Path Start Point : inputA[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[2]                       Rise  0.2000 0.0000 0.1000 0.432782 0.894119 1.3269            1       100      c             | 
|    regA/inp[2]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_4/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_4/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.127308 0.699202 0.82651           1       100                    | 
|    regA/CLOCK_slh__c13/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c13/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.232688 1.06234  1.29503           1       100                    | 
|    regA/out_reg[2]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[2]/CK        DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0190 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[8]/D 
  
 Path Start Point : inputA[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[8]                       Rise  0.2000 0.0000 0.1000 0.737563 0.894119 1.63168           1       100      c             | 
|    regA/inp[8]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_10/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_10/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.126969 0.699202 0.826171          1       100                    | 
|    regA/CLOCK_slh__c39/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c39/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.239539 1.06234  1.30188           1       100                    | 
|    regA/out_reg[8]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[8]/CK        DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0190 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[9]/D 
  
 Path Start Point : inputA[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[9]                       Rise  0.2000 0.0000 0.1000 0.484735 0.894119 1.37885           1       100      c             | 
|    regA/inp[9]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_11/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_11/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.15068  0.699202 0.849882          1       100                    | 
|    regA/CLOCK_slh__c11/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c11/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.245494 1.06234  1.30784           1       100                    | 
|    regA/out_reg[9]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[9]/CK        DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0190 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[13]/D 
  
 Path Start Point : inputA[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[13]                      Rise  0.2000 0.0000 0.1000 1.25263  0.894119 2.14675           1       100      c             | 
|    regA/inp[13]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_15/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_15/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.13328  0.699202 0.832482          1       100                    | 
|    regA/CLOCK_slh__c23/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c23/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.646825 1.06234  1.70917           1       100                    | 
|    regA/out_reg[13]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[13]/CK       DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[23]/D 
  
 Path Start Point : inputA[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[23]                      Rise  0.2000 0.0000 0.1000 0.792263 0.894119 1.68638           1       100      c             | 
|    regA/inp[23]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_25/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_25/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.141392 0.699202 0.840594          1       100                    | 
|    regA/CLOCK_slh__c59/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c59/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.557944 1.06234  1.62029           1       100                    | 
|    regA/out_reg[23]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[23]/CK       DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[24]/D 
  
 Path Start Point : inputA[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[24]                      Rise  0.2000 0.0000 0.1000 0.75422    0.894119 1.64834           1       100      c             | 
|    regA/inp[24]                    Rise  0.2000 0.0000                                                                             | 
|    regA/i_0_26/A2        AND2_X1   Rise  0.2000 0.0000 0.1000            0.97463                                                   | 
|    regA/i_0_26/ZN        AND2_X1   Rise  0.2430 0.0430 0.0080 0.00730538 0.699202 0.706507          1       100                    | 
|    regA/CLOCK_slh__c55/A CLKBUF_X1 Rise  0.2430 0.0000 0.0080            0.77983                                                   | 
|    regA/CLOCK_slh__c55/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.619926   1.06234  1.68227           1       100                    | 
|    regA/out_reg[24]/D    DFF_X1    Rise  0.2720 0.0000 0.0080            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[24]/CK       DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[28]/D 
  
 Path Start Point : inputA[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[28]                      Rise  0.2000 0.0000 0.1000 1.25537  0.894119 2.14949           1       100      c             | 
|    regA/inp[28]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_30/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_30/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.235634 0.699202 0.934836          1       100                    | 
|    regA/CLOCK_slh__c19/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c19/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.723905 1.06234  1.78625           1       100                    | 
|    regA/out_reg[28]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[28]/CK       DFF_X1        Rise  0.2150 0.0020 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2150 0.2150 | 
| library hold check                        |  0.0200 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[30]/D 
  
 Path Start Point : inputA[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    inputA[30]                     Rise  0.2000 0.0000 0.1000 1.19064  0.894119 2.08476           1       100      c             | 
|    regA/inp[30]                   Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_32/A2       AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_32/ZN       AND2_X1   Rise  0.2440 0.0440 0.0090 0.176568 0.699202 0.87577           1       100                    | 
|    regA/CLOCK_slh__c7/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c7/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.618207 1.06234  1.68055           1       100                    | 
|    regA/out_reg[30]/D   DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.2150 0.0020 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2150 0.2150 | 
| library hold check                        |  0.0200 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[31]/D 
  
 Path Start Point : inputA[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    inputA[31]                     Rise  0.2000 0.0000 0.1000 1.12612  0.894119 2.02024           1       100      c             | 
|    regA/inp[31]                   Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_33/A2       AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_33/ZN       AND2_X1   Rise  0.2440 0.0440 0.0090 0.269233 0.699202 0.968435          1       100                    | 
|    regA/CLOCK_slh__c9/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c9/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.674742 1.06234  1.73708           1       100                    | 
|    regA/out_reg[31]/D   DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[31]/CK       DFF_X1        Rise  0.2150 0.0020 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2150 0.2150 | 
| library hold check                        |  0.0200 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[21]/D 
  
 Path Start Point : inputA[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[21]                      Rise  0.2000 0.0000 0.1000 0.421139 0.894119 1.31526           1       100      c             | 
|    regA/inp[21]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_23/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_23/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.156495 0.699202 0.855697          1       100                    | 
|    regA/CLOCK_slh__c41/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c41/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.235251 1.06234  1.29759           1       100                    | 
|    regA/out_reg[21]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[21]/CK       DFF_X1        Rise  0.2130 0.0000 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0190 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[16]/D 
  
 Path Start Point : inputA[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[16]                      Rise  0.2000 0.0000 0.1000 0.826737 0.894119 1.72086           1       100      c             | 
|    regA/inp[16]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_18/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_18/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.188477 0.699202 0.887679          1       100                    | 
|    regA/CLOCK_slh__c61/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c61/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.400313 1.06234  1.46266           1       100                    | 
|    regA/out_reg[16]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[16]/CK       DFF_X1        Rise  0.2130 0.0000 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0200 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[22]/D 
  
 Path Start Point : inputA[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[22]                      Rise  0.2000 0.0000 0.1000 0.45026  0.894119 1.34438           1       100      c             | 
|    regA/inp[22]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_24/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_24/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.154686 0.699202 0.853889          1       100                    | 
|    regA/CLOCK_slh__c53/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c53/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.652409 1.06234  1.71475           1       100                    | 
|    regA/out_reg[22]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[22]/CK       DFF_X1        Rise  0.2130 0.0000 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0200 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[0]/D 
  
 Path Start Point : inputA[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[0]                       Rise  0.2000 0.0000 0.1000 0.563823 0.894119 1.45794           1       100      c             | 
|    regA/inp[0]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_2/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_2/ZN         AND2_X1   Rise  0.2440 0.0440 0.0090 0.214949 0.699202 0.914151          1       100                    | 
|    regA/CLOCK_slh__c27/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c27/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.500784 1.06234  1.56313           1       100                    | 
|    regA/out_reg[0]/D     DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[3]/D 
  
 Path Start Point : inputA[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]                       Rise  0.2000 0.0000 0.1000 0.120632 0.894119 1.01475           1       100      c             | 
|    regA/inp[3]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_5/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_5/ZN         AND2_X1   Rise  0.2440 0.0440 0.0090 0.271128 0.699202 0.97033           1       100                    | 
|    regA/CLOCK_slh__c15/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c15/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.496301 1.06234  1.55864           1       100                    | 
|    regA/out_reg[3]/D     DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[6]/D 
  
 Path Start Point : inputA[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[6]                       Rise  0.2000 0.0000 0.1000 0.240578 0.894119 1.1347            1       100      c             | 
|    regA/inp[6]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_8/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_8/ZN         AND2_X1   Rise  0.2440 0.0440 0.0090 0.318258 0.699202 1.01746           1       100                    | 
|    regA/CLOCK_slh__c31/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c31/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.685958 1.06234  1.7483            1       100                    | 
|    regA/out_reg[6]/D     DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[6]/CK        DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[11]/D 
  
 Path Start Point : inputA[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[11]                      Rise  0.2000 0.0000 0.1000 0.476249 0.894119 1.37037           1       100      c             | 
|    regA/inp[11]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_13/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_13/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.183063 0.699202 0.882265          1       100                    | 
|    regA/CLOCK_slh__c51/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c51/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.521997 1.06234  1.58434           1       100                    | 
|    regA/out_reg[11]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[11]/CK       DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[12]/D 
  
 Path Start Point : inputA[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[12]                      Rise  0.2000 0.0000 0.1000 1.74353  0.894119 2.63764           1       100      c             | 
|    regA/inp[12]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_14/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_14/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.173121 0.699202 0.872324          1       100                    | 
|    regA/CLOCK_slh__c45/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c45/Z CLKBUF_X1 Rise  0.2730 0.0300 0.0090 1.04746  1.06234  2.1098            1       100                    | 
|    regA/out_reg[12]/D    DFF_X1    Rise  0.2730 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[12]/CK       DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[14]/D 
  
 Path Start Point : inputA[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[14]                      Rise  0.2000 0.0000 0.1000 0.833017 0.894119 1.72714           1       100      c             | 
|    regA/inp[14]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_16/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_16/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.235304 0.699202 0.934506          1       100                    | 
|    regA/CLOCK_slh__c49/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c49/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.609547 1.06234  1.67189           1       100                    | 
|    regA/out_reg[14]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[14]/CK       DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[15]/D 
  
 Path Start Point : inputA[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[15]                      Rise  0.2000 0.0000 0.1000 0.850757 0.894119 1.74488           1       100      c             | 
|    regA/inp[15]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_17/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_17/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.356421 0.699202 1.05562           1       100                    | 
|    regA/CLOCK_slh__c57/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c57/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.669765 1.06234  1.73211           1       100                    | 
|    regA/out_reg[15]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[15]/CK       DFF_X1        Rise  0.2130 0.0000 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0200 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[20]/D 
  
 Path Start Point : inputA[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[20]                      Rise  0.2000 0.0000 0.1000 0.106248 0.894119 1.00037           1       100      c             | 
|    regA/inp[20]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_22/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_22/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.175714 0.699202 0.874917          1       100                    | 
|    regA/CLOCK_slh__c69/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c69/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.505995 1.06234  1.56834           1       100                    | 
|    regA/out_reg[20]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[20]/CK       DFF_X1        Rise  0.2130 0.0000 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0200 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[1]/D 
  
 Path Start Point : inputA[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[1]                       Rise  0.2000 0.0000 0.1000 0.311553 0.894119 1.20567           1       100      c             | 
|    regA/inp[1]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_3/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_3/ZN         AND2_X1   Rise  0.2440 0.0440 0.0090 0.239865 0.699202 0.939067          1       100                    | 
|    regA/CLOCK_slh__c29/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c29/Z CLKBUF_X1 Rise  0.2740 0.0300 0.0090 0.991294 1.06234  2.05364           1       100                    | 
|    regA/out_reg[1]/D     DFF_X1    Rise  0.2740 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[1]/CK        DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[5]/D 
  
 Path Start Point : inputA[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[5]                       Rise  0.2000 0.0000 0.1000 0.356908 0.894119 1.25103           1       100      c             | 
|    regA/inp[5]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_7/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_7/ZN         AND2_X1   Rise  0.2440 0.0440 0.0090 0.269711 0.699202 0.968913          1       100                    | 
|    regA/CLOCK_slh__c63/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c63/Z CLKBUF_X1 Rise  0.2740 0.0300 0.0080 0.826203 1.06234  1.88855           1       100                    | 
|    regA/out_reg[5]/D     DFF_X1    Rise  0.2740 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[5]/CK        DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[7]/D 
  
 Path Start Point : inputA[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[7]                       Rise  0.2000 0.0000 0.1000 0.230401 0.894119 1.12452           1       100      c             | 
|    regA/inp[7]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_9/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_9/ZN         AND2_X1   Rise  0.2440 0.0440 0.0090 0.243336 0.699202 0.942538          1       100                    | 
|    regA/CLOCK_slh__c65/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c65/Z CLKBUF_X1 Rise  0.2740 0.0300 0.0090 0.901432 1.06234  1.96377           1       100                    | 
|    regA/out_reg[7]/D     DFF_X1    Rise  0.2740 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[7]/CK        DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[17]/D 
  
 Path Start Point : inputA[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[17]                      Rise  0.2000 0.0000 0.1000 0.206238 0.894119 1.10036           1       100      c             | 
|    regA/inp[17]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_19/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_19/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.20484  0.699202 0.904042          1       100                    | 
|    regA/CLOCK_slh__c67/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c67/Z CLKBUF_X1 Rise  0.2740 0.0300 0.0080 0.861033 1.06234  1.92338           1       100                    | 
|    regA/out_reg[17]/D    DFF_X1    Rise  0.2740 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[17]/CK       DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[26]/D 
  
 Path Start Point : inputA[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[26]                      Rise  0.2000 0.0000 0.1000 1.32856  0.894119 2.22268           1       100      c             | 
|    regA/inp[26]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_28/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_28/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.252298 0.699202 0.9515            1       100                    | 
|    regA/CLOCK_slh__c17/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c17/Z CLKBUF_X1 Rise  0.2750 0.0310 0.0090 1.15721  1.06234  2.21955           1       100                    | 
|    regA/out_reg[26]/D    DFF_X1    Rise  0.2750 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[26]/CK       DFF_X1        Rise  0.2150 0.0020 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2150 0.2150 | 
| library hold check                        |  0.0200 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[25]/D 
  
 Path Start Point : inputA[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[25]                      Rise  0.2000 0.0000 0.1000 1.39262  0.894119 2.28674           1       100      c             | 
|    regA/inp[25]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_27/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_27/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.204479 0.699202 0.903681          1       100                    | 
|    regA/CLOCK_slh__c25/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c25/Z CLKBUF_X1 Rise  0.2760 0.0320 0.0100 1.52941  1.06234  2.59175           1       100                    | 
|    regA/out_reg[25]/D    DFF_X1    Rise  0.2760 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0320          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2130 0.1310 0.1000 11.8003  30.3889  42.1892           32      100      FA   K        | 
|    regA/out_reg[25]/CK       DFF_X1        Rise  0.2140 0.0010 0.1000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to i_reg[5]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : i_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    start                       Rise  0.2000 0.0000 0.1000 5.38309  3.11246 8.49555           3       100      c             | 
|    CLOCK_slh__c266/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                  | 
|    CLOCK_slh__c266/Z CLKBUF_X1 Rise  0.2670 0.0670 0.0210 4.2185   2.91049 7.12899           2       100                    | 
|    i_0_0_908/A       AOI221_X1 Rise  0.2670 0.0000 0.0210          1.67753                                                  | 
|    i_0_0_908/ZN      AOI221_X1 Fall  0.2820 0.0150 0.0080 0.744833 1.06234 1.80718           1       100                    | 
|    i_reg[5]/D        DFF_X1    Fall  0.2820 0.0000 0.0080          1.06234                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0820 0.0030 0.0320          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1280 0.0460 0.0140 0.134049 4.43894  4.57299           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1280 0.0000 0.0140          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1580 0.0300 0.0090 3.76566  4.26349  8.02915           3       100      FA   K        | 
|    CTS_L4_c190/A        CLKBUF_X3     Rise  0.1590 0.0010 0.0090          1.42116                                     F             | 
|    CTS_L4_c190/Z        CLKBUF_X3     Rise  0.2250 0.0660 0.0420 22.2678  26.5903  48.8581           28      100      F    K        | 
|    i_reg[5]/CK          DFF_X1        Rise  0.2280 0.0030 0.0420          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2280 0.2280 | 
| library hold check                        |  0.0100 0.2380 | 
| data required time                        |  0.2380        | 
|                                           |                | 
| data arrival time                         |  0.2820        | 
| data required time                        | -0.2380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to i_reg[1]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : i_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    start                       Rise  0.2000 0.0000 0.1000 5.38309  3.11246 8.49555           3       100      c             | 
|    CLOCK_slh__c266/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                  | 
|    CLOCK_slh__c266/Z CLKBUF_X1 Rise  0.2670 0.0670 0.0210 4.2185   2.91049 7.12899           2       100                    | 
|    i_0_0_909/A1      NOR2_X1   Rise  0.2680 0.0010 0.0210          1.71447                                                  | 
|    i_0_0_909/ZN      NOR2_X1   Fall  0.2820 0.0140 0.0080 0.570415 2.54861 3.11903           2       100                    | 
|    i_reg[1]/D        DFF_X1    Fall  0.2820 0.0000 0.0080          1.06234                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0820 0.0030 0.0320          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1280 0.0460 0.0140 0.134049 4.43894  4.57299           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1280 0.0000 0.0140          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1580 0.0300 0.0090 3.76566  4.26349  8.02915           3       100      FA   K        | 
|    CTS_L4_c190/A        CLKBUF_X3     Rise  0.1590 0.0010 0.0090          1.42116                                     F             | 
|    CTS_L4_c190/Z        CLKBUF_X3     Rise  0.2250 0.0660 0.0420 22.2678  26.5903  48.8581           28      100      F    K        | 
|    i_reg[1]/CK          DFF_X1        Rise  0.2270 0.0020 0.0420          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2270 0.2270 | 
| library hold check                        |  0.0100 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.2820        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[19]/D 
  
 Path Start Point : Acc_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c191/A        CLKBUF_X3     Rise  0.1530 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L4_c191/Z        CLKBUF_X3     Rise  0.2040 0.0510 0.0330 15.9097  18.8417  34.7514           22      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[19]/CK       DFF_X1        Rise  0.2150 0.0110 0.0340          0.949653                                    F             | 
|    Acc_reg[19]/Q        DFF_X1        Rise  0.3190 0.1040 0.0150 0.855257 4.40409  5.25935           2       100      F             | 
|    out_reg_reg[19]/D    DFF_X1        Rise  0.3190 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[19]/CK       DFF_X1        Rise  0.2250 0.0190 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2250 0.2250 | 
| library hold check                        |  0.0220 0.2470 | 
| data required time                        |  0.2470        | 
|                                           |                | 
| data arrival time                         |  0.3190        | 
| data required time                        | -0.2470        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[22]/D 
  
 Path Start Point : Acc_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c191/A        CLKBUF_X3     Rise  0.1530 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L4_c191/Z        CLKBUF_X3     Rise  0.2040 0.0510 0.0330 15.9097  18.8417  34.7514           22      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[22]/CK       DFF_X1        Rise  0.2150 0.0110 0.0340          0.949653                                    F             | 
|    Acc_reg[22]/Q        DFF_X1        Rise  0.3190 0.1040 0.0160 0.99263  4.40409  5.39672           2       100      F             | 
|    out_reg_reg[22]/D    DFF_X1        Rise  0.3190 0.0000 0.0160          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[22]/CK       DFF_X1        Rise  0.2240 0.0180 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2240 0.2240 | 
| library hold check                        |  0.0220 0.2460 | 
| data required time                        |  0.2460        | 
|                                           |                | 
| data arrival time                         |  0.3190        | 
| data required time                        | -0.2460        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[20]/D 
  
 Path Start Point : Acc_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c191/A        CLKBUF_X3     Rise  0.1530 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L4_c191/Z        CLKBUF_X3     Rise  0.2040 0.0510 0.0330 15.9097  18.8417  34.7514           22      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[20]/CK       DFF_X1        Rise  0.2150 0.0110 0.0340          0.949653                                    F             | 
|    Acc_reg[20]/Q        DFF_X1        Rise  0.3200 0.1050 0.0160 1.05891  4.40409  5.463             2       100      F             | 
|    out_reg_reg[20]/D    DFF_X1        Rise  0.3200 0.0000 0.0160          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[20]/CK       DFF_X1        Rise  0.2250 0.0190 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2250 0.2250 | 
| library hold check                        |  0.0220 0.2470 | 
| data required time                        |  0.2470        | 
|                                           |                | 
| data arrival time                         |  0.3200        | 
| data required time                        | -0.2470        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[21]/D 
  
 Path Start Point : Acc_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c191/A        CLKBUF_X3     Rise  0.1530 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L4_c191/Z        CLKBUF_X3     Rise  0.2040 0.0510 0.0330 15.9097  18.8417  34.7514           22      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[21]/CK       DFF_X1        Rise  0.2150 0.0110 0.0340          0.949653                                    F             | 
|    Acc_reg[21]/Q        DFF_X1        Rise  0.3200 0.1050 0.0160 1.07338  4.40409  5.47747           2       100      F             | 
|    out_reg_reg[21]/D    DFF_X1        Rise  0.3200 0.0000 0.0160          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[21]/CK       DFF_X1        Rise  0.2240 0.0180 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2240 0.2240 | 
| library hold check                        |  0.0220 0.2460 | 
| data required time                        |  0.2460        | 
|                                           |                | 
| data arrival time                         |  0.3200        | 
| data required time                        | -0.2460        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[63]/D 
  
 Path Start Point : Acc_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c189/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c189/Z        CLKBUF_X3     Rise  0.2030 0.0490 0.0310 16.7309  16.2724  33.0032           19      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[63]/CK       DFF_X1        Rise  0.2120 0.0090 0.0320          0.949653                                    F             | 
|    Acc_reg[63]/Q        DFF_X1        Rise  0.3130 0.1010 0.0130 0.540444 3.43051  3.97095           2       100      F             | 
|    out_reg_reg[63]/D    DFF_X1        Rise  0.3130 0.0000 0.0130          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[63]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[63]/CK       DFF_X1        Rise  0.2170 0.0110 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0210 0.2380 | 
| data required time                        |  0.2380        | 
|                                           |                | 
| data arrival time                         |  0.3130        | 
| data required time                        | -0.2380        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[55]/D 
  
 Path Start Point : Acc_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c189/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c189/Z        CLKBUF_X3     Rise  0.2030 0.0490 0.0310 16.7309  16.2724  33.0032           19      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[55]/CK       DFF_X1        Rise  0.2140 0.0110 0.0320          0.949653                                    F             | 
|    Acc_reg[55]/Q        DFF_X1        Rise  0.3170 0.1030 0.0150 0.727624 4.40409  5.13171           2       100      F             | 
|    out_reg_reg[55]/D    DFF_X1        Rise  0.3170 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[55]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[55]/CK       DFF_X1        Rise  0.2200 0.0140 0.0800          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2200 0.2200 | 
| library hold check                        |  0.0220 0.2420 | 
| data required time                        |  0.2420        | 
|                                           |                | 
| data arrival time                         |  0.3170        | 
| data required time                        | -0.2420        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[57]/D 
  
 Path Start Point : Acc_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c189/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c189/Z        CLKBUF_X3     Rise  0.2030 0.0490 0.0310 16.7309  16.2724  33.0032           19      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[57]/CK       DFF_X1        Rise  0.2140 0.0110 0.0320          0.949653                                    F             | 
|    Acc_reg[57]/Q        DFF_X1        Rise  0.3170 0.1030 0.0150 0.757236 4.40409  5.16133           2       100      F             | 
|    out_reg_reg[57]/D    DFF_X1        Rise  0.3170 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[57]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[57]/CK       DFF_X1        Rise  0.2200 0.0140 0.0800          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2200 0.2200 | 
| library hold check                        |  0.0220 0.2420 | 
| data required time                        |  0.2420        | 
|                                           |                | 
| data arrival time                         |  0.3170        | 
| data required time                        | -0.2420        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[24]/D 
  
 Path Start Point : Acc_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c191/A        CLKBUF_X3     Rise  0.1530 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L4_c191/Z        CLKBUF_X3     Rise  0.2040 0.0510 0.0330 15.9097  18.8417  34.7514           22      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[24]/CK       DFF_X1        Rise  0.2150 0.0110 0.0340          0.949653                                    F             | 
|    Acc_reg[24]/Q        DFF_X1        Rise  0.3190 0.1040 0.0160 0.935434 4.40409  5.33952           2       100      F             | 
|    out_reg_reg[24]/D    DFF_X1        Rise  0.3190 0.0000 0.0160          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[24]/CK       DFF_X1        Rise  0.2220 0.0160 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2220 0.2220 | 
| library hold check                        |  0.0220 0.2440 | 
| data required time                        |  0.2440        | 
|                                           |                | 
| data arrival time                         |  0.3190        | 
| data required time                        | -0.2440        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[23]/D 
  
 Path Start Point : Acc_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c191/A        CLKBUF_X3     Rise  0.1530 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L4_c191/Z        CLKBUF_X3     Rise  0.2040 0.0510 0.0330 15.9097  18.8417  34.7514           22      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[23]/CK       DFF_X1        Rise  0.2150 0.0110 0.0340          0.949653                                    F             | 
|    Acc_reg[23]/Q        DFF_X1        Rise  0.3200 0.1050 0.0170 1.41799  4.40409  5.82208           2       100      F             | 
|    out_reg_reg[23]/D    DFF_X1        Rise  0.3200 0.0000 0.0170          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[23]/CK       DFF_X1        Rise  0.2230 0.0170 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2230 0.2230 | 
| library hold check                        |  0.0220 0.2450 | 
| data required time                        |  0.2450        | 
|                                           |                | 
| data arrival time                         |  0.3200        | 
| data required time                        | -0.2450        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[54]/D 
  
 Path Start Point : Acc_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c189/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c189/Z        CLKBUF_X3     Rise  0.2030 0.0490 0.0310 16.7309  16.2724  33.0032           19      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[54]/CK       DFF_X1        Rise  0.2140 0.0110 0.0320          0.949653                                    F             | 
|    Acc_reg[54]/Q        DFF_X1        Rise  0.3180 0.1040 0.0150 0.875938 4.40409  5.28003           2       100      F             | 
|    out_reg_reg[54]/D    DFF_X1        Rise  0.3180 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[54]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[54]/CK       DFF_X1        Rise  0.2200 0.0140 0.0800          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2200 0.2200 | 
| library hold check                        |  0.0220 0.2420 | 
| data required time                        |  0.2420        | 
|                                           |                | 
| data arrival time                         |  0.3180        | 
| data required time                        | -0.2420        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[56]/D 
  
 Path Start Point : Acc_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c189/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c189/Z        CLKBUF_X3     Rise  0.2030 0.0490 0.0310 16.7309  16.2724  33.0032           19      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[56]/CK       DFF_X1        Rise  0.2140 0.0110 0.0320          0.949653                                    F             | 
|    Acc_reg[56]/Q        DFF_X1        Rise  0.3180 0.1040 0.0160 0.907712 4.40409  5.3118            2       100      F             | 
|    out_reg_reg[56]/D    DFF_X1        Rise  0.3180 0.0000 0.0160          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[56]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[56]/CK       DFF_X1        Rise  0.2200 0.0140 0.0800          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2200 0.2200 | 
| library hold check                        |  0.0220 0.2420 | 
| data required time                        |  0.2420        | 
|                                           |                | 
| data arrival time                         |  0.3180        | 
| data required time                        | -0.2420        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[26]/D 
  
 Path Start Point : Acc_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c191/A        CLKBUF_X3     Rise  0.1530 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L4_c191/Z        CLKBUF_X3     Rise  0.2040 0.0510 0.0330 15.9097  18.8417  34.7514           22      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[26]/CK       DFF_X1        Rise  0.2150 0.0110 0.0340          0.949653                                    F             | 
|    Acc_reg[26]/Q        DFF_X1        Rise  0.3190 0.1040 0.0150 0.900225 4.40409  5.30432           2       100      F             | 
|    out_reg_reg[26]/D    DFF_X1        Rise  0.3190 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[26]/CK       DFF_X1        Rise  0.2210 0.0150 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2210 0.2210 | 
| library hold check                        |  0.0220 0.2430 | 
| data required time                        |  0.2430        | 
|                                           |                | 
| data arrival time                         |  0.3190        | 
| data required time                        | -0.2430        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[25]/D 
  
 Path Start Point : Acc_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c191/A        CLKBUF_X3     Rise  0.1530 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L4_c191/Z        CLKBUF_X3     Rise  0.2040 0.0510 0.0330 15.9097  18.8417  34.7514           22      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[25]/CK       DFF_X1        Rise  0.2150 0.0110 0.0340          0.949653                                    F             | 
|    Acc_reg[25]/Q        DFF_X1        Rise  0.3200 0.1050 0.0170 1.46064  4.40409  5.86473           2       100      F             | 
|    out_reg_reg[25]/D    DFF_X1        Rise  0.3200 0.0000 0.0170          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[25]/CK       DFF_X1        Rise  0.2220 0.0160 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2220 0.2220 | 
| library hold check                        |  0.0220 0.2440 | 
| data required time                        |  0.2440        | 
|                                           |                | 
| data arrival time                         |  0.3200        | 
| data required time                        | -0.2440        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[9]/D 
  
 Path Start Point : Acc_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c190/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c190/Z        CLKBUF_X3     Rise  0.2170 0.0630 0.0400 22.2678  23.9803  46.2481           28      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[9]/CK        DFF_X1        Rise  0.2200 0.0030 0.0400          0.949653                                    F             | 
|    Acc_reg[9]/Q         DFF_X1        Rise  0.3250 0.1050 0.0150 0.742356 4.40409  5.14645           2       100      F             | 
|    out_reg_reg[9]/D     DFF_X1        Rise  0.3250 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[9]/CK        DFF_X1        Rise  0.2270 0.0210 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2270 0.2270 | 
| library hold check                        |  0.0220 0.2490 | 
| data required time                        |  0.2490        | 
|                                           |                | 
| data arrival time                         |  0.3250        | 
| data required time                        | -0.2490        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[0]/D 
  
 Path Start Point : Acc_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c190/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c190/Z        CLKBUF_X3     Rise  0.2170 0.0630 0.0400 22.2678  23.9803  46.2481           28      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[0]/CK        DFF_X1        Rise  0.2200 0.0030 0.0400          0.949653                                    F             | 
|    Acc_reg[0]/Q         DFF_X1        Rise  0.3260 0.1060 0.0160 1.12639  4.40409  5.53048           2       100      F             | 
|    out_reg_reg[0]/D     DFF_X1        Rise  0.3260 0.0000 0.0160          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[0]/CK        DFF_X1        Rise  0.2280 0.0220 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2280 0.2280 | 
| library hold check                        |  0.0220 0.2500 | 
| data required time                        |  0.2500        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2500        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[2]/D 
  
 Path Start Point : Acc_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c190/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c190/Z        CLKBUF_X3     Rise  0.2170 0.0630 0.0400 22.2678  23.9803  46.2481           28      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[2]/CK        DFF_X1        Rise  0.2200 0.0030 0.0400          0.949653                                    F             | 
|    Acc_reg[2]/Q         DFF_X1        Rise  0.3260 0.1060 0.0150 0.901096 4.40409  5.30519           2       100      F             | 
|    out_reg_reg[2]/D     DFF_X1        Rise  0.3260 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[2]/CK        DFF_X1        Rise  0.2280 0.0220 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2280 0.2280 | 
| library hold check                        |  0.0220 0.2500 | 
| data required time                        |  0.2500        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2500        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[3]/D 
  
 Path Start Point : Acc_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c190/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c190/Z        CLKBUF_X3     Rise  0.2170 0.0630 0.0400 22.2678  23.9803  46.2481           28      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[3]/CK        DFF_X1        Rise  0.2200 0.0030 0.0400          0.949653                                    F             | 
|    Acc_reg[3]/Q         DFF_X1        Rise  0.3260 0.1060 0.0160 1.18228  4.40409  5.58637           2       100      F             | 
|    out_reg_reg[3]/D     DFF_X1        Rise  0.3260 0.0000 0.0160          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[3]/CK        DFF_X1        Rise  0.2280 0.0220 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2280 0.2280 | 
| library hold check                        |  0.0220 0.2500 | 
| data required time                        |  0.2500        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2500        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[8]/D 
  
 Path Start Point : Acc_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c190/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c190/Z        CLKBUF_X3     Rise  0.2170 0.0630 0.0400 22.2678  23.9803  46.2481           28      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[8]/CK        DFF_X1        Rise  0.2200 0.0030 0.0400          0.949653                                    F             | 
|    Acc_reg[8]/Q         DFF_X1        Rise  0.3260 0.1060 0.0150 0.823039 4.40409  5.22713           2       100      F             | 
|    out_reg_reg[8]/D     DFF_X1        Rise  0.3260 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[8]/CK        DFF_X1        Rise  0.2280 0.0220 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2280 0.2280 | 
| library hold check                        |  0.0220 0.2500 | 
| data required time                        |  0.2500        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2500        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[10]/D 
  
 Path Start Point : Acc_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c190/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c190/Z        CLKBUF_X3     Rise  0.2170 0.0630 0.0400 22.2678  23.9803  46.2481           28      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[10]/CK       DFF_X1        Rise  0.2200 0.0030 0.0400          0.949653                                    F             | 
|    Acc_reg[10]/Q        DFF_X1        Rise  0.3260 0.1060 0.0160 1.12397  4.40409  5.52806           2       100      F             | 
|    out_reg_reg[10]/D    DFF_X1        Rise  0.3260 0.0000 0.0160          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[10]/CK       DFF_X1        Rise  0.2280 0.0220 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2280 0.2280 | 
| library hold check                        |  0.0220 0.2500 | 
| data required time                        |  0.2500        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2500        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[42]/D 
  
 Path Start Point : Acc_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c189/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c189/Z        CLKBUF_X3     Rise  0.2030 0.0490 0.0310 16.7309  16.2724  33.0032           19      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[42]/CK       DFF_X1        Rise  0.2120 0.0090 0.0320          0.949653                                    F             | 
|    Acc_reg[42]/Q        DFF_X1        Rise  0.3150 0.1030 0.0150 0.585906 4.40409  4.99              2       100      F             | 
|    out_reg_reg[42]/D    DFF_X1        Rise  0.3150 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[42]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[42]/CK       DFF_X1        Rise  0.2170 0.0110 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0210 0.2380 | 
| data required time                        |  0.2380        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.2380        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[62]/D 
  
 Path Start Point : Acc_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c189/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c189/Z        CLKBUF_X3     Rise  0.2030 0.0490 0.0310 16.7309  16.2724  33.0032           19      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[62]/CK       DFF_X1        Rise  0.2120 0.0090 0.0320          0.949653                                    F             | 
|    Acc_reg[62]/Q        DFF_X1        Rise  0.3150 0.1030 0.0150 0.722163 4.40409  5.12625           2       100      F             | 
|    out_reg_reg[62]/D    DFF_X1        Rise  0.3150 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[62]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[62]/CK       DFF_X1        Rise  0.2170 0.0110 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0210 0.2380 | 
| data required time                        |  0.2380        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.2380        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[44]/D 
  
 Path Start Point : Acc_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c189/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c189/Z        CLKBUF_X3     Rise  0.2030 0.0490 0.0310 16.7309  16.2724  33.0032           19      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[44]/CK       DFF_X1        Rise  0.2130 0.0100 0.0320          0.949653                                    F             | 
|    Acc_reg[44]/Q        DFF_X1        Rise  0.3160 0.1030 0.0150 0.732499 4.40409  5.13659           2       100      F             | 
|    out_reg_reg[44]/D    DFF_X1        Rise  0.3160 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[44]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[44]/CK       DFF_X1        Rise  0.2170 0.0110 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0220 0.2390 | 
| data required time                        |  0.2390        | 
|                                           |                | 
| data arrival time                         |  0.3160        | 
| data required time                        | -0.2390        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[43]/D 
  
 Path Start Point : Acc_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c189/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c189/Z        CLKBUF_X3     Rise  0.2030 0.0490 0.0310 16.7309  16.2724  33.0032           19      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[43]/CK       DFF_X1        Rise  0.2120 0.0090 0.0320          0.949653                                    F             | 
|    Acc_reg[43]/Q        DFF_X1        Rise  0.3160 0.1040 0.0150 0.79681  4.40409  5.2009            2       100      F             | 
|    out_reg_reg[43]/D    DFF_X1        Rise  0.3160 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[43]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[43]/CK       DFF_X1        Rise  0.2170 0.0110 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0220 0.2390 | 
| data required time                        |  0.2390        | 
|                                           |                | 
| data arrival time                         |  0.3160        | 
| data required time                        | -0.2390        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[48]/D 
  
 Path Start Point : Acc_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c189/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c189/Z        CLKBUF_X3     Rise  0.2030 0.0490 0.0310 16.7309  16.2724  33.0032           19      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[48]/CK       DFF_X1        Rise  0.2140 0.0110 0.0320          0.949653                                    F             | 
|    Acc_reg[48]/Q        DFF_X1        Rise  0.3170 0.1030 0.0150 0.718946 4.40409  5.12304           2       100      F             | 
|    out_reg_reg[48]/D    DFF_X1        Rise  0.3170 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[48]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[48]/CK       DFF_X1        Rise  0.2190 0.0130 0.0800          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2190 0.2190 | 
| library hold check                        |  0.0210 0.2400 | 
| data required time                        |  0.2400        | 
|                                           |                | 
| data arrival time                         |  0.3170        | 
| data required time                        | -0.2400        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[47]/D 
  
 Path Start Point : Acc_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c189/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c189/Z        CLKBUF_X3     Rise  0.2030 0.0490 0.0310 16.7309  16.2724  33.0032           19      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[47]/CK       DFF_X1        Rise  0.2130 0.0100 0.0320          0.949653                                    F             | 
|    Acc_reg[47]/Q        DFF_X1        Rise  0.3170 0.1040 0.0160 1.24746  4.40409  5.65156           2       100      F             | 
|    out_reg_reg[47]/D    DFF_X1        Rise  0.3170 0.0000 0.0160          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[47]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[47]/CK       DFF_X1        Rise  0.2180 0.0120 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2180 0.2180 | 
| library hold check                        |  0.0220 0.2400 | 
| data required time                        |  0.2400        | 
|                                           |                | 
| data arrival time                         |  0.3170        | 
| data required time                        | -0.2400        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[58]/D 
  
 Path Start Point : Acc_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c189/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c189/Z        CLKBUF_X3     Rise  0.2030 0.0490 0.0310 16.7309  16.2724  33.0032           19      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[58]/CK       DFF_X1        Rise  0.2150 0.0120 0.0320          0.949653                                    F             | 
|    Acc_reg[58]/Q        DFF_X1        Rise  0.3190 0.1040 0.0150 0.884672 4.40409  5.28876           2       100      F             | 
|    out_reg_reg[58]/D    DFF_X1        Rise  0.3190 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[58]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[58]/CK       DFF_X1        Rise  0.2200 0.0140 0.0800          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2200 0.2200 | 
| library hold check                        |  0.0220 0.2420 | 
| data required time                        |  0.2420        | 
|                                           |                | 
| data arrival time                         |  0.3190        | 
| data required time                        | -0.2420        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[49]/D 
  
 Path Start Point : Acc_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c189/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c189/Z        CLKBUF_X3     Rise  0.2030 0.0490 0.0310 16.7309  16.2724  33.0032           19      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[49]/CK       DFF_X1        Rise  0.2140 0.0110 0.0320          0.949653                                    F             | 
|    Acc_reg[49]/Q        DFF_X1        Rise  0.3190 0.1050 0.0170 1.63992  4.40409  6.04401           2       100      F             | 
|    out_reg_reg[49]/D    DFF_X1        Rise  0.3190 0.0000 0.0170          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[49]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[49]/CK       DFF_X1        Rise  0.2200 0.0140 0.0800          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2200 0.2200 | 
| library hold check                        |  0.0220 0.2420 | 
| data required time                        |  0.2420        | 
|                                           |                | 
| data arrival time                         |  0.3190        | 
| data required time                        | -0.2420        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[27]/D 
  
 Path Start Point : Acc_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c191/A        CLKBUF_X3     Rise  0.1530 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L4_c191/Z        CLKBUF_X3     Rise  0.2040 0.0510 0.0330 15.9097  18.8417  34.7514           22      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[27]/CK       DFF_X1        Rise  0.2150 0.0110 0.0340          0.949653                                    F             | 
|    Acc_reg[27]/Q        DFF_X1        Rise  0.3200 0.1050 0.0160 1.26688  4.40409  5.67097           2       100      F             | 
|    out_reg_reg[27]/D    DFF_X1        Rise  0.3200 0.0000 0.0160          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[27]/CK       DFF_X1        Rise  0.2210 0.0150 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2210 0.2210 | 
| library hold check                        |  0.0220 0.2430 | 
| data required time                        |  0.2430        | 
|                                           |                | 
| data arrival time                         |  0.3200        | 
| data required time                        | -0.2430        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[5]/D 
  
 Path Start Point : Acc_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c190/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c190/Z        CLKBUF_X3     Rise  0.2170 0.0630 0.0400 22.2678  23.9803  46.2481           28      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[5]/CK        DFF_X1        Rise  0.2210 0.0040 0.0400          0.949653                                    F             | 
|    Acc_reg[5]/Q         DFF_X1        Rise  0.3260 0.1050 0.0150 0.617048 4.40409  5.02114           2       100      F             | 
|    out_reg_reg[5]/D     DFF_X1        Rise  0.3260 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[5]/CK        DFF_X1        Rise  0.2280 0.0220 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2280 0.2280 | 
| library hold check                        |  0.0210 0.2490 | 
| data required time                        |  0.2490        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2490        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[12]/D 
  
 Path Start Point : Acc_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c190/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c190/Z        CLKBUF_X3     Rise  0.2170 0.0630 0.0400 22.2678  23.9803  46.2481           28      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[12]/CK       DFF_X1        Rise  0.2200 0.0030 0.0400          0.949653                                    F             | 
|    Acc_reg[12]/Q        DFF_X1        Rise  0.3260 0.1060 0.0150 0.80243  4.40409  5.20652           2       100      F             | 
|    out_reg_reg[12]/D    DFF_X1        Rise  0.3260 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[12]/CK       DFF_X1        Rise  0.2270 0.0210 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2270 0.2270 | 
| library hold check                        |  0.0220 0.2490 | 
| data required time                        |  0.2490        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2490        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[13]/D 
  
 Path Start Point : Acc_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c190/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c190/Z        CLKBUF_X3     Rise  0.2170 0.0630 0.0400 22.2678  23.9803  46.2481           28      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[13]/CK       DFF_X1        Rise  0.2200 0.0030 0.0400          0.949653                                    F             | 
|    Acc_reg[13]/Q        DFF_X1        Rise  0.3260 0.1060 0.0150 0.780564 4.40409  5.18466           2       100      F             | 
|    out_reg_reg[13]/D    DFF_X1        Rise  0.3260 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[13]/CK       DFF_X1        Rise  0.2270 0.0210 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2270 0.2270 | 
| library hold check                        |  0.0220 0.2490 | 
| data required time                        |  0.2490        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2490        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[4]/D 
  
 Path Start Point : Acc_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c190/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c190/Z        CLKBUF_X3     Rise  0.2170 0.0630 0.0400 22.2678  23.9803  46.2481           28      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[4]/CK        DFF_X1        Rise  0.2210 0.0040 0.0400          0.949653                                    F             | 
|    Acc_reg[4]/Q         DFF_X1        Rise  0.3270 0.1060 0.0160 1.05989  4.40409  5.46398           2       100      F             | 
|    out_reg_reg[4]/D     DFF_X1        Rise  0.3270 0.0000 0.0160          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[4]/CK        DFF_X1        Rise  0.2280 0.0220 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2280 0.2280 | 
| library hold check                        |  0.0220 0.2500 | 
| data required time                        |  0.2500        | 
|                                           |                | 
| data arrival time                         |  0.3270        | 
| data required time                        | -0.2500        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[7]/D 
  
 Path Start Point : Acc_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c190/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c190/Z        CLKBUF_X3     Rise  0.2170 0.0630 0.0400 22.2678  23.9803  46.2481           28      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[7]/CK        DFF_X1        Rise  0.2210 0.0040 0.0400          0.949653                                    F             | 
|    Acc_reg[7]/Q         DFF_X1        Rise  0.3270 0.1060 0.0160 1.07209  4.40409  5.47618           2       100      F             | 
|    out_reg_reg[7]/D     DFF_X1        Rise  0.3270 0.0000 0.0160          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[7]/CK        DFF_X1        Rise  0.2280 0.0220 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2280 0.2280 | 
| library hold check                        |  0.0220 0.2500 | 
| data required time                        |  0.2500        | 
|                                           |                | 
| data arrival time                         |  0.3270        | 
| data required time                        | -0.2500        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[1]/D 
  
 Path Start Point : Acc_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.219971 1.24879  1.46876           1       100      c    K        | 
|    CTS_L1_c1_c256/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0300 6.15928  25.6467  31.806            6       100      F    K        | 
|    CTS_L2_c2_c255/A     CLKBUF_X1     Rise  0.0800 0.0030 0.0300          0.77983                                     F             | 
|    CTS_L2_c2_c255/Z     CLKBUF_X1     Rise  0.1240 0.0440 0.0130 0.134049 4.00159  4.13564           1       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X4 Rise  0.1240 0.0000 0.0130          4.43894                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X4 Rise  0.1530 0.0290 0.0080 3.76566  3.74636  7.51202           3       100      FA   K        | 
|    CTS_L4_c190/A        CLKBUF_X3     Rise  0.1540 0.0010 0.0080          1.42116                                     F             | 
|    CTS_L4_c190/Z        CLKBUF_X3     Rise  0.2170 0.0630 0.0400 22.2678  23.9803  46.2481           28      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[1]/CK        DFF_X1        Rise  0.2200 0.0030 0.0400          0.949653                                    F             | 
|    Acc_reg[1]/Q         DFF_X1        Rise  0.3270 0.1070 0.0170 1.64366  4.40409  6.04775           2       100      F             | 
|    out_reg_reg[1]/D     DFF_X1        Rise  0.3270 0.0000 0.0170          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.219971 1.42116  1.64113           1       100      c    K        | 
|    CTS_L1_c1_c256/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c256/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0320 6.15928  28.2818  34.441            6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0030 0.0320          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1130 0.0310 0.0070 6.18476  1.42116  7.60592           1       100      FA   K        | 
|    CTS_L3_c209/A            CLKBUF_X3     Rise  0.1140 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c209/Z            CLKBUF_X3     Rise  0.2060 0.0920 0.0810 31.1546  60.7778  91.9324           64      100      F    K        | 
|    out_reg_reg[1]/CK        DFF_X1        Rise  0.2280 0.0220 0.0810          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2280 0.2280 | 
| library hold check                        |  0.0220 0.2500 | 
| data required time                        |  0.2500        | 
|                                           |                | 
| data arrival time                         |  0.3270        | 
| data required time                        | -0.2500        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1691M, PVMEM - 1843M)
