ENOMEM	,	V_26
cdclk	,	V_18
reg_save	,	V_2
CLK_DOUT_AUD_BUS	,	V_33
num	,	V_27
mout_audss_p	,	V_9
"fout_epll"	,	L_4
ASS_CLK_DIV	,	V_34
hclk	,	V_15
CLK_HCLK_RP	,	V_45
AUDSS_MAX_CLKS	,	V_24
CLK_HCLK_BUF	,	V_44
CLK_SET_RATE_NO_REPARENT	,	V_29
CLK_HCLK_DMA	,	V_43
pdev	,	V_5
clk_data	,	V_22
CLK_MOUT_I2S_A	,	V_32
CLK_I2S	,	V_36
ASS_CLK_GATE	,	V_38
dev	,	V_21
"hclk_dma_audss"	,	L_18
CONFIG_PM_SLEEP	,	F_19
pll_in	,	V_17
CLK_HCLK_UART	,	V_41
lock	,	V_31
"sclk_audio0"	,	L_6
s5pv210_audss_clk_syscore_ops	,	V_49
clk_hw_register_gate	,	F_17
s5pv210_audss_clk_probe	,	F_6
"hclk_uart_audss"	,	L_16
ARRAY_SIZE	,	F_2
s5pv210_audss_clk_resume	,	F_4
ret	,	V_6
res	,	V_8
clk	,	V_14
resource	,	V_7
platform_driver_register	,	F_23
"failed to add clock provider\n"	,	L_22
"hclk"	,	L_2
clk_table	,	V_13
"failed to get hclk clock\n"	,	L_3
PTR_ERR	,	F_11
of_clk_hw_onecell_get	,	V_48
__clk_get_name	,	F_14
clk_hw_unregister	,	F_21
s5pv210_audss_clk_init	,	F_22
"xxti"	,	L_9
hclk_p	,	V_11
mout_i2s_p	,	V_10
"failed to get sclk_audio0 clock\n"	,	L_7
CLK_IGNORE_UNUSED	,	V_40
"hclk_hwa_audss"	,	L_17
of_node	,	V_47
platform_get_resource	,	F_7
GFP_KERNEL	,	V_25
sclk_audio	,	V_19
devm_kzalloc	,	F_12
hws	,	V_23
"iiscdclk0"	,	L_8
CLK_HCLK_HWA	,	V_42
"mout_i2s_audss"	,	L_11
dev_err	,	F_10
"dout_aud_bus"	,	L_12
"hclk_rp_audss"	,	L_20
reg_base	,	V_3
"mout_audss"	,	L_10
IORESOURCE_MEM	,	V_20
"failed to get fout_epll clock\n"	,	L_5
"failed to map audss registers\n"	,	L_1
clk_hw	,	V_12
pll_ref	,	V_16
clk_hw_register_mux	,	F_15
devm_ioremap_resource	,	F_8
"dout_i2s_audss"	,	L_13
CLK_HCLK_I2S	,	V_39
readl	,	F_3
devm_clk_get	,	F_13
writel	,	F_5
unregister	,	V_46
i	,	V_1
"hclk_i2s_audss"	,	L_15
CLK_DOUT_I2S_A	,	V_35
"i2s_audss"	,	L_14
clk_hw_register_divider	,	F_16
CLK_SET_RATE_PARENT	,	V_37
ASS_CLK_SRC	,	V_30
CLK_MOUT_AUDSS	,	V_28
"failed to register clock %d\n"	,	L_21
s5pv210_audss_clk_driver	,	V_50
__init	,	T_1
of_clk_add_hw_provider	,	F_18
platform_device	,	V_4
register_syscore_ops	,	F_20
s5pv210_audss_clk_suspend	,	F_1
IS_ERR	,	F_9
"hclk_buf_audss"	,	L_19
