/*
 * Copyright (c) 2026 Infineon Technologies AG,
 * or an affiliate of Infineon Technologies AG.
 *
 * SPDX-License-Identifier: Apache-2.0
 */



#include <mem.h>   

/ {

cpus{

    #address-cells = <1>;
    #size-cells =<0>;

        cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m0+";
			reg = <0>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-m4f";
			reg = <1>;
		};
	
    };

flash_controller:flash-controller@0x40240000 {

    compatible = "infineon,flash-controller";
	reg = <0x40240000 0x10000>;
	#address-cells = <1>;
	#size-cells = <1>;
    status = "okay";

    /* Code flash - Large sector (32KB Sectors) */
    code_flash0: flash@10000000 {
			compatible = "soc-nv-flash";
			reg = <0x10000000  DT_SIZE_K(4032)>;
			write-block-size = <512>;
			erase-block-size = <32768>; 
		};
    
    /* Code flash - Small sector (8KB Sectors) */
    code_flash1: flash@0x103F0000 {
            compatible = "soc-nv-flash";
            reg = <0x103F0000 DT_SIZE_K(128)>;
            write-block-size = <512>;
            erase-block-size = <8192>;
        };


    /* Work flash - Large sector (2KB Sectors) */
		work_flash0: flash@14000000 {
			compatible = "soc-nv-flash";
			reg = <0x14000000 DT_SIZE_K(96)>;
			write-block-size = <512>;
			erase-block-size = <2048>;
		};      

      /* Work flash - Small sector (128B Sectors) */
        work_flash1: flash@0x14018000 {
            compatible = "soc-nv-flash";
            reg = <0x14018000 DT_SIZE_K(32)>;
            write-block-size = <64>;
            erase-block-size = <128>;
        };
};


    sram0: memory@8000000 {
		    compatible = "mmio-sram";
		    reg = <0x8000000 0x40000>;
	};

    sram1: memory@8040000 {
		    compatible = "mmio-sram";
		    reg = <0x08040000 0x20000>;
	};



soc {
		        clocking: clocking {
            compatible = "infineon,cat1-clocking";
        };
		pinctrl: pinctrl@40300000 {
			compatible = "infineon,cat1-pinctrl";
			reg = <0x40300000 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
		};

		hsiom: hsiom@0x40300000 {
			compatible = "infineon,cat1-hsiom";
			reg = <0x40300000 0x4000>;
			interrupts = <15 6>, <16 6>;
			status = "disabled";
		};

           gpio_prt0: gpio@40310000 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310000 0x80>;
			interrupts = <21 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt1: gpio@40310080 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310080 0x80>;
			interrupts = <22 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt2: gpio@40310100 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310100 0x80>;
			interrupts = <23 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt3: gpio@40310180 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310180 0x80>;
			interrupts = <24 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt4: gpio@40310200 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310200 0x80>;
			interrupts = <25 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt5: gpio@40310280 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310280 0x80>;
			interrupts = <26 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt6: gpio@40310300 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310300 0x80>;
			interrupts = <27 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt7: gpio@40310380 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310380 0x80>;
			interrupts = <28 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt8: gpio@40310400 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310400 0x80>;
			interrupts = <29 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt9: gpio@40310480 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310480 0x80>;
			interrupts = <30 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt10: gpio@40310500 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310500 0x80>;
			interrupts = <31 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt11: gpio@40310580 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310580 0x80>;
			interrupts = <32 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};


        gpio_prt12: gpio@40310600 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310600 0x80>;
			interrupts = <33 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt13: gpio@40310680 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310680 0x80>;
			interrupts = <34 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt14: gpio@40310700 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310700 0x80>;
			interrupts = <35 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt15: gpio@40310780 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310780 0x80>;
			interrupts = <36 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt16: gpio@40310800 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310800 0x80>;
			interrupts = <37 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt17: gpio@40310880 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310880 0x80>;
			interrupts = <38 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt18: gpio@40310900 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310900 0x80>;
			interrupts = <39 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt19: gpio@40310980 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310980 0x80>;
			interrupts = <40 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt20: gpio@40310A00 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310A00 0x80>;
			interrupts = <41 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt21: gpio@40310A80 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310A80 0x80>;
			interrupts = <42 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt22: gpio@40310B00 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310B00 0x80>;
			interrupts = <43 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};

        gpio_prt23: gpio@40310B80 {
			compatible = "infineon,cat1-gpio";
			reg = <0x40310B80 0x80>;
			interrupts = <44 6>;
			gpio-controller;
			ngpios = <8>;
			status = "disabled";
			#gpio-cells = <2>;
		};


        scb0: scb@40600000 {
			compatible = "infineon,cat1-scb";
			reg = <0x40600000 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
			system-interrupts = <17 6>;
			status = "disabled";
		};

        scb1: scb@40610000 {
			compatible = "infineon,scb";
			reg = <0x40610000 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
			system-interrupts = <89 6>;
			status = "disabled";
		};

		scb2: scb@40620000 {
			compatible = "infineon,scb";
			reg = <0x40620000 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
			system-interrupts = <90 6>;
			status = "disabled";
		};

		scb3: scb@40630000 {
			compatible = "infineon,scb";
			reg = <0x40630000 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
			system-interrupts = <91 6>;
			status = "disabled";
		};

		scb4: scb@40640000 {
			compatible = "infineon,scb";
			reg = <0x40640000 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
			system-interrupts = <92 6>;
			status = "disabled";
		};

		scb5: scb@40650000 {
			compatible = "infineon,scb";
			reg = <0x40650000 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
			system-interrupts = <93 6>;
			status = "disabled";
		};

		scb6: scb@40660000 {
			compatible = "infineon,scb";
			reg = <0x40660000 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
			system-interrupts = <94 6>;
			status = "disabled";
		};

		scb7: scb@40670000 {
			compatible = "infineon,scb";
			reg = <0x40670000 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
			system-interrupts = <95 6>;
			status = "disabled";
		};


        adc0: adc@40900000 {
	        compatible = "infineon,adc";
            reg = <0x40900000 0x1000>;
        	system-interrupts = <96 6>;          
            status = "disabled";
            #io-channel-cells = <1>;
        };

        adc1: adc@40901000 {
	        compatible = "infineon,adc";
	        reg = <0x40901000 0x1000>;
	        system-interrupts = <120 6>;         
	        status = "disabled";
	        #io-channel-cells = <1>;
		};

        adc2: adc@40902000 {
	        compatible = "infineon,adc";
	        reg = <0x40902000 0x1000>;
	        system-interrupts = <152 6>;         
	        status = "disabled";
	        #io-channel-cells = <1>;
		};

        watchdog0: watchdog@4026C000 {
			compatible = "infineon,cat1-watchdog";
			reg = <0x4026C000 0x4001>;
			system-interrupts = <15 1>;
			status = "disabled";
		};

		can0_0: can@40520000 {
            compatible = "infineon,cat1-can";
            reg = <0x40520000 0x200>, <0x40530000 0x8000>;
            reg-names = "m_can", "message_ram";
            system-interrupts = <57 2>, <61 2>;
            clocks = <&clk_hf0>;
            bosch,mram-cfg = <0x0 28 8 3 3 1 3 3>;
            status = "disabled";
        };


		dma0: dw@40280000 {
			#dma-cells = <1>;
			compatible = "infineon,cat1-dma";
			reg = <0x40280000 0x10000>;
			dma-channels = <89>;
			system-interrupts = <164 6>, /* CH0 */
					    		<165 6>, /* CH1 */
					    		<166 6>, /* CH2 */
					    		<167 6>, /* CH3 */
					    		<168 6>, /* CH4 */
					    		<169 6>, /* CH5 */
					    		<170 6>, /* CH6 */
					    		<171 6>, /* CH7 */
					   			<172 6>, /* CH8 */
					    		<173 6>, /* CH9 */
					    		<174 6>, /* CH10 */
					    		<175 6>, /* CH11 */
					    		<176 6>, /* CH12 */
					    		<177 6>, /* CH13 */
					    		<178 6>, /* CH14 */
					    		<179 6>, /* CH15 */
					    		<180 6>, /* CH16 */
					    		<181 6>, /* CH17 */
					    		<182 6>, /* CH18 */
					    		<183 6>, /* CH19 */
					    		<184 6>, /* CH20 */
					    		<185 6>, /* CH21 */
					    		<186 6>, /* CH22 */
					    		<187 6>, /* CH23 */
					    		<188 6>, /* CH24 */
					    		<189 6>, /* CH25 */
					    		<190 6>, /* CH26 */
					    		<191 6>, /* CH27 */
					    		<192 6>, /* CH28 */
					    		<193 6>, /* CH29 */
					    		<194 6>, /* CH30 */
					    		<195 6>, /* CH31 */
					    		<196 6>, /* CH32 */
					    		<197 6>, /* CH33 */
					    		<198 6>, /* CH34 */
					    		<199 6>, /* CH35 */
					    		<200 6>, /* CH36 */
					    		<201 6>, /* CH37 */
					    		<202 6>, /* CH38 */
					    		<203 6>, /* CH39 */
					    		<204 6>, /* CH40 */
					    		<205 6>, /* CH41 */
					    		<206 6>, /* CH42 */
					    		<207 6>, /* CH43 */
					    		<208 6>, /* CH44 */
					    		<209 6>, /* CH45 */
					    		<210 6>, /* CH46 */
					    		<211 6>, /* CH47 */
					    		<212 6>, /* CH48 */
					    		<213 6>, /* CH49 */
					    		<214 6>, /* CH50 */
					    		<215 6>, /* CH51 */
					    		<216 6>, /* CH52 */
					    		<217 6>, /* CH53 */
					    		<218 6>, /* CH54 */
					    		<219 6>, /* CH55 */
					    		<220 6>, /* CH56 */
					    		<221 6>, /* CH57 */
					    		<222 6>, /* CH58 */
					    		<223 6>, /* CH59 */
					    		<224 6>, /* CH60 */
					    		<225 6>, /* CH61 */
					    		<226 6>, /* CH62 */
					    		<227 6>, /* CH63 */
					    		<228 6>, /* CH64 */
					    		<229 6>, /* CH65 */
					    		<230 6>, /* CH66 */
					    		<231 6>, /* CH67 */
					    		<232 6>, /* CH68 */
					    		<233 6>, /* CH69 */
					    		<234 6>, /* CH70 */
					    		<235 6>, /* CH71 */
					    		<236 6>, /* CH72 */
					    		<237 6>, /* CH73 */
					    		<238 6>, /* CH74 */
					    		<239 6>, /* CH75 */
					    		<240 6>, /* CH76 */
					   		 	<241 6>, /* CH77 */
					    		<242 6>, /* CH78 */
					    		<243 6>, /* CH79 */
					    		<244 6>, /* CH80 */
					    		<245 6>, /* CH81 */
					    		<246 6>, /* CH82 */
					    		<247 6>, /* CH83 */
					    		<248 6>, /* CH84 */
					    		<249 6>, /* CH85 */
					    		<250 6>, /* CH86 */
					    		<251 6>, /* CH87 */
					    		<252 6>, /* CH88 */
								<253 6>, /* CH89 */
								<254 6>, /* CH90 */
								<255 6>; /* CH91 */

			status = "disabled";
		};


		dma1: dw@40290000 {
			#dma-cells = <1>;
			compatible = "infineon,cat1-dma";
			reg = <0x40290000 0x10000>;
			dma-channels = <33>;
			system-interrupts = <241 6>, /* CH0 */
					    <256 6>, /* CH1 */
					    <257 6>, /* CH2 */
					    <258 6>, /* CH3 */
					    <259 6>, /* CH4 */
					    <260 6>, /* CH5 */
					    <261 6>, /* CH6 */
					    <262 6>, /* CH7 */
					    <263 6>, /* CH8 */
					    <264 6>, /* CH9 */
					    <265 6>, /* CH10 */
					    <266 6>, /* CH11 */
					    <267 6>, /* CH12 */
					    <268 6>, /* CH13 */
					    <269 6>, /* CH14 */
					    <270 6>, /* CH15 */
					    <271 6>, /* CH16 */
					    <272 6>, /* CH17 */
					    <273 6>, /* CH18 */
					    <274 6>, /* CH19 */
					    <275 6>, /* CH20 */
					    <276 6>, /* CH21 */
					    <277 6>, /* CH22 */
					    <278 6>, /* CH23 */
					    <279 6>, /* CH24 */
					    <280 6>, /* CH25 */
					    <281 6>, /* CH26 */
					    <282 6>, /* CH27 */
					    <283 6>, /* CH28 */
					    <284 6>, /* CH29 */
					    <285 6>, /* CH30 */
					    <286 6>, /* CH31 */
					    <287 6>, /* CH32 */
						<288 6>, /* CH33 */
						<289 6>, /* CH34 */
						<290 6>, /* CH35 */
						<291 6>, /* CH36 */
						<292 6>, /* CH37 */
						<293 6>, /* CH38 */
						<294 6>, /* CH39 */
						<295 6>, /* CH40 */
						<296 6>, /* CH41 */
						<297 6>, /* CH42 */
						<298 6>, /* CH43 */
						<299 6>; /* CH44 */
			status = "disabled";
		};




       
	};
};