{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718703084572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718703084572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 11:31:24 2024 " "Processing started: Tue Jun 18 11:31:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718703084572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1718703084572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UltranetReceiver -c UltranetReceiver " "Command: quartus_sta UltranetReceiver -c UltranetReceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1718703084573 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1718703084674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1718703084840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1718703084841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718703084882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718703084882 ""}
{ "Info" "ISTA_SDC_FOUND" "UltranetReceiver.sdc " "Reading SDC File: 'UltranetReceiver.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718703085180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "UltranetReceiver.sdc 16 inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at UltranetReceiver.sdc(16): inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1718703085195 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock UltranetReceiver.sdc 16 Argument <targets> is an empty collection " "Ignored create_generated_clock at UltranetReceiver.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -phase 0.00 -multiply_by 25 -divide_by 12 -master_clock \{iCLK\} \[get_pins \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -phase 0.00 -multiply_by 25 -divide_by 12 -master_clock \{iCLK\} \[get_pins \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718703085195 ""}  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 16 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1718703085195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "UltranetReceiver.sdc 21 inst6\|altpll_component\|auto_generated\|pll2\|inclk\[0\] pin " "Ignored filter at UltranetReceiver.sdc(21): inst6\|altpll_component\|auto_generated\|pll2\|inclk\[0\] could not be matched with a pin" {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1718703085196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "UltranetReceiver.sdc 21 inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\] pin " "Ignored filter at UltranetReceiver.sdc(21): inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\] could not be matched with a pin" {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1718703085196 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock UltranetReceiver.sdc 21 Argument <targets> is an empty collection " "Ignored create_generated_clock at UltranetReceiver.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\]\} -source \[get_pins \{inst6\|altpll_component\|auto_generated\|pll2\|inclk\[0\]\}\] -duty_cycle 50/1 -phase 0.00 -multiply_by 24 -divide_by 125 -master_clock \{iCLK\} \[get_pins \{inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\]\}\]  " "create_generated_clock -name \{inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\]\} -source \[get_pins \{inst6\|altpll_component\|auto_generated\|pll2\|inclk\[0\]\}\] -duty_cycle 50/1 -phase 0.00 -multiply_by 24 -divide_by 125 -master_clock \{iCLK\} \[get_pins \{inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\]\}\] " {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718703085196 ""}  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 21 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1718703085196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock UltranetReceiver.sdc 21 Argument -source is an empty collection " "Ignored create_generated_clock at UltranetReceiver.sdc(21): Argument -source is an empty collection" {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1718703085197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1718703085197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718703085235 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250 " "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718703085236 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250 " "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718703085236 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718703085236 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1718703085280 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1718703085295 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1718703085325 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718703085325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -40.937 " "Worst-case setup slack is -40.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.937           -2685.395 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -40.937           -2685.395 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.169               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.898               0.000 iCLK  " "   15.898               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.327               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  244.327               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718703085330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.432               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.454               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 iCLK  " "    0.455               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.455               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718703085338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718703085349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718703085466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.001 " "Worst-case minimum pulse width slack is -0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.732 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.001              -0.732 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.130               0.000 iCLK  " "   10.130               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.292               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   15.292               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.648               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  124.648               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703085522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718703085522 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703085757 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703085757 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703085757 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703085757 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.522 ns " "Worst Case Available Settling Time: 7.522 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703085757 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703085757 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718703085757 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718703085763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1718703085786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1718703086335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718703086573 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250 " "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718703086574 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250 " "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718703086574 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718703086574 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1718703086645 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718703086645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.287 " "Worst-case setup slack is -37.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.287           -2460.838 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -37.287           -2460.838 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.389               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.360               0.000 iCLK  " "   16.360               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.579               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  244.579               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718703086655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.382               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 iCLK  " "    0.403               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.403               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.403               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718703086664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718703086670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718703086678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.001 " "Worst-case minimum pulse width slack is -0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.732 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.001              -0.732 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.147               0.000 iCLK  " "   10.147               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.264               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   15.264               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.656               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  124.656               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718703086686 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703086790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703086790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703086790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703086790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.717 ns " "Worst Case Available Settling Time: 7.717 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703086790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703086790 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718703086790 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718703086820 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718703086973 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250 " "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718703086974 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250 " "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718703086974 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718703086974 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1718703086991 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718703086991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.444 " "Worst-case setup slack is -17.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.444           -1110.027 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -17.444           -1110.027 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.712               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.712               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.634               0.000 iCLK  " "   18.634               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  247.497               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  247.497               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703086996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718703086996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703087005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703087005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.178               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703087005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 iCLK  " "    0.187               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703087005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.187               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703087005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.188               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703087005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718703087005 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718703087012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718703087019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.254 " "Worst-case minimum pulse width slack is 2.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703087029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703087029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.254               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.254               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703087029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.667               0.000 iCLK  " "    9.667               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703087029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.364               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   15.364               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703087029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.761               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  124.761               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718703087029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718703087029 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703087138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703087138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703087138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703087138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.904 ns " "Worst Case Available Settling Time: 8.904 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703087138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718703087138 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718703087138 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718703087404 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718703087404 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.sta.json_files/ " "Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.sta.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Timing Analyzer" 0 -1 1718703087478 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.flow.json_files/ " "Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.flow.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Timing Analyzer" 0 -1 1718703087501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718703087629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 11:31:27 2024 " "Processing ended: Tue Jun 18 11:31:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718703087629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718703087629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718703087629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718703087629 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.sta.json_files/ " "Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.sta.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Timing Analyzer" 0 -1 1718703088166 ""}
