verilog work "C:/Users/1003298/Downloads/test_ALU/test_ALU/test_ALU/work/planAhead/test_ALU/test_ALU.srcs/sources_1/imports/verilog/shifter_6.v"
verilog work "C:/Users/1003298/Downloads/test_ALU/test_ALU/test_ALU/work/planAhead/test_ALU/test_ALU.srcs/sources_1/imports/verilog/seven_seg_9.v"
verilog work "C:/Users/1003298/Downloads/test_ALU/test_ALU/test_ALU/work/planAhead/test_ALU/test_ALU.srcs/sources_1/imports/verilog/decoder_10.v"
verilog work "C:/Users/1003298/Downloads/test_ALU/test_ALU/test_ALU/work/planAhead/test_ALU/test_ALU.srcs/sources_1/imports/verilog/counter_8.v"
verilog work "C:/Users/1003298/Downloads/test_ALU/test_ALU/test_ALU/work/planAhead/test_ALU/test_ALU.srcs/sources_1/imports/verilog/compare_7.v"
verilog work "C:/Users/1003298/Downloads/test_ALU/test_ALU/test_ALU/work/planAhead/test_ALU/test_ALU.srcs/sources_1/imports/verilog/bool_5.v"
verilog work "C:/Users/1003298/Downloads/test_ALU/test_ALU/test_ALU/work/planAhead/test_ALU/test_ALU.srcs/sources_1/imports/verilog/adder_4.v"
verilog work "C:/Users/1003298/Downloads/test_ALU/test_ALU/test_ALU/work/planAhead/test_ALU/test_ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v"
verilog work "C:/Users/1003298/Downloads/test_ALU/test_ALU/test_ALU/work/planAhead/test_ALU/test_ALU.srcs/sources_1/imports/verilog/multi_seven_seg_3.v"
verilog work "C:/Users/1003298/Downloads/test_ALU/test_ALU/test_ALU/work/planAhead/test_ALU/test_ALU.srcs/sources_1/imports/verilog/alu_1.v"
verilog work "C:/Users/1003298/Downloads/test_ALU/test_ALU/test_ALU/work/planAhead/test_ALU/test_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
