
*** Running vivado
    with args -log lab3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source lab3.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/jorbis/Documentos/GitHub/DAS/projects/lab3/lab3.srcs/utils_1/imports/synth_1/lab3.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/jorbis/Documentos/GitHub/DAS/projects/lab3/lab3.srcs/utils_1/imports/synth_1/lab3.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lab3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 411151
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1980.379 ; gain = 378.770 ; free physical = 3760 ; free virtual = 11636
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab3' [/home/jorbis/Documentos/GitHub/DAS/sources/lab3/lab3.vhd:38]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'asyncRstSynchronizer' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/asyncRstSynchronizer.vhd:22' bound to instance 'resetSyncronizer' of component 'asyncRstSynchronizer' [/home/jorbis/Documentos/GitHub/DAS/sources/lab3/lab3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'asyncRstSynchronizer' [/home/jorbis/Documentos/GitHub/DAS/sources/common/asyncRstSynchronizer.vhd:38]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b1 
INFO: [Synth 8-3491] module 'synchronizer' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:21' bound to instance 'rstSynchronizer' of component 'synchronizer' [/home/jorbis/Documentos/GitHub/DAS/sources/common/asyncRstSynchronizer.vhd:44]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:35]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'asyncRstSynchronizer' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/common/asyncRstSynchronizer.vhd:38]
	Parameter FREQ_KHZ bound to: 100000 - type: integer 
	Parameter MULTIPLY bound to: 1 - type: integer 
	Parameter DIVIDE bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'freqSynthesizer' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/freqSynthesizer.vhd:21' bound to instance 'clkGenerator' of component 'freqSynthesizer' [/home/jorbis/Documentos/GitHub/DAS/sources/lab3/lab3.vhd:70]
INFO: [Synth 8-638] synthesizing module 'freqSynthesizer' [/home/jorbis/Documentos/GitHub/DAS/sources/common/freqSynthesizer.vhd:39]
	Parameter FREQ_KHZ bound to: 100000 - type: integer 
	Parameter MULTIPLY bound to: 1 - type: integer 
	Parameter DIVIDE bound to: 10 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 80 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'clockManager' to cell 'PLLE2_BASE' [/home/jorbis/Documentos/GitHub/DAS/sources/common/freqSynthesizer.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'freqSynthesizer' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/common/freqSynthesizer.vhd:39]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'synchronizer' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:21' bound to instance 'coinSynchronizer' of component 'synchronizer' [/home/jorbis/Documentos/GitHub/DAS/sources/lab3/lab3.vhd:76]
INFO: [Synth 8-638] synthesizing module 'synchronizer__parameterized1' [/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:35]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'synchronizer__parameterized1' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:35]
	Parameter FREQ_KHZ bound to: 10000 - type: integer 
	Parameter BOUNCE_MS bound to: 50 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/debouncer.vhd:21' bound to instance 'coinDebouncer' of component 'debouncer' [/home/jorbis/Documentos/GitHub/DAS/sources/lab3/lab3.vhd:80]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/jorbis/Documentos/GitHub/DAS/sources/common/debouncer.vhd:39]
	Parameter FREQ_KHZ bound to: 10000 - type: integer 
	Parameter BOUNCE_MS bound to: 50 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/common/debouncer.vhd:39]
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'edgeDetector' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/edgeDetector.vhd:21' bound to instance 'coinEdgeDetector' of component 'edgeDetector' [/home/jorbis/Documentos/GitHub/DAS/sources/lab3/lab3.vhd:84]
INFO: [Synth 8-638] synthesizing module 'edgeDetector' [/home/jorbis/Documentos/GitHub/DAS/sources/common/edgeDetector.vhd:35]
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'edgeDetector' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/common/edgeDetector.vhd:35]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'synchronizer' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:21' bound to instance 'goSynchronizer' of component 'synchronizer' [/home/jorbis/Documentos/GitHub/DAS/sources/lab3/lab3.vhd:90]
	Parameter FREQ_KHZ bound to: 10000 - type: integer 
	Parameter BOUNCE_MS bound to: 50 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/debouncer.vhd:21' bound to instance 'goDebouncer' of component 'debouncer' [/home/jorbis/Documentos/GitHub/DAS/sources/lab3/lab3.vhd:94]
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'edgeDetector' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/edgeDetector.vhd:21' bound to instance 'goEdgeDetector' of component 'edgeDetector' [/home/jorbis/Documentos/GitHub/DAS/sources/lab3/lab3.vhd:98]
ERROR: [Synth 8-690] width mismatch in assignment; target has 3 bits, source has 4 bits [/home/jorbis/Documentos/GitHub/DAS/sources/lab3/lab3.vhd:217]
ERROR: [Synth 8-285] failed synthesizing module 'lab3' [/home/jorbis/Documentos/GitHub/DAS/sources/lab3/lab3.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2046.348 ; gain = 444.738 ; free physical = 3685 ; free virtual = 11560
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar  1 13:39:08 2024...
