Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Mon Oct 28 12:32:50 2024
| Host         : vivobook running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file LSTM_ACCELERATOR_control_sets_placed.rpt
| Design       : LSTM_ACCELERATOR
| Device       : xc7k70t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |              97 |           24 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-------------------+------------------+------------------+----------------+--------------+
|                Clock Signal               |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+-------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                            |                   |                  |                2 |              2 |         1.00 |
|  u1/next_state                            |                   |                  |                1 |              3 |         3.00 |
|  FSM_sequential_next_state_reg[2]_i_2_n_0 |                   |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                            |                   | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | u0/xj[31]_i_1_n_0 | rst_IBUF         |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG                            | u0/wj[0]_i_1_n_0  | rst_IBUF         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                            | cnt[0]_i_1_n_0    |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                            | u1/u0/adg_en      | rst_IBUF         |               10 |             33 |         3.30 |
+-------------------------------------------+-------------------+------------------+------------------+----------------+--------------+


