// Seed: 4130044170
module module_0 (
    input wor id_0,
    input wire id_1,
    input uwire id_2,
    output wor id_3,
    output wor id_4,
    input uwire id_5,
    input tri0 id_6,
    output wor id_7,
    output uwire id_8,
    input tri id_9,
    output wire id_10,
    output uwire id_11,
    output supply0 id_12,
    input uwire id_13,
    input wand id_14
);
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd64
) (
    input uwire id_0,
    output logic id_1,
    input tri id_2,
    output tri id_3,
    output supply1 id_4,
    input supply1 _id_5
);
  always @(posedge -1'b0 or posedge -1) begin : LABEL_0
    id_1 <= id_0;
  end
  wire [1  -  1 : -1] id_7;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_4,
      id_2,
      id_2,
      id_4,
      id_3,
      id_0,
      id_4,
      id_3,
      id_3,
      id_0,
      id_0
  );
  wire [1 : id_5] id_8;
endmodule
