

================================================================
== Vivado HLS Report for 'drainer_Loop_ROW_pro'
================================================================
* Date:           Sat Jan  1 23:23:54 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 1.458 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13778|    13778| 55.112 us | 55.112 us |  13778|  13778|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ROW_COL  |    13776|    13776|         2|          1|          1|  13776|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       37|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      207|    -|
|Register             |        -|      -|       21|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       21|      244|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln190_fu_197_p2               |     +    |      0|  0|  14|          14|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln190_fu_191_p2              |   icmp   |      0|  0|  13|          14|          13|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  37|          34|          20|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |fifo_out_00_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_01_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_02_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_03_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_10_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_11_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_12_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_13_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_20_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_21_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_22_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_23_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_30_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_31_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_32_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_33_V_V_blk_n    |   9|          2|    1|          2|
    |fifo_out_V_V_blk_n       |   9|          2|    1|          2|
    |indvar_flatten_reg_180   |   9|          2|   14|         28|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 207|         45|   34|         71|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln190_reg_203       |   1|   0|    1|          0|
    |indvar_flatten_reg_180   |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  21|   0|   21|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | drainer_Loop_ROW_pro | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | drainer_Loop_ROW_pro | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | drainer_Loop_ROW_pro | return value |
|ap_done                  | out |    1| ap_ctrl_hs | drainer_Loop_ROW_pro | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | drainer_Loop_ROW_pro | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | drainer_Loop_ROW_pro | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | drainer_Loop_ROW_pro | return value |
|fifo_out_00_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_00_V_V   |    pointer   |
|fifo_out_00_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_00_V_V   |    pointer   |
|fifo_out_00_V_V_read     | out |    1|   ap_fifo  |    fifo_out_00_V_V   |    pointer   |
|fifo_out_01_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_01_V_V   |    pointer   |
|fifo_out_01_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_01_V_V   |    pointer   |
|fifo_out_01_V_V_read     | out |    1|   ap_fifo  |    fifo_out_01_V_V   |    pointer   |
|fifo_out_02_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_02_V_V   |    pointer   |
|fifo_out_02_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_02_V_V   |    pointer   |
|fifo_out_02_V_V_read     | out |    1|   ap_fifo  |    fifo_out_02_V_V   |    pointer   |
|fifo_out_03_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_03_V_V   |    pointer   |
|fifo_out_03_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_03_V_V   |    pointer   |
|fifo_out_03_V_V_read     | out |    1|   ap_fifo  |    fifo_out_03_V_V   |    pointer   |
|fifo_out_10_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_10_V_V   |    pointer   |
|fifo_out_10_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_10_V_V   |    pointer   |
|fifo_out_10_V_V_read     | out |    1|   ap_fifo  |    fifo_out_10_V_V   |    pointer   |
|fifo_out_11_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_11_V_V   |    pointer   |
|fifo_out_11_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_11_V_V   |    pointer   |
|fifo_out_11_V_V_read     | out |    1|   ap_fifo  |    fifo_out_11_V_V   |    pointer   |
|fifo_out_12_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_12_V_V   |    pointer   |
|fifo_out_12_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_12_V_V   |    pointer   |
|fifo_out_12_V_V_read     | out |    1|   ap_fifo  |    fifo_out_12_V_V   |    pointer   |
|fifo_out_13_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_13_V_V   |    pointer   |
|fifo_out_13_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_13_V_V   |    pointer   |
|fifo_out_13_V_V_read     | out |    1|   ap_fifo  |    fifo_out_13_V_V   |    pointer   |
|fifo_out_20_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_20_V_V   |    pointer   |
|fifo_out_20_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_20_V_V   |    pointer   |
|fifo_out_20_V_V_read     | out |    1|   ap_fifo  |    fifo_out_20_V_V   |    pointer   |
|fifo_out_21_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_21_V_V   |    pointer   |
|fifo_out_21_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_21_V_V   |    pointer   |
|fifo_out_21_V_V_read     | out |    1|   ap_fifo  |    fifo_out_21_V_V   |    pointer   |
|fifo_out_22_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_22_V_V   |    pointer   |
|fifo_out_22_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_22_V_V   |    pointer   |
|fifo_out_22_V_V_read     | out |    1|   ap_fifo  |    fifo_out_22_V_V   |    pointer   |
|fifo_out_23_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_23_V_V   |    pointer   |
|fifo_out_23_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_23_V_V   |    pointer   |
|fifo_out_23_V_V_read     | out |    1|   ap_fifo  |    fifo_out_23_V_V   |    pointer   |
|fifo_out_30_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_30_V_V   |    pointer   |
|fifo_out_30_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_30_V_V   |    pointer   |
|fifo_out_30_V_V_read     | out |    1|   ap_fifo  |    fifo_out_30_V_V   |    pointer   |
|fifo_out_31_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_31_V_V   |    pointer   |
|fifo_out_31_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_31_V_V   |    pointer   |
|fifo_out_31_V_V_read     | out |    1|   ap_fifo  |    fifo_out_31_V_V   |    pointer   |
|fifo_out_32_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_32_V_V   |    pointer   |
|fifo_out_32_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_32_V_V   |    pointer   |
|fifo_out_32_V_V_read     | out |    1|   ap_fifo  |    fifo_out_32_V_V   |    pointer   |
|fifo_out_33_V_V_dout     |  in |    4|   ap_fifo  |    fifo_out_33_V_V   |    pointer   |
|fifo_out_33_V_V_empty_n  |  in |    1|   ap_fifo  |    fifo_out_33_V_V   |    pointer   |
|fifo_out_33_V_V_read     | out |    1|   ap_fifo  |    fifo_out_33_V_V   |    pointer   |
|fifo_out_V_V_din         | out |   64|   ap_fifo  |     fifo_out_V_V     |    pointer   |
|fifo_out_V_V_full_n      |  in |    1|   ap_fifo  |     fifo_out_V_V     |    pointer   |
|fifo_out_V_V_write       | out |    1|   ap_fifo  |     fifo_out_V_V     |    pointer   |
+-------------------------+-----+-----+------------+----------------------+--------------+

