#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "E:\Icarus\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\Icarus\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\Icarus\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\Icarus\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\Icarus\iverilog\lib\ivl\va_math.vpi";
:vpi_module "E:\Icarus\iverilog\lib\ivl\v2009.vpi";
S_0000024cb60980a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024cb60a7670 .scope module, "adder_tb" "adder_tb" 3 3;
 .timescale -12 -12;
v0000024cb60f7f00_0 .net/s "carry", 0 0, L_0000024cb60a3b90;  1 drivers
v0000024cb60a3e10_0 .var/s "in1", 7 0;
v0000024cb60a3a50_0 .var/s "in2", 15 0;
v0000024cb60a37d0_0 .net/s "sum", 15 0, L_0000024cb60a3870;  1 drivers
S_0000024cb60a7800 .scope module, "dut" "adder" 3 10, 4 1 0, S_0000024cb60a7670;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0000024cb6098230_0 .net *"_ivl_1", 0 0, L_0000024cb60a3910;  1 drivers
v0000024cb6056b00_0 .net *"_ivl_2", 7 0, L_0000024cb60a3eb0;  1 drivers
v0000024cb60a7990_0 .net "carry", 0 0, L_0000024cb60a3b90;  alias, 1 drivers
v0000024cb60a7a30_0 .var/s "full_result", 16 0;
v0000024cb60f7870_0 .net/s "in1", 7 0, v0000024cb60a3e10_0;  1 drivers
v0000024cb60f7910_0 .net/s "in1_ext", 15 0, L_0000024cb60a4270;  1 drivers
v0000024cb60f79b0_0 .net/s "in2", 15 0, v0000024cb60a3a50_0;  1 drivers
v0000024cb60f7a50_0 .net/s "sum", 15 0, L_0000024cb60a3870;  alias, 1 drivers
E_0000024cb605b020 .event anyedge, v0000024cb60f79b0_0, v0000024cb60f7910_0;
L_0000024cb60a3910 .part v0000024cb60a3e10_0, 7, 1;
LS_0000024cb60a3eb0_0_0 .concat [ 1 1 1 1], L_0000024cb60a3910, L_0000024cb60a3910, L_0000024cb60a3910, L_0000024cb60a3910;
LS_0000024cb60a3eb0_0_4 .concat [ 1 1 1 1], L_0000024cb60a3910, L_0000024cb60a3910, L_0000024cb60a3910, L_0000024cb60a3910;
L_0000024cb60a3eb0 .concat [ 4 4 0 0], LS_0000024cb60a3eb0_0_0, LS_0000024cb60a3eb0_0_4;
L_0000024cb60a4270 .concat [ 8 8 0 0], v0000024cb60a3e10_0, L_0000024cb60a3eb0;
L_0000024cb60a3870 .part v0000024cb60a7a30_0, 0, 16;
L_0000024cb60a3b90 .part v0000024cb60a7a30_0, 16, 1;
S_0000024cb60f7af0 .scope task, "test" "test" 3 17, 3 17 0, S_0000024cb60a7670;
 .timescale -12 -12;
v0000024cb60f7c80_0 .var/s "a", 7 0;
v0000024cb60f7d20_0 .var/s "b", 15 0;
v0000024cb60f7dc0_0 .var/s "expected", 16 0;
v0000024cb60f7e60_0 .var/s "result", 16 0;
TD_adder_tb.test ;
    %load/vec4 v0000024cb60f7c80_0;
    %store/vec4 v0000024cb60a3e10_0, 0, 8;
    %load/vec4 v0000024cb60f7d20_0;
    %store/vec4 v0000024cb60a3a50_0, 0, 16;
    %delay 1, 0;
    %load/vec4 v0000024cb60f7c80_0;
    %pad/s 17;
    %load/vec4 v0000024cb60f7d20_0;
    %pad/s 17;
    %add;
    %store/vec4 v0000024cb60f7dc0_0, 0, 17;
    %load/vec4 v0000024cb60f7f00_0;
    %load/vec4 v0000024cb60a37d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024cb60f7e60_0, 0, 17;
    %load/vec4 v0000024cb60f7e60_0;
    %load/vec4 v0000024cb60f7dc0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 34 "$display", "Error \012 Expected : %0d + %0d = 0%d \012 Obtained : %0d + %0d = %0d", v0000024cb60f7c80_0, v0000024cb60f7d20_0, v0000024cb60f7dc0_0, v0000024cb60a3e10_0, v0000024cb60a3a50_0, v0000024cb60f7e60_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 37 "$display", "Test cases passed!\012 Expected : %0d + %0d = 0%d \012 Obtained : %0d + %0d = 0%d", v0000024cb60f7c80_0, v0000024cb60f7d20_0, v0000024cb60f7dc0_0, v0000024cb60a3e10_0, v0000024cb60a3a50_0, v0000024cb60f7e60_0 {0 0 0};
T_0.1 ;
    %end;
    .scope S_0000024cb60a7800;
T_1 ;
Ewait_0 .event/or E_0000024cb605b020, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000024cb60f79b0_0;
    %pad/s 17;
    %load/vec4 v0000024cb60f7910_0;
    %pad/s 17;
    %add;
    %store/vec4 v0000024cb60a7a30_0, 0, 17;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024cb60a7670;
T_2 ;
    %vpi_call/w 3 46 "$display", "Starting adder functional verification..." {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024cb60f7c80_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000024cb60f7d20_0, 0, 16;
    %fork TD_adder_tb.test, S_0000024cb60f7af0;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000024cb60f7c80_0, 0, 8;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000024cb60f7d20_0, 0, 16;
    %fork TD_adder_tb.test, S_0000024cb60f7af0;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0000024cb60f7c80_0, 0, 8;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000024cb60f7d20_0, 0, 16;
    %fork TD_adder_tb.test, S_0000024cb60f7af0;
    %join;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0000024cb60f7c80_0, 0, 8;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0000024cb60f7d20_0, 0, 16;
    %fork TD_adder_tb.test, S_0000024cb60f7af0;
    %join;
    %pushi/vec4 10, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 3 57 "$urandom_range" 32, 32'sb11111111111111111111111110000000, 32'sb00000000000000000000000001111111 {0 0 0};
    %pad/u 8;
    %store/vec4 v0000024cb60f7c80_0, 0, 8;
    %vpi_func 3 57 "$urandom_range" 32, 32'sb11111111111111111111111110000000, 32'sb00000000000000000000000001111111 {0 0 0};
    %pad/u 16;
    %store/vec4 v0000024cb60f7d20_0, 0, 16;
    %fork TD_adder_tb.test, S_0000024cb60f7af0;
    %join;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 60 "$display", "Testbench completed." {0 0 0};
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\functional\adder_tb.sv";
    ".\src\adder.sv";
