<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet href="SPI.css" type="text/css" charset="UTF-8"?>
<XML>
<TITLE> 24. 	 Enhanced Serial Peripheral Interface (SPI0)</TITLE><DIV>
<Head1>
<A ID="pgfId-1040324"></A>
<A ID="96848"></A>
Enhanced Serial Peripheral Interface (SPI0)</Head1>
<Para1>
<A ID="pgfId-1040511"></A>
The Enhanced Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.</Para1>
<FigureAnchor>
<A ID="pgfId-1051593"></A>
</FigureAnchor>
<DIV>
<IMAGE xml:link="simple" href="SPI-1.gif" show="embed" actuate="auto"/>
</DIV>
<FigureTitle>
<A ID="pgfId-1051602"></A>
SPI Block Diagram</FigureTitle>
<Head2Top>
<A ID="pgfId-1035485"></A>
Signal Descriptions</Head2Top>
<Para1>
<A ID="pgfId-1035486"></A>
The four signals used by SPI0 (MOSI, MISO, SCK, NSS) are described below. </Para1>
<DIV>
<Head3>
<A ID="pgfId-1035488"></A>
Master Out, Slave In (MOSI)</Head3>
<Para1>
<A ID="pgfId-1035489"></A>
The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. This signal is an output when SPI0 is operating as a master and an input when SPI0 is operating as a slave. Data is transferred most-significant bit first. When configured as a master, MOSI is driven by the MSB of the shift register in both 3- and 4-wire mode.</Para1>
</DIV>
<DIV>
<Head3>
<A ID="pgfId-1035490"></A>
Master In, Slave Out (MISO)</Head3>
<Para1>
<A ID="pgfId-1035491"></A>
The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. This signal is an input when SPI0 is operating as a master and an output when SPI0 is operating as a slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance state when the SPI module is disabled and when the SPI operates in 4-wire mode as a slave that is not selected. When acting as a slave in 3-wire mode, MISO is always driven by the MSB of the shift register.</Para1>
</DIV>
<DIV>
<Head3>
<A ID="pgfId-1035492"></A>
Serial Clock (SCK)</Head3>
<Para1>
<A ID="pgfId-1035493"></A>
The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. SPI0 generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected (NSS = 1) in 4-wire slave mode.</Para1>
</DIV>
<DIV>
<Head3>
<A ID="pgfId-1040539"></A>
Slave Select (NSS)</Head3>
<Para1>
<A ID="pgfId-1040540"></A>
The function of the slave-select (NSS) signal is dependent on the setting of the NSSMD1 and NSSMD0 bits in the SPI0CN register. There are three possible modes that can be selected with these bits:</Para1>
<List1NewList>
<List1New>
<A ID="pgfId-1040563"></A>
NSSMD[1:0] = 00: 3-Wire Master or 3-Wire Slave Mode: SPI0 operates in 3-wire mode, and NSS is disabled. When operating as a slave device, SPI0 is always selected in 3-wire mode. Since no select signal is present, SPI0 must be the only slave on the bus in 3-wire mode. This is intended for point-to-point communication between a master and one slave.</List1New>
<List1>
<A ID="pgfId-1040579"></A>
NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an input. When operating as a slave, NSS selects the SPI0 device. When operating as a master, a 1-to-0 transition of the NSS signal disables the master function of SPI0 so that multiple master devices can be used on the same SPI bus.</List1>
<List1>
<A ID="pgfId-1040641"></A>
NSSMD[1:0] = 1x: 4-Wire Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an output. The setting of NSSMD0 determines what logic level the NSS pin will output. This configuration should only be used when operating SPI0 as a master device.</List1>
</List1NewList>
<Para1>
<A ID="pgfId-1040663"></A>
See <A href="SPI.xml#id(61995)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Figure 24.2</A>, <A href="SPI.xml#id(83494)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Figure 24.3</A>, and <A href="SPI.xml#id(28731)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Figure 24.4</A> for typical connection diagrams of the various operational modes. Note that the setting of NSSMD bits affects the pinout of the device. When in 3-wire master or 3-wire slave mode, the NSS pin will not be mapped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device. See <A href="../PortIO/PortIO.xml#id(84551)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Section “<PDF-link>
19. Port Input/Output</PDF-link>
” on page <PDF-link>
153</PDF-link>
</A> for general purpose port I/O and crossbar information.</Para1>
<Head2Top>
<A ID="pgfId-1038158"></A>
<A ID="65594"></A>
SPI0 Master Mode Operation</Head2Top>
<Para1>
<A ID="pgfId-1040793"></A>
A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT. </Para1>
<Para1>
<A ID="pgfId-1079404"></A>
When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. <A href="SPI.xml#id(61995)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Figure 24.2</A> shows a connection diagram between two master devices in multiple-master mode.</Para1>
<Para1>
<A ID="pgfId-1079405"></A>
3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. <A href="SPI.xml#id(83494)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Figure 24.3</A> shows a connection diagram between a master device in 3-wire master mode and a slave device.</Para1>
<Para1>
<A ID="pgfId-1079406"></A>
4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. <A href="SPI.xml#id(28731)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Figure 24.4</A> shows a connection diagram for a master device in 4-wire master mode and two slave devices.</Para1>
<FigureAnchorTop>
<A ID="pgfId-1051633"></A>
</FigureAnchorTop>
<DIV>
<IMAGE xml:link="simple" href="SPI-2.gif" show="embed" actuate="auto"/>
</DIV>
<FigureTitle>
<A ID="pgfId-1051635"></A>
<A ID="61995"></A>
Multiple-Master Mode Connection Diagram</FigureTitle>
<FigureAnchor>
<A ID="pgfId-1051643"></A>
</FigureAnchor>
<DIV>
<IMAGE xml:link="simple" href="SPI-3.gif" show="embed" actuate="auto"/>
</DIV>
<FigureTitle>
<A ID="pgfId-1051652"></A>
<A ID="83494"></A>
3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram</FigureTitle>
<FigureAnchor>
<A ID="pgfId-1051607"></A>
</FigureAnchor>
<DIV>
<IMAGE xml:link="simple" href="SPI-4.gif" show="embed" actuate="auto"/>
</DIV>
<FigureTitle>
<A ID="pgfId-1051666"></A>
<A ID="28731"></A>
4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram</FigureTitle>
<Head2Top>
<A ID="pgfId-1042462"></A>
<A ID="47713"></A>
SPI0 Slave Mode Operation</Head2Top>
<Para1>
<A ID="pgfId-1046785"></A>
When SPI0 is enabled and not configured as a master, it will operate as a SPI slave. As a slave, bytes are shifted in through the MOSI pin and out through the MISO pin by a master device controlling the SCK signal. A bit counter in the SPI0 logic counts SCK edges. When 8 bits have been shifted through the shift register, the SPIF flag is set to logic 1, and the byte is copied into the receive buffer. Data is read from the receive buffer by reading SPI0DAT. A slave device cannot initiate transfers. Data to be transferred to the master device is pre-loaded into the shift register by writing to SPI0DAT. Writes to SPI0DAT are double-buffered, and are placed in the transmit buffer first. If the shift register is empty, the contents of the transmit buffer will immediately be transferred into the shift register. When the shift register already contains data, the SPI will load the shift register with the transmit buffer’s contents after the last SCK edge of the next (or current) SPI transfer.</Para1>
<Para1>
<A ID="pgfId-1079407"></A>
When configured as a slave, SPI0 can be configured for 4-wire or 3-wire operation. The default, 4-wire slave mode, is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In 4-wire mode, the NSS signal is routed to a port pin and configured as a digital input. SPI0 is enabled when NSS is logic 0, and disabled when NSS is logic 1. The bit counter is reset on a falling edge of NSS. Note that the NSS signal must be driven low at least 2 system clocks before the first active edge of SCK for each byte transfer. <A href="SPI.xml#id(28731)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Figure 24.4</A> shows a connection diagram between two slave devices in 4-wire slave mode and a master device.</Para1>
<Para1>
<A ID="pgfId-1079408"></A>
3-wire slave mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. NSS is not used in this mode, and is not mapped to an external port pin through the crossbar. Since there is no way of uniquely addressing the device in 3-wire slave mode, SPI0 must be the only slave device present on the bus. It is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. The bit counter can only be reset by disabling and re-enabling SPI0 with the SPIEN bit. <A href="SPI.xml#id(83494)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Figure 24.3</A> shows a connection diagram between a slave device in 3-wire slave mode and a master device.</Para1>
</DIV>
<DIV>
<Head2>
<A ID="pgfId-1041862"></A>
SPI0 Interrupt Sources</Head2>
<Para1>
<A ID="pgfId-1041437"></A>
When SPI0 interrupts are enabled, the following four flags will generate an interrupt when they are set to logic 1:</Para1>
<Para1>
<A ID="pgfId-1042658"></A>
All of the following bits must be cleared by software.</Para1>
<List1NewList>
<List1New>
<A ID="pgfId-1041441"></A>
The SPI Interrupt Flag, SPIF (SPI0CN.7) is set to logic 1 at the end of each byte transfer. This flag can occur in all SPI0 modes.</List1New>
<List1>
<A ID="pgfId-1041527"></A>
The Write Collision Flag, WCOL (SPI0CN.6) is set to logic 1 if a write to SPI0DAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPI0DAT will be ignored, and the transmit buffer will not be written.This flag can occur in all SPI0 modes.</List1>
<List1>
<A ID="pgfId-1041614"></A>
The Mode Fault Flag MODF (SPI0CN.5) is set to logic 1 when SPI0 is configured as a master, and for multi-master mode and the NSS pin is pulled low. When a Mode Fault occurs, the MSTEN and SPIEN bits in SPI0CN are set to logic 0 to disable SPI0 and allow another master device to access the bus.</List1>
<List1>
<A ID="pgfId-1041621"></A>
The Receive Overrun Flag RXOVRN (SPI0CN.4) is set to logic 1 when configured as a slave, and a transfer is completed and the receive buffer still holds an unread byte from a previous transfer. The new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte which caused the overrun is lost.</List1>
</List1NewList>
<Head2Top>
<A ID="pgfId-1035573"></A>
Serial Clock Phase and Polarity</Head2Top>
<Para1>
<A ID="pgfId-1046438"></A>
Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in <A href="SPI.xml#id(59927)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Figure 24.5</A>. For slave mode, the clock and data relationships are shown in <A href="SPI.xml#id(34020)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Figure 24.6</A> and <A href="SPI.xml#id(29100)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Figure 24.7</A>. CKPHA must be set to 0 on both the master and slave SPI when communicating between two of the following devices: C8051F04x, C8051F06x, C8051F12x, C8051F31x, C8051F32x, and C8051F33x.</Para1>
<Para1>
<A ID="pgfId-1079409"></A>
The SPI0 Clock Rate Register (SPI0CKR) as shown in <A href="SPI.xml#id(60182)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">SFR Definition 24.3</A> controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave’s system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave’s system clock.</Para1>
<FigureAnchor>
<A ID="pgfId-1046330"></A>
</FigureAnchor>
<DIV>
<IMAGE xml:link="simple" href="SPI-5.gif" show="embed" actuate="auto"/>
</DIV>
<FigureTitle>
<A ID="pgfId-1051680"></A>
<A ID="59927"></A>
Master Mode Data/Clock Timing</FigureTitle>
<FigureAnchor>
<A ID="pgfId-1046359"></A>
</FigureAnchor>
<DIV>
<IMAGE xml:link="simple" href="SPI-6.gif" show="embed" actuate="auto"/>
</DIV>
<FigureTitle>
<A ID="pgfId-1051695"></A>
<A ID="34020"></A>
Slave Mode Data/Clock Timing (CKPHA = 0)</FigureTitle>
<FigureAnchor>
<A ID="pgfId-1051685"></A>
</FigureAnchor>
<DIV>
<IMAGE xml:link="simple" href="SPI-7.gif" show="embed" actuate="auto"/>
</DIV>
<FigureTitle>
<A ID="pgfId-1051709"></A>
<A ID="29100"></A>
Slave Mode Data/Clock Timing (CKPHA = 1)</FigureTitle>
</DIV>
<DIV>
<Head2>
<A ID="pgfId-1042687"></A>
SPI Special Function Registers</Head2>
<Para1>
<A ID="pgfId-1065238"></A>
SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following figures.</Para1>
<DIV>
<TableAnchor>
<A ID="pgfId-1065435"></A>
</TableAnchor>
<TABLE>
<CAPTION>
<SFR-Definition>
<A ID="pgfId-1065364"></A>
<DIV>
<IMAGE xml:link="simple" href="SPI-8.gif" show="embed" actuate="auto"/>
</DIV>
<A ID="90272"></A>
SPI0CFG: SPI0 Configuration<DIV>
<IMAGE xml:link="simple" href="SPI-9.gif" show="embed" actuate="auto"/>
</DIV>
</SFR-Definition>
</CAPTION>
<ROW>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065382"></A>
Bit</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065384"></A>
7</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065386"></A>
6</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065388"></A>
5</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065390"></A>
4</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065392"></A>
3</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065394"></A>
2</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065396"></A>
1</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065398"></A>
0</TableHeadCtr>
</TH>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065400"></A>
Name</TableHeadCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065531"></A>
SPIBSY</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065533"></A>
MSTEN</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065535"></A>
CKPHA</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065537"></A>
CKPOL</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065539"></A>
SLVSEL</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065541"></A>
NSSIN</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065543"></A>
SRMT</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065545"></A>
RXBMT</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065418"></A>
Type</TableHeadCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065420"></A>
R</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065422"></A>
R/W</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065424"></A>
R/W</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065426"></A>
R/W</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065428"></A>
R</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065430"></A>
R</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065550"></A>
R</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065434"></A>
R</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066827"></A>
Reset</TableHeadCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066829"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066831"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066833"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066835"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066837"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066839"></A>
1</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066841"></A>
1</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066843"></A>
1</TableCellCtr>
</CELL>
</ROW>
</TABLE>
</DIV>
<DIV>
<Reset>
<A ID="pgfId-1065359"></A>
SFR Address = 0xA1; SFR Page = 0x00</Reset>
<TABLE>
<ROW>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065444"></A>
Bit</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065446"></A>
Name</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="3">
<TableHeadCtr>
<A ID="pgfId-1065448"></A>
Function</TableHeadCtr>
</TH>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065454"></A>
7</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065456"></A>
SPIBSY</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1065654"></A>
SPI Busy.</TableCellHead>
<TableCell>
<A ID="pgfId-1065655"></A>
This bit is set to logic 1 when a SPI transfer is in progress (master or slave mode).</TableCell>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065466"></A>
6</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065468"></A>
MSTEN</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1065666"></A>
Master Mode Enable. </TableCellHead>
<TableCell>
<A ID="pgfId-1065667"></A>
0: Disable master mode. Operate in slave mode.</TableCell>
<TableCell>
<A ID="pgfId-1065668"></A>
1: Enable master mode. Operate as a master.</TableCell>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065484"></A>
5</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065486"></A>
CKPHA</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1065674"></A>
SPI0 Clock Phase.</TableCellHead>
<TableCell>
<A ID="pgfId-1065489"></A>
0: Data centered on first edge of SCK period.*</TableCell>
<TableCell>
<A ID="pgfId-1065679"></A>
1: Data centered on second edge of SCK period.*</TableCell>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065495"></A>
4</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065497"></A>
CKPOL</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1065689"></A>
SPI0 Clock Polarity. </TableCellHead>
<TableCell>
<A ID="pgfId-1065691"></A>
0: SCK line low in idle state.</TableCell>
<TableCell>
<A ID="pgfId-1065692"></A>
1: SCK line high in idle state.</TableCell>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065605"></A>
3</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065607"></A>
SLVSEL</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1065700"></A>
Slave Selected Flag. </TableCellHead>
<TableCell>
<A ID="pgfId-1065611"></A>
This bit is set to logic 1 whenever the NSS pin is low indicating SPI0 is the selected slave. It is cleared to logic 0 when NSS is high (slave not selected). This bit does not indicate the instantaneous value at the NSS pin, but rather a de-glitched version of the pin input.</TableCell>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065587"></A>
2</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065589"></A>
NSSIN</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1065707"></A>
NSS Instantaneous Pin Input. </TableCellHead>
<TableCell>
<A ID="pgfId-1065708"></A>
This bit mimics the instantaneous value that is present on the NSS port pin at the time that the register is read. This input is not de-glitched.</TableCell>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065576"></A>
1</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065578"></A>
SRMT</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1065716"></A>
Shift Register Empty (valid in slave mode only).</TableCellHead>
<TableCell>
<A ID="pgfId-1065717"></A>
This bit will be set to logic 1 when all data has been transferred in/out of the shift register, and there is no new information available to read from the transmit buffer or write to the receive buffer. It returns to logic 0 when a data byte is transferred to the shift register from the transmit buffer or by a transition on SCK. SRMT = 1 when in Master Mode.</TableCell>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065563"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065565"></A>
RXBMT</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1065724"></A>
Receive Buffer Empty (valid in slave mode only).</TableCellHead>
<TableCell>
<A ID="pgfId-1065788"></A>
This bit will be set to logic 1 when the receive buffer has been read and contains no new information. If there is new information available in the receive buffer that has not been read, this bit will return to logic 0. RXBMT = 1 when in Master Mode.</TableCell>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="5">
<TableNoteList>
<TableNote>
<A ID="pgfId-1065764"></A>
In slave mode, data on MOSI is sampled in the center of each data bit. In master mode, data on MISO is sampled one SYSCLK before the end of each data bit, to provide maximum settling time for the slave device. See <A href="SPI.xml#id(29335)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Table 24.1</A> for timing parameters.</TableNote>
</TableNoteList>
</CELL>
</ROW>
</TABLE>
<DIV>
<TableAnchor>
<A ID="pgfId-1065877"></A>
</TableAnchor>
<TABLE>
<CAPTION>
<SFR-Definition>
<A ID="pgfId-1065806"></A>
<DIV>
<IMAGE xml:link="simple" href="SPI-8.gif" show="embed" actuate="auto"/>
</DIV>
<A ID="47501"></A>
SPI0CN: SPI0 Control<DIV>
<IMAGE xml:link="simple" href="SPI-9.gif" show="embed" actuate="auto"/>
</DIV>
</SFR-Definition>
</CAPTION>
<ROW>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065824"></A>
Bit</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065826"></A>
7</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065828"></A>
6</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065830"></A>
5</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065832"></A>
4</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065834"></A>
3</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065836"></A>
2</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065838"></A>
1</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065840"></A>
0</TableHeadCtr>
</TH>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065842"></A>
Name</TableHeadCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066229"></A>
SPIF</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066231"></A>
WCOL</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066233"></A>
MODF</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066235"></A>
RXOVRN</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="2">
<TableCellCtr>
<A ID="pgfId-1066237"></A>
NSSMD[1:0]</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066241"></A>
TXBMT</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066243"></A>
SPIEN</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065860"></A>
Type</TableHeadCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065862"></A>
R/W</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065864"></A>
R/W</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065866"></A>
R/W</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065868"></A>
R/W</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="2">
<TableCellCtr>
<A ID="pgfId-1066245"></A>
R/W</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065874"></A>
R</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065876"></A>
R/W</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066857"></A>
Reset</TableHeadCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066859"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066861"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066863"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066865"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066867"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066869"></A>
1</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066871"></A>
1</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066873"></A>
0</TableCellCtr>
</CELL>
</ROW>
</TABLE>
</DIV>
</DIV>
<DIV>
<Reset>
<A ID="pgfId-1065796"></A>
SFR Address = 0xF8; Bit-Addressable; SFR Page = 0x00</Reset>
<TABLE>
<ROW>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065886"></A>
Bit</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1065888"></A>
Name</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="3">
<TableHeadCtr>
<A ID="pgfId-1065890"></A>
Function</TableHeadCtr>
</TH>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065896"></A>
7</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065898"></A>
SPIF</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1066270"></A>
SPI0 Interrupt Flag.</TableCellHead>
<TableCell>
<A ID="pgfId-1065901"></A>
This bit is set to logic 1 by hardware at the end of a data transfer. If interrupts are enabled, setting this bit causes the CPU to vector to the SPI0 interrupt service routine. This bit is not automatically cleared by hardware. It must be cleared by software.</TableCell>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065907"></A>
6</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065909"></A>
WCOL</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1066275"></A>
Write Collision Flag. </TableCellHead>
<TableCell>
<A ID="pgfId-1065913"></A>
This bit is set to logic 1 by hardware (and generates a SPI0 interrupt) to indicate a write to the SPI0 data register was attempted while a data transfer was in progress. It must be cleared by software.</TableCell>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065919"></A>
5</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065921"></A>
MODF</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1066280"></A>
Mode Fault Flag.</TableCellHead>
<TableCell>
<A ID="pgfId-1065925"></A>
This bit is set to logic 1 by hardware (and generates a SPI0 interrupt) when a master mode collision is detected (NSS is low, MSTEN = 1, and NSSMD[1:0] = 01). This bit is not automatically cleared by hardware. It must be cleared by software.</TableCell>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065931"></A>
4</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065933"></A>
RXOVRN</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1066285"></A>
Receive Overrun Flag (valid in slave mode only).</TableCellHead>
<TableCell>
<A ID="pgfId-1065937"></A>
This bit is set to logic 1 by hardware (and generates a SPI0 interrupt) when the receive buffer still holds unread data from a previous transfer and the last bit of the current transfer is shifted into the SPI0 shift register. This bit is not automatically cleared by hardware. It must be cleared by software.</TableCell>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065943"></A>
3:2</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065945"></A>
NSSMD[1:0]</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1066290"></A>
Slave Select Mode.</TableCellHead>
<TableCell>
<A ID="pgfId-1066291"></A>
Selects between the following NSS operation modes: </TableCell>
<TableCell>
<A ID="pgfId-1066297"></A>
(See <A href="SPI.xml#id(65594)" xml:link="simple" show="replace" actuate="user" CLASS="XRef"><PDF-link>
Section 24.2</PDF-link>
</A> and <A href="SPI.xml#id(47713)" xml:link="simple" show="replace" actuate="user" CLASS="XRef"><PDF-link>
Section 24.3</PDF-link>
</A>).</TableCell>
<TableCell>
<A ID="pgfId-1066299"></A>
00: 3-Wire Slave or 3-Wire Master Mode. NSS signal is not routed to a port pin.</TableCell>
<TableCell>
<A ID="pgfId-1066300"></A>
01: 4-Wire Slave or Multi-Master Mode (Default). NSS is an input to the device.</TableCell>
<TableCell>
<A ID="pgfId-1065948"></A>
1x: 4-Wire Single-Master Mode. NSS signal is mapped as an output from the device and will assume the value of NSSMD0.</TableCell>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065965"></A>
1</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065967"></A>
TXBMT</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1066305"></A>
Transmit Buffer Empty.</TableCellHead>
<TableCell>
<A ID="pgfId-1065971"></A>
This bit will be set to logic 0 when new data has been written to the transmit buffer. When data in the transmit buffer is transferred to the SPI shift register, this bit will be set to logic 1, indicating that it is safe to write a new byte to the transmit buffer.</TableCell>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065977"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1065979"></A>
SPIEN</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1066310"></A>
SPI0 Enable. </TableCellHead>
<TableCell>
<A ID="pgfId-1066312"></A>
0: SPI disabled.</TableCell>
<TableCell>
<A ID="pgfId-1066313"></A>
1: SPI enabled.</TableCell>
</CELL>
</ROW>
</TABLE>
<DIV>
<TableAnchor>
<A ID="pgfId-1066434"></A>
</TableAnchor>
<TABLE>
<CAPTION>
<SFR-Definition>
<A ID="pgfId-1066363"></A>
<DIV>
<IMAGE xml:link="simple" href="SPI-8.gif" show="embed" actuate="auto"/>
</DIV>
<A ID="60182"></A>
SPI0CKR: SPI0 Clock Rate<DIV>
<IMAGE xml:link="simple" href="SPI-9.gif" show="embed" actuate="auto"/>
</DIV>
</SFR-Definition>
</CAPTION>
<ROW>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066381"></A>
Bit</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066383"></A>
7</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066385"></A>
6</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066387"></A>
5</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066389"></A>
4</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066391"></A>
3</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066393"></A>
2</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066395"></A>
1</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066397"></A>
0</TableHeadCtr>
</TH>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066399"></A>
Name</TableHeadCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="8">
<TableCellCtr>
<A ID="pgfId-1066558"></A>
SCR[7:0]</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066417"></A>
Type</TableHeadCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="8">
<TableCellCtr>
<A ID="pgfId-1066419"></A>
R/W</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066894"></A>
Reset</TableHeadCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066896"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066898"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066900"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066902"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066904"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066906"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066908"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066910"></A>
0</TableCellCtr>
</CELL>
</ROW>
</TABLE>
</DIV>
</DIV>
<DIV>
<Reset>
<A ID="pgfId-1065800"></A>
SFR Address = 0xA2; SFR Page = 0x00</Reset>
<TABLE>
<ROW>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066443"></A>
Bit</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066445"></A>
Name</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="3">
<TableHeadCtr>
<A ID="pgfId-1066447"></A>
Function</TableHeadCtr>
</TH>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066453"></A>
7:0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066455"></A>
SCR[7:0]</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1066580"></A>
SPI0 Clock Rate.</TableCellHead>
<TableCell>
<A ID="pgfId-1066581"></A>
These bits determine the frequency of the SCK output when the SPI0 module is configured for master mode operation. The SCK clock frequency is a divided version of the system clock, and is given in the following equation, where SYSCLK is the system clock frequency and SPI0CKR is the 8-bit value held in the SPI0CKR register.</TableCell>
<DIV>
<IMAGE xml:link="simple" href="SPI-10.gif" show="embed" actuate="auto"/>
</DIV>
<TableCell>
<A ID="pgfId-1066587"></A>
for 0 &lt;= SPI0CKR &lt;= 255</TableCell>
<TableCell>
<A ID="pgfId-1066588"></A>
</TableCell>
<TableCell>
<A ID="pgfId-1066589"></A>
Example: If SYSCLK = 2 MHz and SPI0CKR = 0x04, </TableCell>
<DIV>
<IMAGE xml:link="simple" href="SPI-11.gif" show="embed" actuate="auto"/>
</DIV>
<DIV>
<IMAGE xml:link="simple" href="SPI-12.gif" show="embed" actuate="auto"/>
</DIV>
</CELL>
</ROW>
</TABLE>
<DIV>
<TableAnchor>
<A ID="pgfId-1066700"></A>
</TableAnchor>
<TABLE>
<CAPTION>
<SFR-Definition>
<A ID="pgfId-1066967"></A>
<DIV>
<IMAGE xml:link="simple" href="SPI-8.gif" show="embed" actuate="auto"/>
</DIV>
<A ID="55293"></A>
SPI0DAT: SPI0 Data<DIV>
<IMAGE xml:link="simple" href="SPI-9.gif" show="embed" actuate="auto"/>
</DIV>
</SFR-Definition>
</CAPTION>
<ROW>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066985"></A>
Bit</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066987"></A>
7</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066989"></A>
6</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066991"></A>
5</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066993"></A>
4</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066995"></A>
3</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066997"></A>
2</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066999"></A>
1</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1067001"></A>
0</TableHeadCtr>
</TH>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1067003"></A>
Name</TableHeadCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="8">
<TableCellCtr>
<A ID="pgfId-1067066"></A>
SPI0DAT[7:0]</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1067021"></A>
Type</TableHeadCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="8">
<TableCellCtr>
<A ID="pgfId-1067023"></A>
R/W</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1067039"></A>
Reset</TableHeadCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1067041"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1067043"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1067045"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1067047"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1067049"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1067051"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1067053"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1067055"></A>
0</TableCellCtr>
</CELL>
</ROW>
</TABLE>
</DIV>
</DIV>
<DIV>
<Reset>
<A ID="pgfId-1066010"></A>
SFR Address = 0xA3; SFR Page = 0x00</Reset>
<TABLE>
<ROW>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066709"></A>
Bit</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHeadCtr>
<A ID="pgfId-1066711"></A>
Name</TableHeadCtr>
</TH>
<TH ROWSPAN="1" COLSPAN="3">
<TableHeadCtr>
<A ID="pgfId-1066713"></A>
Function</TableHeadCtr>
</TH>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066719"></A>
7:0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1066721"></A>
SPI0DAT[7:0]</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="3">
<TableCellHead>
<A ID="pgfId-1066765"></A>
SPI0 Transmit and Receive Data.</TableCellHead>
<TableCell>
<A ID="pgfId-1066766"></A>
The SPI0DAT register is used to transmit and receive SPI0 data. Writing data to SPI0DAT places the data into the transmit buffer and initiates a transfer when in Master Mode. A read of SPI0DAT returns the contents of the receive buffer.</TableCell>
</CELL>
</ROW>
</TABLE>
<FigureAnchor>
<A ID="pgfId-1066792"></A>
</FigureAnchor>
<DIV>
<IMAGE xml:link="simple" href="SPI-13.gif" show="embed" actuate="auto"/>
</DIV>
<FigureTitle>
<A ID="pgfId-1052082"></A>
<A ID="23079"></A>
SPI Master Timing (CKPHA = 0)</FigureTitle>
<FigureAnchor>
<A ID="pgfId-1052072"></A>
</FigureAnchor>
<DIV>
<IMAGE xml:link="simple" href="SPI-14.gif" show="embed" actuate="auto"/>
</DIV>
<FigureTitle>
<A ID="pgfId-1052096"></A>
<A ID="84364"></A>
SPI Master Timing (CKPHA = 1)</FigureTitle>
<FigureAnchor>
<A ID="pgfId-1046568"></A>
</FigureAnchor>
<DIV>
<IMAGE xml:link="simple" href="SPI-15.gif" show="embed" actuate="auto"/>
</DIV>
<FigureTitle>
<A ID="pgfId-1052111"></A>
<A ID="65747"></A>
SPI Slave Timing (CKPHA = 0)</FigureTitle>
<FigureAnchor>
<A ID="pgfId-1052101"></A>
</FigureAnchor>
<DIV>
<IMAGE xml:link="simple" href="SPI-16.gif" show="embed" actuate="auto"/>
</DIV>
<FigureTitle>
<A ID="pgfId-1052125"></A>
<A ID="79873"></A>
SPI Slave Timing (CKPHA = 1)</FigureTitle>
<TableAnchorTop>
<A ID="pgfId-1046757"></A>
</TableAnchorTop>
<TABLE>
<CAPTION>
<TableTitleCtr>
<A ID="pgfId-1046576"></A>
<A ID="29335"></A>
SPI Slave Timing Parameters</TableTitleCtr>
</CAPTION>
<ROW>
<TH ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046586"></A>
Parameter</TableHead>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046588"></A>
Description</TableHead>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046590"></A>
Min</TableHead>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046592"></A>
Max</TableHead>
</TH>
<TH ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046594"></A>
Units</TableHead>
</TH>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="5">
<TableHead>
<A ID="pgfId-1046602"></A>
Master Mode Timing* (See <A href="SPI.xml#id(23079)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Figure 24.8</A> and <A href="SPI.xml#id(84364)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Figure 24.9</A>)</TableHead>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046612"></A>
TMCKH</TableHead>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCell>
<A ID="pgfId-1046614"></A>
SCK High Time</TableCell>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046616"></A>
1 x TSYSCLK</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046618"></A>
—</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046620"></A>
ns</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046622"></A>
TMCKL</TableHead>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCell>
<A ID="pgfId-1046624"></A>
SCK Low Time</TableCell>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046626"></A>
1 x TSYSCLK</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1052198"></A>
—</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046630"></A>
ns</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046632"></A>
TMIS</TableHead>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCell>
<A ID="pgfId-1046634"></A>
MISO Valid to SCK Shift Edge</TableCell>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046636"></A>
1 x TSYSCLK + 20</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1052200"></A>
—</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046640"></A>
ns</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046642"></A>
TMIH</TableHead>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCell>
<A ID="pgfId-1046644"></A>
SCK Shift Edge to MISO Change</TableCell>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046646"></A>
0</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1052202"></A>
—</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046650"></A>
ns</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="5">
<TableHead>
<A ID="pgfId-1046658"></A>
Slave Mode Timing* (See <A href="SPI.xml#id(65747)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Figure 24.10</A> and <A href="SPI.xml#id(79873)" xml:link="simple" show="replace" actuate="user" CLASS="XRef">Figure 24.11</A>)</TableHead>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046668"></A>
TSE</TableHead>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCell>
<A ID="pgfId-1046670"></A>
NSS Falling to First SCK Edge</TableCell>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046672"></A>
2 x TSYSCLK</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1052204"></A>
—</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046676"></A>
ns</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046678"></A>
TSD</TableHead>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCell>
<A ID="pgfId-1046680"></A>
Last SCK Edge to NSS Rising</TableCell>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046682"></A>
2 x TSYSCLK</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1052206"></A>
—</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046686"></A>
ns</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046826"></A>
TSEZ</TableHead>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCell>
<A ID="pgfId-1046828"></A>
NSS Falling to MISO Valid</TableCell>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1052208"></A>
—</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046832"></A>
4 x TSYSCLK</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046834"></A>
ns</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046816"></A>
TSDZ</TableHead>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCell>
<A ID="pgfId-1046818"></A>
NSS Rising to MISO High-Z</TableCell>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1052210"></A>
—</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046822"></A>
4 x TSYSCLK</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046824"></A>
ns</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046688"></A>
TCKH</TableHead>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCell>
<A ID="pgfId-1046690"></A>
SCK High Time</TableCell>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046692"></A>
5 x TSYSCLK</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1052212"></A>
—</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046696"></A>
ns</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046698"></A>
TCKL</TableHead>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCell>
<A ID="pgfId-1046700"></A>
SCK Low Time</TableCell>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046702"></A>
5 x TSYSCLK</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1052214"></A>
—</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046706"></A>
ns</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046708"></A>
TSIS</TableHead>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCell>
<A ID="pgfId-1046710"></A>
MOSI Valid to SCK Sample Edge</TableCell>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046712"></A>
2 x TSYSCLK</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1052216"></A>
—</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046716"></A>
ns</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046718"></A>
TSIH</TableHead>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCell>
<A ID="pgfId-1046720"></A>
SCK Sample Edge to MOSI Change</TableCell>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046722"></A>
2 x TSYSCLK</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1052218"></A>
—</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046726"></A>
ns</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046728"></A>
TSOH</TableHead>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCell>
<A ID="pgfId-1046730"></A>
SCK Shift Edge to MISO Change</TableCell>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1052220"></A>
—</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046734"></A>
4 x TSYSCLK</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046736"></A>
ns</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="1">
<TableHead>
<A ID="pgfId-1046738"></A>
TSLH</TableHead>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCell>
<A ID="pgfId-1046740"></A>
Last SCK Edge to MISO Change (CKPHA = 1 ONLY)</TableCell>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046742"></A>
6 x TSYSCLK</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046744"></A>
8 x TSYSCLK</TableCellCtr>
</CELL>
<CELL ROWSPAN="1" COLSPAN="1">
<TableCellCtr>
<A ID="pgfId-1046746"></A>
ns</TableCellCtr>
</CELL>
</ROW>
<ROW>
<CELL ROWSPAN="1" COLSPAN="5">
<TableNote->
<A ID="pgfId-1046748"></A>
TSYSCLK is equal to one period of the device system clock (SYSCLK).</TableNote->
</CELL>
</ROW>
</TABLE>
</DIV>
</DIV>
</DIV>
</XML>
