# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1_parte3_sugestao.srcs/sources_1/imports/sources_1/imports/Lab1_parte2_files/LED_blink.vhd" \
"../../../../project_1_parte3_sugestao.srcs/sources_1/imports/sources_1/new/LED_shift.vhd" \
"../../../../project_1_parte3_sugestao.srcs/sources_1/imports/sources_1/new/main.vhd" \
"../../../../project_1_parte3_sugestao.srcs/sim_1/new/main_tb.vhd" \

# Do not sort compile order
nosort
