Classic Timing Analyzer report for register-8
Mon Mar 07 17:12:54 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                   ;
+------------------------------+-------+---------------+-------------+-----------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                  ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.358 ns    ; D4                    ; register-4:inst|inst3 ; --         ; CP       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.546 ns    ; register-4:inst|inst2 ; Q5                    ; CP         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.794 ns   ; D5                    ; register-4:inst|inst2 ; --         ; CP       ; 0            ;
; Total number of failed paths ;       ;               ;             ;                       ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------------+-----------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+------+------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                     ; To Clock ;
+-------+--------------+------------+------+------------------------+----------+
; N/A   ; None         ; 5.358 ns   ; D4   ; register-4:inst|inst3  ; CP       ;
; N/A   ; None         ; 5.219 ns   ; D6   ; register-4:inst|inst1  ; CP       ;
; N/A   ; None         ; 5.167 ns   ; D0   ; register-4:inst1|inst3 ; CP       ;
; N/A   ; None         ; 5.073 ns   ; D1   ; register-4:inst1|inst2 ; CP       ;
; N/A   ; None         ; 4.963 ns   ; D3   ; register-4:inst1|inst  ; CP       ;
; N/A   ; None         ; 4.466 ns   ; D2   ; register-4:inst1|inst1 ; CP       ;
; N/A   ; None         ; 4.424 ns   ; D7   ; register-4:inst|inst   ; CP       ;
; N/A   ; None         ; 4.060 ns   ; D5   ; register-4:inst|inst2  ; CP       ;
+-------+--------------+------------+------+------------------------+----------+


+------------------------------------------------------------------------------+
; tco                                                                          ;
+-------+--------------+------------+------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                   ; To ; From Clock ;
+-------+--------------+------------+------------------------+----+------------+
; N/A   ; None         ; 9.546 ns   ; register-4:inst|inst2  ; Q5 ; CP         ;
; N/A   ; None         ; 9.187 ns   ; register-4:inst1|inst  ; Q3 ; CP         ;
; N/A   ; None         ; 9.144 ns   ; register-4:inst1|inst1 ; Q2 ; CP         ;
; N/A   ; None         ; 9.131 ns   ; register-4:inst|inst   ; Q7 ; CP         ;
; N/A   ; None         ; 8.520 ns   ; register-4:inst1|inst2 ; Q1 ; CP         ;
; N/A   ; None         ; 8.100 ns   ; register-4:inst1|inst3 ; Q0 ; CP         ;
; N/A   ; None         ; 7.413 ns   ; register-4:inst|inst3  ; Q4 ; CP         ;
; N/A   ; None         ; 6.992 ns   ; register-4:inst|inst1  ; Q6 ; CP         ;
+-------+--------------+------------+------------------------+----+------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+------+------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                     ; To Clock ;
+---------------+-------------+-----------+------+------------------------+----------+
; N/A           ; None        ; -3.794 ns ; D5   ; register-4:inst|inst2  ; CP       ;
; N/A           ; None        ; -4.158 ns ; D7   ; register-4:inst|inst   ; CP       ;
; N/A           ; None        ; -4.200 ns ; D2   ; register-4:inst1|inst1 ; CP       ;
; N/A           ; None        ; -4.697 ns ; D3   ; register-4:inst1|inst  ; CP       ;
; N/A           ; None        ; -4.807 ns ; D1   ; register-4:inst1|inst2 ; CP       ;
; N/A           ; None        ; -4.901 ns ; D0   ; register-4:inst1|inst3 ; CP       ;
; N/A           ; None        ; -4.953 ns ; D6   ; register-4:inst|inst1  ; CP       ;
; N/A           ; None        ; -5.092 ns ; D4   ; register-4:inst|inst3  ; CP       ;
+---------------+-------------+-----------+------+------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Mar 07 17:12:54 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register-8 -c register-8 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CP"
Info: tsu for register "register-4:inst|inst3" (data pin = "D4", clock pin = "CP") is 5.358 ns
    Info: + Longest pin to register delay is 8.276 ns
        Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; PIN Node = 'D4'
        Info: 2: + IC(6.852 ns) + CELL(0.460 ns) = 8.276 ns; Loc. = LCFF_X1_Y1_N1; Fanout = 1; REG Node = 'register-4:inst|inst3'
        Info: Total cell delay = 1.424 ns ( 17.21 % )
        Info: Total interconnect delay = 6.852 ns ( 82.79 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CP" to destination register is 2.878 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 2.878 ns; Loc. = LCFF_X1_Y1_N1; Fanout = 1; REG Node = 'register-4:inst|inst3'
        Info: Total cell delay = 1.816 ns ( 63.10 % )
        Info: Total interconnect delay = 1.062 ns ( 36.90 % )
Info: tco from clock "CP" to destination pin "Q5" through register "register-4:inst|inst2" is 9.546 ns
    Info: + Longest clock path from clock "CP" to source register is 2.878 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 2.878 ns; Loc. = LCFF_X25_Y1_N17; Fanout = 1; REG Node = 'register-4:inst|inst2'
        Info: Total cell delay = 1.816 ns ( 63.10 % )
        Info: Total interconnect delay = 1.062 ns ( 36.90 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.364 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N17; Fanout = 1; REG Node = 'register-4:inst|inst2'
        Info: 2: + IC(3.258 ns) + CELL(3.106 ns) = 6.364 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'Q5'
        Info: Total cell delay = 3.106 ns ( 48.81 % )
        Info: Total interconnect delay = 3.258 ns ( 51.19 % )
Info: th for register "register-4:inst|inst2" (data pin = "D5", clock pin = "CP") is -3.794 ns
    Info: + Longest clock path from clock "CP" to destination register is 2.878 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 2.878 ns; Loc. = LCFF_X25_Y1_N17; Fanout = 1; REG Node = 'register-4:inst|inst2'
        Info: Total cell delay = 1.816 ns ( 63.10 % )
        Info: Total interconnect delay = 1.062 ns ( 36.90 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.978 ns
        Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; PIN Node = 'D5'
        Info: 2: + IC(5.700 ns) + CELL(0.206 ns) = 6.870 ns; Loc. = LCCOMB_X25_Y1_N16; Fanout = 1; COMB Node = 'register-4:inst|inst2~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.978 ns; Loc. = LCFF_X25_Y1_N17; Fanout = 1; REG Node = 'register-4:inst|inst2'
        Info: Total cell delay = 1.278 ns ( 18.31 % )
        Info: Total interconnect delay = 5.700 ns ( 81.69 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Mon Mar 07 17:12:54 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


