/* bench 14427.0.0 506ed1eb88dc */
/* bench 14427.0.1 34d67027dd4d */
/* bench 14427.0.2 d8298baf00c5 */
/* bench 14427.0.3 5c7941859233 */
/* bench 14427.0.4 37ce475f9f22 */
/* bench 14427.0.5 24dbb9dac489 */
/* bench 14427.0.6 6ebd6a03814f */
/* bench 14427.0.7 ef93cce12d3d */
/* bench 14427.0.8 2fdb094d196b */
/* bench 14427.0.9 3df07bc920b8 */
/* bench 14427.0.10 6d9dd2942663 */
FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * PMU IRQ registration for the iop3xx xscale PMU families.
 * Copyright (C) 2010 Will Deacon, ARM Ltd.
 */

#include <linux/platform_device.h>
#include "irqs.h"

static struct resource pmu_resource = {
	.start	= IRQ_IOP32X_CORE_PMU,
	.end	= IRQ_IOP32X_CORE_PMU,
	.flags	= IORESOURCE_IRQ,
};

/* bench 6647.0.0 c04aaedf13d4 */
/* bench 6647.0.1 56ad38fb48be */
/* bench 6647.0.2 cbb3f6baf63f */
/* bench 6647.0.3 3ec159e50159 */
/* bench 6647.0.4 5d34c284e0c0 */
/* bench 6647.0.5 8d46a9881015 */
	.id		= -1,
	.resource	= &pmu_resource,
	.num_resources	= 1,
};
/* bench 774.1.0 a45ceca5791b */
/* bench 774.1.1 9531bdfba14f */
	platform_device_register(&pmu_device);
	return 0;
}

arch_initcall(iop3xx_pmu_init);
