# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"top_level_tb_time_synth.v" \

sv xil_defaultlib  \
"../../../../../yuda_assembly01.srcs/sources_1/imports/Downloads/UART.sv" \

verilog xil_defaultlib  \
"../../../../../yuda_assembly01.srcs/sources_1/new/UART_wrapper_out_of_context.v" \

sv xil_defaultlib  \
"../../../../../yuda_assembly01.srcs/sim_1/new/top_level_tb.sv" \

# Do not sort compile order
nosort
