
XploreAvionics_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00023078  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004780  08023318  08023318  00033318  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08027a98  08027a98  00037a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   0000000c  08027aa0  08027aa0  00037aa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000008  08027aac  08027aac  00037aac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000210  24000000  08027ab4  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00048c98  24000210  08027cc4  00040210  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24048ea8  08027cc4  00048ea8  2**0
                  ALLOC
  9 .lwip_sec     000419d0  30000000  08027cc4  00050000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  00040210  2**0
                  CONTENTS, READONLY
 11 .debug_info   000a97c7  00000000  00000000  0004023e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000109d8  00000000  00000000  000e9a05  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00003b18  00000000  00000000  000fa3e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00003808  00000000  00000000  000fdef8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0005c1fc  00000000  00000000  00101700  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00054bb0  00000000  00000000  0015d8fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    001cb1a1  00000000  00000000  001b24ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  0037d64d  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00011a60  00000000  00000000  0037d6c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000210 	.word	0x24000210
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08023300 	.word	0x08023300

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000214 	.word	0x24000214
 80002dc:	08023300 	.word	0x08023300

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strcmp>:
 8000380:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000384:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000388:	2a01      	cmp	r2, #1
 800038a:	bf28      	it	cs
 800038c:	429a      	cmpcs	r2, r3
 800038e:	d0f7      	beq.n	8000380 <strcmp>
 8000390:	1ad0      	subs	r0, r2, r3
 8000392:	4770      	bx	lr

08000394 <strlen>:
 8000394:	4603      	mov	r3, r0
 8000396:	f813 2b01 	ldrb.w	r2, [r3], #1
 800039a:	2a00      	cmp	r2, #0
 800039c:	d1fb      	bne.n	8000396 <strlen+0x2>
 800039e:	1a18      	subs	r0, r3, r0
 80003a0:	3801      	subs	r0, #1
 80003a2:	4770      	bx	lr

080003a4 <__aeabi_uldivmod>:
 80003a4:	b953      	cbnz	r3, 80003bc <__aeabi_uldivmod+0x18>
 80003a6:	b94a      	cbnz	r2, 80003bc <__aeabi_uldivmod+0x18>
 80003a8:	2900      	cmp	r1, #0
 80003aa:	bf08      	it	eq
 80003ac:	2800      	cmpeq	r0, #0
 80003ae:	bf1c      	itt	ne
 80003b0:	f04f 31ff 	movne.w	r1, #4294967295
 80003b4:	f04f 30ff 	movne.w	r0, #4294967295
 80003b8:	f000 b972 	b.w	80006a0 <__aeabi_idiv0>
 80003bc:	f1ad 0c08 	sub.w	ip, sp, #8
 80003c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c4:	f000 f806 	bl	80003d4 <__udivmoddi4>
 80003c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003d0:	b004      	add	sp, #16
 80003d2:	4770      	bx	lr

080003d4 <__udivmoddi4>:
 80003d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003d8:	9e08      	ldr	r6, [sp, #32]
 80003da:	4604      	mov	r4, r0
 80003dc:	4688      	mov	r8, r1
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d14b      	bne.n	800047a <__udivmoddi4+0xa6>
 80003e2:	428a      	cmp	r2, r1
 80003e4:	4615      	mov	r5, r2
 80003e6:	d967      	bls.n	80004b8 <__udivmoddi4+0xe4>
 80003e8:	fab2 f282 	clz	r2, r2
 80003ec:	b14a      	cbz	r2, 8000402 <__udivmoddi4+0x2e>
 80003ee:	f1c2 0720 	rsb	r7, r2, #32
 80003f2:	fa01 f302 	lsl.w	r3, r1, r2
 80003f6:	fa20 f707 	lsr.w	r7, r0, r7
 80003fa:	4095      	lsls	r5, r2
 80003fc:	ea47 0803 	orr.w	r8, r7, r3
 8000400:	4094      	lsls	r4, r2
 8000402:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000406:	0c23      	lsrs	r3, r4, #16
 8000408:	fbb8 f7fe 	udiv	r7, r8, lr
 800040c:	fa1f fc85 	uxth.w	ip, r5
 8000410:	fb0e 8817 	mls	r8, lr, r7, r8
 8000414:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000418:	fb07 f10c 	mul.w	r1, r7, ip
 800041c:	4299      	cmp	r1, r3
 800041e:	d909      	bls.n	8000434 <__udivmoddi4+0x60>
 8000420:	18eb      	adds	r3, r5, r3
 8000422:	f107 30ff 	add.w	r0, r7, #4294967295
 8000426:	f080 811b 	bcs.w	8000660 <__udivmoddi4+0x28c>
 800042a:	4299      	cmp	r1, r3
 800042c:	f240 8118 	bls.w	8000660 <__udivmoddi4+0x28c>
 8000430:	3f02      	subs	r7, #2
 8000432:	442b      	add	r3, r5
 8000434:	1a5b      	subs	r3, r3, r1
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb3 f0fe 	udiv	r0, r3, lr
 800043c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000440:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000444:	fb00 fc0c 	mul.w	ip, r0, ip
 8000448:	45a4      	cmp	ip, r4
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x8c>
 800044c:	192c      	adds	r4, r5, r4
 800044e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000452:	f080 8107 	bcs.w	8000664 <__udivmoddi4+0x290>
 8000456:	45a4      	cmp	ip, r4
 8000458:	f240 8104 	bls.w	8000664 <__udivmoddi4+0x290>
 800045c:	3802      	subs	r0, #2
 800045e:	442c      	add	r4, r5
 8000460:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000464:	eba4 040c 	sub.w	r4, r4, ip
 8000468:	2700      	movs	r7, #0
 800046a:	b11e      	cbz	r6, 8000474 <__udivmoddi4+0xa0>
 800046c:	40d4      	lsrs	r4, r2
 800046e:	2300      	movs	r3, #0
 8000470:	e9c6 4300 	strd	r4, r3, [r6]
 8000474:	4639      	mov	r1, r7
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	428b      	cmp	r3, r1
 800047c:	d909      	bls.n	8000492 <__udivmoddi4+0xbe>
 800047e:	2e00      	cmp	r6, #0
 8000480:	f000 80eb 	beq.w	800065a <__udivmoddi4+0x286>
 8000484:	2700      	movs	r7, #0
 8000486:	e9c6 0100 	strd	r0, r1, [r6]
 800048a:	4638      	mov	r0, r7
 800048c:	4639      	mov	r1, r7
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	fab3 f783 	clz	r7, r3
 8000496:	2f00      	cmp	r7, #0
 8000498:	d147      	bne.n	800052a <__udivmoddi4+0x156>
 800049a:	428b      	cmp	r3, r1
 800049c:	d302      	bcc.n	80004a4 <__udivmoddi4+0xd0>
 800049e:	4282      	cmp	r2, r0
 80004a0:	f200 80fa 	bhi.w	8000698 <__udivmoddi4+0x2c4>
 80004a4:	1a84      	subs	r4, r0, r2
 80004a6:	eb61 0303 	sbc.w	r3, r1, r3
 80004aa:	2001      	movs	r0, #1
 80004ac:	4698      	mov	r8, r3
 80004ae:	2e00      	cmp	r6, #0
 80004b0:	d0e0      	beq.n	8000474 <__udivmoddi4+0xa0>
 80004b2:	e9c6 4800 	strd	r4, r8, [r6]
 80004b6:	e7dd      	b.n	8000474 <__udivmoddi4+0xa0>
 80004b8:	b902      	cbnz	r2, 80004bc <__udivmoddi4+0xe8>
 80004ba:	deff      	udf	#255	; 0xff
 80004bc:	fab2 f282 	clz	r2, r2
 80004c0:	2a00      	cmp	r2, #0
 80004c2:	f040 808f 	bne.w	80005e4 <__udivmoddi4+0x210>
 80004c6:	1b49      	subs	r1, r1, r5
 80004c8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004cc:	fa1f f885 	uxth.w	r8, r5
 80004d0:	2701      	movs	r7, #1
 80004d2:	fbb1 fcfe 	udiv	ip, r1, lr
 80004d6:	0c23      	lsrs	r3, r4, #16
 80004d8:	fb0e 111c 	mls	r1, lr, ip, r1
 80004dc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e0:	fb08 f10c 	mul.w	r1, r8, ip
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d907      	bls.n	80004f8 <__udivmoddi4+0x124>
 80004e8:	18eb      	adds	r3, r5, r3
 80004ea:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004ee:	d202      	bcs.n	80004f6 <__udivmoddi4+0x122>
 80004f0:	4299      	cmp	r1, r3
 80004f2:	f200 80cd 	bhi.w	8000690 <__udivmoddi4+0x2bc>
 80004f6:	4684      	mov	ip, r0
 80004f8:	1a59      	subs	r1, r3, r1
 80004fa:	b2a3      	uxth	r3, r4
 80004fc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000500:	fb0e 1410 	mls	r4, lr, r0, r1
 8000504:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000508:	fb08 f800 	mul.w	r8, r8, r0
 800050c:	45a0      	cmp	r8, r4
 800050e:	d907      	bls.n	8000520 <__udivmoddi4+0x14c>
 8000510:	192c      	adds	r4, r5, r4
 8000512:	f100 33ff 	add.w	r3, r0, #4294967295
 8000516:	d202      	bcs.n	800051e <__udivmoddi4+0x14a>
 8000518:	45a0      	cmp	r8, r4
 800051a:	f200 80b6 	bhi.w	800068a <__udivmoddi4+0x2b6>
 800051e:	4618      	mov	r0, r3
 8000520:	eba4 0408 	sub.w	r4, r4, r8
 8000524:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000528:	e79f      	b.n	800046a <__udivmoddi4+0x96>
 800052a:	f1c7 0c20 	rsb	ip, r7, #32
 800052e:	40bb      	lsls	r3, r7
 8000530:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000534:	ea4e 0e03 	orr.w	lr, lr, r3
 8000538:	fa01 f407 	lsl.w	r4, r1, r7
 800053c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000540:	fa21 f30c 	lsr.w	r3, r1, ip
 8000544:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000548:	4325      	orrs	r5, r4
 800054a:	fbb3 f9f8 	udiv	r9, r3, r8
 800054e:	0c2c      	lsrs	r4, r5, #16
 8000550:	fb08 3319 	mls	r3, r8, r9, r3
 8000554:	fa1f fa8e 	uxth.w	sl, lr
 8000558:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 800055c:	fb09 f40a 	mul.w	r4, r9, sl
 8000560:	429c      	cmp	r4, r3
 8000562:	fa02 f207 	lsl.w	r2, r2, r7
 8000566:	fa00 f107 	lsl.w	r1, r0, r7
 800056a:	d90b      	bls.n	8000584 <__udivmoddi4+0x1b0>
 800056c:	eb1e 0303 	adds.w	r3, lr, r3
 8000570:	f109 30ff 	add.w	r0, r9, #4294967295
 8000574:	f080 8087 	bcs.w	8000686 <__udivmoddi4+0x2b2>
 8000578:	429c      	cmp	r4, r3
 800057a:	f240 8084 	bls.w	8000686 <__udivmoddi4+0x2b2>
 800057e:	f1a9 0902 	sub.w	r9, r9, #2
 8000582:	4473      	add	r3, lr
 8000584:	1b1b      	subs	r3, r3, r4
 8000586:	b2ad      	uxth	r5, r5
 8000588:	fbb3 f0f8 	udiv	r0, r3, r8
 800058c:	fb08 3310 	mls	r3, r8, r0, r3
 8000590:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000594:	fb00 fa0a 	mul.w	sl, r0, sl
 8000598:	45a2      	cmp	sl, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1da>
 800059c:	eb1e 0404 	adds.w	r4, lr, r4
 80005a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80005a4:	d26b      	bcs.n	800067e <__udivmoddi4+0x2aa>
 80005a6:	45a2      	cmp	sl, r4
 80005a8:	d969      	bls.n	800067e <__udivmoddi4+0x2aa>
 80005aa:	3802      	subs	r0, #2
 80005ac:	4474      	add	r4, lr
 80005ae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80005b2:	fba0 8902 	umull	r8, r9, r0, r2
 80005b6:	eba4 040a 	sub.w	r4, r4, sl
 80005ba:	454c      	cmp	r4, r9
 80005bc:	46c2      	mov	sl, r8
 80005be:	464b      	mov	r3, r9
 80005c0:	d354      	bcc.n	800066c <__udivmoddi4+0x298>
 80005c2:	d051      	beq.n	8000668 <__udivmoddi4+0x294>
 80005c4:	2e00      	cmp	r6, #0
 80005c6:	d069      	beq.n	800069c <__udivmoddi4+0x2c8>
 80005c8:	ebb1 050a 	subs.w	r5, r1, sl
 80005cc:	eb64 0403 	sbc.w	r4, r4, r3
 80005d0:	fa04 fc0c 	lsl.w	ip, r4, ip
 80005d4:	40fd      	lsrs	r5, r7
 80005d6:	40fc      	lsrs	r4, r7
 80005d8:	ea4c 0505 	orr.w	r5, ip, r5
 80005dc:	e9c6 5400 	strd	r5, r4, [r6]
 80005e0:	2700      	movs	r7, #0
 80005e2:	e747      	b.n	8000474 <__udivmoddi4+0xa0>
 80005e4:	f1c2 0320 	rsb	r3, r2, #32
 80005e8:	fa20 f703 	lsr.w	r7, r0, r3
 80005ec:	4095      	lsls	r5, r2
 80005ee:	fa01 f002 	lsl.w	r0, r1, r2
 80005f2:	fa21 f303 	lsr.w	r3, r1, r3
 80005f6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80005fa:	4338      	orrs	r0, r7
 80005fc:	0c01      	lsrs	r1, r0, #16
 80005fe:	fbb3 f7fe 	udiv	r7, r3, lr
 8000602:	fa1f f885 	uxth.w	r8, r5
 8000606:	fb0e 3317 	mls	r3, lr, r7, r3
 800060a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060e:	fb07 f308 	mul.w	r3, r7, r8
 8000612:	428b      	cmp	r3, r1
 8000614:	fa04 f402 	lsl.w	r4, r4, r2
 8000618:	d907      	bls.n	800062a <__udivmoddi4+0x256>
 800061a:	1869      	adds	r1, r5, r1
 800061c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000620:	d22f      	bcs.n	8000682 <__udivmoddi4+0x2ae>
 8000622:	428b      	cmp	r3, r1
 8000624:	d92d      	bls.n	8000682 <__udivmoddi4+0x2ae>
 8000626:	3f02      	subs	r7, #2
 8000628:	4429      	add	r1, r5
 800062a:	1acb      	subs	r3, r1, r3
 800062c:	b281      	uxth	r1, r0
 800062e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000632:	fb0e 3310 	mls	r3, lr, r0, r3
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb00 f308 	mul.w	r3, r0, r8
 800063e:	428b      	cmp	r3, r1
 8000640:	d907      	bls.n	8000652 <__udivmoddi4+0x27e>
 8000642:	1869      	adds	r1, r5, r1
 8000644:	f100 3cff 	add.w	ip, r0, #4294967295
 8000648:	d217      	bcs.n	800067a <__udivmoddi4+0x2a6>
 800064a:	428b      	cmp	r3, r1
 800064c:	d915      	bls.n	800067a <__udivmoddi4+0x2a6>
 800064e:	3802      	subs	r0, #2
 8000650:	4429      	add	r1, r5
 8000652:	1ac9      	subs	r1, r1, r3
 8000654:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000658:	e73b      	b.n	80004d2 <__udivmoddi4+0xfe>
 800065a:	4637      	mov	r7, r6
 800065c:	4630      	mov	r0, r6
 800065e:	e709      	b.n	8000474 <__udivmoddi4+0xa0>
 8000660:	4607      	mov	r7, r0
 8000662:	e6e7      	b.n	8000434 <__udivmoddi4+0x60>
 8000664:	4618      	mov	r0, r3
 8000666:	e6fb      	b.n	8000460 <__udivmoddi4+0x8c>
 8000668:	4541      	cmp	r1, r8
 800066a:	d2ab      	bcs.n	80005c4 <__udivmoddi4+0x1f0>
 800066c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000670:	eb69 020e 	sbc.w	r2, r9, lr
 8000674:	3801      	subs	r0, #1
 8000676:	4613      	mov	r3, r2
 8000678:	e7a4      	b.n	80005c4 <__udivmoddi4+0x1f0>
 800067a:	4660      	mov	r0, ip
 800067c:	e7e9      	b.n	8000652 <__udivmoddi4+0x27e>
 800067e:	4618      	mov	r0, r3
 8000680:	e795      	b.n	80005ae <__udivmoddi4+0x1da>
 8000682:	4667      	mov	r7, ip
 8000684:	e7d1      	b.n	800062a <__udivmoddi4+0x256>
 8000686:	4681      	mov	r9, r0
 8000688:	e77c      	b.n	8000584 <__udivmoddi4+0x1b0>
 800068a:	3802      	subs	r0, #2
 800068c:	442c      	add	r4, r5
 800068e:	e747      	b.n	8000520 <__udivmoddi4+0x14c>
 8000690:	f1ac 0c02 	sub.w	ip, ip, #2
 8000694:	442b      	add	r3, r5
 8000696:	e72f      	b.n	80004f8 <__udivmoddi4+0x124>
 8000698:	4638      	mov	r0, r7
 800069a:	e708      	b.n	80004ae <__udivmoddi4+0xda>
 800069c:	4637      	mov	r7, r6
 800069e:	e6e9      	b.n	8000474 <__udivmoddi4+0xa0>

080006a0 <__aeabi_idiv0>:
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop

080006a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006a8:	4b3f      	ldr	r3, [pc, #252]	; (80007a8 <SystemInit+0x104>)
 80006aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80006ae:	4a3e      	ldr	r2, [pc, #248]	; (80007a8 <SystemInit+0x104>)
 80006b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006b8:	4b3b      	ldr	r3, [pc, #236]	; (80007a8 <SystemInit+0x104>)
 80006ba:	691b      	ldr	r3, [r3, #16]
 80006bc:	4a3a      	ldr	r2, [pc, #232]	; (80007a8 <SystemInit+0x104>)
 80006be:	f043 0310 	orr.w	r3, r3, #16
 80006c2:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006c4:	4b39      	ldr	r3, [pc, #228]	; (80007ac <SystemInit+0x108>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	f003 030f 	and.w	r3, r3, #15
 80006cc:	2b06      	cmp	r3, #6
 80006ce:	d807      	bhi.n	80006e0 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006d0:	4b36      	ldr	r3, [pc, #216]	; (80007ac <SystemInit+0x108>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f023 030f 	bic.w	r3, r3, #15
 80006d8:	4a34      	ldr	r2, [pc, #208]	; (80007ac <SystemInit+0x108>)
 80006da:	f043 0307 	orr.w	r3, r3, #7
 80006de:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006e0:	4b33      	ldr	r3, [pc, #204]	; (80007b0 <SystemInit+0x10c>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a32      	ldr	r2, [pc, #200]	; (80007b0 <SystemInit+0x10c>)
 80006e6:	f043 0301 	orr.w	r3, r3, #1
 80006ea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006ec:	4b30      	ldr	r3, [pc, #192]	; (80007b0 <SystemInit+0x10c>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006f2:	4b2f      	ldr	r3, [pc, #188]	; (80007b0 <SystemInit+0x10c>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	492e      	ldr	r1, [pc, #184]	; (80007b0 <SystemInit+0x10c>)
 80006f8:	4b2e      	ldr	r3, [pc, #184]	; (80007b4 <SystemInit+0x110>)
 80006fa:	4013      	ands	r3, r2
 80006fc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006fe:	4b2b      	ldr	r3, [pc, #172]	; (80007ac <SystemInit+0x108>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	f003 030f 	and.w	r3, r3, #15
 8000706:	2b07      	cmp	r3, #7
 8000708:	d907      	bls.n	800071a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800070a:	4b28      	ldr	r3, [pc, #160]	; (80007ac <SystemInit+0x108>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	f023 030f 	bic.w	r3, r3, #15
 8000712:	4a26      	ldr	r2, [pc, #152]	; (80007ac <SystemInit+0x108>)
 8000714:	f043 0307 	orr.w	r3, r3, #7
 8000718:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800071a:	4b25      	ldr	r3, [pc, #148]	; (80007b0 <SystemInit+0x10c>)
 800071c:	2200      	movs	r2, #0
 800071e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000720:	4b23      	ldr	r3, [pc, #140]	; (80007b0 <SystemInit+0x10c>)
 8000722:	2200      	movs	r2, #0
 8000724:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000726:	4b22      	ldr	r3, [pc, #136]	; (80007b0 <SystemInit+0x10c>)
 8000728:	2200      	movs	r2, #0
 800072a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800072c:	4b20      	ldr	r3, [pc, #128]	; (80007b0 <SystemInit+0x10c>)
 800072e:	4a22      	ldr	r2, [pc, #136]	; (80007b8 <SystemInit+0x114>)
 8000730:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000732:	4b1f      	ldr	r3, [pc, #124]	; (80007b0 <SystemInit+0x10c>)
 8000734:	4a21      	ldr	r2, [pc, #132]	; (80007bc <SystemInit+0x118>)
 8000736:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000738:	4b1d      	ldr	r3, [pc, #116]	; (80007b0 <SystemInit+0x10c>)
 800073a:	4a21      	ldr	r2, [pc, #132]	; (80007c0 <SystemInit+0x11c>)
 800073c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800073e:	4b1c      	ldr	r3, [pc, #112]	; (80007b0 <SystemInit+0x10c>)
 8000740:	2200      	movs	r2, #0
 8000742:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000744:	4b1a      	ldr	r3, [pc, #104]	; (80007b0 <SystemInit+0x10c>)
 8000746:	4a1e      	ldr	r2, [pc, #120]	; (80007c0 <SystemInit+0x11c>)
 8000748:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800074a:	4b19      	ldr	r3, [pc, #100]	; (80007b0 <SystemInit+0x10c>)
 800074c:	2200      	movs	r2, #0
 800074e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000750:	4b17      	ldr	r3, [pc, #92]	; (80007b0 <SystemInit+0x10c>)
 8000752:	4a1b      	ldr	r2, [pc, #108]	; (80007c0 <SystemInit+0x11c>)
 8000754:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000756:	4b16      	ldr	r3, [pc, #88]	; (80007b0 <SystemInit+0x10c>)
 8000758:	2200      	movs	r2, #0
 800075a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800075c:	4b14      	ldr	r3, [pc, #80]	; (80007b0 <SystemInit+0x10c>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a13      	ldr	r2, [pc, #76]	; (80007b0 <SystemInit+0x10c>)
 8000762:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000766:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000768:	4b11      	ldr	r3, [pc, #68]	; (80007b0 <SystemInit+0x10c>)
 800076a:	2200      	movs	r2, #0
 800076c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800076e:	4b15      	ldr	r3, [pc, #84]	; (80007c4 <SystemInit+0x120>)
 8000770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000772:	4a14      	ldr	r2, [pc, #80]	; (80007c4 <SystemInit+0x120>)
 8000774:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000778:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800077a:	4b13      	ldr	r3, [pc, #76]	; (80007c8 <SystemInit+0x124>)
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	4b13      	ldr	r3, [pc, #76]	; (80007cc <SystemInit+0x128>)
 8000780:	4013      	ands	r3, r2
 8000782:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000786:	d202      	bcs.n	800078e <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000788:	4b11      	ldr	r3, [pc, #68]	; (80007d0 <SystemInit+0x12c>)
 800078a:	2201      	movs	r2, #1
 800078c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800078e:	4b11      	ldr	r3, [pc, #68]	; (80007d4 <SystemInit+0x130>)
 8000790:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000794:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000796:	4b04      	ldr	r3, [pc, #16]	; (80007a8 <SystemInit+0x104>)
 8000798:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800079c:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 800079e:	bf00      	nop
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr
 80007a8:	e000ed00 	.word	0xe000ed00
 80007ac:	52002000 	.word	0x52002000
 80007b0:	58024400 	.word	0x58024400
 80007b4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007b8:	02020200 	.word	0x02020200
 80007bc:	01ff0000 	.word	0x01ff0000
 80007c0:	01010280 	.word	0x01010280
 80007c4:	580000c0 	.word	0x580000c0
 80007c8:	5c001000 	.word	0x5c001000
 80007cc:	ffff0000 	.word	0xffff0000
 80007d0:	51008108 	.word	0x51008108
 80007d4:	52004000 	.word	0x52004000

080007d8 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 80007dc:	4b0d      	ldr	r3, [pc, #52]	; (8000814 <MX_CRC_Init+0x3c>)
 80007de:	4a0e      	ldr	r2, [pc, #56]	; (8000818 <MX_CRC_Init+0x40>)
 80007e0:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80007e2:	4b0c      	ldr	r3, [pc, #48]	; (8000814 <MX_CRC_Init+0x3c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80007e8:	4b0a      	ldr	r3, [pc, #40]	; (8000814 <MX_CRC_Init+0x3c>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80007ee:	4b09      	ldr	r3, [pc, #36]	; (8000814 <MX_CRC_Init+0x3c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80007f4:	4b07      	ldr	r3, [pc, #28]	; (8000814 <MX_CRC_Init+0x3c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80007fa:	4b06      	ldr	r3, [pc, #24]	; (8000814 <MX_CRC_Init+0x3c>)
 80007fc:	2201      	movs	r2, #1
 80007fe:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000800:	4804      	ldr	r0, [pc, #16]	; (8000814 <MX_CRC_Init+0x3c>)
 8000802:	f001 fd5b 	bl	80022bc <HAL_CRC_Init>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800080c:	f000 fc4e 	bl	80010ac <Error_Handler>
  }

}
 8000810:	bf00      	nop
 8000812:	bd80      	pop	{r7, pc}
 8000814:	24045470 	.word	0x24045470
 8000818:	58024c00 	.word	0x58024c00

0800081c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 800081c:	b480      	push	{r7}
 800081e:	b085      	sub	sp, #20
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	4a0b      	ldr	r2, [pc, #44]	; (8000858 <HAL_CRC_MspInit+0x3c>)
 800082a:	4293      	cmp	r3, r2
 800082c:	d10e      	bne.n	800084c <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800082e:	4b0b      	ldr	r3, [pc, #44]	; (800085c <HAL_CRC_MspInit+0x40>)
 8000830:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000834:	4a09      	ldr	r2, [pc, #36]	; (800085c <HAL_CRC_MspInit+0x40>)
 8000836:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800083a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800083e:	4b07      	ldr	r3, [pc, #28]	; (800085c <HAL_CRC_MspInit+0x40>)
 8000840:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000844:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000848:	60fb      	str	r3, [r7, #12]
 800084a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800084c:	bf00      	nop
 800084e:	3714      	adds	r7, #20
 8000850:	46bd      	mov	sp, r7
 8000852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000856:	4770      	bx	lr
 8000858:	58024c00 	.word	0x58024c00
 800085c:	58024400 	.word	0x58024400

08000860 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000866:	4b29      	ldr	r3, [pc, #164]	; (800090c <MX_DMA_Init+0xac>)
 8000868:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800086c:	4a27      	ldr	r2, [pc, #156]	; (800090c <MX_DMA_Init+0xac>)
 800086e:	f043 0301 	orr.w	r3, r3, #1
 8000872:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000876:	4b25      	ldr	r3, [pc, #148]	; (800090c <MX_DMA_Init+0xac>)
 8000878:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800087c:	f003 0301 	and.w	r3, r3, #1
 8000880:	607b      	str	r3, [r7, #4]
 8000882:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000884:	4b21      	ldr	r3, [pc, #132]	; (800090c <MX_DMA_Init+0xac>)
 8000886:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800088a:	4a20      	ldr	r2, [pc, #128]	; (800090c <MX_DMA_Init+0xac>)
 800088c:	f043 0302 	orr.w	r3, r3, #2
 8000890:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000894:	4b1d      	ldr	r3, [pc, #116]	; (800090c <MX_DMA_Init+0xac>)
 8000896:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800089a:	f003 0302 	and.w	r3, r3, #2
 800089e:	603b      	str	r3, [r7, #0]
 80008a0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80008a2:	2200      	movs	r2, #0
 80008a4:	2105      	movs	r1, #5
 80008a6:	2038      	movs	r0, #56	; 0x38
 80008a8:	f001 fc54 	bl	8002154 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008ac:	2038      	movs	r0, #56	; 0x38
 80008ae:	f001 fc6b 	bl	8002188 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2105      	movs	r1, #5
 80008b6:	2039      	movs	r0, #57	; 0x39
 80008b8:	f001 fc4c 	bl	8002154 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80008bc:	2039      	movs	r0, #57	; 0x39
 80008be:	f001 fc63 	bl	8002188 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2105      	movs	r1, #5
 80008c6:	203c      	movs	r0, #60	; 0x3c
 80008c8:	f001 fc44 	bl	8002154 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80008cc:	203c      	movs	r0, #60	; 0x3c
 80008ce:	f001 fc5b 	bl	8002188 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2105      	movs	r1, #5
 80008d6:	2044      	movs	r0, #68	; 0x44
 80008d8:	f001 fc3c 	bl	8002154 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80008dc:	2044      	movs	r0, #68	; 0x44
 80008de:	f001 fc53 	bl	8002188 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80008e2:	2200      	movs	r2, #0
 80008e4:	2105      	movs	r1, #5
 80008e6:	2045      	movs	r0, #69	; 0x45
 80008e8:	f001 fc34 	bl	8002154 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80008ec:	2045      	movs	r0, #69	; 0x45
 80008ee:	f001 fc4b 	bl	8002188 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 80008f2:	2200      	movs	r2, #0
 80008f4:	2105      	movs	r1, #5
 80008f6:	2046      	movs	r0, #70	; 0x46
 80008f8:	f001 fc2c 	bl	8002154 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80008fc:	2046      	movs	r0, #70	; 0x46
 80008fe:	f001 fc43 	bl	8002188 <HAL_NVIC_EnableIRQ>

}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	58024400 	.word	0x58024400

08000910 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000910:	b480      	push	{r7}
 8000912:	b085      	sub	sp, #20
 8000914:	af00      	add	r7, sp, #0
 8000916:	60f8      	str	r0, [r7, #12]
 8000918:	60b9      	str	r1, [r7, #8]
 800091a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	4a07      	ldr	r2, [pc, #28]	; (800093c <vApplicationGetIdleTaskMemory+0x2c>)
 8000920:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000922:	68bb      	ldr	r3, [r7, #8]
 8000924:	4a06      	ldr	r2, [pc, #24]	; (8000940 <vApplicationGetIdleTaskMemory+0x30>)
 8000926:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	2280      	movs	r2, #128	; 0x80
 800092c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800092e:	bf00      	nop
 8000930:	3714      	adds	r7, #20
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	2400022c 	.word	0x2400022c
 8000940:	24000280 	.word	0x24000280

08000944 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000944:	b5b0      	push	{r4, r5, r7, lr}
 8000946:	b088      	sub	sp, #32
 8000948:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of watchdog */
  osThreadDef(watchdog, watchdogTask, osPriorityNormal, 0, 512);
 800094a:	4b0b      	ldr	r3, [pc, #44]	; (8000978 <MX_FREERTOS_Init+0x34>)
 800094c:	1d3c      	adds	r4, r7, #4
 800094e:	461d      	mov	r5, r3
 8000950:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000952:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000954:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000958:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  watchdogHandle = osThreadCreate(osThread(watchdog), NULL);
 800095c:	1d3b      	adds	r3, r7, #4
 800095e:	2100      	movs	r1, #0
 8000960:	4618      	mov	r0, r3
 8000962:	f00a f908 	bl	800ab76 <osThreadCreate>
 8000966:	4602      	mov	r2, r0
 8000968:	4b04      	ldr	r3, [pc, #16]	; (800097c <MX_FREERTOS_Init+0x38>)
 800096a:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  initCortexM7();
 800096c:	f01e ffce 	bl	801f90c <initCortexM7>
  /* USER CODE END RTOS_THREADS */

}
 8000970:	bf00      	nop
 8000972:	3720      	adds	r7, #32
 8000974:	46bd      	mov	sp, r7
 8000976:	bdb0      	pop	{r4, r5, r7, pc}
 8000978:	08023324 	.word	0x08023324
 800097c:	24045494 	.word	0x24045494

08000980 <watchdogTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_watchdogTask */
void watchdogTask(void const * argument)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  /* USER CODE BEGIN watchdogTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000988:	2001      	movs	r0, #1
 800098a:	f00a f940 	bl	800ac0e <osDelay>
 800098e:	e7fb      	b.n	8000988 <watchdogTask+0x8>

08000990 <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 8000990:	b480      	push	{r7}
 8000992:	b087      	sub	sp, #28
 8000994:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000996:	4b30      	ldr	r3, [pc, #192]	; (8000a58 <MX_GPIO_Init+0xc8>)
 8000998:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800099c:	4a2e      	ldr	r2, [pc, #184]	; (8000a58 <MX_GPIO_Init+0xc8>)
 800099e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009a2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009a6:	4b2c      	ldr	r3, [pc, #176]	; (8000a58 <MX_GPIO_Init+0xc8>)
 80009a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009b0:	617b      	str	r3, [r7, #20]
 80009b2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b4:	4b28      	ldr	r3, [pc, #160]	; (8000a58 <MX_GPIO_Init+0xc8>)
 80009b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009ba:	4a27      	ldr	r2, [pc, #156]	; (8000a58 <MX_GPIO_Init+0xc8>)
 80009bc:	f043 0304 	orr.w	r3, r3, #4
 80009c0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009c4:	4b24      	ldr	r3, [pc, #144]	; (8000a58 <MX_GPIO_Init+0xc8>)
 80009c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009ca:	f003 0304 	and.w	r3, r3, #4
 80009ce:	613b      	str	r3, [r7, #16]
 80009d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d2:	4b21      	ldr	r3, [pc, #132]	; (8000a58 <MX_GPIO_Init+0xc8>)
 80009d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009d8:	4a1f      	ldr	r2, [pc, #124]	; (8000a58 <MX_GPIO_Init+0xc8>)
 80009da:	f043 0301 	orr.w	r3, r3, #1
 80009de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009e2:	4b1d      	ldr	r3, [pc, #116]	; (8000a58 <MX_GPIO_Init+0xc8>)
 80009e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009e8:	f003 0301 	and.w	r3, r3, #1
 80009ec:	60fb      	str	r3, [r7, #12]
 80009ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f0:	4b19      	ldr	r3, [pc, #100]	; (8000a58 <MX_GPIO_Init+0xc8>)
 80009f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009f6:	4a18      	ldr	r2, [pc, #96]	; (8000a58 <MX_GPIO_Init+0xc8>)
 80009f8:	f043 0302 	orr.w	r3, r3, #2
 80009fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a00:	4b15      	ldr	r3, [pc, #84]	; (8000a58 <MX_GPIO_Init+0xc8>)
 8000a02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a06:	f003 0302 	and.w	r3, r3, #2
 8000a0a:	60bb      	str	r3, [r7, #8]
 8000a0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a0e:	4b12      	ldr	r3, [pc, #72]	; (8000a58 <MX_GPIO_Init+0xc8>)
 8000a10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a14:	4a10      	ldr	r2, [pc, #64]	; (8000a58 <MX_GPIO_Init+0xc8>)
 8000a16:	f043 0308 	orr.w	r3, r3, #8
 8000a1a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a1e:	4b0e      	ldr	r3, [pc, #56]	; (8000a58 <MX_GPIO_Init+0xc8>)
 8000a20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a24:	f003 0308 	and.w	r3, r3, #8
 8000a28:	607b      	str	r3, [r7, #4]
 8000a2a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a2c:	4b0a      	ldr	r3, [pc, #40]	; (8000a58 <MX_GPIO_Init+0xc8>)
 8000a2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a32:	4a09      	ldr	r2, [pc, #36]	; (8000a58 <MX_GPIO_Init+0xc8>)
 8000a34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a38:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a3c:	4b06      	ldr	r3, [pc, #24]	; (8000a58 <MX_GPIO_Init+0xc8>)
 8000a3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a46:	603b      	str	r3, [r7, #0]
 8000a48:	683b      	ldr	r3, [r7, #0]

}
 8000a4a:	bf00      	nop
 8000a4c:	371c      	adds	r7, #28
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop
 8000a58:	58024400 	.word	0x58024400

08000a5c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000a60:	4b1c      	ldr	r3, [pc, #112]	; (8000ad4 <MX_I2C1_Init+0x78>)
 8000a62:	4a1d      	ldr	r2, [pc, #116]	; (8000ad8 <MX_I2C1_Init+0x7c>)
 8000a64:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00401242;
 8000a66:	4b1b      	ldr	r3, [pc, #108]	; (8000ad4 <MX_I2C1_Init+0x78>)
 8000a68:	4a1c      	ldr	r2, [pc, #112]	; (8000adc <MX_I2C1_Init+0x80>)
 8000a6a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a6c:	4b19      	ldr	r3, [pc, #100]	; (8000ad4 <MX_I2C1_Init+0x78>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a72:	4b18      	ldr	r3, [pc, #96]	; (8000ad4 <MX_I2C1_Init+0x78>)
 8000a74:	2201      	movs	r2, #1
 8000a76:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a78:	4b16      	ldr	r3, [pc, #88]	; (8000ad4 <MX_I2C1_Init+0x78>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a7e:	4b15      	ldr	r3, [pc, #84]	; (8000ad4 <MX_I2C1_Init+0x78>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a84:	4b13      	ldr	r3, [pc, #76]	; (8000ad4 <MX_I2C1_Init+0x78>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a8a:	4b12      	ldr	r3, [pc, #72]	; (8000ad4 <MX_I2C1_Init+0x78>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a90:	4b10      	ldr	r3, [pc, #64]	; (8000ad4 <MX_I2C1_Init+0x78>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a96:	480f      	ldr	r0, [pc, #60]	; (8000ad4 <MX_I2C1_Init+0x78>)
 8000a98:	f005 fa64 	bl	8005f64 <HAL_I2C_Init>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000aa2:	f000 fb03 	bl	80010ac <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	480a      	ldr	r0, [pc, #40]	; (8000ad4 <MX_I2C1_Init+0x78>)
 8000aaa:	f005 faeb 	bl	8006084 <HAL_I2CEx_ConfigAnalogFilter>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ab4:	f000 fafa 	bl	80010ac <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0x0F) != HAL_OK)
 8000ab8:	210f      	movs	r1, #15
 8000aba:	4806      	ldr	r0, [pc, #24]	; (8000ad4 <MX_I2C1_Init+0x78>)
 8000abc:	f005 fb2d 	bl	800611a <HAL_I2CEx_ConfigDigitalFilter>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ac6:	f000 faf1 	bl	80010ac <Error_Handler>
  }
  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8000aca:	2001      	movs	r0, #1
 8000acc:	f005 fb72 	bl	80061b4 <HAL_I2CEx_EnableFastModePlus>

}
 8000ad0:	bf00      	nop
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	240454e4 	.word	0x240454e4
 8000ad8:	40005400 	.word	0x40005400
 8000adc:	00401242 	.word	0x00401242

08000ae0 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08e      	sub	sp, #56	; 0x38
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a5f      	ldr	r2, [pc, #380]	; (8000c7c <HAL_I2C_MspInit+0x19c>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d12e      	bne.n	8000b60 <HAL_I2C_MspInit+0x80>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b02:	4b5f      	ldr	r3, [pc, #380]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000b04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b08:	4a5d      	ldr	r2, [pc, #372]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000b0a:	f043 0302 	orr.w	r3, r3, #2
 8000b0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b12:	4b5b      	ldr	r3, [pc, #364]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000b14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b18:	f003 0302 	and.w	r3, r3, #2
 8000b1c:	623b      	str	r3, [r7, #32]
 8000b1e:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b20:	23c0      	movs	r3, #192	; 0xc0
 8000b22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b24:	2312      	movs	r3, #18
 8000b26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b30:	2304      	movs	r3, #4
 8000b32:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4852      	ldr	r0, [pc, #328]	; (8000c84 <HAL_I2C_MspInit+0x1a4>)
 8000b3c:	f004 fffc 	bl	8005b38 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b40:	4b4f      	ldr	r3, [pc, #316]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000b42:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000b46:	4a4e      	ldr	r2, [pc, #312]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000b48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b4c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000b50:	4b4b      	ldr	r3, [pc, #300]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000b52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000b56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b5a:	61fb      	str	r3, [r7, #28]
 8000b5c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000b5e:	e088      	b.n	8000c72 <HAL_I2C_MspInit+0x192>
  else if(i2cHandle->Instance==I2C2)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a48      	ldr	r2, [pc, #288]	; (8000c88 <HAL_I2C_MspInit+0x1a8>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d12f      	bne.n	8000bca <HAL_I2C_MspInit+0xea>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b6a:	4b45      	ldr	r3, [pc, #276]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000b6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b70:	4a43      	ldr	r2, [pc, #268]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000b72:	f043 0302 	orr.w	r3, r3, #2
 8000b76:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b7a:	4b41      	ldr	r3, [pc, #260]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000b7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b80:	f003 0302 	and.w	r3, r3, #2
 8000b84:	61bb      	str	r3, [r7, #24]
 8000b86:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000b88:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000b8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b8e:	2312      	movs	r3, #18
 8000b90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b96:	2300      	movs	r3, #0
 8000b98:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000b9a:	2304      	movs	r3, #4
 8000b9c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4837      	ldr	r0, [pc, #220]	; (8000c84 <HAL_I2C_MspInit+0x1a4>)
 8000ba6:	f004 ffc7 	bl	8005b38 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000baa:	4b35      	ldr	r3, [pc, #212]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000bac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000bb0:	4a33      	ldr	r2, [pc, #204]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000bb2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000bb6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000bba:	4b31      	ldr	r3, [pc, #196]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000bbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000bc0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000bc4:	617b      	str	r3, [r7, #20]
 8000bc6:	697b      	ldr	r3, [r7, #20]
}
 8000bc8:	e053      	b.n	8000c72 <HAL_I2C_MspInit+0x192>
  else if(i2cHandle->Instance==I2C3)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4a2f      	ldr	r2, [pc, #188]	; (8000c8c <HAL_I2C_MspInit+0x1ac>)
 8000bd0:	4293      	cmp	r3, r2
 8000bd2:	d14e      	bne.n	8000c72 <HAL_I2C_MspInit+0x192>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd4:	4b2a      	ldr	r3, [pc, #168]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000bd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bda:	4a29      	ldr	r2, [pc, #164]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000bdc:	f043 0304 	orr.w	r3, r3, #4
 8000be0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000be4:	4b26      	ldr	r3, [pc, #152]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000be6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bea:	f003 0304 	and.w	r3, r3, #4
 8000bee:	613b      	str	r3, [r7, #16]
 8000bf0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf2:	4b23      	ldr	r3, [pc, #140]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000bf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bf8:	4a21      	ldr	r2, [pc, #132]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000bfa:	f043 0301 	orr.w	r3, r3, #1
 8000bfe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c02:	4b1f      	ldr	r3, [pc, #124]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000c04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c08:	f003 0301 	and.w	r3, r3, #1
 8000c0c:	60fb      	str	r3, [r7, #12]
 8000c0e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c16:	2312      	movs	r3, #18
 8000c18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000c22:	2304      	movs	r3, #4
 8000c24:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	4818      	ldr	r0, [pc, #96]	; (8000c90 <HAL_I2C_MspInit+0x1b0>)
 8000c2e:	f004 ff83 	bl	8005b38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000c32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c38:	2312      	movs	r3, #18
 8000c3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c40:	2300      	movs	r3, #0
 8000c42:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000c44:	2304      	movs	r3, #4
 8000c46:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	4811      	ldr	r0, [pc, #68]	; (8000c94 <HAL_I2C_MspInit+0x1b4>)
 8000c50:	f004 ff72 	bl	8005b38 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000c54:	4b0a      	ldr	r3, [pc, #40]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000c56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c5a:	4a09      	ldr	r2, [pc, #36]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000c5c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000c60:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000c64:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <HAL_I2C_MspInit+0x1a0>)
 8000c66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c6a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000c6e:	60bb      	str	r3, [r7, #8]
 8000c70:	68bb      	ldr	r3, [r7, #8]
}
 8000c72:	bf00      	nop
 8000c74:	3738      	adds	r7, #56	; 0x38
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	40005400 	.word	0x40005400
 8000c80:	58024400 	.word	0x58024400
 8000c84:	58020400 	.word	0x58020400
 8000c88:	40005800 	.word	0x40005800
 8000c8c:	40005c00 	.word	0x40005c00
 8000c90:	58020800 	.word	0x58020800
 8000c94:	58020000 	.word	0x58020000

08000c98 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000c9c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ca0:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000ca4:	4b0b      	ldr	r3, [pc, #44]	; (8000cd4 <SCB_EnableICache+0x3c>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000cac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000cb0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000cb4:	4b07      	ldr	r3, [pc, #28]	; (8000cd4 <SCB_EnableICache+0x3c>)
 8000cb6:	695b      	ldr	r3, [r3, #20]
 8000cb8:	4a06      	ldr	r2, [pc, #24]	; (8000cd4 <SCB_EnableICache+0x3c>)
 8000cba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cbe:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000cc0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000cc4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	e000ed00 	.word	0xe000ed00

08000cd8 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000cde:	4b1d      	ldr	r3, [pc, #116]	; (8000d54 <SCB_EnableDCache+0x7c>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000ce6:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000cea:	4b1a      	ldr	r3, [pc, #104]	; (8000d54 <SCB_EnableDCache+0x7c>)
 8000cec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000cf0:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	0b5b      	lsrs	r3, r3, #13
 8000cf6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000cfa:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	08db      	lsrs	r3, r3, #3
 8000d00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000d04:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	015a      	lsls	r2, r3, #5
 8000d0a:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000d0e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000d10:	68ba      	ldr	r2, [r7, #8]
 8000d12:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000d14:	490f      	ldr	r1, [pc, #60]	; (8000d54 <SCB_EnableDCache+0x7c>)
 8000d16:	4313      	orrs	r3, r2
 8000d18:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	1e5a      	subs	r2, r3, #1
 8000d20:	60ba      	str	r2, [r7, #8]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d1ef      	bne.n	8000d06 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	1e5a      	subs	r2, r3, #1
 8000d2a:	60fa      	str	r2, [r7, #12]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d1e5      	bne.n	8000cfc <SCB_EnableDCache+0x24>
 8000d30:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000d34:	4b07      	ldr	r3, [pc, #28]	; (8000d54 <SCB_EnableDCache+0x7c>)
 8000d36:	695b      	ldr	r3, [r3, #20]
 8000d38:	4a06      	ldr	r2, [pc, #24]	; (8000d54 <SCB_EnableDCache+0x7c>)
 8000d3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d3e:	6153      	str	r3, [r2, #20]
 8000d40:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000d44:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 8000d48:	bf00      	nop
 8000d4a:	3714      	adds	r7, #20
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	e000ed00 	.word	0xe000ed00

08000d58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Boot_Mode_Sequence_0 */
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000d5e:	f000 f92f 	bl	8000fc0 <MPU_Config>

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000d62:	f7ff ff99 	bl	8000c98 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000d66:	f7ff ffb7 	bl	8000cd8 <SCB_EnableDCache>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000d6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d6e:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000d70:	bf00      	nop
 8000d72:	4b29      	ldr	r3, [pc, #164]	; (8000e18 <main+0xc0>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d004      	beq.n	8000d88 <main+0x30>
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	1e5a      	subs	r2, r3, #1
 8000d82:	607a      	str	r2, [r7, #4]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	dcf4      	bgt.n	8000d72 <main+0x1a>
  if ( timeout < 0 )
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	da01      	bge.n	8000d92 <main+0x3a>
  {
  Error_Handler();
 8000d8e:	f000 f98d 	bl	80010ac <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d92:	f001 f8ab 	bl	8001eec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d96:	f000 f841 	bl	8000e1c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000d9a:	4b1f      	ldr	r3, [pc, #124]	; (8000e18 <main+0xc0>)
 8000d9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000da0:	4a1d      	ldr	r2, [pc, #116]	; (8000e18 <main+0xc0>)
 8000da2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000da6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000daa:	4b1b      	ldr	r3, [pc, #108]	; (8000e18 <main+0xc0>)
 8000dac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000db0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000db4:	603b      	str	r3, [r7, #0]
 8000db6:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000db8:	2000      	movs	r0, #0
 8000dba:	f005 f88f 	bl	8005edc <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	2000      	movs	r0, #0
 8000dc2:	f005 f8bb 	bl	8005f3c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000dc6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000dca:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000dcc:	bf00      	nop
 8000dce:	4b12      	ldr	r3, [pc, #72]	; (8000e18 <main+0xc0>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d104      	bne.n	8000de4 <main+0x8c>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	1e5a      	subs	r2, r3, #1
 8000dde:	607a      	str	r2, [r7, #4]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	dcf4      	bgt.n	8000dce <main+0x76>
if ( timeout < 0 )
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	da01      	bge.n	8000dee <main+0x96>
{
Error_Handler();
 8000dea:	f000 f95f 	bl	80010ac <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dee:	f7ff fdcf 	bl	8000990 <MX_GPIO_Init>
  MX_DMA_Init();
 8000df2:	f7ff fd35 	bl	8000860 <MX_DMA_Init>
  MX_CRC_Init();
 8000df6:	f7ff fcef 	bl	80007d8 <MX_CRC_Init>
  MX_USART1_UART_Init();
 8000dfa:	f000 fb57 	bl	80014ac <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000dfe:	f000 fba1 	bl	8001544 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000e02:	f000 fbeb 	bl	80015dc <MX_USART3_UART_Init>
  //MX_IWDG1_Init();
  MX_USART6_UART_Init();
 8000e06:	f000 fc35 	bl	8001674 <MX_USART6_UART_Init>
  MX_RTC_Init();
 8000e0a:	f000 f953 	bl	80010b4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8000e0e:	f7ff fd99 	bl	8000944 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000e12:	f009 fe99 	bl	800ab48 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e16:	e7fe      	b.n	8000e16 <main+0xbe>
 8000e18:	58024400 	.word	0x58024400

08000e1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b0cc      	sub	sp, #304	; 0x130
 8000e20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e22:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000e26:	224c      	movs	r2, #76	; 0x4c
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f01f fd47 	bl	80208be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e30:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000e34:	2220      	movs	r2, #32
 8000e36:	2100      	movs	r1, #0
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f01f fd40 	bl	80208be <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e3e:	f107 0308 	add.w	r3, r7, #8
 8000e42:	4618      	mov	r0, r3
 8000e44:	23bc      	movs	r3, #188	; 0xbc
 8000e46:	461a      	mov	r2, r3
 8000e48:	2100      	movs	r1, #0
 8000e4a:	f01f fd38 	bl	80208be <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000e4e:	2004      	movs	r0, #4
 8000e50:	f005 f9e4 	bl	800621c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e54:	1d3b      	adds	r3, r7, #4
 8000e56:	2200      	movs	r2, #0
 8000e58:	601a      	str	r2, [r3, #0]
 8000e5a:	4b56      	ldr	r3, [pc, #344]	; (8000fb4 <SystemClock_Config+0x198>)
 8000e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e5e:	4a55      	ldr	r2, [pc, #340]	; (8000fb4 <SystemClock_Config+0x198>)
 8000e60:	f023 0301 	bic.w	r3, r3, #1
 8000e64:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000e66:	4b53      	ldr	r3, [pc, #332]	; (8000fb4 <SystemClock_Config+0x198>)
 8000e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e6a:	f003 0201 	and.w	r2, r3, #1
 8000e6e:	1d3b      	adds	r3, r7, #4
 8000e70:	601a      	str	r2, [r3, #0]
 8000e72:	4b51      	ldr	r3, [pc, #324]	; (8000fb8 <SystemClock_Config+0x19c>)
 8000e74:	699b      	ldr	r3, [r3, #24]
 8000e76:	4a50      	ldr	r2, [pc, #320]	; (8000fb8 <SystemClock_Config+0x19c>)
 8000e78:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e7c:	6193      	str	r3, [r2, #24]
 8000e7e:	4b4e      	ldr	r3, [pc, #312]	; (8000fb8 <SystemClock_Config+0x19c>)
 8000e80:	699b      	ldr	r3, [r3, #24]
 8000e82:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8000e86:	1d3b      	adds	r3, r7, #4
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	1d3b      	adds	r3, r7, #4
 8000e8c:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000e8e:	bf00      	nop
 8000e90:	4b49      	ldr	r3, [pc, #292]	; (8000fb8 <SystemClock_Config+0x19c>)
 8000e92:	699b      	ldr	r3, [r3, #24]
 8000e94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000e9c:	d1f8      	bne.n	8000e90 <SystemClock_Config+0x74>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000e9e:	230b      	movs	r3, #11
 8000ea0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ea4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000ea8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000eac:	2301      	movs	r3, #1
 8000eae:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000eb2:	2340      	movs	r3, #64	; 0x40
 8000eb4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000eca:	2302      	movs	r3, #2
 8000ecc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 64;
 8000ed0:	2340      	movs	r3, #64	; 0x40
 8000ed2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000edc:	2302      	movs	r3, #2
 8000ede:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000ee8:	230c      	movs	r3, #12
 8000eea:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000efa:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000efe:	4618      	mov	r0, r3
 8000f00:	f005 f9e6 	bl	80062d0 <HAL_RCC_OscConfig>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000f0a:	f000 f8cf 	bl	80010ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f0e:	233f      	movs	r3, #63	; 0x3f
 8000f10:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f14:	2303      	movs	r3, #3
 8000f16:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000f20:	2308      	movs	r3, #8
 8000f22:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000f26:	2340      	movs	r3, #64	; 0x40
 8000f28:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000f2c:	2340      	movs	r3, #64	; 0x40
 8000f2e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000f32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f36:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000f3a:	2340      	movs	r3, #64	; 0x40
 8000f3c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f40:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000f44:	2102      	movs	r1, #2
 8000f46:	4618      	mov	r0, r3
 8000f48:	f005 fdd2 	bl	8006af0 <HAL_RCC_ClockConfig>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <SystemClock_Config+0x13a>
  {
    Error_Handler();
 8000f52:	f000 f8ab 	bl	80010ac <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART3
 8000f56:	f107 0308 	add.w	r3, r7, #8
 8000f5a:	4a18      	ldr	r2, [pc, #96]	; (8000fbc <SystemClock_Config+0x1a0>)
 8000f5c:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART6
                              |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_SPI4
                              |RCC_PERIPHCLK_SPI3|RCC_PERIPHCLK_SPI1
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000f5e:	f107 0308 	add.w	r3, r7, #8
 8000f62:	2200      	movs	r2, #0
 8000f64:	65da      	str	r2, [r3, #92]	; 0x5c
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8000f66:	f107 0308 	add.w	r3, r7, #8
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	661a      	str	r2, [r3, #96]	; 0x60
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_HSI;
 8000f6e:	f107 0308 	add.w	r3, r7, #8
 8000f72:	2203      	movs	r2, #3
 8000f74:	675a      	str	r2, [r3, #116]	; 0x74
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 8000f76:	f107 0308 	add.w	r3, r7, #8
 8000f7a:	2218      	movs	r2, #24
 8000f7c:	679a      	str	r2, [r3, #120]	; 0x78
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000f7e:	f107 0308 	add.w	r3, r7, #8
 8000f82:	2200      	movs	r2, #0
 8000f84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000f88:	f107 0308 	add.w	r3, r7, #8
 8000f8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f90:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f94:	f107 0308 	add.w	r3, r7, #8
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f006 f96f 	bl	800727c <HAL_RCCEx_PeriphCLKConfig>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <SystemClock_Config+0x18c>
  {
    Error_Handler();
 8000fa4:	f000 f882 	bl	80010ac <Error_Handler>
  }
}
 8000fa8:	bf00      	nop
 8000faa:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	58000400 	.word	0x58000400
 8000fb8:	58024800 	.word	0x58024800
 8000fbc:	0040300b 	.word	0x0040300b

08000fc0 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000fc6:	463b      	mov	r3, r7
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000fd2:	f001 f8e7 	bl	80021a4 <HAL_MPU_Disable>
  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 8000fde:	4b28      	ldr	r3, [pc, #160]	; (8001080 <MPU_Config+0xc0>)
 8000fe0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8000fe2:	230e      	movs	r3, #14
 8000fe4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8000fea:	2301      	movs	r3, #1
 8000fec:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000ffe:	2300      	movs	r3, #0
 8001000:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001002:	463b      	mov	r3, r7
 8001004:	4618      	mov	r0, r3
 8001006:	f001 f901 	bl	800220c <HAL_MPU_ConfigRegion>
  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800100a:	2301      	movs	r3, #1
 800100c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 800100e:	2301      	movs	r3, #1
 8001010:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 8001012:	4b1b      	ldr	r3, [pc, #108]	; (8001080 <MPU_Config+0xc0>)
 8001014:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
 8001016:	2307      	movs	r3, #7
 8001018:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 800101a:	2300      	movs	r3, #0
 800101c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800101e:	2300      	movs	r3, #0
 8001020:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001022:	2303      	movs	r3, #3
 8001024:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001026:	2301      	movs	r3, #1
 8001028:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800102a:	2301      	movs	r3, #1
 800102c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800102e:	2300      	movs	r3, #0
 8001030:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8001032:	2301      	movs	r3, #1
 8001034:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001036:	463b      	mov	r3, r7
 8001038:	4618      	mov	r0, r3
 800103a:	f001 f8e7 	bl	800220c <HAL_MPU_ConfigRegion>

  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800103e:	2301      	movs	r3, #1
 8001040:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8001042:	2302      	movs	r3, #2
 8001044:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x38001000;
 8001046:	4b0f      	ldr	r3, [pc, #60]	; (8001084 <MPU_Config+0xc4>)
 8001048:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_1KB;
 800104a:	2309      	movs	r3, #9
 800104c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 800104e:	2300      	movs	r3, #0
 8001050:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001052:	2300      	movs	r3, #0
 8001054:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001056:	2303      	movs	r3, #3
 8001058:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800105a:	2301      	movs	r3, #1
 800105c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800105e:	2301      	movs	r3, #1
 8001060:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001062:	2300      	movs	r3, #0
 8001064:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001066:	2300      	movs	r3, #0
 8001068:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800106a:	463b      	mov	r3, r7
 800106c:	4618      	mov	r0, r3
 800106e:	f001 f8cd 	bl	800220c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001072:	2004      	movs	r0, #4
 8001074:	f001 f8ac 	bl	80021d0 <HAL_MPU_Enable>

}
 8001078:	bf00      	nop
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	30040000 	.word	0x30040000
 8001084:	38001000 	.word	0x38001000

08001088 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a04      	ldr	r2, [pc, #16]	; (80010a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d101      	bne.n	800109e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800109a:	f000 ff63 	bl	8001f64 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40001400 	.word	0x40001400

080010ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80010b0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010b2:	e7fe      	b.n	80010b2 <Error_Handler+0x6>

080010b4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80010b8:	4b10      	ldr	r3, [pc, #64]	; (80010fc <MX_RTC_Init+0x48>)
 80010ba:	4a11      	ldr	r2, [pc, #68]	; (8001100 <MX_RTC_Init+0x4c>)
 80010bc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80010be:	4b0f      	ldr	r3, [pc, #60]	; (80010fc <MX_RTC_Init+0x48>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80010c4:	4b0d      	ldr	r3, [pc, #52]	; (80010fc <MX_RTC_Init+0x48>)
 80010c6:	227f      	movs	r2, #127	; 0x7f
 80010c8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80010ca:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <MX_RTC_Init+0x48>)
 80010cc:	22ff      	movs	r2, #255	; 0xff
 80010ce:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80010d0:	4b0a      	ldr	r3, [pc, #40]	; (80010fc <MX_RTC_Init+0x48>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80010d6:	4b09      	ldr	r3, [pc, #36]	; (80010fc <MX_RTC_Init+0x48>)
 80010d8:	2200      	movs	r2, #0
 80010da:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80010dc:	4b07      	ldr	r3, [pc, #28]	; (80010fc <MX_RTC_Init+0x48>)
 80010de:	2200      	movs	r2, #0
 80010e0:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80010e2:	4b06      	ldr	r3, [pc, #24]	; (80010fc <MX_RTC_Init+0x48>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80010e8:	4804      	ldr	r0, [pc, #16]	; (80010fc <MX_RTC_Init+0x48>)
 80010ea:	f007 fbc7 	bl	800887c <HAL_RTC_Init>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80010f4:	f7ff ffda 	bl	80010ac <Error_Handler>
  }

}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	2404558c 	.word	0x2404558c
 8001100:	58004000 	.word	0x58004000

08001104 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a07      	ldr	r2, [pc, #28]	; (8001130 <HAL_RTC_MspInit+0x2c>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d105      	bne.n	8001122 <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001116:	4b07      	ldr	r3, [pc, #28]	; (8001134 <HAL_RTC_MspInit+0x30>)
 8001118:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800111a:	4a06      	ldr	r2, [pc, #24]	; (8001134 <HAL_RTC_MspInit+0x30>)
 800111c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001120:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001122:	bf00      	nop
 8001124:	370c      	adds	r7, #12
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	58004000 	.word	0x58004000
 8001134:	58024400 	.word	0x58024400

08001138 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800113e:	4b0c      	ldr	r3, [pc, #48]	; (8001170 <HAL_MspInit+0x38>)
 8001140:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001144:	4a0a      	ldr	r2, [pc, #40]	; (8001170 <HAL_MspInit+0x38>)
 8001146:	f043 0302 	orr.w	r3, r3, #2
 800114a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800114e:	4b08      	ldr	r3, [pc, #32]	; (8001170 <HAL_MspInit+0x38>)
 8001150:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001154:	f003 0302 	and.w	r3, r3, #2
 8001158:	607b      	str	r3, [r7, #4]
 800115a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800115c:	2200      	movs	r2, #0
 800115e:	210f      	movs	r1, #15
 8001160:	f06f 0001 	mvn.w	r0, #1
 8001164:	f000 fff6 	bl	8002154 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001168:	bf00      	nop
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	58024400 	.word	0x58024400

08001174 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b090      	sub	sp, #64	; 0x40
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM7 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b0f      	cmp	r3, #15
 8001180:	d827      	bhi.n	80011d2 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0U);
 8001182:	2200      	movs	r2, #0
 8001184:	6879      	ldr	r1, [r7, #4]
 8001186:	2037      	movs	r0, #55	; 0x37
 8001188:	f000 ffe4 	bl	8002154 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800118c:	2037      	movs	r0, #55	; 0x37
 800118e:	f000 fffb 	bl	8002188 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8001192:	4a29      	ldr	r2, [pc, #164]	; (8001238 <HAL_InitTick+0xc4>)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001198:	4b28      	ldr	r3, [pc, #160]	; (800123c <HAL_InitTick+0xc8>)
 800119a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800119e:	4a27      	ldr	r2, [pc, #156]	; (800123c <HAL_InitTick+0xc8>)
 80011a0:	f043 0320 	orr.w	r3, r3, #32
 80011a4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80011a8:	4b24      	ldr	r3, [pc, #144]	; (800123c <HAL_InitTick+0xc8>)
 80011aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80011ae:	f003 0320 	and.w	r3, r3, #32
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011b6:	f107 0210 	add.w	r2, r7, #16
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	4611      	mov	r1, r2
 80011c0:	4618      	mov	r0, r3
 80011c2:	f006 f819 	bl	80071f8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80011c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011c8:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80011ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d106      	bne.n	80011de <HAL_InitTick+0x6a>
 80011d0:	e001      	b.n	80011d6 <HAL_InitTick+0x62>
    return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e02b      	b.n	800122e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80011d6:	f005 ffe3 	bl	80071a0 <HAL_RCC_GetPCLK1Freq>
 80011da:	63f8      	str	r0, [r7, #60]	; 0x3c
 80011dc:	e004      	b.n	80011e8 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80011de:	f005 ffdf 	bl	80071a0 <HAL_RCC_GetPCLK1Freq>
 80011e2:	4603      	mov	r3, r0
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011ea:	4a15      	ldr	r2, [pc, #84]	; (8001240 <HAL_InitTick+0xcc>)
 80011ec:	fba2 2303 	umull	r2, r3, r2, r3
 80011f0:	0c9b      	lsrs	r3, r3, #18
 80011f2:	3b01      	subs	r3, #1
 80011f4:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80011f6:	4b13      	ldr	r3, [pc, #76]	; (8001244 <HAL_InitTick+0xd0>)
 80011f8:	4a13      	ldr	r2, [pc, #76]	; (8001248 <HAL_InitTick+0xd4>)
 80011fa:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80011fc:	4b11      	ldr	r3, [pc, #68]	; (8001244 <HAL_InitTick+0xd0>)
 80011fe:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001202:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001204:	4a0f      	ldr	r2, [pc, #60]	; (8001244 <HAL_InitTick+0xd0>)
 8001206:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001208:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 800120a:	4b0e      	ldr	r3, [pc, #56]	; (8001244 <HAL_InitTick+0xd0>)
 800120c:	2200      	movs	r2, #0
 800120e:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001210:	4b0c      	ldr	r3, [pc, #48]	; (8001244 <HAL_InitTick+0xd0>)
 8001212:	2200      	movs	r2, #0
 8001214:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8001216:	480b      	ldr	r0, [pc, #44]	; (8001244 <HAL_InitTick+0xd0>)
 8001218:	f007 fc3c 	bl	8008a94 <HAL_TIM_Base_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d104      	bne.n	800122c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8001222:	4808      	ldr	r0, [pc, #32]	; (8001244 <HAL_InitTick+0xd0>)
 8001224:	f007 fc98 	bl	8008b58 <HAL_TIM_Base_Start_IT>
 8001228:	4603      	mov	r3, r0
 800122a:	e000      	b.n	800122e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 800122c:	2301      	movs	r3, #1
}
 800122e:	4618      	mov	r0, r3
 8001230:	3740      	adds	r7, #64	; 0x40
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	24000008 	.word	0x24000008
 800123c:	58024400 	.word	0x58024400
 8001240:	431bde83 	.word	0x431bde83
 8001244:	240455b0 	.word	0x240455b0
 8001248:	40001400 	.word	0x40001400

0800124c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001250:	e7fe      	b.n	8001250 <NMI_Handler+0x4>

08001252 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001252:	b480      	push	{r7}
 8001254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001256:	e7fe      	b.n	8001256 <HardFault_Handler+0x4>

08001258 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800125c:	e7fe      	b.n	800125c <MemManage_Handler+0x4>

0800125e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800125e:	b480      	push	{r7}
 8001260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001262:	e7fe      	b.n	8001262 <BusFault_Handler+0x4>

08001264 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001268:	e7fe      	b.n	8001268 <UsageFault_Handler+0x4>

0800126a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800126a:	b480      	push	{r7}
 800126c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800126e:	bf00      	nop
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800127c:	4802      	ldr	r0, [pc, #8]	; (8001288 <TIM7_IRQHandler+0x10>)
 800127e:	f007 fca1 	bl	8008bc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	240455b0 	.word	0x240455b0

0800128c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001290:	4802      	ldr	r0, [pc, #8]	; (800129c <DMA2_Stream0_IRQHandler+0x10>)
 8001292:	f001 fc59 	bl	8002b48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	24045958 	.word	0x24045958

080012a0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80012a4:	4802      	ldr	r0, [pc, #8]	; (80012b0 <DMA2_Stream1_IRQHandler+0x10>)
 80012a6:	f001 fc4f 	bl	8002b48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	24045868 	.word	0x24045868

080012b4 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80012b8:	4802      	ldr	r0, [pc, #8]	; (80012c4 <DMA2_Stream4_IRQHandler+0x10>)
 80012ba:	f001 fc45 	bl	8002b48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	240455fc 	.word	0x240455fc

080012c8 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80012cc:	4802      	ldr	r0, [pc, #8]	; (80012d8 <ETH_IRQHandler+0x10>)
 80012ce:	f003 fa7b 	bl	80047c8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	24045cdc 	.word	0x24045cdc

080012dc <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80012e0:	4802      	ldr	r0, [pc, #8]	; (80012ec <DMA2_Stream5_IRQHandler+0x10>)
 80012e2:	f001 fc31 	bl	8002b48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	240459d0 	.word	0x240459d0

080012f0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80012f4:	4802      	ldr	r0, [pc, #8]	; (8001300 <DMA2_Stream6_IRQHandler+0x10>)
 80012f6:	f001 fc27 	bl	8002b48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	24045674 	.word	0x24045674

08001304 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8001308:	4802      	ldr	r0, [pc, #8]	; (8001314 <DMA2_Stream7_IRQHandler+0x10>)
 800130a:	f001 fc1d 	bl	8002b48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	240458e0 	.word	0x240458e0

08001318 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
	return 1;
 800131c:	2301      	movs	r3, #1
}
 800131e:	4618      	mov	r0, r3
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr

08001328 <_kill>:

int _kill(int pid, int sig)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001332:	4b05      	ldr	r3, [pc, #20]	; (8001348 <_kill+0x20>)
 8001334:	2216      	movs	r2, #22
 8001336:	601a      	str	r2, [r3, #0]
	return -1;
 8001338:	f04f 33ff 	mov.w	r3, #4294967295
}
 800133c:	4618      	mov	r0, r3
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	24048e7c 	.word	0x24048e7c

0800134c <_exit>:

void _exit (int status)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001354:	f04f 31ff 	mov.w	r1, #4294967295
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f7ff ffe5 	bl	8001328 <_kill>
	while (1) {}		/* Make sure we hang here */
 800135e:	e7fe      	b.n	800135e <_exit+0x12>

08001360 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
 8001370:	e00a      	b.n	8001388 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001372:	f3af 8000 	nop.w
 8001376:	4601      	mov	r1, r0
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	1c5a      	adds	r2, r3, #1
 800137c:	60ba      	str	r2, [r7, #8]
 800137e:	b2ca      	uxtb	r2, r1
 8001380:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	3301      	adds	r3, #1
 8001386:	617b      	str	r3, [r7, #20]
 8001388:	697a      	ldr	r2, [r7, #20]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	429a      	cmp	r2, r3
 800138e:	dbf0      	blt.n	8001372 <_read+0x12>
	}

return len;
 8001390:	687b      	ldr	r3, [r7, #4]
}
 8001392:	4618      	mov	r0, r3
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b086      	sub	sp, #24
 800139e:	af00      	add	r7, sp, #0
 80013a0:	60f8      	str	r0, [r7, #12]
 80013a2:	60b9      	str	r1, [r7, #8]
 80013a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013a6:	2300      	movs	r3, #0
 80013a8:	617b      	str	r3, [r7, #20]
 80013aa:	e009      	b.n	80013c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	1c5a      	adds	r2, r3, #1
 80013b0:	60ba      	str	r2, [r7, #8]
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	4618      	mov	r0, r3
 80013b6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	3301      	adds	r3, #1
 80013be:	617b      	str	r3, [r7, #20]
 80013c0:	697a      	ldr	r2, [r7, #20]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	429a      	cmp	r2, r3
 80013c6:	dbf1      	blt.n	80013ac <_write+0x12>
	}
	return len;
 80013c8:	687b      	ldr	r3, [r7, #4]
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3718      	adds	r7, #24
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <_close>:

int _close(int file)
{
 80013d2:	b480      	push	{r7}
 80013d4:	b083      	sub	sp, #12
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
	return -1;
 80013da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013de:	4618      	mov	r0, r3
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr

080013ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013ea:	b480      	push	{r7}
 80013ec:	b083      	sub	sp, #12
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
 80013f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013fa:	605a      	str	r2, [r3, #4]
	return 0;
 80013fc:	2300      	movs	r3, #0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr

0800140a <_isatty>:

int _isatty(int file)
{
 800140a:	b480      	push	{r7}
 800140c:	b083      	sub	sp, #12
 800140e:	af00      	add	r7, sp, #0
 8001410:	6078      	str	r0, [r7, #4]
	return 1;
 8001412:	2301      	movs	r3, #1
}
 8001414:	4618      	mov	r0, r3
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr

08001420 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001420:	b480      	push	{r7}
 8001422:	b085      	sub	sp, #20
 8001424:	af00      	add	r7, sp, #0
 8001426:	60f8      	str	r0, [r7, #12]
 8001428:	60b9      	str	r1, [r7, #8]
 800142a:	607a      	str	r2, [r7, #4]
	return 0;
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3714      	adds	r7, #20
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
	...

0800143c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800143c:	b480      	push	{r7}
 800143e:	b087      	sub	sp, #28
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001444:	4a14      	ldr	r2, [pc, #80]	; (8001498 <_sbrk+0x5c>)
 8001446:	4b15      	ldr	r3, [pc, #84]	; (800149c <_sbrk+0x60>)
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001450:	4b13      	ldr	r3, [pc, #76]	; (80014a0 <_sbrk+0x64>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d102      	bne.n	800145e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001458:	4b11      	ldr	r3, [pc, #68]	; (80014a0 <_sbrk+0x64>)
 800145a:	4a12      	ldr	r2, [pc, #72]	; (80014a4 <_sbrk+0x68>)
 800145c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800145e:	4b10      	ldr	r3, [pc, #64]	; (80014a0 <_sbrk+0x64>)
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4413      	add	r3, r2
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	429a      	cmp	r2, r3
 800146a:	d205      	bcs.n	8001478 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 800146c:	4b0e      	ldr	r3, [pc, #56]	; (80014a8 <_sbrk+0x6c>)
 800146e:	220c      	movs	r2, #12
 8001470:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001472:	f04f 33ff 	mov.w	r3, #4294967295
 8001476:	e009      	b.n	800148c <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001478:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <_sbrk+0x64>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800147e:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <_sbrk+0x64>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4413      	add	r3, r2
 8001486:	4a06      	ldr	r2, [pc, #24]	; (80014a0 <_sbrk+0x64>)
 8001488:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800148a:	68fb      	ldr	r3, [r7, #12]
}
 800148c:	4618      	mov	r0, r3
 800148e:	371c      	adds	r7, #28
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	24080000 	.word	0x24080000
 800149c:	00000400 	.word	0x00000400
 80014a0:	24000480 	.word	0x24000480
 80014a4:	24048ea8 	.word	0x24048ea8
 80014a8:	24048e7c 	.word	0x24048e7c

080014ac <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80014b0:	4b22      	ldr	r3, [pc, #136]	; (800153c <MX_USART1_UART_Init+0x90>)
 80014b2:	4a23      	ldr	r2, [pc, #140]	; (8001540 <MX_USART1_UART_Init+0x94>)
 80014b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014b6:	4b21      	ldr	r3, [pc, #132]	; (800153c <MX_USART1_UART_Init+0x90>)
 80014b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014be:	4b1f      	ldr	r3, [pc, #124]	; (800153c <MX_USART1_UART_Init+0x90>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014c4:	4b1d      	ldr	r3, [pc, #116]	; (800153c <MX_USART1_UART_Init+0x90>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014ca:	4b1c      	ldr	r3, [pc, #112]	; (800153c <MX_USART1_UART_Init+0x90>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014d0:	4b1a      	ldr	r3, [pc, #104]	; (800153c <MX_USART1_UART_Init+0x90>)
 80014d2:	220c      	movs	r2, #12
 80014d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014d6:	4b19      	ldr	r3, [pc, #100]	; (800153c <MX_USART1_UART_Init+0x90>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014dc:	4b17      	ldr	r3, [pc, #92]	; (800153c <MX_USART1_UART_Init+0x90>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014e2:	4b16      	ldr	r3, [pc, #88]	; (800153c <MX_USART1_UART_Init+0x90>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014e8:	4b14      	ldr	r3, [pc, #80]	; (800153c <MX_USART1_UART_Init+0x90>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014ee:	4b13      	ldr	r3, [pc, #76]	; (800153c <MX_USART1_UART_Init+0x90>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014f4:	4811      	ldr	r0, [pc, #68]	; (800153c <MX_USART1_UART_Init+0x90>)
 80014f6:	f007 fd65 	bl	8008fc4 <HAL_UART_Init>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001500:	f7ff fdd4 	bl	80010ac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001504:	2100      	movs	r1, #0
 8001506:	480d      	ldr	r0, [pc, #52]	; (800153c <MX_USART1_UART_Init+0x90>)
 8001508:	f008 fd95 	bl	800a036 <HAL_UARTEx_SetTxFifoThreshold>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001512:	f7ff fdcb 	bl	80010ac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001516:	2100      	movs	r1, #0
 8001518:	4808      	ldr	r0, [pc, #32]	; (800153c <MX_USART1_UART_Init+0x90>)
 800151a:	f008 fdca 	bl	800a0b2 <HAL_UARTEx_SetRxFifoThreshold>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001524:	f7ff fdc2 	bl	80010ac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001528:	4804      	ldr	r0, [pc, #16]	; (800153c <MX_USART1_UART_Init+0x90>)
 800152a:	f008 fd4b 	bl	8009fc4 <HAL_UARTEx_DisableFifoMode>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001534:	f7ff fdba 	bl	80010ac <Error_Handler>
  }

}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	24045a48 	.word	0x24045a48
 8001540:	40011000 	.word	0x40011000

08001544 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001548:	4b22      	ldr	r3, [pc, #136]	; (80015d4 <MX_USART2_UART_Init+0x90>)
 800154a:	4a23      	ldr	r2, [pc, #140]	; (80015d8 <MX_USART2_UART_Init+0x94>)
 800154c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800154e:	4b21      	ldr	r3, [pc, #132]	; (80015d4 <MX_USART2_UART_Init+0x90>)
 8001550:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001554:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001556:	4b1f      	ldr	r3, [pc, #124]	; (80015d4 <MX_USART2_UART_Init+0x90>)
 8001558:	2200      	movs	r2, #0
 800155a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800155c:	4b1d      	ldr	r3, [pc, #116]	; (80015d4 <MX_USART2_UART_Init+0x90>)
 800155e:	2200      	movs	r2, #0
 8001560:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001562:	4b1c      	ldr	r3, [pc, #112]	; (80015d4 <MX_USART2_UART_Init+0x90>)
 8001564:	2200      	movs	r2, #0
 8001566:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001568:	4b1a      	ldr	r3, [pc, #104]	; (80015d4 <MX_USART2_UART_Init+0x90>)
 800156a:	220c      	movs	r2, #12
 800156c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800156e:	4b19      	ldr	r3, [pc, #100]	; (80015d4 <MX_USART2_UART_Init+0x90>)
 8001570:	2200      	movs	r2, #0
 8001572:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001574:	4b17      	ldr	r3, [pc, #92]	; (80015d4 <MX_USART2_UART_Init+0x90>)
 8001576:	2200      	movs	r2, #0
 8001578:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800157a:	4b16      	ldr	r3, [pc, #88]	; (80015d4 <MX_USART2_UART_Init+0x90>)
 800157c:	2200      	movs	r2, #0
 800157e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001580:	4b14      	ldr	r3, [pc, #80]	; (80015d4 <MX_USART2_UART_Init+0x90>)
 8001582:	2200      	movs	r2, #0
 8001584:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001586:	4b13      	ldr	r3, [pc, #76]	; (80015d4 <MX_USART2_UART_Init+0x90>)
 8001588:	2200      	movs	r2, #0
 800158a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800158c:	4811      	ldr	r0, [pc, #68]	; (80015d4 <MX_USART2_UART_Init+0x90>)
 800158e:	f007 fd19 	bl	8008fc4 <HAL_UART_Init>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001598:	f7ff fd88 	bl	80010ac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800159c:	2100      	movs	r1, #0
 800159e:	480d      	ldr	r0, [pc, #52]	; (80015d4 <MX_USART2_UART_Init+0x90>)
 80015a0:	f008 fd49 	bl	800a036 <HAL_UARTEx_SetTxFifoThreshold>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80015aa:	f7ff fd7f 	bl	80010ac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015ae:	2100      	movs	r1, #0
 80015b0:	4808      	ldr	r0, [pc, #32]	; (80015d4 <MX_USART2_UART_Init+0x90>)
 80015b2:	f008 fd7e 	bl	800a0b2 <HAL_UARTEx_SetRxFifoThreshold>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80015bc:	f7ff fd76 	bl	80010ac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80015c0:	4804      	ldr	r0, [pc, #16]	; (80015d4 <MX_USART2_UART_Init+0x90>)
 80015c2:	f008 fcff 	bl	8009fc4 <HAL_UARTEx_DisableFifoMode>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80015cc:	f7ff fd6e 	bl	80010ac <Error_Handler>
  }

}
 80015d0:	bf00      	nop
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	24045b60 	.word	0x24045b60
 80015d8:	40004400 	.word	0x40004400

080015dc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80015e0:	4b22      	ldr	r3, [pc, #136]	; (800166c <MX_USART3_UART_Init+0x90>)
 80015e2:	4a23      	ldr	r2, [pc, #140]	; (8001670 <MX_USART3_UART_Init+0x94>)
 80015e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80015e6:	4b21      	ldr	r3, [pc, #132]	; (800166c <MX_USART3_UART_Init+0x90>)
 80015e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80015ee:	4b1f      	ldr	r3, [pc, #124]	; (800166c <MX_USART3_UART_Init+0x90>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80015f4:	4b1d      	ldr	r3, [pc, #116]	; (800166c <MX_USART3_UART_Init+0x90>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80015fa:	4b1c      	ldr	r3, [pc, #112]	; (800166c <MX_USART3_UART_Init+0x90>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001600:	4b1a      	ldr	r3, [pc, #104]	; (800166c <MX_USART3_UART_Init+0x90>)
 8001602:	220c      	movs	r2, #12
 8001604:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001606:	4b19      	ldr	r3, [pc, #100]	; (800166c <MX_USART3_UART_Init+0x90>)
 8001608:	2200      	movs	r2, #0
 800160a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800160c:	4b17      	ldr	r3, [pc, #92]	; (800166c <MX_USART3_UART_Init+0x90>)
 800160e:	2200      	movs	r2, #0
 8001610:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001612:	4b16      	ldr	r3, [pc, #88]	; (800166c <MX_USART3_UART_Init+0x90>)
 8001614:	2200      	movs	r2, #0
 8001616:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001618:	4b14      	ldr	r3, [pc, #80]	; (800166c <MX_USART3_UART_Init+0x90>)
 800161a:	2200      	movs	r2, #0
 800161c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800161e:	4b13      	ldr	r3, [pc, #76]	; (800166c <MX_USART3_UART_Init+0x90>)
 8001620:	2200      	movs	r2, #0
 8001622:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001624:	4811      	ldr	r0, [pc, #68]	; (800166c <MX_USART3_UART_Init+0x90>)
 8001626:	f007 fccd 	bl	8008fc4 <HAL_UART_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001630:	f7ff fd3c 	bl	80010ac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001634:	2100      	movs	r1, #0
 8001636:	480d      	ldr	r0, [pc, #52]	; (800166c <MX_USART3_UART_Init+0x90>)
 8001638:	f008 fcfd 	bl	800a036 <HAL_UARTEx_SetTxFifoThreshold>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001642:	f7ff fd33 	bl	80010ac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001646:	2100      	movs	r1, #0
 8001648:	4808      	ldr	r0, [pc, #32]	; (800166c <MX_USART3_UART_Init+0x90>)
 800164a:	f008 fd32 	bl	800a0b2 <HAL_UARTEx_SetRxFifoThreshold>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001654:	f7ff fd2a 	bl	80010ac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001658:	4804      	ldr	r0, [pc, #16]	; (800166c <MX_USART3_UART_Init+0x90>)
 800165a:	f008 fcb3 	bl	8009fc4 <HAL_UARTEx_DisableFifoMode>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001664:	f7ff fd22 	bl	80010ac <Error_Handler>
  }

}
 8001668:	bf00      	nop
 800166a:	bd80      	pop	{r7, pc}
 800166c:	24045764 	.word	0x24045764
 8001670:	40004800 	.word	0x40004800

08001674 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8001678:	4b22      	ldr	r3, [pc, #136]	; (8001704 <MX_USART6_UART_Init+0x90>)
 800167a:	4a23      	ldr	r2, [pc, #140]	; (8001708 <MX_USART6_UART_Init+0x94>)
 800167c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800167e:	4b21      	ldr	r3, [pc, #132]	; (8001704 <MX_USART6_UART_Init+0x90>)
 8001680:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001684:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001686:	4b1f      	ldr	r3, [pc, #124]	; (8001704 <MX_USART6_UART_Init+0x90>)
 8001688:	2200      	movs	r2, #0
 800168a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800168c:	4b1d      	ldr	r3, [pc, #116]	; (8001704 <MX_USART6_UART_Init+0x90>)
 800168e:	2200      	movs	r2, #0
 8001690:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001692:	4b1c      	ldr	r3, [pc, #112]	; (8001704 <MX_USART6_UART_Init+0x90>)
 8001694:	2200      	movs	r2, #0
 8001696:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001698:	4b1a      	ldr	r3, [pc, #104]	; (8001704 <MX_USART6_UART_Init+0x90>)
 800169a:	220c      	movs	r2, #12
 800169c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800169e:	4b19      	ldr	r3, [pc, #100]	; (8001704 <MX_USART6_UART_Init+0x90>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80016a4:	4b17      	ldr	r3, [pc, #92]	; (8001704 <MX_USART6_UART_Init+0x90>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016aa:	4b16      	ldr	r3, [pc, #88]	; (8001704 <MX_USART6_UART_Init+0x90>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016b0:	4b14      	ldr	r3, [pc, #80]	; (8001704 <MX_USART6_UART_Init+0x90>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	625a      	str	r2, [r3, #36]	; 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016b6:	4b13      	ldr	r3, [pc, #76]	; (8001704 <MX_USART6_UART_Init+0x90>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80016bc:	4811      	ldr	r0, [pc, #68]	; (8001704 <MX_USART6_UART_Init+0x90>)
 80016be:	f007 fc81 	bl	8008fc4 <HAL_UART_Init>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 80016c8:	f7ff fcf0 	bl	80010ac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016cc:	2100      	movs	r1, #0
 80016ce:	480d      	ldr	r0, [pc, #52]	; (8001704 <MX_USART6_UART_Init+0x90>)
 80016d0:	f008 fcb1 	bl	800a036 <HAL_UARTEx_SetTxFifoThreshold>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 80016da:	f7ff fce7 	bl	80010ac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016de:	2100      	movs	r1, #0
 80016e0:	4808      	ldr	r0, [pc, #32]	; (8001704 <MX_USART6_UART_Init+0x90>)
 80016e2:	f008 fce6 	bl	800a0b2 <HAL_UARTEx_SetRxFifoThreshold>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 80016ec:	f7ff fcde 	bl	80010ac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 80016f0:	4804      	ldr	r0, [pc, #16]	; (8001704 <MX_USART6_UART_Init+0x90>)
 80016f2:	f008 fc67 	bl	8009fc4 <HAL_UARTEx_DisableFifoMode>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 80016fc:	f7ff fcd6 	bl	80010ac <Error_Handler>
  }

}
 8001700:	bf00      	nop
 8001702:	bd80      	pop	{r7, pc}
 8001704:	24045ad4 	.word	0x24045ad4
 8001708:	40011400 	.word	0x40011400

0800170c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b08e      	sub	sp, #56	; 0x38
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001714:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	605a      	str	r2, [r3, #4]
 800171e:	609a      	str	r2, [r3, #8]
 8001720:	60da      	str	r2, [r3, #12]
 8001722:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a90      	ldr	r2, [pc, #576]	; (800196c <HAL_UART_MspInit+0x260>)
 800172a:	4293      	cmp	r3, r2
 800172c:	f040 808c 	bne.w	8001848 <HAL_UART_MspInit+0x13c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001730:	4b8f      	ldr	r3, [pc, #572]	; (8001970 <HAL_UART_MspInit+0x264>)
 8001732:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001736:	4a8e      	ldr	r2, [pc, #568]	; (8001970 <HAL_UART_MspInit+0x264>)
 8001738:	f043 0310 	orr.w	r3, r3, #16
 800173c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001740:	4b8b      	ldr	r3, [pc, #556]	; (8001970 <HAL_UART_MspInit+0x264>)
 8001742:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001746:	f003 0310 	and.w	r3, r3, #16
 800174a:	623b      	str	r3, [r7, #32]
 800174c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800174e:	4b88      	ldr	r3, [pc, #544]	; (8001970 <HAL_UART_MspInit+0x264>)
 8001750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001754:	4a86      	ldr	r2, [pc, #536]	; (8001970 <HAL_UART_MspInit+0x264>)
 8001756:	f043 0301 	orr.w	r3, r3, #1
 800175a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800175e:	4b84      	ldr	r3, [pc, #528]	; (8001970 <HAL_UART_MspInit+0x264>)
 8001760:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001764:	f003 0301 	and.w	r3, r3, #1
 8001768:	61fb      	str	r3, [r7, #28]
 800176a:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800176c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001770:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001772:	2302      	movs	r3, #2
 8001774:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	2300      	movs	r3, #0
 8001778:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177a:	2300      	movs	r3, #0
 800177c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800177e:	2307      	movs	r3, #7
 8001780:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001782:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001786:	4619      	mov	r1, r3
 8001788:	487a      	ldr	r0, [pc, #488]	; (8001974 <HAL_UART_MspInit+0x268>)
 800178a:	f004 f9d5 	bl	8005b38 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream0;
 800178e:	4b7a      	ldr	r3, [pc, #488]	; (8001978 <HAL_UART_MspInit+0x26c>)
 8001790:	4a7a      	ldr	r2, [pc, #488]	; (800197c <HAL_UART_MspInit+0x270>)
 8001792:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8001794:	4b78      	ldr	r3, [pc, #480]	; (8001978 <HAL_UART_MspInit+0x26c>)
 8001796:	2229      	movs	r2, #41	; 0x29
 8001798:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800179a:	4b77      	ldr	r3, [pc, #476]	; (8001978 <HAL_UART_MspInit+0x26c>)
 800179c:	2200      	movs	r2, #0
 800179e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017a0:	4b75      	ldr	r3, [pc, #468]	; (8001978 <HAL_UART_MspInit+0x26c>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017a6:	4b74      	ldr	r3, [pc, #464]	; (8001978 <HAL_UART_MspInit+0x26c>)
 80017a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017ac:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017ae:	4b72      	ldr	r3, [pc, #456]	; (8001978 <HAL_UART_MspInit+0x26c>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017b4:	4b70      	ldr	r3, [pc, #448]	; (8001978 <HAL_UART_MspInit+0x26c>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80017ba:	4b6f      	ldr	r3, [pc, #444]	; (8001978 <HAL_UART_MspInit+0x26c>)
 80017bc:	2200      	movs	r2, #0
 80017be:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80017c0:	4b6d      	ldr	r3, [pc, #436]	; (8001978 <HAL_UART_MspInit+0x26c>)
 80017c2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80017c6:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017c8:	4b6b      	ldr	r3, [pc, #428]	; (8001978 <HAL_UART_MspInit+0x26c>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80017ce:	486a      	ldr	r0, [pc, #424]	; (8001978 <HAL_UART_MspInit+0x26c>)
 80017d0:	f000 fe5e 	bl	8002490 <HAL_DMA_Init>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 80017da:	f7ff fc67 	bl	80010ac <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a65      	ldr	r2, [pc, #404]	; (8001978 <HAL_UART_MspInit+0x26c>)
 80017e2:	679a      	str	r2, [r3, #120]	; 0x78
 80017e4:	4a64      	ldr	r2, [pc, #400]	; (8001978 <HAL_UART_MspInit+0x26c>)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream1;
 80017ea:	4b65      	ldr	r3, [pc, #404]	; (8001980 <HAL_UART_MspInit+0x274>)
 80017ec:	4a65      	ldr	r2, [pc, #404]	; (8001984 <HAL_UART_MspInit+0x278>)
 80017ee:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80017f0:	4b63      	ldr	r3, [pc, #396]	; (8001980 <HAL_UART_MspInit+0x274>)
 80017f2:	222a      	movs	r2, #42	; 0x2a
 80017f4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017f6:	4b62      	ldr	r3, [pc, #392]	; (8001980 <HAL_UART_MspInit+0x274>)
 80017f8:	2240      	movs	r2, #64	; 0x40
 80017fa:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017fc:	4b60      	ldr	r3, [pc, #384]	; (8001980 <HAL_UART_MspInit+0x274>)
 80017fe:	2200      	movs	r2, #0
 8001800:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001802:	4b5f      	ldr	r3, [pc, #380]	; (8001980 <HAL_UART_MspInit+0x274>)
 8001804:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001808:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800180a:	4b5d      	ldr	r3, [pc, #372]	; (8001980 <HAL_UART_MspInit+0x274>)
 800180c:	2200      	movs	r2, #0
 800180e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001810:	4b5b      	ldr	r3, [pc, #364]	; (8001980 <HAL_UART_MspInit+0x274>)
 8001812:	2200      	movs	r2, #0
 8001814:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001816:	4b5a      	ldr	r3, [pc, #360]	; (8001980 <HAL_UART_MspInit+0x274>)
 8001818:	2200      	movs	r2, #0
 800181a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800181c:	4b58      	ldr	r3, [pc, #352]	; (8001980 <HAL_UART_MspInit+0x274>)
 800181e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001822:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001824:	4b56      	ldr	r3, [pc, #344]	; (8001980 <HAL_UART_MspInit+0x274>)
 8001826:	2200      	movs	r2, #0
 8001828:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800182a:	4855      	ldr	r0, [pc, #340]	; (8001980 <HAL_UART_MspInit+0x274>)
 800182c:	f000 fe30 	bl	8002490 <HAL_DMA_Init>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8001836:	f7ff fc39 	bl	80010ac <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a50      	ldr	r2, [pc, #320]	; (8001980 <HAL_UART_MspInit+0x274>)
 800183e:	675a      	str	r2, [r3, #116]	; 0x74
 8001840:	4a4f      	ldr	r2, [pc, #316]	; (8001980 <HAL_UART_MspInit+0x274>)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001846:	e1aa      	b.n	8001b9e <HAL_UART_MspInit+0x492>
  else if(uartHandle->Instance==USART2)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a4e      	ldr	r2, [pc, #312]	; (8001988 <HAL_UART_MspInit+0x27c>)
 800184e:	4293      	cmp	r3, r2
 8001850:	f040 80a6 	bne.w	80019a0 <HAL_UART_MspInit+0x294>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001854:	4b46      	ldr	r3, [pc, #280]	; (8001970 <HAL_UART_MspInit+0x264>)
 8001856:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800185a:	4a45      	ldr	r2, [pc, #276]	; (8001970 <HAL_UART_MspInit+0x264>)
 800185c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001860:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001864:	4b42      	ldr	r3, [pc, #264]	; (8001970 <HAL_UART_MspInit+0x264>)
 8001866:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800186a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800186e:	61bb      	str	r3, [r7, #24]
 8001870:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001872:	4b3f      	ldr	r3, [pc, #252]	; (8001970 <HAL_UART_MspInit+0x264>)
 8001874:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001878:	4a3d      	ldr	r2, [pc, #244]	; (8001970 <HAL_UART_MspInit+0x264>)
 800187a:	f043 0308 	orr.w	r3, r3, #8
 800187e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001882:	4b3b      	ldr	r3, [pc, #236]	; (8001970 <HAL_UART_MspInit+0x264>)
 8001884:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001888:	f003 0308 	and.w	r3, r3, #8
 800188c:	617b      	str	r3, [r7, #20]
 800188e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001890:	2360      	movs	r3, #96	; 0x60
 8001892:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001894:	2302      	movs	r3, #2
 8001896:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001898:	2300      	movs	r3, #0
 800189a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189c:	2300      	movs	r3, #0
 800189e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018a0:	2307      	movs	r3, #7
 80018a2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018a8:	4619      	mov	r1, r3
 80018aa:	4838      	ldr	r0, [pc, #224]	; (800198c <HAL_UART_MspInit+0x280>)
 80018ac:	f004 f944 	bl	8005b38 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA2_Stream4;
 80018b0:	4b37      	ldr	r3, [pc, #220]	; (8001990 <HAL_UART_MspInit+0x284>)
 80018b2:	4a38      	ldr	r2, [pc, #224]	; (8001994 <HAL_UART_MspInit+0x288>)
 80018b4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80018b6:	4b36      	ldr	r3, [pc, #216]	; (8001990 <HAL_UART_MspInit+0x284>)
 80018b8:	222b      	movs	r2, #43	; 0x2b
 80018ba:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018bc:	4b34      	ldr	r3, [pc, #208]	; (8001990 <HAL_UART_MspInit+0x284>)
 80018be:	2200      	movs	r2, #0
 80018c0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018c2:	4b33      	ldr	r3, [pc, #204]	; (8001990 <HAL_UART_MspInit+0x284>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018c8:	4b31      	ldr	r3, [pc, #196]	; (8001990 <HAL_UART_MspInit+0x284>)
 80018ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018ce:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018d0:	4b2f      	ldr	r3, [pc, #188]	; (8001990 <HAL_UART_MspInit+0x284>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018d6:	4b2e      	ldr	r3, [pc, #184]	; (8001990 <HAL_UART_MspInit+0x284>)
 80018d8:	2200      	movs	r2, #0
 80018da:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80018dc:	4b2c      	ldr	r3, [pc, #176]	; (8001990 <HAL_UART_MspInit+0x284>)
 80018de:	2200      	movs	r2, #0
 80018e0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80018e2:	4b2b      	ldr	r3, [pc, #172]	; (8001990 <HAL_UART_MspInit+0x284>)
 80018e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80018e8:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018ea:	4b29      	ldr	r3, [pc, #164]	; (8001990 <HAL_UART_MspInit+0x284>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80018f0:	4827      	ldr	r0, [pc, #156]	; (8001990 <HAL_UART_MspInit+0x284>)
 80018f2:	f000 fdcd 	bl	8002490 <HAL_DMA_Init>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <HAL_UART_MspInit+0x1f4>
      Error_Handler();
 80018fc:	f7ff fbd6 	bl	80010ac <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	4a23      	ldr	r2, [pc, #140]	; (8001990 <HAL_UART_MspInit+0x284>)
 8001904:	679a      	str	r2, [r3, #120]	; 0x78
 8001906:	4a22      	ldr	r2, [pc, #136]	; (8001990 <HAL_UART_MspInit+0x284>)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA2_Stream5;
 800190c:	4b22      	ldr	r3, [pc, #136]	; (8001998 <HAL_UART_MspInit+0x28c>)
 800190e:	4a23      	ldr	r2, [pc, #140]	; (800199c <HAL_UART_MspInit+0x290>)
 8001910:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001912:	4b21      	ldr	r3, [pc, #132]	; (8001998 <HAL_UART_MspInit+0x28c>)
 8001914:	222c      	movs	r2, #44	; 0x2c
 8001916:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001918:	4b1f      	ldr	r3, [pc, #124]	; (8001998 <HAL_UART_MspInit+0x28c>)
 800191a:	2240      	movs	r2, #64	; 0x40
 800191c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800191e:	4b1e      	ldr	r3, [pc, #120]	; (8001998 <HAL_UART_MspInit+0x28c>)
 8001920:	2200      	movs	r2, #0
 8001922:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001924:	4b1c      	ldr	r3, [pc, #112]	; (8001998 <HAL_UART_MspInit+0x28c>)
 8001926:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800192a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800192c:	4b1a      	ldr	r3, [pc, #104]	; (8001998 <HAL_UART_MspInit+0x28c>)
 800192e:	2200      	movs	r2, #0
 8001930:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001932:	4b19      	ldr	r3, [pc, #100]	; (8001998 <HAL_UART_MspInit+0x28c>)
 8001934:	2200      	movs	r2, #0
 8001936:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001938:	4b17      	ldr	r3, [pc, #92]	; (8001998 <HAL_UART_MspInit+0x28c>)
 800193a:	2200      	movs	r2, #0
 800193c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800193e:	4b16      	ldr	r3, [pc, #88]	; (8001998 <HAL_UART_MspInit+0x28c>)
 8001940:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001944:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001946:	4b14      	ldr	r3, [pc, #80]	; (8001998 <HAL_UART_MspInit+0x28c>)
 8001948:	2200      	movs	r2, #0
 800194a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800194c:	4812      	ldr	r0, [pc, #72]	; (8001998 <HAL_UART_MspInit+0x28c>)
 800194e:	f000 fd9f 	bl	8002490 <HAL_DMA_Init>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <HAL_UART_MspInit+0x250>
      Error_Handler();
 8001958:	f7ff fba8 	bl	80010ac <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	4a0e      	ldr	r2, [pc, #56]	; (8001998 <HAL_UART_MspInit+0x28c>)
 8001960:	675a      	str	r2, [r3, #116]	; 0x74
 8001962:	4a0d      	ldr	r2, [pc, #52]	; (8001998 <HAL_UART_MspInit+0x28c>)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001968:	e119      	b.n	8001b9e <HAL_UART_MspInit+0x492>
 800196a:	bf00      	nop
 800196c:	40011000 	.word	0x40011000
 8001970:	58024400 	.word	0x58024400
 8001974:	58020000 	.word	0x58020000
 8001978:	24045958 	.word	0x24045958
 800197c:	40020410 	.word	0x40020410
 8001980:	24045868 	.word	0x24045868
 8001984:	40020428 	.word	0x40020428
 8001988:	40004400 	.word	0x40004400
 800198c:	58020c00 	.word	0x58020c00
 8001990:	240455fc 	.word	0x240455fc
 8001994:	40020470 	.word	0x40020470
 8001998:	240459d0 	.word	0x240459d0
 800199c:	40020488 	.word	0x40020488
  else if(uartHandle->Instance==USART3)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a80      	ldr	r2, [pc, #512]	; (8001ba8 <HAL_UART_MspInit+0x49c>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d16b      	bne.n	8001a82 <HAL_UART_MspInit+0x376>
    __HAL_RCC_USART3_CLK_ENABLE();
 80019aa:	4b80      	ldr	r3, [pc, #512]	; (8001bac <HAL_UART_MspInit+0x4a0>)
 80019ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80019b0:	4a7e      	ldr	r2, [pc, #504]	; (8001bac <HAL_UART_MspInit+0x4a0>)
 80019b2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019b6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80019ba:	4b7c      	ldr	r3, [pc, #496]	; (8001bac <HAL_UART_MspInit+0x4a0>)
 80019bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80019c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019c4:	613b      	str	r3, [r7, #16]
 80019c6:	693b      	ldr	r3, [r7, #16]
    hdma_usart3_rx.Instance = DMA2_Stream2;
 80019c8:	4b79      	ldr	r3, [pc, #484]	; (8001bb0 <HAL_UART_MspInit+0x4a4>)
 80019ca:	4a7a      	ldr	r2, [pc, #488]	; (8001bb4 <HAL_UART_MspInit+0x4a8>)
 80019cc:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80019ce:	4b78      	ldr	r3, [pc, #480]	; (8001bb0 <HAL_UART_MspInit+0x4a4>)
 80019d0:	222d      	movs	r2, #45	; 0x2d
 80019d2:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019d4:	4b76      	ldr	r3, [pc, #472]	; (8001bb0 <HAL_UART_MspInit+0x4a4>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019da:	4b75      	ldr	r3, [pc, #468]	; (8001bb0 <HAL_UART_MspInit+0x4a4>)
 80019dc:	2200      	movs	r2, #0
 80019de:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019e0:	4b73      	ldr	r3, [pc, #460]	; (8001bb0 <HAL_UART_MspInit+0x4a4>)
 80019e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019e6:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019e8:	4b71      	ldr	r3, [pc, #452]	; (8001bb0 <HAL_UART_MspInit+0x4a4>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019ee:	4b70      	ldr	r3, [pc, #448]	; (8001bb0 <HAL_UART_MspInit+0x4a4>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80019f4:	4b6e      	ldr	r3, [pc, #440]	; (8001bb0 <HAL_UART_MspInit+0x4a4>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80019fa:	4b6d      	ldr	r3, [pc, #436]	; (8001bb0 <HAL_UART_MspInit+0x4a4>)
 80019fc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001a00:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a02:	4b6b      	ldr	r3, [pc, #428]	; (8001bb0 <HAL_UART_MspInit+0x4a4>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001a08:	4869      	ldr	r0, [pc, #420]	; (8001bb0 <HAL_UART_MspInit+0x4a4>)
 8001a0a:	f000 fd41 	bl	8002490 <HAL_DMA_Init>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <HAL_UART_MspInit+0x30c>
      Error_Handler();
 8001a14:	f7ff fb4a 	bl	80010ac <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	4a65      	ldr	r2, [pc, #404]	; (8001bb0 <HAL_UART_MspInit+0x4a4>)
 8001a1c:	679a      	str	r2, [r3, #120]	; 0x78
 8001a1e:	4a64      	ldr	r2, [pc, #400]	; (8001bb0 <HAL_UART_MspInit+0x4a4>)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA2_Stream3;
 8001a24:	4b64      	ldr	r3, [pc, #400]	; (8001bb8 <HAL_UART_MspInit+0x4ac>)
 8001a26:	4a65      	ldr	r2, [pc, #404]	; (8001bbc <HAL_UART_MspInit+0x4b0>)
 8001a28:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8001a2a:	4b63      	ldr	r3, [pc, #396]	; (8001bb8 <HAL_UART_MspInit+0x4ac>)
 8001a2c:	222e      	movs	r2, #46	; 0x2e
 8001a2e:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a30:	4b61      	ldr	r3, [pc, #388]	; (8001bb8 <HAL_UART_MspInit+0x4ac>)
 8001a32:	2240      	movs	r2, #64	; 0x40
 8001a34:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a36:	4b60      	ldr	r3, [pc, #384]	; (8001bb8 <HAL_UART_MspInit+0x4ac>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a3c:	4b5e      	ldr	r3, [pc, #376]	; (8001bb8 <HAL_UART_MspInit+0x4ac>)
 8001a3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a42:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a44:	4b5c      	ldr	r3, [pc, #368]	; (8001bb8 <HAL_UART_MspInit+0x4ac>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a4a:	4b5b      	ldr	r3, [pc, #364]	; (8001bb8 <HAL_UART_MspInit+0x4ac>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001a50:	4b59      	ldr	r3, [pc, #356]	; (8001bb8 <HAL_UART_MspInit+0x4ac>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001a56:	4b58      	ldr	r3, [pc, #352]	; (8001bb8 <HAL_UART_MspInit+0x4ac>)
 8001a58:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001a5c:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a5e:	4b56      	ldr	r3, [pc, #344]	; (8001bb8 <HAL_UART_MspInit+0x4ac>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001a64:	4854      	ldr	r0, [pc, #336]	; (8001bb8 <HAL_UART_MspInit+0x4ac>)
 8001a66:	f000 fd13 	bl	8002490 <HAL_DMA_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <HAL_UART_MspInit+0x368>
      Error_Handler();
 8001a70:	f7ff fb1c 	bl	80010ac <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	4a50      	ldr	r2, [pc, #320]	; (8001bb8 <HAL_UART_MspInit+0x4ac>)
 8001a78:	675a      	str	r2, [r3, #116]	; 0x74
 8001a7a:	4a4f      	ldr	r2, [pc, #316]	; (8001bb8 <HAL_UART_MspInit+0x4ac>)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001a80:	e08d      	b.n	8001b9e <HAL_UART_MspInit+0x492>
  else if(uartHandle->Instance==USART6)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a4e      	ldr	r2, [pc, #312]	; (8001bc0 <HAL_UART_MspInit+0x4b4>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	f040 8088 	bne.w	8001b9e <HAL_UART_MspInit+0x492>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001a8e:	4b47      	ldr	r3, [pc, #284]	; (8001bac <HAL_UART_MspInit+0x4a0>)
 8001a90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001a94:	4a45      	ldr	r2, [pc, #276]	; (8001bac <HAL_UART_MspInit+0x4a0>)
 8001a96:	f043 0320 	orr.w	r3, r3, #32
 8001a9a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001a9e:	4b43      	ldr	r3, [pc, #268]	; (8001bac <HAL_UART_MspInit+0x4a0>)
 8001aa0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001aa4:	f003 0320 	and.w	r3, r3, #32
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aac:	4b3f      	ldr	r3, [pc, #252]	; (8001bac <HAL_UART_MspInit+0x4a0>)
 8001aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ab2:	4a3e      	ldr	r2, [pc, #248]	; (8001bac <HAL_UART_MspInit+0x4a0>)
 8001ab4:	f043 0304 	orr.w	r3, r3, #4
 8001ab8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001abc:	4b3b      	ldr	r3, [pc, #236]	; (8001bac <HAL_UART_MspInit+0x4a0>)
 8001abe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ac2:	f003 0304 	and.w	r3, r3, #4
 8001ac6:	60bb      	str	r3, [r7, #8]
 8001ac8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001aca:	23c0      	movs	r3, #192	; 0xc0
 8001acc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8001ada:	2307      	movs	r3, #7
 8001adc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ade:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4837      	ldr	r0, [pc, #220]	; (8001bc4 <HAL_UART_MspInit+0x4b8>)
 8001ae6:	f004 f827 	bl	8005b38 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream6;
 8001aea:	4b37      	ldr	r3, [pc, #220]	; (8001bc8 <HAL_UART_MspInit+0x4bc>)
 8001aec:	4a37      	ldr	r2, [pc, #220]	; (8001bcc <HAL_UART_MspInit+0x4c0>)
 8001aee:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Request = DMA_REQUEST_USART6_RX;
 8001af0:	4b35      	ldr	r3, [pc, #212]	; (8001bc8 <HAL_UART_MspInit+0x4bc>)
 8001af2:	2247      	movs	r2, #71	; 0x47
 8001af4:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001af6:	4b34      	ldr	r3, [pc, #208]	; (8001bc8 <HAL_UART_MspInit+0x4bc>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001afc:	4b32      	ldr	r3, [pc, #200]	; (8001bc8 <HAL_UART_MspInit+0x4bc>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b02:	4b31      	ldr	r3, [pc, #196]	; (8001bc8 <HAL_UART_MspInit+0x4bc>)
 8001b04:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b08:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b0a:	4b2f      	ldr	r3, [pc, #188]	; (8001bc8 <HAL_UART_MspInit+0x4bc>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b10:	4b2d      	ldr	r3, [pc, #180]	; (8001bc8 <HAL_UART_MspInit+0x4bc>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8001b16:	4b2c      	ldr	r3, [pc, #176]	; (8001bc8 <HAL_UART_MspInit+0x4bc>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b1c:	4b2a      	ldr	r3, [pc, #168]	; (8001bc8 <HAL_UART_MspInit+0x4bc>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b22:	4b29      	ldr	r3, [pc, #164]	; (8001bc8 <HAL_UART_MspInit+0x4bc>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001b28:	4827      	ldr	r0, [pc, #156]	; (8001bc8 <HAL_UART_MspInit+0x4bc>)
 8001b2a:	f000 fcb1 	bl	8002490 <HAL_DMA_Init>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <HAL_UART_MspInit+0x42c>
      Error_Handler();
 8001b34:	f7ff faba 	bl	80010ac <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	4a23      	ldr	r2, [pc, #140]	; (8001bc8 <HAL_UART_MspInit+0x4bc>)
 8001b3c:	679a      	str	r2, [r3, #120]	; 0x78
 8001b3e:	4a22      	ldr	r2, [pc, #136]	; (8001bc8 <HAL_UART_MspInit+0x4bc>)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream7;
 8001b44:	4b22      	ldr	r3, [pc, #136]	; (8001bd0 <HAL_UART_MspInit+0x4c4>)
 8001b46:	4a23      	ldr	r2, [pc, #140]	; (8001bd4 <HAL_UART_MspInit+0x4c8>)
 8001b48:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Request = DMA_REQUEST_USART6_TX;
 8001b4a:	4b21      	ldr	r3, [pc, #132]	; (8001bd0 <HAL_UART_MspInit+0x4c4>)
 8001b4c:	2248      	movs	r2, #72	; 0x48
 8001b4e:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b50:	4b1f      	ldr	r3, [pc, #124]	; (8001bd0 <HAL_UART_MspInit+0x4c4>)
 8001b52:	2240      	movs	r2, #64	; 0x40
 8001b54:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b56:	4b1e      	ldr	r3, [pc, #120]	; (8001bd0 <HAL_UART_MspInit+0x4c4>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b5c:	4b1c      	ldr	r3, [pc, #112]	; (8001bd0 <HAL_UART_MspInit+0x4c4>)
 8001b5e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b62:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b64:	4b1a      	ldr	r3, [pc, #104]	; (8001bd0 <HAL_UART_MspInit+0x4c4>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b6a:	4b19      	ldr	r3, [pc, #100]	; (8001bd0 <HAL_UART_MspInit+0x4c4>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8001b70:	4b17      	ldr	r3, [pc, #92]	; (8001bd0 <HAL_UART_MspInit+0x4c4>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b76:	4b16      	ldr	r3, [pc, #88]	; (8001bd0 <HAL_UART_MspInit+0x4c4>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b7c:	4b14      	ldr	r3, [pc, #80]	; (8001bd0 <HAL_UART_MspInit+0x4c4>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8001b82:	4813      	ldr	r0, [pc, #76]	; (8001bd0 <HAL_UART_MspInit+0x4c4>)
 8001b84:	f000 fc84 	bl	8002490 <HAL_DMA_Init>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <HAL_UART_MspInit+0x486>
      Error_Handler();
 8001b8e:	f7ff fa8d 	bl	80010ac <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a0e      	ldr	r2, [pc, #56]	; (8001bd0 <HAL_UART_MspInit+0x4c4>)
 8001b96:	675a      	str	r2, [r3, #116]	; 0x74
 8001b98:	4a0d      	ldr	r2, [pc, #52]	; (8001bd0 <HAL_UART_MspInit+0x4c4>)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001b9e:	bf00      	nop
 8001ba0:	3738      	adds	r7, #56	; 0x38
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40004800 	.word	0x40004800
 8001bac:	58024400 	.word	0x58024400
 8001bb0:	240456ec 	.word	0x240456ec
 8001bb4:	40020440 	.word	0x40020440
 8001bb8:	240457f0 	.word	0x240457f0
 8001bbc:	40020458 	.word	0x40020458
 8001bc0:	40011400 	.word	0x40011400
 8001bc4:	58020800 	.word	0x58020800
 8001bc8:	24045674 	.word	0x24045674
 8001bcc:	400204a0 	.word	0x400204a0
 8001bd0:	240458e0 	.word	0x240458e0
 8001bd4:	400204b8 	.word	0x400204b8

08001bd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack      /* set stack pointer */
 8001bd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c10 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001bdc:	f7fe fd62 	bl	80006a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001be0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001be2:	e003      	b.n	8001bec <LoopCopyDataInit>

08001be4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001be4:	4b0b      	ldr	r3, [pc, #44]	; (8001c14 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8001be6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001be8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001bea:	3104      	adds	r1, #4

08001bec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001bec:	480a      	ldr	r0, [pc, #40]	; (8001c18 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8001bee:	4b0b      	ldr	r3, [pc, #44]	; (8001c1c <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8001bf0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001bf2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001bf4:	d3f6      	bcc.n	8001be4 <CopyDataInit>
  ldr  r2, =_sbss
 8001bf6:	4a0a      	ldr	r2, [pc, #40]	; (8001c20 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8001bf8:	e002      	b.n	8001c00 <LoopFillZerobss>

08001bfa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001bfa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001bfc:	f842 3b04 	str.w	r3, [r2], #4

08001c00 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001c00:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8001c02:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001c04:	d3f9      	bcc.n	8001bfa <FillZerobss>
   
/* Call static constructors */
    bl __libc_init_array
 8001c06:	f01e fde3 	bl	80207d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c0a:	f7ff f8a5 	bl	8000d58 <main>
  bx  lr    
 8001c0e:	4770      	bx	lr
   ldr   sp, =_estack      /* set stack pointer */
 8001c10:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8001c14:	08027ab4 	.word	0x08027ab4
  ldr  r0, =_sdata
 8001c18:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 8001c1c:	24000210 	.word	0x24000210
  ldr  r2, =_sbss
 8001c20:	24000210 	.word	0x24000210
  ldr  r3, = _ebss
 8001c24:	24048ea8 	.word	0x24048ea8

08001c28 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c28:	e7fe      	b.n	8001c28 <ADC3_IRQHandler>

08001c2a <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b083      	sub	sp, #12
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
 8001c32:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d00b      	beq.n	8001c52 <LAN8742_RegisterBusIO+0x28>
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d007      	beq.n	8001c52 <LAN8742_RegisterBusIO+0x28>
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d003      	beq.n	8001c52 <LAN8742_RegisterBusIO+0x28>
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	691b      	ldr	r3, [r3, #16]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d102      	bne.n	8001c58 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8001c52:	f04f 33ff 	mov.w	r3, #4294967295
 8001c56:	e014      	b.n	8001c82 <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685a      	ldr	r2, [r3, #4]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	68da      	ldr	r2, [r3, #12]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	689a      	ldr	r2, [r3, #8]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	691a      	ldr	r2, [r3, #16]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 8001c80:	2300      	movs	r3, #0
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr

08001c8e <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b086      	sub	sp, #24
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	60bb      	str	r3, [r7, #8]
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d17c      	bne.n	8001da8 <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d002      	beq.n	8001cbc <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2220      	movs	r2, #32
 8001cc0:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	617b      	str	r3, [r7, #20]
 8001cc6:	e01c      	b.n	8001d02 <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	695b      	ldr	r3, [r3, #20]
 8001ccc:	f107 0208 	add.w	r2, r7, #8
 8001cd0:	2112      	movs	r1, #18
 8001cd2:	6978      	ldr	r0, [r7, #20]
 8001cd4:	4798      	blx	r3
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	da03      	bge.n	8001ce4 <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 8001cdc:	f06f 0304 	mvn.w	r3, #4
 8001ce0:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 8001ce2:	e00b      	b.n	8001cfc <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	f003 031f 	and.w	r3, r3, #31
 8001cea:	697a      	ldr	r2, [r7, #20]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d105      	bne.n	8001cfc <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	613b      	str	r3, [r7, #16]
         break;
 8001cfa:	e005      	b.n	8001d08 <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	3301      	adds	r3, #1
 8001d00:	617b      	str	r3, [r7, #20]
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	2b1f      	cmp	r3, #31
 8001d06:	d9df      	bls.n	8001cc8 <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2b1f      	cmp	r3, #31
 8001d0e:	d902      	bls.n	8001d16 <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8001d10:	f06f 0302 	mvn.w	r3, #2
 8001d14:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d145      	bne.n	8001da8 <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	691b      	ldr	r3, [r3, #16]
 8001d20:	687a      	ldr	r2, [r7, #4]
 8001d22:	6810      	ldr	r0, [r2, #0]
 8001d24:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001d28:	2100      	movs	r1, #0
 8001d2a:	4798      	blx	r3
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	db37      	blt.n	8001da2 <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	695b      	ldr	r3, [r3, #20]
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	6810      	ldr	r0, [r2, #0]
 8001d3a:	f107 0208 	add.w	r2, r7, #8
 8001d3e:	2100      	movs	r1, #0
 8001d40:	4798      	blx	r3
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	db28      	blt.n	8001d9a <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	4798      	blx	r3
 8001d4e:	4603      	mov	r3, r0
 8001d50:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8001d52:	e01c      	b.n	8001d8e <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	4798      	blx	r3
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001d66:	d80e      	bhi.n	8001d86 <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	695b      	ldr	r3, [r3, #20]
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	6810      	ldr	r0, [r2, #0]
 8001d70:	f107 0208 	add.w	r2, r7, #8
 8001d74:	2100      	movs	r1, #0
 8001d76:	4798      	blx	r3
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	da07      	bge.n	8001d8e <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 8001d7e:	f06f 0304 	mvn.w	r3, #4
 8001d82:	613b      	str	r3, [r7, #16]
                 break;
 8001d84:	e010      	b.n	8001da8 <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 8001d86:	f06f 0301 	mvn.w	r3, #1
 8001d8a:	613b      	str	r3, [r7, #16]
               break;
 8001d8c:	e00c      	b.n	8001da8 <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d1dd      	bne.n	8001d54 <LAN8742_Init+0xc6>
 8001d98:	e006      	b.n	8001da8 <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 8001d9a:	f06f 0304 	mvn.w	r3, #4
 8001d9e:	613b      	str	r3, [r7, #16]
 8001da0:	e002      	b.n	8001da8 <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 8001da2:	f06f 0303 	mvn.w	r3, #3
 8001da6:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d112      	bne.n	8001dd4 <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	699b      	ldr	r3, [r3, #24]
 8001db2:	4798      	blx	r3
 8001db4:	4603      	mov	r3, r0
 8001db6:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 8001db8:	bf00      	nop
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	699b      	ldr	r3, [r3, #24]
 8001dbe:	4798      	blx	r3
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001dcc:	d9f5      	bls.n	8001dba <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 8001dd4:	693b      	ldr	r3, [r7, #16]
 }
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3718      	adds	r7, #24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b084      	sub	sp, #16
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8001de6:	2300      	movs	r3, #0
 8001de8:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	695b      	ldr	r3, [r3, #20]
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	6810      	ldr	r0, [r2, #0]
 8001df2:	f107 020c 	add.w	r2, r7, #12
 8001df6:	2101      	movs	r1, #1
 8001df8:	4798      	blx	r3
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	da02      	bge.n	8001e06 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001e00:	f06f 0304 	mvn.w	r3, #4
 8001e04:	e06e      	b.n	8001ee4 <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	695b      	ldr	r3, [r3, #20]
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	6810      	ldr	r0, [r2, #0]
 8001e0e:	f107 020c 	add.w	r2, r7, #12
 8001e12:	2101      	movs	r1, #1
 8001e14:	4798      	blx	r3
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	da02      	bge.n	8001e22 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001e1c:	f06f 0304 	mvn.w	r3, #4
 8001e20:	e060      	b.n	8001ee4 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	f003 0304 	and.w	r3, r3, #4
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d101      	bne.n	8001e30 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e059      	b.n	8001ee4 <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	695b      	ldr	r3, [r3, #20]
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	6810      	ldr	r0, [r2, #0]
 8001e38:	f107 020c 	add.w	r2, r7, #12
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	4798      	blx	r3
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	da02      	bge.n	8001e4c <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001e46:	f06f 0304 	mvn.w	r3, #4
 8001e4a:	e04b      	b.n	8001ee4 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d11b      	bne.n	8001e8e <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d006      	beq.n	8001e6e <LAN8742_GetLinkState+0x90>
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	e03a      	b.n	8001ee4 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e033      	b.n	8001ee4 <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001e86:	2304      	movs	r3, #4
 8001e88:	e02c      	b.n	8001ee4 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001e8a:	2305      	movs	r3, #5
 8001e8c:	e02a      	b.n	8001ee4 <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	695b      	ldr	r3, [r3, #20]
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	6810      	ldr	r0, [r2, #0]
 8001e96:	f107 020c 	add.w	r2, r7, #12
 8001e9a:	211f      	movs	r1, #31
 8001e9c:	4798      	blx	r3
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	da02      	bge.n	8001eaa <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8001ea4:	f06f 0304 	mvn.w	r3, #4
 8001ea8:	e01c      	b.n	8001ee4 <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d101      	bne.n	8001eb8 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8001eb4:	2306      	movs	r3, #6
 8001eb6:	e015      	b.n	8001ee4 <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f003 031c 	and.w	r3, r3, #28
 8001ebe:	2b18      	cmp	r3, #24
 8001ec0:	d101      	bne.n	8001ec6 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	e00e      	b.n	8001ee4 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	f003 031c 	and.w	r3, r3, #28
 8001ecc:	2b08      	cmp	r3, #8
 8001ece:	d101      	bne.n	8001ed4 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e007      	b.n	8001ee4 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	f003 031c 	and.w	r3, r3, #28
 8001eda:	2b14      	cmp	r3, #20
 8001edc:	d101      	bne.n	8001ee2 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001ede:	2304      	movs	r3, #4
 8001ee0:	e000      	b.n	8001ee4 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001ee2:	2305      	movs	r3, #5
    }				
  }
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3710      	adds	r7, #16
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}

08001eec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ef2:	2003      	movs	r0, #3
 8001ef4:	f000 f923 	bl	800213e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001ef8:	f004 ffb0 	bl	8006e5c <HAL_RCC_GetSysClockFreq>
 8001efc:	4601      	mov	r1, r0
 8001efe:	4b15      	ldr	r3, [pc, #84]	; (8001f54 <HAL_Init+0x68>)
 8001f00:	699b      	ldr	r3, [r3, #24]
 8001f02:	0a1b      	lsrs	r3, r3, #8
 8001f04:	f003 030f 	and.w	r3, r3, #15
 8001f08:	4a13      	ldr	r2, [pc, #76]	; (8001f58 <HAL_Init+0x6c>)
 8001f0a:	5cd3      	ldrb	r3, [r2, r3]
 8001f0c:	f003 031f 	and.w	r3, r3, #31
 8001f10:	fa21 f303 	lsr.w	r3, r1, r3
 8001f14:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f16:	4b0f      	ldr	r3, [pc, #60]	; (8001f54 <HAL_Init+0x68>)
 8001f18:	699b      	ldr	r3, [r3, #24]
 8001f1a:	f003 030f 	and.w	r3, r3, #15
 8001f1e:	4a0e      	ldr	r2, [pc, #56]	; (8001f58 <HAL_Init+0x6c>)
 8001f20:	5cd3      	ldrb	r3, [r2, r3]
 8001f22:	f003 031f 	and.w	r3, r3, #31
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	fa22 f303 	lsr.w	r3, r2, r3
 8001f2c:	4a0b      	ldr	r2, [pc, #44]	; (8001f5c <HAL_Init+0x70>)
 8001f2e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001f30:	4a0b      	ldr	r2, [pc, #44]	; (8001f60 <HAL_Init+0x74>)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f36:	2000      	movs	r0, #0
 8001f38:	f7ff f91c 	bl	8001174 <HAL_InitTick>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e002      	b.n	8001f4c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001f46:	f7ff f8f7 	bl	8001138 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f4a:	2300      	movs	r3, #0
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	58024400 	.word	0x58024400
 8001f58:	080270a0 	.word	0x080270a0
 8001f5c:	24000004 	.word	0x24000004
 8001f60:	24000000 	.word	0x24000000

08001f64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f68:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <HAL_IncTick+0x20>)
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <HAL_IncTick+0x24>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4413      	add	r3, r2
 8001f74:	4a04      	ldr	r2, [pc, #16]	; (8001f88 <HAL_IncTick+0x24>)
 8001f76:	6013      	str	r3, [r2, #0]
}
 8001f78:	bf00      	nop
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	2400000c 	.word	0x2400000c
 8001f88:	24045bec 	.word	0x24045bec

08001f8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f90:	4b03      	ldr	r3, [pc, #12]	; (8001fa0 <HAL_GetTick+0x14>)
 8001f92:	681b      	ldr	r3, [r3, #0]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	24045bec 	.word	0x24045bec

08001fa4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001fa8:	4b03      	ldr	r3, [pc, #12]	; (8001fb8 <HAL_GetREVID+0x14>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	0c1b      	lsrs	r3, r3, #16
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	5c001000 	.word	0x5c001000

08001fbc <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001fc4:	4b06      	ldr	r3, [pc, #24]	; (8001fe0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8001fcc:	4904      	ldr	r1, [pc, #16]	; (8001fe0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	604b      	str	r3, [r1, #4]
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr
 8001fe0:	58000400 	.word	0x58000400

08001fe4 <__NVIC_SetPriorityGrouping>:
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f003 0307 	and.w	r3, r3, #7
 8001ff2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ff4:	4b0b      	ldr	r3, [pc, #44]	; (8002024 <__NVIC_SetPriorityGrouping+0x40>)
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ffa:	68ba      	ldr	r2, [r7, #8]
 8001ffc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002000:	4013      	ands	r3, r2
 8002002:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800200c:	4b06      	ldr	r3, [pc, #24]	; (8002028 <__NVIC_SetPriorityGrouping+0x44>)
 800200e:	4313      	orrs	r3, r2
 8002010:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002012:	4a04      	ldr	r2, [pc, #16]	; (8002024 <__NVIC_SetPriorityGrouping+0x40>)
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	60d3      	str	r3, [r2, #12]
}
 8002018:	bf00      	nop
 800201a:	3714      	adds	r7, #20
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr
 8002024:	e000ed00 	.word	0xe000ed00
 8002028:	05fa0000 	.word	0x05fa0000

0800202c <__NVIC_GetPriorityGrouping>:
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002030:	4b04      	ldr	r3, [pc, #16]	; (8002044 <__NVIC_GetPriorityGrouping+0x18>)
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	0a1b      	lsrs	r3, r3, #8
 8002036:	f003 0307 	and.w	r3, r3, #7
}
 800203a:	4618      	mov	r0, r3
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr
 8002044:	e000ed00 	.word	0xe000ed00

08002048 <__NVIC_EnableIRQ>:
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	4603      	mov	r3, r0
 8002050:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002052:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002056:	2b00      	cmp	r3, #0
 8002058:	db0b      	blt.n	8002072 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800205a:	88fb      	ldrh	r3, [r7, #6]
 800205c:	f003 021f 	and.w	r2, r3, #31
 8002060:	4907      	ldr	r1, [pc, #28]	; (8002080 <__NVIC_EnableIRQ+0x38>)
 8002062:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002066:	095b      	lsrs	r3, r3, #5
 8002068:	2001      	movs	r0, #1
 800206a:	fa00 f202 	lsl.w	r2, r0, r2
 800206e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002072:	bf00      	nop
 8002074:	370c      	adds	r7, #12
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	e000e100 	.word	0xe000e100

08002084 <__NVIC_SetPriority>:
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	4603      	mov	r3, r0
 800208c:	6039      	str	r1, [r7, #0]
 800208e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002090:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002094:	2b00      	cmp	r3, #0
 8002096:	db0a      	blt.n	80020ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	b2da      	uxtb	r2, r3
 800209c:	490c      	ldr	r1, [pc, #48]	; (80020d0 <__NVIC_SetPriority+0x4c>)
 800209e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020a2:	0112      	lsls	r2, r2, #4
 80020a4:	b2d2      	uxtb	r2, r2
 80020a6:	440b      	add	r3, r1
 80020a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80020ac:	e00a      	b.n	80020c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	b2da      	uxtb	r2, r3
 80020b2:	4908      	ldr	r1, [pc, #32]	; (80020d4 <__NVIC_SetPriority+0x50>)
 80020b4:	88fb      	ldrh	r3, [r7, #6]
 80020b6:	f003 030f 	and.w	r3, r3, #15
 80020ba:	3b04      	subs	r3, #4
 80020bc:	0112      	lsls	r2, r2, #4
 80020be:	b2d2      	uxtb	r2, r2
 80020c0:	440b      	add	r3, r1
 80020c2:	761a      	strb	r2, [r3, #24]
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr
 80020d0:	e000e100 	.word	0xe000e100
 80020d4:	e000ed00 	.word	0xe000ed00

080020d8 <NVIC_EncodePriority>:
{
 80020d8:	b480      	push	{r7}
 80020da:	b089      	sub	sp, #36	; 0x24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	60b9      	str	r1, [r7, #8]
 80020e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f003 0307 	and.w	r3, r3, #7
 80020ea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	f1c3 0307 	rsb	r3, r3, #7
 80020f2:	2b04      	cmp	r3, #4
 80020f4:	bf28      	it	cs
 80020f6:	2304      	movcs	r3, #4
 80020f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	3304      	adds	r3, #4
 80020fe:	2b06      	cmp	r3, #6
 8002100:	d902      	bls.n	8002108 <NVIC_EncodePriority+0x30>
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	3b03      	subs	r3, #3
 8002106:	e000      	b.n	800210a <NVIC_EncodePriority+0x32>
 8002108:	2300      	movs	r3, #0
 800210a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800210c:	f04f 32ff 	mov.w	r2, #4294967295
 8002110:	69bb      	ldr	r3, [r7, #24]
 8002112:	fa02 f303 	lsl.w	r3, r2, r3
 8002116:	43da      	mvns	r2, r3
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	401a      	ands	r2, r3
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002120:	f04f 31ff 	mov.w	r1, #4294967295
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	fa01 f303 	lsl.w	r3, r1, r3
 800212a:	43d9      	mvns	r1, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002130:	4313      	orrs	r3, r2
}
 8002132:	4618      	mov	r0, r3
 8002134:	3724      	adds	r7, #36	; 0x24
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b082      	sub	sp, #8
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f7ff ff4c 	bl	8001fe4 <__NVIC_SetPriorityGrouping>
}
 800214c:	bf00      	nop
 800214e:	3708      	adds	r7, #8
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	60b9      	str	r1, [r7, #8]
 800215e:	607a      	str	r2, [r7, #4]
 8002160:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002162:	f7ff ff63 	bl	800202c <__NVIC_GetPriorityGrouping>
 8002166:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	68b9      	ldr	r1, [r7, #8]
 800216c:	6978      	ldr	r0, [r7, #20]
 800216e:	f7ff ffb3 	bl	80020d8 <NVIC_EncodePriority>
 8002172:	4602      	mov	r2, r0
 8002174:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002178:	4611      	mov	r1, r2
 800217a:	4618      	mov	r0, r3
 800217c:	f7ff ff82 	bl	8002084 <__NVIC_SetPriority>
}
 8002180:	bf00      	nop
 8002182:	3718      	adds	r7, #24
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	4603      	mov	r3, r0
 8002190:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002192:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff ff56 	bl	8002048 <__NVIC_EnableIRQ>
}
 800219c:	bf00      	nop
 800219e:	3708      	adds	r7, #8
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80021a8:	f3bf 8f5f 	dmb	sy
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80021ac:	4b06      	ldr	r3, [pc, #24]	; (80021c8 <HAL_MPU_Disable+0x24>)
 80021ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b0:	4a05      	ldr	r2, [pc, #20]	; (80021c8 <HAL_MPU_Disable+0x24>)
 80021b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021b6:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80021b8:	4b04      	ldr	r3, [pc, #16]	; (80021cc <HAL_MPU_Disable+0x28>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	605a      	str	r2, [r3, #4]
}
 80021be:	bf00      	nop
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr
 80021c8:	e000ed00 	.word	0xe000ed00
 80021cc:	e000ed90 	.word	0xe000ed90

080021d0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80021d8:	4a0a      	ldr	r2, [pc, #40]	; (8002204 <HAL_MPU_Enable+0x34>)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80021e2:	4b09      	ldr	r3, [pc, #36]	; (8002208 <HAL_MPU_Enable+0x38>)
 80021e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e6:	4a08      	ldr	r2, [pc, #32]	; (8002208 <HAL_MPU_Enable+0x38>)
 80021e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021ec:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80021ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80021f2:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80021f6:	bf00      	nop
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	e000ed90 	.word	0xe000ed90
 8002208:	e000ed00 	.word	0xe000ed00

0800220c <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	785a      	ldrb	r2, [r3, #1]
 8002218:	4b1d      	ldr	r3, [pc, #116]	; (8002290 <HAL_MPU_ConfigRegion+0x84>)
 800221a:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d029      	beq.n	8002278 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8002224:	4a1a      	ldr	r2, [pc, #104]	; (8002290 <HAL_MPU_ConfigRegion+0x84>)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	7b1b      	ldrb	r3, [r3, #12]
 8002230:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	7adb      	ldrb	r3, [r3, #11]
 8002236:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002238:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	7a9b      	ldrb	r3, [r3, #10]
 800223e:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002240:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	7b5b      	ldrb	r3, [r3, #13]
 8002246:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002248:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	7b9b      	ldrb	r3, [r3, #14]
 800224e:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002250:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	7bdb      	ldrb	r3, [r3, #15]
 8002256:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002258:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	7a5b      	ldrb	r3, [r3, #9]
 800225e:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002260:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	7a1b      	ldrb	r3, [r3, #8]
 8002266:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002268:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	7812      	ldrb	r2, [r2, #0]
 800226e:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002270:	4a07      	ldr	r2, [pc, #28]	; (8002290 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002272:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002274:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8002276:	e005      	b.n	8002284 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8002278:	4b05      	ldr	r3, [pc, #20]	; (8002290 <HAL_MPU_ConfigRegion+0x84>)
 800227a:	2200      	movs	r2, #0
 800227c:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 800227e:	4b04      	ldr	r3, [pc, #16]	; (8002290 <HAL_MPU_ConfigRegion+0x84>)
 8002280:	2200      	movs	r2, #0
 8002282:	611a      	str	r2, [r3, #16]
}
 8002284:	bf00      	nop
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	e000ed90 	.word	0xe000ed90

08002294 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8002298:	4b07      	ldr	r3, [pc, #28]	; (80022b8 <HAL_GetCurrentCPUID+0x24>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	091b      	lsrs	r3, r3, #4
 800229e:	f003 030f 	and.w	r3, r3, #15
 80022a2:	2b07      	cmp	r3, #7
 80022a4:	d101      	bne.n	80022aa <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e000      	b.n	80022ac <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 80022aa:	2301      	movs	r3, #1
  }
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	e000ed00 	.word	0xe000ed00

080022bc <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d101      	bne.n	80022ce <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e054      	b.n	8002378 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	7f5b      	ldrb	r3, [r3, #29]
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d105      	bne.n	80022e4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f7fe fa9c 	bl	800081c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2202      	movs	r2, #2
 80022e8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	791b      	ldrb	r3, [r3, #4]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10c      	bne.n	800230c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a22      	ldr	r2, [pc, #136]	; (8002380 <HAL_CRC_Init+0xc4>)
 80022f8:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	689a      	ldr	r2, [r3, #8]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f022 0218 	bic.w	r2, r2, #24
 8002308:	609a      	str	r2, [r3, #8]
 800230a:	e00c      	b.n	8002326 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6899      	ldr	r1, [r3, #8]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	461a      	mov	r2, r3
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f000 f834 	bl	8002384 <HAL_CRCEx_Polynomial_Set>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e028      	b.n	8002378 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	795b      	ldrb	r3, [r3, #5]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d105      	bne.n	800233a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f04f 32ff 	mov.w	r2, #4294967295
 8002336:	611a      	str	r2, [r3, #16]
 8002338:	e004      	b.n	8002344 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	6912      	ldr	r2, [r2, #16]
 8002342:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	695a      	ldr	r2, [r3, #20]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	430a      	orrs	r2, r1
 8002358:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	699a      	ldr	r2, [r3, #24]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	430a      	orrs	r2, r1
 800236e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	04c11db7 	.word	0x04c11db7

08002384 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002384:	b480      	push	{r7}
 8002386:	b087      	sub	sp, #28
 8002388:	af00      	add	r7, sp, #0
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	60b9      	str	r1, [r7, #8]
 800238e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002390:	2300      	movs	r3, #0
 8002392:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002394:	231f      	movs	r3, #31
 8002396:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002398:	bf00      	nop
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	1e5a      	subs	r2, r3, #1
 800239e:	613a      	str	r2, [r7, #16]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d009      	beq.n	80023b8 <HAL_CRCEx_Polynomial_Set+0x34>
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	f003 031f 	and.w	r3, r3, #31
 80023aa:	68ba      	ldr	r2, [r7, #8]
 80023ac:	fa22 f303 	lsr.w	r3, r2, r3
 80023b0:	f003 0301 	and.w	r3, r3, #1
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d0f0      	beq.n	800239a <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2b18      	cmp	r3, #24
 80023bc:	d846      	bhi.n	800244c <HAL_CRCEx_Polynomial_Set+0xc8>
 80023be:	a201      	add	r2, pc, #4	; (adr r2, 80023c4 <HAL_CRCEx_Polynomial_Set+0x40>)
 80023c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023c4:	08002453 	.word	0x08002453
 80023c8:	0800244d 	.word	0x0800244d
 80023cc:	0800244d 	.word	0x0800244d
 80023d0:	0800244d 	.word	0x0800244d
 80023d4:	0800244d 	.word	0x0800244d
 80023d8:	0800244d 	.word	0x0800244d
 80023dc:	0800244d 	.word	0x0800244d
 80023e0:	0800244d 	.word	0x0800244d
 80023e4:	08002441 	.word	0x08002441
 80023e8:	0800244d 	.word	0x0800244d
 80023ec:	0800244d 	.word	0x0800244d
 80023f0:	0800244d 	.word	0x0800244d
 80023f4:	0800244d 	.word	0x0800244d
 80023f8:	0800244d 	.word	0x0800244d
 80023fc:	0800244d 	.word	0x0800244d
 8002400:	0800244d 	.word	0x0800244d
 8002404:	08002435 	.word	0x08002435
 8002408:	0800244d 	.word	0x0800244d
 800240c:	0800244d 	.word	0x0800244d
 8002410:	0800244d 	.word	0x0800244d
 8002414:	0800244d 	.word	0x0800244d
 8002418:	0800244d 	.word	0x0800244d
 800241c:	0800244d 	.word	0x0800244d
 8002420:	0800244d 	.word	0x0800244d
 8002424:	08002429 	.word	0x08002429
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	2b06      	cmp	r3, #6
 800242c:	d913      	bls.n	8002456 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002432:	e010      	b.n	8002456 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	2b07      	cmp	r3, #7
 8002438:	d90f      	bls.n	800245a <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800243e:	e00c      	b.n	800245a <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	2b0f      	cmp	r3, #15
 8002444:	d90b      	bls.n	800245e <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800244a:	e008      	b.n	800245e <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	75fb      	strb	r3, [r7, #23]
      break;
 8002450:	e006      	b.n	8002460 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002452:	bf00      	nop
 8002454:	e004      	b.n	8002460 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002456:	bf00      	nop
 8002458:	e002      	b.n	8002460 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800245a:	bf00      	nop
 800245c:	e000      	b.n	8002460 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800245e:	bf00      	nop
  }
  if (status == HAL_OK)
 8002460:	7dfb      	ldrb	r3, [r7, #23]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d10d      	bne.n	8002482 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	68ba      	ldr	r2, [r7, #8]
 800246c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f023 0118 	bic.w	r1, r3, #24
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	430a      	orrs	r2, r1
 8002480:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002482:	7dfb      	ldrb	r3, [r7, #23]
}
 8002484:	4618      	mov	r0, r3
 8002486:	371c      	adds	r7, #28
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b086      	sub	sp, #24
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002498:	f7ff fd78 	bl	8001f8c <HAL_GetTick>
 800249c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d101      	bne.n	80024a8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e316      	b.n	8002ad6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a66      	ldr	r2, [pc, #408]	; (8002648 <HAL_DMA_Init+0x1b8>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d04a      	beq.n	8002548 <HAL_DMA_Init+0xb8>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a65      	ldr	r2, [pc, #404]	; (800264c <HAL_DMA_Init+0x1bc>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d045      	beq.n	8002548 <HAL_DMA_Init+0xb8>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a63      	ldr	r2, [pc, #396]	; (8002650 <HAL_DMA_Init+0x1c0>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d040      	beq.n	8002548 <HAL_DMA_Init+0xb8>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a62      	ldr	r2, [pc, #392]	; (8002654 <HAL_DMA_Init+0x1c4>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d03b      	beq.n	8002548 <HAL_DMA_Init+0xb8>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a60      	ldr	r2, [pc, #384]	; (8002658 <HAL_DMA_Init+0x1c8>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d036      	beq.n	8002548 <HAL_DMA_Init+0xb8>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a5f      	ldr	r2, [pc, #380]	; (800265c <HAL_DMA_Init+0x1cc>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d031      	beq.n	8002548 <HAL_DMA_Init+0xb8>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a5d      	ldr	r2, [pc, #372]	; (8002660 <HAL_DMA_Init+0x1d0>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d02c      	beq.n	8002548 <HAL_DMA_Init+0xb8>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a5c      	ldr	r2, [pc, #368]	; (8002664 <HAL_DMA_Init+0x1d4>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d027      	beq.n	8002548 <HAL_DMA_Init+0xb8>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a5a      	ldr	r2, [pc, #360]	; (8002668 <HAL_DMA_Init+0x1d8>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d022      	beq.n	8002548 <HAL_DMA_Init+0xb8>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a59      	ldr	r2, [pc, #356]	; (800266c <HAL_DMA_Init+0x1dc>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d01d      	beq.n	8002548 <HAL_DMA_Init+0xb8>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a57      	ldr	r2, [pc, #348]	; (8002670 <HAL_DMA_Init+0x1e0>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d018      	beq.n	8002548 <HAL_DMA_Init+0xb8>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a56      	ldr	r2, [pc, #344]	; (8002674 <HAL_DMA_Init+0x1e4>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d013      	beq.n	8002548 <HAL_DMA_Init+0xb8>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a54      	ldr	r2, [pc, #336]	; (8002678 <HAL_DMA_Init+0x1e8>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d00e      	beq.n	8002548 <HAL_DMA_Init+0xb8>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a53      	ldr	r2, [pc, #332]	; (800267c <HAL_DMA_Init+0x1ec>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d009      	beq.n	8002548 <HAL_DMA_Init+0xb8>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a51      	ldr	r2, [pc, #324]	; (8002680 <HAL_DMA_Init+0x1f0>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d004      	beq.n	8002548 <HAL_DMA_Init+0xb8>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a50      	ldr	r2, [pc, #320]	; (8002684 <HAL_DMA_Init+0x1f4>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d101      	bne.n	800254c <HAL_DMA_Init+0xbc>
 8002548:	2301      	movs	r3, #1
 800254a:	e000      	b.n	800254e <HAL_DMA_Init+0xbe>
 800254c:	2300      	movs	r3, #0
 800254e:	2b00      	cmp	r3, #0
 8002550:	f000 813b 	beq.w	80027ca <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2202      	movs	r2, #2
 8002560:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a37      	ldr	r2, [pc, #220]	; (8002648 <HAL_DMA_Init+0x1b8>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d04a      	beq.n	8002604 <HAL_DMA_Init+0x174>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a36      	ldr	r2, [pc, #216]	; (800264c <HAL_DMA_Init+0x1bc>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d045      	beq.n	8002604 <HAL_DMA_Init+0x174>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a34      	ldr	r2, [pc, #208]	; (8002650 <HAL_DMA_Init+0x1c0>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d040      	beq.n	8002604 <HAL_DMA_Init+0x174>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a33      	ldr	r2, [pc, #204]	; (8002654 <HAL_DMA_Init+0x1c4>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d03b      	beq.n	8002604 <HAL_DMA_Init+0x174>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a31      	ldr	r2, [pc, #196]	; (8002658 <HAL_DMA_Init+0x1c8>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d036      	beq.n	8002604 <HAL_DMA_Init+0x174>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a30      	ldr	r2, [pc, #192]	; (800265c <HAL_DMA_Init+0x1cc>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d031      	beq.n	8002604 <HAL_DMA_Init+0x174>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a2e      	ldr	r2, [pc, #184]	; (8002660 <HAL_DMA_Init+0x1d0>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d02c      	beq.n	8002604 <HAL_DMA_Init+0x174>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a2d      	ldr	r2, [pc, #180]	; (8002664 <HAL_DMA_Init+0x1d4>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d027      	beq.n	8002604 <HAL_DMA_Init+0x174>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a2b      	ldr	r2, [pc, #172]	; (8002668 <HAL_DMA_Init+0x1d8>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d022      	beq.n	8002604 <HAL_DMA_Init+0x174>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a2a      	ldr	r2, [pc, #168]	; (800266c <HAL_DMA_Init+0x1dc>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d01d      	beq.n	8002604 <HAL_DMA_Init+0x174>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a28      	ldr	r2, [pc, #160]	; (8002670 <HAL_DMA_Init+0x1e0>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d018      	beq.n	8002604 <HAL_DMA_Init+0x174>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a27      	ldr	r2, [pc, #156]	; (8002674 <HAL_DMA_Init+0x1e4>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d013      	beq.n	8002604 <HAL_DMA_Init+0x174>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a25      	ldr	r2, [pc, #148]	; (8002678 <HAL_DMA_Init+0x1e8>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d00e      	beq.n	8002604 <HAL_DMA_Init+0x174>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a24      	ldr	r2, [pc, #144]	; (800267c <HAL_DMA_Init+0x1ec>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d009      	beq.n	8002604 <HAL_DMA_Init+0x174>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a22      	ldr	r2, [pc, #136]	; (8002680 <HAL_DMA_Init+0x1f0>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d004      	beq.n	8002604 <HAL_DMA_Init+0x174>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a21      	ldr	r2, [pc, #132]	; (8002684 <HAL_DMA_Init+0x1f4>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d108      	bne.n	8002616 <HAL_DMA_Init+0x186>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f022 0201 	bic.w	r2, r2, #1
 8002612:	601a      	str	r2, [r3, #0]
 8002614:	e007      	b.n	8002626 <HAL_DMA_Init+0x196>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f022 0201 	bic.w	r2, r2, #1
 8002624:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002626:	e02f      	b.n	8002688 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002628:	f7ff fcb0 	bl	8001f8c <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b05      	cmp	r3, #5
 8002634:	d928      	bls.n	8002688 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2220      	movs	r2, #32
 800263a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2203      	movs	r2, #3
 8002640:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e246      	b.n	8002ad6 <HAL_DMA_Init+0x646>
 8002648:	40020010 	.word	0x40020010
 800264c:	40020028 	.word	0x40020028
 8002650:	40020040 	.word	0x40020040
 8002654:	40020058 	.word	0x40020058
 8002658:	40020070 	.word	0x40020070
 800265c:	40020088 	.word	0x40020088
 8002660:	400200a0 	.word	0x400200a0
 8002664:	400200b8 	.word	0x400200b8
 8002668:	40020410 	.word	0x40020410
 800266c:	40020428 	.word	0x40020428
 8002670:	40020440 	.word	0x40020440
 8002674:	40020458 	.word	0x40020458
 8002678:	40020470 	.word	0x40020470
 800267c:	40020488 	.word	0x40020488
 8002680:	400204a0 	.word	0x400204a0
 8002684:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1c8      	bne.n	8002628 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800269e:	697a      	ldr	r2, [r7, #20]
 80026a0:	4b83      	ldr	r3, [pc, #524]	; (80028b0 <HAL_DMA_Init+0x420>)
 80026a2:	4013      	ands	r3, r2
 80026a4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80026ae:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	691b      	ldr	r3, [r3, #16]
 80026b4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026ba:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026c6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a1b      	ldr	r3, [r3, #32]
 80026cc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80026ce:	697a      	ldr	r2, [r7, #20]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d8:	2b04      	cmp	r3, #4
 80026da:	d107      	bne.n	80026ec <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e4:	4313      	orrs	r3, r2
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transfering data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80026ec:	4b71      	ldr	r3, [pc, #452]	; (80028b4 <HAL_DMA_Init+0x424>)
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	4b71      	ldr	r3, [pc, #452]	; (80028b8 <HAL_DMA_Init+0x428>)
 80026f2:	4013      	ands	r3, r2
 80026f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80026f8:	d328      	bcc.n	800274c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2b28      	cmp	r3, #40	; 0x28
 8002700:	d903      	bls.n	800270a <HAL_DMA_Init+0x27a>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	2b2e      	cmp	r3, #46	; 0x2e
 8002708:	d917      	bls.n	800273a <HAL_DMA_Init+0x2aa>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	2b3e      	cmp	r3, #62	; 0x3e
 8002710:	d903      	bls.n	800271a <HAL_DMA_Init+0x28a>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2b42      	cmp	r3, #66	; 0x42
 8002718:	d90f      	bls.n	800273a <HAL_DMA_Init+0x2aa>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	2b46      	cmp	r3, #70	; 0x46
 8002720:	d903      	bls.n	800272a <HAL_DMA_Init+0x29a>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2b48      	cmp	r3, #72	; 0x48
 8002728:	d907      	bls.n	800273a <HAL_DMA_Init+0x2aa>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	2b4e      	cmp	r3, #78	; 0x4e
 8002730:	d905      	bls.n	800273e <HAL_DMA_Init+0x2ae>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	2b52      	cmp	r3, #82	; 0x52
 8002738:	d801      	bhi.n	800273e <HAL_DMA_Init+0x2ae>
 800273a:	2301      	movs	r3, #1
 800273c:	e000      	b.n	8002740 <HAL_DMA_Init+0x2b0>
 800273e:	2300      	movs	r3, #0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d003      	beq.n	800274c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800274a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	697a      	ldr	r2, [r7, #20]
 8002752:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	695b      	ldr	r3, [r3, #20]
 800275a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	f023 0307 	bic.w	r3, r3, #7
 8002762:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002768:	697a      	ldr	r2, [r7, #20]
 800276a:	4313      	orrs	r3, r2
 800276c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002772:	2b04      	cmp	r3, #4
 8002774:	d117      	bne.n	80027a6 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277a:	697a      	ldr	r2, [r7, #20]
 800277c:	4313      	orrs	r3, r2
 800277e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002784:	2b00      	cmp	r3, #0
 8002786:	d00e      	beq.n	80027a6 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f001 f9b9 	bl	8003b00 <DMA_CheckFifoParam>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d008      	beq.n	80027a6 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2240      	movs	r2, #64	; 0x40
 8002798:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2201      	movs	r2, #1
 800279e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e197      	b.n	8002ad6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	697a      	ldr	r2, [r7, #20]
 80027ac:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f001 f8f4 	bl	800399c <DMA_CalcBaseAndBitshift>
 80027b4:	4603      	mov	r3, r0
 80027b6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027bc:	f003 031f 	and.w	r3, r3, #31
 80027c0:	223f      	movs	r2, #63	; 0x3f
 80027c2:	409a      	lsls	r2, r3
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	609a      	str	r2, [r3, #8]
 80027c8:	e0cd      	b.n	8002966 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a3b      	ldr	r2, [pc, #236]	; (80028bc <HAL_DMA_Init+0x42c>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d022      	beq.n	800281a <HAL_DMA_Init+0x38a>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a39      	ldr	r2, [pc, #228]	; (80028c0 <HAL_DMA_Init+0x430>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d01d      	beq.n	800281a <HAL_DMA_Init+0x38a>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a38      	ldr	r2, [pc, #224]	; (80028c4 <HAL_DMA_Init+0x434>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d018      	beq.n	800281a <HAL_DMA_Init+0x38a>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a36      	ldr	r2, [pc, #216]	; (80028c8 <HAL_DMA_Init+0x438>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d013      	beq.n	800281a <HAL_DMA_Init+0x38a>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a35      	ldr	r2, [pc, #212]	; (80028cc <HAL_DMA_Init+0x43c>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d00e      	beq.n	800281a <HAL_DMA_Init+0x38a>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a33      	ldr	r2, [pc, #204]	; (80028d0 <HAL_DMA_Init+0x440>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d009      	beq.n	800281a <HAL_DMA_Init+0x38a>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a32      	ldr	r2, [pc, #200]	; (80028d4 <HAL_DMA_Init+0x444>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d004      	beq.n	800281a <HAL_DMA_Init+0x38a>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a30      	ldr	r2, [pc, #192]	; (80028d8 <HAL_DMA_Init+0x448>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d101      	bne.n	800281e <HAL_DMA_Init+0x38e>
 800281a:	2301      	movs	r3, #1
 800281c:	e000      	b.n	8002820 <HAL_DMA_Init+0x390>
 800281e:	2300      	movs	r3, #0
 8002820:	2b00      	cmp	r3, #0
 8002822:	f000 8097 	beq.w	8002954 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a24      	ldr	r2, [pc, #144]	; (80028bc <HAL_DMA_Init+0x42c>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d021      	beq.n	8002874 <HAL_DMA_Init+0x3e4>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a22      	ldr	r2, [pc, #136]	; (80028c0 <HAL_DMA_Init+0x430>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d01c      	beq.n	8002874 <HAL_DMA_Init+0x3e4>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a21      	ldr	r2, [pc, #132]	; (80028c4 <HAL_DMA_Init+0x434>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d017      	beq.n	8002874 <HAL_DMA_Init+0x3e4>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a1f      	ldr	r2, [pc, #124]	; (80028c8 <HAL_DMA_Init+0x438>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d012      	beq.n	8002874 <HAL_DMA_Init+0x3e4>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a1e      	ldr	r2, [pc, #120]	; (80028cc <HAL_DMA_Init+0x43c>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d00d      	beq.n	8002874 <HAL_DMA_Init+0x3e4>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a1c      	ldr	r2, [pc, #112]	; (80028d0 <HAL_DMA_Init+0x440>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d008      	beq.n	8002874 <HAL_DMA_Init+0x3e4>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a1b      	ldr	r2, [pc, #108]	; (80028d4 <HAL_DMA_Init+0x444>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d003      	beq.n	8002874 <HAL_DMA_Init+0x3e4>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a19      	ldr	r2, [pc, #100]	; (80028d8 <HAL_DMA_Init+0x448>)
 8002872:	4293      	cmp	r3, r2
 8002874:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2202      	movs	r2, #2
 8002882:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800288e:	697a      	ldr	r2, [r7, #20]
 8002890:	4b12      	ldr	r3, [pc, #72]	; (80028dc <HAL_DMA_Init+0x44c>)
 8002892:	4013      	ands	r3, r2
 8002894:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	2b40      	cmp	r3, #64	; 0x40
 800289c:	d020      	beq.n	80028e0 <HAL_DMA_Init+0x450>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	2b80      	cmp	r3, #128	; 0x80
 80028a4:	d102      	bne.n	80028ac <HAL_DMA_Init+0x41c>
 80028a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80028aa:	e01a      	b.n	80028e2 <HAL_DMA_Init+0x452>
 80028ac:	2300      	movs	r3, #0
 80028ae:	e018      	b.n	80028e2 <HAL_DMA_Init+0x452>
 80028b0:	fe10803f 	.word	0xfe10803f
 80028b4:	5c001000 	.word	0x5c001000
 80028b8:	ffff0000 	.word	0xffff0000
 80028bc:	58025408 	.word	0x58025408
 80028c0:	5802541c 	.word	0x5802541c
 80028c4:	58025430 	.word	0x58025430
 80028c8:	58025444 	.word	0x58025444
 80028cc:	58025458 	.word	0x58025458
 80028d0:	5802546c 	.word	0x5802546c
 80028d4:	58025480 	.word	0x58025480
 80028d8:	58025494 	.word	0x58025494
 80028dc:	fffe000f 	.word	0xfffe000f
 80028e0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	68d2      	ldr	r2, [r2, #12]
 80028e6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80028e8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	691b      	ldr	r3, [r3, #16]
 80028ee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80028f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80028f8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	699b      	ldr	r3, [r3, #24]
 80028fe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002900:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002908:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a1b      	ldr	r3, [r3, #32]
 800290e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002910:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002912:	697a      	ldr	r2, [r7, #20]
 8002914:	4313      	orrs	r3, r2
 8002916:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	697a      	ldr	r2, [r7, #20]
 800291e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	461a      	mov	r2, r3
 8002926:	4b6e      	ldr	r3, [pc, #440]	; (8002ae0 <HAL_DMA_Init+0x650>)
 8002928:	4413      	add	r3, r2
 800292a:	4a6e      	ldr	r2, [pc, #440]	; (8002ae4 <HAL_DMA_Init+0x654>)
 800292c:	fba2 2303 	umull	r2, r3, r2, r3
 8002930:	091b      	lsrs	r3, r3, #4
 8002932:	009a      	lsls	r2, r3, #2
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f001 f82f 	bl	800399c <DMA_CalcBaseAndBitshift>
 800293e:	4603      	mov	r3, r0
 8002940:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002946:	f003 031f 	and.w	r3, r3, #31
 800294a:	2201      	movs	r2, #1
 800294c:	409a      	lsls	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	605a      	str	r2, [r3, #4]
 8002952:	e008      	b.n	8002966 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2240      	movs	r2, #64	; 0x40
 8002958:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2203      	movs	r2, #3
 800295e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e0b7      	b.n	8002ad6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a5f      	ldr	r2, [pc, #380]	; (8002ae8 <HAL_DMA_Init+0x658>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d072      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a5d      	ldr	r2, [pc, #372]	; (8002aec <HAL_DMA_Init+0x65c>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d06d      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a5c      	ldr	r2, [pc, #368]	; (8002af0 <HAL_DMA_Init+0x660>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d068      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a5a      	ldr	r2, [pc, #360]	; (8002af4 <HAL_DMA_Init+0x664>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d063      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a59      	ldr	r2, [pc, #356]	; (8002af8 <HAL_DMA_Init+0x668>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d05e      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a57      	ldr	r2, [pc, #348]	; (8002afc <HAL_DMA_Init+0x66c>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d059      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a56      	ldr	r2, [pc, #344]	; (8002b00 <HAL_DMA_Init+0x670>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d054      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a54      	ldr	r2, [pc, #336]	; (8002b04 <HAL_DMA_Init+0x674>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d04f      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a53      	ldr	r2, [pc, #332]	; (8002b08 <HAL_DMA_Init+0x678>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d04a      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a51      	ldr	r2, [pc, #324]	; (8002b0c <HAL_DMA_Init+0x67c>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d045      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a50      	ldr	r2, [pc, #320]	; (8002b10 <HAL_DMA_Init+0x680>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d040      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a4e      	ldr	r2, [pc, #312]	; (8002b14 <HAL_DMA_Init+0x684>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d03b      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a4d      	ldr	r2, [pc, #308]	; (8002b18 <HAL_DMA_Init+0x688>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d036      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a4b      	ldr	r2, [pc, #300]	; (8002b1c <HAL_DMA_Init+0x68c>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d031      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a4a      	ldr	r2, [pc, #296]	; (8002b20 <HAL_DMA_Init+0x690>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d02c      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a48      	ldr	r2, [pc, #288]	; (8002b24 <HAL_DMA_Init+0x694>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d027      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a47      	ldr	r2, [pc, #284]	; (8002b28 <HAL_DMA_Init+0x698>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d022      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a45      	ldr	r2, [pc, #276]	; (8002b2c <HAL_DMA_Init+0x69c>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d01d      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a44      	ldr	r2, [pc, #272]	; (8002b30 <HAL_DMA_Init+0x6a0>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d018      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a42      	ldr	r2, [pc, #264]	; (8002b34 <HAL_DMA_Init+0x6a4>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d013      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a41      	ldr	r2, [pc, #260]	; (8002b38 <HAL_DMA_Init+0x6a8>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d00e      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a3f      	ldr	r2, [pc, #252]	; (8002b3c <HAL_DMA_Init+0x6ac>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d009      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a3e      	ldr	r2, [pc, #248]	; (8002b40 <HAL_DMA_Init+0x6b0>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d004      	beq.n	8002a56 <HAL_DMA_Init+0x5c6>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a3c      	ldr	r2, [pc, #240]	; (8002b44 <HAL_DMA_Init+0x6b4>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d101      	bne.n	8002a5a <HAL_DMA_Init+0x5ca>
 8002a56:	2301      	movs	r3, #1
 8002a58:	e000      	b.n	8002a5c <HAL_DMA_Init+0x5cc>
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d032      	beq.n	8002ac6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f001 f8c9 	bl	8003bf8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	2b80      	cmp	r3, #128	; 0x80
 8002a6c:	d102      	bne.n	8002a74 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685a      	ldr	r2, [r3, #4]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a7c:	b2d2      	uxtb	r2, r2
 8002a7e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002a88:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d010      	beq.n	8002ab4 <HAL_DMA_Init+0x624>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	2b08      	cmp	r3, #8
 8002a98:	d80c      	bhi.n	8002ab4 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f001 f946 	bl	8003d2c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002ab0:	605a      	str	r2, [r3, #4]
 8002ab2:	e008      	b.n	8002ac6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3718      	adds	r7, #24
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	a7fdabf8 	.word	0xa7fdabf8
 8002ae4:	cccccccd 	.word	0xcccccccd
 8002ae8:	40020010 	.word	0x40020010
 8002aec:	40020028 	.word	0x40020028
 8002af0:	40020040 	.word	0x40020040
 8002af4:	40020058 	.word	0x40020058
 8002af8:	40020070 	.word	0x40020070
 8002afc:	40020088 	.word	0x40020088
 8002b00:	400200a0 	.word	0x400200a0
 8002b04:	400200b8 	.word	0x400200b8
 8002b08:	40020410 	.word	0x40020410
 8002b0c:	40020428 	.word	0x40020428
 8002b10:	40020440 	.word	0x40020440
 8002b14:	40020458 	.word	0x40020458
 8002b18:	40020470 	.word	0x40020470
 8002b1c:	40020488 	.word	0x40020488
 8002b20:	400204a0 	.word	0x400204a0
 8002b24:	400204b8 	.word	0x400204b8
 8002b28:	58025408 	.word	0x58025408
 8002b2c:	5802541c 	.word	0x5802541c
 8002b30:	58025430 	.word	0x58025430
 8002b34:	58025444 	.word	0x58025444
 8002b38:	58025458 	.word	0x58025458
 8002b3c:	5802546c 	.word	0x5802546c
 8002b40:	58025480 	.word	0x58025480
 8002b44:	58025494 	.word	0x58025494

08002b48 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b08a      	sub	sp, #40	; 0x28
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002b50:	2300      	movs	r3, #0
 8002b52:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b54:	4b67      	ldr	r3, [pc, #412]	; (8002cf4 <HAL_DMA_IRQHandler+0x1ac>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a67      	ldr	r2, [pc, #412]	; (8002cf8 <HAL_DMA_IRQHandler+0x1b0>)
 8002b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b5e:	0a9b      	lsrs	r3, r3, #10
 8002b60:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b66:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b6c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002b6e:	6a3b      	ldr	r3, [r7, #32]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a5f      	ldr	r2, [pc, #380]	; (8002cfc <HAL_DMA_IRQHandler+0x1b4>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d04a      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xd2>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a5d      	ldr	r2, [pc, #372]	; (8002d00 <HAL_DMA_IRQHandler+0x1b8>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d045      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xd2>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a5c      	ldr	r2, [pc, #368]	; (8002d04 <HAL_DMA_IRQHandler+0x1bc>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d040      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xd2>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a5a      	ldr	r2, [pc, #360]	; (8002d08 <HAL_DMA_IRQHandler+0x1c0>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d03b      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xd2>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a59      	ldr	r2, [pc, #356]	; (8002d0c <HAL_DMA_IRQHandler+0x1c4>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d036      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xd2>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a57      	ldr	r2, [pc, #348]	; (8002d10 <HAL_DMA_IRQHandler+0x1c8>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d031      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xd2>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a56      	ldr	r2, [pc, #344]	; (8002d14 <HAL_DMA_IRQHandler+0x1cc>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d02c      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xd2>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a54      	ldr	r2, [pc, #336]	; (8002d18 <HAL_DMA_IRQHandler+0x1d0>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d027      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xd2>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a53      	ldr	r2, [pc, #332]	; (8002d1c <HAL_DMA_IRQHandler+0x1d4>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d022      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xd2>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a51      	ldr	r2, [pc, #324]	; (8002d20 <HAL_DMA_IRQHandler+0x1d8>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d01d      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xd2>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a50      	ldr	r2, [pc, #320]	; (8002d24 <HAL_DMA_IRQHandler+0x1dc>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d018      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xd2>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a4e      	ldr	r2, [pc, #312]	; (8002d28 <HAL_DMA_IRQHandler+0x1e0>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d013      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xd2>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a4d      	ldr	r2, [pc, #308]	; (8002d2c <HAL_DMA_IRQHandler+0x1e4>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d00e      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xd2>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a4b      	ldr	r2, [pc, #300]	; (8002d30 <HAL_DMA_IRQHandler+0x1e8>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d009      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xd2>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a4a      	ldr	r2, [pc, #296]	; (8002d34 <HAL_DMA_IRQHandler+0x1ec>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d004      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xd2>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a48      	ldr	r2, [pc, #288]	; (8002d38 <HAL_DMA_IRQHandler+0x1f0>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d101      	bne.n	8002c1e <HAL_DMA_IRQHandler+0xd6>
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e000      	b.n	8002c20 <HAL_DMA_IRQHandler+0xd8>
 8002c1e:	2300      	movs	r3, #0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	f000 842b 	beq.w	800347c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c2a:	f003 031f 	and.w	r3, r3, #31
 8002c2e:	2208      	movs	r2, #8
 8002c30:	409a      	lsls	r2, r3
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	4013      	ands	r3, r2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	f000 80a2 	beq.w	8002d80 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a2e      	ldr	r2, [pc, #184]	; (8002cfc <HAL_DMA_IRQHandler+0x1b4>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d04a      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x194>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a2d      	ldr	r2, [pc, #180]	; (8002d00 <HAL_DMA_IRQHandler+0x1b8>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d045      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x194>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a2b      	ldr	r2, [pc, #172]	; (8002d04 <HAL_DMA_IRQHandler+0x1bc>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d040      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x194>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a2a      	ldr	r2, [pc, #168]	; (8002d08 <HAL_DMA_IRQHandler+0x1c0>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d03b      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x194>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a28      	ldr	r2, [pc, #160]	; (8002d0c <HAL_DMA_IRQHandler+0x1c4>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d036      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x194>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a27      	ldr	r2, [pc, #156]	; (8002d10 <HAL_DMA_IRQHandler+0x1c8>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d031      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x194>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a25      	ldr	r2, [pc, #148]	; (8002d14 <HAL_DMA_IRQHandler+0x1cc>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d02c      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x194>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a24      	ldr	r2, [pc, #144]	; (8002d18 <HAL_DMA_IRQHandler+0x1d0>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d027      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x194>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a22      	ldr	r2, [pc, #136]	; (8002d1c <HAL_DMA_IRQHandler+0x1d4>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d022      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x194>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a21      	ldr	r2, [pc, #132]	; (8002d20 <HAL_DMA_IRQHandler+0x1d8>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d01d      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x194>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a1f      	ldr	r2, [pc, #124]	; (8002d24 <HAL_DMA_IRQHandler+0x1dc>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d018      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x194>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a1e      	ldr	r2, [pc, #120]	; (8002d28 <HAL_DMA_IRQHandler+0x1e0>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d013      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x194>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a1c      	ldr	r2, [pc, #112]	; (8002d2c <HAL_DMA_IRQHandler+0x1e4>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d00e      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x194>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a1b      	ldr	r2, [pc, #108]	; (8002d30 <HAL_DMA_IRQHandler+0x1e8>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d009      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x194>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a19      	ldr	r2, [pc, #100]	; (8002d34 <HAL_DMA_IRQHandler+0x1ec>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d004      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x194>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a18      	ldr	r2, [pc, #96]	; (8002d38 <HAL_DMA_IRQHandler+0x1f0>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d12f      	bne.n	8002d3c <HAL_DMA_IRQHandler+0x1f4>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0304 	and.w	r3, r3, #4
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	bf14      	ite	ne
 8002cea:	2301      	movne	r3, #1
 8002cec:	2300      	moveq	r3, #0
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	e02e      	b.n	8002d50 <HAL_DMA_IRQHandler+0x208>
 8002cf2:	bf00      	nop
 8002cf4:	24000000 	.word	0x24000000
 8002cf8:	1b4e81b5 	.word	0x1b4e81b5
 8002cfc:	40020010 	.word	0x40020010
 8002d00:	40020028 	.word	0x40020028
 8002d04:	40020040 	.word	0x40020040
 8002d08:	40020058 	.word	0x40020058
 8002d0c:	40020070 	.word	0x40020070
 8002d10:	40020088 	.word	0x40020088
 8002d14:	400200a0 	.word	0x400200a0
 8002d18:	400200b8 	.word	0x400200b8
 8002d1c:	40020410 	.word	0x40020410
 8002d20:	40020428 	.word	0x40020428
 8002d24:	40020440 	.word	0x40020440
 8002d28:	40020458 	.word	0x40020458
 8002d2c:	40020470 	.word	0x40020470
 8002d30:	40020488 	.word	0x40020488
 8002d34:	400204a0 	.word	0x400204a0
 8002d38:	400204b8 	.word	0x400204b8
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0308 	and.w	r3, r3, #8
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	bf14      	ite	ne
 8002d4a:	2301      	movne	r3, #1
 8002d4c:	2300      	moveq	r3, #0
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d015      	beq.n	8002d80 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f022 0204 	bic.w	r2, r2, #4
 8002d62:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d68:	f003 031f 	and.w	r3, r3, #31
 8002d6c:	2208      	movs	r2, #8
 8002d6e:	409a      	lsls	r2, r3
 8002d70:	6a3b      	ldr	r3, [r7, #32]
 8002d72:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d78:	f043 0201 	orr.w	r2, r3, #1
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d84:	f003 031f 	and.w	r3, r3, #31
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d06e      	beq.n	8002e74 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a69      	ldr	r2, [pc, #420]	; (8002f40 <HAL_DMA_IRQHandler+0x3f8>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d04a      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2ee>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a67      	ldr	r2, [pc, #412]	; (8002f44 <HAL_DMA_IRQHandler+0x3fc>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d045      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2ee>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a66      	ldr	r2, [pc, #408]	; (8002f48 <HAL_DMA_IRQHandler+0x400>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d040      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2ee>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a64      	ldr	r2, [pc, #400]	; (8002f4c <HAL_DMA_IRQHandler+0x404>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d03b      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2ee>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a63      	ldr	r2, [pc, #396]	; (8002f50 <HAL_DMA_IRQHandler+0x408>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d036      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2ee>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a61      	ldr	r2, [pc, #388]	; (8002f54 <HAL_DMA_IRQHandler+0x40c>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d031      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2ee>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a60      	ldr	r2, [pc, #384]	; (8002f58 <HAL_DMA_IRQHandler+0x410>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d02c      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2ee>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a5e      	ldr	r2, [pc, #376]	; (8002f5c <HAL_DMA_IRQHandler+0x414>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d027      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2ee>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a5d      	ldr	r2, [pc, #372]	; (8002f60 <HAL_DMA_IRQHandler+0x418>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d022      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2ee>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a5b      	ldr	r2, [pc, #364]	; (8002f64 <HAL_DMA_IRQHandler+0x41c>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d01d      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2ee>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a5a      	ldr	r2, [pc, #360]	; (8002f68 <HAL_DMA_IRQHandler+0x420>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d018      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2ee>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a58      	ldr	r2, [pc, #352]	; (8002f6c <HAL_DMA_IRQHandler+0x424>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d013      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2ee>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a57      	ldr	r2, [pc, #348]	; (8002f70 <HAL_DMA_IRQHandler+0x428>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d00e      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2ee>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a55      	ldr	r2, [pc, #340]	; (8002f74 <HAL_DMA_IRQHandler+0x42c>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d009      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2ee>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a54      	ldr	r2, [pc, #336]	; (8002f78 <HAL_DMA_IRQHandler+0x430>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d004      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2ee>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a52      	ldr	r2, [pc, #328]	; (8002f7c <HAL_DMA_IRQHandler+0x434>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d10a      	bne.n	8002e4c <HAL_DMA_IRQHandler+0x304>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	695b      	ldr	r3, [r3, #20]
 8002e3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	bf14      	ite	ne
 8002e44:	2301      	movne	r3, #1
 8002e46:	2300      	moveq	r3, #0
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	e003      	b.n	8002e54 <HAL_DMA_IRQHandler+0x30c>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2300      	movs	r3, #0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d00d      	beq.n	8002e74 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e5c:	f003 031f 	and.w	r3, r3, #31
 8002e60:	2201      	movs	r2, #1
 8002e62:	409a      	lsls	r2, r3
 8002e64:	6a3b      	ldr	r3, [r7, #32]
 8002e66:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e6c:	f043 0202 	orr.w	r2, r3, #2
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e78:	f003 031f 	and.w	r3, r3, #31
 8002e7c:	2204      	movs	r2, #4
 8002e7e:	409a      	lsls	r2, r3
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	4013      	ands	r3, r2
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	f000 808f 	beq.w	8002fa8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a2c      	ldr	r2, [pc, #176]	; (8002f40 <HAL_DMA_IRQHandler+0x3f8>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d04a      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3e2>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a2a      	ldr	r2, [pc, #168]	; (8002f44 <HAL_DMA_IRQHandler+0x3fc>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d045      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3e2>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a29      	ldr	r2, [pc, #164]	; (8002f48 <HAL_DMA_IRQHandler+0x400>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d040      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3e2>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a27      	ldr	r2, [pc, #156]	; (8002f4c <HAL_DMA_IRQHandler+0x404>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d03b      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3e2>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a26      	ldr	r2, [pc, #152]	; (8002f50 <HAL_DMA_IRQHandler+0x408>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d036      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3e2>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a24      	ldr	r2, [pc, #144]	; (8002f54 <HAL_DMA_IRQHandler+0x40c>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d031      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3e2>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a23      	ldr	r2, [pc, #140]	; (8002f58 <HAL_DMA_IRQHandler+0x410>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d02c      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3e2>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a21      	ldr	r2, [pc, #132]	; (8002f5c <HAL_DMA_IRQHandler+0x414>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d027      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3e2>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a20      	ldr	r2, [pc, #128]	; (8002f60 <HAL_DMA_IRQHandler+0x418>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d022      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3e2>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a1e      	ldr	r2, [pc, #120]	; (8002f64 <HAL_DMA_IRQHandler+0x41c>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d01d      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3e2>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a1d      	ldr	r2, [pc, #116]	; (8002f68 <HAL_DMA_IRQHandler+0x420>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d018      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3e2>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a1b      	ldr	r2, [pc, #108]	; (8002f6c <HAL_DMA_IRQHandler+0x424>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d013      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3e2>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a1a      	ldr	r2, [pc, #104]	; (8002f70 <HAL_DMA_IRQHandler+0x428>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d00e      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3e2>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a18      	ldr	r2, [pc, #96]	; (8002f74 <HAL_DMA_IRQHandler+0x42c>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d009      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3e2>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a17      	ldr	r2, [pc, #92]	; (8002f78 <HAL_DMA_IRQHandler+0x430>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d004      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3e2>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a15      	ldr	r2, [pc, #84]	; (8002f7c <HAL_DMA_IRQHandler+0x434>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d12a      	bne.n	8002f80 <HAL_DMA_IRQHandler+0x438>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0302 	and.w	r3, r3, #2
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	bf14      	ite	ne
 8002f38:	2301      	movne	r3, #1
 8002f3a:	2300      	moveq	r3, #0
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	e023      	b.n	8002f88 <HAL_DMA_IRQHandler+0x440>
 8002f40:	40020010 	.word	0x40020010
 8002f44:	40020028 	.word	0x40020028
 8002f48:	40020040 	.word	0x40020040
 8002f4c:	40020058 	.word	0x40020058
 8002f50:	40020070 	.word	0x40020070
 8002f54:	40020088 	.word	0x40020088
 8002f58:	400200a0 	.word	0x400200a0
 8002f5c:	400200b8 	.word	0x400200b8
 8002f60:	40020410 	.word	0x40020410
 8002f64:	40020428 	.word	0x40020428
 8002f68:	40020440 	.word	0x40020440
 8002f6c:	40020458 	.word	0x40020458
 8002f70:	40020470 	.word	0x40020470
 8002f74:	40020488 	.word	0x40020488
 8002f78:	400204a0 	.word	0x400204a0
 8002f7c:	400204b8 	.word	0x400204b8
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2300      	movs	r3, #0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d00d      	beq.n	8002fa8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f90:	f003 031f 	and.w	r3, r3, #31
 8002f94:	2204      	movs	r2, #4
 8002f96:	409a      	lsls	r2, r3
 8002f98:	6a3b      	ldr	r3, [r7, #32]
 8002f9a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa0:	f043 0204 	orr.w	r2, r3, #4
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fac:	f003 031f 	and.w	r3, r3, #31
 8002fb0:	2210      	movs	r2, #16
 8002fb2:	409a      	lsls	r2, r3
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	f000 80a6 	beq.w	800310a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a85      	ldr	r2, [pc, #532]	; (80031d8 <HAL_DMA_IRQHandler+0x690>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d04a      	beq.n	800305e <HAL_DMA_IRQHandler+0x516>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a83      	ldr	r2, [pc, #524]	; (80031dc <HAL_DMA_IRQHandler+0x694>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d045      	beq.n	800305e <HAL_DMA_IRQHandler+0x516>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a82      	ldr	r2, [pc, #520]	; (80031e0 <HAL_DMA_IRQHandler+0x698>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d040      	beq.n	800305e <HAL_DMA_IRQHandler+0x516>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a80      	ldr	r2, [pc, #512]	; (80031e4 <HAL_DMA_IRQHandler+0x69c>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d03b      	beq.n	800305e <HAL_DMA_IRQHandler+0x516>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a7f      	ldr	r2, [pc, #508]	; (80031e8 <HAL_DMA_IRQHandler+0x6a0>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d036      	beq.n	800305e <HAL_DMA_IRQHandler+0x516>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a7d      	ldr	r2, [pc, #500]	; (80031ec <HAL_DMA_IRQHandler+0x6a4>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d031      	beq.n	800305e <HAL_DMA_IRQHandler+0x516>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a7c      	ldr	r2, [pc, #496]	; (80031f0 <HAL_DMA_IRQHandler+0x6a8>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d02c      	beq.n	800305e <HAL_DMA_IRQHandler+0x516>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a7a      	ldr	r2, [pc, #488]	; (80031f4 <HAL_DMA_IRQHandler+0x6ac>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d027      	beq.n	800305e <HAL_DMA_IRQHandler+0x516>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a79      	ldr	r2, [pc, #484]	; (80031f8 <HAL_DMA_IRQHandler+0x6b0>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d022      	beq.n	800305e <HAL_DMA_IRQHandler+0x516>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a77      	ldr	r2, [pc, #476]	; (80031fc <HAL_DMA_IRQHandler+0x6b4>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d01d      	beq.n	800305e <HAL_DMA_IRQHandler+0x516>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a76      	ldr	r2, [pc, #472]	; (8003200 <HAL_DMA_IRQHandler+0x6b8>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d018      	beq.n	800305e <HAL_DMA_IRQHandler+0x516>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a74      	ldr	r2, [pc, #464]	; (8003204 <HAL_DMA_IRQHandler+0x6bc>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d013      	beq.n	800305e <HAL_DMA_IRQHandler+0x516>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a73      	ldr	r2, [pc, #460]	; (8003208 <HAL_DMA_IRQHandler+0x6c0>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d00e      	beq.n	800305e <HAL_DMA_IRQHandler+0x516>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a71      	ldr	r2, [pc, #452]	; (800320c <HAL_DMA_IRQHandler+0x6c4>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d009      	beq.n	800305e <HAL_DMA_IRQHandler+0x516>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a70      	ldr	r2, [pc, #448]	; (8003210 <HAL_DMA_IRQHandler+0x6c8>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d004      	beq.n	800305e <HAL_DMA_IRQHandler+0x516>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a6e      	ldr	r2, [pc, #440]	; (8003214 <HAL_DMA_IRQHandler+0x6cc>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d10a      	bne.n	8003074 <HAL_DMA_IRQHandler+0x52c>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0308 	and.w	r3, r3, #8
 8003068:	2b00      	cmp	r3, #0
 800306a:	bf14      	ite	ne
 800306c:	2301      	movne	r3, #1
 800306e:	2300      	moveq	r3, #0
 8003070:	b2db      	uxtb	r3, r3
 8003072:	e009      	b.n	8003088 <HAL_DMA_IRQHandler+0x540>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0304 	and.w	r3, r3, #4
 800307e:	2b00      	cmp	r3, #0
 8003080:	bf14      	ite	ne
 8003082:	2301      	movne	r3, #1
 8003084:	2300      	moveq	r3, #0
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2b00      	cmp	r3, #0
 800308a:	d03e      	beq.n	800310a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003090:	f003 031f 	and.w	r3, r3, #31
 8003094:	2210      	movs	r2, #16
 8003096:	409a      	lsls	r2, r3
 8003098:	6a3b      	ldr	r3, [r7, #32]
 800309a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d018      	beq.n	80030dc <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d108      	bne.n	80030ca <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d024      	beq.n	800310a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	4798      	blx	r3
 80030c8:	e01f      	b.n	800310a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d01b      	beq.n	800310a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	4798      	blx	r3
 80030da:	e016      	b.n	800310a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d107      	bne.n	80030fa <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f022 0208 	bic.w	r2, r2, #8
 80030f8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d003      	beq.n	800310a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800310e:	f003 031f 	and.w	r3, r3, #31
 8003112:	2220      	movs	r2, #32
 8003114:	409a      	lsls	r2, r3
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	4013      	ands	r3, r2
 800311a:	2b00      	cmp	r3, #0
 800311c:	f000 8110 	beq.w	8003340 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a2c      	ldr	r2, [pc, #176]	; (80031d8 <HAL_DMA_IRQHandler+0x690>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d04a      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x678>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a2b      	ldr	r2, [pc, #172]	; (80031dc <HAL_DMA_IRQHandler+0x694>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d045      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x678>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a29      	ldr	r2, [pc, #164]	; (80031e0 <HAL_DMA_IRQHandler+0x698>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d040      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x678>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a28      	ldr	r2, [pc, #160]	; (80031e4 <HAL_DMA_IRQHandler+0x69c>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d03b      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x678>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a26      	ldr	r2, [pc, #152]	; (80031e8 <HAL_DMA_IRQHandler+0x6a0>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d036      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x678>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a25      	ldr	r2, [pc, #148]	; (80031ec <HAL_DMA_IRQHandler+0x6a4>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d031      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x678>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a23      	ldr	r2, [pc, #140]	; (80031f0 <HAL_DMA_IRQHandler+0x6a8>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d02c      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x678>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a22      	ldr	r2, [pc, #136]	; (80031f4 <HAL_DMA_IRQHandler+0x6ac>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d027      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x678>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a20      	ldr	r2, [pc, #128]	; (80031f8 <HAL_DMA_IRQHandler+0x6b0>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d022      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x678>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a1f      	ldr	r2, [pc, #124]	; (80031fc <HAL_DMA_IRQHandler+0x6b4>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d01d      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x678>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a1d      	ldr	r2, [pc, #116]	; (8003200 <HAL_DMA_IRQHandler+0x6b8>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d018      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x678>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a1c      	ldr	r2, [pc, #112]	; (8003204 <HAL_DMA_IRQHandler+0x6bc>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d013      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x678>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a1a      	ldr	r2, [pc, #104]	; (8003208 <HAL_DMA_IRQHandler+0x6c0>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d00e      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x678>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a19      	ldr	r2, [pc, #100]	; (800320c <HAL_DMA_IRQHandler+0x6c4>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d009      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x678>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a17      	ldr	r2, [pc, #92]	; (8003210 <HAL_DMA_IRQHandler+0x6c8>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d004      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x678>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a16      	ldr	r2, [pc, #88]	; (8003214 <HAL_DMA_IRQHandler+0x6cc>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d12b      	bne.n	8003218 <HAL_DMA_IRQHandler+0x6d0>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0310 	and.w	r3, r3, #16
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	bf14      	ite	ne
 80031ce:	2301      	movne	r3, #1
 80031d0:	2300      	moveq	r3, #0
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	e02a      	b.n	800322c <HAL_DMA_IRQHandler+0x6e4>
 80031d6:	bf00      	nop
 80031d8:	40020010 	.word	0x40020010
 80031dc:	40020028 	.word	0x40020028
 80031e0:	40020040 	.word	0x40020040
 80031e4:	40020058 	.word	0x40020058
 80031e8:	40020070 	.word	0x40020070
 80031ec:	40020088 	.word	0x40020088
 80031f0:	400200a0 	.word	0x400200a0
 80031f4:	400200b8 	.word	0x400200b8
 80031f8:	40020410 	.word	0x40020410
 80031fc:	40020428 	.word	0x40020428
 8003200:	40020440 	.word	0x40020440
 8003204:	40020458 	.word	0x40020458
 8003208:	40020470 	.word	0x40020470
 800320c:	40020488 	.word	0x40020488
 8003210:	400204a0 	.word	0x400204a0
 8003214:	400204b8 	.word	0x400204b8
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	bf14      	ite	ne
 8003226:	2301      	movne	r3, #1
 8003228:	2300      	moveq	r3, #0
 800322a:	b2db      	uxtb	r3, r3
 800322c:	2b00      	cmp	r3, #0
 800322e:	f000 8087 	beq.w	8003340 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003236:	f003 031f 	and.w	r3, r3, #31
 800323a:	2220      	movs	r2, #32
 800323c:	409a      	lsls	r2, r3
 800323e:	6a3b      	ldr	r3, [r7, #32]
 8003240:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b04      	cmp	r3, #4
 800324c:	d139      	bne.n	80032c2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f022 0216 	bic.w	r2, r2, #22
 800325c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	695a      	ldr	r2, [r3, #20]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800326c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003272:	2b00      	cmp	r3, #0
 8003274:	d103      	bne.n	800327e <HAL_DMA_IRQHandler+0x736>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800327a:	2b00      	cmp	r3, #0
 800327c:	d007      	beq.n	800328e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f022 0208 	bic.w	r2, r2, #8
 800328c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003292:	f003 031f 	and.w	r3, r3, #31
 8003296:	223f      	movs	r2, #63	; 0x3f
 8003298:	409a      	lsls	r2, r3
 800329a:	6a3b      	ldr	r3, [r7, #32]
 800329c:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2201      	movs	r2, #1
 80032aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	f000 834a 	beq.w	800394c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	4798      	blx	r3
          }
          return;
 80032c0:	e344      	b.n	800394c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d018      	beq.n	8003302 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d108      	bne.n	80032f0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d02c      	beq.n	8003340 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	4798      	blx	r3
 80032ee:	e027      	b.n	8003340 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d023      	beq.n	8003340 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	4798      	blx	r3
 8003300:	e01e      	b.n	8003340 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800330c:	2b00      	cmp	r3, #0
 800330e:	d10f      	bne.n	8003330 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f022 0210 	bic.w	r2, r2, #16
 800331e:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003334:	2b00      	cmp	r3, #0
 8003336:	d003      	beq.n	8003340 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003344:	2b00      	cmp	r3, #0
 8003346:	f000 8306 	beq.w	8003956 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800334e:	f003 0301 	and.w	r3, r3, #1
 8003352:	2b00      	cmp	r3, #0
 8003354:	f000 8088 	beq.w	8003468 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2204      	movs	r2, #4
 800335c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a7a      	ldr	r2, [pc, #488]	; (8003550 <HAL_DMA_IRQHandler+0xa08>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d04a      	beq.n	8003400 <HAL_DMA_IRQHandler+0x8b8>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a79      	ldr	r2, [pc, #484]	; (8003554 <HAL_DMA_IRQHandler+0xa0c>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d045      	beq.n	8003400 <HAL_DMA_IRQHandler+0x8b8>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a77      	ldr	r2, [pc, #476]	; (8003558 <HAL_DMA_IRQHandler+0xa10>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d040      	beq.n	8003400 <HAL_DMA_IRQHandler+0x8b8>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a76      	ldr	r2, [pc, #472]	; (800355c <HAL_DMA_IRQHandler+0xa14>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d03b      	beq.n	8003400 <HAL_DMA_IRQHandler+0x8b8>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a74      	ldr	r2, [pc, #464]	; (8003560 <HAL_DMA_IRQHandler+0xa18>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d036      	beq.n	8003400 <HAL_DMA_IRQHandler+0x8b8>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a73      	ldr	r2, [pc, #460]	; (8003564 <HAL_DMA_IRQHandler+0xa1c>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d031      	beq.n	8003400 <HAL_DMA_IRQHandler+0x8b8>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a71      	ldr	r2, [pc, #452]	; (8003568 <HAL_DMA_IRQHandler+0xa20>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d02c      	beq.n	8003400 <HAL_DMA_IRQHandler+0x8b8>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a70      	ldr	r2, [pc, #448]	; (800356c <HAL_DMA_IRQHandler+0xa24>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d027      	beq.n	8003400 <HAL_DMA_IRQHandler+0x8b8>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a6e      	ldr	r2, [pc, #440]	; (8003570 <HAL_DMA_IRQHandler+0xa28>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d022      	beq.n	8003400 <HAL_DMA_IRQHandler+0x8b8>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a6d      	ldr	r2, [pc, #436]	; (8003574 <HAL_DMA_IRQHandler+0xa2c>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d01d      	beq.n	8003400 <HAL_DMA_IRQHandler+0x8b8>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a6b      	ldr	r2, [pc, #428]	; (8003578 <HAL_DMA_IRQHandler+0xa30>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d018      	beq.n	8003400 <HAL_DMA_IRQHandler+0x8b8>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a6a      	ldr	r2, [pc, #424]	; (800357c <HAL_DMA_IRQHandler+0xa34>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d013      	beq.n	8003400 <HAL_DMA_IRQHandler+0x8b8>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a68      	ldr	r2, [pc, #416]	; (8003580 <HAL_DMA_IRQHandler+0xa38>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d00e      	beq.n	8003400 <HAL_DMA_IRQHandler+0x8b8>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a67      	ldr	r2, [pc, #412]	; (8003584 <HAL_DMA_IRQHandler+0xa3c>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d009      	beq.n	8003400 <HAL_DMA_IRQHandler+0x8b8>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a65      	ldr	r2, [pc, #404]	; (8003588 <HAL_DMA_IRQHandler+0xa40>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d004      	beq.n	8003400 <HAL_DMA_IRQHandler+0x8b8>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a64      	ldr	r2, [pc, #400]	; (800358c <HAL_DMA_IRQHandler+0xa44>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d108      	bne.n	8003412 <HAL_DMA_IRQHandler+0x8ca>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f022 0201 	bic.w	r2, r2, #1
 800340e:	601a      	str	r2, [r3, #0]
 8003410:	e007      	b.n	8003422 <HAL_DMA_IRQHandler+0x8da>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f022 0201 	bic.w	r2, r2, #1
 8003420:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	3301      	adds	r3, #1
 8003426:	60fb      	str	r3, [r7, #12]
 8003428:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800342a:	429a      	cmp	r2, r3
 800342c:	d307      	bcc.n	800343e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0301 	and.w	r3, r3, #1
 8003438:	2b00      	cmp	r3, #0
 800343a:	d1f2      	bne.n	8003422 <HAL_DMA_IRQHandler+0x8da>
 800343c:	e000      	b.n	8003440 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800343e:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0301 	and.w	r3, r3, #1
 8003452:	2b00      	cmp	r3, #0
 8003454:	d004      	beq.n	8003460 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2203      	movs	r2, #3
 800345a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800345e:	e003      	b.n	8003468 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800346c:	2b00      	cmp	r3, #0
 800346e:	f000 8272 	beq.w	8003956 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	4798      	blx	r3
 800347a:	e26c      	b.n	8003956 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a43      	ldr	r2, [pc, #268]	; (8003590 <HAL_DMA_IRQHandler+0xa48>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d022      	beq.n	80034cc <HAL_DMA_IRQHandler+0x984>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a42      	ldr	r2, [pc, #264]	; (8003594 <HAL_DMA_IRQHandler+0xa4c>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d01d      	beq.n	80034cc <HAL_DMA_IRQHandler+0x984>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a40      	ldr	r2, [pc, #256]	; (8003598 <HAL_DMA_IRQHandler+0xa50>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d018      	beq.n	80034cc <HAL_DMA_IRQHandler+0x984>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a3f      	ldr	r2, [pc, #252]	; (800359c <HAL_DMA_IRQHandler+0xa54>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d013      	beq.n	80034cc <HAL_DMA_IRQHandler+0x984>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a3d      	ldr	r2, [pc, #244]	; (80035a0 <HAL_DMA_IRQHandler+0xa58>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d00e      	beq.n	80034cc <HAL_DMA_IRQHandler+0x984>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a3c      	ldr	r2, [pc, #240]	; (80035a4 <HAL_DMA_IRQHandler+0xa5c>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d009      	beq.n	80034cc <HAL_DMA_IRQHandler+0x984>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a3a      	ldr	r2, [pc, #232]	; (80035a8 <HAL_DMA_IRQHandler+0xa60>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d004      	beq.n	80034cc <HAL_DMA_IRQHandler+0x984>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a39      	ldr	r2, [pc, #228]	; (80035ac <HAL_DMA_IRQHandler+0xa64>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d101      	bne.n	80034d0 <HAL_DMA_IRQHandler+0x988>
 80034cc:	2301      	movs	r3, #1
 80034ce:	e000      	b.n	80034d2 <HAL_DMA_IRQHandler+0x98a>
 80034d0:	2300      	movs	r3, #0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	f000 823f 	beq.w	8003956 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034e4:	f003 031f 	and.w	r3, r3, #31
 80034e8:	2204      	movs	r2, #4
 80034ea:	409a      	lsls	r2, r3
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	4013      	ands	r3, r2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f000 80cd 	beq.w	8003690 <HAL_DMA_IRQHandler+0xb48>
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	f003 0304 	and.w	r3, r3, #4
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	f000 80c7 	beq.w	8003690 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003506:	f003 031f 	and.w	r3, r3, #31
 800350a:	2204      	movs	r2, #4
 800350c:	409a      	lsls	r2, r3
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d049      	beq.n	80035b0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d109      	bne.n	800353a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800352a:	2b00      	cmp	r3, #0
 800352c:	f000 8210 	beq.w	8003950 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003538:	e20a      	b.n	8003950 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353e:	2b00      	cmp	r3, #0
 8003540:	f000 8206 	beq.w	8003950 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800354c:	e200      	b.n	8003950 <HAL_DMA_IRQHandler+0xe08>
 800354e:	bf00      	nop
 8003550:	40020010 	.word	0x40020010
 8003554:	40020028 	.word	0x40020028
 8003558:	40020040 	.word	0x40020040
 800355c:	40020058 	.word	0x40020058
 8003560:	40020070 	.word	0x40020070
 8003564:	40020088 	.word	0x40020088
 8003568:	400200a0 	.word	0x400200a0
 800356c:	400200b8 	.word	0x400200b8
 8003570:	40020410 	.word	0x40020410
 8003574:	40020428 	.word	0x40020428
 8003578:	40020440 	.word	0x40020440
 800357c:	40020458 	.word	0x40020458
 8003580:	40020470 	.word	0x40020470
 8003584:	40020488 	.word	0x40020488
 8003588:	400204a0 	.word	0x400204a0
 800358c:	400204b8 	.word	0x400204b8
 8003590:	58025408 	.word	0x58025408
 8003594:	5802541c 	.word	0x5802541c
 8003598:	58025430 	.word	0x58025430
 800359c:	58025444 	.word	0x58025444
 80035a0:	58025458 	.word	0x58025458
 80035a4:	5802546c 	.word	0x5802546c
 80035a8:	58025480 	.word	0x58025480
 80035ac:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	f003 0320 	and.w	r3, r3, #32
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d160      	bne.n	800367c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a8c      	ldr	r2, [pc, #560]	; (80037f0 <HAL_DMA_IRQHandler+0xca8>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d04a      	beq.n	800365a <HAL_DMA_IRQHandler+0xb12>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a8a      	ldr	r2, [pc, #552]	; (80037f4 <HAL_DMA_IRQHandler+0xcac>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d045      	beq.n	800365a <HAL_DMA_IRQHandler+0xb12>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a89      	ldr	r2, [pc, #548]	; (80037f8 <HAL_DMA_IRQHandler+0xcb0>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d040      	beq.n	800365a <HAL_DMA_IRQHandler+0xb12>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a87      	ldr	r2, [pc, #540]	; (80037fc <HAL_DMA_IRQHandler+0xcb4>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d03b      	beq.n	800365a <HAL_DMA_IRQHandler+0xb12>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a86      	ldr	r2, [pc, #536]	; (8003800 <HAL_DMA_IRQHandler+0xcb8>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d036      	beq.n	800365a <HAL_DMA_IRQHandler+0xb12>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a84      	ldr	r2, [pc, #528]	; (8003804 <HAL_DMA_IRQHandler+0xcbc>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d031      	beq.n	800365a <HAL_DMA_IRQHandler+0xb12>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a83      	ldr	r2, [pc, #524]	; (8003808 <HAL_DMA_IRQHandler+0xcc0>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d02c      	beq.n	800365a <HAL_DMA_IRQHandler+0xb12>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a81      	ldr	r2, [pc, #516]	; (800380c <HAL_DMA_IRQHandler+0xcc4>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d027      	beq.n	800365a <HAL_DMA_IRQHandler+0xb12>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a80      	ldr	r2, [pc, #512]	; (8003810 <HAL_DMA_IRQHandler+0xcc8>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d022      	beq.n	800365a <HAL_DMA_IRQHandler+0xb12>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a7e      	ldr	r2, [pc, #504]	; (8003814 <HAL_DMA_IRQHandler+0xccc>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d01d      	beq.n	800365a <HAL_DMA_IRQHandler+0xb12>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a7d      	ldr	r2, [pc, #500]	; (8003818 <HAL_DMA_IRQHandler+0xcd0>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d018      	beq.n	800365a <HAL_DMA_IRQHandler+0xb12>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a7b      	ldr	r2, [pc, #492]	; (800381c <HAL_DMA_IRQHandler+0xcd4>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d013      	beq.n	800365a <HAL_DMA_IRQHandler+0xb12>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a7a      	ldr	r2, [pc, #488]	; (8003820 <HAL_DMA_IRQHandler+0xcd8>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d00e      	beq.n	800365a <HAL_DMA_IRQHandler+0xb12>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a78      	ldr	r2, [pc, #480]	; (8003824 <HAL_DMA_IRQHandler+0xcdc>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d009      	beq.n	800365a <HAL_DMA_IRQHandler+0xb12>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a77      	ldr	r2, [pc, #476]	; (8003828 <HAL_DMA_IRQHandler+0xce0>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d004      	beq.n	800365a <HAL_DMA_IRQHandler+0xb12>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a75      	ldr	r2, [pc, #468]	; (800382c <HAL_DMA_IRQHandler+0xce4>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d108      	bne.n	800366c <HAL_DMA_IRQHandler+0xb24>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 0208 	bic.w	r2, r2, #8
 8003668:	601a      	str	r2, [r3, #0]
 800366a:	e007      	b.n	800367c <HAL_DMA_IRQHandler+0xb34>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f022 0204 	bic.w	r2, r2, #4
 800367a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003680:	2b00      	cmp	r3, #0
 8003682:	f000 8165 	beq.w	8003950 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800368e:	e15f      	b.n	8003950 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003694:	f003 031f 	and.w	r3, r3, #31
 8003698:	2202      	movs	r2, #2
 800369a:	409a      	lsls	r2, r3
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	4013      	ands	r3, r2
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	f000 80c5 	beq.w	8003830 <HAL_DMA_IRQHandler+0xce8>
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	f003 0302 	and.w	r3, r3, #2
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f000 80bf 	beq.w	8003830 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b6:	f003 031f 	and.w	r3, r3, #31
 80036ba:	2202      	movs	r2, #2
 80036bc:	409a      	lsls	r2, r3
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d018      	beq.n	80036fe <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d109      	bne.n	80036ea <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f000 813a 	beq.w	8003954 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80036e8:	e134      	b.n	8003954 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	f000 8130 	beq.w	8003954 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80036fc:	e12a      	b.n	8003954 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	f003 0320 	and.w	r3, r3, #32
 8003704:	2b00      	cmp	r3, #0
 8003706:	d168      	bne.n	80037da <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a38      	ldr	r2, [pc, #224]	; (80037f0 <HAL_DMA_IRQHandler+0xca8>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d04a      	beq.n	80037a8 <HAL_DMA_IRQHandler+0xc60>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a37      	ldr	r2, [pc, #220]	; (80037f4 <HAL_DMA_IRQHandler+0xcac>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d045      	beq.n	80037a8 <HAL_DMA_IRQHandler+0xc60>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a35      	ldr	r2, [pc, #212]	; (80037f8 <HAL_DMA_IRQHandler+0xcb0>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d040      	beq.n	80037a8 <HAL_DMA_IRQHandler+0xc60>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a34      	ldr	r2, [pc, #208]	; (80037fc <HAL_DMA_IRQHandler+0xcb4>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d03b      	beq.n	80037a8 <HAL_DMA_IRQHandler+0xc60>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a32      	ldr	r2, [pc, #200]	; (8003800 <HAL_DMA_IRQHandler+0xcb8>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d036      	beq.n	80037a8 <HAL_DMA_IRQHandler+0xc60>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a31      	ldr	r2, [pc, #196]	; (8003804 <HAL_DMA_IRQHandler+0xcbc>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d031      	beq.n	80037a8 <HAL_DMA_IRQHandler+0xc60>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a2f      	ldr	r2, [pc, #188]	; (8003808 <HAL_DMA_IRQHandler+0xcc0>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d02c      	beq.n	80037a8 <HAL_DMA_IRQHandler+0xc60>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a2e      	ldr	r2, [pc, #184]	; (800380c <HAL_DMA_IRQHandler+0xcc4>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d027      	beq.n	80037a8 <HAL_DMA_IRQHandler+0xc60>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a2c      	ldr	r2, [pc, #176]	; (8003810 <HAL_DMA_IRQHandler+0xcc8>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d022      	beq.n	80037a8 <HAL_DMA_IRQHandler+0xc60>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a2b      	ldr	r2, [pc, #172]	; (8003814 <HAL_DMA_IRQHandler+0xccc>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d01d      	beq.n	80037a8 <HAL_DMA_IRQHandler+0xc60>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a29      	ldr	r2, [pc, #164]	; (8003818 <HAL_DMA_IRQHandler+0xcd0>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d018      	beq.n	80037a8 <HAL_DMA_IRQHandler+0xc60>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a28      	ldr	r2, [pc, #160]	; (800381c <HAL_DMA_IRQHandler+0xcd4>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d013      	beq.n	80037a8 <HAL_DMA_IRQHandler+0xc60>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a26      	ldr	r2, [pc, #152]	; (8003820 <HAL_DMA_IRQHandler+0xcd8>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d00e      	beq.n	80037a8 <HAL_DMA_IRQHandler+0xc60>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a25      	ldr	r2, [pc, #148]	; (8003824 <HAL_DMA_IRQHandler+0xcdc>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d009      	beq.n	80037a8 <HAL_DMA_IRQHandler+0xc60>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a23      	ldr	r2, [pc, #140]	; (8003828 <HAL_DMA_IRQHandler+0xce0>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d004      	beq.n	80037a8 <HAL_DMA_IRQHandler+0xc60>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a22      	ldr	r2, [pc, #136]	; (800382c <HAL_DMA_IRQHandler+0xce4>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d108      	bne.n	80037ba <HAL_DMA_IRQHandler+0xc72>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f022 0214 	bic.w	r2, r2, #20
 80037b6:	601a      	str	r2, [r3, #0]
 80037b8:	e007      	b.n	80037ca <HAL_DMA_IRQHandler+0xc82>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f022 020a 	bic.w	r2, r2, #10
 80037c8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2201      	movs	r2, #1
 80037d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037de:	2b00      	cmp	r3, #0
 80037e0:	f000 80b8 	beq.w	8003954 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037ec:	e0b2      	b.n	8003954 <HAL_DMA_IRQHandler+0xe0c>
 80037ee:	bf00      	nop
 80037f0:	40020010 	.word	0x40020010
 80037f4:	40020028 	.word	0x40020028
 80037f8:	40020040 	.word	0x40020040
 80037fc:	40020058 	.word	0x40020058
 8003800:	40020070 	.word	0x40020070
 8003804:	40020088 	.word	0x40020088
 8003808:	400200a0 	.word	0x400200a0
 800380c:	400200b8 	.word	0x400200b8
 8003810:	40020410 	.word	0x40020410
 8003814:	40020428 	.word	0x40020428
 8003818:	40020440 	.word	0x40020440
 800381c:	40020458 	.word	0x40020458
 8003820:	40020470 	.word	0x40020470
 8003824:	40020488 	.word	0x40020488
 8003828:	400204a0 	.word	0x400204a0
 800382c:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003834:	f003 031f 	and.w	r3, r3, #31
 8003838:	2208      	movs	r2, #8
 800383a:	409a      	lsls	r2, r3
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	4013      	ands	r3, r2
 8003840:	2b00      	cmp	r3, #0
 8003842:	f000 8088 	beq.w	8003956 <HAL_DMA_IRQHandler+0xe0e>
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	f003 0308 	and.w	r3, r3, #8
 800384c:	2b00      	cmp	r3, #0
 800384e:	f000 8082 	beq.w	8003956 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a41      	ldr	r2, [pc, #260]	; (800395c <HAL_DMA_IRQHandler+0xe14>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d04a      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xdaa>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a3f      	ldr	r2, [pc, #252]	; (8003960 <HAL_DMA_IRQHandler+0xe18>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d045      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xdaa>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a3e      	ldr	r2, [pc, #248]	; (8003964 <HAL_DMA_IRQHandler+0xe1c>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d040      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xdaa>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a3c      	ldr	r2, [pc, #240]	; (8003968 <HAL_DMA_IRQHandler+0xe20>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d03b      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xdaa>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a3b      	ldr	r2, [pc, #236]	; (800396c <HAL_DMA_IRQHandler+0xe24>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d036      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xdaa>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a39      	ldr	r2, [pc, #228]	; (8003970 <HAL_DMA_IRQHandler+0xe28>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d031      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xdaa>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a38      	ldr	r2, [pc, #224]	; (8003974 <HAL_DMA_IRQHandler+0xe2c>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d02c      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xdaa>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a36      	ldr	r2, [pc, #216]	; (8003978 <HAL_DMA_IRQHandler+0xe30>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d027      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xdaa>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a35      	ldr	r2, [pc, #212]	; (800397c <HAL_DMA_IRQHandler+0xe34>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d022      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xdaa>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a33      	ldr	r2, [pc, #204]	; (8003980 <HAL_DMA_IRQHandler+0xe38>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d01d      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xdaa>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a32      	ldr	r2, [pc, #200]	; (8003984 <HAL_DMA_IRQHandler+0xe3c>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d018      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xdaa>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a30      	ldr	r2, [pc, #192]	; (8003988 <HAL_DMA_IRQHandler+0xe40>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d013      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xdaa>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a2f      	ldr	r2, [pc, #188]	; (800398c <HAL_DMA_IRQHandler+0xe44>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d00e      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xdaa>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a2d      	ldr	r2, [pc, #180]	; (8003990 <HAL_DMA_IRQHandler+0xe48>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d009      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xdaa>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a2c      	ldr	r2, [pc, #176]	; (8003994 <HAL_DMA_IRQHandler+0xe4c>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d004      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xdaa>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a2a      	ldr	r2, [pc, #168]	; (8003998 <HAL_DMA_IRQHandler+0xe50>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d108      	bne.n	8003904 <HAL_DMA_IRQHandler+0xdbc>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f022 021c 	bic.w	r2, r2, #28
 8003900:	601a      	str	r2, [r3, #0]
 8003902:	e007      	b.n	8003914 <HAL_DMA_IRQHandler+0xdcc>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 020e 	bic.w	r2, r2, #14
 8003912:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003918:	f003 031f 	and.w	r3, r3, #31
 800391c:	2201      	movs	r2, #1
 800391e:	409a      	lsls	r2, r3
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2201      	movs	r2, #1
 8003928:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2201      	movs	r2, #1
 8003936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800393e:	2b00      	cmp	r3, #0
 8003940:	d009      	beq.n	8003956 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	4798      	blx	r3
 800394a:	e004      	b.n	8003956 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800394c:	bf00      	nop
 800394e:	e002      	b.n	8003956 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003950:	bf00      	nop
 8003952:	e000      	b.n	8003956 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003954:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003956:	3728      	adds	r7, #40	; 0x28
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	40020010 	.word	0x40020010
 8003960:	40020028 	.word	0x40020028
 8003964:	40020040 	.word	0x40020040
 8003968:	40020058 	.word	0x40020058
 800396c:	40020070 	.word	0x40020070
 8003970:	40020088 	.word	0x40020088
 8003974:	400200a0 	.word	0x400200a0
 8003978:	400200b8 	.word	0x400200b8
 800397c:	40020410 	.word	0x40020410
 8003980:	40020428 	.word	0x40020428
 8003984:	40020440 	.word	0x40020440
 8003988:	40020458 	.word	0x40020458
 800398c:	40020470 	.word	0x40020470
 8003990:	40020488 	.word	0x40020488
 8003994:	400204a0 	.word	0x400204a0
 8003998:	400204b8 	.word	0x400204b8

0800399c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a42      	ldr	r2, [pc, #264]	; (8003ab4 <DMA_CalcBaseAndBitshift+0x118>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d04a      	beq.n	8003a44 <DMA_CalcBaseAndBitshift+0xa8>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a41      	ldr	r2, [pc, #260]	; (8003ab8 <DMA_CalcBaseAndBitshift+0x11c>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d045      	beq.n	8003a44 <DMA_CalcBaseAndBitshift+0xa8>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a3f      	ldr	r2, [pc, #252]	; (8003abc <DMA_CalcBaseAndBitshift+0x120>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d040      	beq.n	8003a44 <DMA_CalcBaseAndBitshift+0xa8>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a3e      	ldr	r2, [pc, #248]	; (8003ac0 <DMA_CalcBaseAndBitshift+0x124>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d03b      	beq.n	8003a44 <DMA_CalcBaseAndBitshift+0xa8>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a3c      	ldr	r2, [pc, #240]	; (8003ac4 <DMA_CalcBaseAndBitshift+0x128>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d036      	beq.n	8003a44 <DMA_CalcBaseAndBitshift+0xa8>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a3b      	ldr	r2, [pc, #236]	; (8003ac8 <DMA_CalcBaseAndBitshift+0x12c>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d031      	beq.n	8003a44 <DMA_CalcBaseAndBitshift+0xa8>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a39      	ldr	r2, [pc, #228]	; (8003acc <DMA_CalcBaseAndBitshift+0x130>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d02c      	beq.n	8003a44 <DMA_CalcBaseAndBitshift+0xa8>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a38      	ldr	r2, [pc, #224]	; (8003ad0 <DMA_CalcBaseAndBitshift+0x134>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d027      	beq.n	8003a44 <DMA_CalcBaseAndBitshift+0xa8>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a36      	ldr	r2, [pc, #216]	; (8003ad4 <DMA_CalcBaseAndBitshift+0x138>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d022      	beq.n	8003a44 <DMA_CalcBaseAndBitshift+0xa8>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a35      	ldr	r2, [pc, #212]	; (8003ad8 <DMA_CalcBaseAndBitshift+0x13c>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d01d      	beq.n	8003a44 <DMA_CalcBaseAndBitshift+0xa8>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a33      	ldr	r2, [pc, #204]	; (8003adc <DMA_CalcBaseAndBitshift+0x140>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d018      	beq.n	8003a44 <DMA_CalcBaseAndBitshift+0xa8>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a32      	ldr	r2, [pc, #200]	; (8003ae0 <DMA_CalcBaseAndBitshift+0x144>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d013      	beq.n	8003a44 <DMA_CalcBaseAndBitshift+0xa8>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a30      	ldr	r2, [pc, #192]	; (8003ae4 <DMA_CalcBaseAndBitshift+0x148>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d00e      	beq.n	8003a44 <DMA_CalcBaseAndBitshift+0xa8>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a2f      	ldr	r2, [pc, #188]	; (8003ae8 <DMA_CalcBaseAndBitshift+0x14c>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d009      	beq.n	8003a44 <DMA_CalcBaseAndBitshift+0xa8>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a2d      	ldr	r2, [pc, #180]	; (8003aec <DMA_CalcBaseAndBitshift+0x150>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d004      	beq.n	8003a44 <DMA_CalcBaseAndBitshift+0xa8>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a2c      	ldr	r2, [pc, #176]	; (8003af0 <DMA_CalcBaseAndBitshift+0x154>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d101      	bne.n	8003a48 <DMA_CalcBaseAndBitshift+0xac>
 8003a44:	2301      	movs	r3, #1
 8003a46:	e000      	b.n	8003a4a <DMA_CalcBaseAndBitshift+0xae>
 8003a48:	2300      	movs	r3, #0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d024      	beq.n	8003a98 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	b2db      	uxtb	r3, r3
 8003a54:	3b10      	subs	r3, #16
 8003a56:	4a27      	ldr	r2, [pc, #156]	; (8003af4 <DMA_CalcBaseAndBitshift+0x158>)
 8003a58:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5c:	091b      	lsrs	r3, r3, #4
 8003a5e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f003 0307 	and.w	r3, r3, #7
 8003a66:	4a24      	ldr	r2, [pc, #144]	; (8003af8 <DMA_CalcBaseAndBitshift+0x15c>)
 8003a68:	5cd3      	ldrb	r3, [r2, r3]
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2b03      	cmp	r3, #3
 8003a74:	d908      	bls.n	8003a88 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	4b1f      	ldr	r3, [pc, #124]	; (8003afc <DMA_CalcBaseAndBitshift+0x160>)
 8003a7e:	4013      	ands	r3, r2
 8003a80:	1d1a      	adds	r2, r3, #4
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	659a      	str	r2, [r3, #88]	; 0x58
 8003a86:	e00d      	b.n	8003aa4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	4b1b      	ldr	r3, [pc, #108]	; (8003afc <DMA_CalcBaseAndBitshift+0x160>)
 8003a90:	4013      	ands	r3, r2
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	6593      	str	r3, [r2, #88]	; 0x58
 8003a96:	e005      	b.n	8003aa4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3714      	adds	r7, #20
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr
 8003ab4:	40020010 	.word	0x40020010
 8003ab8:	40020028 	.word	0x40020028
 8003abc:	40020040 	.word	0x40020040
 8003ac0:	40020058 	.word	0x40020058
 8003ac4:	40020070 	.word	0x40020070
 8003ac8:	40020088 	.word	0x40020088
 8003acc:	400200a0 	.word	0x400200a0
 8003ad0:	400200b8 	.word	0x400200b8
 8003ad4:	40020410 	.word	0x40020410
 8003ad8:	40020428 	.word	0x40020428
 8003adc:	40020440 	.word	0x40020440
 8003ae0:	40020458 	.word	0x40020458
 8003ae4:	40020470 	.word	0x40020470
 8003ae8:	40020488 	.word	0x40020488
 8003aec:	400204a0 	.word	0x400204a0
 8003af0:	400204b8 	.word	0x400204b8
 8003af4:	aaaaaaab 	.word	0xaaaaaaab
 8003af8:	080270b0 	.word	0x080270b0
 8003afc:	fffffc00 	.word	0xfffffc00

08003b00 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b085      	sub	sp, #20
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	699b      	ldr	r3, [r3, #24]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d120      	bne.n	8003b56 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b18:	2b03      	cmp	r3, #3
 8003b1a:	d858      	bhi.n	8003bce <DMA_CheckFifoParam+0xce>
 8003b1c:	a201      	add	r2, pc, #4	; (adr r2, 8003b24 <DMA_CheckFifoParam+0x24>)
 8003b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b22:	bf00      	nop
 8003b24:	08003b35 	.word	0x08003b35
 8003b28:	08003b47 	.word	0x08003b47
 8003b2c:	08003b35 	.word	0x08003b35
 8003b30:	08003bcf 	.word	0x08003bcf
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d048      	beq.n	8003bd2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003b44:	e045      	b.n	8003bd2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b4a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003b4e:	d142      	bne.n	8003bd6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003b54:	e03f      	b.n	8003bd6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	699b      	ldr	r3, [r3, #24]
 8003b5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b5e:	d123      	bne.n	8003ba8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b64:	2b03      	cmp	r3, #3
 8003b66:	d838      	bhi.n	8003bda <DMA_CheckFifoParam+0xda>
 8003b68:	a201      	add	r2, pc, #4	; (adr r2, 8003b70 <DMA_CheckFifoParam+0x70>)
 8003b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b6e:	bf00      	nop
 8003b70:	08003b81 	.word	0x08003b81
 8003b74:	08003b87 	.word	0x08003b87
 8003b78:	08003b81 	.word	0x08003b81
 8003b7c:	08003b99 	.word	0x08003b99
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	73fb      	strb	r3, [r7, #15]
        break;
 8003b84:	e030      	b.n	8003be8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d025      	beq.n	8003bde <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003b96:	e022      	b.n	8003bde <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ba0:	d11f      	bne.n	8003be2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003ba6:	e01c      	b.n	8003be2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d902      	bls.n	8003bb6 <DMA_CheckFifoParam+0xb6>
 8003bb0:	2b03      	cmp	r3, #3
 8003bb2:	d003      	beq.n	8003bbc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003bb4:	e018      	b.n	8003be8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	73fb      	strb	r3, [r7, #15]
        break;
 8003bba:	e015      	b.n	8003be8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d00e      	beq.n	8003be6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	73fb      	strb	r3, [r7, #15]
    break;
 8003bcc:	e00b      	b.n	8003be6 <DMA_CheckFifoParam+0xe6>
        break;
 8003bce:	bf00      	nop
 8003bd0:	e00a      	b.n	8003be8 <DMA_CheckFifoParam+0xe8>
        break;
 8003bd2:	bf00      	nop
 8003bd4:	e008      	b.n	8003be8 <DMA_CheckFifoParam+0xe8>
        break;
 8003bd6:	bf00      	nop
 8003bd8:	e006      	b.n	8003be8 <DMA_CheckFifoParam+0xe8>
        break;
 8003bda:	bf00      	nop
 8003bdc:	e004      	b.n	8003be8 <DMA_CheckFifoParam+0xe8>
        break;
 8003bde:	bf00      	nop
 8003be0:	e002      	b.n	8003be8 <DMA_CheckFifoParam+0xe8>
        break;
 8003be2:	bf00      	nop
 8003be4:	e000      	b.n	8003be8 <DMA_CheckFifoParam+0xe8>
    break;
 8003be6:	bf00      	nop
    }
  }

  return status;
 8003be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3714      	adds	r7, #20
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop

08003bf8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b085      	sub	sp, #20
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a38      	ldr	r2, [pc, #224]	; (8003cec <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d022      	beq.n	8003c56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a36      	ldr	r2, [pc, #216]	; (8003cf0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d01d      	beq.n	8003c56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a35      	ldr	r2, [pc, #212]	; (8003cf4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d018      	beq.n	8003c56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a33      	ldr	r2, [pc, #204]	; (8003cf8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d013      	beq.n	8003c56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a32      	ldr	r2, [pc, #200]	; (8003cfc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d00e      	beq.n	8003c56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a30      	ldr	r2, [pc, #192]	; (8003d00 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d009      	beq.n	8003c56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a2f      	ldr	r2, [pc, #188]	; (8003d04 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d004      	beq.n	8003c56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a2d      	ldr	r2, [pc, #180]	; (8003d08 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d101      	bne.n	8003c5a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003c56:	2301      	movs	r3, #1
 8003c58:	e000      	b.n	8003c5c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d01a      	beq.n	8003c96 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	3b08      	subs	r3, #8
 8003c68:	4a28      	ldr	r2, [pc, #160]	; (8003d0c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c6e:	091b      	lsrs	r3, r3, #4
 8003c70:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	4b26      	ldr	r3, [pc, #152]	; (8003d10 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003c76:	4413      	add	r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4a24      	ldr	r2, [pc, #144]	; (8003d14 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003c84:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f003 031f 	and.w	r3, r3, #31
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	409a      	lsls	r2, r3
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003c94:	e024      	b.n	8003ce0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	3b10      	subs	r3, #16
 8003c9e:	4a1e      	ldr	r2, [pc, #120]	; (8003d18 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca4:	091b      	lsrs	r3, r3, #4
 8003ca6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	4a1c      	ldr	r2, [pc, #112]	; (8003d1c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d806      	bhi.n	8003cbe <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	4a1b      	ldr	r2, [pc, #108]	; (8003d20 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d902      	bls.n	8003cbe <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	3308      	adds	r3, #8
 8003cbc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003cbe:	68fa      	ldr	r2, [r7, #12]
 8003cc0:	4b18      	ldr	r3, [pc, #96]	; (8003d24 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8003cc2:	4413      	add	r3, r2
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4a16      	ldr	r2, [pc, #88]	; (8003d28 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8003cd0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	f003 031f 	and.w	r3, r3, #31
 8003cd8:	2201      	movs	r2, #1
 8003cda:	409a      	lsls	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003ce0:	bf00      	nop
 8003ce2:	3714      	adds	r7, #20
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr
 8003cec:	58025408 	.word	0x58025408
 8003cf0:	5802541c 	.word	0x5802541c
 8003cf4:	58025430 	.word	0x58025430
 8003cf8:	58025444 	.word	0x58025444
 8003cfc:	58025458 	.word	0x58025458
 8003d00:	5802546c 	.word	0x5802546c
 8003d04:	58025480 	.word	0x58025480
 8003d08:	58025494 	.word	0x58025494
 8003d0c:	cccccccd 	.word	0xcccccccd
 8003d10:	16009600 	.word	0x16009600
 8003d14:	58025880 	.word	0x58025880
 8003d18:	aaaaaaab 	.word	0xaaaaaaab
 8003d1c:	400204b8 	.word	0x400204b8
 8003d20:	4002040f 	.word	0x4002040f
 8003d24:	10008200 	.word	0x10008200
 8003d28:	40020880 	.word	0x40020880

08003d2c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d04a      	beq.n	8003dd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2b08      	cmp	r3, #8
 8003d46:	d847      	bhi.n	8003dd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a25      	ldr	r2, [pc, #148]	; (8003de4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d022      	beq.n	8003d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a24      	ldr	r2, [pc, #144]	; (8003de8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d01d      	beq.n	8003d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a22      	ldr	r2, [pc, #136]	; (8003dec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d018      	beq.n	8003d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a21      	ldr	r2, [pc, #132]	; (8003df0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d013      	beq.n	8003d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a1f      	ldr	r2, [pc, #124]	; (8003df4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d00e      	beq.n	8003d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a1e      	ldr	r2, [pc, #120]	; (8003df8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d009      	beq.n	8003d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a1c      	ldr	r2, [pc, #112]	; (8003dfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d004      	beq.n	8003d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a1b      	ldr	r2, [pc, #108]	; (8003e00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d101      	bne.n	8003d9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e000      	b.n	8003d9e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00a      	beq.n	8003db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003da2:	68fa      	ldr	r2, [r7, #12]
 8003da4:	4b17      	ldr	r3, [pc, #92]	; (8003e04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003da6:	4413      	add	r3, r2
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	461a      	mov	r2, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a15      	ldr	r2, [pc, #84]	; (8003e08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003db4:	671a      	str	r2, [r3, #112]	; 0x70
 8003db6:	e009      	b.n	8003dcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003db8:	68fa      	ldr	r2, [r7, #12]
 8003dba:	4b14      	ldr	r3, [pc, #80]	; (8003e0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003dbc:	4413      	add	r3, r2
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a11      	ldr	r2, [pc, #68]	; (8003e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003dca:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	409a      	lsls	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8003dd8:	bf00      	nop
 8003dda:	3714      	adds	r7, #20
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr
 8003de4:	58025408 	.word	0x58025408
 8003de8:	5802541c 	.word	0x5802541c
 8003dec:	58025430 	.word	0x58025430
 8003df0:	58025444 	.word	0x58025444
 8003df4:	58025458 	.word	0x58025458
 8003df8:	5802546c 	.word	0x5802546c
 8003dfc:	58025480 	.word	0x58025480
 8003e00:	58025494 	.word	0x58025494
 8003e04:	1600963f 	.word	0x1600963f
 8003e08:	58025940 	.word	0x58025940
 8003e0c:	1000823f 	.word	0x1000823f
 8003e10:	40020940 	.word	0x40020940

08003e14 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d101      	bne.n	8003e26 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e0c6      	b.n	8003fb4 <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d102      	bne.n	8003e34 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f006 fa10 	bl	800a254 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2223      	movs	r2, #35	; 0x23
 8003e38:	655a      	str	r2, [r3, #84]	; 0x54

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e3a:	4b60      	ldr	r3, [pc, #384]	; (8003fbc <HAL_ETH_Init+0x1a8>)
 8003e3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003e40:	4a5e      	ldr	r2, [pc, #376]	; (8003fbc <HAL_ETH_Init+0x1a8>)
 8003e42:	f043 0302 	orr.w	r3, r3, #2
 8003e46:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003e4a:	4b5c      	ldr	r3, [pc, #368]	; (8003fbc <HAL_ETH_Init+0x1a8>)
 8003e4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003e50:	f003 0302 	and.w	r3, r3, #2
 8003e54:	60bb      	str	r3, [r7, #8]
 8003e56:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	7a1b      	ldrb	r3, [r3, #8]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d103      	bne.n	8003e68 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8003e60:	2000      	movs	r0, #0
 8003e62:	f7fe f8ab 	bl	8001fbc <HAL_SYSCFG_ETHInterfaceSelect>
 8003e66:	e003      	b.n	8003e70 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003e68:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003e6c:	f7fe f8a6 	bl	8001fbc <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f042 0201 	orr.w	r2, r2, #1
 8003e82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e86:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e88:	f7fe f880 	bl	8001f8c <HAL_GetTick>
 8003e8c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003e8e:	e00f      	b.n	8003eb0 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8003e90:	f7fe f87c 	bl	8001f8c <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003e9e:	d907      	bls.n	8003eb0 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2204      	movs	r2, #4
 8003ea4:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	22e0      	movs	r2, #224	; 0xe0
 8003eaa:	655a      	str	r2, [r3, #84]	; 0x54
      /* Return Error */
      return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e081      	b.n	8003fb4 <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d1e6      	bne.n	8003e90 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f001 fae8 	bl	8005498 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003ec8:	f003 f93a 	bl	8007140 <HAL_RCC_GetHCLKFreq>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	4b3c      	ldr	r3, [pc, #240]	; (8003fc0 <HAL_ETH_Init+0x1ac>)
 8003ed0:	fba3 2302 	umull	r2, r3, r3, r2
 8003ed4:	0c9a      	lsrs	r2, r3, #18
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	3a01      	subs	r2, #1
 8003edc:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	f001 fa3b 	bl	800535c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003efc:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8003f00:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	f003 0303 	and.w	r3, r3, #3
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d007      	beq.n	8003f1e <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2201      	movs	r2, #1
 8003f12:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	22e0      	movs	r2, #224	; 0xe0
 8003f18:	655a      	str	r2, [r3, #84]	; 0x54
    /* Return Error */
    return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e04a      	b.n	8003fb4 <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	f241 1308 	movw	r3, #4360	; 0x1108
 8003f26:	4413      	add	r3, r2
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	4b26      	ldr	r3, [pc, #152]	; (8003fc4 <HAL_ETH_Init+0x1b0>)
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	6952      	ldr	r2, [r2, #20]
 8003f32:	0052      	lsls	r2, r2, #1
 8003f34:	6879      	ldr	r1, [r7, #4]
 8003f36:	6809      	ldr	r1, [r1, #0]
 8003f38:	431a      	orrs	r2, r3
 8003f3a:	f241 1308 	movw	r3, #4360	; 0x1108
 8003f3e:	440b      	add	r3, r1
 8003f40:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f001 fb00 	bl	8005548 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f001 fb44 	bl	80055d6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	3305      	adds	r3, #5
 8003f54:	781b      	ldrb	r3, [r3, #0]
 8003f56:	021a      	lsls	r2, r3, #8
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	3304      	adds	r3, #4
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	4619      	mov	r1, r3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	430a      	orrs	r2, r1
 8003f68:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	3303      	adds	r3, #3
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	061a      	lsls	r2, r3, #24
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	3302      	adds	r3, #2
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	041b      	lsls	r3, r3, #16
 8003f80:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	3301      	adds	r3, #1
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003f8c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003f9a:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003f9c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	65da      	str	r2, [r3, #92]	; 0x5c
  heth->gState = HAL_ETH_STATE_READY;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2210      	movs	r2, #16
 8003faa:	655a      	str	r2, [r3, #84]	; 0x54
  heth->RxState = HAL_ETH_STATE_READY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2210      	movs	r2, #16
 8003fb0:	659a      	str	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3710      	adds	r7, #16
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	58024400 	.word	0x58024400
 8003fc0:	431bde83 	.word	0x431bde83
 8003fc4:	ffff8001 	.word	0xffff8001

08003fc8 <HAL_ETH_DescAssignMemory>:
  * @param  pBuffer1: address of buffer 1
  * @param  pBuffer2: address of buffer 2 if available
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DescAssignMemory(ETH_HandleTypeDef *heth, uint32_t Index, uint8_t *pBuffer1, uint8_t *pBuffer2)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b087      	sub	sp, #28
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	607a      	str	r2, [r7, #4]
 8003fd4:	603b      	str	r3, [r7, #0]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[Index];
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	330a      	adds	r3, #10
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	4413      	add	r3, r2
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	617b      	str	r3, [r7, #20]

  if((pBuffer1 == NULL) || (Index >= (uint32_t)ETH_RX_DESC_CNT))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d002      	beq.n	8003ff0 <HAL_ETH_DescAssignMemory+0x28>
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	2b03      	cmp	r3, #3
 8003fee:	d904      	bls.n	8003ffa <HAL_ETH_DescAssignMemory+0x32>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Return Error */
    return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e021      	b.n	800403e <HAL_ETH_DescAssignMemory+0x76>
  }

  /* write buffer address to RDES0 */
  WRITE_REG(dmarxdesc->DESC0, (uint32_t)pBuffer1);
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	601a      	str	r2, [r3, #0]
  /* store buffer address */
  WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)pBuffer1);
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	611a      	str	r2, [r3, #16]
  /* set buffer address valid bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	60da      	str	r2, [r3, #12]

  if(pBuffer2 != NULL)
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d00b      	beq.n	8004030 <HAL_ETH_DescAssignMemory+0x68>
  {
    /* write buffer 2 address to RDES1 */
    WRITE_REG(dmarxdesc->DESC2, (uint32_t)pBuffer2);
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	609a      	str	r2, [r3, #8]
     /* store buffer 2 address */
    WRITE_REG(dmarxdesc->BackupAddr1, (uint32_t)pBuffer2);
 800401e:	683a      	ldr	r2, [r7, #0]
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	615a      	str	r2, [r3, #20]
    /* set buffer 2 address valid bit to RDES3 */
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	60da      	str	r2, [r3, #12]
  }
  /* set OWN bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800403c:	2300      	movs	r3, #0
}
 800403e:	4618      	mov	r0, r3
 8004040:	371c      	adds	r7, #28
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr

0800404a <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 800404a:	b480      	push	{r7}
 800404c:	b085      	sub	sp, #20
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
  uint32_t descindex;

  ETH_DMADescTypeDef *dmarxdesc;

  if(heth->gState == HAL_ETH_STATE_READY)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004056:	2b10      	cmp	r3, #16
 8004058:	d174      	bne.n	8004144 <HAL_ETH_Start_IT+0xfa>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2223      	movs	r2, #35	; 0x23
 800405e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set IOC bit to all Rx descriptors */
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004060:	2300      	movs	r3, #0
 8004062:	60fb      	str	r3, [r7, #12]
 8004064:	e00f      	b.n	8004086 <HAL_ETH_Start_IT+0x3c>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	330a      	adds	r3, #10
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	4413      	add	r3, r2
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	60bb      	str	r3, [r7, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	60da      	str	r2, [r3, #12]
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	3301      	adds	r3, #1
 8004084:	60fb      	str	r3, [r7, #12]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2b03      	cmp	r3, #3
 800408a:	d9ec      	bls.n	8004066 <HAL_ETH_Start_IT+0x1c>
    }

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f042 0202 	orr.w	r2, r2, #2
 80040a0:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f042 0201 	orr.w	r2, r2, #1
 80040b0:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f042 0201 	orr.w	r2, r2, #1
 80040c2:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	f241 1304 	movw	r3, #4356	; 0x1104
 80040ce:	4413      	add	r3, r2
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	6811      	ldr	r1, [r2, #0]
 80040d6:	f043 0201 	orr.w	r2, r3, #1
 80040da:	f241 1304 	movw	r3, #4356	; 0x1104
 80040de:	440b      	add	r3, r1
 80040e0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	f241 1308 	movw	r3, #4360	; 0x1108
 80040ea:	4413      	add	r3, r2
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	6811      	ldr	r1, [r2, #0]
 80040f2:	f043 0201 	orr.w	r2, r3, #1
 80040f6:	f241 1308 	movw	r3, #4360	; 0x1108
 80040fa:	440b      	add	r3, r1
 80040fc:	601a      	str	r2, [r3, #0]

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f442 7281 	orr.w	r2, r2, #258	; 0x102
 8004110:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004114:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	f241 1334 	movw	r3, #4404	; 0x1134
 800411e:	4413      	add	r3, r2
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	6811      	ldr	r1, [r2, #0]
 8004126:	f24d 0241 	movw	r2, #53313	; 0xd041
 800412a:	431a      	orrs	r2, r3
 800412c:	f241 1334 	movw	r3, #4404	; 0x1134
 8004130:	440b      	add	r3, r1
 8004132:	601a      	str	r2, [r3, #0]
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE));

    heth->gState = HAL_ETH_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2210      	movs	r2, #16
 8004138:	655a      	str	r2, [r3, #84]	; 0x54
    heth->RxState = HAL_ETH_STATE_BUSY_RX;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2222      	movs	r2, #34	; 0x22
 800413e:	659a      	str	r2, [r3, #88]	; 0x58

    return HAL_OK;
 8004140:	2300      	movs	r3, #0
 8004142:	e000      	b.n	8004146 <HAL_ETH_Start_IT+0xfc>
  }
  else
  {
    return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
  }
}
 8004146:	4618      	mov	r0, r3
 8004148:	3714      	adds	r7, #20
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
	...

08004154 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8004154:	b480      	push	{r7}
 8004156:	b085      	sub	sp, #20
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if(heth->gState != HAL_ETH_STATE_RESET)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004160:	2b00      	cmp	r3, #0
 8004162:	d067      	beq.n	8004234 <HAL_ETH_Stop_IT+0xe0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2223      	movs	r2, #35	; 0x23
 8004168:	655a      	str	r2, [r3, #84]	; 0x54
    /* Disable intrrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	f241 1334 	movw	r3, #4404	; 0x1134
 8004172:	4413      	add	r3, r2
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	6811      	ldr	r1, [r2, #0]
 800417a:	4a32      	ldr	r2, [pc, #200]	; (8004244 <HAL_ETH_Stop_IT+0xf0>)
 800417c:	401a      	ands	r2, r3
 800417e:	f241 1334 	movw	r3, #4404	; 0x1134
 8004182:	440b      	add	r3, r1
 8004184:	601a      	str	r2, [r3, #0]
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	f241 1304 	movw	r3, #4356	; 0x1104
 800418e:	4413      	add	r3, r2
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	6811      	ldr	r1, [r2, #0]
 8004196:	f023 0201 	bic.w	r2, r3, #1
 800419a:	f241 1304 	movw	r3, #4356	; 0x1104
 800419e:	440b      	add	r3, r1
 80041a0:	601a      	str	r2, [r3, #0]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	f241 1308 	movw	r3, #4360	; 0x1108
 80041aa:	4413      	add	r3, r2
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	6811      	ldr	r1, [r2, #0]
 80041b2:	f023 0201 	bic.w	r2, r3, #1
 80041b6:	f241 1308 	movw	r3, #4360	; 0x1108
 80041ba:	440b      	add	r3, r1
 80041bc:	601a      	str	r2, [r3, #0]

    /* Disable the MAC reception */
    CLEAR_BIT( heth->Instance->MACCR, ETH_MACCR_RE);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f022 0201 	bic.w	r2, r2, #1
 80041cc:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f042 0201 	orr.w	r2, r2, #1
 80041de:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f022 0202 	bic.w	r2, r2, #2
 80041f0:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80041f2:	2300      	movs	r3, #0
 80041f4:	60fb      	str	r3, [r7, #12]
 80041f6:	e00f      	b.n	8004218 <HAL_ETH_Stop_IT+0xc4>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	330a      	adds	r3, #10
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	4413      	add	r3, r2
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	60da      	str	r2, [r3, #12]
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	3301      	adds	r3, #1
 8004216:	60fb      	str	r3, [r7, #12]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2b03      	cmp	r3, #3
 800421c:	d9ec      	bls.n	80041f8 <HAL_ETH_Stop_IT+0xa4>
    }

    heth->RxDescList.ItMode = 0U;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	64da      	str	r2, [r3, #76]	; 0x4c

    heth->gState = HAL_ETH_STATE_READY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2210      	movs	r2, #16
 8004228:	655a      	str	r2, [r3, #84]	; 0x54
    heth->RxState = HAL_ETH_STATE_READY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2210      	movs	r2, #16
 800422e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Return function status */
    return HAL_OK;
 8004230:	2300      	movs	r3, #0
 8004232:	e000      	b.n	8004236 <HAL_ETH_Stop_IT+0xe2>
  }
  else
  {
    return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
  }
}
 8004236:	4618      	mov	r0, r3
 8004238:	3714      	adds	r7, #20
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	ffff2fbe 	.word	0xffff2fbe

08004248 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  const ETH_DMADescTypeDef *dmatxdesc;

  if(pTxConfig == NULL)
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d107      	bne.n	800426a <HAL_ETH_Transmit+0x22>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800425e:	f043 0201 	orr.w	r2, r3, #1
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e073      	b.n	8004352 <HAL_ETH_Transmit+0x10a>
  }

  if(heth->gState == HAL_ETH_STATE_READY)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800426e:	2b10      	cmp	r3, #16
 8004270:	d16e      	bne.n	8004350 <HAL_ETH_Transmit+0x108>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8004272:	2200      	movs	r2, #0
 8004274:	68b9      	ldr	r1, [r7, #8]
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f001 fa0a 	bl	8005690 <ETH_Prepare_Tx_Descriptors>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d007      	beq.n	8004292 <HAL_ETH_Transmit+0x4a>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004286:	f043 0202 	orr.w	r2, r3, #2
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e05f      	b.n	8004352 <HAL_ETH_Transmit+0x10a>
    }

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	3206      	adds	r2, #6
 800429a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800429e:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042a4:	1c5a      	adds	r2, r3, #1
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	629a      	str	r2, [r3, #40]	; 0x28
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ae:	2b03      	cmp	r3, #3
 80042b0:	d904      	bls.n	80042bc <HAL_ETH_Transmit+0x74>
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b6:	1f1a      	subs	r2, r3, #4
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	68fa      	ldr	r2, [r7, #12]
 80042c6:	3106      	adds	r1, #6
 80042c8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80042cc:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 80042d0:	601a      	str	r2, [r3, #0]

    tickstart = HAL_GetTick();
 80042d2:	f7fd fe5b 	bl	8001f8c <HAL_GetTick>
 80042d6:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occured */
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 80042d8:	e034      	b.n	8004344 <HAL_ETH_Transmit+0xfc>
    {
      if((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d011      	beq.n	8004310 <HAL_ETH_Transmit+0xc8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042f0:	f043 0208 	orr.w	r2, r3, #8
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	65da      	str	r2, [r3, #92]	; 0x5c
        heth->DMAErrorCode = heth->Instance->DMACSR;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	661a      	str	r2, [r3, #96]	; 0x60
        /* Set ETH HAL State to Ready */
        heth->gState = HAL_ETH_STATE_ERROR;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	22e0      	movs	r2, #224	; 0xe0
 800430a:	655a      	str	r2, [r3, #84]	; 0x54
        /* Return function status */
        return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e020      	b.n	8004352 <HAL_ETH_Transmit+0x10a>
      }

      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004316:	d015      	beq.n	8004344 <HAL_ETH_Transmit+0xfc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout) || (Timeout == 0U))
 8004318:	f7fd fe38 	bl	8001f8c <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	429a      	cmp	r2, r3
 8004326:	d302      	bcc.n	800432e <HAL_ETH_Transmit+0xe6>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10a      	bne.n	8004344 <HAL_ETH_Transmit+0xfc>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004332:	f043 0204 	orr.w	r2, r3, #4
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	65da      	str	r2, [r3, #92]	; 0x5c
          heth->gState = HAL_ETH_STATE_ERROR;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	22e0      	movs	r2, #224	; 0xe0
 800433e:	655a      	str	r2, [r3, #84]	; 0x54
          return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e006      	b.n	8004352 <HAL_ETH_Transmit+0x10a>
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	2b00      	cmp	r3, #0
 800434a:	dbc6      	blt.n	80042da <HAL_ETH_Transmit+0x92>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 800434c:	2300      	movs	r3, #0
 800434e:	e000      	b.n	8004352 <HAL_ETH_Transmit+0x10a>
  }
  else
  {
    return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
  }
}
 8004352:	4618      	mov	r0, r3
 8004354:	3718      	adds	r7, #24
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <HAL_ETH_IsRxDataAvailable>:
  *         the configuration information for ETHERNET module
  * @retval  1: A Packet is received
  *          0: no Packet received
  */
uint8_t HAL_ETH_IsRxDataAvailable(ETH_HandleTypeDef *heth)
{
 800435a:	b480      	push	{r7}
 800435c:	b089      	sub	sp, #36	; 0x24
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	332c      	adds	r3, #44	; 0x2c
 8004366:	60bb      	str	r3, [r7, #8]
  uint32_t descidx = dmarxdesclist->CurRxDesc;
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	61fb      	str	r3, [r7, #28]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	69fa      	ldr	r2, [r7, #28]
 8004372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004376:	61bb      	str	r3, [r7, #24]
  uint32_t descscancnt = 0;
 8004378:	2300      	movs	r3, #0
 800437a:	617b      	str	r3, [r7, #20]
  uint32_t appdesccnt = 0, firstappdescidx = 0;
 800437c:	2300      	movs	r3, #0
 800437e:	613b      	str	r3, [r7, #16]
 8004380:	2300      	movs	r3, #0
 8004382:	60fb      	str	r3, [r7, #12]

  if(dmarxdesclist->AppDescNbr != 0U)
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	699b      	ldr	r3, [r3, #24]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d06b      	beq.n	8004464 <HAL_ETH_IsRxDataAvailable+0x10a>
  {
    /* data already received by not yet processed*/
    return 0;
 800438c:	2300      	movs	r3, #0
 800438e:	e0ce      	b.n	800452e <HAL_ETH_IsRxDataAvailable+0x1d4>
  }

  /* Check if descriptor is not owned by DMA */
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
  {
    descscancnt++;
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	3301      	adds	r3, #1
 8004394:	617b      	str	r3, [r7, #20]

    /* Check if last descriptor */
    if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8004396:	69bb      	ldr	r3, [r7, #24]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d036      	beq.n	8004410 <HAL_ETH_IsRxDataAvailable+0xb6>
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	3301      	adds	r3, #1
 80043a6:	613b      	str	r3, [r7, #16]

      if(appdesccnt == 1U)
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d101      	bne.n	80043b2 <HAL_ETH_IsRxDataAvailable+0x58>
      {
        WRITE_REG(firstappdescidx, descidx);
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	60fb      	str	r3, [r7, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	3301      	adds	r3, #1
 80043b6:	61fb      	str	r3, [r7, #28]
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	2b03      	cmp	r3, #3
 80043bc:	d902      	bls.n	80043c4 <HAL_ETH_IsRxDataAvailable+0x6a>
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	3b04      	subs	r3, #4
 80043c2:	61fb      	str	r3, [r7, #28]

      /* Check for Context descriptor */
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	69fa      	ldr	r2, [r7, #28]
 80043c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043cc:	61bb      	str	r3, [r7, #24]

      if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_OWN)  == (uint32_t)RESET)
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	db11      	blt.n	80043fa <HAL_ETH_IsRxDataAvailable+0xa0>
      {
        if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00b      	beq.n	80043fa <HAL_ETH_IsRxDataAvailable+0xa0>
        {
          /* Increment the number of descriptors to be passed to the application */
          dmarxdesclist->AppContextDesc = 1;
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	2201      	movs	r2, #1
 80043e6:	61da      	str	r2, [r3, #28]
          /* Increment current rx descriptor index */
          INCR_RX_DESC_INDEX(descidx, 1U);
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	3301      	adds	r3, #1
 80043ec:	61fb      	str	r3, [r7, #28]
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	2b03      	cmp	r3, #3
 80043f2:	d902      	bls.n	80043fa <HAL_ETH_IsRxDataAvailable+0xa0>
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	3b04      	subs	r3, #4
 80043f8:	61fb      	str	r3, [r7, #28]
        }
      }
      /* Fill information to Rx descriptors list */
      dmarxdesclist->CurRxDesc = descidx;
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	69fa      	ldr	r2, [r7, #28]
 80043fe:	611a      	str	r2, [r3, #16]
      dmarxdesclist->FirstAppDesc = firstappdescidx;
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	68fa      	ldr	r2, [r7, #12]
 8004404:	615a      	str	r2, [r3, #20]
      dmarxdesclist->AppDescNbr = appdesccnt;
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	693a      	ldr	r2, [r7, #16]
 800440a:	619a      	str	r2, [r3, #24]

      /* Return function status */
      return 1;
 800440c:	2301      	movs	r3, #1
 800440e:	e08e      	b.n	800452e <HAL_ETH_IsRxDataAvailable+0x1d4>
    }
    /* Check if first descriptor */
    else if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8004410:	69bb      	ldr	r3, [r7, #24]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004418:	2b00      	cmp	r3, #0
 800441a:	d012      	beq.n	8004442 <HAL_ETH_IsRxDataAvailable+0xe8>
    {
      WRITE_REG(firstappdescidx, descidx);
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	60fb      	str	r3, [r7, #12]
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt = 1U;
 8004420:	2301      	movs	r3, #1
 8004422:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	3301      	adds	r3, #1
 8004428:	61fb      	str	r3, [r7, #28]
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	2b03      	cmp	r3, #3
 800442e:	d902      	bls.n	8004436 <HAL_ETH_IsRxDataAvailable+0xdc>
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	3b04      	subs	r3, #4
 8004434:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	69fa      	ldr	r2, [r7, #28]
 800443a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800443e:	61bb      	str	r3, [r7, #24]
 8004440:	e010      	b.n	8004464 <HAL_ETH_IsRxDataAvailable+0x10a>
    }
    /* It should be an intermediate descriptor */
    else
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	3301      	adds	r3, #1
 8004446:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	3301      	adds	r3, #1
 800444c:	61fb      	str	r3, [r7, #28]
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	2b03      	cmp	r3, #3
 8004452:	d902      	bls.n	800445a <HAL_ETH_IsRxDataAvailable+0x100>
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	3b04      	subs	r3, #4
 8004458:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	69fa      	ldr	r2, [r7, #28]
 800445e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004462:	61bb      	str	r3, [r7, #24]
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
 8004464:	69bb      	ldr	r3, [r7, #24]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	2b00      	cmp	r3, #0
 800446a:	db02      	blt.n	8004472 <HAL_ETH_IsRxDataAvailable+0x118>
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	2b03      	cmp	r3, #3
 8004470:	d98e      	bls.n	8004390 <HAL_ETH_IsRxDataAvailable+0x36>
    }
  }

  /* Build Descriptors if an incomplete Packet is received */
  if(appdesccnt > 0U)
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d056      	beq.n	8004526 <HAL_ETH_IsRxDataAvailable+0x1cc>
  {
    dmarxdesclist->CurRxDesc = descidx;
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	69fa      	ldr	r2, [r7, #28]
 800447c:	611a      	str	r2, [r3, #16]
    dmarxdesclist->FirstAppDesc = firstappdescidx;
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	68fa      	ldr	r2, [r7, #12]
 8004482:	615a      	str	r2, [r3, #20]
    descidx = firstappdescidx;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	61fb      	str	r3, [r7, #28]
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	69fa      	ldr	r2, [r7, #28]
 800448c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004490:	61bb      	str	r3, [r7, #24]

    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8004492:	2300      	movs	r3, #0
 8004494:	617b      	str	r3, [r7, #20]
 8004496:	e03b      	b.n	8004510 <HAL_ETH_IsRxDataAvailable+0x1b6>
    {
      WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	691a      	ldr	r2, [r3, #16]
 800449c:	69bb      	ldr	r3, [r7, #24]
 800449e:	601a      	str	r2, [r3, #0]
      WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80044a6:	60da      	str	r2, [r3, #12]

      if (READ_REG(dmarxdesc->BackupAddr1) != ((uint32_t)RESET))
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	695b      	ldr	r3, [r3, #20]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d009      	beq.n	80044c4 <HAL_ETH_IsRxDataAvailable+0x16a>
      {
        WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	695a      	ldr	r2, [r3, #20]
 80044b4:	69bb      	ldr	r3, [r7, #24]
 80044b6:	609a      	str	r2, [r3, #8]
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 80044b8:	69bb      	ldr	r3, [r7, #24]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80044c0:	69bb      	ldr	r3, [r7, #24]
 80044c2:	60da      	str	r2, [r3, #12]
      }

      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 80044c4:	69bb      	ldr	r3, [r7, #24]
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	60da      	str	r2, [r3, #12]

      if(dmarxdesclist->ItMode != ((uint32_t)RESET))
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	6a1b      	ldr	r3, [r3, #32]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d005      	beq.n	80044e4 <HAL_ETH_IsRxDataAvailable+0x18a>
      {
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 80044d8:	69bb      	ldr	r3, [r7, #24]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	60da      	str	r2, [r3, #12]
      }
      if(descscancnt < (appdesccnt - 1U))
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	3b01      	subs	r3, #1
 80044e8:	697a      	ldr	r2, [r7, #20]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d20d      	bcs.n	800450a <HAL_ETH_IsRxDataAvailable+0x1b0>
      {
        /* Increment rx descriptor index */
        INCR_RX_DESC_INDEX(descidx, 1U);
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	3301      	adds	r3, #1
 80044f2:	61fb      	str	r3, [r7, #28]
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	2b03      	cmp	r3, #3
 80044f8:	d902      	bls.n	8004500 <HAL_ETH_IsRxDataAvailable+0x1a6>
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	3b04      	subs	r3, #4
 80044fe:	61fb      	str	r3, [r7, #28]
        /* Get descriptor address */
        dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	69fa      	ldr	r2, [r7, #28]
 8004504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004508:	61bb      	str	r3, [r7, #24]
    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	3301      	adds	r3, #1
 800450e:	617b      	str	r3, [r7, #20]
 8004510:	697a      	ldr	r2, [r7, #20]
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	429a      	cmp	r2, r3
 8004516:	d3bf      	bcc.n	8004498 <HAL_ETH_IsRxDataAvailable+0x13e>
      }
    }

    /* Set the Tail pointer address to the last rx descriptor hold by the app */
    WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6819      	ldr	r1, [r3, #0]
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	f241 1328 	movw	r3, #4392	; 0x1128
 8004522:	440b      	add	r3, r1
 8004524:	601a      	str	r2, [r3, #0]
  }

  /* Fill information to Rx descriptors list: No received Packet */
  dmarxdesclist->AppDescNbr = 0U;
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	2200      	movs	r2, #0
 800452a:	619a      	str	r2, [r3, #24]

  return 0;
 800452c:	2300      	movs	r3, #0
}
 800452e:	4618      	mov	r0, r3
 8004530:	3724      	adds	r7, #36	; 0x24
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr

0800453a <HAL_ETH_GetRxDataBuffer>:
  *         the configuration information for ETHERNET module
  * @param  RxBuffer: Pointer to a ETH_BufferTypeDef structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataBuffer(ETH_HandleTypeDef *heth, ETH_BufferTypeDef *RxBuffer)
{
 800453a:	b580      	push	{r7, lr}
 800453c:	b08a      	sub	sp, #40	; 0x28
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
 8004542:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	332c      	adds	r3, #44	; 0x2c
 8004548:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	695b      	ldr	r3, [r3, #20]
 800454e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t index, accumulatedlen = 0, lastdesclen;
 8004550:	2300      	movs	r3, #0
 8004552:	61fb      	str	r3, [r7, #28]
  __IO const ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004558:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800455c:	61bb      	str	r3, [r7, #24]
  ETH_BufferTypeDef *rxbuff = RxBuffer;
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	617b      	str	r3, [r7, #20]

  if(rxbuff == NULL)
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d104      	bne.n	8004572 <HAL_ETH_GetRxDataBuffer+0x38>
  {
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e07d      	b.n	800466e <HAL_ETH_GetRxDataBuffer+0x134>
  }

  if(dmarxdesclist->AppDescNbr == 0U)
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d10f      	bne.n	800459a <HAL_ETH_GetRxDataBuffer+0x60>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f7ff feed 	bl	800435a <HAL_ETH_IsRxDataAvailable>
 8004580:	4603      	mov	r3, r0
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <HAL_ETH_GetRxDataBuffer+0x50>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e071      	b.n	800466e <HAL_ETH_GetRxDataBuffer+0x134>
    }
    else
    {
      descidx = dmarxdesclist->FirstAppDesc;
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	695b      	ldr	r3, [r3, #20]
 800458e:	627b      	str	r3, [r7, #36]	; 0x24
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004598:	61bb      	str	r3, [r7, #24]
    }
  }

  /* Get intermediate descriptors buffers: in case of the Packet is splitted into multi descriptors */
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 800459a:	2300      	movs	r3, #0
 800459c:	623b      	str	r3, [r7, #32]
 800459e:	e031      	b.n	8004604 <HAL_ETH_GetRxDataBuffer+0xca>
  {
    /* Get Address and length of the first buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	691b      	ldr	r3, [r3, #16]
 80045a4:	461a      	mov	r2, r3
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	601a      	str	r2, [r3, #0]
    rxbuff->len =  heth->Init.RxBuffLen;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	695a      	ldr	r2, [r3, #20]
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	605a      	str	r2, [r3, #4]

    /* Check if the second buffer address of this descriptor is valid */
    if(dmarxdesc->BackupAddr1 != 0U)
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00b      	beq.n	80045d2 <HAL_ETH_GetRxDataBuffer+0x98>
    {
      /* Point to next buffer */
      rxbuff = rxbuff->next;
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	617b      	str	r3, [r7, #20]
      /* Get Address and length of the second buffer address */
      rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	461a      	mov	r2, r3
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	601a      	str	r2, [r3, #0]
      rxbuff->len =  heth->Init.RxBuffLen;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	695a      	ldr	r2, [r3, #20]
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	605a      	str	r2, [r3, #4]
    {
      /* Nothing to do here */
    }

    /* get total length until this descriptor */
    accumulatedlen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80045da:	61fb      	str	r3, [r7, #28]

    /* Increment to next descriptor */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80045dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045de:	3301      	adds	r3, #1
 80045e0:	627b      	str	r3, [r7, #36]	; 0x24
 80045e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e4:	2b03      	cmp	r3, #3
 80045e6:	d902      	bls.n	80045ee <HAL_ETH_GetRxDataBuffer+0xb4>
 80045e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ea:	3b04      	subs	r3, #4
 80045ec:	627b      	str	r3, [r7, #36]	; 0x24
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045f6:	61bb      	str	r3, [r7, #24]

    /* Point to next buffer */
    rxbuff = rxbuff->next;
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	617b      	str	r3, [r7, #20]
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 80045fe:	6a3b      	ldr	r3, [r7, #32]
 8004600:	3301      	adds	r3, #1
 8004602:	623b      	str	r3, [r7, #32]
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	699b      	ldr	r3, [r3, #24]
 8004608:	3b01      	subs	r3, #1
 800460a:	6a3a      	ldr	r2, [r7, #32]
 800460c:	429a      	cmp	r2, r3
 800460e:	d3c7      	bcc.n	80045a0 <HAL_ETH_GetRxDataBuffer+0x66>
  }

  /* last descriptor data length */
  lastdesclen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - accumulatedlen;
 8004610:	69bb      	ldr	r3, [r7, #24]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	60fb      	str	r3, [r7, #12]

  /* Get Address of the first buffer address */
  rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	461a      	mov	r2, r3
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	601a      	str	r2, [r3, #0]

  /* data is in only one buffer */
  if(lastdesclen <= heth->Init.RxBuffLen)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	695b      	ldr	r3, [r3, #20]
 800462c:	68fa      	ldr	r2, [r7, #12]
 800462e:	429a      	cmp	r2, r3
 8004630:	d803      	bhi.n	800463a <HAL_ETH_GetRxDataBuffer+0x100>
  {
    rxbuff->len = lastdesclen;
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	68fa      	ldr	r2, [r7, #12]
 8004636:	605a      	str	r2, [r3, #4]
 8004638:	e018      	b.n	800466c <HAL_ETH_GetRxDataBuffer+0x132>
  }
  /* data is in two buffers */
  else if(dmarxdesc->BackupAddr1 != 0U)
 800463a:	69bb      	ldr	r3, [r7, #24]
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d012      	beq.n	8004668 <HAL_ETH_GetRxDataBuffer+0x12e>
  {
    /* Get the Length of the first buffer address */
    rxbuff->len = heth->Init.RxBuffLen;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	695a      	ldr	r2, [r3, #20]
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	605a      	str	r2, [r3, #4]
    /* Point to next buffer */
    rxbuff = rxbuff->next;
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	617b      	str	r3, [r7, #20]
    /* Get the Address the Length of the second buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	695b      	ldr	r3, [r3, #20]
 8004654:	461a      	mov	r2, r3
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	601a      	str	r2, [r3, #0]
    rxbuff->len =  lastdesclen - (heth->Init.RxBuffLen);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	695b      	ldr	r3, [r3, #20]
 800465e:	68fa      	ldr	r2, [r7, #12]
 8004660:	1ad2      	subs	r2, r2, r3
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	605a      	str	r2, [r3, #4]
 8004666:	e001      	b.n	800466c <HAL_ETH_GetRxDataBuffer+0x132>
  }
  else /* Buffer 2 not valid*/
  {
    return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e000      	b.n	800466e <HAL_ETH_GetRxDataBuffer+0x134>
  }

  return HAL_OK;
 800466c:	2300      	movs	r3, #0
}
 800466e:	4618      	mov	r0, r3
 8004670:	3728      	adds	r7, #40	; 0x28
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}

08004676 <HAL_ETH_GetRxDataLength>:
  *         the configuration information for ETHERNET module
  * @param  Length: parameter to hold Rx packet length
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataLength(ETH_HandleTypeDef *heth, uint32_t *Length)
{
 8004676:	b580      	push	{r7, lr}
 8004678:	b086      	sub	sp, #24
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
 800467e:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	332c      	adds	r3, #44	; 0x2c
 8004684:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	695b      	ldr	r3, [r3, #20]
 800468a:	617b      	str	r3, [r7, #20]
  __IO const ETH_DMADescTypeDef *dmarxdesc;

  if(dmarxdesclist->AppDescNbr == 0U)
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d107      	bne.n	80046a4 <HAL_ETH_GetRxDataLength+0x2e>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f7ff fe60 	bl	800435a <HAL_ETH_IsRxDataAvailable>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d101      	bne.n	80046a4 <HAL_ETH_GetRxDataLength+0x2e>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e017      	b.n	80046d4 <HAL_ETH_GetRxDataLength+0x5e>
    }
  }

  /* Get index of last descriptor */
  INCR_RX_DESC_INDEX(descidx, (dmarxdesclist->AppDescNbr - 1U));
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	699a      	ldr	r2, [r3, #24]
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	4413      	add	r3, r2
 80046ac:	3b01      	subs	r3, #1
 80046ae:	617b      	str	r3, [r7, #20]
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	2b03      	cmp	r3, #3
 80046b4:	d902      	bls.n	80046bc <HAL_ETH_GetRxDataLength+0x46>
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	3b04      	subs	r3, #4
 80046ba:	617b      	str	r3, [r7, #20]
  /* Point to last descriptor */
  dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	697a      	ldr	r2, [r7, #20]
 80046c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046c4:	60fb      	str	r3, [r7, #12]

  *Length = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80046d2:	2300      	movs	r3, #0
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3718      	adds	r7, #24
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}

080046dc <HAL_ETH_BuildRxDescriptors>:
* @param  heth: pointer to a ETH_HandleTypeDef structure that contains
*         the configuration information for ETHERNET module
* @retval HAL status.
*/
HAL_StatusTypeDef HAL_ETH_BuildRxDescriptors(ETH_HandleTypeDef *heth)
{
 80046dc:	b480      	push	{r7}
 80046de:	b089      	sub	sp, #36	; 0x24
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	332c      	adds	r3, #44	; 0x2c
 80046e8:	60fb      	str	r3, [r7, #12]
  uint32_t descindex = dmarxdesclist->FirstAppDesc;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	69fa      	ldr	r2, [r7, #28]
 80046f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046f8:	61bb      	str	r3, [r7, #24]
  uint32_t totalappdescnbr = dmarxdesclist->AppDescNbr;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	617b      	str	r3, [r7, #20]
  uint32_t descscan;

  if(dmarxdesclist->AppDescNbr == 0U)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	699b      	ldr	r3, [r3, #24]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d101      	bne.n	800470c <HAL_ETH_BuildRxDescriptors+0x30>
  {
    /* No Rx descriptors to build */
    return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e057      	b.n	80047bc <HAL_ETH_BuildRxDescriptors+0xe0>
  }

  if(dmarxdesclist->AppContextDesc != 0U)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	69db      	ldr	r3, [r3, #28]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d002      	beq.n	800471a <HAL_ETH_BuildRxDescriptors+0x3e>
  {
    /* A context descriptor is available */
    totalappdescnbr += 1U;
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	3301      	adds	r3, #1
 8004718:	617b      	str	r3, [r7, #20]
  }

  for(descscan =0; descscan < totalappdescnbr; descscan++)
 800471a:	2300      	movs	r3, #0
 800471c:	613b      	str	r3, [r7, #16]
 800471e:	e03b      	b.n	8004798 <HAL_ETH_BuildRxDescriptors+0xbc>
  {
    WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8004720:	69bb      	ldr	r3, [r7, #24]
 8004722:	691a      	ldr	r2, [r3, #16]
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800472e:	60da      	str	r2, [r3, #12]

    if (READ_REG(dmarxdesc->BackupAddr1) != 0U)
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	695b      	ldr	r3, [r3, #20]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d009      	beq.n	800474c <HAL_ETH_BuildRxDescriptors+0x70>
    {
      WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 8004738:	69bb      	ldr	r3, [r7, #24]
 800473a:	695a      	ldr	r2, [r3, #20]
 800473c:	69bb      	ldr	r3, [r7, #24]
 800473e:	609a      	str	r2, [r3, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	60da      	str	r2, [r3, #12]
    }

    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	60da      	str	r2, [r3, #12]

    if(dmarxdesclist->ItMode != 0U)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6a1b      	ldr	r3, [r3, #32]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d005      	beq.n	800476c <HAL_ETH_BuildRxDescriptors+0x90>
    {
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	60da      	str	r2, [r3, #12]
    }

    if(descscan < (totalappdescnbr - 1U))
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	3b01      	subs	r3, #1
 8004770:	693a      	ldr	r2, [r7, #16]
 8004772:	429a      	cmp	r2, r3
 8004774:	d20d      	bcs.n	8004792 <HAL_ETH_BuildRxDescriptors+0xb6>
    {
      /* Increment rx descriptor index */
      INCR_RX_DESC_INDEX(descindex, 1U);
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	3301      	adds	r3, #1
 800477a:	61fb      	str	r3, [r7, #28]
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	2b03      	cmp	r3, #3
 8004780:	d902      	bls.n	8004788 <HAL_ETH_BuildRxDescriptors+0xac>
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	3b04      	subs	r3, #4
 8004786:	61fb      	str	r3, [r7, #28]
      /* Get descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	69fa      	ldr	r2, [r7, #28]
 800478c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004790:	61bb      	str	r3, [r7, #24]
  for(descscan =0; descscan < totalappdescnbr; descscan++)
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	3301      	adds	r3, #1
 8004796:	613b      	str	r3, [r7, #16]
 8004798:	693a      	ldr	r2, [r7, #16]
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	429a      	cmp	r2, r3
 800479e:	d3bf      	bcc.n	8004720 <HAL_ETH_BuildRxDescriptors+0x44>
    }
  }

  /* Set the Tail pointer address to the last rx descriptor hold by the app */
  WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6819      	ldr	r1, [r3, #0]
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	f241 1328 	movw	r3, #4392	; 0x1128
 80047aa:	440b      	add	r3, r1
 80047ac:	601a      	str	r2, [r3, #0]

  /* reset the Application desc number */
  WRITE_REG(dmarxdesclist->AppDescNbr, 0);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	619a      	str	r2, [r3, #24]

  /*  reset the application context descriptor */
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2200      	movs	r2, #0
 80047b8:	649a      	str	r2, [r3, #72]	; 0x48

  return HAL_OK;
 80047ba:	2300      	movs	r3, #0
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3724      	adds	r7, #36	; 0x24
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  /* Packet received */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047de:	2b40      	cmp	r3, #64	; 0x40
 80047e0:	d113      	bne.n	800480a <HAL_ETH_IRQHandler+0x42>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_RIE))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	f241 1334 	movw	r3, #4404	; 0x1134
 80047ea:	4413      	add	r3, r2
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f2:	2b40      	cmp	r3, #64	; 0x40
 80047f4:	d109      	bne.n	800480a <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Receive complete callback*/
      heth->RxCpltCallback(heth);
#else
      /* Receive complete callback */
      HAL_ETH_RxCpltCallback(heth);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f005 fe02 	bl	800a400 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Rx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004804:	f248 0240 	movw	r2, #32832	; 0x8040
 8004808:	601a      	str	r2, [r3, #0]
    }
  }

  /* Packet transmitted */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_TI))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0301 	and.w	r3, r3, #1
 8004818:	2b01      	cmp	r3, #1
 800481a:	d113      	bne.n	8004844 <HAL_ETH_IRQHandler+0x7c>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_TIE))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	f241 1334 	movw	r3, #4404	; 0x1134
 8004824:	4413      	add	r3, r2
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0301 	and.w	r3, r3, #1
 800482c:	2b01      	cmp	r3, #1
 800482e:	d109      	bne.n	8004844 <HAL_ETH_IRQHandler+0x7c>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
        /*Call registered Transmit complete callback*/
        heth->TxCpltCallback(heth);
#else
      /* Transfer complete callback */
      HAL_ETH_TxCpltCallback(heth);
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 f8c7 	bl	80049c4 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Tx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800483e:	f248 0201 	movw	r2, #32769	; 0x8001
 8004842:	601a      	str	r2, [r3, #0]
    }
  }


  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_AIS))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004852:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004856:	d149      	bne.n	80048ec <HAL_ETH_IRQHandler+0x124>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_AIE))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	f241 1334 	movw	r3, #4404	; 0x1134
 8004860:	4413      	add	r3, r2
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004868:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800486c:	d13e      	bne.n	80048ec <HAL_ETH_IRQHandler+0x124>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004872:	f043 0208 	orr.w	r2, r3, #8
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	65da      	str	r2, [r3, #92]	; 0x5c

      /* if fatal bus error occured */
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_FBE))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004888:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800488c:	d11b      	bne.n	80048c6 <HAL_ETH_IRQHandler+0xfe>
      {
        /* Get DMA error code  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	f241 1302 	movw	r3, #4354	; 0x1102
 800489c:	4013      	ands	r3, r2
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	6613      	str	r3, [r2, #96]	; 0x60

        /* Disable all interrupts */
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	f241 1334 	movw	r3, #4404	; 0x1134
 80048aa:	4413      	add	r3, r2
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	6811      	ldr	r1, [r2, #0]
 80048b2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80048b6:	f241 1334 	movw	r3, #4404	; 0x1134
 80048ba:	440b      	add	r3, r1
 80048bc:	601a      	str	r2, [r3, #0]

        /* Set HAL state to ERROR */
        heth->gState = HAL_ETH_STATE_ERROR;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	22e0      	movs	r2, #224	; 0xe0
 80048c2:	655a      	str	r2, [r3, #84]	; 0x54
 80048c4:	e00f      	b.n	80048e6 <HAL_ETH_IRQHandler+0x11e>
      }
      else
      {
        /* Get DMA error status  */
       heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 42cd 	and.w	r2, r3, #26240	; 0x6680
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	661a      	str	r2, [r3, #96]	; 0x60
                                                       ETH_DMACSR_RBU | ETH_DMACSR_AIS));

        /* Clear the interrupt summary flag */
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80048e0:	f44f 42cd 	mov.w	r2, #26240	; 0x6680
 80048e4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered DMA Error callback*/
      heth->DMAErrorCallback(heth);
#else
      /* Ethernet DMA Error callback */
      HAL_ETH_DMAErrorCallback(heth);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 f876 	bl	80049d8 <HAL_ETH_DMAErrorCallback>

    }
  }

  /* ETH MAC Error IT */
  if(__HAL_ETH_MAC_GET_IT(heth, (ETH_MACIER_RXSTSIE | ETH_MACIER_TXSTSIE)))
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80048f4:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 80048f8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80048fc:	d10e      	bne.n	800491c <HAL_ETH_IRQHandler+0x154>
  {
    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	665a      	str	r2, [r3, #100]	; 0x64

    heth->gState = HAL_ETH_STATE_ERROR;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	22e0      	movs	r2, #224	; 0xe0
 800490e:	655a      	str	r2, [r3, #84]	; 0x54
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered MAC Error callback*/
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet MAC Error callback */
    HAL_ETH_MACErrorCallback(heth);
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f000 f86b 	bl	80049ec <HAL_ETH_MACErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACErrorCode = (uint32_t)(0x0U);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	665a      	str	r2, [r3, #100]	; 0x64
  }

  /* ETH PMT IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004924:	f003 0310 	and.w	r3, r3, #16
 8004928:	2b10      	cmp	r3, #16
 800492a:	d10d      	bne.n	8004948 <HAL_ETH_IRQHandler+0x180>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004934:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f000 f85f 	bl	8004a00 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* ETH EEE IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004950:	f003 0320 	and.w	r3, r3, #32
 8004954:	2b20      	cmp	r3, #32
 8004956:	d10d      	bne.n	8004974 <HAL_ETH_IRQHandler+0x1ac>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004960:	f003 020f 	and.w	r2, r3, #15
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f000 f853 	bl	8004a14 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	66da      	str	r2, [r3, #108]	; 0x6c
  }

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8004974:	f7fd fc8e 	bl	8002294 <HAL_GetCurrentCPUID>
 8004978:	4603      	mov	r3, r0
 800497a:	2b03      	cmp	r3, #3
 800497c:	d10d      	bne.n	800499a <HAL_ETH_IRQHandler+0x1d2>
  {
    /* check ETH WAKEUP exti flag */
    if(__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 800497e:	4b0f      	ldr	r3, [pc, #60]	; (80049bc <HAL_ETH_IRQHandler+0x1f4>)
 8004980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004982:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d014      	beq.n	80049b4 <HAL_ETH_IRQHandler+0x1ec>
    {
      /* Clear ETH WAKEUP Exti pending bit */
      __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800498a:	4b0c      	ldr	r3, [pc, #48]	; (80049bc <HAL_ETH_IRQHandler+0x1f4>)
 800498c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004990:	629a      	str	r2, [r3, #40]	; 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered WakeUp callback*/
      heth->WakeUpCallback(heth);
#else
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 f848 	bl	8004a28 <HAL_ETH_WakeUpCallback>
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
#endif
  }
#endif
}
 8004998:	e00c      	b.n	80049b4 <HAL_ETH_IRQHandler+0x1ec>
    if(__HAL_ETH_WAKEUP_EXTID2_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 800499a:	4b09      	ldr	r3, [pc, #36]	; (80049c0 <HAL_ETH_IRQHandler+0x1f8>)
 800499c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800499e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d006      	beq.n	80049b4 <HAL_ETH_IRQHandler+0x1ec>
      __HAL_ETH_WAKEUP_EXTID2_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 80049a6:	4b06      	ldr	r3, [pc, #24]	; (80049c0 <HAL_ETH_IRQHandler+0x1f8>)
 80049a8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80049ac:	629a      	str	r2, [r3, #40]	; 0x28
      HAL_ETH_WakeUpCallback(heth);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 f83a 	bl	8004a28 <HAL_ETH_WakeUpCallback>
}
 80049b4:	bf00      	nop
 80049b6:	3708      	adds	r7, #8
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	58000080 	.word	0x58000080
 80049c0:	580000c0 	.word	0x580000c0

080049c4 <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80049cc:	bf00      	nop
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <HAL_ETH_DMAErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_DMAErrorCallback(ETH_HandleTypeDef *heth)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_DMAErrorCallback could be implemented in the user file
  */
}
 80049e0:	bf00      	nop
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <HAL_ETH_MACErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_MACErrorCallback(ETH_HandleTypeDef *heth)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b083      	sub	sp, #12
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_MACErrorCallback could be implemented in the user file
  */
}
 80049f4:	bf00      	nop
 80049f6:	370c      	adds	r7, #12
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8004a08:	bf00      	nop
 8004a0a:	370c      	adds	r7, #12
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a12:	4770      	bx	lr

08004a14 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8004a1c:	bf00      	nop
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr

08004a28 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8004a30:	bf00      	nop
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <HAL_ETH_ReadPHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t *pRegValue)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b086      	sub	sp, #24
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]
 8004a48:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004a52:	f003 0301 	and.w	r3, r3, #1
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d001      	beq.n	8004a5e <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e03e      	b.n	8004adc <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004a66:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	055b      	lsls	r3, r3, #21
 8004a72:	4313      	orrs	r3, r2
 8004a74:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	041b      	lsls	r3, r3, #16
 8004a80:	4313      	orrs	r3, r2
 8004a82:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	f043 030c 	orr.w	r3, r3, #12
 8004a8a:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	f043 0301 	orr.w	r3, r3, #1
 8004a92:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	697a      	ldr	r2, [r7, #20]
 8004a9a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  tickstart = HAL_GetTick();
 8004a9e:	f7fd fa75 	bl	8001f8c <HAL_GetTick>
 8004aa2:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8004aa4:	e009      	b.n	8004aba <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 8004aa6:	f7fd fa71 	bl	8001f8c <HAL_GetTick>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ab4:	d901      	bls.n	8004aba <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e010      	b.n	8004adc <HAL_ETH_ReadPHYRegister+0xa0>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1ed      	bne.n	8004aa6 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3718      	adds	r7, #24
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <HAL_ETH_WritePHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t RegValue)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b086      	sub	sp, #24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	607a      	str	r2, [r7, #4]
 8004af0:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004afa:	f003 0301 	and.w	r3, r3, #1
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d001      	beq.n	8004b06 <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e03c      	b.n	8004b80 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004b0e:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	055b      	lsls	r3, r3, #21
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	041b      	lsls	r3, r3, #16
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	f023 030c 	bic.w	r3, r3, #12
 8004b32:	f043 0304 	orr.w	r3, r3, #4
 8004b36:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	f043 0301 	orr.w	r3, r3, #1
 8004b3e:	617b      	str	r3, [r7, #20]


  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	4b10      	ldr	r3, [pc, #64]	; (8004b88 <HAL_ETH_WritePHYRegister+0xa4>)
 8004b46:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8004b4a:	4a0f      	ldr	r2, [pc, #60]	; (8004b88 <HAL_ETH_WritePHYRegister+0xa4>)
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  tickstart = HAL_GetTick();
 8004b52:	f7fd fa1b 	bl	8001f8c <HAL_GetTick>
 8004b56:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8004b58:	e009      	b.n	8004b6e <HAL_ETH_WritePHYRegister+0x8a>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 8004b5a:	f7fd fa17 	bl	8001f8c <HAL_GetTick>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	1ad3      	subs	r3, r2, r3
 8004b64:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b68:	d901      	bls.n	8004b6e <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e008      	b.n	8004b80 <HAL_ETH_WritePHYRegister+0x9c>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004b76:	f003 0301 	and.w	r3, r3, #1
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1ed      	bne.n	8004b5a <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3718      	adds	r7, #24
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	40028000 	.word	0x40028000

08004b8c <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d101      	bne.n	8004ba0 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e1c3      	b.n	8004f28 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 020c 	and.w	r2, r3, #12
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	62da      	str	r2, [r3, #44]	; 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC)>> 4) > 0U) ? ENABLE : DISABLE;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0310 	and.w	r3, r3, #16
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	bf14      	ite	ne
 8004bbc:	2301      	movne	r3, #1
 8004bbe:	2300      	moveq	r3, #0
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	bf0c      	ite	eq
 8004be6:	2301      	moveq	r3, #1
 8004be8:	2300      	movne	r3, #0
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	461a      	mov	r2, r3
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U) ? ENABLE : DISABLE;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	bf14      	ite	ne
 8004c02:	2301      	movne	r3, #1
 8004c04:	2300      	moveq	r3, #0
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	461a      	mov	r2, r3
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	bf0c      	ite	eq
 8004c1c:	2301      	moveq	r3, #1
 8004c1e:	2300      	movne	r3, #0
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	461a      	mov	r2, r3
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	bf14      	ite	ne
 8004c36:	2301      	movne	r3, #1
 8004c38:	2300      	moveq	r3, #0
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	bf14      	ite	ne
 8004c50:	2301      	movne	r3, #1
 8004c52:	2300      	moveq	r3, #0
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	461a      	mov	r2, r3
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	bf14      	ite	ne
 8004c86:	2301      	movne	r3, #1
 8004c88:	2300      	moveq	r3, #0
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >>17) == 0U) ? ENABLE : DISABLE;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	bf0c      	ite	eq
 8004ca0:	2301      	moveq	r3, #1
 8004ca2:	2300      	movne	r3, #0
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >>19) == 0U) ? ENABLE : DISABLE;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	bf0c      	ite	eq
 8004cba:	2301      	moveq	r3, #1
 8004cbc:	2300      	movne	r3, #0
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	bf14      	ite	ne
 8004cd4:	2301      	movne	r3, #1
 8004cd6:	2300      	moveq	r3, #0
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	461a      	mov	r2, r3
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	bf14      	ite	ne
 8004cee:	2301      	movne	r3, #1
 8004cf0:	2300      	moveq	r3, #0
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	bf14      	ite	ne
 8004d08:	2301      	movne	r3, #1
 8004d0a:	2300      	moveq	r3, #0
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	461a      	mov	r2, r3
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	bf14      	ite	ne
 8004d22:	2301      	movne	r3, #1
 8004d24:	2300      	moveq	r3, #0
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	461a      	mov	r2, r3
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	bf14      	ite	ne
 8004d4a:	2301      	movne	r3, #1
 8004d4c:	2300      	moveq	r3, #0
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	461a      	mov	r2, r3
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	635a      	str	r2, [r3, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	bf0c      	ite	eq
 8004d80:	2301      	moveq	r3, #1
 8004d82:	2300      	movne	r3, #0
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	461a      	mov	r2, r3
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	bf14      	ite	ne
 8004d9c:	2301      	movne	r3, #1
 8004d9e:	2300      	moveq	r3, #0
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	461a      	mov	r2, r3
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	bf14      	ite	ne
 8004db8:	2301      	movne	r3, #1
 8004dba:	2300      	moveq	r3, #0
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U) ? ENABLE : DISABLE;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	bf14      	ite	ne
 8004dd4:	2301      	movne	r3, #1
 8004dd6:	2300      	moveq	r3, #0
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	461a      	mov	r2, r3
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	0e5b      	lsrs	r3, r3, #25
 8004dea:	f003 021f 	and.w	r2, r3, #31
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	63da      	str	r2, [r3, #60]	; 0x3c


  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	bf14      	ite	ne
 8004e00:	2301      	movne	r3, #1
 8004e02:	2300      	moveq	r3, #0
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	461a      	mov	r2, r3
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	f003 020f 	and.w	r2, r3, #15
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	645a      	str	r2, [r3, #68]	; 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e22:	f003 0302 	and.w	r3, r3, #2
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	bf14      	ite	ne
 8004e2a:	2301      	movne	r3, #1
 8004e2c:	2300      	moveq	r3, #0
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	461a      	mov	r2, r3
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	bf0c      	ite	eq
 8004e46:	2301      	moveq	r3, #1
 8004e48:	2300      	movne	r3, #0
 8004e4a:	b2db      	uxtb	r3, r3
 8004e4c:	461a      	mov	r2, r3
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e5a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e68:	0c1b      	lsrs	r3, r3, #16
 8004e6a:	b29a      	uxth	r2, r3
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	649a      	str	r2, [r3, #72]	; 0x48


  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e78:	f003 0301 	and.w	r3, r3, #1
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	bf14      	ite	ne
 8004e80:	2301      	movne	r3, #1
 8004e82:	2300      	moveq	r3, #0
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	461a      	mov	r2, r3
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U) ? ENABLE : DISABLE;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e96:	f003 0302 	and.w	r3, r3, #2
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	bf14      	ite	ne
 8004e9e:	2301      	movne	r3, #1
 8004ea0:	2300      	moveq	r3, #0
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8004eb4:	f003 0272 	and.w	r2, r3, #114	; 0x72
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	659a      	str	r2, [r3, #88]	; 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8004ec4:	f003 0223 	and.w	r2, r3, #35	; 0x23
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	65da      	str	r2, [r3, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8004ed4:	f003 0308 	and.w	r3, r3, #8
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	bf14      	ite	ne
 8004edc:	2301      	movne	r3, #1
 8004ede:	2300      	moveq	r3, #0
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	461a      	mov	r2, r3
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8004ef2:	f003 0310 	and.w	r3, r3, #16
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	bf14      	ite	ne
 8004efa:	2301      	movne	r3, #1
 8004efc:	2300      	moveq	r3, #0
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	461a      	mov	r2, r3
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8004f10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	bf0c      	ite	eq
 8004f18:	2301      	moveq	r3, #1
 8004f1a:	2300      	movne	r3, #0
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	461a      	mov	r2, r3
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 8004f26:	2300      	movs	r3, #0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]
  if(macconf == NULL)
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d101      	bne.n	8004f48 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e00a      	b.n	8004f5e <HAL_ETH_SetMACConfig+0x2a>
  }

  if(heth->RxState == HAL_ETH_STATE_READY)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f4c:	2b10      	cmp	r3, #16
 8004f4e:	d105      	bne.n	8004f5c <HAL_ETH_SetMACConfig+0x28>
  {
    ETH_SetMACConfig(heth, macconf);
 8004f50:	6839      	ldr	r1, [r7, #0]
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 f860 	bl	8005018 <ETH_SetMACConfig>

    return HAL_OK;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	e000      	b.n	8004f5e <HAL_ETH_SetMACConfig+0x2a>
  }
  else
  {
    return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
  }
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3708      	adds	r7, #8
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
	...

08004f68 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004f78:	60fb      	str	r3, [r7, #12]

	/* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004f80:	60fb      	str	r3, [r7, #12]

	/* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004f82:	f002 f8dd 	bl	8007140 <HAL_RCC_GetHCLKFreq>
 8004f86:	60b8      	str	r0, [r7, #8]

	/* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	4a1e      	ldr	r2, [pc, #120]	; (8005004 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d908      	bls.n	8004fa2 <HAL_ETH_SetMDIOClockRange+0x3a>
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	4a1d      	ldr	r2, [pc, #116]	; (8005008 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d804      	bhi.n	8004fa2 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f9e:	60fb      	str	r3, [r7, #12]
 8004fa0:	e027      	b.n	8004ff2 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	4a18      	ldr	r2, [pc, #96]	; (8005008 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d908      	bls.n	8004fbc <HAL_ETH_SetMDIOClockRange+0x54>
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	4a17      	ldr	r2, [pc, #92]	; (800500c <HAL_ETH_SetMDIOClockRange+0xa4>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d804      	bhi.n	8004fbc <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004fb8:	60fb      	str	r3, [r7, #12]
 8004fba:	e01a      	b.n	8004ff2 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	4a13      	ldr	r2, [pc, #76]	; (800500c <HAL_ETH_SetMDIOClockRange+0xa4>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d903      	bls.n	8004fcc <HAL_ETH_SetMDIOClockRange+0x64>
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	4a12      	ldr	r2, [pc, #72]	; (8005010 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d911      	bls.n	8004ff0 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	4a10      	ldr	r2, [pc, #64]	; (8005010 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d908      	bls.n	8004fe6 <HAL_ETH_SetMDIOClockRange+0x7e>
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	4a0f      	ldr	r2, [pc, #60]	; (8005014 <HAL_ETH_SetMDIOClockRange+0xac>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d804      	bhi.n	8004fe6 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fe2:	60fb      	str	r3, [r7, #12]
 8004fe4:	e005      	b.n	8004ff2 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004fec:	60fb      	str	r3, [r7, #12]
 8004fee:	e000      	b.n	8004ff2 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8004ff0:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	68fa      	ldr	r2, [r7, #12]
 8004ff8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8004ffc:	bf00      	nop
 8004ffe:	3710      	adds	r7, #16
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}
 8005004:	01312cff 	.word	0x01312cff
 8005008:	02160ebf 	.word	0x02160ebf
 800500c:	039386ff 	.word	0x039386ff
 8005010:	05f5e0ff 	.word	0x05f5e0ff
 8005014:	08f0d17f 	.word	0x08f0d17f

08005018 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8005018:	b480      	push	{r7}
 800501a:	b085      	sub	sp, #20
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 800502a:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	791b      	ldrb	r3, [r3, #4]
 8005030:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 8005032:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	7b1b      	ldrb	r3, [r3, #12]
 8005038:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 800503a:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	7b5b      	ldrb	r3, [r3, #13]
 8005040:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8005042:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	7b9b      	ldrb	r3, [r3, #14]
 8005048:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 800504a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	7bdb      	ldrb	r3, [r3, #15]
 8005050:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8005052:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8005054:	683a      	ldr	r2, [r7, #0]
 8005056:	7c12      	ldrb	r2, [r2, #16]
 8005058:	2a00      	cmp	r2, #0
 800505a:	d102      	bne.n	8005062 <ETH_SetMACConfig+0x4a>
 800505c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8005060:	e000      	b.n	8005064 <ETH_SetMACConfig+0x4c>
 8005062:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8005064:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8005066:	683a      	ldr	r2, [r7, #0]
 8005068:	7c52      	ldrb	r2, [r2, #17]
 800506a:	2a00      	cmp	r2, #0
 800506c:	d102      	bne.n	8005074 <ETH_SetMACConfig+0x5c>
 800506e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005072:	e000      	b.n	8005076 <ETH_SetMACConfig+0x5e>
 8005074:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8005076:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	7c9b      	ldrb	r3, [r3, #18]
 800507c:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800507e:	431a      	orrs	r2, r3
                                macconf->Speed |
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8005084:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 800508a:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	7f1b      	ldrb	r3, [r3, #28]
 8005090:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 8005092:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	7f5b      	ldrb	r3, [r3, #29]
 8005098:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 800509a:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 800509c:	683a      	ldr	r2, [r7, #0]
 800509e:	7f92      	ldrb	r2, [r2, #30]
 80050a0:	2a00      	cmp	r2, #0
 80050a2:	d102      	bne.n	80050aa <ETH_SetMACConfig+0x92>
 80050a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80050a8:	e000      	b.n	80050ac <ETH_SetMACConfig+0x94>
 80050aa:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 80050ac:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	7fdb      	ldrb	r3, [r3, #31]
 80050b2:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 80050b4:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80050b6:	683a      	ldr	r2, [r7, #0]
 80050b8:	f892 2020 	ldrb.w	r2, [r2, #32]
 80050bc:	2a00      	cmp	r2, #0
 80050be:	d102      	bne.n	80050c6 <ETH_SetMACConfig+0xae>
 80050c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80050c4:	e000      	b.n	80050c8 <ETH_SetMACConfig+0xb0>
 80050c6:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 80050c8:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80050ce:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80050d6:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 80050d8:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 80050de:	4313      	orrs	r3, r2
 80050e0:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	4b56      	ldr	r3, [pc, #344]	; (8005244 <ETH_SetMACConfig+0x22c>)
 80050ea:	4013      	ands	r3, r2
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	6812      	ldr	r2, [r2, #0]
 80050f0:	68f9      	ldr	r1, [r7, #12]
 80050f2:	430b      	orrs	r3, r1
 80050f4:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050fa:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005102:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8005104:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800510c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 800510e:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005116:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8005118:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 800511a:	683a      	ldr	r2, [r7, #0]
 800511c:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8005120:	2a00      	cmp	r2, #0
 8005122:	d102      	bne.n	800512a <ETH_SetMACConfig+0x112>
 8005124:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005128:	e000      	b.n	800512c <ETH_SetMACConfig+0x114>
 800512a:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 800512c:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8005132:	4313      	orrs	r3, r2
 8005134:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	685a      	ldr	r2, [r3, #4]
 800513c:	4b42      	ldr	r3, [pc, #264]	; (8005248 <ETH_SetMACConfig+0x230>)
 800513e:	4013      	ands	r3, r2
 8005140:	687a      	ldr	r2, [r7, #4]
 8005142:	6812      	ldr	r2, [r2, #0]
 8005144:	68f9      	ldr	r1, [r7, #12]
 8005146:	430b      	orrs	r3, r1
 8005148:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005150:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8005156:	4313      	orrs	r3, r2
 8005158:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	68da      	ldr	r2, [r3, #12]
 8005160:	4b3a      	ldr	r3, [pc, #232]	; (800524c <ETH_SetMACConfig+0x234>)
 8005162:	4013      	ands	r3, r2
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	6812      	ldr	r2, [r2, #0]
 8005168:	68f9      	ldr	r1, [r7, #12]
 800516a:	430b      	orrs	r3, r1
 800516c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005174:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800517a:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 800517c:	683a      	ldr	r2, [r7, #0]
 800517e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8005182:	2a00      	cmp	r2, #0
 8005184:	d101      	bne.n	800518a <ETH_SetMACConfig+0x172>
 8005186:	2280      	movs	r2, #128	; 0x80
 8005188:	e000      	b.n	800518c <ETH_SetMACConfig+0x174>
 800518a:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 800518c:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005192:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8005194:	4313      	orrs	r3, r2
 8005196:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800519e:	f64f 730d 	movw	r3, #65293	; 0xff0d
 80051a2:	4013      	ands	r3, r2
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	6812      	ldr	r2, [r2, #0]
 80051a8:	68f9      	ldr	r1, [r7, #12]
 80051aa:	430b      	orrs	r3, r1
 80051ac:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80051b4:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80051bc:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80051be:	4313      	orrs	r3, r2
 80051c0:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ca:	f023 0103 	bic.w	r1, r3, #3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	430a      	orrs	r2, r1
 80051d6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80051e2:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	430a      	orrs	r2, r1
 80051f0:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80051f8:	683a      	ldr	r2, [r7, #0]
 80051fa:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 80051fe:	2a00      	cmp	r2, #0
 8005200:	d101      	bne.n	8005206 <ETH_SetMACConfig+0x1ee>
 8005202:	2240      	movs	r2, #64	; 0x40
 8005204:	e000      	b.n	8005208 <ETH_SetMACConfig+0x1f0>
 8005206:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8005208:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8005210:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8005212:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800521a:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 800521c:	4313      	orrs	r3, r2
 800521e:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8005228:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68fa      	ldr	r2, [r7, #12]
 8005232:	430a      	orrs	r2, r1
 8005234:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8005238:	bf00      	nop
 800523a:	3714      	adds	r7, #20
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr
 8005244:	00048083 	.word	0x00048083
 8005248:	c0f88000 	.word	0xc0f88000
 800524c:	fffffef0 	.word	0xfffffef0

08005250 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8005250:	b480      	push	{r7}
 8005252:	b085      	sub	sp, #20
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	4b38      	ldr	r3, [pc, #224]	; (8005348 <ETH_SetDMAConfig+0xf8>)
 8005266:	4013      	ands	r3, r2
 8005268:	683a      	ldr	r2, [r7, #0]
 800526a:	6812      	ldr	r2, [r2, #0]
 800526c:	6879      	ldr	r1, [r7, #4]
 800526e:	6809      	ldr	r1, [r1, #0]
 8005270:	431a      	orrs	r2, r3
 8005272:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8005276:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	791b      	ldrb	r3, [r3, #4]
 800527c:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8005282:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	7b1b      	ldrb	r3, [r3, #12]
 8005288:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800528a:	4313      	orrs	r3, r2
 800528c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	f241 0304 	movw	r3, #4100	; 0x1004
 8005296:	4413      	add	r3, r2
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	4b2c      	ldr	r3, [pc, #176]	; (800534c <ETH_SetDMAConfig+0xfc>)
 800529c:	4013      	ands	r3, r2
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	6811      	ldr	r1, [r2, #0]
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	431a      	orrs	r2, r3
 80052a6:	f241 0304 	movw	r3, #4100	; 0x1004
 80052aa:	440b      	add	r3, r1
 80052ac:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	7b5b      	ldrb	r3, [r3, #13]
 80052b2:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80052b8:	4313      	orrs	r3, r2
 80052ba:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	4b22      	ldr	r3, [pc, #136]	; (8005350 <ETH_SetDMAConfig+0x100>)
 80052c8:	4013      	ands	r3, r2
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	6811      	ldr	r1, [r2, #0]
 80052ce:	68fa      	ldr	r2, [r7, #12]
 80052d0:	431a      	orrs	r2, r3
 80052d2:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 80052d6:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	7d1b      	ldrb	r3, [r3, #20]
 80052e0:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80052e2:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	7f5b      	ldrb	r3, [r3, #29]
 80052e8:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80052ea:	4313      	orrs	r3, r2
 80052ec:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	f241 1304 	movw	r3, #4356	; 0x1104
 80052f6:	4413      	add	r3, r2
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	4b16      	ldr	r3, [pc, #88]	; (8005354 <ETH_SetDMAConfig+0x104>)
 80052fc:	4013      	ands	r3, r2
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	6811      	ldr	r1, [r2, #0]
 8005302:	68fa      	ldr	r2, [r7, #12]
 8005304:	431a      	orrs	r2, r3
 8005306:	f241 1304 	movw	r3, #4356	; 0x1104
 800530a:	440b      	add	r3, r1
 800530c:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	7f1b      	ldrb	r3, [r3, #28]
 8005312:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8005318:	4313      	orrs	r3, r2
 800531a:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	f241 1308 	movw	r3, #4360	; 0x1108
 8005324:	4413      	add	r3, r2
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	4b0b      	ldr	r3, [pc, #44]	; (8005358 <ETH_SetDMAConfig+0x108>)
 800532a:	4013      	ands	r3, r2
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	6811      	ldr	r1, [r2, #0]
 8005330:	68fa      	ldr	r2, [r7, #12]
 8005332:	431a      	orrs	r2, r3
 8005334:	f241 1308 	movw	r3, #4360	; 0x1108
 8005338:	440b      	add	r3, r1
 800533a:	601a      	str	r2, [r3, #0]
}
 800533c:	bf00      	nop
 800533e:	3714      	adds	r7, #20
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr
 8005348:	ffff87fd 	.word	0xffff87fd
 800534c:	ffff2ffe 	.word	0xffff2ffe
 8005350:	fffec000 	.word	0xfffec000
 8005354:	ffc0efef 	.word	0xffc0efef
 8005358:	7fc0ffff 	.word	0x7fc0ffff

0800535c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b0a4      	sub	sp, #144	; 0x90
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8005364:	2301      	movs	r3, #1
 8005366:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800536a:	2300      	movs	r3, #0
 800536c:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800536e:	2300      	movs	r3, #0
 8005370:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005374:	2300      	movs	r3, #0
 8005376:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800537a:	2301      	movs	r3, #1
 800537c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8005380:	2301      	movs	r3, #1
 8005382:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8005386:	2301      	movs	r3, #1
 8005388:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 800538c:	2300      	movs	r3, #0
 800538e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8005392:	2301      	movs	r3, #1
 8005394:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8005398:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800539c:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800539e:	2300      	movs	r3, #0
 80053a0:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 80053a4:	2300      	movs	r3, #0
 80053a6:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80053a8:	2300      	movs	r3, #0
 80053aa:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80053ae:	2300      	movs	r3, #0
 80053b0:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80053b4:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 80053b8:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80053ba:	2300      	movs	r3, #0
 80053bc:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80053c0:	2300      	movs	r3, #0
 80053c2:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 80053c4:	2301      	movs	r3, #1
 80053c6:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80053ca:	2300      	movs	r3, #0
 80053cc:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80053d0:	2300      	movs	r3, #0
 80053d2:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80053d6:	2300      	movs	r3, #0
 80053d8:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 80053da:	2300      	movs	r3, #0
 80053dc:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80053de:	2300      	movs	r3, #0
 80053e0:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80053e2:	2300      	movs	r3, #0
 80053e4:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80053e8:	2300      	movs	r3, #0
 80053ea:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80053ee:	2301      	movs	r3, #1
 80053f0:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80053f4:	2320      	movs	r3, #32
 80053f6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80053fa:	2301      	movs	r3, #1
 80053fc:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8005400:	2300      	movs	r3, #0
 8005402:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8005406:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800540a:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 800540c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005410:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8005412:	2300      	movs	r3, #0
 8005414:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8005418:	2302      	movs	r3, #2
 800541a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800541e:	2300      	movs	r3, #0
 8005420:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8005424:	2300      	movs	r3, #0
 8005426:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 800542a:	2300      	movs	r3, #0
 800542c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8005430:	2301      	movs	r3, #1
 8005432:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8005436:	2300      	movs	r3, #0
 8005438:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 800543a:	2301      	movs	r3, #1
 800543c:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005440:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005444:	4619      	mov	r1, r3
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f7ff fde6 	bl	8005018 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800544c:	2301      	movs	r3, #1
 800544e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8005450:	2301      	movs	r3, #1
 8005452:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8005454:	2300      	movs	r3, #0
 8005456:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8005458:	2300      	movs	r3, #0
 800545a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800545e:	2300      	movs	r3, #0
 8005460:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8005462:	2300      	movs	r3, #0
 8005464:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005466:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800546a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 800546c:	2300      	movs	r3, #0
 800546e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005470:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005474:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8005476:	2300      	movs	r3, #0
 8005478:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 800547c:	f44f 7306 	mov.w	r3, #536	; 0x218
 8005480:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8005482:	f107 0308 	add.w	r3, r7, #8
 8005486:	4619      	mov	r1, r3
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f7ff fee1 	bl	8005250 <ETH_SetDMAConfig>
}
 800548e:	bf00      	nop
 8005490:	3790      	adds	r7, #144	; 0x90
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
	...

08005498 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80054a8:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80054b0:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80054b2:	f001 fe45 	bl	8007140 <HAL_RCC_GetHCLKFreq>
 80054b6:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	4a1e      	ldr	r2, [pc, #120]	; (8005534 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d908      	bls.n	80054d2 <ETH_MAC_MDIO_ClkConfig+0x3a>
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	4a1d      	ldr	r2, [pc, #116]	; (8005538 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d804      	bhi.n	80054d2 <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80054ce:	60fb      	str	r3, [r7, #12]
 80054d0:	e027      	b.n	8005522 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	4a18      	ldr	r2, [pc, #96]	; (8005538 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d908      	bls.n	80054ec <ETH_MAC_MDIO_ClkConfig+0x54>
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	4a17      	ldr	r2, [pc, #92]	; (800553c <ETH_MAC_MDIO_ClkConfig+0xa4>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d804      	bhi.n	80054ec <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80054e8:	60fb      	str	r3, [r7, #12]
 80054ea:	e01a      	b.n	8005522 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	4a13      	ldr	r2, [pc, #76]	; (800553c <ETH_MAC_MDIO_ClkConfig+0xa4>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d903      	bls.n	80054fc <ETH_MAC_MDIO_ClkConfig+0x64>
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	4a12      	ldr	r2, [pc, #72]	; (8005540 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d911      	bls.n	8005520 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	4a10      	ldr	r2, [pc, #64]	; (8005540 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d908      	bls.n	8005516 <ETH_MAC_MDIO_ClkConfig+0x7e>
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	4a0f      	ldr	r2, [pc, #60]	; (8005544 <ETH_MAC_MDIO_ClkConfig+0xac>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d804      	bhi.n	8005516 <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005512:	60fb      	str	r3, [r7, #12]
 8005514:	e005      	b.n	8005522 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800551c:	60fb      	str	r3, [r7, #12]
 800551e:	e000      	b.n	8005522 <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8005520:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	68fa      	ldr	r2, [r7, #12]
 8005528:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 800552c:	bf00      	nop
 800552e:	3710      	adds	r7, #16
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}
 8005534:	01312cff 	.word	0x01312cff
 8005538:	02160ebf 	.word	0x02160ebf
 800553c:	039386ff 	.word	0x039386ff
 8005540:	05f5e0ff 	.word	0x05f5e0ff
 8005544:	08f0d17f 	.word	0x08f0d17f

08005548 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8005548:	b480      	push	{r7}
 800554a:	b085      	sub	sp, #20
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005550:	2300      	movs	r3, #0
 8005552:	60fb      	str	r3, [r7, #12]
 8005554:	e01d      	b.n	8005592 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	68d9      	ldr	r1, [r3, #12]
 800555a:	68fa      	ldr	r2, [r7, #12]
 800555c:	4613      	mov	r3, r2
 800555e:	005b      	lsls	r3, r3, #1
 8005560:	4413      	add	r3, r2
 8005562:	00db      	lsls	r3, r3, #3
 8005564:	440b      	add	r3, r1
 8005566:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	2200      	movs	r2, #0
 800556c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	2200      	movs	r2, #0
 8005572:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	2200      	movs	r2, #0
 8005578:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	2200      	movs	r2, #0
 800557e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8005580:	68b9      	ldr	r1, [r7, #8]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	3206      	adds	r2, #6
 8005588:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	3301      	adds	r3, #1
 8005590:	60fb      	str	r3, [r7, #12]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2b03      	cmp	r3, #3
 8005596:	d9de      	bls.n	8005556 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	f241 132c 	movw	r3, #4396	; 0x112c
 80055a6:	4413      	add	r3, r2
 80055a8:	2203      	movs	r2, #3
 80055aa:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	68d9      	ldr	r1, [r3, #12]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	f241 1314 	movw	r3, #4372	; 0x1114
 80055b8:	4413      	add	r3, r2
 80055ba:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	68da      	ldr	r2, [r3, #12]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 80055c8:	601a      	str	r2, [r3, #0]
}
 80055ca:	bf00      	nop
 80055cc:	3714      	adds	r7, #20
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr

080055d6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80055d6:	b480      	push	{r7}
 80055d8:	b085      	sub	sp, #20
 80055da:	af00      	add	r7, sp, #0
 80055dc:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80055de:	2300      	movs	r3, #0
 80055e0:	60fb      	str	r3, [r7, #12]
 80055e2:	e024      	b.n	800562e <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6919      	ldr	r1, [r3, #16]
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	4613      	mov	r3, r2
 80055ec:	005b      	lsls	r3, r3, #1
 80055ee:	4413      	add	r3, r2
 80055f0:	00db      	lsls	r3, r3, #3
 80055f2:	440b      	add	r3, r1
 80055f4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	2200      	movs	r2, #0
 80055fa:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	2200      	movs	r2, #0
 8005600:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	2200      	movs	r2, #0
 8005606:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	2200      	movs	r2, #0
 800560c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	2200      	movs	r2, #0
 8005612:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	2200      	movs	r2, #0
 8005618:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors adresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800561a:	68ba      	ldr	r2, [r7, #8]
 800561c:	6879      	ldr	r1, [r7, #4]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	330a      	adds	r3, #10
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	440b      	add	r3, r1
 8005626:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	3301      	adds	r3, #1
 800562c:	60fb      	str	r3, [r7, #12]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2b03      	cmp	r3, #3
 8005632:	d9d7      	bls.n	80055e4 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	63da      	str	r2, [r3, #60]	; 0x3c
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	645a      	str	r2, [r3, #68]	; 0x44
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	64da      	str	r2, [r3, #76]	; 0x4c
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	f241 1330 	movw	r3, #4400	; 0x1130
 800565a:	4413      	add	r3, r2
 800565c:	2203      	movs	r2, #3
 800565e:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6919      	ldr	r1, [r3, #16]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	f241 131c 	movw	r3, #4380	; 0x111c
 800566c:	4413      	add	r3, r2
 800566e:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	691b      	ldr	r3, [r3, #16]
 8005674:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	f241 1328 	movw	r3, #4392	; 0x1128
 8005680:	4413      	add	r3, r2
 8005682:	6019      	str	r1, [r3, #0]
}
 8005684:	bf00      	nop
 8005686:	3714      	adds	r7, #20
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr

08005690 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8005690:	b480      	push	{r7}
 8005692:	b08d      	sub	sp, #52	; 0x34
 8005694:	af00      	add	r7, sp, #0
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	60b9      	str	r1, [r7, #8]
 800569a:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	3318      	adds	r3, #24
 80056a0:	61bb      	str	r3, [r7, #24]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	691b      	ldr	r3, [r3, #16]
 80056ac:	617b      	str	r3, [r7, #20]
  uint32_t descnbr = 0, idx;
 80056ae:	2300      	movs	r3, #0
 80056b0:	62bb      	str	r3, [r7, #40]	; 0x28
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056ba:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	61fb      	str	r3, [r7, #28]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80056c2:	6a3b      	ldr	r3, [r7, #32]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80056ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80056ce:	d101      	bne.n	80056d4 <ETH_Prepare_Tx_Descriptors+0x44>
  {
    return HAL_ETH_ERROR_BUSY;
 80056d0:	2302      	movs	r3, #2
 80056d2:	e223      	b.n	8005b1c <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f003 0304 	and.w	r3, r3, #4
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d044      	beq.n	800576a <ETH_Prepare_Tx_Descriptors+0xda>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 80056e0:	6a3b      	ldr	r3, [r7, #32]
 80056e2:	68da      	ldr	r2, [r3, #12]
 80056e4:	4b72      	ldr	r3, [pc, #456]	; (80058b0 <ETH_Prepare_Tx_Descriptors+0x220>)
 80056e6:	4013      	ands	r3, r2
 80056e8:	68ba      	ldr	r2, [r7, #8]
 80056ea:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80056ec:	431a      	orrs	r2, r3
 80056ee:	6a3b      	ldr	r3, [r7, #32]
 80056f0:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 80056f2:	6a3b      	ldr	r3, [r7, #32]
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80056fa:	6a3b      	ldr	r3, [r7, #32]
 80056fc:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800570c:	661a      	str	r2, [r3, #96]	; 0x60

    /* if inner VLAN is enabled */
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != 0U)
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 0308 	and.w	r3, r3, #8
 8005716:	2b00      	cmp	r3, #0
 8005718:	d027      	beq.n	800576a <ETH_Prepare_Tx_Descriptors+0xda>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 800571a:	6a3b      	ldr	r3, [r7, #32]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	b29a      	uxth	r2, r3
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005724:	041b      	lsls	r3, r3, #16
 8005726:	431a      	orrs	r2, r3
 8005728:	6a3b      	ldr	r3, [r7, #32]
 800572a:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 800572c:	6a3b      	ldr	r3, [r7, #32]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005734:	6a3b      	ldr	r3, [r7, #32]
 8005736:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8005738:	6a3b      	ldr	r3, [r7, #32]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005744:	431a      	orrs	r2, r3
 8005746:	6a3b      	ldr	r3, [r7, #32]
 8005748:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005758:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005768:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* if tcp segementation is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0310 	and.w	r3, r3, #16
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00e      	beq.n	8005794 <ETH_Prepare_Tx_Descriptors+0x104>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8005776:	6a3b      	ldr	r3, [r7, #32]
 8005778:	689a      	ldr	r2, [r3, #8]
 800577a:	4b4e      	ldr	r3, [pc, #312]	; (80058b4 <ETH_Prepare_Tx_Descriptors+0x224>)
 800577c:	4013      	ands	r3, r2
 800577e:	68ba      	ldr	r2, [r7, #8]
 8005780:	6992      	ldr	r2, [r2, #24]
 8005782:	431a      	orrs	r2, r3
 8005784:	6a3b      	ldr	r3, [r7, #32]
 8005786:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8005788:	6a3b      	ldr	r3, [r7, #32]
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005790:	6a3b      	ldr	r3, [r7, #32]
 8005792:	60da      	str	r2, [r3, #12]
  }

  if((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)|| (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U))
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0304 	and.w	r3, r3, #4
 800579c:	2b00      	cmp	r3, #0
 800579e:	d105      	bne.n	80057ac <ETH_Prepare_Tx_Descriptors+0x11c>
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 0310 	and.w	r3, r3, #16
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d030      	beq.n	800580e <ETH_Prepare_Tx_Descriptors+0x17e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 80057ac:	6a3b      	ldr	r3, [r7, #32]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80057b4:	6a3b      	ldr	r3, [r7, #32]
 80057b6:	60da      	str	r2, [r3, #12]
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80057b8:	6a3b      	ldr	r3, [r7, #32]
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80057c0:	6a3b      	ldr	r3, [r7, #32]
 80057c2:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80057c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057c6:	3301      	adds	r3, #1
 80057c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80057ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057cc:	2b03      	cmp	r3, #3
 80057ce:	d902      	bls.n	80057d6 <ETH_Prepare_Tx_Descriptors+0x146>
 80057d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057d2:	3b04      	subs	r3, #4
 80057d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057de:	623b      	str	r3, [r7, #32]

    descnbr += 1U;
 80057e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057e2:	3301      	adds	r3, #1
 80057e4:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80057e6:	6a3b      	ldr	r3, [r7, #32]
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80057ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80057f2:	d10c      	bne.n	800580e <ETH_Prepare_Tx_Descriptors+0x17e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 80057f4:	69bb      	ldr	r3, [r7, #24]
 80057f6:	697a      	ldr	r2, [r7, #20]
 80057f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057fc:	623b      	str	r3, [r7, #32]
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80057fe:	6a3b      	ldr	r3, [r7, #32]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005806:	6a3b      	ldr	r3, [r7, #32]
 8005808:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 800580a:	2302      	movs	r3, #2
 800580c:	e186      	b.n	8005b1c <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 800580e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005810:	3301      	adds	r3, #1
 8005812:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	461a      	mov	r2, r3
 800581a:	6a3b      	ldr	r3, [r7, #32]
 800581c:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 800581e:	6a3b      	ldr	r3, [r7, #32]
 8005820:	689a      	ldr	r2, [r3, #8]
 8005822:	4b24      	ldr	r3, [pc, #144]	; (80058b4 <ETH_Prepare_Tx_Descriptors+0x224>)
 8005824:	4013      	ands	r3, r2
 8005826:	69fa      	ldr	r2, [r7, #28]
 8005828:	6852      	ldr	r2, [r2, #4]
 800582a:	431a      	orrs	r2, r3
 800582c:	6a3b      	ldr	r3, [r7, #32]
 800582e:	609a      	str	r2, [r3, #8]

  if(txbuffer->next != NULL)
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d012      	beq.n	800585e <ETH_Prepare_Tx_Descriptors+0x1ce>
  {
    txbuffer = txbuffer->next;
 8005838:	69fb      	ldr	r3, [r7, #28]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	61fb      	str	r3, [r7, #28]
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	461a      	mov	r2, r3
 8005844:	6a3b      	ldr	r3, [r7, #32]
 8005846:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8005848:	6a3b      	ldr	r3, [r7, #32]
 800584a:	689a      	ldr	r2, [r3, #8]
 800584c:	4b1a      	ldr	r3, [pc, #104]	; (80058b8 <ETH_Prepare_Tx_Descriptors+0x228>)
 800584e:	4013      	ands	r3, r2
 8005850:	69fa      	ldr	r2, [r7, #28]
 8005852:	6852      	ldr	r2, [r2, #4]
 8005854:	0412      	lsls	r2, r2, #16
 8005856:	431a      	orrs	r2, r3
 8005858:	6a3b      	ldr	r3, [r7, #32]
 800585a:	609a      	str	r2, [r3, #8]
 800585c:	e008      	b.n	8005870 <ETH_Prepare_Tx_Descriptors+0x1e0>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800585e:	6a3b      	ldr	r3, [r7, #32]
 8005860:	2200      	movs	r2, #0
 8005862:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8005864:	6a3b      	ldr	r3, [r7, #32]
 8005866:	689a      	ldr	r2, [r3, #8]
 8005868:	4b13      	ldr	r3, [pc, #76]	; (80058b8 <ETH_Prepare_Tx_Descriptors+0x228>)
 800586a:	4013      	ands	r3, r2
 800586c:	6a3a      	ldr	r2, [r7, #32]
 800586e:	6093      	str	r3, [r2, #8]
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0310 	and.w	r3, r3, #16
 8005878:	2b00      	cmp	r3, #0
 800587a:	d021      	beq.n	80058c0 <ETH_Prepare_Tx_Descriptors+0x230>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 800587c:	6a3b      	ldr	r3, [r7, #32]
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	f423 02f0 	bic.w	r2, r3, #7864320	; 0x780000
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	6a1b      	ldr	r3, [r3, #32]
 8005888:	04db      	lsls	r3, r3, #19
 800588a:	431a      	orrs	r2, r3
 800588c:	6a3b      	ldr	r3, [r7, #32]
 800588e:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8005890:	6a3b      	ldr	r3, [r7, #32]
 8005892:	68da      	ldr	r2, [r3, #12]
 8005894:	4b09      	ldr	r3, [pc, #36]	; (80058bc <ETH_Prepare_Tx_Descriptors+0x22c>)
 8005896:	4013      	ands	r3, r2
 8005898:	68ba      	ldr	r2, [r7, #8]
 800589a:	69d2      	ldr	r2, [r2, #28]
 800589c:	431a      	orrs	r2, r3
 800589e:	6a3b      	ldr	r3, [r7, #32]
 80058a0:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 80058a2:	6a3b      	ldr	r3, [r7, #32]
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80058aa:	6a3b      	ldr	r3, [r7, #32]
 80058ac:	60da      	str	r2, [r3, #12]
 80058ae:	e02e      	b.n	800590e <ETH_Prepare_Tx_Descriptors+0x27e>
 80058b0:	ffff0000 	.word	0xffff0000
 80058b4:	ffffc000 	.word	0xffffc000
 80058b8:	c000ffff 	.word	0xc000ffff
 80058bc:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80058c0:	6a3b      	ldr	r3, [r7, #32]
 80058c2:	68da      	ldr	r2, [r3, #12]
 80058c4:	4b98      	ldr	r3, [pc, #608]	; (8005b28 <ETH_Prepare_Tx_Descriptors+0x498>)
 80058c6:	4013      	ands	r3, r2
 80058c8:	68ba      	ldr	r2, [r7, #8]
 80058ca:	6852      	ldr	r2, [r2, #4]
 80058cc:	431a      	orrs	r2, r3
 80058ce:	6a3b      	ldr	r3, [r7, #32]
 80058d0:	60da      	str	r2, [r3, #12]

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0301 	and.w	r3, r3, #1
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d008      	beq.n	80058f0 <ETH_Prepare_Tx_Descriptors+0x260>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 80058de:	6a3b      	ldr	r3, [r7, #32]
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	695b      	ldr	r3, [r3, #20]
 80058ea:	431a      	orrs	r2, r3
 80058ec:	6a3b      	ldr	r3, [r7, #32]
 80058ee:	60da      	str	r2, [r3, #12]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f003 0320 	and.w	r3, r3, #32
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d008      	beq.n	800590e <ETH_Prepare_Tx_Descriptors+0x27e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 80058fc:	6a3b      	ldr	r3, [r7, #32]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	431a      	orrs	r2, r3
 800590a:	6a3b      	ldr	r3, [r7, #32]
 800590c:	60da      	str	r2, [r3, #12]
    }
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0304 	and.w	r3, r3, #4
 8005916:	2b00      	cmp	r3, #0
 8005918:	d008      	beq.n	800592c <ETH_Prepare_Tx_Descriptors+0x29c>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 800591a:	6a3b      	ldr	r3, [r7, #32]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005926:	431a      	orrs	r2, r3
 8005928:	6a3b      	ldr	r3, [r7, #32]
 800592a:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 800592c:	6a3b      	ldr	r3, [r7, #32]
 800592e:	68db      	ldr	r3, [r3, #12]
 8005930:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005934:	6a3b      	ldr	r3, [r7, #32]
 8005936:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8005938:	6a3b      	ldr	r3, [r7, #32]
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005940:	6a3b      	ldr	r3, [r7, #32]
 8005942:	60da      	str	r2, [r3, #12]
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8005944:	6a3b      	ldr	r3, [r7, #32]
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800594c:	6a3b      	ldr	r3, [r7, #32]
 800594e:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != 0U)
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f003 0302 	and.w	r3, r3, #2
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 80c0 	beq.w	8005ade <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 800595e:	6a3b      	ldr	r3, [r7, #32]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	f023 7260 	bic.w	r2, r3, #58720256	; 0x3800000
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	431a      	orrs	r2, r3
 800596c:	6a3b      	ldr	r3, [r7, #32]
 800596e:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is splitted into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8005970:	e0b5      	b.n	8005ade <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8005972:	6a3b      	ldr	r3, [r7, #32]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800597a:	6a3b      	ldr	r3, [r7, #32]
 800597c:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800597e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005980:	3301      	adds	r3, #1
 8005982:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005986:	2b03      	cmp	r3, #3
 8005988:	d902      	bls.n	8005990 <ETH_Prepare_Tx_Descriptors+0x300>
 800598a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800598c:	3b04      	subs	r3, #4
 800598e:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005990:	69bb      	ldr	r3, [r7, #24]
 8005992:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005998:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 800599a:	6a3b      	ldr	r3, [r7, #32]
 800599c:	68db      	ldr	r3, [r3, #12]
 800599e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80059a2:	6a3b      	ldr	r3, [r7, #32]
 80059a4:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 80059a6:	6a3b      	ldr	r3, [r7, #32]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80059ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80059b2:	d126      	bne.n	8005a02 <ETH_Prepare_Tx_Descriptors+0x372>
    {
      descidx = firstdescidx;
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80059b8:	69bb      	ldr	r3, [r7, #24]
 80059ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059c0:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for(idx = 0; idx < descnbr; idx ++)
 80059c2:	2300      	movs	r3, #0
 80059c4:	627b      	str	r3, [r7, #36]	; 0x24
 80059c6:	e016      	b.n	80059f6 <ETH_Prepare_Tx_Descriptors+0x366>
      {
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80059c8:	6a3b      	ldr	r3, [r7, #32]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80059d0:	6a3b      	ldr	r3, [r7, #32]
 80059d2:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80059d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059d6:	3301      	adds	r3, #1
 80059d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059dc:	2b03      	cmp	r3, #3
 80059de:	d902      	bls.n	80059e6 <ETH_Prepare_Tx_Descriptors+0x356>
 80059e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059e2:	3b04      	subs	r3, #4
 80059e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059ee:	623b      	str	r3, [r7, #32]
      for(idx = 0; idx < descnbr; idx ++)
 80059f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f2:	3301      	adds	r3, #1
 80059f4:	627b      	str	r3, [r7, #36]	; 0x24
 80059f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059fa:	429a      	cmp	r2, r3
 80059fc:	d3e4      	bcc.n	80059c8 <ETH_Prepare_Tx_Descriptors+0x338>
      }

      return HAL_ETH_ERROR_BUSY;
 80059fe:	2302      	movs	r3, #2
 8005a00:	e08c      	b.n	8005b1c <ETH_Prepare_Tx_Descriptors+0x48c>
    }

    descnbr += 1U;
 8005a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a04:	3301      	adds	r3, #1
 8005a06:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	461a      	mov	r2, r3
 8005a14:	6a3b      	ldr	r3, [r7, #32]
 8005a16:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8005a18:	6a3b      	ldr	r3, [r7, #32]
 8005a1a:	689a      	ldr	r2, [r3, #8]
 8005a1c:	4b43      	ldr	r3, [pc, #268]	; (8005b2c <ETH_Prepare_Tx_Descriptors+0x49c>)
 8005a1e:	4013      	ands	r3, r2
 8005a20:	69fa      	ldr	r2, [r7, #28]
 8005a22:	6852      	ldr	r2, [r2, #4]
 8005a24:	431a      	orrs	r2, r3
 8005a26:	6a3b      	ldr	r3, [r7, #32]
 8005a28:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8005a2a:	69fb      	ldr	r3, [r7, #28]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d012      	beq.n	8005a58 <ETH_Prepare_Tx_Descriptors+0x3c8>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 8005a32:	69fb      	ldr	r3, [r7, #28]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	61fb      	str	r3, [r7, #28]
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8005a38:	69fb      	ldr	r3, [r7, #28]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	6a3b      	ldr	r3, [r7, #32]
 8005a40:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8005a42:	6a3b      	ldr	r3, [r7, #32]
 8005a44:	689a      	ldr	r2, [r3, #8]
 8005a46:	4b3a      	ldr	r3, [pc, #232]	; (8005b30 <ETH_Prepare_Tx_Descriptors+0x4a0>)
 8005a48:	4013      	ands	r3, r2
 8005a4a:	69fa      	ldr	r2, [r7, #28]
 8005a4c:	6852      	ldr	r2, [r2, #4]
 8005a4e:	0412      	lsls	r2, r2, #16
 8005a50:	431a      	orrs	r2, r3
 8005a52:	6a3b      	ldr	r3, [r7, #32]
 8005a54:	609a      	str	r2, [r3, #8]
 8005a56:	e008      	b.n	8005a6a <ETH_Prepare_Tx_Descriptors+0x3da>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 8005a58:	6a3b      	ldr	r3, [r7, #32]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8005a5e:	6a3b      	ldr	r3, [r7, #32]
 8005a60:	689a      	ldr	r2, [r3, #8]
 8005a62:	4b33      	ldr	r3, [pc, #204]	; (8005b30 <ETH_Prepare_Tx_Descriptors+0x4a0>)
 8005a64:	4013      	ands	r3, r2
 8005a66:	6a3a      	ldr	r2, [r7, #32]
 8005a68:	6093      	str	r3, [r2, #8]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 0310 	and.w	r3, r3, #16
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00f      	beq.n	8005a96 <ETH_Prepare_Tx_Descriptors+0x406>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8005a76:	6a3b      	ldr	r3, [r7, #32]
 8005a78:	68da      	ldr	r2, [r3, #12]
 8005a7a:	4b2e      	ldr	r3, [pc, #184]	; (8005b34 <ETH_Prepare_Tx_Descriptors+0x4a4>)
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	68ba      	ldr	r2, [r7, #8]
 8005a80:	69d2      	ldr	r2, [r2, #28]
 8005a82:	431a      	orrs	r2, r3
 8005a84:	6a3b      	ldr	r3, [r7, #32]
 8005a86:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8005a88:	6a3b      	ldr	r3, [r7, #32]
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005a90:	6a3b      	ldr	r3, [r7, #32]
 8005a92:	60da      	str	r2, [r3, #12]
 8005a94:	e017      	b.n	8005ac6 <ETH_Prepare_Tx_Descriptors+0x436>
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8005a96:	6a3b      	ldr	r3, [r7, #32]
 8005a98:	68da      	ldr	r2, [r3, #12]
 8005a9a:	4b23      	ldr	r3, [pc, #140]	; (8005b28 <ETH_Prepare_Tx_Descriptors+0x498>)
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	68ba      	ldr	r2, [r7, #8]
 8005aa0:	6852      	ldr	r2, [r2, #4]
 8005aa2:	431a      	orrs	r2, r3
 8005aa4:	6a3b      	ldr	r3, [r7, #32]
 8005aa6:	60da      	str	r2, [r3, #12]

      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f003 0301 	and.w	r3, r3, #1
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d008      	beq.n	8005ac6 <ETH_Prepare_Tx_Descriptors+0x436>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8005ab4:	6a3b      	ldr	r3, [r7, #32]
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	695b      	ldr	r3, [r3, #20]
 8005ac0:	431a      	orrs	r2, r3
 8005ac2:	6a3b      	ldr	r3, [r7, #32]
 8005ac4:	60da      	str	r2, [r3, #12]
      }
    }

    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8005ac6:	6a3b      	ldr	r3, [r7, #32]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005ace:	6a3b      	ldr	r3, [r7, #32]
 8005ad0:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8005ad2:	6a3b      	ldr	r3, [r7, #32]
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005ada:	6a3b      	ldr	r3, [r7, #32]
 8005adc:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8005ade:	69fb      	ldr	r3, [r7, #28]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f47f af45 	bne.w	8005972 <ETH_Prepare_Tx_Descriptors+0x2e2>
  }

  if(ItMode != ((uint32_t)RESET))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d006      	beq.n	8005afc <ETH_Prepare_Tx_Descriptors+0x46c>
  {
    /* Set Interrupt on completition bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8005aee:	6a3b      	ldr	r3, [r7, #32]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005af6:	6a3b      	ldr	r3, [r7, #32]
 8005af8:	609a      	str	r2, [r3, #8]
 8005afa:	e005      	b.n	8005b08 <ETH_Prepare_Tx_Descriptors+0x478>
  }
  else
  {
    /* Clear Interrupt on completition bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8005afc:	6a3b      	ldr	r3, [r7, #32]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005b04:	6a3b      	ldr	r3, [r7, #32]
 8005b06:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8005b08:	6a3b      	ldr	r3, [r7, #32]
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005b10:	6a3b      	ldr	r3, [r7, #32]
 8005b12:	60da      	str	r2, [r3, #12]

  dmatxdesclist->CurTxDesc = descidx;
 8005b14:	69bb      	ldr	r3, [r7, #24]
 8005b16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b18:	611a      	str	r2, [r3, #16]

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8005b1a:	2300      	movs	r3, #0
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3734      	adds	r7, #52	; 0x34
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr
 8005b28:	ffff8000 	.word	0xffff8000
 8005b2c:	ffffc000 	.word	0xffffc000
 8005b30:	c000ffff 	.word	0xc000ffff
 8005b34:	fffc0000 	.word	0xfffc0000

08005b38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b089      	sub	sp, #36	; 0x24
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005b42:	2300      	movs	r3, #0
 8005b44:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005b46:	4b89      	ldr	r3, [pc, #548]	; (8005d6c <HAL_GPIO_Init+0x234>)
 8005b48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005b4a:	e194      	b.n	8005e76 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	2101      	movs	r1, #1
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	fa01 f303 	lsl.w	r3, r1, r3
 8005b58:	4013      	ands	r3, r2
 8005b5a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	f000 8186 	beq.w	8005e70 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d00b      	beq.n	8005b84 <HAL_GPIO_Init+0x4c>
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d007      	beq.n	8005b84 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005b78:	2b11      	cmp	r3, #17
 8005b7a:	d003      	beq.n	8005b84 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	2b12      	cmp	r3, #18
 8005b82:	d130      	bne.n	8005be6 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005b8a:	69fb      	ldr	r3, [r7, #28]
 8005b8c:	005b      	lsls	r3, r3, #1
 8005b8e:	2203      	movs	r2, #3
 8005b90:	fa02 f303 	lsl.w	r3, r2, r3
 8005b94:	43db      	mvns	r3, r3
 8005b96:	69ba      	ldr	r2, [r7, #24]
 8005b98:	4013      	ands	r3, r2
 8005b9a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	68da      	ldr	r2, [r3, #12]
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	005b      	lsls	r3, r3, #1
 8005ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba8:	69ba      	ldr	r2, [r7, #24]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	69ba      	ldr	r2, [r7, #24]
 8005bb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005bba:	2201      	movs	r2, #1
 8005bbc:	69fb      	ldr	r3, [r7, #28]
 8005bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc2:	43db      	mvns	r3, r3
 8005bc4:	69ba      	ldr	r2, [r7, #24]
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	091b      	lsrs	r3, r3, #4
 8005bd0:	f003 0201 	and.w	r2, r3, #1
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bda:	69ba      	ldr	r2, [r7, #24]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	68db      	ldr	r3, [r3, #12]
 8005bea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	005b      	lsls	r3, r3, #1
 8005bf0:	2203      	movs	r2, #3
 8005bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf6:	43db      	mvns	r3, r3
 8005bf8:	69ba      	ldr	r2, [r7, #24]
 8005bfa:	4013      	ands	r3, r2
 8005bfc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	689a      	ldr	r2, [r3, #8]
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	005b      	lsls	r3, r3, #1
 8005c06:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0a:	69ba      	ldr	r2, [r7, #24]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	69ba      	ldr	r2, [r7, #24]
 8005c14:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	2b02      	cmp	r3, #2
 8005c1c:	d003      	beq.n	8005c26 <HAL_GPIO_Init+0xee>
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	2b12      	cmp	r3, #18
 8005c24:	d123      	bne.n	8005c6e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	08da      	lsrs	r2, r3, #3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	3208      	adds	r2, #8
 8005c2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	f003 0307 	and.w	r3, r3, #7
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	220f      	movs	r2, #15
 8005c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c42:	43db      	mvns	r3, r3
 8005c44:	69ba      	ldr	r2, [r7, #24]
 8005c46:	4013      	ands	r3, r2
 8005c48:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	691a      	ldr	r2, [r3, #16]
 8005c4e:	69fb      	ldr	r3, [r7, #28]
 8005c50:	f003 0307 	and.w	r3, r3, #7
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5a:	69ba      	ldr	r2, [r7, #24]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005c60:	69fb      	ldr	r3, [r7, #28]
 8005c62:	08da      	lsrs	r2, r3, #3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	3208      	adds	r2, #8
 8005c68:	69b9      	ldr	r1, [r7, #24]
 8005c6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	005b      	lsls	r3, r3, #1
 8005c78:	2203      	movs	r2, #3
 8005c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c7e:	43db      	mvns	r3, r3
 8005c80:	69ba      	ldr	r2, [r7, #24]
 8005c82:	4013      	ands	r3, r2
 8005c84:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	f003 0203 	and.w	r2, r3, #3
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	005b      	lsls	r3, r3, #1
 8005c92:	fa02 f303 	lsl.w	r3, r2, r3
 8005c96:	69ba      	ldr	r2, [r7, #24]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	69ba      	ldr	r2, [r7, #24]
 8005ca0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	f000 80e0 	beq.w	8005e70 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005cb0:	4b2f      	ldr	r3, [pc, #188]	; (8005d70 <HAL_GPIO_Init+0x238>)
 8005cb2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005cb6:	4a2e      	ldr	r2, [pc, #184]	; (8005d70 <HAL_GPIO_Init+0x238>)
 8005cb8:	f043 0302 	orr.w	r3, r3, #2
 8005cbc:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8005cc0:	4b2b      	ldr	r3, [pc, #172]	; (8005d70 <HAL_GPIO_Init+0x238>)
 8005cc2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005cc6:	f003 0302 	and.w	r3, r3, #2
 8005cca:	60fb      	str	r3, [r7, #12]
 8005ccc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005cce:	4a29      	ldr	r2, [pc, #164]	; (8005d74 <HAL_GPIO_Init+0x23c>)
 8005cd0:	69fb      	ldr	r3, [r7, #28]
 8005cd2:	089b      	lsrs	r3, r3, #2
 8005cd4:	3302      	adds	r3, #2
 8005cd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	f003 0303 	and.w	r3, r3, #3
 8005ce2:	009b      	lsls	r3, r3, #2
 8005ce4:	220f      	movs	r2, #15
 8005ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cea:	43db      	mvns	r3, r3
 8005cec:	69ba      	ldr	r2, [r7, #24]
 8005cee:	4013      	ands	r3, r2
 8005cf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a20      	ldr	r2, [pc, #128]	; (8005d78 <HAL_GPIO_Init+0x240>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d052      	beq.n	8005da0 <HAL_GPIO_Init+0x268>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4a1f      	ldr	r2, [pc, #124]	; (8005d7c <HAL_GPIO_Init+0x244>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d031      	beq.n	8005d66 <HAL_GPIO_Init+0x22e>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4a1e      	ldr	r2, [pc, #120]	; (8005d80 <HAL_GPIO_Init+0x248>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d02b      	beq.n	8005d62 <HAL_GPIO_Init+0x22a>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a1d      	ldr	r2, [pc, #116]	; (8005d84 <HAL_GPIO_Init+0x24c>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d025      	beq.n	8005d5e <HAL_GPIO_Init+0x226>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a1c      	ldr	r2, [pc, #112]	; (8005d88 <HAL_GPIO_Init+0x250>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d01f      	beq.n	8005d5a <HAL_GPIO_Init+0x222>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a1b      	ldr	r2, [pc, #108]	; (8005d8c <HAL_GPIO_Init+0x254>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d019      	beq.n	8005d56 <HAL_GPIO_Init+0x21e>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a1a      	ldr	r2, [pc, #104]	; (8005d90 <HAL_GPIO_Init+0x258>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d013      	beq.n	8005d52 <HAL_GPIO_Init+0x21a>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	4a19      	ldr	r2, [pc, #100]	; (8005d94 <HAL_GPIO_Init+0x25c>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d00d      	beq.n	8005d4e <HAL_GPIO_Init+0x216>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4a18      	ldr	r2, [pc, #96]	; (8005d98 <HAL_GPIO_Init+0x260>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d007      	beq.n	8005d4a <HAL_GPIO_Init+0x212>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a17      	ldr	r2, [pc, #92]	; (8005d9c <HAL_GPIO_Init+0x264>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d101      	bne.n	8005d46 <HAL_GPIO_Init+0x20e>
 8005d42:	2309      	movs	r3, #9
 8005d44:	e02d      	b.n	8005da2 <HAL_GPIO_Init+0x26a>
 8005d46:	230a      	movs	r3, #10
 8005d48:	e02b      	b.n	8005da2 <HAL_GPIO_Init+0x26a>
 8005d4a:	2308      	movs	r3, #8
 8005d4c:	e029      	b.n	8005da2 <HAL_GPIO_Init+0x26a>
 8005d4e:	2307      	movs	r3, #7
 8005d50:	e027      	b.n	8005da2 <HAL_GPIO_Init+0x26a>
 8005d52:	2306      	movs	r3, #6
 8005d54:	e025      	b.n	8005da2 <HAL_GPIO_Init+0x26a>
 8005d56:	2305      	movs	r3, #5
 8005d58:	e023      	b.n	8005da2 <HAL_GPIO_Init+0x26a>
 8005d5a:	2304      	movs	r3, #4
 8005d5c:	e021      	b.n	8005da2 <HAL_GPIO_Init+0x26a>
 8005d5e:	2303      	movs	r3, #3
 8005d60:	e01f      	b.n	8005da2 <HAL_GPIO_Init+0x26a>
 8005d62:	2302      	movs	r3, #2
 8005d64:	e01d      	b.n	8005da2 <HAL_GPIO_Init+0x26a>
 8005d66:	2301      	movs	r3, #1
 8005d68:	e01b      	b.n	8005da2 <HAL_GPIO_Init+0x26a>
 8005d6a:	bf00      	nop
 8005d6c:	58000080 	.word	0x58000080
 8005d70:	58024400 	.word	0x58024400
 8005d74:	58000400 	.word	0x58000400
 8005d78:	58020000 	.word	0x58020000
 8005d7c:	58020400 	.word	0x58020400
 8005d80:	58020800 	.word	0x58020800
 8005d84:	58020c00 	.word	0x58020c00
 8005d88:	58021000 	.word	0x58021000
 8005d8c:	58021400 	.word	0x58021400
 8005d90:	58021800 	.word	0x58021800
 8005d94:	58021c00 	.word	0x58021c00
 8005d98:	58022000 	.word	0x58022000
 8005d9c:	58022400 	.word	0x58022400
 8005da0:	2300      	movs	r3, #0
 8005da2:	69fa      	ldr	r2, [r7, #28]
 8005da4:	f002 0203 	and.w	r2, r2, #3
 8005da8:	0092      	lsls	r2, r2, #2
 8005daa:	4093      	lsls	r3, r2
 8005dac:	69ba      	ldr	r2, [r7, #24]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005db2:	4938      	ldr	r1, [pc, #224]	; (8005e94 <HAL_GPIO_Init+0x35c>)
 8005db4:	69fb      	ldr	r3, [r7, #28]
 8005db6:	089b      	lsrs	r3, r3, #2
 8005db8:	3302      	adds	r3, #2
 8005dba:	69ba      	ldr	r2, [r7, #24]
 8005dbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	43db      	mvns	r3, r3
 8005dca:	69ba      	ldr	r2, [r7, #24]
 8005dcc:	4013      	ands	r3, r2
 8005dce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d003      	beq.n	8005de4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005ddc:	69ba      	ldr	r2, [r7, #24]
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	69ba      	ldr	r2, [r7, #24]
 8005de8:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	43db      	mvns	r3, r3
 8005df4:	69ba      	ldr	r2, [r7, #24]
 8005df6:	4013      	ands	r3, r2
 8005df8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d003      	beq.n	8005e0e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005e06:	69ba      	ldr	r2, [r7, #24]
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	69ba      	ldr	r2, [r7, #24]
 8005e12:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005e14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	43db      	mvns	r3, r3
 8005e20:	69ba      	ldr	r2, [r7, #24]
 8005e22:	4013      	ands	r3, r2
 8005e24:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d003      	beq.n	8005e3a <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8005e32:	69ba      	ldr	r2, [r7, #24]
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005e3a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e3e:	69bb      	ldr	r3, [r7, #24]
 8005e40:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005e42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	43db      	mvns	r3, r3
 8005e4e:	69ba      	ldr	r2, [r7, #24]
 8005e50:	4013      	ands	r3, r2
 8005e52:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d003      	beq.n	8005e68 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8005e60:	69ba      	ldr	r2, [r7, #24]
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005e68:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	3301      	adds	r3, #1
 8005e74:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	69fb      	ldr	r3, [r7, #28]
 8005e7c:	fa22 f303 	lsr.w	r3, r2, r3
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	f47f ae63 	bne.w	8005b4c <HAL_GPIO_Init+0x14>
  }
}
 8005e86:	bf00      	nop
 8005e88:	3724      	adds	r7, #36	; 0x24
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	58000400 	.word	0x58000400

08005e98 <HAL_HSEM_Take>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_HSEM_Take(uint32_t SemID, uint32_t ProcessID)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
  }
#else
  /* First step  write R register with MasterID, processID and take bit=1*/
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK);
 8005ea2:	490c      	ldr	r1, [pc, #48]	; (8005ed4 <HAL_HSEM_Take+0x3c>)
 8005ea4:	683a      	ldr	r2, [r7, #0]
 8005ea6:	4b0c      	ldr	r3, [pc, #48]	; (8005ed8 <HAL_HSEM_Take+0x40>)
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  /* second step : read the R register . Take achieved if MasterID and processID match and take bit set to 1 */
  if (HSEM->R[SemID] == (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK))
 8005eb0:	4a08      	ldr	r2, [pc, #32]	; (8005ed4 <HAL_HSEM_Take+0x3c>)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005eb8:	6839      	ldr	r1, [r7, #0]
 8005eba:	4b07      	ldr	r3, [pc, #28]	; (8005ed8 <HAL_HSEM_Take+0x40>)
 8005ebc:	430b      	orrs	r3, r1
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d101      	bne.n	8005ec6 <HAL_HSEM_Take+0x2e>
  {
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	e000      	b.n	8005ec8 <HAL_HSEM_Take+0x30>
  }
#endif

  /* Semaphore take fails*/
  return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr
 8005ed4:	58026400 	.word	0x58026400
 8005ed8:	80000300 	.word	0x80000300

08005edc <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8005ee4:	4a08      	ldr	r2, [pc, #32]	; (8005f08 <HAL_HSEM_FastTake+0x2c>)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	3320      	adds	r3, #32
 8005eea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005eee:	4a07      	ldr	r2, [pc, #28]	; (8005f0c <HAL_HSEM_FastTake+0x30>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d101      	bne.n	8005ef8 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	e000      	b.n	8005efa <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	370c      	adds	r7, #12
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
 8005f06:	bf00      	nop
 8005f08:	58026400 	.word	0x58026400
 8005f0c:	80000300 	.word	0x80000300

08005f10 <HAL_HSEM_IsSemTaken>:
  * @brief  Check semaphore state Taken or not.
  * @param  SemID: semaphore ID
  * @retval HAL HSEM state
  */
uint32_t HAL_HSEM_IsSemTaken(uint32_t SemID)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b083      	sub	sp, #12
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  return (((HSEM->R[SemID] & HSEM_R_LOCK) != 0U) ? 1UL : 0UL);
 8005f18:	4a07      	ldr	r2, [pc, #28]	; (8005f38 <HAL_HSEM_IsSemTaken+0x28>)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	da01      	bge.n	8005f28 <HAL_HSEM_IsSemTaken+0x18>
 8005f24:	2301      	movs	r3, #1
 8005f26:	e000      	b.n	8005f2a <HAL_HSEM_IsSemTaken+0x1a>
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	370c      	adds	r7, #12
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr
 8005f36:	bf00      	nop
 8005f38:	58026400 	.word	0x58026400

08005f3c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
 8005f44:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8005f46:	4906      	ldr	r1, [pc, #24]	; (8005f60 <HAL_HSEM_Release+0x24>)
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8005f54:	bf00      	nop
 8005f56:	370c      	adds	r7, #12
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr
 8005f60:	58026400 	.word	0x58026400

08005f64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b082      	sub	sp, #8
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d101      	bne.n	8005f76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e07f      	b.n	8006076 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d106      	bne.n	8005f90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f7fa fda8 	bl	8000ae0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2224      	movs	r2, #36	; 0x24
 8005f94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f022 0201 	bic.w	r2, r2, #1
 8005fa6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	685a      	ldr	r2, [r3, #4]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005fb4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	689a      	ldr	r2, [r3, #8]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005fc4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d107      	bne.n	8005fde <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	689a      	ldr	r2, [r3, #8]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005fda:	609a      	str	r2, [r3, #8]
 8005fdc:	e006      	b.n	8005fec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	689a      	ldr	r2, [r3, #8]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005fea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	68db      	ldr	r3, [r3, #12]
 8005ff0:	2b02      	cmp	r3, #2
 8005ff2:	d104      	bne.n	8005ffe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ffc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	6859      	ldr	r1, [r3, #4]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	4b1d      	ldr	r3, [pc, #116]	; (8006080 <HAL_I2C_Init+0x11c>)
 800600a:	430b      	orrs	r3, r1
 800600c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68da      	ldr	r2, [r3, #12]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800601c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	691a      	ldr	r2, [r3, #16]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	695b      	ldr	r3, [r3, #20]
 8006026:	ea42 0103 	orr.w	r1, r2, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	699b      	ldr	r3, [r3, #24]
 800602e:	021a      	lsls	r2, r3, #8
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	430a      	orrs	r2, r1
 8006036:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	69d9      	ldr	r1, [r3, #28]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6a1a      	ldr	r2, [r3, #32]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	430a      	orrs	r2, r1
 8006046:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f042 0201 	orr.w	r2, r2, #1
 8006056:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2220      	movs	r2, #32
 8006062:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3708      	adds	r7, #8
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
 800607e:	bf00      	nop
 8006080:	02008000 	.word	0x02008000

08006084 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006084:	b480      	push	{r7}
 8006086:	b083      	sub	sp, #12
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
 800608c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006094:	b2db      	uxtb	r3, r3
 8006096:	2b20      	cmp	r3, #32
 8006098:	d138      	bne.n	800610c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d101      	bne.n	80060a8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80060a4:	2302      	movs	r3, #2
 80060a6:	e032      	b.n	800610e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2224      	movs	r2, #36	; 0x24
 80060b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f022 0201 	bic.w	r2, r2, #1
 80060c6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80060d6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	6819      	ldr	r1, [r3, #0]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	683a      	ldr	r2, [r7, #0]
 80060e4:	430a      	orrs	r2, r1
 80060e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	681a      	ldr	r2, [r3, #0]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f042 0201 	orr.w	r2, r2, #1
 80060f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2220      	movs	r2, #32
 80060fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006108:	2300      	movs	r3, #0
 800610a:	e000      	b.n	800610e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800610c:	2302      	movs	r3, #2
  }
}
 800610e:	4618      	mov	r0, r3
 8006110:	370c      	adds	r7, #12
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr

0800611a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800611a:	b480      	push	{r7}
 800611c:	b085      	sub	sp, #20
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
 8006122:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800612a:	b2db      	uxtb	r3, r3
 800612c:	2b20      	cmp	r3, #32
 800612e:	d139      	bne.n	80061a4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006136:	2b01      	cmp	r3, #1
 8006138:	d101      	bne.n	800613e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800613a:	2302      	movs	r3, #2
 800613c:	e033      	b.n	80061a6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2201      	movs	r2, #1
 8006142:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2224      	movs	r2, #36	; 0x24
 800614a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	681a      	ldr	r2, [r3, #0]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f022 0201 	bic.w	r2, r2, #1
 800615c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800616c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	021b      	lsls	r3, r3, #8
 8006172:	68fa      	ldr	r2, [r7, #12]
 8006174:	4313      	orrs	r3, r2
 8006176:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	68fa      	ldr	r2, [r7, #12]
 800617e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f042 0201 	orr.w	r2, r2, #1
 800618e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2220      	movs	r2, #32
 8006194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80061a0:	2300      	movs	r3, #0
 80061a2:	e000      	b.n	80061a6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80061a4:	2302      	movs	r3, #2
  }
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3714      	adds	r7, #20
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr
	...

080061b4 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b085      	sub	sp, #20
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80061bc:	4b0d      	ldr	r3, [pc, #52]	; (80061f4 <HAL_I2CEx_EnableFastModePlus+0x40>)
 80061be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80061c2:	4a0c      	ldr	r2, [pc, #48]	; (80061f4 <HAL_I2CEx_EnableFastModePlus+0x40>)
 80061c4:	f043 0302 	orr.w	r3, r3, #2
 80061c8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80061cc:	4b09      	ldr	r3, [pc, #36]	; (80061f4 <HAL_I2CEx_EnableFastModePlus+0x40>)
 80061ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80061d2:	f003 0302 	and.w	r3, r3, #2
 80061d6:	60fb      	str	r3, [r7, #12]
 80061d8:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 80061da:	4b07      	ldr	r3, [pc, #28]	; (80061f8 <HAL_I2CEx_EnableFastModePlus+0x44>)
 80061dc:	685a      	ldr	r2, [r3, #4]
 80061de:	4906      	ldr	r1, [pc, #24]	; (80061f8 <HAL_I2CEx_EnableFastModePlus+0x44>)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	604b      	str	r3, [r1, #4]
}
 80061e6:	bf00      	nop
 80061e8:	3714      	adds	r7, #20
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop
 80061f4:	58024400 	.word	0x58024400
 80061f8:	58000400 	.word	0x58000400

080061fc <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b083      	sub	sp, #12
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800620c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800620e:	2300      	movs	r3, #0
}
 8006210:	4618      	mov	r0, r3
 8006212:	370c      	adds	r7, #12
 8006214:	46bd      	mov	sp, r7
 8006216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621a:	4770      	bx	lr

0800621c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b084      	sub	sp, #16
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8006224:	4b29      	ldr	r3, [pc, #164]	; (80062cc <HAL_PWREx_ConfigSupply+0xb0>)
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	f003 0307 	and.w	r3, r3, #7
 800622c:	2b06      	cmp	r3, #6
 800622e:	d00a      	beq.n	8006246 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006230:	4b26      	ldr	r3, [pc, #152]	; (80062cc <HAL_PWREx_ConfigSupply+0xb0>)
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	429a      	cmp	r2, r3
 800623c:	d001      	beq.n	8006242 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e040      	b.n	80062c4 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006242:	2300      	movs	r3, #0
 8006244:	e03e      	b.n	80062c4 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006246:	4b21      	ldr	r3, [pc, #132]	; (80062cc <HAL_PWREx_ConfigSupply+0xb0>)
 8006248:	68db      	ldr	r3, [r3, #12]
 800624a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800624e:	491f      	ldr	r1, [pc, #124]	; (80062cc <HAL_PWREx_ConfigSupply+0xb0>)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4313      	orrs	r3, r2
 8006254:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006256:	f7fb fe99 	bl	8001f8c <HAL_GetTick>
 800625a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800625c:	e009      	b.n	8006272 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800625e:	f7fb fe95 	bl	8001f8c <HAL_GetTick>
 8006262:	4602      	mov	r2, r0
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	1ad3      	subs	r3, r2, r3
 8006268:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800626c:	d901      	bls.n	8006272 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	e028      	b.n	80062c4 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006272:	4b16      	ldr	r3, [pc, #88]	; (80062cc <HAL_PWREx_ConfigSupply+0xb0>)
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800627a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800627e:	d1ee      	bne.n	800625e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2b1e      	cmp	r3, #30
 8006284:	d008      	beq.n	8006298 <HAL_PWREx_ConfigSupply+0x7c>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2b2e      	cmp	r3, #46	; 0x2e
 800628a:	d005      	beq.n	8006298 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2b1d      	cmp	r3, #29
 8006290:	d002      	beq.n	8006298 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2b2d      	cmp	r3, #45	; 0x2d
 8006296:	d114      	bne.n	80062c2 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8006298:	f7fb fe78 	bl	8001f8c <HAL_GetTick>
 800629c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800629e:	e009      	b.n	80062b4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80062a0:	f7fb fe74 	bl	8001f8c <HAL_GetTick>
 80062a4:	4602      	mov	r2, r0
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062ae:	d901      	bls.n	80062b4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	e007      	b.n	80062c4 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80062b4:	4b05      	ldr	r3, [pc, #20]	; (80062cc <HAL_PWREx_ConfigSupply+0xb0>)
 80062b6:	68db      	ldr	r3, [r3, #12]
 80062b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062c0:	d1ee      	bne.n	80062a0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3710      	adds	r7, #16
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}
 80062cc:	58024800 	.word	0x58024800

080062d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b08c      	sub	sp, #48	; 0x30
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d101      	bne.n	80062e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e3ff      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 0301 	and.w	r3, r3, #1
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	f000 8087 	beq.w	80063fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062f0:	4b99      	ldr	r3, [pc, #612]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 80062f2:	691b      	ldr	r3, [r3, #16]
 80062f4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80062f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80062fa:	4b97      	ldr	r3, [pc, #604]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 80062fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062fe:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006302:	2b10      	cmp	r3, #16
 8006304:	d007      	beq.n	8006316 <HAL_RCC_OscConfig+0x46>
 8006306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006308:	2b18      	cmp	r3, #24
 800630a:	d110      	bne.n	800632e <HAL_RCC_OscConfig+0x5e>
 800630c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800630e:	f003 0303 	and.w	r3, r3, #3
 8006312:	2b02      	cmp	r3, #2
 8006314:	d10b      	bne.n	800632e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006316:	4b90      	ldr	r3, [pc, #576]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800631e:	2b00      	cmp	r3, #0
 8006320:	d06c      	beq.n	80063fc <HAL_RCC_OscConfig+0x12c>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d168      	bne.n	80063fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e3d9      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006336:	d106      	bne.n	8006346 <HAL_RCC_OscConfig+0x76>
 8006338:	4b87      	ldr	r3, [pc, #540]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4a86      	ldr	r2, [pc, #536]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 800633e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006342:	6013      	str	r3, [r2, #0]
 8006344:	e02e      	b.n	80063a4 <HAL_RCC_OscConfig+0xd4>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d10c      	bne.n	8006368 <HAL_RCC_OscConfig+0x98>
 800634e:	4b82      	ldr	r3, [pc, #520]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a81      	ldr	r2, [pc, #516]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006354:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006358:	6013      	str	r3, [r2, #0]
 800635a:	4b7f      	ldr	r3, [pc, #508]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a7e      	ldr	r2, [pc, #504]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006360:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006364:	6013      	str	r3, [r2, #0]
 8006366:	e01d      	b.n	80063a4 <HAL_RCC_OscConfig+0xd4>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006370:	d10c      	bne.n	800638c <HAL_RCC_OscConfig+0xbc>
 8006372:	4b79      	ldr	r3, [pc, #484]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a78      	ldr	r2, [pc, #480]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006378:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800637c:	6013      	str	r3, [r2, #0]
 800637e:	4b76      	ldr	r3, [pc, #472]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a75      	ldr	r2, [pc, #468]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006384:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006388:	6013      	str	r3, [r2, #0]
 800638a:	e00b      	b.n	80063a4 <HAL_RCC_OscConfig+0xd4>
 800638c:	4b72      	ldr	r3, [pc, #456]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a71      	ldr	r2, [pc, #452]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006392:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006396:	6013      	str	r3, [r2, #0]
 8006398:	4b6f      	ldr	r3, [pc, #444]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a6e      	ldr	r2, [pc, #440]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 800639e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d013      	beq.n	80063d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063ac:	f7fb fdee 	bl	8001f8c <HAL_GetTick>
 80063b0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80063b2:	e008      	b.n	80063c6 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063b4:	f7fb fdea 	bl	8001f8c <HAL_GetTick>
 80063b8:	4602      	mov	r2, r0
 80063ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063bc:	1ad3      	subs	r3, r2, r3
 80063be:	2b64      	cmp	r3, #100	; 0x64
 80063c0:	d901      	bls.n	80063c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80063c2:	2303      	movs	r3, #3
 80063c4:	e38d      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80063c6:	4b64      	ldr	r3, [pc, #400]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d0f0      	beq.n	80063b4 <HAL_RCC_OscConfig+0xe4>
 80063d2:	e014      	b.n	80063fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063d4:	f7fb fdda 	bl	8001f8c <HAL_GetTick>
 80063d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80063da:	e008      	b.n	80063ee <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063dc:	f7fb fdd6 	bl	8001f8c <HAL_GetTick>
 80063e0:	4602      	mov	r2, r0
 80063e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e4:	1ad3      	subs	r3, r2, r3
 80063e6:	2b64      	cmp	r3, #100	; 0x64
 80063e8:	d901      	bls.n	80063ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	e379      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80063ee:	4b5a      	ldr	r3, [pc, #360]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d1f0      	bne.n	80063dc <HAL_RCC_OscConfig+0x10c>
 80063fa:	e000      	b.n	80063fe <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 0302 	and.w	r3, r3, #2
 8006406:	2b00      	cmp	r3, #0
 8006408:	f000 80ae 	beq.w	8006568 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800640c:	4b52      	ldr	r3, [pc, #328]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 800640e:	691b      	ldr	r3, [r3, #16]
 8006410:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006414:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006416:	4b50      	ldr	r3, [pc, #320]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800641a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800641c:	6a3b      	ldr	r3, [r7, #32]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d007      	beq.n	8006432 <HAL_RCC_OscConfig+0x162>
 8006422:	6a3b      	ldr	r3, [r7, #32]
 8006424:	2b18      	cmp	r3, #24
 8006426:	d13a      	bne.n	800649e <HAL_RCC_OscConfig+0x1ce>
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	f003 0303 	and.w	r3, r3, #3
 800642e:	2b00      	cmp	r3, #0
 8006430:	d135      	bne.n	800649e <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006432:	4b49      	ldr	r3, [pc, #292]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f003 0304 	and.w	r3, r3, #4
 800643a:	2b00      	cmp	r3, #0
 800643c:	d005      	beq.n	800644a <HAL_RCC_OscConfig+0x17a>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d101      	bne.n	800644a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	e34b      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800644a:	f7fb fdab 	bl	8001fa4 <HAL_GetREVID>
 800644e:	4602      	mov	r2, r0
 8006450:	f241 0303 	movw	r3, #4099	; 0x1003
 8006454:	429a      	cmp	r2, r3
 8006456:	d817      	bhi.n	8006488 <HAL_RCC_OscConfig+0x1b8>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	691b      	ldr	r3, [r3, #16]
 800645c:	2b40      	cmp	r3, #64	; 0x40
 800645e:	d108      	bne.n	8006472 <HAL_RCC_OscConfig+0x1a2>
 8006460:	4b3d      	ldr	r3, [pc, #244]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006468:	4a3b      	ldr	r2, [pc, #236]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 800646a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800646e:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006470:	e07a      	b.n	8006568 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006472:	4b39      	ldr	r3, [pc, #228]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	691b      	ldr	r3, [r3, #16]
 800647e:	031b      	lsls	r3, r3, #12
 8006480:	4935      	ldr	r1, [pc, #212]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006482:	4313      	orrs	r3, r2
 8006484:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006486:	e06f      	b.n	8006568 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006488:	4b33      	ldr	r3, [pc, #204]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	691b      	ldr	r3, [r3, #16]
 8006494:	061b      	lsls	r3, r3, #24
 8006496:	4930      	ldr	r1, [pc, #192]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006498:	4313      	orrs	r3, r2
 800649a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800649c:	e064      	b.n	8006568 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d045      	beq.n	8006532 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80064a6:	4b2c      	ldr	r3, [pc, #176]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f023 0219 	bic.w	r2, r3, #25
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	68db      	ldr	r3, [r3, #12]
 80064b2:	4929      	ldr	r1, [pc, #164]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 80064b4:	4313      	orrs	r3, r2
 80064b6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064b8:	f7fb fd68 	bl	8001f8c <HAL_GetTick>
 80064bc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80064be:	e008      	b.n	80064d2 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064c0:	f7fb fd64 	bl	8001f8c <HAL_GetTick>
 80064c4:	4602      	mov	r2, r0
 80064c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c8:	1ad3      	subs	r3, r2, r3
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	d901      	bls.n	80064d2 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 80064ce:	2303      	movs	r3, #3
 80064d0:	e307      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80064d2:	4b21      	ldr	r3, [pc, #132]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 0304 	and.w	r3, r3, #4
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d0f0      	beq.n	80064c0 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064de:	f7fb fd61 	bl	8001fa4 <HAL_GetREVID>
 80064e2:	4602      	mov	r2, r0
 80064e4:	f241 0303 	movw	r3, #4099	; 0x1003
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d817      	bhi.n	800651c <HAL_RCC_OscConfig+0x24c>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	691b      	ldr	r3, [r3, #16]
 80064f0:	2b40      	cmp	r3, #64	; 0x40
 80064f2:	d108      	bne.n	8006506 <HAL_RCC_OscConfig+0x236>
 80064f4:	4b18      	ldr	r3, [pc, #96]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80064fc:	4a16      	ldr	r2, [pc, #88]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 80064fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006502:	6053      	str	r3, [r2, #4]
 8006504:	e030      	b.n	8006568 <HAL_RCC_OscConfig+0x298>
 8006506:	4b14      	ldr	r3, [pc, #80]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	691b      	ldr	r3, [r3, #16]
 8006512:	031b      	lsls	r3, r3, #12
 8006514:	4910      	ldr	r1, [pc, #64]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006516:	4313      	orrs	r3, r2
 8006518:	604b      	str	r3, [r1, #4]
 800651a:	e025      	b.n	8006568 <HAL_RCC_OscConfig+0x298>
 800651c:	4b0e      	ldr	r3, [pc, #56]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	691b      	ldr	r3, [r3, #16]
 8006528:	061b      	lsls	r3, r3, #24
 800652a:	490b      	ldr	r1, [pc, #44]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 800652c:	4313      	orrs	r3, r2
 800652e:	604b      	str	r3, [r1, #4]
 8006530:	e01a      	b.n	8006568 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006532:	4b09      	ldr	r3, [pc, #36]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a08      	ldr	r2, [pc, #32]	; (8006558 <HAL_RCC_OscConfig+0x288>)
 8006538:	f023 0301 	bic.w	r3, r3, #1
 800653c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800653e:	f7fb fd25 	bl	8001f8c <HAL_GetTick>
 8006542:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006544:	e00a      	b.n	800655c <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006546:	f7fb fd21 	bl	8001f8c <HAL_GetTick>
 800654a:	4602      	mov	r2, r0
 800654c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800654e:	1ad3      	subs	r3, r2, r3
 8006550:	2b02      	cmp	r3, #2
 8006552:	d903      	bls.n	800655c <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8006554:	2303      	movs	r3, #3
 8006556:	e2c4      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
 8006558:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800655c:	4ba4      	ldr	r3, [pc, #656]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 0304 	and.w	r3, r3, #4
 8006564:	2b00      	cmp	r3, #0
 8006566:	d1ee      	bne.n	8006546 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f003 0310 	and.w	r3, r3, #16
 8006570:	2b00      	cmp	r3, #0
 8006572:	f000 80a9 	beq.w	80066c8 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006576:	4b9e      	ldr	r3, [pc, #632]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800657e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006580:	4b9b      	ldr	r3, [pc, #620]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006584:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	2b08      	cmp	r3, #8
 800658a:	d007      	beq.n	800659c <HAL_RCC_OscConfig+0x2cc>
 800658c:	69bb      	ldr	r3, [r7, #24]
 800658e:	2b18      	cmp	r3, #24
 8006590:	d13a      	bne.n	8006608 <HAL_RCC_OscConfig+0x338>
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	f003 0303 	and.w	r3, r3, #3
 8006598:	2b01      	cmp	r3, #1
 800659a:	d135      	bne.n	8006608 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800659c:	4b94      	ldr	r3, [pc, #592]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d005      	beq.n	80065b4 <HAL_RCC_OscConfig+0x2e4>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	69db      	ldr	r3, [r3, #28]
 80065ac:	2b80      	cmp	r3, #128	; 0x80
 80065ae:	d001      	beq.n	80065b4 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	e296      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80065b4:	f7fb fcf6 	bl	8001fa4 <HAL_GetREVID>
 80065b8:	4602      	mov	r2, r0
 80065ba:	f241 0303 	movw	r3, #4099	; 0x1003
 80065be:	429a      	cmp	r2, r3
 80065c0:	d817      	bhi.n	80065f2 <HAL_RCC_OscConfig+0x322>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6a1b      	ldr	r3, [r3, #32]
 80065c6:	2b20      	cmp	r3, #32
 80065c8:	d108      	bne.n	80065dc <HAL_RCC_OscConfig+0x30c>
 80065ca:	4b89      	ldr	r3, [pc, #548]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80065d2:	4a87      	ldr	r2, [pc, #540]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 80065d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80065d8:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80065da:	e075      	b.n	80066c8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80065dc:	4b84      	ldr	r3, [pc, #528]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a1b      	ldr	r3, [r3, #32]
 80065e8:	069b      	lsls	r3, r3, #26
 80065ea:	4981      	ldr	r1, [pc, #516]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 80065ec:	4313      	orrs	r3, r2
 80065ee:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80065f0:	e06a      	b.n	80066c8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80065f2:	4b7f      	ldr	r3, [pc, #508]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 80065f4:	68db      	ldr	r3, [r3, #12]
 80065f6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a1b      	ldr	r3, [r3, #32]
 80065fe:	061b      	lsls	r3, r3, #24
 8006600:	497b      	ldr	r1, [pc, #492]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006602:	4313      	orrs	r3, r2
 8006604:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006606:	e05f      	b.n	80066c8 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	69db      	ldr	r3, [r3, #28]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d042      	beq.n	8006696 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006610:	4b77      	ldr	r3, [pc, #476]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a76      	ldr	r2, [pc, #472]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006616:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800661a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800661c:	f7fb fcb6 	bl	8001f8c <HAL_GetTick>
 8006620:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006622:	e008      	b.n	8006636 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006624:	f7fb fcb2 	bl	8001f8c <HAL_GetTick>
 8006628:	4602      	mov	r2, r0
 800662a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800662c:	1ad3      	subs	r3, r2, r3
 800662e:	2b02      	cmp	r3, #2
 8006630:	d901      	bls.n	8006636 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	e255      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006636:	4b6e      	ldr	r3, [pc, #440]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800663e:	2b00      	cmp	r3, #0
 8006640:	d0f0      	beq.n	8006624 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006642:	f7fb fcaf 	bl	8001fa4 <HAL_GetREVID>
 8006646:	4602      	mov	r2, r0
 8006648:	f241 0303 	movw	r3, #4099	; 0x1003
 800664c:	429a      	cmp	r2, r3
 800664e:	d817      	bhi.n	8006680 <HAL_RCC_OscConfig+0x3b0>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6a1b      	ldr	r3, [r3, #32]
 8006654:	2b20      	cmp	r3, #32
 8006656:	d108      	bne.n	800666a <HAL_RCC_OscConfig+0x39a>
 8006658:	4b65      	ldr	r3, [pc, #404]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006660:	4a63      	ldr	r2, [pc, #396]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006662:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006666:	6053      	str	r3, [r2, #4]
 8006668:	e02e      	b.n	80066c8 <HAL_RCC_OscConfig+0x3f8>
 800666a:	4b61      	ldr	r3, [pc, #388]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6a1b      	ldr	r3, [r3, #32]
 8006676:	069b      	lsls	r3, r3, #26
 8006678:	495d      	ldr	r1, [pc, #372]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 800667a:	4313      	orrs	r3, r2
 800667c:	604b      	str	r3, [r1, #4]
 800667e:	e023      	b.n	80066c8 <HAL_RCC_OscConfig+0x3f8>
 8006680:	4b5b      	ldr	r3, [pc, #364]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a1b      	ldr	r3, [r3, #32]
 800668c:	061b      	lsls	r3, r3, #24
 800668e:	4958      	ldr	r1, [pc, #352]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006690:	4313      	orrs	r3, r2
 8006692:	60cb      	str	r3, [r1, #12]
 8006694:	e018      	b.n	80066c8 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006696:	4b56      	ldr	r3, [pc, #344]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a55      	ldr	r2, [pc, #340]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 800669c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066a2:	f7fb fc73 	bl	8001f8c <HAL_GetTick>
 80066a6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80066a8:	e008      	b.n	80066bc <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80066aa:	f7fb fc6f 	bl	8001f8c <HAL_GetTick>
 80066ae:	4602      	mov	r2, r0
 80066b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	2b02      	cmp	r3, #2
 80066b6:	d901      	bls.n	80066bc <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 80066b8:	2303      	movs	r3, #3
 80066ba:	e212      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80066bc:	4b4c      	ldr	r3, [pc, #304]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d1f0      	bne.n	80066aa <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f003 0308 	and.w	r3, r3, #8
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d036      	beq.n	8006742 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	695b      	ldr	r3, [r3, #20]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d019      	beq.n	8006710 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066dc:	4b44      	ldr	r3, [pc, #272]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 80066de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066e0:	4a43      	ldr	r2, [pc, #268]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 80066e2:	f043 0301 	orr.w	r3, r3, #1
 80066e6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066e8:	f7fb fc50 	bl	8001f8c <HAL_GetTick>
 80066ec:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80066ee:	e008      	b.n	8006702 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80066f0:	f7fb fc4c 	bl	8001f8c <HAL_GetTick>
 80066f4:	4602      	mov	r2, r0
 80066f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f8:	1ad3      	subs	r3, r2, r3
 80066fa:	2b02      	cmp	r3, #2
 80066fc:	d901      	bls.n	8006702 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80066fe:	2303      	movs	r3, #3
 8006700:	e1ef      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006702:	4b3b      	ldr	r3, [pc, #236]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006704:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006706:	f003 0302 	and.w	r3, r3, #2
 800670a:	2b00      	cmp	r3, #0
 800670c:	d0f0      	beq.n	80066f0 <HAL_RCC_OscConfig+0x420>
 800670e:	e018      	b.n	8006742 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006710:	4b37      	ldr	r3, [pc, #220]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006712:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006714:	4a36      	ldr	r2, [pc, #216]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006716:	f023 0301 	bic.w	r3, r3, #1
 800671a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800671c:	f7fb fc36 	bl	8001f8c <HAL_GetTick>
 8006720:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006722:	e008      	b.n	8006736 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006724:	f7fb fc32 	bl	8001f8c <HAL_GetTick>
 8006728:	4602      	mov	r2, r0
 800672a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800672c:	1ad3      	subs	r3, r2, r3
 800672e:	2b02      	cmp	r3, #2
 8006730:	d901      	bls.n	8006736 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e1d5      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006736:	4b2e      	ldr	r3, [pc, #184]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006738:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800673a:	f003 0302 	and.w	r3, r3, #2
 800673e:	2b00      	cmp	r3, #0
 8006740:	d1f0      	bne.n	8006724 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f003 0320 	and.w	r3, r3, #32
 800674a:	2b00      	cmp	r3, #0
 800674c:	d036      	beq.n	80067bc <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	699b      	ldr	r3, [r3, #24]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d019      	beq.n	800678a <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006756:	4b26      	ldr	r3, [pc, #152]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a25      	ldr	r2, [pc, #148]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 800675c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006760:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006762:	f7fb fc13 	bl	8001f8c <HAL_GetTick>
 8006766:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006768:	e008      	b.n	800677c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800676a:	f7fb fc0f 	bl	8001f8c <HAL_GetTick>
 800676e:	4602      	mov	r2, r0
 8006770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006772:	1ad3      	subs	r3, r2, r3
 8006774:	2b02      	cmp	r3, #2
 8006776:	d901      	bls.n	800677c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8006778:	2303      	movs	r3, #3
 800677a:	e1b2      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800677c:	4b1c      	ldr	r3, [pc, #112]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006784:	2b00      	cmp	r3, #0
 8006786:	d0f0      	beq.n	800676a <HAL_RCC_OscConfig+0x49a>
 8006788:	e018      	b.n	80067bc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800678a:	4b19      	ldr	r3, [pc, #100]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a18      	ldr	r2, [pc, #96]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 8006790:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006794:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006796:	f7fb fbf9 	bl	8001f8c <HAL_GetTick>
 800679a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800679c:	e008      	b.n	80067b0 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800679e:	f7fb fbf5 	bl	8001f8c <HAL_GetTick>
 80067a2:	4602      	mov	r2, r0
 80067a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a6:	1ad3      	subs	r3, r2, r3
 80067a8:	2b02      	cmp	r3, #2
 80067aa:	d901      	bls.n	80067b0 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 80067ac:	2303      	movs	r3, #3
 80067ae:	e198      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80067b0:	4b0f      	ldr	r3, [pc, #60]	; (80067f0 <HAL_RCC_OscConfig+0x520>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d1f0      	bne.n	800679e <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 0304 	and.w	r3, r3, #4
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	f000 8085 	beq.w	80068d4 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80067ca:	4b0a      	ldr	r3, [pc, #40]	; (80067f4 <HAL_RCC_OscConfig+0x524>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a09      	ldr	r2, [pc, #36]	; (80067f4 <HAL_RCC_OscConfig+0x524>)
 80067d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067d4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80067d6:	f7fb fbd9 	bl	8001f8c <HAL_GetTick>
 80067da:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80067dc:	e00c      	b.n	80067f8 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80067de:	f7fb fbd5 	bl	8001f8c <HAL_GetTick>
 80067e2:	4602      	mov	r2, r0
 80067e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e6:	1ad3      	subs	r3, r2, r3
 80067e8:	2b64      	cmp	r3, #100	; 0x64
 80067ea:	d905      	bls.n	80067f8 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	e178      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
 80067f0:	58024400 	.word	0x58024400
 80067f4:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80067f8:	4b96      	ldr	r3, [pc, #600]	; (8006a54 <HAL_RCC_OscConfig+0x784>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006800:	2b00      	cmp	r3, #0
 8006802:	d0ec      	beq.n	80067de <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	2b01      	cmp	r3, #1
 800680a:	d106      	bne.n	800681a <HAL_RCC_OscConfig+0x54a>
 800680c:	4b92      	ldr	r3, [pc, #584]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 800680e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006810:	4a91      	ldr	r2, [pc, #580]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006812:	f043 0301 	orr.w	r3, r3, #1
 8006816:	6713      	str	r3, [r2, #112]	; 0x70
 8006818:	e02d      	b.n	8006876 <HAL_RCC_OscConfig+0x5a6>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d10c      	bne.n	800683c <HAL_RCC_OscConfig+0x56c>
 8006822:	4b8d      	ldr	r3, [pc, #564]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006824:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006826:	4a8c      	ldr	r2, [pc, #560]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006828:	f023 0301 	bic.w	r3, r3, #1
 800682c:	6713      	str	r3, [r2, #112]	; 0x70
 800682e:	4b8a      	ldr	r3, [pc, #552]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006832:	4a89      	ldr	r2, [pc, #548]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006834:	f023 0304 	bic.w	r3, r3, #4
 8006838:	6713      	str	r3, [r2, #112]	; 0x70
 800683a:	e01c      	b.n	8006876 <HAL_RCC_OscConfig+0x5a6>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	2b05      	cmp	r3, #5
 8006842:	d10c      	bne.n	800685e <HAL_RCC_OscConfig+0x58e>
 8006844:	4b84      	ldr	r3, [pc, #528]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006848:	4a83      	ldr	r2, [pc, #524]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 800684a:	f043 0304 	orr.w	r3, r3, #4
 800684e:	6713      	str	r3, [r2, #112]	; 0x70
 8006850:	4b81      	ldr	r3, [pc, #516]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006854:	4a80      	ldr	r2, [pc, #512]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006856:	f043 0301 	orr.w	r3, r3, #1
 800685a:	6713      	str	r3, [r2, #112]	; 0x70
 800685c:	e00b      	b.n	8006876 <HAL_RCC_OscConfig+0x5a6>
 800685e:	4b7e      	ldr	r3, [pc, #504]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006860:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006862:	4a7d      	ldr	r2, [pc, #500]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006864:	f023 0301 	bic.w	r3, r3, #1
 8006868:	6713      	str	r3, [r2, #112]	; 0x70
 800686a:	4b7b      	ldr	r3, [pc, #492]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 800686c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800686e:	4a7a      	ldr	r2, [pc, #488]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006870:	f023 0304 	bic.w	r3, r3, #4
 8006874:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d015      	beq.n	80068aa <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800687e:	f7fb fb85 	bl	8001f8c <HAL_GetTick>
 8006882:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006884:	e00a      	b.n	800689c <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006886:	f7fb fb81 	bl	8001f8c <HAL_GetTick>
 800688a:	4602      	mov	r2, r0
 800688c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688e:	1ad3      	subs	r3, r2, r3
 8006890:	f241 3288 	movw	r2, #5000	; 0x1388
 8006894:	4293      	cmp	r3, r2
 8006896:	d901      	bls.n	800689c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8006898:	2303      	movs	r3, #3
 800689a:	e122      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800689c:	4b6e      	ldr	r3, [pc, #440]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 800689e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068a0:	f003 0302 	and.w	r3, r3, #2
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d0ee      	beq.n	8006886 <HAL_RCC_OscConfig+0x5b6>
 80068a8:	e014      	b.n	80068d4 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068aa:	f7fb fb6f 	bl	8001f8c <HAL_GetTick>
 80068ae:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80068b0:	e00a      	b.n	80068c8 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068b2:	f7fb fb6b 	bl	8001f8c <HAL_GetTick>
 80068b6:	4602      	mov	r2, r0
 80068b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d901      	bls.n	80068c8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 80068c4:	2303      	movs	r3, #3
 80068c6:	e10c      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80068c8:	4b63      	ldr	r3, [pc, #396]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80068ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068cc:	f003 0302 	and.w	r3, r3, #2
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d1ee      	bne.n	80068b2 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d8:	2b00      	cmp	r3, #0
 80068da:	f000 8101 	beq.w	8006ae0 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80068de:	4b5e      	ldr	r3, [pc, #376]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80068e0:	691b      	ldr	r3, [r3, #16]
 80068e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80068e6:	2b18      	cmp	r3, #24
 80068e8:	f000 80bc 	beq.w	8006a64 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068f0:	2b02      	cmp	r3, #2
 80068f2:	f040 8095 	bne.w	8006a20 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068f6:	4b58      	ldr	r3, [pc, #352]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a57      	ldr	r2, [pc, #348]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80068fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006900:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006902:	f7fb fb43 	bl	8001f8c <HAL_GetTick>
 8006906:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006908:	e008      	b.n	800691c <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800690a:	f7fb fb3f 	bl	8001f8c <HAL_GetTick>
 800690e:	4602      	mov	r2, r0
 8006910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006912:	1ad3      	subs	r3, r2, r3
 8006914:	2b02      	cmp	r3, #2
 8006916:	d901      	bls.n	800691c <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8006918:	2303      	movs	r3, #3
 800691a:	e0e2      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800691c:	4b4e      	ldr	r3, [pc, #312]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006924:	2b00      	cmp	r3, #0
 8006926:	d1f0      	bne.n	800690a <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006928:	4b4b      	ldr	r3, [pc, #300]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 800692a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800692c:	4b4b      	ldr	r3, [pc, #300]	; (8006a5c <HAL_RCC_OscConfig+0x78c>)
 800692e:	4013      	ands	r3, r2
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006938:	0112      	lsls	r2, r2, #4
 800693a:	430a      	orrs	r2, r1
 800693c:	4946      	ldr	r1, [pc, #280]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 800693e:	4313      	orrs	r3, r2
 8006940:	628b      	str	r3, [r1, #40]	; 0x28
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006946:	3b01      	subs	r3, #1
 8006948:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006950:	3b01      	subs	r3, #1
 8006952:	025b      	lsls	r3, r3, #9
 8006954:	b29b      	uxth	r3, r3
 8006956:	431a      	orrs	r2, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800695c:	3b01      	subs	r3, #1
 800695e:	041b      	lsls	r3, r3, #16
 8006960:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006964:	431a      	orrs	r2, r3
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800696a:	3b01      	subs	r3, #1
 800696c:	061b      	lsls	r3, r3, #24
 800696e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006972:	4939      	ldr	r1, [pc, #228]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006974:	4313      	orrs	r3, r2
 8006976:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8006978:	4b37      	ldr	r3, [pc, #220]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 800697a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800697c:	4a36      	ldr	r2, [pc, #216]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 800697e:	f023 0301 	bic.w	r3, r3, #1
 8006982:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006984:	4b34      	ldr	r3, [pc, #208]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006986:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006988:	4b35      	ldr	r3, [pc, #212]	; (8006a60 <HAL_RCC_OscConfig+0x790>)
 800698a:	4013      	ands	r3, r2
 800698c:	687a      	ldr	r2, [r7, #4]
 800698e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006990:	00d2      	lsls	r2, r2, #3
 8006992:	4931      	ldr	r1, [pc, #196]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006994:	4313      	orrs	r3, r2
 8006996:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006998:	4b2f      	ldr	r3, [pc, #188]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 800699a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800699c:	f023 020c 	bic.w	r2, r3, #12
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069a4:	492c      	ldr	r1, [pc, #176]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80069a6:	4313      	orrs	r3, r2
 80069a8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80069aa:	4b2b      	ldr	r3, [pc, #172]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80069ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069ae:	f023 0202 	bic.w	r2, r3, #2
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069b6:	4928      	ldr	r1, [pc, #160]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80069b8:	4313      	orrs	r3, r2
 80069ba:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80069bc:	4b26      	ldr	r3, [pc, #152]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80069be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069c0:	4a25      	ldr	r2, [pc, #148]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80069c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069c6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069c8:	4b23      	ldr	r3, [pc, #140]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80069ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069cc:	4a22      	ldr	r2, [pc, #136]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80069ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069d2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80069d4:	4b20      	ldr	r3, [pc, #128]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80069d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069d8:	4a1f      	ldr	r2, [pc, #124]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80069da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80069de:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80069e0:	4b1d      	ldr	r3, [pc, #116]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80069e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069e4:	4a1c      	ldr	r2, [pc, #112]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80069e6:	f043 0301 	orr.w	r3, r3, #1
 80069ea:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80069ec:	4b1a      	ldr	r3, [pc, #104]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a19      	ldr	r2, [pc, #100]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 80069f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069f8:	f7fb fac8 	bl	8001f8c <HAL_GetTick>
 80069fc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80069fe:	e008      	b.n	8006a12 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a00:	f7fb fac4 	bl	8001f8c <HAL_GetTick>
 8006a04:	4602      	mov	r2, r0
 8006a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a08:	1ad3      	subs	r3, r2, r3
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	d901      	bls.n	8006a12 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8006a0e:	2303      	movs	r3, #3
 8006a10:	e067      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006a12:	4b11      	ldr	r3, [pc, #68]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d0f0      	beq.n	8006a00 <HAL_RCC_OscConfig+0x730>
 8006a1e:	e05f      	b.n	8006ae0 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a20:	4b0d      	ldr	r3, [pc, #52]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a0c      	ldr	r2, [pc, #48]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006a26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a2c:	f7fb faae 	bl	8001f8c <HAL_GetTick>
 8006a30:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006a32:	e008      	b.n	8006a46 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a34:	f7fb faaa 	bl	8001f8c <HAL_GetTick>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a3c:	1ad3      	subs	r3, r2, r3
 8006a3e:	2b02      	cmp	r3, #2
 8006a40:	d901      	bls.n	8006a46 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8006a42:	2303      	movs	r3, #3
 8006a44:	e04d      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006a46:	4b04      	ldr	r3, [pc, #16]	; (8006a58 <HAL_RCC_OscConfig+0x788>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d1f0      	bne.n	8006a34 <HAL_RCC_OscConfig+0x764>
 8006a52:	e045      	b.n	8006ae0 <HAL_RCC_OscConfig+0x810>
 8006a54:	58024800 	.word	0x58024800
 8006a58:	58024400 	.word	0x58024400
 8006a5c:	fffffc0c 	.word	0xfffffc0c
 8006a60:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006a64:	4b21      	ldr	r3, [pc, #132]	; (8006aec <HAL_RCC_OscConfig+0x81c>)
 8006a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a68:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006a6a:	4b20      	ldr	r3, [pc, #128]	; (8006aec <HAL_RCC_OscConfig+0x81c>)
 8006a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a6e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d031      	beq.n	8006adc <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	f003 0203 	and.w	r2, r3, #3
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d12a      	bne.n	8006adc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	091b      	lsrs	r3, r3, #4
 8006a8a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a92:	429a      	cmp	r2, r3
 8006a94:	d122      	bne.n	8006adc <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aa0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d11a      	bne.n	8006adc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	0a5b      	lsrs	r3, r3, #9
 8006aaa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ab2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d111      	bne.n	8006adc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	0c1b      	lsrs	r3, r3, #16
 8006abc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ac4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006ac6:	429a      	cmp	r2, r3
 8006ac8:	d108      	bne.n	8006adc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	0e1b      	lsrs	r3, r3, #24
 8006ace:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ad6:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d001      	beq.n	8006ae0 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e000      	b.n	8006ae2 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8006ae0:	2300      	movs	r3, #0
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	3730      	adds	r7, #48	; 0x30
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bd80      	pop	{r7, pc}
 8006aea:	bf00      	nop
 8006aec:	58024400 	.word	0x58024400

08006af0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b086      	sub	sp, #24
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d101      	bne.n	8006b04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b00:	2301      	movs	r3, #1
 8006b02:	e19c      	b.n	8006e3e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006b04:	4b8a      	ldr	r3, [pc, #552]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 030f 	and.w	r3, r3, #15
 8006b0c:	683a      	ldr	r2, [r7, #0]
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d910      	bls.n	8006b34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b12:	4b87      	ldr	r3, [pc, #540]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f023 020f 	bic.w	r2, r3, #15
 8006b1a:	4985      	ldr	r1, [pc, #532]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b22:	4b83      	ldr	r3, [pc, #524]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f003 030f 	and.w	r3, r3, #15
 8006b2a:	683a      	ldr	r2, [r7, #0]
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	d001      	beq.n	8006b34 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006b30:	2301      	movs	r3, #1
 8006b32:	e184      	b.n	8006e3e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f003 0304 	and.w	r3, r3, #4
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d010      	beq.n	8006b62 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	691a      	ldr	r2, [r3, #16]
 8006b44:	4b7b      	ldr	r3, [pc, #492]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006b46:	699b      	ldr	r3, [r3, #24]
 8006b48:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d908      	bls.n	8006b62 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006b50:	4b78      	ldr	r3, [pc, #480]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006b52:	699b      	ldr	r3, [r3, #24]
 8006b54:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	691b      	ldr	r3, [r3, #16]
 8006b5c:	4975      	ldr	r1, [pc, #468]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 0308 	and.w	r3, r3, #8
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d010      	beq.n	8006b90 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	695a      	ldr	r2, [r3, #20]
 8006b72:	4b70      	ldr	r3, [pc, #448]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006b74:	69db      	ldr	r3, [r3, #28]
 8006b76:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d908      	bls.n	8006b90 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006b7e:	4b6d      	ldr	r3, [pc, #436]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006b80:	69db      	ldr	r3, [r3, #28]
 8006b82:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	695b      	ldr	r3, [r3, #20]
 8006b8a:	496a      	ldr	r1, [pc, #424]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 0310 	and.w	r3, r3, #16
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d010      	beq.n	8006bbe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	699a      	ldr	r2, [r3, #24]
 8006ba0:	4b64      	ldr	r3, [pc, #400]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006ba2:	69db      	ldr	r3, [r3, #28]
 8006ba4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d908      	bls.n	8006bbe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006bac:	4b61      	ldr	r3, [pc, #388]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006bae:	69db      	ldr	r3, [r3, #28]
 8006bb0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	699b      	ldr	r3, [r3, #24]
 8006bb8:	495e      	ldr	r1, [pc, #376]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 0320 	and.w	r3, r3, #32
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d010      	beq.n	8006bec <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	69da      	ldr	r2, [r3, #28]
 8006bce:	4b59      	ldr	r3, [pc, #356]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006bd0:	6a1b      	ldr	r3, [r3, #32]
 8006bd2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006bd6:	429a      	cmp	r2, r3
 8006bd8:	d908      	bls.n	8006bec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006bda:	4b56      	ldr	r3, [pc, #344]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006bdc:	6a1b      	ldr	r3, [r3, #32]
 8006bde:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	69db      	ldr	r3, [r3, #28]
 8006be6:	4953      	ldr	r1, [pc, #332]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006be8:	4313      	orrs	r3, r2
 8006bea:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f003 0302 	and.w	r3, r3, #2
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d010      	beq.n	8006c1a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	68da      	ldr	r2, [r3, #12]
 8006bfc:	4b4d      	ldr	r3, [pc, #308]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006bfe:	699b      	ldr	r3, [r3, #24]
 8006c00:	f003 030f 	and.w	r3, r3, #15
 8006c04:	429a      	cmp	r2, r3
 8006c06:	d908      	bls.n	8006c1a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c08:	4b4a      	ldr	r3, [pc, #296]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c0a:	699b      	ldr	r3, [r3, #24]
 8006c0c:	f023 020f 	bic.w	r2, r3, #15
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	4947      	ldr	r1, [pc, #284]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c16:	4313      	orrs	r3, r2
 8006c18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f003 0301 	and.w	r3, r3, #1
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d055      	beq.n	8006cd2 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006c26:	4b43      	ldr	r3, [pc, #268]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c28:	699b      	ldr	r3, [r3, #24]
 8006c2a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	4940      	ldr	r1, [pc, #256]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c34:	4313      	orrs	r3, r2
 8006c36:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d107      	bne.n	8006c50 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c40:	4b3c      	ldr	r3, [pc, #240]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d121      	bne.n	8006c90 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e0f6      	b.n	8006e3e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	2b03      	cmp	r3, #3
 8006c56:	d107      	bne.n	8006c68 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006c58:	4b36      	ldr	r3, [pc, #216]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d115      	bne.n	8006c90 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	e0ea      	b.n	8006e3e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d107      	bne.n	8006c80 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006c70:	4b30      	ldr	r3, [pc, #192]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d109      	bne.n	8006c90 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e0de      	b.n	8006e3e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006c80:	4b2c      	ldr	r3, [pc, #176]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 0304 	and.w	r3, r3, #4
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d101      	bne.n	8006c90 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e0d6      	b.n	8006e3e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c90:	4b28      	ldr	r3, [pc, #160]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c92:	691b      	ldr	r3, [r3, #16]
 8006c94:	f023 0207 	bic.w	r2, r3, #7
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	4925      	ldr	r1, [pc, #148]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ca2:	f7fb f973 	bl	8001f8c <HAL_GetTick>
 8006ca6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ca8:	e00a      	b.n	8006cc0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006caa:	f7fb f96f 	bl	8001f8c <HAL_GetTick>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d901      	bls.n	8006cc0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8006cbc:	2303      	movs	r3, #3
 8006cbe:	e0be      	b.n	8006e3e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cc0:	4b1c      	ldr	r3, [pc, #112]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006cc2:	691b      	ldr	r3, [r3, #16]
 8006cc4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	00db      	lsls	r3, r3, #3
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d1eb      	bne.n	8006caa <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f003 0302 	and.w	r3, r3, #2
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d010      	beq.n	8006d00 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	68da      	ldr	r2, [r3, #12]
 8006ce2:	4b14      	ldr	r3, [pc, #80]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006ce4:	699b      	ldr	r3, [r3, #24]
 8006ce6:	f003 030f 	and.w	r3, r3, #15
 8006cea:	429a      	cmp	r2, r3
 8006cec:	d208      	bcs.n	8006d00 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006cee:	4b11      	ldr	r3, [pc, #68]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006cf0:	699b      	ldr	r3, [r3, #24]
 8006cf2:	f023 020f 	bic.w	r2, r3, #15
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	68db      	ldr	r3, [r3, #12]
 8006cfa:	490e      	ldr	r1, [pc, #56]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006d00:	4b0b      	ldr	r3, [pc, #44]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f003 030f 	and.w	r3, r3, #15
 8006d08:	683a      	ldr	r2, [r7, #0]
 8006d0a:	429a      	cmp	r2, r3
 8006d0c:	d214      	bcs.n	8006d38 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d0e:	4b08      	ldr	r3, [pc, #32]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f023 020f 	bic.w	r2, r3, #15
 8006d16:	4906      	ldr	r1, [pc, #24]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d1e:	4b04      	ldr	r3, [pc, #16]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f003 030f 	and.w	r3, r3, #15
 8006d26:	683a      	ldr	r2, [r7, #0]
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d005      	beq.n	8006d38 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e086      	b.n	8006e3e <HAL_RCC_ClockConfig+0x34e>
 8006d30:	52002000 	.word	0x52002000
 8006d34:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f003 0304 	and.w	r3, r3, #4
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d010      	beq.n	8006d66 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	691a      	ldr	r2, [r3, #16]
 8006d48:	4b3f      	ldr	r3, [pc, #252]	; (8006e48 <HAL_RCC_ClockConfig+0x358>)
 8006d4a:	699b      	ldr	r3, [r3, #24]
 8006d4c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d208      	bcs.n	8006d66 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006d54:	4b3c      	ldr	r3, [pc, #240]	; (8006e48 <HAL_RCC_ClockConfig+0x358>)
 8006d56:	699b      	ldr	r3, [r3, #24]
 8006d58:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	691b      	ldr	r3, [r3, #16]
 8006d60:	4939      	ldr	r1, [pc, #228]	; (8006e48 <HAL_RCC_ClockConfig+0x358>)
 8006d62:	4313      	orrs	r3, r2
 8006d64:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f003 0308 	and.w	r3, r3, #8
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d010      	beq.n	8006d94 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	695a      	ldr	r2, [r3, #20]
 8006d76:	4b34      	ldr	r3, [pc, #208]	; (8006e48 <HAL_RCC_ClockConfig+0x358>)
 8006d78:	69db      	ldr	r3, [r3, #28]
 8006d7a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d208      	bcs.n	8006d94 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006d82:	4b31      	ldr	r3, [pc, #196]	; (8006e48 <HAL_RCC_ClockConfig+0x358>)
 8006d84:	69db      	ldr	r3, [r3, #28]
 8006d86:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	695b      	ldr	r3, [r3, #20]
 8006d8e:	492e      	ldr	r1, [pc, #184]	; (8006e48 <HAL_RCC_ClockConfig+0x358>)
 8006d90:	4313      	orrs	r3, r2
 8006d92:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f003 0310 	and.w	r3, r3, #16
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d010      	beq.n	8006dc2 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	699a      	ldr	r2, [r3, #24]
 8006da4:	4b28      	ldr	r3, [pc, #160]	; (8006e48 <HAL_RCC_ClockConfig+0x358>)
 8006da6:	69db      	ldr	r3, [r3, #28]
 8006da8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d208      	bcs.n	8006dc2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006db0:	4b25      	ldr	r3, [pc, #148]	; (8006e48 <HAL_RCC_ClockConfig+0x358>)
 8006db2:	69db      	ldr	r3, [r3, #28]
 8006db4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	699b      	ldr	r3, [r3, #24]
 8006dbc:	4922      	ldr	r1, [pc, #136]	; (8006e48 <HAL_RCC_ClockConfig+0x358>)
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f003 0320 	and.w	r3, r3, #32
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d010      	beq.n	8006df0 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	69da      	ldr	r2, [r3, #28]
 8006dd2:	4b1d      	ldr	r3, [pc, #116]	; (8006e48 <HAL_RCC_ClockConfig+0x358>)
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d208      	bcs.n	8006df0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006dde:	4b1a      	ldr	r3, [pc, #104]	; (8006e48 <HAL_RCC_ClockConfig+0x358>)
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	69db      	ldr	r3, [r3, #28]
 8006dea:	4917      	ldr	r1, [pc, #92]	; (8006e48 <HAL_RCC_ClockConfig+0x358>)
 8006dec:	4313      	orrs	r3, r2
 8006dee:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006df0:	f000 f834 	bl	8006e5c <HAL_RCC_GetSysClockFreq>
 8006df4:	4601      	mov	r1, r0
 8006df6:	4b14      	ldr	r3, [pc, #80]	; (8006e48 <HAL_RCC_ClockConfig+0x358>)
 8006df8:	699b      	ldr	r3, [r3, #24]
 8006dfa:	0a1b      	lsrs	r3, r3, #8
 8006dfc:	f003 030f 	and.w	r3, r3, #15
 8006e00:	4a12      	ldr	r2, [pc, #72]	; (8006e4c <HAL_RCC_ClockConfig+0x35c>)
 8006e02:	5cd3      	ldrb	r3, [r2, r3]
 8006e04:	f003 031f 	and.w	r3, r3, #31
 8006e08:	fa21 f303 	lsr.w	r3, r1, r3
 8006e0c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006e0e:	4b0e      	ldr	r3, [pc, #56]	; (8006e48 <HAL_RCC_ClockConfig+0x358>)
 8006e10:	699b      	ldr	r3, [r3, #24]
 8006e12:	f003 030f 	and.w	r3, r3, #15
 8006e16:	4a0d      	ldr	r2, [pc, #52]	; (8006e4c <HAL_RCC_ClockConfig+0x35c>)
 8006e18:	5cd3      	ldrb	r3, [r2, r3]
 8006e1a:	f003 031f 	and.w	r3, r3, #31
 8006e1e:	693a      	ldr	r2, [r7, #16]
 8006e20:	fa22 f303 	lsr.w	r3, r2, r3
 8006e24:	4a0a      	ldr	r2, [pc, #40]	; (8006e50 <HAL_RCC_ClockConfig+0x360>)
 8006e26:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006e28:	4a0a      	ldr	r2, [pc, #40]	; (8006e54 <HAL_RCC_ClockConfig+0x364>)
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8006e2e:	4b0a      	ldr	r3, [pc, #40]	; (8006e58 <HAL_RCC_ClockConfig+0x368>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4618      	mov	r0, r3
 8006e34:	f7fa f99e 	bl	8001174 <HAL_InitTick>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3718      	adds	r7, #24
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	bf00      	nop
 8006e48:	58024400 	.word	0x58024400
 8006e4c:	080270a0 	.word	0x080270a0
 8006e50:	24000004 	.word	0x24000004
 8006e54:	24000000 	.word	0x24000000
 8006e58:	24000008 	.word	0x24000008

08006e5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b089      	sub	sp, #36	; 0x24
 8006e60:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e62:	4baf      	ldr	r3, [pc, #700]	; (8007120 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006e6a:	2b18      	cmp	r3, #24
 8006e6c:	f200 814e 	bhi.w	800710c <HAL_RCC_GetSysClockFreq+0x2b0>
 8006e70:	a201      	add	r2, pc, #4	; (adr r2, 8006e78 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e76:	bf00      	nop
 8006e78:	08006edd 	.word	0x08006edd
 8006e7c:	0800710d 	.word	0x0800710d
 8006e80:	0800710d 	.word	0x0800710d
 8006e84:	0800710d 	.word	0x0800710d
 8006e88:	0800710d 	.word	0x0800710d
 8006e8c:	0800710d 	.word	0x0800710d
 8006e90:	0800710d 	.word	0x0800710d
 8006e94:	0800710d 	.word	0x0800710d
 8006e98:	08006f03 	.word	0x08006f03
 8006e9c:	0800710d 	.word	0x0800710d
 8006ea0:	0800710d 	.word	0x0800710d
 8006ea4:	0800710d 	.word	0x0800710d
 8006ea8:	0800710d 	.word	0x0800710d
 8006eac:	0800710d 	.word	0x0800710d
 8006eb0:	0800710d 	.word	0x0800710d
 8006eb4:	0800710d 	.word	0x0800710d
 8006eb8:	08006f09 	.word	0x08006f09
 8006ebc:	0800710d 	.word	0x0800710d
 8006ec0:	0800710d 	.word	0x0800710d
 8006ec4:	0800710d 	.word	0x0800710d
 8006ec8:	0800710d 	.word	0x0800710d
 8006ecc:	0800710d 	.word	0x0800710d
 8006ed0:	0800710d 	.word	0x0800710d
 8006ed4:	0800710d 	.word	0x0800710d
 8006ed8:	08006f0f 	.word	0x08006f0f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006edc:	4b90      	ldr	r3, [pc, #576]	; (8007120 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f003 0320 	and.w	r3, r3, #32
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d009      	beq.n	8006efc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006ee8:	4b8d      	ldr	r3, [pc, #564]	; (8007120 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	08db      	lsrs	r3, r3, #3
 8006eee:	f003 0303 	and.w	r3, r3, #3
 8006ef2:	4a8c      	ldr	r2, [pc, #560]	; (8007124 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8006ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ef8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8006efa:	e10a      	b.n	8007112 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006efc:	4b89      	ldr	r3, [pc, #548]	; (8007124 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8006efe:	61bb      	str	r3, [r7, #24]
    break;
 8006f00:	e107      	b.n	8007112 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8006f02:	4b89      	ldr	r3, [pc, #548]	; (8007128 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8006f04:	61bb      	str	r3, [r7, #24]
    break;
 8006f06:	e104      	b.n	8007112 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8006f08:	4b88      	ldr	r3, [pc, #544]	; (800712c <HAL_RCC_GetSysClockFreq+0x2d0>)
 8006f0a:	61bb      	str	r3, [r7, #24]
    break;
 8006f0c:	e101      	b.n	8007112 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006f0e:	4b84      	ldr	r3, [pc, #528]	; (8007120 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f12:	f003 0303 	and.w	r3, r3, #3
 8006f16:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006f18:	4b81      	ldr	r3, [pc, #516]	; (8007120 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f1c:	091b      	lsrs	r3, r3, #4
 8006f1e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006f22:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006f24:	4b7e      	ldr	r3, [pc, #504]	; (8007120 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f28:	f003 0301 	and.w	r3, r3, #1
 8006f2c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006f2e:	4b7c      	ldr	r3, [pc, #496]	; (8007120 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006f30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f32:	08db      	lsrs	r3, r3, #3
 8006f34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006f38:	68fa      	ldr	r2, [r7, #12]
 8006f3a:	fb02 f303 	mul.w	r3, r2, r3
 8006f3e:	ee07 3a90 	vmov	s15, r3
 8006f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f46:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	f000 80da 	beq.w	8007106 <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d05a      	beq.n	800700e <HAL_RCC_GetSysClockFreq+0x1b2>
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d302      	bcc.n	8006f62 <HAL_RCC_GetSysClockFreq+0x106>
 8006f5c:	2b02      	cmp	r3, #2
 8006f5e:	d078      	beq.n	8007052 <HAL_RCC_GetSysClockFreq+0x1f6>
 8006f60:	e099      	b.n	8007096 <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f62:	4b6f      	ldr	r3, [pc, #444]	; (8007120 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 0320 	and.w	r3, r3, #32
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d02d      	beq.n	8006fca <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006f6e:	4b6c      	ldr	r3, [pc, #432]	; (8007120 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	08db      	lsrs	r3, r3, #3
 8006f74:	f003 0303 	and.w	r3, r3, #3
 8006f78:	4a6a      	ldr	r2, [pc, #424]	; (8007124 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8006f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f7e:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	ee07 3a90 	vmov	s15, r3
 8006f86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	ee07 3a90 	vmov	s15, r3
 8006f90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f98:	4b61      	ldr	r3, [pc, #388]	; (8007120 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fa0:	ee07 3a90 	vmov	s15, r3
 8006fa4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fa8:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fac:	eddf 5a60 	vldr	s11, [pc, #384]	; 8007130 <HAL_RCC_GetSysClockFreq+0x2d4>
 8006fb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fb8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006fbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fc4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8006fc8:	e087      	b.n	80070da <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	ee07 3a90 	vmov	s15, r3
 8006fd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fd4:	eddf 6a57 	vldr	s13, [pc, #348]	; 8007134 <HAL_RCC_GetSysClockFreq+0x2d8>
 8006fd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fdc:	4b50      	ldr	r3, [pc, #320]	; (8007120 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fe0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fe4:	ee07 3a90 	vmov	s15, r3
 8006fe8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fec:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ff0:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8007130 <HAL_RCC_GetSysClockFreq+0x2d4>
 8006ff4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ff8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ffc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007000:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007004:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007008:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800700c:	e065      	b.n	80070da <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	ee07 3a90 	vmov	s15, r3
 8007014:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007018:	eddf 6a47 	vldr	s13, [pc, #284]	; 8007138 <HAL_RCC_GetSysClockFreq+0x2dc>
 800701c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007020:	4b3f      	ldr	r3, [pc, #252]	; (8007120 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8007022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007024:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007028:	ee07 3a90 	vmov	s15, r3
 800702c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007030:	ed97 6a02 	vldr	s12, [r7, #8]
 8007034:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8007130 <HAL_RCC_GetSysClockFreq+0x2d4>
 8007038:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800703c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007040:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007044:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007048:	ee67 7a27 	vmul.f32	s15, s14, s15
 800704c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007050:	e043      	b.n	80070da <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	ee07 3a90 	vmov	s15, r3
 8007058:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800705c:	eddf 6a37 	vldr	s13, [pc, #220]	; 800713c <HAL_RCC_GetSysClockFreq+0x2e0>
 8007060:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007064:	4b2e      	ldr	r3, [pc, #184]	; (8007120 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8007066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007068:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800706c:	ee07 3a90 	vmov	s15, r3
 8007070:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007074:	ed97 6a02 	vldr	s12, [r7, #8]
 8007078:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8007130 <HAL_RCC_GetSysClockFreq+0x2d4>
 800707c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007080:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007084:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007088:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800708c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007090:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007094:	e021      	b.n	80070da <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	ee07 3a90 	vmov	s15, r3
 800709c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070a0:	eddf 6a25 	vldr	s13, [pc, #148]	; 8007138 <HAL_RCC_GetSysClockFreq+0x2dc>
 80070a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070a8:	4b1d      	ldr	r3, [pc, #116]	; (8007120 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80070aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070b0:	ee07 3a90 	vmov	s15, r3
 80070b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070b8:	ed97 6a02 	vldr	s12, [r7, #8]
 80070bc:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8007130 <HAL_RCC_GetSysClockFreq+0x2d4>
 80070c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070c8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80070cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80070d8:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80070da:	4b11      	ldr	r3, [pc, #68]	; (8007120 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80070dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070de:	0a5b      	lsrs	r3, r3, #9
 80070e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80070e4:	3301      	adds	r3, #1
 80070e6:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	ee07 3a90 	vmov	s15, r3
 80070ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80070f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80070f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070fe:	ee17 3a90 	vmov	r3, s15
 8007102:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8007104:	e005      	b.n	8007112 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8007106:	2300      	movs	r3, #0
 8007108:	61bb      	str	r3, [r7, #24]
    break;
 800710a:	e002      	b.n	8007112 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 800710c:	4b06      	ldr	r3, [pc, #24]	; (8007128 <HAL_RCC_GetSysClockFreq+0x2cc>)
 800710e:	61bb      	str	r3, [r7, #24]
    break;
 8007110:	bf00      	nop
  }

  return sysclockfreq;
 8007112:	69bb      	ldr	r3, [r7, #24]
}
 8007114:	4618      	mov	r0, r3
 8007116:	3724      	adds	r7, #36	; 0x24
 8007118:	46bd      	mov	sp, r7
 800711a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711e:	4770      	bx	lr
 8007120:	58024400 	.word	0x58024400
 8007124:	03d09000 	.word	0x03d09000
 8007128:	003d0900 	.word	0x003d0900
 800712c:	017d7840 	.word	0x017d7840
 8007130:	46000000 	.word	0x46000000
 8007134:	4c742400 	.word	0x4c742400
 8007138:	4a742400 	.word	0x4a742400
 800713c:	4bbebc20 	.word	0x4bbebc20

08007140 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007146:	f7ff fe89 	bl	8006e5c <HAL_RCC_GetSysClockFreq>
 800714a:	4601      	mov	r1, r0
 800714c:	4b10      	ldr	r3, [pc, #64]	; (8007190 <HAL_RCC_GetHCLKFreq+0x50>)
 800714e:	699b      	ldr	r3, [r3, #24]
 8007150:	0a1b      	lsrs	r3, r3, #8
 8007152:	f003 030f 	and.w	r3, r3, #15
 8007156:	4a0f      	ldr	r2, [pc, #60]	; (8007194 <HAL_RCC_GetHCLKFreq+0x54>)
 8007158:	5cd3      	ldrb	r3, [r2, r3]
 800715a:	f003 031f 	and.w	r3, r3, #31
 800715e:	fa21 f303 	lsr.w	r3, r1, r3
 8007162:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007164:	4b0a      	ldr	r3, [pc, #40]	; (8007190 <HAL_RCC_GetHCLKFreq+0x50>)
 8007166:	699b      	ldr	r3, [r3, #24]
 8007168:	f003 030f 	and.w	r3, r3, #15
 800716c:	4a09      	ldr	r2, [pc, #36]	; (8007194 <HAL_RCC_GetHCLKFreq+0x54>)
 800716e:	5cd3      	ldrb	r3, [r2, r3]
 8007170:	f003 031f 	and.w	r3, r3, #31
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	fa22 f303 	lsr.w	r3, r2, r3
 800717a:	4a07      	ldr	r2, [pc, #28]	; (8007198 <HAL_RCC_GetHCLKFreq+0x58>)
 800717c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800717e:	4a07      	ldr	r2, [pc, #28]	; (800719c <HAL_RCC_GetHCLKFreq+0x5c>)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007184:	4b04      	ldr	r3, [pc, #16]	; (8007198 <HAL_RCC_GetHCLKFreq+0x58>)
 8007186:	681b      	ldr	r3, [r3, #0]
}
 8007188:	4618      	mov	r0, r3
 800718a:	3708      	adds	r7, #8
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}
 8007190:	58024400 	.word	0x58024400
 8007194:	080270a0 	.word	0x080270a0
 8007198:	24000004 	.word	0x24000004
 800719c:	24000000 	.word	0x24000000

080071a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80071a4:	f7ff ffcc 	bl	8007140 <HAL_RCC_GetHCLKFreq>
 80071a8:	4601      	mov	r1, r0
 80071aa:	4b06      	ldr	r3, [pc, #24]	; (80071c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80071ac:	69db      	ldr	r3, [r3, #28]
 80071ae:	091b      	lsrs	r3, r3, #4
 80071b0:	f003 0307 	and.w	r3, r3, #7
 80071b4:	4a04      	ldr	r2, [pc, #16]	; (80071c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80071b6:	5cd3      	ldrb	r3, [r2, r3]
 80071b8:	f003 031f 	and.w	r3, r3, #31
 80071bc:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	bd80      	pop	{r7, pc}
 80071c4:	58024400 	.word	0x58024400
 80071c8:	080270a0 	.word	0x080270a0

080071cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80071d0:	f7ff ffb6 	bl	8007140 <HAL_RCC_GetHCLKFreq>
 80071d4:	4601      	mov	r1, r0
 80071d6:	4b06      	ldr	r3, [pc, #24]	; (80071f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80071d8:	69db      	ldr	r3, [r3, #28]
 80071da:	0a1b      	lsrs	r3, r3, #8
 80071dc:	f003 0307 	and.w	r3, r3, #7
 80071e0:	4a04      	ldr	r2, [pc, #16]	; (80071f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80071e2:	5cd3      	ldrb	r3, [r2, r3]
 80071e4:	f003 031f 	and.w	r3, r3, #31
 80071e8:	fa21 f303 	lsr.w	r3, r1, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	bd80      	pop	{r7, pc}
 80071f0:	58024400 	.word	0x58024400
 80071f4:	080270a0 	.word	0x080270a0

080071f8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	223f      	movs	r2, #63	; 0x3f
 8007206:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007208:	4b1a      	ldr	r3, [pc, #104]	; (8007274 <HAL_RCC_GetClockConfig+0x7c>)
 800720a:	691b      	ldr	r3, [r3, #16]
 800720c:	f003 0207 	and.w	r2, r3, #7
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8007214:	4b17      	ldr	r3, [pc, #92]	; (8007274 <HAL_RCC_GetClockConfig+0x7c>)
 8007216:	699b      	ldr	r3, [r3, #24]
 8007218:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8007220:	4b14      	ldr	r3, [pc, #80]	; (8007274 <HAL_RCC_GetClockConfig+0x7c>)
 8007222:	699b      	ldr	r3, [r3, #24]
 8007224:	f003 020f 	and.w	r2, r3, #15
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800722c:	4b11      	ldr	r3, [pc, #68]	; (8007274 <HAL_RCC_GetClockConfig+0x7c>)
 800722e:	699b      	ldr	r3, [r3, #24]
 8007230:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8007238:	4b0e      	ldr	r3, [pc, #56]	; (8007274 <HAL_RCC_GetClockConfig+0x7c>)
 800723a:	69db      	ldr	r3, [r3, #28]
 800723c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8007244:	4b0b      	ldr	r3, [pc, #44]	; (8007274 <HAL_RCC_GetClockConfig+0x7c>)
 8007246:	69db      	ldr	r3, [r3, #28]
 8007248:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8007250:	4b08      	ldr	r3, [pc, #32]	; (8007274 <HAL_RCC_GetClockConfig+0x7c>)
 8007252:	6a1b      	ldr	r3, [r3, #32]
 8007254:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800725c:	4b06      	ldr	r3, [pc, #24]	; (8007278 <HAL_RCC_GetClockConfig+0x80>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 020f 	and.w	r2, r3, #15
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	601a      	str	r2, [r3, #0]
}
 8007268:	bf00      	nop
 800726a:	370c      	adds	r7, #12
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr
 8007274:	58024400 	.word	0x58024400
 8007278:	52002000 	.word	0x52002000

0800727c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b086      	sub	sp, #24
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007284:	2300      	movs	r3, #0
 8007286:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007288:	2300      	movs	r3, #0
 800728a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007294:	2b00      	cmp	r3, #0
 8007296:	d03d      	beq.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800729c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072a0:	d013      	beq.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80072a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072a6:	d802      	bhi.n	80072ae <HAL_RCCEx_PeriphCLKConfig+0x32>
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d007      	beq.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0x40>
 80072ac:	e01f      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x72>
 80072ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80072b2:	d013      	beq.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x60>
 80072b4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80072b8:	d01c      	beq.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80072ba:	e018      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072bc:	4baf      	ldr	r3, [pc, #700]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80072be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c0:	4aae      	ldr	r2, [pc, #696]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80072c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80072c6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80072c8:	e015      	b.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	3304      	adds	r3, #4
 80072ce:	2102      	movs	r1, #2
 80072d0:	4618      	mov	r0, r3
 80072d2:	f001 f96f 	bl	80085b4 <RCCEx_PLL2_Config>
 80072d6:	4603      	mov	r3, r0
 80072d8:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80072da:	e00c      	b.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	3324      	adds	r3, #36	; 0x24
 80072e0:	2102      	movs	r1, #2
 80072e2:	4618      	mov	r0, r3
 80072e4:	f001 fa18 	bl	8008718 <RCCEx_PLL3_Config>
 80072e8:	4603      	mov	r3, r0
 80072ea:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80072ec:	e003      	b.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	75fb      	strb	r3, [r7, #23]
      break;
 80072f2:	e000      	b.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80072f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80072f6:	7dfb      	ldrb	r3, [r7, #23]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d109      	bne.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80072fc:	4b9f      	ldr	r3, [pc, #636]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80072fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007300:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007308:	499c      	ldr	r1, [pc, #624]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800730a:	4313      	orrs	r3, r2
 800730c:	650b      	str	r3, [r1, #80]	; 0x50
 800730e:	e001      	b.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007310:	7dfb      	ldrb	r3, [r7, #23]
 8007312:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800731c:	2b00      	cmp	r3, #0
 800731e:	d03d      	beq.n	800739c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007324:	2b04      	cmp	r3, #4
 8007326:	d826      	bhi.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8007328:	a201      	add	r2, pc, #4	; (adr r2, 8007330 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 800732a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800732e:	bf00      	nop
 8007330:	08007345 	.word	0x08007345
 8007334:	08007353 	.word	0x08007353
 8007338:	08007365 	.word	0x08007365
 800733c:	0800737d 	.word	0x0800737d
 8007340:	0800737d 	.word	0x0800737d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007344:	4b8d      	ldr	r3, [pc, #564]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8007346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007348:	4a8c      	ldr	r2, [pc, #560]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800734a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800734e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007350:	e015      	b.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	3304      	adds	r3, #4
 8007356:	2100      	movs	r1, #0
 8007358:	4618      	mov	r0, r3
 800735a:	f001 f92b 	bl	80085b4 <RCCEx_PLL2_Config>
 800735e:	4603      	mov	r3, r0
 8007360:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007362:	e00c      	b.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	3324      	adds	r3, #36	; 0x24
 8007368:	2100      	movs	r1, #0
 800736a:	4618      	mov	r0, r3
 800736c:	f001 f9d4 	bl	8008718 <RCCEx_PLL3_Config>
 8007370:	4603      	mov	r3, r0
 8007372:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007374:	e003      	b.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	75fb      	strb	r3, [r7, #23]
      break;
 800737a:	e000      	b.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 800737c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800737e:	7dfb      	ldrb	r3, [r7, #23]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d109      	bne.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007384:	4b7d      	ldr	r3, [pc, #500]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8007386:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007388:	f023 0207 	bic.w	r2, r3, #7
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007390:	497a      	ldr	r1, [pc, #488]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8007392:	4313      	orrs	r3, r2
 8007394:	650b      	str	r3, [r1, #80]	; 0x50
 8007396:	e001      	b.n	800739c <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007398:	7dfb      	ldrb	r3, [r7, #23]
 800739a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d03e      	beq.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073ac:	2b80      	cmp	r3, #128	; 0x80
 80073ae:	d01c      	beq.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80073b0:	2b80      	cmp	r3, #128	; 0x80
 80073b2:	d804      	bhi.n	80073be <HAL_RCCEx_PeriphCLKConfig+0x142>
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d008      	beq.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80073b8:	2b40      	cmp	r3, #64	; 0x40
 80073ba:	d00d      	beq.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80073bc:	e01e      	b.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x180>
 80073be:	2bc0      	cmp	r3, #192	; 0xc0
 80073c0:	d01f      	beq.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x186>
 80073c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073c6:	d01e      	beq.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80073c8:	e018      	b.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073ca:	4b6c      	ldr	r3, [pc, #432]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80073cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ce:	4a6b      	ldr	r2, [pc, #428]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80073d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80073d4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80073d6:	e017      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	3304      	adds	r3, #4
 80073dc:	2100      	movs	r1, #0
 80073de:	4618      	mov	r0, r3
 80073e0:	f001 f8e8 	bl	80085b4 <RCCEx_PLL2_Config>
 80073e4:	4603      	mov	r3, r0
 80073e6:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80073e8:	e00e      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	3324      	adds	r3, #36	; 0x24
 80073ee:	2100      	movs	r1, #0
 80073f0:	4618      	mov	r0, r3
 80073f2:	f001 f991 	bl	8008718 <RCCEx_PLL3_Config>
 80073f6:	4603      	mov	r3, r0
 80073f8:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80073fa:	e005      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80073fc:	2301      	movs	r3, #1
 80073fe:	75fb      	strb	r3, [r7, #23]
      break;
 8007400:	e002      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8007402:	bf00      	nop
 8007404:	e000      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8007406:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007408:	7dfb      	ldrb	r3, [r7, #23]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d109      	bne.n	8007422 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800740e:	4b5b      	ldr	r3, [pc, #364]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8007410:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007412:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800741a:	4958      	ldr	r1, [pc, #352]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800741c:	4313      	orrs	r3, r2
 800741e:	650b      	str	r3, [r1, #80]	; 0x50
 8007420:	e001      	b.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007422:	7dfb      	ldrb	r3, [r7, #23]
 8007424:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800742e:	2b00      	cmp	r3, #0
 8007430:	d044      	beq.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007438:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800743c:	d01f      	beq.n	800747e <HAL_RCCEx_PeriphCLKConfig+0x202>
 800743e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007442:	d805      	bhi.n	8007450 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8007444:	2b00      	cmp	r3, #0
 8007446:	d00a      	beq.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007448:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800744c:	d00e      	beq.n	800746c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 800744e:	e01f      	b.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x214>
 8007450:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007454:	d01f      	beq.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 8007456:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800745a:	d01e      	beq.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800745c:	e018      	b.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800745e:	4b47      	ldr	r3, [pc, #284]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8007460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007462:	4a46      	ldr	r2, [pc, #280]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8007464:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007468:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800746a:	e017      	b.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	3304      	adds	r3, #4
 8007470:	2100      	movs	r1, #0
 8007472:	4618      	mov	r0, r3
 8007474:	f001 f89e 	bl	80085b4 <RCCEx_PLL2_Config>
 8007478:	4603      	mov	r3, r0
 800747a:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800747c:	e00e      	b.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	3324      	adds	r3, #36	; 0x24
 8007482:	2100      	movs	r1, #0
 8007484:	4618      	mov	r0, r3
 8007486:	f001 f947 	bl	8008718 <RCCEx_PLL3_Config>
 800748a:	4603      	mov	r3, r0
 800748c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800748e:	e005      	b.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007490:	2301      	movs	r3, #1
 8007492:	75fb      	strb	r3, [r7, #23]
      break;
 8007494:	e002      	b.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8007496:	bf00      	nop
 8007498:	e000      	b.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 800749a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800749c:	7dfb      	ldrb	r3, [r7, #23]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d10a      	bne.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80074a2:	4b36      	ldr	r3, [pc, #216]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80074a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074a6:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80074b0:	4932      	ldr	r1, [pc, #200]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80074b2:	4313      	orrs	r3, r2
 80074b4:	658b      	str	r3, [r1, #88]	; 0x58
 80074b6:	e001      	b.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074b8:	7dfb      	ldrb	r3, [r7, #23]
 80074ba:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d044      	beq.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80074ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80074d2:	d01f      	beq.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80074d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80074d8:	d805      	bhi.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d00a      	beq.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x278>
 80074de:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80074e2:	d00e      	beq.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80074e4:	e01f      	b.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 80074e6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80074ea:	d01f      	beq.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80074ec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80074f0:	d01e      	beq.n	8007530 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80074f2:	e018      	b.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074f4:	4b21      	ldr	r3, [pc, #132]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80074f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074f8:	4a20      	ldr	r2, [pc, #128]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80074fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80074fe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007500:	e017      	b.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	3304      	adds	r3, #4
 8007506:	2100      	movs	r1, #0
 8007508:	4618      	mov	r0, r3
 800750a:	f001 f853 	bl	80085b4 <RCCEx_PLL2_Config>
 800750e:	4603      	mov	r3, r0
 8007510:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8007512:	e00e      	b.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	3324      	adds	r3, #36	; 0x24
 8007518:	2100      	movs	r1, #0
 800751a:	4618      	mov	r0, r3
 800751c:	f001 f8fc 	bl	8008718 <RCCEx_PLL3_Config>
 8007520:	4603      	mov	r3, r0
 8007522:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007524:	e005      	b.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007526:	2301      	movs	r3, #1
 8007528:	75fb      	strb	r3, [r7, #23]
      break;
 800752a:	e002      	b.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 800752c:	bf00      	nop
 800752e:	e000      	b.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8007530:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007532:	7dfb      	ldrb	r3, [r7, #23]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d10a      	bne.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007538:	4b10      	ldr	r3, [pc, #64]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800753a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800753c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007546:	490d      	ldr	r1, [pc, #52]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8007548:	4313      	orrs	r3, r2
 800754a:	658b      	str	r3, [r1, #88]	; 0x58
 800754c:	e001      	b.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800754e:	7dfb      	ldrb	r3, [r7, #23]
 8007550:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800755a:	2b00      	cmp	r3, #0
 800755c:	d035      	beq.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007562:	2b10      	cmp	r3, #16
 8007564:	d00c      	beq.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8007566:	2b10      	cmp	r3, #16
 8007568:	d802      	bhi.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 800756a:	2b00      	cmp	r3, #0
 800756c:	d01b      	beq.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 800756e:	e017      	b.n	80075a0 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8007570:	2b20      	cmp	r3, #32
 8007572:	d00c      	beq.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x312>
 8007574:	2b30      	cmp	r3, #48	; 0x30
 8007576:	d018      	beq.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8007578:	e012      	b.n	80075a0 <HAL_RCCEx_PeriphCLKConfig+0x324>
 800757a:	bf00      	nop
 800757c:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007580:	4baf      	ldr	r3, [pc, #700]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007584:	4aae      	ldr	r2, [pc, #696]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007586:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800758a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800758c:	e00e      	b.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	3304      	adds	r3, #4
 8007592:	2102      	movs	r1, #2
 8007594:	4618      	mov	r0, r3
 8007596:	f001 f80d 	bl	80085b4 <RCCEx_PLL2_Config>
 800759a:	4603      	mov	r3, r0
 800759c:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800759e:	e005      	b.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	75fb      	strb	r3, [r7, #23]
      break;
 80075a4:	e002      	b.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 80075a6:	bf00      	nop
 80075a8:	e000      	b.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 80075aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80075ac:	7dfb      	ldrb	r3, [r7, #23]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d109      	bne.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80075b2:	4ba3      	ldr	r3, [pc, #652]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80075b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075b6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075be:	49a0      	ldr	r1, [pc, #640]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80075c0:	4313      	orrs	r3, r2
 80075c2:	64cb      	str	r3, [r1, #76]	; 0x4c
 80075c4:	e001      	b.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075c6:	7dfb      	ldrb	r3, [r7, #23]
 80075c8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d042      	beq.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075de:	d01f      	beq.n	8007620 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80075e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075e4:	d805      	bhi.n	80075f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d00a      	beq.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0x384>
 80075ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075ee:	d00e      	beq.n	800760e <HAL_RCCEx_PeriphCLKConfig+0x392>
 80075f0:	e01f      	b.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 80075f2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80075f6:	d01f      	beq.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80075f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80075fc:	d01e      	beq.n	800763c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80075fe:	e018      	b.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007600:	4b8f      	ldr	r3, [pc, #572]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007604:	4a8e      	ldr	r2, [pc, #568]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007606:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800760a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800760c:	e017      	b.n	800763e <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	3304      	adds	r3, #4
 8007612:	2100      	movs	r1, #0
 8007614:	4618      	mov	r0, r3
 8007616:	f000 ffcd 	bl	80085b4 <RCCEx_PLL2_Config>
 800761a:	4603      	mov	r3, r0
 800761c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800761e:	e00e      	b.n	800763e <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	3324      	adds	r3, #36	; 0x24
 8007624:	2100      	movs	r1, #0
 8007626:	4618      	mov	r0, r3
 8007628:	f001 f876 	bl	8008718 <RCCEx_PLL3_Config>
 800762c:	4603      	mov	r3, r0
 800762e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007630:	e005      	b.n	800763e <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007632:	2301      	movs	r3, #1
 8007634:	75fb      	strb	r3, [r7, #23]
      break;
 8007636:	e002      	b.n	800763e <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8007638:	bf00      	nop
 800763a:	e000      	b.n	800763e <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 800763c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800763e:	7dfb      	ldrb	r3, [r7, #23]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d109      	bne.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007644:	4b7e      	ldr	r3, [pc, #504]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007646:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007648:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007650:	497b      	ldr	r1, [pc, #492]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007652:	4313      	orrs	r3, r2
 8007654:	650b      	str	r3, [r1, #80]	; 0x50
 8007656:	e001      	b.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007658:	7dfb      	ldrb	r3, [r7, #23]
 800765a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007664:	2b00      	cmp	r3, #0
 8007666:	d042      	beq.n	80076ee <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800766c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007670:	d01b      	beq.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8007672:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007676:	d805      	bhi.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8007678:	2b00      	cmp	r3, #0
 800767a:	d022      	beq.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x446>
 800767c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007680:	d00a      	beq.n	8007698 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8007682:	e01b      	b.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x440>
 8007684:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007688:	d01d      	beq.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
 800768a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800768e:	d01c      	beq.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8007690:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007694:	d01b      	beq.n	80076ce <HAL_RCCEx_PeriphCLKConfig+0x452>
 8007696:	e011      	b.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	3304      	adds	r3, #4
 800769c:	2101      	movs	r1, #1
 800769e:	4618      	mov	r0, r3
 80076a0:	f000 ff88 	bl	80085b4 <RCCEx_PLL2_Config>
 80076a4:	4603      	mov	r3, r0
 80076a6:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80076a8:	e012      	b.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	3324      	adds	r3, #36	; 0x24
 80076ae:	2101      	movs	r1, #1
 80076b0:	4618      	mov	r0, r3
 80076b2:	f001 f831 	bl	8008718 <RCCEx_PLL3_Config>
 80076b6:	4603      	mov	r3, r0
 80076b8:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80076ba:	e009      	b.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	75fb      	strb	r3, [r7, #23]
      break;
 80076c0:	e006      	b.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80076c2:	bf00      	nop
 80076c4:	e004      	b.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80076c6:	bf00      	nop
 80076c8:	e002      	b.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80076ca:	bf00      	nop
 80076cc:	e000      	b.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80076ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 80076d0:	7dfb      	ldrb	r3, [r7, #23]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d109      	bne.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80076d6:	4b5a      	ldr	r3, [pc, #360]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80076d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076da:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076e2:	4957      	ldr	r1, [pc, #348]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80076e4:	4313      	orrs	r3, r2
 80076e6:	650b      	str	r3, [r1, #80]	; 0x50
 80076e8:	e001      	b.n	80076ee <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076ea:	7dfb      	ldrb	r3, [r7, #23]
 80076ec:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d044      	beq.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007700:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007704:	d01b      	beq.n	800773e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8007706:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800770a:	d805      	bhi.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 800770c:	2b00      	cmp	r3, #0
 800770e:	d022      	beq.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8007710:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007714:	d00a      	beq.n	800772c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8007716:	e01b      	b.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 8007718:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800771c:	d01d      	beq.n	800775a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800771e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007722:	d01c      	beq.n	800775e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 8007724:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007728:	d01b      	beq.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800772a:	e011      	b.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	3304      	adds	r3, #4
 8007730:	2101      	movs	r1, #1
 8007732:	4618      	mov	r0, r3
 8007734:	f000 ff3e 	bl	80085b4 <RCCEx_PLL2_Config>
 8007738:	4603      	mov	r3, r0
 800773a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800773c:	e012      	b.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	3324      	adds	r3, #36	; 0x24
 8007742:	2101      	movs	r1, #1
 8007744:	4618      	mov	r0, r3
 8007746:	f000 ffe7 	bl	8008718 <RCCEx_PLL3_Config>
 800774a:	4603      	mov	r3, r0
 800774c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800774e:	e009      	b.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	75fb      	strb	r3, [r7, #23]
      break;
 8007754:	e006      	b.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8007756:	bf00      	nop
 8007758:	e004      	b.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800775a:	bf00      	nop
 800775c:	e002      	b.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800775e:	bf00      	nop
 8007760:	e000      	b.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8007762:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007764:	7dfb      	ldrb	r3, [r7, #23]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d10a      	bne.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800776a:	4b35      	ldr	r3, [pc, #212]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800776c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800776e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007778:	4931      	ldr	r1, [pc, #196]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800777a:	4313      	orrs	r3, r2
 800777c:	658b      	str	r3, [r1, #88]	; 0x58
 800777e:	e001      	b.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007780:	7dfb      	ldrb	r3, [r7, #23]
 8007782:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800778c:	2b00      	cmp	r3, #0
 800778e:	d02d      	beq.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007794:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007798:	d005      	beq.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800779a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800779e:	d009      	beq.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0x538>
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d013      	beq.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x550>
 80077a4:	e00f      	b.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077a6:	4b26      	ldr	r3, [pc, #152]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80077a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077aa:	4a25      	ldr	r2, [pc, #148]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80077ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077b0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80077b2:	e00c      	b.n	80077ce <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	3304      	adds	r3, #4
 80077b8:	2101      	movs	r1, #1
 80077ba:	4618      	mov	r0, r3
 80077bc:	f000 fefa 	bl	80085b4 <RCCEx_PLL2_Config>
 80077c0:	4603      	mov	r3, r0
 80077c2:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80077c4:	e003      	b.n	80077ce <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80077c6:	2301      	movs	r3, #1
 80077c8:	75fb      	strb	r3, [r7, #23]
      break;
 80077ca:	e000      	b.n	80077ce <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 80077cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80077ce:	7dfb      	ldrb	r3, [r7, #23]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d109      	bne.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80077d4:	4b1a      	ldr	r3, [pc, #104]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80077d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077d8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077e0:	4917      	ldr	r1, [pc, #92]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80077e2:	4313      	orrs	r3, r2
 80077e4:	650b      	str	r3, [r1, #80]	; 0x50
 80077e6:	e001      	b.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077e8:	7dfb      	ldrb	r3, [r7, #23]
 80077ea:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d035      	beq.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077fc:	2b03      	cmp	r3, #3
 80077fe:	d81b      	bhi.n	8007838 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8007800:	a201      	add	r2, pc, #4	; (adr r2, 8007808 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 8007802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007806:	bf00      	nop
 8007808:	08007845 	.word	0x08007845
 800780c:	08007819 	.word	0x08007819
 8007810:	08007827 	.word	0x08007827
 8007814:	08007845 	.word	0x08007845
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007818:	4b09      	ldr	r3, [pc, #36]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800781a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800781c:	4a08      	ldr	r2, [pc, #32]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800781e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007822:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007824:	e00f      	b.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	3304      	adds	r3, #4
 800782a:	2102      	movs	r1, #2
 800782c:	4618      	mov	r0, r3
 800782e:	f000 fec1 	bl	80085b4 <RCCEx_PLL2_Config>
 8007832:	4603      	mov	r3, r0
 8007834:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007836:	e006      	b.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007838:	2301      	movs	r3, #1
 800783a:	75fb      	strb	r3, [r7, #23]
      break;
 800783c:	e003      	b.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 800783e:	bf00      	nop
 8007840:	58024400 	.word	0x58024400
      break;
 8007844:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007846:	7dfb      	ldrb	r3, [r7, #23]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d109      	bne.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800784c:	4bba      	ldr	r3, [pc, #744]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800784e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007850:	f023 0203 	bic.w	r2, r3, #3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007858:	49b7      	ldr	r1, [pc, #732]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800785a:	4313      	orrs	r3, r2
 800785c:	64cb      	str	r3, [r1, #76]	; 0x4c
 800785e:	e001      	b.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007860:	7dfb      	ldrb	r3, [r7, #23]
 8007862:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800786c:	2b00      	cmp	r3, #0
 800786e:	f000 8086 	beq.w	800797e <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007872:	4bb2      	ldr	r3, [pc, #712]	; (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4ab1      	ldr	r2, [pc, #708]	; (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8007878:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800787c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800787e:	f7fa fb85 	bl	8001f8c <HAL_GetTick>
 8007882:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007884:	e009      	b.n	800789a <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007886:	f7fa fb81 	bl	8001f8c <HAL_GetTick>
 800788a:	4602      	mov	r2, r0
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	1ad3      	subs	r3, r2, r3
 8007890:	2b64      	cmp	r3, #100	; 0x64
 8007892:	d902      	bls.n	800789a <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 8007894:	2303      	movs	r3, #3
 8007896:	75fb      	strb	r3, [r7, #23]
        break;
 8007898:	e005      	b.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800789a:	4ba8      	ldr	r3, [pc, #672]	; (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d0ef      	beq.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 80078a6:	7dfb      	ldrb	r3, [r7, #23]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d166      	bne.n	800797a <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80078ac:	4ba2      	ldr	r3, [pc, #648]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80078ae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80078b6:	4053      	eors	r3, r2
 80078b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d013      	beq.n	80078e8 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80078c0:	4b9d      	ldr	r3, [pc, #628]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80078c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078c8:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80078ca:	4b9b      	ldr	r3, [pc, #620]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80078cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078ce:	4a9a      	ldr	r2, [pc, #616]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80078d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078d4:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80078d6:	4b98      	ldr	r3, [pc, #608]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80078d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078da:	4a97      	ldr	r2, [pc, #604]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80078dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078e0:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80078e2:	4a95      	ldr	r2, [pc, #596]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80078ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078f2:	d115      	bne.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078f4:	f7fa fb4a 	bl	8001f8c <HAL_GetTick>
 80078f8:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80078fa:	e00b      	b.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078fc:	f7fa fb46 	bl	8001f8c <HAL_GetTick>
 8007900:	4602      	mov	r2, r0
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	1ad3      	subs	r3, r2, r3
 8007906:	f241 3288 	movw	r2, #5000	; 0x1388
 800790a:	4293      	cmp	r3, r2
 800790c:	d902      	bls.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 800790e:	2303      	movs	r3, #3
 8007910:	75fb      	strb	r3, [r7, #23]
            break;
 8007912:	e005      	b.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007914:	4b88      	ldr	r3, [pc, #544]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007916:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007918:	f003 0302 	and.w	r3, r3, #2
 800791c:	2b00      	cmp	r3, #0
 800791e:	d0ed      	beq.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 8007920:	7dfb      	ldrb	r3, [r7, #23]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d126      	bne.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800792c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007930:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007934:	d10d      	bne.n	8007952 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8007936:	4b80      	ldr	r3, [pc, #512]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007944:	0919      	lsrs	r1, r3, #4
 8007946:	4b7e      	ldr	r3, [pc, #504]	; (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8007948:	400b      	ands	r3, r1
 800794a:	497b      	ldr	r1, [pc, #492]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800794c:	4313      	orrs	r3, r2
 800794e:	610b      	str	r3, [r1, #16]
 8007950:	e005      	b.n	800795e <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8007952:	4b79      	ldr	r3, [pc, #484]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007954:	691b      	ldr	r3, [r3, #16]
 8007956:	4a78      	ldr	r2, [pc, #480]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007958:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800795c:	6113      	str	r3, [r2, #16]
 800795e:	4b76      	ldr	r3, [pc, #472]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007960:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007968:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800796c:	4972      	ldr	r1, [pc, #456]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800796e:	4313      	orrs	r3, r2
 8007970:	670b      	str	r3, [r1, #112]	; 0x70
 8007972:	e004      	b.n	800797e <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007974:	7dfb      	ldrb	r3, [r7, #23]
 8007976:	75bb      	strb	r3, [r7, #22]
 8007978:	e001      	b.n	800797e <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800797a:	7dfb      	ldrb	r3, [r7, #23]
 800797c:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f003 0301 	and.w	r3, r3, #1
 8007986:	2b00      	cmp	r3, #0
 8007988:	d07d      	beq.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800798e:	2b28      	cmp	r3, #40	; 0x28
 8007990:	d866      	bhi.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8007992:	a201      	add	r2, pc, #4	; (adr r2, 8007998 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8007994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007998:	08007a67 	.word	0x08007a67
 800799c:	08007a61 	.word	0x08007a61
 80079a0:	08007a61 	.word	0x08007a61
 80079a4:	08007a61 	.word	0x08007a61
 80079a8:	08007a61 	.word	0x08007a61
 80079ac:	08007a61 	.word	0x08007a61
 80079b0:	08007a61 	.word	0x08007a61
 80079b4:	08007a61 	.word	0x08007a61
 80079b8:	08007a3d 	.word	0x08007a3d
 80079bc:	08007a61 	.word	0x08007a61
 80079c0:	08007a61 	.word	0x08007a61
 80079c4:	08007a61 	.word	0x08007a61
 80079c8:	08007a61 	.word	0x08007a61
 80079cc:	08007a61 	.word	0x08007a61
 80079d0:	08007a61 	.word	0x08007a61
 80079d4:	08007a61 	.word	0x08007a61
 80079d8:	08007a4f 	.word	0x08007a4f
 80079dc:	08007a61 	.word	0x08007a61
 80079e0:	08007a61 	.word	0x08007a61
 80079e4:	08007a61 	.word	0x08007a61
 80079e8:	08007a61 	.word	0x08007a61
 80079ec:	08007a61 	.word	0x08007a61
 80079f0:	08007a61 	.word	0x08007a61
 80079f4:	08007a61 	.word	0x08007a61
 80079f8:	08007a67 	.word	0x08007a67
 80079fc:	08007a61 	.word	0x08007a61
 8007a00:	08007a61 	.word	0x08007a61
 8007a04:	08007a61 	.word	0x08007a61
 8007a08:	08007a61 	.word	0x08007a61
 8007a0c:	08007a61 	.word	0x08007a61
 8007a10:	08007a61 	.word	0x08007a61
 8007a14:	08007a61 	.word	0x08007a61
 8007a18:	08007a67 	.word	0x08007a67
 8007a1c:	08007a61 	.word	0x08007a61
 8007a20:	08007a61 	.word	0x08007a61
 8007a24:	08007a61 	.word	0x08007a61
 8007a28:	08007a61 	.word	0x08007a61
 8007a2c:	08007a61 	.word	0x08007a61
 8007a30:	08007a61 	.word	0x08007a61
 8007a34:	08007a61 	.word	0x08007a61
 8007a38:	08007a67 	.word	0x08007a67
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	3304      	adds	r3, #4
 8007a40:	2101      	movs	r1, #1
 8007a42:	4618      	mov	r0, r3
 8007a44:	f000 fdb6 	bl	80085b4 <RCCEx_PLL2_Config>
 8007a48:	4603      	mov	r3, r0
 8007a4a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007a4c:	e00c      	b.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	3324      	adds	r3, #36	; 0x24
 8007a52:	2101      	movs	r1, #1
 8007a54:	4618      	mov	r0, r3
 8007a56:	f000 fe5f 	bl	8008718 <RCCEx_PLL3_Config>
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007a5e:	e003      	b.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007a60:	2301      	movs	r3, #1
 8007a62:	75fb      	strb	r3, [r7, #23]
      break;
 8007a64:	e000      	b.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 8007a66:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007a68:	7dfb      	ldrb	r3, [r7, #23]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d109      	bne.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007a6e:	4b32      	ldr	r3, [pc, #200]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a72:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007a7a:	492f      	ldr	r1, [pc, #188]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	654b      	str	r3, [r1, #84]	; 0x54
 8007a80:	e001      	b.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a82:	7dfb      	ldrb	r3, [r7, #23]
 8007a84:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f003 0302 	and.w	r3, r3, #2
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d037      	beq.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a96:	2b05      	cmp	r3, #5
 8007a98:	d820      	bhi.n	8007adc <HAL_RCCEx_PeriphCLKConfig+0x860>
 8007a9a:	a201      	add	r2, pc, #4	; (adr r2, 8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8007a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa0:	08007ae3 	.word	0x08007ae3
 8007aa4:	08007ab9 	.word	0x08007ab9
 8007aa8:	08007acb 	.word	0x08007acb
 8007aac:	08007ae3 	.word	0x08007ae3
 8007ab0:	08007ae3 	.word	0x08007ae3
 8007ab4:	08007ae3 	.word	0x08007ae3
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	3304      	adds	r3, #4
 8007abc:	2101      	movs	r1, #1
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f000 fd78 	bl	80085b4 <RCCEx_PLL2_Config>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007ac8:	e00c      	b.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	3324      	adds	r3, #36	; 0x24
 8007ace:	2101      	movs	r1, #1
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f000 fe21 	bl	8008718 <RCCEx_PLL3_Config>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007ada:	e003      	b.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007adc:	2301      	movs	r3, #1
 8007ade:	75fb      	strb	r3, [r7, #23]
      break;
 8007ae0:	e000      	b.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 8007ae2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ae4:	7dfb      	ldrb	r3, [r7, #23]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d109      	bne.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007aea:	4b13      	ldr	r3, [pc, #76]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007aec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aee:	f023 0207 	bic.w	r2, r3, #7
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007af6:	4910      	ldr	r1, [pc, #64]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007af8:	4313      	orrs	r3, r2
 8007afa:	654b      	str	r3, [r1, #84]	; 0x54
 8007afc:	e001      	b.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007afe:	7dfb      	ldrb	r3, [r7, #23]
 8007b00:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f003 0304 	and.w	r3, r3, #4
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d040      	beq.n	8007b90 <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b14:	2b05      	cmp	r3, #5
 8007b16:	d827      	bhi.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8007b18:	a201      	add	r2, pc, #4	; (adr r2, 8007b20 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8007b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b1e:	bf00      	nop
 8007b20:	08007b6f 	.word	0x08007b6f
 8007b24:	08007b45 	.word	0x08007b45
 8007b28:	08007b57 	.word	0x08007b57
 8007b2c:	08007b6f 	.word	0x08007b6f
 8007b30:	08007b6f 	.word	0x08007b6f
 8007b34:	08007b6f 	.word	0x08007b6f
 8007b38:	58024400 	.word	0x58024400
 8007b3c:	58024800 	.word	0x58024800
 8007b40:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	3304      	adds	r3, #4
 8007b48:	2101      	movs	r1, #1
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f000 fd32 	bl	80085b4 <RCCEx_PLL2_Config>
 8007b50:	4603      	mov	r3, r0
 8007b52:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007b54:	e00c      	b.n	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	3324      	adds	r3, #36	; 0x24
 8007b5a:	2101      	movs	r1, #1
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f000 fddb 	bl	8008718 <RCCEx_PLL3_Config>
 8007b62:	4603      	mov	r3, r0
 8007b64:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007b66:	e003      	b.n	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	75fb      	strb	r3, [r7, #23]
      break;
 8007b6c:	e000      	b.n	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 8007b6e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b70:	7dfb      	ldrb	r3, [r7, #23]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d10a      	bne.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007b76:	4bb2      	ldr	r3, [pc, #712]	; (8007e40 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007b78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b7a:	f023 0207 	bic.w	r2, r3, #7
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b84:	49ae      	ldr	r1, [pc, #696]	; (8007e40 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007b86:	4313      	orrs	r3, r2
 8007b88:	658b      	str	r3, [r1, #88]	; 0x58
 8007b8a:	e001      	b.n	8007b90 <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b8c:	7dfb      	ldrb	r3, [r7, #23]
 8007b8e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f003 0320 	and.w	r3, r3, #32
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d044      	beq.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ba2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ba6:	d01b      	beq.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x964>
 8007ba8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007bac:	d805      	bhi.n	8007bba <HAL_RCCEx_PeriphCLKConfig+0x93e>
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d022      	beq.n	8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 8007bb2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007bb6:	d00a      	beq.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x952>
 8007bb8:	e01b      	b.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8007bba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bbe:	d01d      	beq.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x980>
 8007bc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007bc4:	d01c      	beq.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8007bc6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007bca:	d01b      	beq.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8007bcc:	e011      	b.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	3304      	adds	r3, #4
 8007bd2:	2100      	movs	r1, #0
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f000 fced 	bl	80085b4 <RCCEx_PLL2_Config>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007bde:	e012      	b.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	3324      	adds	r3, #36	; 0x24
 8007be4:	2102      	movs	r1, #2
 8007be6:	4618      	mov	r0, r3
 8007be8:	f000 fd96 	bl	8008718 <RCCEx_PLL3_Config>
 8007bec:	4603      	mov	r3, r0
 8007bee:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007bf0:	e009      	b.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	75fb      	strb	r3, [r7, #23]
      break;
 8007bf6:	e006      	b.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8007bf8:	bf00      	nop
 8007bfa:	e004      	b.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8007bfc:	bf00      	nop
 8007bfe:	e002      	b.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8007c00:	bf00      	nop
 8007c02:	e000      	b.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8007c04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007c06:	7dfb      	ldrb	r3, [r7, #23]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d10a      	bne.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007c0c:	4b8c      	ldr	r3, [pc, #560]	; (8007e40 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007c0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c10:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c1a:	4989      	ldr	r1, [pc, #548]	; (8007e40 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	654b      	str	r3, [r1, #84]	; 0x54
 8007c20:	e001      	b.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c22:	7dfb      	ldrb	r3, [r7, #23]
 8007c24:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d044      	beq.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007c38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c3c:	d01b      	beq.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 8007c3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c42:	d805      	bhi.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d022      	beq.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8007c48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c4c:	d00a      	beq.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8007c4e:	e01b      	b.n	8007c88 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 8007c50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c54:	d01d      	beq.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8007c56:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007c5a:	d01c      	beq.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8007c5c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007c60:	d01b      	beq.n	8007c9a <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 8007c62:	e011      	b.n	8007c88 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	3304      	adds	r3, #4
 8007c68:	2100      	movs	r1, #0
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f000 fca2 	bl	80085b4 <RCCEx_PLL2_Config>
 8007c70:	4603      	mov	r3, r0
 8007c72:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007c74:	e012      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	3324      	adds	r3, #36	; 0x24
 8007c7a:	2102      	movs	r1, #2
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	f000 fd4b 	bl	8008718 <RCCEx_PLL3_Config>
 8007c82:	4603      	mov	r3, r0
 8007c84:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007c86:	e009      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	75fb      	strb	r3, [r7, #23]
      break;
 8007c8c:	e006      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8007c8e:	bf00      	nop
 8007c90:	e004      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8007c92:	bf00      	nop
 8007c94:	e002      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8007c96:	bf00      	nop
 8007c98:	e000      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8007c9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007c9c:	7dfb      	ldrb	r3, [r7, #23]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d10a      	bne.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007ca2:	4b67      	ldr	r3, [pc, #412]	; (8007e40 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ca6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007cb0:	4963      	ldr	r1, [pc, #396]	; (8007e40 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	658b      	str	r3, [r1, #88]	; 0x58
 8007cb6:	e001      	b.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cb8:	7dfb      	ldrb	r3, [r7, #23]
 8007cba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d044      	beq.n	8007d52 <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007cce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007cd2:	d01b      	beq.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0xa90>
 8007cd4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007cd8:	d805      	bhi.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d022      	beq.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8007cde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ce2:	d00a      	beq.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8007ce4:	e01b      	b.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 8007ce6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007cea:	d01d      	beq.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8007cec:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007cf0:	d01c      	beq.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0xab0>
 8007cf2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007cf6:	d01b      	beq.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8007cf8:	e011      	b.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	3304      	adds	r3, #4
 8007cfe:	2100      	movs	r1, #0
 8007d00:	4618      	mov	r0, r3
 8007d02:	f000 fc57 	bl	80085b4 <RCCEx_PLL2_Config>
 8007d06:	4603      	mov	r3, r0
 8007d08:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007d0a:	e012      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	3324      	adds	r3, #36	; 0x24
 8007d10:	2102      	movs	r1, #2
 8007d12:	4618      	mov	r0, r3
 8007d14:	f000 fd00 	bl	8008718 <RCCEx_PLL3_Config>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007d1c:	e009      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	75fb      	strb	r3, [r7, #23]
      break;
 8007d22:	e006      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8007d24:	bf00      	nop
 8007d26:	e004      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8007d28:	bf00      	nop
 8007d2a:	e002      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8007d2c:	bf00      	nop
 8007d2e:	e000      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8007d30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d32:	7dfb      	ldrb	r3, [r7, #23]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d10a      	bne.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007d38:	4b41      	ldr	r3, [pc, #260]	; (8007e40 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007d3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d3c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007d46:	493e      	ldr	r1, [pc, #248]	; (8007e40 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	658b      	str	r3, [r1, #88]	; 0x58
 8007d4c:	e001      	b.n	8007d52 <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d4e:	7dfb      	ldrb	r3, [r7, #23]
 8007d50:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f003 0308 	and.w	r3, r3, #8
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d01a      	beq.n	8007d94 <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d68:	d10a      	bne.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	3324      	adds	r3, #36	; 0x24
 8007d6e:	2102      	movs	r1, #2
 8007d70:	4618      	mov	r0, r3
 8007d72:	f000 fcd1 	bl	8008718 <RCCEx_PLL3_Config>
 8007d76:	4603      	mov	r3, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d001      	beq.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007d80:	4b2f      	ldr	r3, [pc, #188]	; (8007e40 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007d82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d84:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d8e:	492c      	ldr	r1, [pc, #176]	; (8007e40 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007d90:	4313      	orrs	r3, r2
 8007d92:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f003 0310 	and.w	r3, r3, #16
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d01a      	beq.n	8007dd6 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007da6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007daa:	d10a      	bne.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	3324      	adds	r3, #36	; 0x24
 8007db0:	2102      	movs	r1, #2
 8007db2:	4618      	mov	r0, r3
 8007db4:	f000 fcb0 	bl	8008718 <RCCEx_PLL3_Config>
 8007db8:	4603      	mov	r3, r0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d001      	beq.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007dc2:	4b1f      	ldr	r3, [pc, #124]	; (8007e40 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dc6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007dd0:	491b      	ldr	r1, [pc, #108]	; (8007e40 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007dd2:	4313      	orrs	r3, r2
 8007dd4:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d032      	beq.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007de8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007dec:	d00d      	beq.n	8007e0a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 8007dee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007df2:	d016      	beq.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0xba6>
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d111      	bne.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	3304      	adds	r3, #4
 8007dfc:	2100      	movs	r1, #0
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f000 fbd8 	bl	80085b4 <RCCEx_PLL2_Config>
 8007e04:	4603      	mov	r3, r0
 8007e06:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007e08:	e00c      	b.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	3324      	adds	r3, #36	; 0x24
 8007e0e:	2102      	movs	r1, #2
 8007e10:	4618      	mov	r0, r3
 8007e12:	f000 fc81 	bl	8008718 <RCCEx_PLL3_Config>
 8007e16:	4603      	mov	r3, r0
 8007e18:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007e1a:	e003      	b.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	75fb      	strb	r3, [r7, #23]
      break;
 8007e20:	e000      	b.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 8007e22:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e24:	7dfb      	ldrb	r3, [r7, #23]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d10c      	bne.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007e2a:	4b05      	ldr	r3, [pc, #20]	; (8007e40 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e2e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007e38:	4901      	ldr	r1, [pc, #4]	; (8007e40 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	658b      	str	r3, [r1, #88]	; 0x58
 8007e3e:	e003      	b.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 8007e40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e44:	7dfb      	ldrb	r3, [r7, #23]
 8007e46:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d02f      	beq.n	8007eb4 <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e5a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007e5e:	d00c      	beq.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8007e60:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007e64:	d015      	beq.n	8007e92 <HAL_RCCEx_PeriphCLKConfig+0xc16>
 8007e66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e6a:	d10f      	bne.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e6c:	4b79      	ldr	r3, [pc, #484]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e70:	4a78      	ldr	r2, [pc, #480]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007e72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007e76:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8007e78:	e00c      	b.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	3324      	adds	r3, #36	; 0x24
 8007e7e:	2101      	movs	r1, #1
 8007e80:	4618      	mov	r0, r3
 8007e82:	f000 fc49 	bl	8008718 <RCCEx_PLL3_Config>
 8007e86:	4603      	mov	r3, r0
 8007e88:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8007e8a:	e003      	b.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	75fb      	strb	r3, [r7, #23]
      break;
 8007e90:	e000      	b.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 8007e92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e94:	7dfb      	ldrb	r3, [r7, #23]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d10a      	bne.n	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007e9a:	4b6e      	ldr	r3, [pc, #440]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007e9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e9e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ea8:	496a      	ldr	r1, [pc, #424]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	654b      	str	r3, [r1, #84]	; 0x54
 8007eae:	e001      	b.n	8007eb4 <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007eb0:	7dfb      	ldrb	r3, [r7, #23]
 8007eb2:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d029      	beq.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d003      	beq.n	8007ed0 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8007ec8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ecc:	d007      	beq.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0xc62>
 8007ece:	e00f      	b.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ed0:	4b60      	ldr	r3, [pc, #384]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ed4:	4a5f      	ldr	r2, [pc, #380]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007ed6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007eda:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007edc:	e00b      	b.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	3304      	adds	r3, #4
 8007ee2:	2102      	movs	r1, #2
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	f000 fb65 	bl	80085b4 <RCCEx_PLL2_Config>
 8007eea:	4603      	mov	r3, r0
 8007eec:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007eee:	e002      	b.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	75fb      	strb	r3, [r7, #23]
      break;
 8007ef4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ef6:	7dfb      	ldrb	r3, [r7, #23]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d109      	bne.n	8007f10 <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007efc:	4b55      	ldr	r3, [pc, #340]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007efe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f00:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f08:	4952      	ldr	r1, [pc, #328]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007f0a:	4313      	orrs	r3, r2
 8007f0c:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007f0e:	e001      	b.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f10:	7dfb      	ldrb	r3, [r7, #23]
 8007f12:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d00a      	beq.n	8007f36 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	3324      	adds	r3, #36	; 0x24
 8007f24:	2102      	movs	r1, #2
 8007f26:	4618      	mov	r0, r3
 8007f28:	f000 fbf6 	bl	8008718 <RCCEx_PLL3_Config>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d001      	beq.n	8007f36 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d02f      	beq.n	8007fa2 <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f4a:	d00c      	beq.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007f4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f50:	d802      	bhi.n	8007f58 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d011      	beq.n	8007f7a <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 8007f56:	e00d      	b.n	8007f74 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 8007f58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f5c:	d00f      	beq.n	8007f7e <HAL_RCCEx_PeriphCLKConfig+0xd02>
 8007f5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007f62:	d00e      	beq.n	8007f82 <HAL_RCCEx_PeriphCLKConfig+0xd06>
 8007f64:	e006      	b.n	8007f74 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f66:	4b3b      	ldr	r3, [pc, #236]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f6a:	4a3a      	ldr	r2, [pc, #232]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007f6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007f70:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8007f72:	e007      	b.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007f74:	2301      	movs	r3, #1
 8007f76:	75fb      	strb	r3, [r7, #23]
      break;
 8007f78:	e004      	b.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8007f7a:	bf00      	nop
 8007f7c:	e002      	b.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8007f7e:	bf00      	nop
 8007f80:	e000      	b.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8007f82:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f84:	7dfb      	ldrb	r3, [r7, #23]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d109      	bne.n	8007f9e <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007f8a:	4b32      	ldr	r3, [pc, #200]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f8e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f96:	492f      	ldr	r1, [pc, #188]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	654b      	str	r3, [r1, #84]	; 0x54
 8007f9c:	e001      	b.n	8007fa2 <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f9e:	7dfb      	ldrb	r3, [r7, #23]
 8007fa0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d008      	beq.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007fae:	4b29      	ldr	r3, [pc, #164]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007fb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fb2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fba:	4926      	ldr	r1, [pc, #152]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d009      	beq.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007fcc:	4b21      	ldr	r3, [pc, #132]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007fce:	691b      	ldr	r3, [r3, #16]
 8007fd0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007fda:	491e      	ldr	r1, [pc, #120]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d008      	beq.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0xd82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007fec:	4b19      	ldr	r3, [pc, #100]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007fee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ff0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ff8:	4916      	ldr	r1, [pc, #88]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008006:	2b00      	cmp	r3, #0
 8008008:	d00d      	beq.n	8008026 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800800a:	4b12      	ldr	r3, [pc, #72]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800800c:	691b      	ldr	r3, [r3, #16]
 800800e:	4a11      	ldr	r2, [pc, #68]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8008010:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008014:	6113      	str	r3, [r2, #16]
 8008016:	4b0f      	ldr	r3, [pc, #60]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8008018:	691a      	ldr	r2, [r3, #16]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8008020:	490c      	ldr	r1, [pc, #48]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8008022:	4313      	orrs	r3, r2
 8008024:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	2b00      	cmp	r3, #0
 800802c:	da08      	bge.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0xdc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800802e:	4b09      	ldr	r3, [pc, #36]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8008030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008032:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800803a:	4906      	ldr	r1, [pc, #24]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800803c:	4313      	orrs	r3, r2
 800803e:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8008040:	7dbb      	ldrb	r3, [r7, #22]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d101      	bne.n	800804a <HAL_RCCEx_PeriphCLKConfig+0xdce>
  {
    return HAL_OK;
 8008046:	2300      	movs	r3, #0
 8008048:	e000      	b.n	800804c <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  }
  return HAL_ERROR;
 800804a:	2301      	movs	r3, #1
}
 800804c:	4618      	mov	r0, r3
 800804e:	3718      	adds	r7, #24
 8008050:	46bd      	mov	sp, r7
 8008052:	bd80      	pop	{r7, pc}
 8008054:	58024400 	.word	0x58024400

08008058 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800805c:	f7ff f870 	bl	8007140 <HAL_RCC_GetHCLKFreq>
 8008060:	4601      	mov	r1, r0
 8008062:	4b06      	ldr	r3, [pc, #24]	; (800807c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008064:	6a1b      	ldr	r3, [r3, #32]
 8008066:	091b      	lsrs	r3, r3, #4
 8008068:	f003 0307 	and.w	r3, r3, #7
 800806c:	4a04      	ldr	r2, [pc, #16]	; (8008080 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800806e:	5cd3      	ldrb	r3, [r2, r3]
 8008070:	f003 031f 	and.w	r3, r3, #31
 8008074:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008078:	4618      	mov	r0, r3
 800807a:	bd80      	pop	{r7, pc}
 800807c:	58024400 	.word	0x58024400
 8008080:	080270a0 	.word	0x080270a0

08008084 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8008084:	b480      	push	{r7}
 8008086:	b089      	sub	sp, #36	; 0x24
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800808c:	4b9d      	ldr	r3, [pc, #628]	; (8008304 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800808e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008090:	f003 0303 	and.w	r3, r3, #3
 8008094:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8008096:	4b9b      	ldr	r3, [pc, #620]	; (8008304 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8008098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800809a:	0b1b      	lsrs	r3, r3, #12
 800809c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80080a0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80080a2:	4b98      	ldr	r3, [pc, #608]	; (8008304 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80080a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080a6:	091b      	lsrs	r3, r3, #4
 80080a8:	f003 0301 	and.w	r3, r3, #1
 80080ac:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80080ae:	4b95      	ldr	r3, [pc, #596]	; (8008304 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80080b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080b2:	08db      	lsrs	r3, r3, #3
 80080b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80080b8:	693a      	ldr	r2, [r7, #16]
 80080ba:	fb02 f303 	mul.w	r3, r2, r3
 80080be:	ee07 3a90 	vmov	s15, r3
 80080c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080c6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	f000 810a 	beq.w	80082e6 <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 80080d2:	69bb      	ldr	r3, [r7, #24]
 80080d4:	2b01      	cmp	r3, #1
 80080d6:	d05a      	beq.n	800818e <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 80080d8:	2b01      	cmp	r3, #1
 80080da:	d302      	bcc.n	80080e2 <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 80080dc:	2b02      	cmp	r3, #2
 80080de:	d078      	beq.n	80081d2 <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 80080e0:	e099      	b.n	8008216 <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80080e2:	4b88      	ldr	r3, [pc, #544]	; (8008304 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f003 0320 	and.w	r3, r3, #32
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d02d      	beq.n	800814a <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80080ee:	4b85      	ldr	r3, [pc, #532]	; (8008304 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	08db      	lsrs	r3, r3, #3
 80080f4:	f003 0303 	and.w	r3, r3, #3
 80080f8:	4a83      	ldr	r2, [pc, #524]	; (8008308 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 80080fa:	fa22 f303 	lsr.w	r3, r2, r3
 80080fe:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	ee07 3a90 	vmov	s15, r3
 8008106:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	ee07 3a90 	vmov	s15, r3
 8008110:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008114:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008118:	4b7a      	ldr	r3, [pc, #488]	; (8008304 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800811a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800811c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008120:	ee07 3a90 	vmov	s15, r3
 8008124:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008128:	ed97 6a03 	vldr	s12, [r7, #12]
 800812c:	eddf 5a77 	vldr	s11, [pc, #476]	; 800830c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8008130:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008134:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008138:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800813c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008140:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008144:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008148:	e087      	b.n	800825a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	ee07 3a90 	vmov	s15, r3
 8008150:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008154:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8008310 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8008158:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800815c:	4b69      	ldr	r3, [pc, #420]	; (8008304 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800815e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008160:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008164:	ee07 3a90 	vmov	s15, r3
 8008168:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800816c:	ed97 6a03 	vldr	s12, [r7, #12]
 8008170:	eddf 5a66 	vldr	s11, [pc, #408]	; 800830c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8008174:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008178:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800817c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008180:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008184:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008188:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800818c:	e065      	b.n	800825a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	ee07 3a90 	vmov	s15, r3
 8008194:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008198:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8008314 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 800819c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081a0:	4b58      	ldr	r3, [pc, #352]	; (8008304 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80081a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081a8:	ee07 3a90 	vmov	s15, r3
 80081ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081b0:	ed97 6a03 	vldr	s12, [r7, #12]
 80081b4:	eddf 5a55 	vldr	s11, [pc, #340]	; 800830c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80081b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081c0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80081c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081cc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80081d0:	e043      	b.n	800825a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	ee07 3a90 	vmov	s15, r3
 80081d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081dc:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8008318 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 80081e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081e4:	4b47      	ldr	r3, [pc, #284]	; (8008304 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80081e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081ec:	ee07 3a90 	vmov	s15, r3
 80081f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081f4:	ed97 6a03 	vldr	s12, [r7, #12]
 80081f8:	eddf 5a44 	vldr	s11, [pc, #272]	; 800830c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80081fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008200:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008204:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008208:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800820c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008210:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008214:	e021      	b.n	800825a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	ee07 3a90 	vmov	s15, r3
 800821c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008220:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8008314 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8008224:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008228:	4b36      	ldr	r3, [pc, #216]	; (8008304 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800822a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800822c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008230:	ee07 3a90 	vmov	s15, r3
 8008234:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008238:	ed97 6a03 	vldr	s12, [r7, #12]
 800823c:	eddf 5a33 	vldr	s11, [pc, #204]	; 800830c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8008240:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008244:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008248:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800824c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008250:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008254:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008258:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800825a:	4b2a      	ldr	r3, [pc, #168]	; (8008304 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800825c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800825e:	0a5b      	lsrs	r3, r3, #9
 8008260:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008264:	ee07 3a90 	vmov	s15, r3
 8008268:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800826c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008270:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008274:	edd7 6a07 	vldr	s13, [r7, #28]
 8008278:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800827c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008280:	ee17 2a90 	vmov	r2, s15
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8008288:	4b1e      	ldr	r3, [pc, #120]	; (8008304 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800828a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800828c:	0c1b      	lsrs	r3, r3, #16
 800828e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008292:	ee07 3a90 	vmov	s15, r3
 8008296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800829a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800829e:	ee37 7a87 	vadd.f32	s14, s15, s14
 80082a2:	edd7 6a07 	vldr	s13, [r7, #28]
 80082a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80082aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80082ae:	ee17 2a90 	vmov	r2, s15
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80082b6:	4b13      	ldr	r3, [pc, #76]	; (8008304 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80082b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082ba:	0e1b      	lsrs	r3, r3, #24
 80082bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082c0:	ee07 3a90 	vmov	s15, r3
 80082c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80082cc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80082d0:	edd7 6a07 	vldr	s13, [r7, #28]
 80082d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80082d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80082dc:	ee17 2a90 	vmov	r2, s15
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80082e4:	e008      	b.n	80082f8 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2200      	movs	r2, #0
 80082ea:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2200      	movs	r2, #0
 80082f0:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2200      	movs	r2, #0
 80082f6:	609a      	str	r2, [r3, #8]
}
 80082f8:	bf00      	nop
 80082fa:	3724      	adds	r7, #36	; 0x24
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr
 8008304:	58024400 	.word	0x58024400
 8008308:	03d09000 	.word	0x03d09000
 800830c:	46000000 	.word	0x46000000
 8008310:	4c742400 	.word	0x4c742400
 8008314:	4a742400 	.word	0x4a742400
 8008318:	4bbebc20 	.word	0x4bbebc20

0800831c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800831c:	b480      	push	{r7}
 800831e:	b089      	sub	sp, #36	; 0x24
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008324:	4b9d      	ldr	r3, [pc, #628]	; (800859c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8008326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008328:	f003 0303 	and.w	r3, r3, #3
 800832c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800832e:	4b9b      	ldr	r3, [pc, #620]	; (800859c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8008330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008332:	0d1b      	lsrs	r3, r3, #20
 8008334:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008338:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800833a:	4b98      	ldr	r3, [pc, #608]	; (800859c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800833c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800833e:	0a1b      	lsrs	r3, r3, #8
 8008340:	f003 0301 	and.w	r3, r3, #1
 8008344:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8008346:	4b95      	ldr	r3, [pc, #596]	; (800859c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8008348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800834a:	08db      	lsrs	r3, r3, #3
 800834c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008350:	693a      	ldr	r2, [r7, #16]
 8008352:	fb02 f303 	mul.w	r3, r2, r3
 8008356:	ee07 3a90 	vmov	s15, r3
 800835a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800835e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	2b00      	cmp	r3, #0
 8008366:	f000 810a 	beq.w	800857e <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 800836a:	69bb      	ldr	r3, [r7, #24]
 800836c:	2b01      	cmp	r3, #1
 800836e:	d05a      	beq.n	8008426 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8008370:	2b01      	cmp	r3, #1
 8008372:	d302      	bcc.n	800837a <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8008374:	2b02      	cmp	r3, #2
 8008376:	d078      	beq.n	800846a <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8008378:	e099      	b.n	80084ae <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800837a:	4b88      	ldr	r3, [pc, #544]	; (800859c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f003 0320 	and.w	r3, r3, #32
 8008382:	2b00      	cmp	r3, #0
 8008384:	d02d      	beq.n	80083e2 <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008386:	4b85      	ldr	r3, [pc, #532]	; (800859c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	08db      	lsrs	r3, r3, #3
 800838c:	f003 0303 	and.w	r3, r3, #3
 8008390:	4a83      	ldr	r2, [pc, #524]	; (80085a0 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8008392:	fa22 f303 	lsr.w	r3, r2, r3
 8008396:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	ee07 3a90 	vmov	s15, r3
 800839e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	ee07 3a90 	vmov	s15, r3
 80083a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083b0:	4b7a      	ldr	r3, [pc, #488]	; (800859c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80083b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083b8:	ee07 3a90 	vmov	s15, r3
 80083bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083c0:	ed97 6a03 	vldr	s12, [r7, #12]
 80083c4:	eddf 5a77 	vldr	s11, [pc, #476]	; 80085a4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 80083c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083d0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80083d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083dc:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80083e0:	e087      	b.n	80084f2 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	ee07 3a90 	vmov	s15, r3
 80083e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083ec:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80085a8 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 80083f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083f4:	4b69      	ldr	r3, [pc, #420]	; (800859c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80083f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083fc:	ee07 3a90 	vmov	s15, r3
 8008400:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008404:	ed97 6a03 	vldr	s12, [r7, #12]
 8008408:	eddf 5a66 	vldr	s11, [pc, #408]	; 80085a4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 800840c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008410:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008414:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008418:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800841c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008420:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008424:	e065      	b.n	80084f2 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008426:	697b      	ldr	r3, [r7, #20]
 8008428:	ee07 3a90 	vmov	s15, r3
 800842c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008430:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80085ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8008434:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008438:	4b58      	ldr	r3, [pc, #352]	; (800859c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800843a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800843c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008440:	ee07 3a90 	vmov	s15, r3
 8008444:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008448:	ed97 6a03 	vldr	s12, [r7, #12]
 800844c:	eddf 5a55 	vldr	s11, [pc, #340]	; 80085a4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8008450:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008454:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008458:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800845c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008460:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008464:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008468:	e043      	b.n	80084f2 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	ee07 3a90 	vmov	s15, r3
 8008470:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008474:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80085b0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8008478:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800847c:	4b47      	ldr	r3, [pc, #284]	; (800859c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800847e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008480:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008484:	ee07 3a90 	vmov	s15, r3
 8008488:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800848c:	ed97 6a03 	vldr	s12, [r7, #12]
 8008490:	eddf 5a44 	vldr	s11, [pc, #272]	; 80085a4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8008494:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008498:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800849c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80084a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80084a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084a8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80084ac:	e021      	b.n	80084f2 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	ee07 3a90 	vmov	s15, r3
 80084b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084b8:	eddf 6a3c 	vldr	s13, [pc, #240]	; 80085ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 80084bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084c0:	4b36      	ldr	r3, [pc, #216]	; (800859c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80084c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084c8:	ee07 3a90 	vmov	s15, r3
 80084cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084d0:	ed97 6a03 	vldr	s12, [r7, #12]
 80084d4:	eddf 5a33 	vldr	s11, [pc, #204]	; 80085a4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 80084d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80084dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80084e0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80084e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80084e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084ec:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80084f0:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80084f2:	4b2a      	ldr	r3, [pc, #168]	; (800859c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80084f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084f6:	0a5b      	lsrs	r3, r3, #9
 80084f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084fc:	ee07 3a90 	vmov	s15, r3
 8008500:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008504:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008508:	ee37 7a87 	vadd.f32	s14, s15, s14
 800850c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008510:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008514:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008518:	ee17 2a90 	vmov	r2, s15
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8008520:	4b1e      	ldr	r3, [pc, #120]	; (800859c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8008522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008524:	0c1b      	lsrs	r3, r3, #16
 8008526:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800852a:	ee07 3a90 	vmov	s15, r3
 800852e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008532:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008536:	ee37 7a87 	vadd.f32	s14, s15, s14
 800853a:	edd7 6a07 	vldr	s13, [r7, #28]
 800853e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008542:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008546:	ee17 2a90 	vmov	r2, s15
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800854e:	4b13      	ldr	r3, [pc, #76]	; (800859c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8008550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008552:	0e1b      	lsrs	r3, r3, #24
 8008554:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008558:	ee07 3a90 	vmov	s15, r3
 800855c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008560:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008564:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008568:	edd7 6a07 	vldr	s13, [r7, #28]
 800856c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008570:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008574:	ee17 2a90 	vmov	r2, s15
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800857c:	e008      	b.n	8008590 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2200      	movs	r2, #0
 8008588:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2200      	movs	r2, #0
 800858e:	609a      	str	r2, [r3, #8]
}
 8008590:	bf00      	nop
 8008592:	3724      	adds	r7, #36	; 0x24
 8008594:	46bd      	mov	sp, r7
 8008596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859a:	4770      	bx	lr
 800859c:	58024400 	.word	0x58024400
 80085a0:	03d09000 	.word	0x03d09000
 80085a4:	46000000 	.word	0x46000000
 80085a8:	4c742400 	.word	0x4c742400
 80085ac:	4a742400 	.word	0x4a742400
 80085b0:	4bbebc20 	.word	0x4bbebc20

080085b4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80085be:	2300      	movs	r3, #0
 80085c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80085c2:	4b53      	ldr	r3, [pc, #332]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 80085c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085c6:	f003 0303 	and.w	r3, r3, #3
 80085ca:	2b03      	cmp	r3, #3
 80085cc:	d101      	bne.n	80085d2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80085ce:	2301      	movs	r3, #1
 80085d0:	e099      	b.n	8008706 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80085d2:	4b4f      	ldr	r3, [pc, #316]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	4a4e      	ldr	r2, [pc, #312]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 80085d8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80085dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085de:	f7f9 fcd5 	bl	8001f8c <HAL_GetTick>
 80085e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80085e4:	e008      	b.n	80085f8 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80085e6:	f7f9 fcd1 	bl	8001f8c <HAL_GetTick>
 80085ea:	4602      	mov	r2, r0
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	1ad3      	subs	r3, r2, r3
 80085f0:	2b02      	cmp	r3, #2
 80085f2:	d901      	bls.n	80085f8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80085f4:	2303      	movs	r3, #3
 80085f6:	e086      	b.n	8008706 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80085f8:	4b45      	ldr	r3, [pc, #276]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008600:	2b00      	cmp	r3, #0
 8008602:	d1f0      	bne.n	80085e6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008604:	4b42      	ldr	r3, [pc, #264]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 8008606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008608:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	031b      	lsls	r3, r3, #12
 8008612:	493f      	ldr	r1, [pc, #252]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 8008614:	4313      	orrs	r3, r2
 8008616:	628b      	str	r3, [r1, #40]	; 0x28
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	685b      	ldr	r3, [r3, #4]
 800861c:	3b01      	subs	r3, #1
 800861e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	689b      	ldr	r3, [r3, #8]
 8008626:	3b01      	subs	r3, #1
 8008628:	025b      	lsls	r3, r3, #9
 800862a:	b29b      	uxth	r3, r3
 800862c:	431a      	orrs	r2, r3
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	68db      	ldr	r3, [r3, #12]
 8008632:	3b01      	subs	r3, #1
 8008634:	041b      	lsls	r3, r3, #16
 8008636:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800863a:	431a      	orrs	r2, r3
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	691b      	ldr	r3, [r3, #16]
 8008640:	3b01      	subs	r3, #1
 8008642:	061b      	lsls	r3, r3, #24
 8008644:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008648:	4931      	ldr	r1, [pc, #196]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 800864a:	4313      	orrs	r3, r2
 800864c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800864e:	4b30      	ldr	r3, [pc, #192]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 8008650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008652:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	695b      	ldr	r3, [r3, #20]
 800865a:	492d      	ldr	r1, [pc, #180]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 800865c:	4313      	orrs	r3, r2
 800865e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008660:	4b2b      	ldr	r3, [pc, #172]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 8008662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008664:	f023 0220 	bic.w	r2, r3, #32
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	699b      	ldr	r3, [r3, #24]
 800866c:	4928      	ldr	r1, [pc, #160]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 800866e:	4313      	orrs	r3, r2
 8008670:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008672:	4b27      	ldr	r3, [pc, #156]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 8008674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008676:	4a26      	ldr	r2, [pc, #152]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 8008678:	f023 0310 	bic.w	r3, r3, #16
 800867c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800867e:	4b24      	ldr	r3, [pc, #144]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 8008680:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008682:	4b24      	ldr	r3, [pc, #144]	; (8008714 <RCCEx_PLL2_Config+0x160>)
 8008684:	4013      	ands	r3, r2
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	69d2      	ldr	r2, [r2, #28]
 800868a:	00d2      	lsls	r2, r2, #3
 800868c:	4920      	ldr	r1, [pc, #128]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 800868e:	4313      	orrs	r3, r2
 8008690:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008692:	4b1f      	ldr	r3, [pc, #124]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 8008694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008696:	4a1e      	ldr	r2, [pc, #120]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 8008698:	f043 0310 	orr.w	r3, r3, #16
 800869c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d106      	bne.n	80086b2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80086a4:	4b1a      	ldr	r3, [pc, #104]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 80086a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086a8:	4a19      	ldr	r2, [pc, #100]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 80086aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80086ae:	62d3      	str	r3, [r2, #44]	; 0x2c
 80086b0:	e00f      	b.n	80086d2 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d106      	bne.n	80086c6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80086b8:	4b15      	ldr	r3, [pc, #84]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 80086ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086bc:	4a14      	ldr	r2, [pc, #80]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 80086be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80086c2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80086c4:	e005      	b.n	80086d2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80086c6:	4b12      	ldr	r3, [pc, #72]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 80086c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086ca:	4a11      	ldr	r2, [pc, #68]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 80086cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80086d0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80086d2:	4b0f      	ldr	r3, [pc, #60]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4a0e      	ldr	r2, [pc, #56]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 80086d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80086dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80086de:	f7f9 fc55 	bl	8001f8c <HAL_GetTick>
 80086e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80086e4:	e008      	b.n	80086f8 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80086e6:	f7f9 fc51 	bl	8001f8c <HAL_GetTick>
 80086ea:	4602      	mov	r2, r0
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	1ad3      	subs	r3, r2, r3
 80086f0:	2b02      	cmp	r3, #2
 80086f2:	d901      	bls.n	80086f8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80086f4:	2303      	movs	r3, #3
 80086f6:	e006      	b.n	8008706 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80086f8:	4b05      	ldr	r3, [pc, #20]	; (8008710 <RCCEx_PLL2_Config+0x15c>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008700:	2b00      	cmp	r3, #0
 8008702:	d0f0      	beq.n	80086e6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008704:	7bfb      	ldrb	r3, [r7, #15]
}
 8008706:	4618      	mov	r0, r3
 8008708:	3710      	adds	r7, #16
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}
 800870e:	bf00      	nop
 8008710:	58024400 	.word	0x58024400
 8008714:	ffff0007 	.word	0xffff0007

08008718 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b084      	sub	sp, #16
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008722:	2300      	movs	r3, #0
 8008724:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008726:	4b53      	ldr	r3, [pc, #332]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 8008728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800872a:	f003 0303 	and.w	r3, r3, #3
 800872e:	2b03      	cmp	r3, #3
 8008730:	d101      	bne.n	8008736 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008732:	2301      	movs	r3, #1
 8008734:	e099      	b.n	800886a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008736:	4b4f      	ldr	r3, [pc, #316]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a4e      	ldr	r2, [pc, #312]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 800873c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008740:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008742:	f7f9 fc23 	bl	8001f8c <HAL_GetTick>
 8008746:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008748:	e008      	b.n	800875c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800874a:	f7f9 fc1f 	bl	8001f8c <HAL_GetTick>
 800874e:	4602      	mov	r2, r0
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	1ad3      	subs	r3, r2, r3
 8008754:	2b02      	cmp	r3, #2
 8008756:	d901      	bls.n	800875c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008758:	2303      	movs	r3, #3
 800875a:	e086      	b.n	800886a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800875c:	4b45      	ldr	r3, [pc, #276]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008764:	2b00      	cmp	r3, #0
 8008766:	d1f0      	bne.n	800874a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008768:	4b42      	ldr	r3, [pc, #264]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 800876a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800876c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	051b      	lsls	r3, r3, #20
 8008776:	493f      	ldr	r1, [pc, #252]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 8008778:	4313      	orrs	r3, r2
 800877a:	628b      	str	r3, [r1, #40]	; 0x28
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	3b01      	subs	r3, #1
 8008782:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	3b01      	subs	r3, #1
 800878c:	025b      	lsls	r3, r3, #9
 800878e:	b29b      	uxth	r3, r3
 8008790:	431a      	orrs	r2, r3
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	68db      	ldr	r3, [r3, #12]
 8008796:	3b01      	subs	r3, #1
 8008798:	041b      	lsls	r3, r3, #16
 800879a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800879e:	431a      	orrs	r2, r3
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	691b      	ldr	r3, [r3, #16]
 80087a4:	3b01      	subs	r3, #1
 80087a6:	061b      	lsls	r3, r3, #24
 80087a8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80087ac:	4931      	ldr	r1, [pc, #196]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 80087ae:	4313      	orrs	r3, r2
 80087b0:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80087b2:	4b30      	ldr	r3, [pc, #192]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 80087b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087b6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	695b      	ldr	r3, [r3, #20]
 80087be:	492d      	ldr	r1, [pc, #180]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 80087c0:	4313      	orrs	r3, r2
 80087c2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80087c4:	4b2b      	ldr	r3, [pc, #172]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 80087c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087c8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	699b      	ldr	r3, [r3, #24]
 80087d0:	4928      	ldr	r1, [pc, #160]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 80087d2:	4313      	orrs	r3, r2
 80087d4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80087d6:	4b27      	ldr	r3, [pc, #156]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 80087d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087da:	4a26      	ldr	r2, [pc, #152]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 80087dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80087e0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80087e2:	4b24      	ldr	r3, [pc, #144]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 80087e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80087e6:	4b24      	ldr	r3, [pc, #144]	; (8008878 <RCCEx_PLL3_Config+0x160>)
 80087e8:	4013      	ands	r3, r2
 80087ea:	687a      	ldr	r2, [r7, #4]
 80087ec:	69d2      	ldr	r2, [r2, #28]
 80087ee:	00d2      	lsls	r2, r2, #3
 80087f0:	4920      	ldr	r1, [pc, #128]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 80087f2:	4313      	orrs	r3, r2
 80087f4:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80087f6:	4b1f      	ldr	r3, [pc, #124]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 80087f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087fa:	4a1e      	ldr	r2, [pc, #120]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 80087fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008800:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d106      	bne.n	8008816 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008808:	4b1a      	ldr	r3, [pc, #104]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 800880a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800880c:	4a19      	ldr	r2, [pc, #100]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 800880e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008812:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008814:	e00f      	b.n	8008836 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	2b01      	cmp	r3, #1
 800881a:	d106      	bne.n	800882a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800881c:	4b15      	ldr	r3, [pc, #84]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 800881e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008820:	4a14      	ldr	r2, [pc, #80]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 8008822:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008826:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008828:	e005      	b.n	8008836 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800882a:	4b12      	ldr	r3, [pc, #72]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 800882c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800882e:	4a11      	ldr	r2, [pc, #68]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 8008830:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008834:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008836:	4b0f      	ldr	r3, [pc, #60]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4a0e      	ldr	r2, [pc, #56]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 800883c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008840:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008842:	f7f9 fba3 	bl	8001f8c <HAL_GetTick>
 8008846:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008848:	e008      	b.n	800885c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800884a:	f7f9 fb9f 	bl	8001f8c <HAL_GetTick>
 800884e:	4602      	mov	r2, r0
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	1ad3      	subs	r3, r2, r3
 8008854:	2b02      	cmp	r3, #2
 8008856:	d901      	bls.n	800885c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008858:	2303      	movs	r3, #3
 800885a:	e006      	b.n	800886a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800885c:	4b05      	ldr	r3, [pc, #20]	; (8008874 <RCCEx_PLL3_Config+0x15c>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008864:	2b00      	cmp	r3, #0
 8008866:	d0f0      	beq.n	800884a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008868:	7bfb      	ldrb	r3, [r7, #15]
}
 800886a:	4618      	mov	r0, r3
 800886c:	3710      	adds	r7, #16
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop
 8008874:	58024400 	.word	0x58024400
 8008878:	ffff0007 	.word	0xffff0007

0800887c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b084      	sub	sp, #16
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008884:	2301      	movs	r3, #1
 8008886:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d067      	beq.n	800895e <HAL_RTC_Init+0xe2>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8008894:	b2db      	uxtb	r3, r3
 8008896:	2b00      	cmp	r3, #0
 8008898:	d106      	bne.n	80088a8 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2200      	movs	r2, #0
 800889e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f7f8 fc2e 	bl	8001104 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2202      	movs	r2, #2
 80088ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	22ca      	movs	r2, #202	; 0xca
 80088b6:	625a      	str	r2, [r3, #36]	; 0x24
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	2253      	movs	r2, #83	; 0x53
 80088be:	625a      	str	r2, [r3, #36]	; 0x24

   /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f000 f879 	bl	80089b8 <RTC_EnterInitMode>
 80088c6:	4603      	mov	r3, r0
 80088c8:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 80088ca:	7bfb      	ldrb	r3, [r7, #15]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d13b      	bne.n	8008948 <HAL_RTC_Init+0xcc>
#if defined(RTC_CR_TAMPOE)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else  /* RTC_CR_TAMPOE */
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	6899      	ldr	r1, [r3, #8]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681a      	ldr	r2, [r3, #0]
 80088da:	4b23      	ldr	r3, [pc, #140]	; (8008968 <HAL_RTC_Init+0xec>)
 80088dc:	400b      	ands	r3, r1
 80088de:	6093      	str	r3, [r2, #8]
#endif /* RTC_CR_TAMPOE */

      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	6899      	ldr	r1, [r3, #8]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	685a      	ldr	r2, [r3, #4]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	691b      	ldr	r3, [r3, #16]
 80088ee:	431a      	orrs	r2, r3
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	699b      	ldr	r3, [r3, #24]
 80088f4:	431a      	orrs	r2, r3
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	430a      	orrs	r2, r1
 80088fc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	689b      	ldr	r3, [r3, #8]
 8008902:	0419      	lsls	r1, r3, #16
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	68da      	ldr	r2, [r3, #12]
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	430a      	orrs	r2, r1
 800890e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f000 f881 	bl	8008a18 <RTC_ExitInitMode>
 8008916:	4603      	mov	r3, r0
 8008918:	73fb      	strb	r3, [r7, #15]

      if(status == HAL_OK)
 800891a:	7bfb      	ldrb	r3, [r7, #15]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d113      	bne.n	8008948 <HAL_RTC_Init+0xcc>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif /* RTC_CR_TAMPALRM_TYPE && RTC_CR_OUT2EN && RTC_CR_TAMPALRM_PU */

#if defined(RTC_OR_ALARMOUTTYPE) && defined(RTC_OR_OUT_RMP)
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f022 0203 	bic.w	r2, r2, #3
 800892e:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	69da      	ldr	r2, [r3, #28]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	695b      	ldr	r3, [r3, #20]
 800893e:	431a      	orrs	r2, r3
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	430a      	orrs	r2, r1
 8008946:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* ALARMOUTTYPE && RTC_OR_OUT_RMP */
      }
    }
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	22ff      	movs	r2, #255	; 0xff
 800894e:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 8008950:	7bfb      	ldrb	r3, [r7, #15]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d103      	bne.n	800895e <HAL_RTC_Init+0xe2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2201      	movs	r2, #1
 800895a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 800895e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008960:	4618      	mov	r0, r3
 8008962:	3710      	adds	r7, #16
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}
 8008968:	ff8fffbf 	.word	0xff8fffbf

0800896c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b084      	sub	sp, #16
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  /* Clear RSF flag */
#if defined(RTC_ICSR_RSF)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	68da      	ldr	r2, [r3, #12]
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008982:	60da      	str	r2, [r3, #12]
#endif /* RTC_ISR_RSF */

  tickstart = HAL_GetTick();
 8008984:	f7f9 fb02 	bl	8001f8c <HAL_GetTick>
 8008988:	60f8      	str	r0, [r7, #12]
  /* Wait the registers to be synchronised */
#if defined(RTC_ICSR_RSF)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800898a:	e009      	b.n	80089a0 <HAL_RTC_WaitForSynchro+0x34>
#endif /* RTC_ISR_RSF */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800898c:	f7f9 fafe 	bl	8001f8c <HAL_GetTick>
 8008990:	4602      	mov	r2, r0
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	1ad3      	subs	r3, r2, r3
 8008996:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800899a:	d901      	bls.n	80089a0 <HAL_RTC_WaitForSynchro+0x34>
      {
        return HAL_TIMEOUT;
 800899c:	2303      	movs	r3, #3
 800899e:	e007      	b.n	80089b0 <HAL_RTC_WaitForSynchro+0x44>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	68db      	ldr	r3, [r3, #12]
 80089a6:	f003 0320 	and.w	r3, r3, #32
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d0ee      	beq.n	800898c <HAL_RTC_WaitForSynchro+0x20>
      }
    }

  return HAL_OK;
 80089ae:	2300      	movs	r3, #0
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	3710      	adds	r7, #16
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bd80      	pop	{r7, pc}

080089b8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b084      	sub	sp, #16
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80089c0:	2300      	movs	r3, #0
 80089c2:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* RTC_ICSR_INITF */
#if defined(RTC_ISR_INITF)
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	68db      	ldr	r3, [r3, #12]
 80089ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d11d      	bne.n	8008a0e <RTC_EnterInitMode+0x56>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f04f 32ff 	mov.w	r2, #4294967295
 80089da:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80089dc:	f7f9 fad6 	bl	8001f8c <HAL_GetTick>
 80089e0:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80089e2:	e00d      	b.n	8008a00 <RTC_EnterInitMode+0x48>
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80089e4:	f7f9 fad2 	bl	8001f8c <HAL_GetTick>
 80089e8:	4602      	mov	r2, r0
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	1ad3      	subs	r3, r2, r3
 80089ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80089f2:	d905      	bls.n	8008a00 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80089f4:	2303      	movs	r3, #3
 80089f6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2203      	movs	r2, #3
 80089fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	68db      	ldr	r3, [r3, #12]
 8008a06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d0ea      	beq.n	80089e4 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* RTC_ISR_INITF */

  return status;
 8008a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a10:	4618      	mov	r0, r3
 8008a12:	3710      	adds	r7, #16
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bd80      	pop	{r7, pc}

08008a18 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b084      	sub	sp, #16
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a20:	2300      	movs	r3, #0
 8008a22:	73fb      	strb	r3, [r7, #15]
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);

#elif defined(RTC_ISR_INITF)

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 8008a24:	4b1a      	ldr	r3, [pc, #104]	; (8008a90 <RTC_ExitInitMode+0x78>)
 8008a26:	68db      	ldr	r3, [r3, #12]
 8008a28:	4a19      	ldr	r2, [pc, #100]	; (8008a90 <RTC_ExitInitMode+0x78>)
 8008a2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a2e:	60d3      	str	r3, [r2, #12]

#endif /* RTC_ISR_INITF */
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8008a30:	4b17      	ldr	r3, [pc, #92]	; (8008a90 <RTC_ExitInitMode+0x78>)
 8008a32:	689b      	ldr	r3, [r3, #8]
 8008a34:	f003 0320 	and.w	r3, r3, #32
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d10c      	bne.n	8008a56 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f7ff ff95 	bl	800896c <HAL_RTC_WaitForSynchro>
 8008a42:	4603      	mov	r3, r0
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d01e      	beq.n	8008a86 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2203      	movs	r2, #3
 8008a4c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8008a50:	2303      	movs	r3, #3
 8008a52:	73fb      	strb	r3, [r7, #15]
 8008a54:	e017      	b.n	8008a86 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008a56:	4b0e      	ldr	r3, [pc, #56]	; (8008a90 <RTC_ExitInitMode+0x78>)
 8008a58:	689b      	ldr	r3, [r3, #8]
 8008a5a:	4a0d      	ldr	r2, [pc, #52]	; (8008a90 <RTC_ExitInitMode+0x78>)
 8008a5c:	f023 0320 	bic.w	r3, r3, #32
 8008a60:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f7ff ff82 	bl	800896c <HAL_RTC_WaitForSynchro>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d005      	beq.n	8008a7a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2203      	movs	r2, #3
 8008a72:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8008a76:	2303      	movs	r3, #3
 8008a78:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008a7a:	4b05      	ldr	r3, [pc, #20]	; (8008a90 <RTC_ExitInitMode+0x78>)
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	4a04      	ldr	r2, [pc, #16]	; (8008a90 <RTC_ExitInitMode+0x78>)
 8008a80:	f043 0320 	orr.w	r3, r3, #32
 8008a84:	6093      	str	r3, [r2, #8]
  }

  return status;
 8008a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	3710      	adds	r7, #16
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}
 8008a90:	58004000 	.word	0x58004000

08008a94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b082      	sub	sp, #8
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d101      	bne.n	8008aa6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	e049      	b.n	8008b3a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008aac:	b2db      	uxtb	r3, r3
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d106      	bne.n	8008ac0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f000 f841 	bl	8008b42 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2202      	movs	r2, #2
 8008ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681a      	ldr	r2, [r3, #0]
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	3304      	adds	r3, #4
 8008ad0:	4619      	mov	r1, r3
 8008ad2:	4610      	mov	r0, r2
 8008ad4:	f000 f9be 	bl	8008e54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2201      	movs	r2, #1
 8008adc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2201      	movs	r2, #1
 8008aec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2201      	movs	r2, #1
 8008af4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2201      	movs	r2, #1
 8008afc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2201      	movs	r2, #1
 8008b04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2201      	movs	r2, #1
 8008b0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2201      	movs	r2, #1
 8008b14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2201      	movs	r2, #1
 8008b24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2201      	movs	r2, #1
 8008b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b38:	2300      	movs	r3, #0
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3708      	adds	r7, #8
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}

08008b42 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008b42:	b480      	push	{r7}
 8008b44:	b083      	sub	sp, #12
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008b4a:	bf00      	nop
 8008b4c:	370c      	adds	r7, #12
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr
	...

08008b58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b085      	sub	sp, #20
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d001      	beq.n	8008b70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	e021      	b.n	8008bb4 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2202      	movs	r2, #2
 8008b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	68da      	ldr	r2, [r3, #12]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f042 0201 	orr.w	r2, r2, #1
 8008b86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	689a      	ldr	r2, [r3, #8]
 8008b8e:	4b0c      	ldr	r3, [pc, #48]	; (8008bc0 <HAL_TIM_Base_Start_IT+0x68>)
 8008b90:	4013      	ands	r3, r2
 8008b92:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	2b06      	cmp	r3, #6
 8008b98:	d00b      	beq.n	8008bb2 <HAL_TIM_Base_Start_IT+0x5a>
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ba0:	d007      	beq.n	8008bb2 <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	681a      	ldr	r2, [r3, #0]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f042 0201 	orr.w	r2, r2, #1
 8008bb0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008bb2:	2300      	movs	r3, #0
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3714      	adds	r7, #20
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbe:	4770      	bx	lr
 8008bc0:	00010007 	.word	0x00010007

08008bc4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b082      	sub	sp, #8
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	691b      	ldr	r3, [r3, #16]
 8008bd2:	f003 0302 	and.w	r3, r3, #2
 8008bd6:	2b02      	cmp	r3, #2
 8008bd8:	d122      	bne.n	8008c20 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	68db      	ldr	r3, [r3, #12]
 8008be0:	f003 0302 	and.w	r3, r3, #2
 8008be4:	2b02      	cmp	r3, #2
 8008be6:	d11b      	bne.n	8008c20 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f06f 0202 	mvn.w	r2, #2
 8008bf0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	699b      	ldr	r3, [r3, #24]
 8008bfe:	f003 0303 	and.w	r3, r3, #3
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d003      	beq.n	8008c0e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f000 f905 	bl	8008e16 <HAL_TIM_IC_CaptureCallback>
 8008c0c:	e005      	b.n	8008c1a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f000 f8f7 	bl	8008e02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	f000 f908 	bl	8008e2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	691b      	ldr	r3, [r3, #16]
 8008c26:	f003 0304 	and.w	r3, r3, #4
 8008c2a:	2b04      	cmp	r3, #4
 8008c2c:	d122      	bne.n	8008c74 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	68db      	ldr	r3, [r3, #12]
 8008c34:	f003 0304 	and.w	r3, r3, #4
 8008c38:	2b04      	cmp	r3, #4
 8008c3a:	d11b      	bne.n	8008c74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f06f 0204 	mvn.w	r2, #4
 8008c44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2202      	movs	r2, #2
 8008c4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	699b      	ldr	r3, [r3, #24]
 8008c52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d003      	beq.n	8008c62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f000 f8db 	bl	8008e16 <HAL_TIM_IC_CaptureCallback>
 8008c60:	e005      	b.n	8008c6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f000 f8cd 	bl	8008e02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f000 f8de 	bl	8008e2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2200      	movs	r2, #0
 8008c72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	691b      	ldr	r3, [r3, #16]
 8008c7a:	f003 0308 	and.w	r3, r3, #8
 8008c7e:	2b08      	cmp	r3, #8
 8008c80:	d122      	bne.n	8008cc8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	68db      	ldr	r3, [r3, #12]
 8008c88:	f003 0308 	and.w	r3, r3, #8
 8008c8c:	2b08      	cmp	r3, #8
 8008c8e:	d11b      	bne.n	8008cc8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f06f 0208 	mvn.w	r2, #8
 8008c98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2204      	movs	r2, #4
 8008c9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	69db      	ldr	r3, [r3, #28]
 8008ca6:	f003 0303 	and.w	r3, r3, #3
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d003      	beq.n	8008cb6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f000 f8b1 	bl	8008e16 <HAL_TIM_IC_CaptureCallback>
 8008cb4:	e005      	b.n	8008cc2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f000 f8a3 	bl	8008e02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 f8b4 	bl	8008e2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	691b      	ldr	r3, [r3, #16]
 8008cce:	f003 0310 	and.w	r3, r3, #16
 8008cd2:	2b10      	cmp	r3, #16
 8008cd4:	d122      	bne.n	8008d1c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	68db      	ldr	r3, [r3, #12]
 8008cdc:	f003 0310 	and.w	r3, r3, #16
 8008ce0:	2b10      	cmp	r3, #16
 8008ce2:	d11b      	bne.n	8008d1c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f06f 0210 	mvn.w	r2, #16
 8008cec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2208      	movs	r2, #8
 8008cf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	69db      	ldr	r3, [r3, #28]
 8008cfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d003      	beq.n	8008d0a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f000 f887 	bl	8008e16 <HAL_TIM_IC_CaptureCallback>
 8008d08:	e005      	b.n	8008d16 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f000 f879 	bl	8008e02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f000 f88a 	bl	8008e2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	691b      	ldr	r3, [r3, #16]
 8008d22:	f003 0301 	and.w	r3, r3, #1
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d10e      	bne.n	8008d48 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	68db      	ldr	r3, [r3, #12]
 8008d30:	f003 0301 	and.w	r3, r3, #1
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	d107      	bne.n	8008d48 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f06f 0201 	mvn.w	r2, #1
 8008d40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	f7f8 f9a0 	bl	8001088 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	691b      	ldr	r3, [r3, #16]
 8008d4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d52:	2b80      	cmp	r3, #128	; 0x80
 8008d54:	d10e      	bne.n	8008d74 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	68db      	ldr	r3, [r3, #12]
 8008d5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d60:	2b80      	cmp	r3, #128	; 0x80
 8008d62:	d107      	bne.n	8008d74 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f000 f914 	bl	8008f9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	691b      	ldr	r3, [r3, #16]
 8008d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d82:	d10e      	bne.n	8008da2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	68db      	ldr	r3, [r3, #12]
 8008d8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d8e:	2b80      	cmp	r3, #128	; 0x80
 8008d90:	d107      	bne.n	8008da2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008d9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f000 f907 	bl	8008fb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	691b      	ldr	r3, [r3, #16]
 8008da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dac:	2b40      	cmp	r3, #64	; 0x40
 8008dae:	d10e      	bne.n	8008dce <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	68db      	ldr	r3, [r3, #12]
 8008db6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dba:	2b40      	cmp	r3, #64	; 0x40
 8008dbc:	d107      	bne.n	8008dce <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008dc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 f838 	bl	8008e3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	691b      	ldr	r3, [r3, #16]
 8008dd4:	f003 0320 	and.w	r3, r3, #32
 8008dd8:	2b20      	cmp	r3, #32
 8008dda:	d10e      	bne.n	8008dfa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	68db      	ldr	r3, [r3, #12]
 8008de2:	f003 0320 	and.w	r3, r3, #32
 8008de6:	2b20      	cmp	r3, #32
 8008de8:	d107      	bne.n	8008dfa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f06f 0220 	mvn.w	r2, #32
 8008df2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008df4:	6878      	ldr	r0, [r7, #4]
 8008df6:	f000 f8c7 	bl	8008f88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008dfa:	bf00      	nop
 8008dfc:	3708      	adds	r7, #8
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	bd80      	pop	{r7, pc}

08008e02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e02:	b480      	push	{r7}
 8008e04:	b083      	sub	sp, #12
 8008e06:	af00      	add	r7, sp, #0
 8008e08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008e0a:	bf00      	nop
 8008e0c:	370c      	adds	r7, #12
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e14:	4770      	bx	lr

08008e16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008e16:	b480      	push	{r7}
 8008e18:	b083      	sub	sp, #12
 8008e1a:	af00      	add	r7, sp, #0
 8008e1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008e1e:	bf00      	nop
 8008e20:	370c      	adds	r7, #12
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr

08008e2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008e2a:	b480      	push	{r7}
 8008e2c:	b083      	sub	sp, #12
 8008e2e:	af00      	add	r7, sp, #0
 8008e30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008e32:	bf00      	nop
 8008e34:	370c      	adds	r7, #12
 8008e36:	46bd      	mov	sp, r7
 8008e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3c:	4770      	bx	lr

08008e3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008e3e:	b480      	push	{r7}
 8008e40:	b083      	sub	sp, #12
 8008e42:	af00      	add	r7, sp, #0
 8008e44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008e46:	bf00      	nop
 8008e48:	370c      	adds	r7, #12
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e50:	4770      	bx	lr
	...

08008e54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b085      	sub	sp, #20
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
 8008e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	4a40      	ldr	r2, [pc, #256]	; (8008f68 <TIM_Base_SetConfig+0x114>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d013      	beq.n	8008e94 <TIM_Base_SetConfig+0x40>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e72:	d00f      	beq.n	8008e94 <TIM_Base_SetConfig+0x40>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	4a3d      	ldr	r2, [pc, #244]	; (8008f6c <TIM_Base_SetConfig+0x118>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d00b      	beq.n	8008e94 <TIM_Base_SetConfig+0x40>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	4a3c      	ldr	r2, [pc, #240]	; (8008f70 <TIM_Base_SetConfig+0x11c>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d007      	beq.n	8008e94 <TIM_Base_SetConfig+0x40>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	4a3b      	ldr	r2, [pc, #236]	; (8008f74 <TIM_Base_SetConfig+0x120>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d003      	beq.n	8008e94 <TIM_Base_SetConfig+0x40>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	4a3a      	ldr	r2, [pc, #232]	; (8008f78 <TIM_Base_SetConfig+0x124>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d108      	bne.n	8008ea6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	68fa      	ldr	r2, [r7, #12]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	4a2f      	ldr	r2, [pc, #188]	; (8008f68 <TIM_Base_SetConfig+0x114>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d01f      	beq.n	8008eee <TIM_Base_SetConfig+0x9a>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008eb4:	d01b      	beq.n	8008eee <TIM_Base_SetConfig+0x9a>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	4a2c      	ldr	r2, [pc, #176]	; (8008f6c <TIM_Base_SetConfig+0x118>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d017      	beq.n	8008eee <TIM_Base_SetConfig+0x9a>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	4a2b      	ldr	r2, [pc, #172]	; (8008f70 <TIM_Base_SetConfig+0x11c>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d013      	beq.n	8008eee <TIM_Base_SetConfig+0x9a>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	4a2a      	ldr	r2, [pc, #168]	; (8008f74 <TIM_Base_SetConfig+0x120>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d00f      	beq.n	8008eee <TIM_Base_SetConfig+0x9a>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	4a29      	ldr	r2, [pc, #164]	; (8008f78 <TIM_Base_SetConfig+0x124>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d00b      	beq.n	8008eee <TIM_Base_SetConfig+0x9a>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	4a28      	ldr	r2, [pc, #160]	; (8008f7c <TIM_Base_SetConfig+0x128>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d007      	beq.n	8008eee <TIM_Base_SetConfig+0x9a>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	4a27      	ldr	r2, [pc, #156]	; (8008f80 <TIM_Base_SetConfig+0x12c>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d003      	beq.n	8008eee <TIM_Base_SetConfig+0x9a>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	4a26      	ldr	r2, [pc, #152]	; (8008f84 <TIM_Base_SetConfig+0x130>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d108      	bne.n	8008f00 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ef4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	68db      	ldr	r3, [r3, #12]
 8008efa:	68fa      	ldr	r2, [r7, #12]
 8008efc:	4313      	orrs	r3, r2
 8008efe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	695b      	ldr	r3, [r3, #20]
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	68fa      	ldr	r2, [r7, #12]
 8008f12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	689a      	ldr	r2, [r3, #8]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	681a      	ldr	r2, [r3, #0]
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	4a10      	ldr	r2, [pc, #64]	; (8008f68 <TIM_Base_SetConfig+0x114>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d00f      	beq.n	8008f4c <TIM_Base_SetConfig+0xf8>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	4a12      	ldr	r2, [pc, #72]	; (8008f78 <TIM_Base_SetConfig+0x124>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d00b      	beq.n	8008f4c <TIM_Base_SetConfig+0xf8>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	4a11      	ldr	r2, [pc, #68]	; (8008f7c <TIM_Base_SetConfig+0x128>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d007      	beq.n	8008f4c <TIM_Base_SetConfig+0xf8>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	4a10      	ldr	r2, [pc, #64]	; (8008f80 <TIM_Base_SetConfig+0x12c>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d003      	beq.n	8008f4c <TIM_Base_SetConfig+0xf8>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	4a0f      	ldr	r2, [pc, #60]	; (8008f84 <TIM_Base_SetConfig+0x130>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d103      	bne.n	8008f54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	691a      	ldr	r2, [r3, #16]
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2201      	movs	r2, #1
 8008f58:	615a      	str	r2, [r3, #20]
}
 8008f5a:	bf00      	nop
 8008f5c:	3714      	adds	r7, #20
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f64:	4770      	bx	lr
 8008f66:	bf00      	nop
 8008f68:	40010000 	.word	0x40010000
 8008f6c:	40000400 	.word	0x40000400
 8008f70:	40000800 	.word	0x40000800
 8008f74:	40000c00 	.word	0x40000c00
 8008f78:	40010400 	.word	0x40010400
 8008f7c:	40014000 	.word	0x40014000
 8008f80:	40014400 	.word	0x40014400
 8008f84:	40014800 	.word	0x40014800

08008f88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b083      	sub	sp, #12
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f90:	bf00      	nop
 8008f92:	370c      	adds	r7, #12
 8008f94:	46bd      	mov	sp, r7
 8008f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9a:	4770      	bx	lr

08008f9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b083      	sub	sp, #12
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008fa4:	bf00      	nop
 8008fa6:	370c      	adds	r7, #12
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fae:	4770      	bx	lr

08008fb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008fb8:	bf00      	nop
 8008fba:	370c      	adds	r7, #12
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr

08008fc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b082      	sub	sp, #8
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d101      	bne.n	8008fd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008fd2:	2301      	movs	r3, #1
 8008fd4:	e042      	b.n	800905c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d106      	bne.n	8008fee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f7f8 fb8f 	bl	800170c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2224      	movs	r2, #36	; 0x24
 8008ff2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	681a      	ldr	r2, [r3, #0]
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f022 0201 	bic.w	r2, r2, #1
 8009004:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f000 f8c2 	bl	8009190 <UART_SetConfig>
 800900c:	4603      	mov	r3, r0
 800900e:	2b01      	cmp	r3, #1
 8009010:	d101      	bne.n	8009016 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009012:	2301      	movs	r3, #1
 8009014:	e022      	b.n	800905c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800901a:	2b00      	cmp	r3, #0
 800901c:	d002      	beq.n	8009024 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f000 fe66 	bl	8009cf0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	685a      	ldr	r2, [r3, #4]
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009032:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	689a      	ldr	r2, [r3, #8]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009042:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	681a      	ldr	r2, [r3, #0]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f042 0201 	orr.w	r2, r2, #1
 8009052:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009054:	6878      	ldr	r0, [r7, #4]
 8009056:	f000 feed 	bl	8009e34 <UART_CheckIdleState>
 800905a:	4603      	mov	r3, r0
}
 800905c:	4618      	mov	r0, r3
 800905e:	3708      	adds	r7, #8
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}

08009064 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b08a      	sub	sp, #40	; 0x28
 8009068:	af02      	add	r7, sp, #8
 800906a:	60f8      	str	r0, [r7, #12]
 800906c:	60b9      	str	r1, [r7, #8]
 800906e:	603b      	str	r3, [r7, #0]
 8009070:	4613      	mov	r3, r2
 8009072:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800907a:	2b20      	cmp	r3, #32
 800907c:	f040 8083 	bne.w	8009186 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d002      	beq.n	800908c <HAL_UART_Transmit+0x28>
 8009086:	88fb      	ldrh	r3, [r7, #6]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d101      	bne.n	8009090 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800908c:	2301      	movs	r3, #1
 800908e:	e07b      	b.n	8009188 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009096:	2b01      	cmp	r3, #1
 8009098:	d101      	bne.n	800909e <HAL_UART_Transmit+0x3a>
 800909a:	2302      	movs	r3, #2
 800909c:	e074      	b.n	8009188 <HAL_UART_Transmit+0x124>
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2201      	movs	r2, #1
 80090a2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	2200      	movs	r2, #0
 80090aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	2221      	movs	r2, #33	; 0x21
 80090b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80090b6:	f7f8 ff69 	bl	8001f8c <HAL_GetTick>
 80090ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	88fa      	ldrh	r2, [r7, #6]
 80090c0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	88fa      	ldrh	r2, [r7, #6]
 80090c8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	689b      	ldr	r3, [r3, #8]
 80090d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090d4:	d108      	bne.n	80090e8 <HAL_UART_Transmit+0x84>
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	691b      	ldr	r3, [r3, #16]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d104      	bne.n	80090e8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80090de:	2300      	movs	r3, #0
 80090e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	61bb      	str	r3, [r7, #24]
 80090e6:	e003      	b.n	80090f0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80090ec:	2300      	movs	r3, #0
 80090ee:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2200      	movs	r2, #0
 80090f4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 80090f8:	e02c      	b.n	8009154 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	9300      	str	r3, [sp, #0]
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	2200      	movs	r2, #0
 8009102:	2180      	movs	r1, #128	; 0x80
 8009104:	68f8      	ldr	r0, [r7, #12]
 8009106:	f000 fedd 	bl	8009ec4 <UART_WaitOnFlagUntilTimeout>
 800910a:	4603      	mov	r3, r0
 800910c:	2b00      	cmp	r3, #0
 800910e:	d001      	beq.n	8009114 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8009110:	2303      	movs	r3, #3
 8009112:	e039      	b.n	8009188 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8009114:	69fb      	ldr	r3, [r7, #28]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d10b      	bne.n	8009132 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800911a:	69bb      	ldr	r3, [r7, #24]
 800911c:	881b      	ldrh	r3, [r3, #0]
 800911e:	461a      	mov	r2, r3
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009128:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800912a:	69bb      	ldr	r3, [r7, #24]
 800912c:	3302      	adds	r3, #2
 800912e:	61bb      	str	r3, [r7, #24]
 8009130:	e007      	b.n	8009142 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009132:	69fb      	ldr	r3, [r7, #28]
 8009134:	781a      	ldrb	r2, [r3, #0]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800913c:	69fb      	ldr	r3, [r7, #28]
 800913e:	3301      	adds	r3, #1
 8009140:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009148:	b29b      	uxth	r3, r3
 800914a:	3b01      	subs	r3, #1
 800914c:	b29a      	uxth	r2, r3
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800915a:	b29b      	uxth	r3, r3
 800915c:	2b00      	cmp	r3, #0
 800915e:	d1cc      	bne.n	80090fa <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	9300      	str	r3, [sp, #0]
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	2200      	movs	r2, #0
 8009168:	2140      	movs	r1, #64	; 0x40
 800916a:	68f8      	ldr	r0, [r7, #12]
 800916c:	f000 feaa 	bl	8009ec4 <UART_WaitOnFlagUntilTimeout>
 8009170:	4603      	mov	r3, r0
 8009172:	2b00      	cmp	r3, #0
 8009174:	d001      	beq.n	800917a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8009176:	2303      	movs	r3, #3
 8009178:	e006      	b.n	8009188 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	2220      	movs	r2, #32
 800917e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8009182:	2300      	movs	r3, #0
 8009184:	e000      	b.n	8009188 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8009186:	2302      	movs	r3, #2
  }
}
 8009188:	4618      	mov	r0, r3
 800918a:	3720      	adds	r7, #32
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}

08009190 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009190:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8009194:	b08e      	sub	sp, #56	; 0x38
 8009196:	af00      	add	r7, sp, #0
 8009198:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800919a:	2300      	movs	r3, #0
 800919c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	689a      	ldr	r2, [r3, #8]
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	691b      	ldr	r3, [r3, #16]
 80091a8:	431a      	orrs	r2, r3
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	695b      	ldr	r3, [r3, #20]
 80091ae:	431a      	orrs	r2, r3
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	69db      	ldr	r3, [r3, #28]
 80091b4:	4313      	orrs	r3, r2
 80091b6:	637b      	str	r3, [r7, #52]	; 0x34
  tmpreg |= (uint32_t)huart->FifoMode;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80091be:	4313      	orrs	r3, r2
 80091c0:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	681a      	ldr	r2, [r3, #0]
 80091c8:	4bc1      	ldr	r3, [pc, #772]	; (80094d0 <UART_SetConfig+0x340>)
 80091ca:	4013      	ands	r3, r2
 80091cc:	687a      	ldr	r2, [r7, #4]
 80091ce:	6812      	ldr	r2, [r2, #0]
 80091d0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80091d2:	430b      	orrs	r3, r1
 80091d4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	68da      	ldr	r2, [r3, #12]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	430a      	orrs	r2, r1
 80091ea:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	699b      	ldr	r3, [r3, #24]
 80091f0:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	4ab7      	ldr	r2, [pc, #732]	; (80094d4 <UART_SetConfig+0x344>)
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d004      	beq.n	8009206 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6a1b      	ldr	r3, [r3, #32]
 8009200:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009202:	4313      	orrs	r3, r2
 8009204:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	689a      	ldr	r2, [r3, #8]
 800920c:	4bb2      	ldr	r3, [pc, #712]	; (80094d8 <UART_SetConfig+0x348>)
 800920e:	4013      	ands	r3, r2
 8009210:	687a      	ldr	r2, [r7, #4]
 8009212:	6812      	ldr	r2, [r2, #0]
 8009214:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009216:	430b      	orrs	r3, r1
 8009218:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009220:	f023 010f 	bic.w	r1, r3, #15
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	430a      	orrs	r2, r1
 800922e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	4aa9      	ldr	r2, [pc, #676]	; (80094dc <UART_SetConfig+0x34c>)
 8009236:	4293      	cmp	r3, r2
 8009238:	d177      	bne.n	800932a <UART_SetConfig+0x19a>
 800923a:	4ba9      	ldr	r3, [pc, #676]	; (80094e0 <UART_SetConfig+0x350>)
 800923c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800923e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009242:	2b28      	cmp	r3, #40	; 0x28
 8009244:	d86c      	bhi.n	8009320 <UART_SetConfig+0x190>
 8009246:	a201      	add	r2, pc, #4	; (adr r2, 800924c <UART_SetConfig+0xbc>)
 8009248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800924c:	080092f1 	.word	0x080092f1
 8009250:	08009321 	.word	0x08009321
 8009254:	08009321 	.word	0x08009321
 8009258:	08009321 	.word	0x08009321
 800925c:	08009321 	.word	0x08009321
 8009260:	08009321 	.word	0x08009321
 8009264:	08009321 	.word	0x08009321
 8009268:	08009321 	.word	0x08009321
 800926c:	080092f9 	.word	0x080092f9
 8009270:	08009321 	.word	0x08009321
 8009274:	08009321 	.word	0x08009321
 8009278:	08009321 	.word	0x08009321
 800927c:	08009321 	.word	0x08009321
 8009280:	08009321 	.word	0x08009321
 8009284:	08009321 	.word	0x08009321
 8009288:	08009321 	.word	0x08009321
 800928c:	08009301 	.word	0x08009301
 8009290:	08009321 	.word	0x08009321
 8009294:	08009321 	.word	0x08009321
 8009298:	08009321 	.word	0x08009321
 800929c:	08009321 	.word	0x08009321
 80092a0:	08009321 	.word	0x08009321
 80092a4:	08009321 	.word	0x08009321
 80092a8:	08009321 	.word	0x08009321
 80092ac:	08009309 	.word	0x08009309
 80092b0:	08009321 	.word	0x08009321
 80092b4:	08009321 	.word	0x08009321
 80092b8:	08009321 	.word	0x08009321
 80092bc:	08009321 	.word	0x08009321
 80092c0:	08009321 	.word	0x08009321
 80092c4:	08009321 	.word	0x08009321
 80092c8:	08009321 	.word	0x08009321
 80092cc:	08009311 	.word	0x08009311
 80092d0:	08009321 	.word	0x08009321
 80092d4:	08009321 	.word	0x08009321
 80092d8:	08009321 	.word	0x08009321
 80092dc:	08009321 	.word	0x08009321
 80092e0:	08009321 	.word	0x08009321
 80092e4:	08009321 	.word	0x08009321
 80092e8:	08009321 	.word	0x08009321
 80092ec:	08009319 	.word	0x08009319
 80092f0:	2301      	movs	r3, #1
 80092f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80092f6:	e233      	b.n	8009760 <UART_SetConfig+0x5d0>
 80092f8:	2304      	movs	r3, #4
 80092fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80092fe:	e22f      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009300:	2308      	movs	r3, #8
 8009302:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009306:	e22b      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009308:	2310      	movs	r3, #16
 800930a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800930e:	e227      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009310:	2320      	movs	r3, #32
 8009312:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009316:	e223      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009318:	2340      	movs	r3, #64	; 0x40
 800931a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800931e:	e21f      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009320:	2380      	movs	r3, #128	; 0x80
 8009322:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009326:	bf00      	nop
 8009328:	e21a      	b.n	8009760 <UART_SetConfig+0x5d0>
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	4a6d      	ldr	r2, [pc, #436]	; (80094e4 <UART_SetConfig+0x354>)
 8009330:	4293      	cmp	r3, r2
 8009332:	d132      	bne.n	800939a <UART_SetConfig+0x20a>
 8009334:	4b6a      	ldr	r3, [pc, #424]	; (80094e0 <UART_SetConfig+0x350>)
 8009336:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009338:	f003 0307 	and.w	r3, r3, #7
 800933c:	2b05      	cmp	r3, #5
 800933e:	d827      	bhi.n	8009390 <UART_SetConfig+0x200>
 8009340:	a201      	add	r2, pc, #4	; (adr r2, 8009348 <UART_SetConfig+0x1b8>)
 8009342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009346:	bf00      	nop
 8009348:	08009361 	.word	0x08009361
 800934c:	08009369 	.word	0x08009369
 8009350:	08009371 	.word	0x08009371
 8009354:	08009379 	.word	0x08009379
 8009358:	08009381 	.word	0x08009381
 800935c:	08009389 	.word	0x08009389
 8009360:	2300      	movs	r3, #0
 8009362:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009366:	e1fb      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009368:	2304      	movs	r3, #4
 800936a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800936e:	e1f7      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009370:	2308      	movs	r3, #8
 8009372:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009376:	e1f3      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009378:	2310      	movs	r3, #16
 800937a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800937e:	e1ef      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009380:	2320      	movs	r3, #32
 8009382:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009386:	e1eb      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009388:	2340      	movs	r3, #64	; 0x40
 800938a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800938e:	e1e7      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009390:	2380      	movs	r3, #128	; 0x80
 8009392:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009396:	bf00      	nop
 8009398:	e1e2      	b.n	8009760 <UART_SetConfig+0x5d0>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	4a52      	ldr	r2, [pc, #328]	; (80094e8 <UART_SetConfig+0x358>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d132      	bne.n	800940a <UART_SetConfig+0x27a>
 80093a4:	4b4e      	ldr	r3, [pc, #312]	; (80094e0 <UART_SetConfig+0x350>)
 80093a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093a8:	f003 0307 	and.w	r3, r3, #7
 80093ac:	2b05      	cmp	r3, #5
 80093ae:	d827      	bhi.n	8009400 <UART_SetConfig+0x270>
 80093b0:	a201      	add	r2, pc, #4	; (adr r2, 80093b8 <UART_SetConfig+0x228>)
 80093b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093b6:	bf00      	nop
 80093b8:	080093d1 	.word	0x080093d1
 80093bc:	080093d9 	.word	0x080093d9
 80093c0:	080093e1 	.word	0x080093e1
 80093c4:	080093e9 	.word	0x080093e9
 80093c8:	080093f1 	.word	0x080093f1
 80093cc:	080093f9 	.word	0x080093f9
 80093d0:	2300      	movs	r3, #0
 80093d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093d6:	e1c3      	b.n	8009760 <UART_SetConfig+0x5d0>
 80093d8:	2304      	movs	r3, #4
 80093da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093de:	e1bf      	b.n	8009760 <UART_SetConfig+0x5d0>
 80093e0:	2308      	movs	r3, #8
 80093e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093e6:	e1bb      	b.n	8009760 <UART_SetConfig+0x5d0>
 80093e8:	2310      	movs	r3, #16
 80093ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093ee:	e1b7      	b.n	8009760 <UART_SetConfig+0x5d0>
 80093f0:	2320      	movs	r3, #32
 80093f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093f6:	e1b3      	b.n	8009760 <UART_SetConfig+0x5d0>
 80093f8:	2340      	movs	r3, #64	; 0x40
 80093fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093fe:	e1af      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009400:	2380      	movs	r3, #128	; 0x80
 8009402:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009406:	bf00      	nop
 8009408:	e1aa      	b.n	8009760 <UART_SetConfig+0x5d0>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	4a37      	ldr	r2, [pc, #220]	; (80094ec <UART_SetConfig+0x35c>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d132      	bne.n	800947a <UART_SetConfig+0x2ea>
 8009414:	4b32      	ldr	r3, [pc, #200]	; (80094e0 <UART_SetConfig+0x350>)
 8009416:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009418:	f003 0307 	and.w	r3, r3, #7
 800941c:	2b05      	cmp	r3, #5
 800941e:	d827      	bhi.n	8009470 <UART_SetConfig+0x2e0>
 8009420:	a201      	add	r2, pc, #4	; (adr r2, 8009428 <UART_SetConfig+0x298>)
 8009422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009426:	bf00      	nop
 8009428:	08009441 	.word	0x08009441
 800942c:	08009449 	.word	0x08009449
 8009430:	08009451 	.word	0x08009451
 8009434:	08009459 	.word	0x08009459
 8009438:	08009461 	.word	0x08009461
 800943c:	08009469 	.word	0x08009469
 8009440:	2300      	movs	r3, #0
 8009442:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009446:	e18b      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009448:	2304      	movs	r3, #4
 800944a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800944e:	e187      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009450:	2308      	movs	r3, #8
 8009452:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009456:	e183      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009458:	2310      	movs	r3, #16
 800945a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800945e:	e17f      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009460:	2320      	movs	r3, #32
 8009462:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009466:	e17b      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009468:	2340      	movs	r3, #64	; 0x40
 800946a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800946e:	e177      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009470:	2380      	movs	r3, #128	; 0x80
 8009472:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009476:	bf00      	nop
 8009478:	e172      	b.n	8009760 <UART_SetConfig+0x5d0>
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	4a1c      	ldr	r2, [pc, #112]	; (80094f0 <UART_SetConfig+0x360>)
 8009480:	4293      	cmp	r3, r2
 8009482:	d144      	bne.n	800950e <UART_SetConfig+0x37e>
 8009484:	4b16      	ldr	r3, [pc, #88]	; (80094e0 <UART_SetConfig+0x350>)
 8009486:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009488:	f003 0307 	and.w	r3, r3, #7
 800948c:	2b05      	cmp	r3, #5
 800948e:	d839      	bhi.n	8009504 <UART_SetConfig+0x374>
 8009490:	a201      	add	r2, pc, #4	; (adr r2, 8009498 <UART_SetConfig+0x308>)
 8009492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009496:	bf00      	nop
 8009498:	080094b1 	.word	0x080094b1
 800949c:	080094b9 	.word	0x080094b9
 80094a0:	080094c1 	.word	0x080094c1
 80094a4:	080094c9 	.word	0x080094c9
 80094a8:	080094f5 	.word	0x080094f5
 80094ac:	080094fd 	.word	0x080094fd
 80094b0:	2300      	movs	r3, #0
 80094b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80094b6:	e153      	b.n	8009760 <UART_SetConfig+0x5d0>
 80094b8:	2304      	movs	r3, #4
 80094ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80094be:	e14f      	b.n	8009760 <UART_SetConfig+0x5d0>
 80094c0:	2308      	movs	r3, #8
 80094c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80094c6:	e14b      	b.n	8009760 <UART_SetConfig+0x5d0>
 80094c8:	2310      	movs	r3, #16
 80094ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80094ce:	e147      	b.n	8009760 <UART_SetConfig+0x5d0>
 80094d0:	cfff69f3 	.word	0xcfff69f3
 80094d4:	58000c00 	.word	0x58000c00
 80094d8:	11fff4ff 	.word	0x11fff4ff
 80094dc:	40011000 	.word	0x40011000
 80094e0:	58024400 	.word	0x58024400
 80094e4:	40004400 	.word	0x40004400
 80094e8:	40004800 	.word	0x40004800
 80094ec:	40004c00 	.word	0x40004c00
 80094f0:	40005000 	.word	0x40005000
 80094f4:	2320      	movs	r3, #32
 80094f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80094fa:	e131      	b.n	8009760 <UART_SetConfig+0x5d0>
 80094fc:	2340      	movs	r3, #64	; 0x40
 80094fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009502:	e12d      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009504:	2380      	movs	r3, #128	; 0x80
 8009506:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800950a:	bf00      	nop
 800950c:	e128      	b.n	8009760 <UART_SetConfig+0x5d0>
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	4ab6      	ldr	r2, [pc, #728]	; (80097ec <UART_SetConfig+0x65c>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d178      	bne.n	800960a <UART_SetConfig+0x47a>
 8009518:	4bb5      	ldr	r3, [pc, #724]	; (80097f0 <UART_SetConfig+0x660>)
 800951a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800951c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009520:	2b28      	cmp	r3, #40	; 0x28
 8009522:	d86d      	bhi.n	8009600 <UART_SetConfig+0x470>
 8009524:	a201      	add	r2, pc, #4	; (adr r2, 800952c <UART_SetConfig+0x39c>)
 8009526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800952a:	bf00      	nop
 800952c:	080095d1 	.word	0x080095d1
 8009530:	08009601 	.word	0x08009601
 8009534:	08009601 	.word	0x08009601
 8009538:	08009601 	.word	0x08009601
 800953c:	08009601 	.word	0x08009601
 8009540:	08009601 	.word	0x08009601
 8009544:	08009601 	.word	0x08009601
 8009548:	08009601 	.word	0x08009601
 800954c:	080095d9 	.word	0x080095d9
 8009550:	08009601 	.word	0x08009601
 8009554:	08009601 	.word	0x08009601
 8009558:	08009601 	.word	0x08009601
 800955c:	08009601 	.word	0x08009601
 8009560:	08009601 	.word	0x08009601
 8009564:	08009601 	.word	0x08009601
 8009568:	08009601 	.word	0x08009601
 800956c:	080095e1 	.word	0x080095e1
 8009570:	08009601 	.word	0x08009601
 8009574:	08009601 	.word	0x08009601
 8009578:	08009601 	.word	0x08009601
 800957c:	08009601 	.word	0x08009601
 8009580:	08009601 	.word	0x08009601
 8009584:	08009601 	.word	0x08009601
 8009588:	08009601 	.word	0x08009601
 800958c:	080095e9 	.word	0x080095e9
 8009590:	08009601 	.word	0x08009601
 8009594:	08009601 	.word	0x08009601
 8009598:	08009601 	.word	0x08009601
 800959c:	08009601 	.word	0x08009601
 80095a0:	08009601 	.word	0x08009601
 80095a4:	08009601 	.word	0x08009601
 80095a8:	08009601 	.word	0x08009601
 80095ac:	080095f1 	.word	0x080095f1
 80095b0:	08009601 	.word	0x08009601
 80095b4:	08009601 	.word	0x08009601
 80095b8:	08009601 	.word	0x08009601
 80095bc:	08009601 	.word	0x08009601
 80095c0:	08009601 	.word	0x08009601
 80095c4:	08009601 	.word	0x08009601
 80095c8:	08009601 	.word	0x08009601
 80095cc:	080095f9 	.word	0x080095f9
 80095d0:	2301      	movs	r3, #1
 80095d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80095d6:	e0c3      	b.n	8009760 <UART_SetConfig+0x5d0>
 80095d8:	2304      	movs	r3, #4
 80095da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80095de:	e0bf      	b.n	8009760 <UART_SetConfig+0x5d0>
 80095e0:	2308      	movs	r3, #8
 80095e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80095e6:	e0bb      	b.n	8009760 <UART_SetConfig+0x5d0>
 80095e8:	2310      	movs	r3, #16
 80095ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80095ee:	e0b7      	b.n	8009760 <UART_SetConfig+0x5d0>
 80095f0:	2320      	movs	r3, #32
 80095f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80095f6:	e0b3      	b.n	8009760 <UART_SetConfig+0x5d0>
 80095f8:	2340      	movs	r3, #64	; 0x40
 80095fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80095fe:	e0af      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009600:	2380      	movs	r3, #128	; 0x80
 8009602:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009606:	bf00      	nop
 8009608:	e0aa      	b.n	8009760 <UART_SetConfig+0x5d0>
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	4a79      	ldr	r2, [pc, #484]	; (80097f4 <UART_SetConfig+0x664>)
 8009610:	4293      	cmp	r3, r2
 8009612:	d132      	bne.n	800967a <UART_SetConfig+0x4ea>
 8009614:	4b76      	ldr	r3, [pc, #472]	; (80097f0 <UART_SetConfig+0x660>)
 8009616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009618:	f003 0307 	and.w	r3, r3, #7
 800961c:	2b05      	cmp	r3, #5
 800961e:	d827      	bhi.n	8009670 <UART_SetConfig+0x4e0>
 8009620:	a201      	add	r2, pc, #4	; (adr r2, 8009628 <UART_SetConfig+0x498>)
 8009622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009626:	bf00      	nop
 8009628:	08009641 	.word	0x08009641
 800962c:	08009649 	.word	0x08009649
 8009630:	08009651 	.word	0x08009651
 8009634:	08009659 	.word	0x08009659
 8009638:	08009661 	.word	0x08009661
 800963c:	08009669 	.word	0x08009669
 8009640:	2300      	movs	r3, #0
 8009642:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009646:	e08b      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009648:	2304      	movs	r3, #4
 800964a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800964e:	e087      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009650:	2308      	movs	r3, #8
 8009652:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009656:	e083      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009658:	2310      	movs	r3, #16
 800965a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800965e:	e07f      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009660:	2320      	movs	r3, #32
 8009662:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009666:	e07b      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009668:	2340      	movs	r3, #64	; 0x40
 800966a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800966e:	e077      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009670:	2380      	movs	r3, #128	; 0x80
 8009672:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009676:	bf00      	nop
 8009678:	e072      	b.n	8009760 <UART_SetConfig+0x5d0>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	4a5e      	ldr	r2, [pc, #376]	; (80097f8 <UART_SetConfig+0x668>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d132      	bne.n	80096ea <UART_SetConfig+0x55a>
 8009684:	4b5a      	ldr	r3, [pc, #360]	; (80097f0 <UART_SetConfig+0x660>)
 8009686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009688:	f003 0307 	and.w	r3, r3, #7
 800968c:	2b05      	cmp	r3, #5
 800968e:	d827      	bhi.n	80096e0 <UART_SetConfig+0x550>
 8009690:	a201      	add	r2, pc, #4	; (adr r2, 8009698 <UART_SetConfig+0x508>)
 8009692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009696:	bf00      	nop
 8009698:	080096b1 	.word	0x080096b1
 800969c:	080096b9 	.word	0x080096b9
 80096a0:	080096c1 	.word	0x080096c1
 80096a4:	080096c9 	.word	0x080096c9
 80096a8:	080096d1 	.word	0x080096d1
 80096ac:	080096d9 	.word	0x080096d9
 80096b0:	2300      	movs	r3, #0
 80096b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80096b6:	e053      	b.n	8009760 <UART_SetConfig+0x5d0>
 80096b8:	2304      	movs	r3, #4
 80096ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80096be:	e04f      	b.n	8009760 <UART_SetConfig+0x5d0>
 80096c0:	2308      	movs	r3, #8
 80096c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80096c6:	e04b      	b.n	8009760 <UART_SetConfig+0x5d0>
 80096c8:	2310      	movs	r3, #16
 80096ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80096ce:	e047      	b.n	8009760 <UART_SetConfig+0x5d0>
 80096d0:	2320      	movs	r3, #32
 80096d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80096d6:	e043      	b.n	8009760 <UART_SetConfig+0x5d0>
 80096d8:	2340      	movs	r3, #64	; 0x40
 80096da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80096de:	e03f      	b.n	8009760 <UART_SetConfig+0x5d0>
 80096e0:	2380      	movs	r3, #128	; 0x80
 80096e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80096e6:	bf00      	nop
 80096e8:	e03a      	b.n	8009760 <UART_SetConfig+0x5d0>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a43      	ldr	r2, [pc, #268]	; (80097fc <UART_SetConfig+0x66c>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d132      	bne.n	800975a <UART_SetConfig+0x5ca>
 80096f4:	4b3e      	ldr	r3, [pc, #248]	; (80097f0 <UART_SetConfig+0x660>)
 80096f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096f8:	f003 0307 	and.w	r3, r3, #7
 80096fc:	2b05      	cmp	r3, #5
 80096fe:	d827      	bhi.n	8009750 <UART_SetConfig+0x5c0>
 8009700:	a201      	add	r2, pc, #4	; (adr r2, 8009708 <UART_SetConfig+0x578>)
 8009702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009706:	bf00      	nop
 8009708:	08009721 	.word	0x08009721
 800970c:	08009729 	.word	0x08009729
 8009710:	08009731 	.word	0x08009731
 8009714:	08009739 	.word	0x08009739
 8009718:	08009741 	.word	0x08009741
 800971c:	08009749 	.word	0x08009749
 8009720:	2302      	movs	r3, #2
 8009722:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009726:	e01b      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009728:	2304      	movs	r3, #4
 800972a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800972e:	e017      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009730:	2308      	movs	r3, #8
 8009732:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009736:	e013      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009738:	2310      	movs	r3, #16
 800973a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800973e:	e00f      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009740:	2320      	movs	r3, #32
 8009742:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009746:	e00b      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009748:	2340      	movs	r3, #64	; 0x40
 800974a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800974e:	e007      	b.n	8009760 <UART_SetConfig+0x5d0>
 8009750:	2380      	movs	r3, #128	; 0x80
 8009752:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009756:	bf00      	nop
 8009758:	e002      	b.n	8009760 <UART_SetConfig+0x5d0>
 800975a:	2380      	movs	r3, #128	; 0x80
 800975c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	4a25      	ldr	r2, [pc, #148]	; (80097fc <UART_SetConfig+0x66c>)
 8009766:	4293      	cmp	r3, r2
 8009768:	f040 80b8 	bne.w	80098dc <UART_SetConfig+0x74c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800976c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009770:	2b08      	cmp	r3, #8
 8009772:	d019      	beq.n	80097a8 <UART_SetConfig+0x618>
 8009774:	2b08      	cmp	r3, #8
 8009776:	dc04      	bgt.n	8009782 <UART_SetConfig+0x5f2>
 8009778:	2b02      	cmp	r3, #2
 800977a:	d009      	beq.n	8009790 <UART_SetConfig+0x600>
 800977c:	2b04      	cmp	r3, #4
 800977e:	d00b      	beq.n	8009798 <UART_SetConfig+0x608>
 8009780:	e042      	b.n	8009808 <UART_SetConfig+0x678>
 8009782:	2b20      	cmp	r3, #32
 8009784:	d02b      	beq.n	80097de <UART_SetConfig+0x64e>
 8009786:	2b40      	cmp	r3, #64	; 0x40
 8009788:	d02c      	beq.n	80097e4 <UART_SetConfig+0x654>
 800978a:	2b10      	cmp	r3, #16
 800978c:	d014      	beq.n	80097b8 <UART_SetConfig+0x628>
 800978e:	e03b      	b.n	8009808 <UART_SetConfig+0x678>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009790:	f7fe fc62 	bl	8008058 <HAL_RCCEx_GetD3PCLK1Freq>
 8009794:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009796:	e03d      	b.n	8009814 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009798:	f107 0314 	add.w	r3, r7, #20
 800979c:	4618      	mov	r0, r3
 800979e:	f7fe fc71 	bl	8008084 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80097a2:	69bb      	ldr	r3, [r7, #24]
 80097a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097a6:	e035      	b.n	8009814 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80097a8:	f107 0308 	add.w	r3, r7, #8
 80097ac:	4618      	mov	r0, r3
 80097ae:	f7fe fdb5 	bl	800831c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097b6:	e02d      	b.n	8009814 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80097b8:	4b0d      	ldr	r3, [pc, #52]	; (80097f0 <UART_SetConfig+0x660>)
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	f003 0320 	and.w	r3, r3, #32
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d009      	beq.n	80097d8 <UART_SetConfig+0x648>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80097c4:	4b0a      	ldr	r3, [pc, #40]	; (80097f0 <UART_SetConfig+0x660>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	08db      	lsrs	r3, r3, #3
 80097ca:	f003 0303 	and.w	r3, r3, #3
 80097ce:	4a0c      	ldr	r2, [pc, #48]	; (8009800 <UART_SetConfig+0x670>)
 80097d0:	fa22 f303 	lsr.w	r3, r2, r3
 80097d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80097d6:	e01d      	b.n	8009814 <UART_SetConfig+0x684>
          pclk = (uint32_t) HSI_VALUE;
 80097d8:	4b09      	ldr	r3, [pc, #36]	; (8009800 <UART_SetConfig+0x670>)
 80097da:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097dc:	e01a      	b.n	8009814 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80097de:	4b09      	ldr	r3, [pc, #36]	; (8009804 <UART_SetConfig+0x674>)
 80097e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097e2:	e017      	b.n	8009814 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80097e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097ea:	e013      	b.n	8009814 <UART_SetConfig+0x684>
 80097ec:	40011400 	.word	0x40011400
 80097f0:	58024400 	.word	0x58024400
 80097f4:	40007800 	.word	0x40007800
 80097f8:	40007c00 	.word	0x40007c00
 80097fc:	58000c00 	.word	0x58000c00
 8009800:	03d09000 	.word	0x03d09000
 8009804:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8009808:	2300      	movs	r3, #0
 800980a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800980c:	2301      	movs	r3, #1
 800980e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009812:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009816:	2b00      	cmp	r3, #0
 8009818:	f000 824d 	beq.w	8009cb6 <UART_SetConfig+0xb26>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009820:	4aad      	ldr	r2, [pc, #692]	; (8009ad8 <UART_SetConfig+0x948>)
 8009822:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009826:	461a      	mov	r2, r3
 8009828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800982a:	fbb3 f3f2 	udiv	r3, r3, r2
 800982e:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	685a      	ldr	r2, [r3, #4]
 8009834:	4613      	mov	r3, r2
 8009836:	005b      	lsls	r3, r3, #1
 8009838:	4413      	add	r3, r2
 800983a:	6a3a      	ldr	r2, [r7, #32]
 800983c:	429a      	cmp	r2, r3
 800983e:	d305      	bcc.n	800984c <UART_SetConfig+0x6bc>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	685b      	ldr	r3, [r3, #4]
 8009844:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009846:	6a3a      	ldr	r2, [r7, #32]
 8009848:	429a      	cmp	r2, r3
 800984a:	d903      	bls.n	8009854 <UART_SetConfig+0x6c4>
      {
        ret = HAL_ERROR;
 800984c:	2301      	movs	r3, #1
 800984e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8009852:	e230      	b.n	8009cb6 <UART_SetConfig+0xb26>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009856:	4618      	mov	r0, r3
 8009858:	f04f 0100 	mov.w	r1, #0
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009860:	4a9d      	ldr	r2, [pc, #628]	; (8009ad8 <UART_SetConfig+0x948>)
 8009862:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009866:	b29b      	uxth	r3, r3
 8009868:	f04f 0400 	mov.w	r4, #0
 800986c:	461a      	mov	r2, r3
 800986e:	4623      	mov	r3, r4
 8009870:	f7f6 fd98 	bl	80003a4 <__aeabi_uldivmod>
 8009874:	4603      	mov	r3, r0
 8009876:	460c      	mov	r4, r1
 8009878:	4619      	mov	r1, r3
 800987a:	4622      	mov	r2, r4
 800987c:	f04f 0300 	mov.w	r3, #0
 8009880:	f04f 0400 	mov.w	r4, #0
 8009884:	0214      	lsls	r4, r2, #8
 8009886:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800988a:	020b      	lsls	r3, r1, #8
 800988c:	687a      	ldr	r2, [r7, #4]
 800988e:	6852      	ldr	r2, [r2, #4]
 8009890:	0852      	lsrs	r2, r2, #1
 8009892:	4611      	mov	r1, r2
 8009894:	f04f 0200 	mov.w	r2, #0
 8009898:	eb13 0b01 	adds.w	fp, r3, r1
 800989c:	eb44 0c02 	adc.w	ip, r4, r2
 80098a0:	4658      	mov	r0, fp
 80098a2:	4661      	mov	r1, ip
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	685b      	ldr	r3, [r3, #4]
 80098a8:	f04f 0400 	mov.w	r4, #0
 80098ac:	461a      	mov	r2, r3
 80098ae:	4623      	mov	r3, r4
 80098b0:	f7f6 fd78 	bl	80003a4 <__aeabi_uldivmod>
 80098b4:	4603      	mov	r3, r0
 80098b6:	460c      	mov	r4, r1
 80098b8:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80098ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80098c0:	d308      	bcc.n	80098d4 <UART_SetConfig+0x744>
 80098c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80098c8:	d204      	bcs.n	80098d4 <UART_SetConfig+0x744>
        {
          huart->Instance->BRR = usartdiv;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80098d0:	60da      	str	r2, [r3, #12]
 80098d2:	e1f0      	b.n	8009cb6 <UART_SetConfig+0xb26>
        }
        else
        {
          ret = HAL_ERROR;
 80098d4:	2301      	movs	r3, #1
 80098d6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80098da:	e1ec      	b.n	8009cb6 <UART_SetConfig+0xb26>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	69db      	ldr	r3, [r3, #28]
 80098e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80098e4:	f040 8100 	bne.w	8009ae8 <UART_SetConfig+0x958>
  {
    switch (clocksource)
 80098e8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80098ec:	2b40      	cmp	r3, #64	; 0x40
 80098ee:	f200 80b7 	bhi.w	8009a60 <UART_SetConfig+0x8d0>
 80098f2:	a201      	add	r2, pc, #4	; (adr r2, 80098f8 <UART_SetConfig+0x768>)
 80098f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098f8:	080099fd 	.word	0x080099fd
 80098fc:	08009a05 	.word	0x08009a05
 8009900:	08009a61 	.word	0x08009a61
 8009904:	08009a61 	.word	0x08009a61
 8009908:	08009a0d 	.word	0x08009a0d
 800990c:	08009a61 	.word	0x08009a61
 8009910:	08009a61 	.word	0x08009a61
 8009914:	08009a61 	.word	0x08009a61
 8009918:	08009a1d 	.word	0x08009a1d
 800991c:	08009a61 	.word	0x08009a61
 8009920:	08009a61 	.word	0x08009a61
 8009924:	08009a61 	.word	0x08009a61
 8009928:	08009a61 	.word	0x08009a61
 800992c:	08009a61 	.word	0x08009a61
 8009930:	08009a61 	.word	0x08009a61
 8009934:	08009a61 	.word	0x08009a61
 8009938:	08009a2d 	.word	0x08009a2d
 800993c:	08009a61 	.word	0x08009a61
 8009940:	08009a61 	.word	0x08009a61
 8009944:	08009a61 	.word	0x08009a61
 8009948:	08009a61 	.word	0x08009a61
 800994c:	08009a61 	.word	0x08009a61
 8009950:	08009a61 	.word	0x08009a61
 8009954:	08009a61 	.word	0x08009a61
 8009958:	08009a61 	.word	0x08009a61
 800995c:	08009a61 	.word	0x08009a61
 8009960:	08009a61 	.word	0x08009a61
 8009964:	08009a61 	.word	0x08009a61
 8009968:	08009a61 	.word	0x08009a61
 800996c:	08009a61 	.word	0x08009a61
 8009970:	08009a61 	.word	0x08009a61
 8009974:	08009a61 	.word	0x08009a61
 8009978:	08009a53 	.word	0x08009a53
 800997c:	08009a61 	.word	0x08009a61
 8009980:	08009a61 	.word	0x08009a61
 8009984:	08009a61 	.word	0x08009a61
 8009988:	08009a61 	.word	0x08009a61
 800998c:	08009a61 	.word	0x08009a61
 8009990:	08009a61 	.word	0x08009a61
 8009994:	08009a61 	.word	0x08009a61
 8009998:	08009a61 	.word	0x08009a61
 800999c:	08009a61 	.word	0x08009a61
 80099a0:	08009a61 	.word	0x08009a61
 80099a4:	08009a61 	.word	0x08009a61
 80099a8:	08009a61 	.word	0x08009a61
 80099ac:	08009a61 	.word	0x08009a61
 80099b0:	08009a61 	.word	0x08009a61
 80099b4:	08009a61 	.word	0x08009a61
 80099b8:	08009a61 	.word	0x08009a61
 80099bc:	08009a61 	.word	0x08009a61
 80099c0:	08009a61 	.word	0x08009a61
 80099c4:	08009a61 	.word	0x08009a61
 80099c8:	08009a61 	.word	0x08009a61
 80099cc:	08009a61 	.word	0x08009a61
 80099d0:	08009a61 	.word	0x08009a61
 80099d4:	08009a61 	.word	0x08009a61
 80099d8:	08009a61 	.word	0x08009a61
 80099dc:	08009a61 	.word	0x08009a61
 80099e0:	08009a61 	.word	0x08009a61
 80099e4:	08009a61 	.word	0x08009a61
 80099e8:	08009a61 	.word	0x08009a61
 80099ec:	08009a61 	.word	0x08009a61
 80099f0:	08009a61 	.word	0x08009a61
 80099f4:	08009a61 	.word	0x08009a61
 80099f8:	08009a59 	.word	0x08009a59
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80099fc:	f7fd fbd0 	bl	80071a0 <HAL_RCC_GetPCLK1Freq>
 8009a00:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009a02:	e033      	b.n	8009a6c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009a04:	f7fd fbe2 	bl	80071cc <HAL_RCC_GetPCLK2Freq>
 8009a08:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009a0a:	e02f      	b.n	8009a6c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a0c:	f107 0314 	add.w	r3, r7, #20
 8009a10:	4618      	mov	r0, r3
 8009a12:	f7fe fb37 	bl	8008084 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009a16:	69bb      	ldr	r3, [r7, #24]
 8009a18:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009a1a:	e027      	b.n	8009a6c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a1c:	f107 0308 	add.w	r3, r7, #8
 8009a20:	4618      	mov	r0, r3
 8009a22:	f7fe fc7b 	bl	800831c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009a2a:	e01f      	b.n	8009a6c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009a2c:	4b2b      	ldr	r3, [pc, #172]	; (8009adc <UART_SetConfig+0x94c>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f003 0320 	and.w	r3, r3, #32
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d009      	beq.n	8009a4c <UART_SetConfig+0x8bc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009a38:	4b28      	ldr	r3, [pc, #160]	; (8009adc <UART_SetConfig+0x94c>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	08db      	lsrs	r3, r3, #3
 8009a3e:	f003 0303 	and.w	r3, r3, #3
 8009a42:	4a27      	ldr	r2, [pc, #156]	; (8009ae0 <UART_SetConfig+0x950>)
 8009a44:	fa22 f303 	lsr.w	r3, r2, r3
 8009a48:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009a4a:	e00f      	b.n	8009a6c <UART_SetConfig+0x8dc>
          pclk = (uint32_t) HSI_VALUE;
 8009a4c:	4b24      	ldr	r3, [pc, #144]	; (8009ae0 <UART_SetConfig+0x950>)
 8009a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009a50:	e00c      	b.n	8009a6c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009a52:	4b24      	ldr	r3, [pc, #144]	; (8009ae4 <UART_SetConfig+0x954>)
 8009a54:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009a56:	e009      	b.n	8009a6c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009a5e:	e005      	b.n	8009a6c <UART_SetConfig+0x8dc>
      default:
        pclk = 0U;
 8009a60:	2300      	movs	r3, #0
 8009a62:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009a64:	2301      	movs	r3, #1
 8009a66:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009a6a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	f000 8121 	beq.w	8009cb6 <UART_SetConfig+0xb26>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a78:	4a17      	ldr	r2, [pc, #92]	; (8009ad8 <UART_SetConfig+0x948>)
 8009a7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a7e:	461a      	mov	r2, r3
 8009a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a82:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a86:	005a      	lsls	r2, r3, #1
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	685b      	ldr	r3, [r3, #4]
 8009a8c:	085b      	lsrs	r3, r3, #1
 8009a8e:	441a      	add	r2, r3
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	685b      	ldr	r3, [r3, #4]
 8009a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a98:	b29b      	uxth	r3, r3
 8009a9a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a9e:	2b0f      	cmp	r3, #15
 8009aa0:	d916      	bls.n	8009ad0 <UART_SetConfig+0x940>
 8009aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009aa8:	d212      	bcs.n	8009ad0 <UART_SetConfig+0x940>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	f023 030f 	bic.w	r3, r3, #15
 8009ab2:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ab6:	085b      	lsrs	r3, r3, #1
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	f003 0307 	and.w	r3, r3, #7
 8009abe:	b29a      	uxth	r2, r3
 8009ac0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009ac2:	4313      	orrs	r3, r2
 8009ac4:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009acc:	60da      	str	r2, [r3, #12]
 8009ace:	e0f2      	b.n	8009cb6 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 8009ad0:	2301      	movs	r3, #1
 8009ad2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8009ad6:	e0ee      	b.n	8009cb6 <UART_SetConfig+0xb26>
 8009ad8:	080270b8 	.word	0x080270b8
 8009adc:	58024400 	.word	0x58024400
 8009ae0:	03d09000 	.word	0x03d09000
 8009ae4:	003d0900 	.word	0x003d0900
      }
    }
  }
  else
  {
    switch (clocksource)
 8009ae8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009aec:	2b40      	cmp	r3, #64	; 0x40
 8009aee:	f200 80b7 	bhi.w	8009c60 <UART_SetConfig+0xad0>
 8009af2:	a201      	add	r2, pc, #4	; (adr r2, 8009af8 <UART_SetConfig+0x968>)
 8009af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009af8:	08009bfd 	.word	0x08009bfd
 8009afc:	08009c05 	.word	0x08009c05
 8009b00:	08009c61 	.word	0x08009c61
 8009b04:	08009c61 	.word	0x08009c61
 8009b08:	08009c0d 	.word	0x08009c0d
 8009b0c:	08009c61 	.word	0x08009c61
 8009b10:	08009c61 	.word	0x08009c61
 8009b14:	08009c61 	.word	0x08009c61
 8009b18:	08009c1d 	.word	0x08009c1d
 8009b1c:	08009c61 	.word	0x08009c61
 8009b20:	08009c61 	.word	0x08009c61
 8009b24:	08009c61 	.word	0x08009c61
 8009b28:	08009c61 	.word	0x08009c61
 8009b2c:	08009c61 	.word	0x08009c61
 8009b30:	08009c61 	.word	0x08009c61
 8009b34:	08009c61 	.word	0x08009c61
 8009b38:	08009c2d 	.word	0x08009c2d
 8009b3c:	08009c61 	.word	0x08009c61
 8009b40:	08009c61 	.word	0x08009c61
 8009b44:	08009c61 	.word	0x08009c61
 8009b48:	08009c61 	.word	0x08009c61
 8009b4c:	08009c61 	.word	0x08009c61
 8009b50:	08009c61 	.word	0x08009c61
 8009b54:	08009c61 	.word	0x08009c61
 8009b58:	08009c61 	.word	0x08009c61
 8009b5c:	08009c61 	.word	0x08009c61
 8009b60:	08009c61 	.word	0x08009c61
 8009b64:	08009c61 	.word	0x08009c61
 8009b68:	08009c61 	.word	0x08009c61
 8009b6c:	08009c61 	.word	0x08009c61
 8009b70:	08009c61 	.word	0x08009c61
 8009b74:	08009c61 	.word	0x08009c61
 8009b78:	08009c53 	.word	0x08009c53
 8009b7c:	08009c61 	.word	0x08009c61
 8009b80:	08009c61 	.word	0x08009c61
 8009b84:	08009c61 	.word	0x08009c61
 8009b88:	08009c61 	.word	0x08009c61
 8009b8c:	08009c61 	.word	0x08009c61
 8009b90:	08009c61 	.word	0x08009c61
 8009b94:	08009c61 	.word	0x08009c61
 8009b98:	08009c61 	.word	0x08009c61
 8009b9c:	08009c61 	.word	0x08009c61
 8009ba0:	08009c61 	.word	0x08009c61
 8009ba4:	08009c61 	.word	0x08009c61
 8009ba8:	08009c61 	.word	0x08009c61
 8009bac:	08009c61 	.word	0x08009c61
 8009bb0:	08009c61 	.word	0x08009c61
 8009bb4:	08009c61 	.word	0x08009c61
 8009bb8:	08009c61 	.word	0x08009c61
 8009bbc:	08009c61 	.word	0x08009c61
 8009bc0:	08009c61 	.word	0x08009c61
 8009bc4:	08009c61 	.word	0x08009c61
 8009bc8:	08009c61 	.word	0x08009c61
 8009bcc:	08009c61 	.word	0x08009c61
 8009bd0:	08009c61 	.word	0x08009c61
 8009bd4:	08009c61 	.word	0x08009c61
 8009bd8:	08009c61 	.word	0x08009c61
 8009bdc:	08009c61 	.word	0x08009c61
 8009be0:	08009c61 	.word	0x08009c61
 8009be4:	08009c61 	.word	0x08009c61
 8009be8:	08009c61 	.word	0x08009c61
 8009bec:	08009c61 	.word	0x08009c61
 8009bf0:	08009c61 	.word	0x08009c61
 8009bf4:	08009c61 	.word	0x08009c61
 8009bf8:	08009c59 	.word	0x08009c59
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009bfc:	f7fd fad0 	bl	80071a0 <HAL_RCC_GetPCLK1Freq>
 8009c00:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009c02:	e033      	b.n	8009c6c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009c04:	f7fd fae2 	bl	80071cc <HAL_RCC_GetPCLK2Freq>
 8009c08:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009c0a:	e02f      	b.n	8009c6c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c0c:	f107 0314 	add.w	r3, r7, #20
 8009c10:	4618      	mov	r0, r3
 8009c12:	f7fe fa37 	bl	8008084 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009c16:	69bb      	ldr	r3, [r7, #24]
 8009c18:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009c1a:	e027      	b.n	8009c6c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009c1c:	f107 0308 	add.w	r3, r7, #8
 8009c20:	4618      	mov	r0, r3
 8009c22:	f7fe fb7b 	bl	800831c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009c2a:	e01f      	b.n	8009c6c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009c2c:	4b2c      	ldr	r3, [pc, #176]	; (8009ce0 <UART_SetConfig+0xb50>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f003 0320 	and.w	r3, r3, #32
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d009      	beq.n	8009c4c <UART_SetConfig+0xabc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009c38:	4b29      	ldr	r3, [pc, #164]	; (8009ce0 <UART_SetConfig+0xb50>)
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	08db      	lsrs	r3, r3, #3
 8009c3e:	f003 0303 	and.w	r3, r3, #3
 8009c42:	4a28      	ldr	r2, [pc, #160]	; (8009ce4 <UART_SetConfig+0xb54>)
 8009c44:	fa22 f303 	lsr.w	r3, r2, r3
 8009c48:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009c4a:	e00f      	b.n	8009c6c <UART_SetConfig+0xadc>
          pclk = (uint32_t) HSI_VALUE;
 8009c4c:	4b25      	ldr	r3, [pc, #148]	; (8009ce4 <UART_SetConfig+0xb54>)
 8009c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009c50:	e00c      	b.n	8009c6c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009c52:	4b25      	ldr	r3, [pc, #148]	; (8009ce8 <UART_SetConfig+0xb58>)
 8009c54:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009c56:	e009      	b.n	8009c6c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009c5e:	e005      	b.n	8009c6c <UART_SetConfig+0xadc>
      default:
        pclk = 0U;
 8009c60:	2300      	movs	r3, #0
 8009c62:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009c64:	2301      	movs	r3, #1
 8009c66:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009c6a:	bf00      	nop
    }

    if (pclk != 0U)
 8009c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d021      	beq.n	8009cb6 <UART_SetConfig+0xb26>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c76:	4a1d      	ldr	r2, [pc, #116]	; (8009cec <UART_SetConfig+0xb5c>)
 8009c78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c7c:	461a      	mov	r2, r3
 8009c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c80:	fbb3 f2f2 	udiv	r2, r3, r2
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	685b      	ldr	r3, [r3, #4]
 8009c88:	085b      	lsrs	r3, r3, #1
 8009c8a:	441a      	add	r2, r3
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	685b      	ldr	r3, [r3, #4]
 8009c90:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c94:	b29b      	uxth	r3, r3
 8009c96:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c9a:	2b0f      	cmp	r3, #15
 8009c9c:	d908      	bls.n	8009cb0 <UART_SetConfig+0xb20>
 8009c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ca0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009ca4:	d204      	bcs.n	8009cb0 <UART_SetConfig+0xb20>
      {
        huart->Instance->BRR = usartdiv;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009cac:	60da      	str	r2, [r3, #12]
 8009cae:	e002      	b.n	8009cb6 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	2201      	movs	r2, #1
 8009cba:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2201      	movs	r2, #1
 8009cc2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8009cd2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	3738      	adds	r7, #56	; 0x38
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8009ce0:	58024400 	.word	0x58024400
 8009ce4:	03d09000 	.word	0x03d09000
 8009ce8:	003d0900 	.word	0x003d0900
 8009cec:	080270b8 	.word	0x080270b8

08009cf0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b083      	sub	sp, #12
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cfc:	f003 0301 	and.w	r3, r3, #1
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d00a      	beq.n	8009d1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	685b      	ldr	r3, [r3, #4]
 8009d0a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	430a      	orrs	r2, r1
 8009d18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d1e:	f003 0302 	and.w	r3, r3, #2
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d00a      	beq.n	8009d3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	685b      	ldr	r3, [r3, #4]
 8009d2c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	430a      	orrs	r2, r1
 8009d3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d40:	f003 0304 	and.w	r3, r3, #4
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d00a      	beq.n	8009d5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	685b      	ldr	r3, [r3, #4]
 8009d4e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	430a      	orrs	r2, r1
 8009d5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d62:	f003 0308 	and.w	r3, r3, #8
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d00a      	beq.n	8009d80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	685b      	ldr	r3, [r3, #4]
 8009d70:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	430a      	orrs	r2, r1
 8009d7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d84:	f003 0310 	and.w	r3, r3, #16
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d00a      	beq.n	8009da2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	689b      	ldr	r3, [r3, #8]
 8009d92:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	430a      	orrs	r2, r1
 8009da0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009da6:	f003 0320 	and.w	r3, r3, #32
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d00a      	beq.n	8009dc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	689b      	ldr	r3, [r3, #8]
 8009db4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	430a      	orrs	r2, r1
 8009dc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d01a      	beq.n	8009e06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	685b      	ldr	r3, [r3, #4]
 8009dd6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	430a      	orrs	r2, r1
 8009de4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009dea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009dee:	d10a      	bne.n	8009e06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	685b      	ldr	r3, [r3, #4]
 8009df6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	430a      	orrs	r2, r1
 8009e04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d00a      	beq.n	8009e28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	685b      	ldr	r3, [r3, #4]
 8009e18:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	430a      	orrs	r2, r1
 8009e26:	605a      	str	r2, [r3, #4]
  }
}
 8009e28:	bf00      	nop
 8009e2a:	370c      	adds	r7, #12
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr

08009e34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b086      	sub	sp, #24
 8009e38:	af02      	add	r7, sp, #8
 8009e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009e44:	f7f8 f8a2 	bl	8001f8c <HAL_GetTick>
 8009e48:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f003 0308 	and.w	r3, r3, #8
 8009e54:	2b08      	cmp	r3, #8
 8009e56:	d10e      	bne.n	8009e76 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e58:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009e5c:	9300      	str	r3, [sp, #0]
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2200      	movs	r2, #0
 8009e62:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 f82c 	bl	8009ec4 <UART_WaitOnFlagUntilTimeout>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d001      	beq.n	8009e76 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e72:	2303      	movs	r3, #3
 8009e74:	e022      	b.n	8009ebc <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f003 0304 	and.w	r3, r3, #4
 8009e80:	2b04      	cmp	r3, #4
 8009e82:	d10e      	bne.n	8009ea2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e84:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009e88:	9300      	str	r3, [sp, #0]
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f000 f816 	bl	8009ec4 <UART_WaitOnFlagUntilTimeout>
 8009e98:	4603      	mov	r3, r0
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d001      	beq.n	8009ea2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e9e:	2303      	movs	r3, #3
 8009ea0:	e00c      	b.n	8009ebc <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2220      	movs	r2, #32
 8009ea6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2220      	movs	r2, #32
 8009eae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009eba:	2300      	movs	r3, #0
}
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	3710      	adds	r7, #16
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bd80      	pop	{r7, pc}

08009ec4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b084      	sub	sp, #16
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	60f8      	str	r0, [r7, #12]
 8009ecc:	60b9      	str	r1, [r7, #8]
 8009ece:	603b      	str	r3, [r7, #0]
 8009ed0:	4613      	mov	r3, r2
 8009ed2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ed4:	e062      	b.n	8009f9c <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ed6:	69bb      	ldr	r3, [r7, #24]
 8009ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009edc:	d05e      	beq.n	8009f9c <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ede:	f7f8 f855 	bl	8001f8c <HAL_GetTick>
 8009ee2:	4602      	mov	r2, r0
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	1ad3      	subs	r3, r2, r3
 8009ee8:	69ba      	ldr	r2, [r7, #24]
 8009eea:	429a      	cmp	r2, r3
 8009eec:	d302      	bcc.n	8009ef4 <UART_WaitOnFlagUntilTimeout+0x30>
 8009eee:	69bb      	ldr	r3, [r7, #24]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d11d      	bne.n	8009f30 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	681a      	ldr	r2, [r3, #0]
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009f02:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	689a      	ldr	r2, [r3, #8]
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f022 0201 	bic.w	r2, r2, #1
 8009f12:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	2220      	movs	r2, #32
 8009f18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2220      	movs	r2, #32
 8009f20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2200      	movs	r2, #0
 8009f28:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8009f2c:	2303      	movs	r3, #3
 8009f2e:	e045      	b.n	8009fbc <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	f003 0304 	and.w	r3, r3, #4
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d02e      	beq.n	8009f9c <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	69db      	ldr	r3, [r3, #28]
 8009f44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009f48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f4c:	d126      	bne.n	8009f9c <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009f56:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	681a      	ldr	r2, [r3, #0]
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009f66:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	689a      	ldr	r2, [r3, #8]
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	f022 0201 	bic.w	r2, r2, #1
 8009f76:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2220      	movs	r2, #32
 8009f7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	2220      	movs	r2, #32
 8009f84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	2220      	movs	r2, #32
 8009f8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	2200      	movs	r2, #0
 8009f94:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8009f98:	2303      	movs	r3, #3
 8009f9a:	e00f      	b.n	8009fbc <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	69da      	ldr	r2, [r3, #28]
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	4013      	ands	r3, r2
 8009fa6:	68ba      	ldr	r2, [r7, #8]
 8009fa8:	429a      	cmp	r2, r3
 8009faa:	bf0c      	ite	eq
 8009fac:	2301      	moveq	r3, #1
 8009fae:	2300      	movne	r3, #0
 8009fb0:	b2db      	uxtb	r3, r3
 8009fb2:	461a      	mov	r2, r3
 8009fb4:	79fb      	ldrb	r3, [r7, #7]
 8009fb6:	429a      	cmp	r2, r3
 8009fb8:	d08d      	beq.n	8009ed6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009fba:	2300      	movs	r3, #0
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	3710      	adds	r7, #16
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bd80      	pop	{r7, pc}

08009fc4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b085      	sub	sp, #20
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d101      	bne.n	8009fda <HAL_UARTEx_DisableFifoMode+0x16>
 8009fd6:	2302      	movs	r3, #2
 8009fd8:	e027      	b.n	800a02a <HAL_UARTEx_DisableFifoMode+0x66>
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2201      	movs	r2, #1
 8009fde:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2224      	movs	r2, #36	; 0x24
 8009fe6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	681a      	ldr	r2, [r3, #0]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f022 0201 	bic.w	r2, r2, #1
 800a000:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a008:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2200      	movs	r2, #0
 800a00e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	68fa      	ldr	r2, [r7, #12]
 800a016:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2220      	movs	r2, #32
 800a01c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2200      	movs	r2, #0
 800a024:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800a028:	2300      	movs	r3, #0
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3714      	adds	r7, #20
 800a02e:	46bd      	mov	sp, r7
 800a030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a034:	4770      	bx	lr

0800a036 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a036:	b580      	push	{r7, lr}
 800a038:	b084      	sub	sp, #16
 800a03a:	af00      	add	r7, sp, #0
 800a03c:	6078      	str	r0, [r7, #4]
 800a03e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800a046:	2b01      	cmp	r3, #1
 800a048:	d101      	bne.n	800a04e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a04a:	2302      	movs	r3, #2
 800a04c:	e02d      	b.n	800a0aa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2201      	movs	r2, #1
 800a052:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	2224      	movs	r2, #36	; 0x24
 800a05a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	681a      	ldr	r2, [r3, #0]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f022 0201 	bic.w	r2, r2, #1
 800a074:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	689b      	ldr	r3, [r3, #8]
 800a07c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	683a      	ldr	r2, [r7, #0]
 800a086:	430a      	orrs	r2, r1
 800a088:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f000 f850 	bl	800a130 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	68fa      	ldr	r2, [r7, #12]
 800a096:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2220      	movs	r2, #32
 800a09c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800a0a8:	2300      	movs	r3, #0
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	3710      	adds	r7, #16
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	bd80      	pop	{r7, pc}

0800a0b2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a0b2:	b580      	push	{r7, lr}
 800a0b4:	b084      	sub	sp, #16
 800a0b6:	af00      	add	r7, sp, #0
 800a0b8:	6078      	str	r0, [r7, #4]
 800a0ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800a0c2:	2b01      	cmp	r3, #1
 800a0c4:	d101      	bne.n	800a0ca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a0c6:	2302      	movs	r3, #2
 800a0c8:	e02d      	b.n	800a126 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2201      	movs	r2, #1
 800a0ce:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2224      	movs	r2, #36	; 0x24
 800a0d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	681a      	ldr	r2, [r3, #0]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f022 0201 	bic.w	r2, r2, #1
 800a0f0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	683a      	ldr	r2, [r7, #0]
 800a102:	430a      	orrs	r2, r1
 800a104:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f000 f812 	bl	800a130 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	68fa      	ldr	r2, [r7, #12]
 800a112:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2220      	movs	r2, #32
 800a118:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2200      	movs	r2, #0
 800a120:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800a124:	2300      	movs	r3, #0
}
 800a126:	4618      	mov	r0, r3
 800a128:	3710      	adds	r7, #16
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}
	...

0800a130 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a130:	b480      	push	{r7}
 800a132:	b089      	sub	sp, #36	; 0x24
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800a138:	4a2f      	ldr	r2, [pc, #188]	; (800a1f8 <UARTEx_SetNbDataToProcess+0xc8>)
 800a13a:	f107 0314 	add.w	r3, r7, #20
 800a13e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a142:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800a146:	4a2d      	ldr	r2, [pc, #180]	; (800a1fc <UARTEx_SetNbDataToProcess+0xcc>)
 800a148:	f107 030c 	add.w	r3, r7, #12
 800a14c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a150:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d108      	bne.n	800a16e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2201      	movs	r2, #1
 800a160:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2201      	movs	r2, #1
 800a168:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a16c:	e03d      	b.n	800a1ea <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a16e:	2310      	movs	r3, #16
 800a170:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a172:	2310      	movs	r3, #16
 800a174:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	689b      	ldr	r3, [r3, #8]
 800a17c:	0e5b      	lsrs	r3, r3, #25
 800a17e:	b2db      	uxtb	r3, r3
 800a180:	f003 0307 	and.w	r3, r3, #7
 800a184:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	689b      	ldr	r3, [r3, #8]
 800a18c:	0f5b      	lsrs	r3, r3, #29
 800a18e:	b2db      	uxtb	r3, r3
 800a190:	f003 0307 	and.w	r3, r3, #7
 800a194:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800a196:	7fbb      	ldrb	r3, [r7, #30]
 800a198:	7f3a      	ldrb	r2, [r7, #28]
 800a19a:	f107 0120 	add.w	r1, r7, #32
 800a19e:	440a      	add	r2, r1
 800a1a0:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800a1a4:	fb02 f303 	mul.w	r3, r2, r3
 800a1a8:	7f3a      	ldrb	r2, [r7, #28]
 800a1aa:	f107 0120 	add.w	r1, r7, #32
 800a1ae:	440a      	add	r2, r1
 800a1b0:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800a1b4:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1b8:	b29a      	uxth	r2, r3
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800a1c0:	7ffb      	ldrb	r3, [r7, #31]
 800a1c2:	7f7a      	ldrb	r2, [r7, #29]
 800a1c4:	f107 0120 	add.w	r1, r7, #32
 800a1c8:	440a      	add	r2, r1
 800a1ca:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800a1ce:	fb02 f303 	mul.w	r3, r2, r3
 800a1d2:	7f7a      	ldrb	r2, [r7, #29]
 800a1d4:	f107 0120 	add.w	r1, r7, #32
 800a1d8:	440a      	add	r2, r1
 800a1da:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800a1de:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1e2:	b29a      	uxth	r2, r3
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a1ea:	bf00      	nop
 800a1ec:	3724      	adds	r7, #36	; 0x24
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f4:	4770      	bx	lr
 800a1f6:	bf00      	nop
 800a1f8:	08023340 	.word	0x08023340
 800a1fc:	08023348 	.word	0x08023348

0800a200 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 800a200:	b480      	push	{r7}
 800a202:	b087      	sub	sp, #28
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
 800a208:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800a212:	2320      	movs	r3, #32
 800a214:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a216:	f3bf 8f4f 	dsb	sy

    __DSB();

    while (op_size > 0) {
 800a21a:	e00b      	b.n	800a234 <SCB_InvalidateDCache_by_Addr+0x34>
      SCB->DCIMVAC = op_addr;
 800a21c:	4a0c      	ldr	r2, [pc, #48]	; (800a250 <SCB_InvalidateDCache_by_Addr+0x50>)
 800a21e:	693b      	ldr	r3, [r7, #16]
 800a220:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	693a      	ldr	r2, [r7, #16]
 800a228:	4413      	add	r3, r2
 800a22a:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800a22c:	697a      	ldr	r2, [r7, #20]
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	1ad3      	subs	r3, r2, r3
 800a232:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800a234:	697b      	ldr	r3, [r7, #20]
 800a236:	2b00      	cmp	r3, #0
 800a238:	dcf0      	bgt.n	800a21c <SCB_InvalidateDCache_by_Addr+0x1c>
 800a23a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800a23e:	f3bf 8f6f 	isb	sy
    }

    __DSB();
    __ISB();
  #endif
}
 800a242:	bf00      	nop
 800a244:	371c      	adds	r7, #28
 800a246:	46bd      	mov	sp, r7
 800a248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24c:	4770      	bx	lr
 800a24e:	bf00      	nop
 800a250:	e000ed00 	.word	0xe000ed00

0800a254 <HAL_ETH_MspInit>:
/* Private functions ---------------------------------------------------------*/
void pbuf_free_custom(struct pbuf *p);
void Error_Handler(void);

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b08e      	sub	sp, #56	; 0x38
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a25c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a260:	2200      	movs	r2, #0
 800a262:	601a      	str	r2, [r3, #0]
 800a264:	605a      	str	r2, [r3, #4]
 800a266:	609a      	str	r2, [r3, #8]
 800a268:	60da      	str	r2, [r3, #12]
 800a26a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4a5d      	ldr	r2, [pc, #372]	; (800a3e8 <HAL_ETH_MspInit+0x194>)
 800a272:	4293      	cmp	r3, r2
 800a274:	f040 80b3 	bne.w	800a3de <HAL_ETH_MspInit+0x18a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800a278:	4b5c      	ldr	r3, [pc, #368]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a27a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800a27e:	4a5b      	ldr	r2, [pc, #364]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a280:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a284:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800a288:	4b58      	ldr	r3, [pc, #352]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a28a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800a28e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a292:	623b      	str	r3, [r7, #32]
 800a294:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800a296:	4b55      	ldr	r3, [pc, #340]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a298:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800a29c:	4a53      	ldr	r2, [pc, #332]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a29e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a2a2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800a2a6:	4b51      	ldr	r3, [pc, #324]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a2a8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800a2ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a2b0:	61fb      	str	r3, [r7, #28]
 800a2b2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800a2b4:	4b4d      	ldr	r3, [pc, #308]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a2b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800a2ba:	4a4c      	ldr	r2, [pc, #304]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a2bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a2c0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800a2c4:	4b49      	ldr	r3, [pc, #292]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a2c6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800a2ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a2ce:	61bb      	str	r3, [r7, #24]
 800a2d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a2d2:	4b46      	ldr	r3, [pc, #280]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a2d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a2d8:	4a44      	ldr	r2, [pc, #272]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a2da:	f043 0304 	orr.w	r3, r3, #4
 800a2de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a2e2:	4b42      	ldr	r3, [pc, #264]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a2e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a2e8:	f003 0304 	and.w	r3, r3, #4
 800a2ec:	617b      	str	r3, [r7, #20]
 800a2ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a2f0:	4b3e      	ldr	r3, [pc, #248]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a2f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a2f6:	4a3d      	ldr	r2, [pc, #244]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a2f8:	f043 0301 	orr.w	r3, r3, #1
 800a2fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a300:	4b3a      	ldr	r3, [pc, #232]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a302:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a306:	f003 0301 	and.w	r3, r3, #1
 800a30a:	613b      	str	r3, [r7, #16]
 800a30c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a30e:	4b37      	ldr	r3, [pc, #220]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a310:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a314:	4a35      	ldr	r2, [pc, #212]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a316:	f043 0302 	orr.w	r3, r3, #2
 800a31a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a31e:	4b33      	ldr	r3, [pc, #204]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a320:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a324:	f003 0302 	and.w	r3, r3, #2
 800a328:	60fb      	str	r3, [r7, #12]
 800a32a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800a32c:	4b2f      	ldr	r3, [pc, #188]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a32e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a332:	4a2e      	ldr	r2, [pc, #184]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a334:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a338:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a33c:	4b2b      	ldr	r3, [pc, #172]	; (800a3ec <HAL_ETH_MspInit+0x198>)
 800a33e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a346:	60bb      	str	r3, [r7, #8]
 800a348:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800a34a:	2332      	movs	r3, #50	; 0x32
 800a34c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a34e:	2302      	movs	r3, #2
 800a350:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a352:	2300      	movs	r3, #0
 800a354:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a356:	2303      	movs	r3, #3
 800a358:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a35a:	230b      	movs	r3, #11
 800a35c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a35e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a362:	4619      	mov	r1, r3
 800a364:	4822      	ldr	r0, [pc, #136]	; (800a3f0 <HAL_ETH_MspInit+0x19c>)
 800a366:	f7fb fbe7 	bl	8005b38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800a36a:	2386      	movs	r3, #134	; 0x86
 800a36c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a36e:	2302      	movs	r3, #2
 800a370:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a372:	2300      	movs	r3, #0
 800a374:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a376:	2303      	movs	r3, #3
 800a378:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a37a:	230b      	movs	r3, #11
 800a37c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a37e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a382:	4619      	mov	r1, r3
 800a384:	481b      	ldr	r0, [pc, #108]	; (800a3f4 <HAL_ETH_MspInit+0x1a0>)
 800a386:	f7fb fbd7 	bl	8005b38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800a38a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a38e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a390:	2302      	movs	r3, #2
 800a392:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a394:	2300      	movs	r3, #0
 800a396:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a398:	2303      	movs	r3, #3
 800a39a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a39c:	230b      	movs	r3, #11
 800a39e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a3a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a3a4:	4619      	mov	r1, r3
 800a3a6:	4814      	ldr	r0, [pc, #80]	; (800a3f8 <HAL_ETH_MspInit+0x1a4>)
 800a3a8:	f7fb fbc6 	bl	8005b38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800a3ac:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800a3b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a3b2:	2302      	movs	r3, #2
 800a3b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a3ba:	2303      	movs	r3, #3
 800a3bc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a3be:	230b      	movs	r3, #11
 800a3c0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800a3c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a3c6:	4619      	mov	r1, r3
 800a3c8:	480c      	ldr	r0, [pc, #48]	; (800a3fc <HAL_ETH_MspInit+0x1a8>)
 800a3ca:	f7fb fbb5 	bl	8005b38 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 7, 0);
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	2107      	movs	r1, #7
 800a3d2:	203d      	movs	r0, #61	; 0x3d
 800a3d4:	f7f7 febe 	bl	8002154 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800a3d8:	203d      	movs	r0, #61	; 0x3d
 800a3da:	f7f7 fed5 	bl	8002188 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800a3de:	bf00      	nop
 800a3e0:	3738      	adds	r7, #56	; 0x38
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	bd80      	pop	{r7, pc}
 800a3e6:	bf00      	nop
 800a3e8:	40028000 	.word	0x40028000
 800a3ec:	58024400 	.word	0x58024400
 800a3f0:	58020800 	.word	0x58020800
 800a3f4:	58020000 	.word	0x58020000
 800a3f8:	58020400 	.word	0x58020400
 800a3fc:	58021800 	.word	0x58021800

0800a400 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b082      	sub	sp, #8
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800a408:	4b04      	ldr	r3, [pc, #16]	; (800a41c <HAL_ETH_RxCpltCallback+0x1c>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4618      	mov	r0, r3
 800a40e:	f000 fd31 	bl	800ae74 <osSemaphoreRelease>
}
 800a412:	bf00      	nop
 800a414:	3708      	adds	r7, #8
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}
 800a41a:	bf00      	nop
 800a41c:	24000484 	.word	0x24000484

0800a420 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800a420:	b5b0      	push	{r4, r5, r7, lr}
 800a422:	b0ac      	sub	sp, #176	; 0xb0
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800a428:	2300      	movs	r3, #0
 800a42a:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
  uint32_t idx = 0;
 800a42e:	2300      	movs	r3, #0
 800a430:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  ETH_MACConfigTypeDef MACConf;
  int32_t PHYLinkState;
  uint32_t duplex, speed = 0;
 800a434:	2300      	movs	r3, #0
 800a436:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800a43a:	4b91      	ldr	r3, [pc, #580]	; (800a680 <low_level_init+0x260>)
 800a43c:	4a91      	ldr	r2, [pc, #580]	; (800a684 <low_level_init+0x264>)
 800a43e:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800a440:	2300      	movs	r3, #0
 800a442:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 800a446:	2380      	movs	r3, #128	; 0x80
 800a448:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 800a44c:	23e1      	movs	r3, #225	; 0xe1
 800a44e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 800a452:	2300      	movs	r3, #0
 800a454:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 800a458:	2300      	movs	r3, #0
 800a45a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 800a45e:	2300      	movs	r3, #0
 800a460:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 800a464:	4a86      	ldr	r2, [pc, #536]	; (800a680 <low_level_init+0x260>)
 800a466:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a46a:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800a46c:	4b84      	ldr	r3, [pc, #528]	; (800a680 <low_level_init+0x260>)
 800a46e:	2201      	movs	r2, #1
 800a470:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800a472:	4b83      	ldr	r3, [pc, #524]	; (800a680 <low_level_init+0x260>)
 800a474:	4a84      	ldr	r2, [pc, #528]	; (800a688 <low_level_init+0x268>)
 800a476:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800a478:	4b81      	ldr	r3, [pc, #516]	; (800a680 <low_level_init+0x260>)
 800a47a:	4a84      	ldr	r2, [pc, #528]	; (800a68c <low_level_init+0x26c>)
 800a47c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800a47e:	4b80      	ldr	r3, [pc, #512]	; (800a680 <low_level_init+0x260>)
 800a480:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a484:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800a486:	487e      	ldr	r0, [pc, #504]	; (800a680 <low_level_init+0x260>)
 800a488:	f7f9 fcc4 	bl	8003e14 <HAL_ETH_Init>
 800a48c:	4603      	mov	r3, r0
 800a48e:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800a492:	2234      	movs	r2, #52	; 0x34
 800a494:	2100      	movs	r1, #0
 800a496:	487e      	ldr	r0, [pc, #504]	; (800a690 <low_level_init+0x270>)
 800a498:	f016 fa11 	bl	80208be <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800a49c:	4b7c      	ldr	r3, [pc, #496]	; (800a690 <low_level_init+0x270>)
 800a49e:	2221      	movs	r2, #33	; 0x21
 800a4a0:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800a4a2:	4b7b      	ldr	r3, [pc, #492]	; (800a690 <low_level_init+0x270>)
 800a4a4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800a4a8:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800a4aa:	4b79      	ldr	r3, [pc, #484]	; (800a690 <low_level_init+0x270>)
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800a4b0:	4878      	ldr	r0, [pc, #480]	; (800a694 <low_level_init+0x274>)
 800a4b2:	f008 fde3 	bl	801307c <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2206      	movs	r2, #6
 800a4ba:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800a4be:	4b70      	ldr	r3, [pc, #448]	; (800a680 <low_level_init+0x260>)
 800a4c0:	685b      	ldr	r3, [r3, #4]
 800a4c2:	781a      	ldrb	r2, [r3, #0]
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800a4ca:	4b6d      	ldr	r3, [pc, #436]	; (800a680 <low_level_init+0x260>)
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	785a      	ldrb	r2, [r3, #1]
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800a4d6:	4b6a      	ldr	r3, [pc, #424]	; (800a680 <low_level_init+0x260>)
 800a4d8:	685b      	ldr	r3, [r3, #4]
 800a4da:	789a      	ldrb	r2, [r3, #2]
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800a4e2:	4b67      	ldr	r3, [pc, #412]	; (800a680 <low_level_init+0x260>)
 800a4e4:	685b      	ldr	r3, [r3, #4]
 800a4e6:	78da      	ldrb	r2, [r3, #3]
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800a4ee:	4b64      	ldr	r3, [pc, #400]	; (800a680 <low_level_init+0x260>)
 800a4f0:	685b      	ldr	r3, [r3, #4]
 800a4f2:	791a      	ldrb	r2, [r3, #4]
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800a4fa:	4b61      	ldr	r3, [pc, #388]	; (800a680 <low_level_init+0x260>)
 800a4fc:	685b      	ldr	r3, [r3, #4]
 800a4fe:	795a      	ldrb	r2, [r3, #5]
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800a50c:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800a514:	f043 030a 	orr.w	r3, r3, #10
 800a518:	b2da      	uxtb	r2, r3
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800a520:	2300      	movs	r3, #0
 800a522:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a526:	e012      	b.n	800a54e <low_level_init+0x12e>
  {
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 800a528:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a52c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a530:	fb02 f303 	mul.w	r3, r2, r3
 800a534:	4a58      	ldr	r2, [pc, #352]	; (800a698 <low_level_init+0x278>)
 800a536:	441a      	add	r2, r3
 800a538:	2300      	movs	r3, #0
 800a53a:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 800a53e:	4850      	ldr	r0, [pc, #320]	; (800a680 <low_level_init+0x260>)
 800a540:	f7f9 fd42 	bl	8003fc8 <HAL_ETH_DescAssignMemory>
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800a544:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a548:	3301      	adds	r3, #1
 800a54a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a54e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a552:	2b03      	cmp	r3, #3
 800a554:	d9e8      	bls.n	800a528 <low_level_init+0x108>
  }

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 800a556:	2300      	movs	r3, #0
 800a558:	62bb      	str	r3, [r7, #40]	; 0x28
 800a55a:	2300      	movs	r3, #0
 800a55c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(SEM) , 1 );
 800a55e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a562:	2101      	movs	r1, #1
 800a564:	4618      	mov	r0, r3
 800a566:	f000 fc03 	bl	800ad70 <osSemaphoreCreate>
 800a56a:	4602      	mov	r2, r0
 800a56c:	4b4b      	ldr	r3, [pc, #300]	; (800a69c <low_level_init+0x27c>)
 800a56e:	601a      	str	r2, [r3, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800a570:	4b4b      	ldr	r3, [pc, #300]	; (800a6a0 <low_level_init+0x280>)
 800a572:	f107 040c 	add.w	r4, r7, #12
 800a576:	461d      	mov	r5, r3
 800a578:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a57a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a57c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a580:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800a584:	f107 030c 	add.w	r3, r7, #12
 800a588:	6879      	ldr	r1, [r7, #4]
 800a58a:	4618      	mov	r0, r3
 800a58c:	f000 faf3 	bl	800ab76 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800a590:	4944      	ldr	r1, [pc, #272]	; (800a6a4 <low_level_init+0x284>)
 800a592:	4845      	ldr	r0, [pc, #276]	; (800a6a8 <low_level_init+0x288>)
 800a594:	f7f7 fb49 	bl	8001c2a <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 800a598:	4843      	ldr	r0, [pc, #268]	; (800a6a8 <low_level_init+0x288>)
 800a59a:	f7f7 fb78 	bl	8001c8e <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 800a59e:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d165      	bne.n	800a672 <low_level_init+0x252>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800a5a6:	4840      	ldr	r0, [pc, #256]	; (800a6a8 <low_level_init+0x288>)
 800a5a8:	f7f7 fc19 	bl	8001dde <LAN8742_GetLinkState>
 800a5ac:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800a5b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a5b4:	2b01      	cmp	r3, #1
 800a5b6:	dc06      	bgt.n	800a5c6 <low_level_init+0x1a6>
    {
      netif_set_link_down(netif);
 800a5b8:	6878      	ldr	r0, [r7, #4]
 800a5ba:	f009 f9cb 	bl	8013954 <netif_set_link_down>
      netif_set_down(netif);
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f009 f962 	bl	8013888 <netif_set_down>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800a5c4:	e057      	b.n	800a676 <low_level_init+0x256>
      switch (PHYLinkState)
 800a5c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a5ca:	3b02      	subs	r3, #2
 800a5cc:	2b03      	cmp	r3, #3
 800a5ce:	d82b      	bhi.n	800a628 <low_level_init+0x208>
 800a5d0:	a201      	add	r2, pc, #4	; (adr r2, 800a5d8 <low_level_init+0x1b8>)
 800a5d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5d6:	bf00      	nop
 800a5d8:	0800a5e9 	.word	0x0800a5e9
 800a5dc:	0800a5fb 	.word	0x0800a5fb
 800a5e0:	0800a60b 	.word	0x0800a60b
 800a5e4:	0800a61b 	.word	0x0800a61b
        duplex = ETH_FULLDUPLEX_MODE;
 800a5e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a5ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 800a5f0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a5f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800a5f8:	e01f      	b.n	800a63a <low_level_init+0x21a>
        duplex = ETH_HALFDUPLEX_MODE;
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 800a600:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a604:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800a608:	e017      	b.n	800a63a <low_level_init+0x21a>
        duplex = ETH_FULLDUPLEX_MODE;
 800a60a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a60e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_10M;
 800a612:	2300      	movs	r3, #0
 800a614:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800a618:	e00f      	b.n	800a63a <low_level_init+0x21a>
        duplex = ETH_HALFDUPLEX_MODE;
 800a61a:	2300      	movs	r3, #0
 800a61c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_10M;
 800a620:	2300      	movs	r3, #0
 800a622:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800a626:	e008      	b.n	800a63a <low_level_init+0x21a>
        duplex = ETH_FULLDUPLEX_MODE;
 800a628:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a62c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 800a630:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a634:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800a638:	bf00      	nop
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800a63a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a63e:	4619      	mov	r1, r3
 800a640:	480f      	ldr	r0, [pc, #60]	; (800a680 <low_level_init+0x260>)
 800a642:	f7fa faa3 	bl	8004b8c <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800a646:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a64a:	653b      	str	r3, [r7, #80]	; 0x50
    MACConf.Speed = speed;
 800a64c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a650:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800a652:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a656:	4619      	mov	r1, r3
 800a658:	4809      	ldr	r0, [pc, #36]	; (800a680 <low_level_init+0x260>)
 800a65a:	f7fa fc6b 	bl	8004f34 <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 800a65e:	4808      	ldr	r0, [pc, #32]	; (800a680 <low_level_init+0x260>)
 800a660:	f7f9 fcf3 	bl	800404a <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f009 f8a3 	bl	80137b0 <netif_set_up>
    netif_set_link_up(netif);
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	f009 f93e 	bl	80138ec <netif_set_link_up>
}
 800a670:	e001      	b.n	800a676 <low_level_init+0x256>
    Error_Handler();
 800a672:	f7f6 fd1b 	bl	80010ac <Error_Handler>
}
 800a676:	bf00      	nop
 800a678:	37b0      	adds	r7, #176	; 0xb0
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bdb0      	pop	{r4, r5, r7, pc}
 800a67e:	bf00      	nop
 800a680:	24045cdc 	.word	0x24045cdc
 800a684:	40028000 	.word	0x40028000
 800a688:	30040060 	.word	0x30040060
 800a68c:	30040000 	.word	0x30040000
 800a690:	24045d4c 	.word	0x24045d4c
 800a694:	080270d0 	.word	0x080270d0
 800a698:	30040200 	.word	0x30040200
 800a69c:	24000484 	.word	0x24000484
 800a6a0:	08023358 	.word	0x08023358
 800a6a4:	24000010 	.word	0x24000010
 800a6a8:	24045cbc 	.word	0x24045cbc

0800a6ac <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b092      	sub	sp, #72	; 0x48
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
 800a6b4:	6039      	str	r1, [r7, #0]
  uint32_t i=0;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	647b      	str	r3, [r7, #68]	; 0x44
  struct pbuf *q;
  err_t errval = ERR_OK;
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT];

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800a6c0:	f107 030c 	add.w	r3, r7, #12
 800a6c4:	2230      	movs	r2, #48	; 0x30
 800a6c6:	2100      	movs	r1, #0
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	f016 f8f8 	bl	80208be <memset>

  for(q = p; q != NULL; q = q->next)
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	643b      	str	r3, [r7, #64]	; 0x40
 800a6d2:	e049      	b.n	800a768 <low_level_output+0xbc>
  {
    if(i >= ETH_TX_DESC_CNT)
 800a6d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a6d6:	2b03      	cmp	r3, #3
 800a6d8:	d902      	bls.n	800a6e0 <low_level_output+0x34>
      return ERR_IF;
 800a6da:	f06f 030b 	mvn.w	r3, #11
 800a6de:	e056      	b.n	800a78e <low_level_output+0xe2>

    Txbuffer[i].buffer = q->payload;
 800a6e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a6e2:	6859      	ldr	r1, [r3, #4]
 800a6e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a6e6:	4613      	mov	r3, r2
 800a6e8:	005b      	lsls	r3, r3, #1
 800a6ea:	4413      	add	r3, r2
 800a6ec:	009b      	lsls	r3, r3, #2
 800a6ee:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a6f2:	4413      	add	r3, r2
 800a6f4:	3b3c      	subs	r3, #60	; 0x3c
 800a6f6:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800a6f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a6fa:	895b      	ldrh	r3, [r3, #10]
 800a6fc:	4619      	mov	r1, r3
 800a6fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a700:	4613      	mov	r3, r2
 800a702:	005b      	lsls	r3, r3, #1
 800a704:	4413      	add	r3, r2
 800a706:	009b      	lsls	r3, r3, #2
 800a708:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a70c:	4413      	add	r3, r2
 800a70e:	3b38      	subs	r3, #56	; 0x38
 800a710:	6019      	str	r1, [r3, #0]

    if(i>0)
 800a712:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a714:	2b00      	cmp	r3, #0
 800a716:	d012      	beq.n	800a73e <low_level_output+0x92>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800a718:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a71a:	1e5a      	subs	r2, r3, #1
 800a71c:	f107 000c 	add.w	r0, r7, #12
 800a720:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a722:	460b      	mov	r3, r1
 800a724:	005b      	lsls	r3, r3, #1
 800a726:	440b      	add	r3, r1
 800a728:	009b      	lsls	r3, r3, #2
 800a72a:	18c1      	adds	r1, r0, r3
 800a72c:	4613      	mov	r3, r2
 800a72e:	005b      	lsls	r3, r3, #1
 800a730:	4413      	add	r3, r2
 800a732:	009b      	lsls	r3, r3, #2
 800a734:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a738:	4413      	add	r3, r2
 800a73a:	3b34      	subs	r3, #52	; 0x34
 800a73c:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800a73e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d10a      	bne.n	800a75c <low_level_output+0xb0>
    {
      Txbuffer[i].next = NULL;
 800a746:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a748:	4613      	mov	r3, r2
 800a74a:	005b      	lsls	r3, r3, #1
 800a74c:	4413      	add	r3, r2
 800a74e:	009b      	lsls	r3, r3, #2
 800a750:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a754:	4413      	add	r3, r2
 800a756:	3b34      	subs	r3, #52	; 0x34
 800a758:	2200      	movs	r2, #0
 800a75a:	601a      	str	r2, [r3, #0]
    }

    i++;
 800a75c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a75e:	3301      	adds	r3, #1
 800a760:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 800a762:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	643b      	str	r3, [r7, #64]	; 0x40
 800a768:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d1b2      	bne.n	800a6d4 <low_level_output+0x28>
  }

  TxConfig.Length =  p->tot_len;
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	891b      	ldrh	r3, [r3, #8]
 800a772:	461a      	mov	r2, r3
 800a774:	4b08      	ldr	r3, [pc, #32]	; (800a798 <low_level_output+0xec>)
 800a776:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800a778:	4a07      	ldr	r2, [pc, #28]	; (800a798 <low_level_output+0xec>)
 800a77a:	f107 030c 	add.w	r3, r7, #12
 800a77e:	6093      	str	r3, [r2, #8]

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800a780:	2214      	movs	r2, #20
 800a782:	4905      	ldr	r1, [pc, #20]	; (800a798 <low_level_output+0xec>)
 800a784:	4805      	ldr	r0, [pc, #20]	; (800a79c <low_level_output+0xf0>)
 800a786:	f7f9 fd5f 	bl	8004248 <HAL_ETH_Transmit>

  return errval;
 800a78a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800a78e:	4618      	mov	r0, r3
 800a790:	3748      	adds	r7, #72	; 0x48
 800a792:	46bd      	mov	sp, r7
 800a794:	bd80      	pop	{r7, pc}
 800a796:	bf00      	nop
 800a798:	24045d4c 	.word	0x24045d4c
 800a79c:	24045cdc 	.word	0x24045cdc

0800a7a0 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b094      	sub	sp, #80	; 0x50
 800a7a4:	af02      	add	r7, sp, #8
 800a7a6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	647b      	str	r3, [r7, #68]	; 0x44
  ETH_BufferTypeDef RxBuff[ETH_RX_DESC_CNT];
  uint32_t framelength = 0, i = 0;
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	60bb      	str	r3, [r7, #8]
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	643b      	str	r3, [r7, #64]	; 0x40
  struct pbuf_custom* custom_pbuf;

  memset(RxBuff, 0 , ETH_RX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800a7b4:	f107 030c 	add.w	r3, r7, #12
 800a7b8:	2230      	movs	r2, #48	; 0x30
 800a7ba:	2100      	movs	r1, #0
 800a7bc:	4618      	mov	r0, r3
 800a7be:	f016 f87e 	bl	80208be <memset>

  for(i = 0; i < ETH_RX_DESC_CNT -1; i++)
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	643b      	str	r3, [r7, #64]	; 0x40
 800a7c6:	e015      	b.n	800a7f4 <low_level_input+0x54>
  {
    RxBuff[i].next=&RxBuff[i+1];
 800a7c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a7ca:	1c5a      	adds	r2, r3, #1
 800a7cc:	f107 010c 	add.w	r1, r7, #12
 800a7d0:	4613      	mov	r3, r2
 800a7d2:	005b      	lsls	r3, r3, #1
 800a7d4:	4413      	add	r3, r2
 800a7d6:	009b      	lsls	r3, r3, #2
 800a7d8:	4419      	add	r1, r3
 800a7da:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a7dc:	4613      	mov	r3, r2
 800a7de:	005b      	lsls	r3, r3, #1
 800a7e0:	4413      	add	r3, r2
 800a7e2:	009b      	lsls	r3, r3, #2
 800a7e4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a7e8:	4413      	add	r3, r2
 800a7ea:	3b34      	subs	r3, #52	; 0x34
 800a7ec:	6019      	str	r1, [r3, #0]
  for(i = 0; i < ETH_RX_DESC_CNT -1; i++)
 800a7ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a7f0:	3301      	adds	r3, #1
 800a7f2:	643b      	str	r3, [r7, #64]	; 0x40
 800a7f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a7f6:	2b02      	cmp	r3, #2
 800a7f8:	d9e6      	bls.n	800a7c8 <low_level_input+0x28>
  }

  if (HAL_ETH_GetRxDataBuffer(&heth, RxBuff) == HAL_OK)
 800a7fa:	f107 030c 	add.w	r3, r7, #12
 800a7fe:	4619      	mov	r1, r3
 800a800:	4818      	ldr	r0, [pc, #96]	; (800a864 <low_level_input+0xc4>)
 800a802:	f7f9 fe9a 	bl	800453a <HAL_ETH_GetRxDataBuffer>
 800a806:	4603      	mov	r3, r0
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d125      	bne.n	800a858 <low_level_input+0xb8>
  {
    HAL_ETH_GetRxDataLength(&heth, &framelength);
 800a80c:	f107 0308 	add.w	r3, r7, #8
 800a810:	4619      	mov	r1, r3
 800a812:	4814      	ldr	r0, [pc, #80]	; (800a864 <low_level_input+0xc4>)
 800a814:	f7f9 ff2f 	bl	8004676 <HAL_ETH_GetRxDataLength>

    /* Build Rx descriptor to be ready for next data reception */
    HAL_ETH_BuildRxDescriptors(&heth);
 800a818:	4812      	ldr	r0, [pc, #72]	; (800a864 <low_level_input+0xc4>)
 800a81a:	f7f9 ff5f 	bl	80046dc <HAL_ETH_BuildRxDescriptors>

#if !defined(DUAL_CORE) || defined(CORE_CM7)
    /* Invalidate data cache for ETH Rx Buffers */
    SCB_InvalidateDCache_by_Addr((uint32_t *)RxBuff->buffer, framelength);
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	68ba      	ldr	r2, [r7, #8]
 800a822:	4611      	mov	r1, r2
 800a824:	4618      	mov	r0, r3
 800a826:	f7ff fceb 	bl	800a200 <SCB_InvalidateDCache_by_Addr>
#endif

    custom_pbuf  = (struct pbuf_custom*)LWIP_MEMPOOL_ALLOC(RX_POOL);
 800a82a:	480f      	ldr	r0, [pc, #60]	; (800a868 <low_level_input+0xc8>)
 800a82c:	f008 fca2 	bl	8013174 <memp_malloc_pool>
 800a830:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(custom_pbuf != NULL)
 800a832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a834:	2b00      	cmp	r3, #0
 800a836:	d00f      	beq.n	800a858 <low_level_input+0xb8>
    {
      custom_pbuf->custom_free_function = pbuf_free_custom;
 800a838:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a83a:	4a0c      	ldr	r2, [pc, #48]	; (800a86c <low_level_input+0xcc>)
 800a83c:	611a      	str	r2, [r3, #16]
      p = pbuf_alloced_custom(PBUF_RAW, framelength, PBUF_REF, custom_pbuf, RxBuff->buffer, framelength);
 800a83e:	68bb      	ldr	r3, [r7, #8]
 800a840:	b299      	uxth	r1, r3
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	68ba      	ldr	r2, [r7, #8]
 800a846:	b292      	uxth	r2, r2
 800a848:	9201      	str	r2, [sp, #4]
 800a84a:	9300      	str	r3, [sp, #0]
 800a84c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a84e:	2241      	movs	r2, #65	; 0x41
 800a850:	2000      	movs	r0, #0
 800a852:	f009 fa9f 	bl	8013d94 <pbuf_alloced_custom>
 800a856:	6478      	str	r0, [r7, #68]	; 0x44
    }
  }

  return p;
 800a858:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800a85a:	4618      	mov	r0, r3
 800a85c:	3748      	adds	r7, #72	; 0x48
 800a85e:	46bd      	mov	sp, r7
 800a860:	bd80      	pop	{r7, pc}
 800a862:	bf00      	nop
 800a864:	24045cdc 	.word	0x24045cdc
 800a868:	080270d0 	.word	0x080270d0
 800a86c:	0800a91d 	.word	0x0800a91d

0800a870 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b084      	sub	sp, #16
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800a87c:	4b0f      	ldr	r3, [pc, #60]	; (800a8bc <ethernetif_input+0x4c>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f04f 31ff 	mov.w	r1, #4294967295
 800a884:	4618      	mov	r0, r3
 800a886:	f000 faa7 	bl	800add8 <osSemaphoreWait>
 800a88a:	4603      	mov	r3, r0
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d1f5      	bne.n	800a87c <ethernetif_input+0xc>
    {
      do
      {
        p = low_level_input( netif );
 800a890:	68f8      	ldr	r0, [r7, #12]
 800a892:	f7ff ff85 	bl	800a7a0 <low_level_input>
 800a896:	60b8      	str	r0, [r7, #8]
        if (p != NULL)
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d00a      	beq.n	800a8b4 <ethernetif_input+0x44>
        {
          if (netif->input( p, netif) != ERR_OK )
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	691b      	ldr	r3, [r3, #16]
 800a8a2:	68f9      	ldr	r1, [r7, #12]
 800a8a4:	68b8      	ldr	r0, [r7, #8]
 800a8a6:	4798      	blx	r3
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d002      	beq.n	800a8b4 <ethernetif_input+0x44>
          {
            pbuf_free(p);
 800a8ae:	68b8      	ldr	r0, [r7, #8]
 800a8b0:	f009 fc5c 	bl	801416c <pbuf_free>
          }
        }
      } while(p!=NULL);
 800a8b4:	68bb      	ldr	r3, [r7, #8]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d1ea      	bne.n	800a890 <ethernetif_input+0x20>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800a8ba:	e7df      	b.n	800a87c <ethernetif_input+0xc>
 800a8bc:	24000484 	.word	0x24000484

0800a8c0 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b082      	sub	sp, #8
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d106      	bne.n	800a8dc <ethernetif_init+0x1c>
 800a8ce:	4b0e      	ldr	r3, [pc, #56]	; (800a908 <ethernetif_init+0x48>)
 800a8d0:	f44f 7212 	mov.w	r2, #584	; 0x248
 800a8d4:	490d      	ldr	r1, [pc, #52]	; (800a90c <ethernetif_init+0x4c>)
 800a8d6:	480e      	ldr	r0, [pc, #56]	; (800a910 <ethernetif_init+0x50>)
 800a8d8:	f016 fc32 	bl	8021140 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2273      	movs	r2, #115	; 0x73
 800a8e0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2274      	movs	r2, #116	; 0x74
 800a8e8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	4a09      	ldr	r2, [pc, #36]	; (800a914 <ethernetif_init+0x54>)
 800a8f0:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	4a08      	ldr	r2, [pc, #32]	; (800a918 <ethernetif_init+0x58>)
 800a8f6:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800a8f8:	6878      	ldr	r0, [r7, #4]
 800a8fa:	f7ff fd91 	bl	800a420 <low_level_init>

  return ERR_OK;
 800a8fe:	2300      	movs	r3, #0
}
 800a900:	4618      	mov	r0, r3
 800a902:	3708      	adds	r7, #8
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}
 800a908:	08023374 	.word	0x08023374
 800a90c:	08023390 	.word	0x08023390
 800a910:	080233a0 	.word	0x080233a0
 800a914:	08010749 	.word	0x08010749
 800a918:	0800a6ad 	.word	0x0800a6ad

0800a91c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b084      	sub	sp, #16
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	60fb      	str	r3, [r7, #12]

  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800a928:	68f9      	ldr	r1, [r7, #12]
 800a92a:	4803      	ldr	r0, [pc, #12]	; (800a938 <pbuf_free_custom+0x1c>)
 800a92c:	f008 fc96 	bl	801325c <memp_free_pool>
}
 800a930:	bf00      	nop
 800a932:	3710      	adds	r7, #16
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}
 800a938:	080270d0 	.word	0x080270d0

0800a93c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a940:	f7f7 fb24 	bl	8001f8c <HAL_GetTick>
 800a944:	4603      	mov	r3, r0
}
 800a946:	4618      	mov	r0, r3
 800a948:	bd80      	pop	{r7, pc}
	...

0800a94c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800a950:	4802      	ldr	r0, [pc, #8]	; (800a95c <ETH_PHY_IO_Init+0x10>)
 800a952:	f7fa fb09 	bl	8004f68 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800a956:	2300      	movs	r3, #0
}
 800a958:	4618      	mov	r0, r3
 800a95a:	bd80      	pop	{r7, pc}
 800a95c:	24045cdc 	.word	0x24045cdc

0800a960 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800a960:	b480      	push	{r7}
 800a962:	af00      	add	r7, sp, #0
  return 0;
 800a964:	2300      	movs	r3, #0
}
 800a966:	4618      	mov	r0, r3
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr

0800a970 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b084      	sub	sp, #16
 800a974:	af00      	add	r7, sp, #0
 800a976:	60f8      	str	r0, [r7, #12]
 800a978:	60b9      	str	r1, [r7, #8]
 800a97a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	68ba      	ldr	r2, [r7, #8]
 800a980:	68f9      	ldr	r1, [r7, #12]
 800a982:	4807      	ldr	r0, [pc, #28]	; (800a9a0 <ETH_PHY_IO_ReadReg+0x30>)
 800a984:	f7fa f85a 	bl	8004a3c <HAL_ETH_ReadPHYRegister>
 800a988:	4603      	mov	r3, r0
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d002      	beq.n	800a994 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800a98e:	f04f 33ff 	mov.w	r3, #4294967295
 800a992:	e000      	b.n	800a996 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800a994:	2300      	movs	r3, #0
}
 800a996:	4618      	mov	r0, r3
 800a998:	3710      	adds	r7, #16
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bd80      	pop	{r7, pc}
 800a99e:	bf00      	nop
 800a9a0:	24045cdc 	.word	0x24045cdc

0800a9a4 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b084      	sub	sp, #16
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	60f8      	str	r0, [r7, #12]
 800a9ac:	60b9      	str	r1, [r7, #8]
 800a9ae:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	68ba      	ldr	r2, [r7, #8]
 800a9b4:	68f9      	ldr	r1, [r7, #12]
 800a9b6:	4807      	ldr	r0, [pc, #28]	; (800a9d4 <ETH_PHY_IO_WriteReg+0x30>)
 800a9b8:	f7fa f894 	bl	8004ae4 <HAL_ETH_WritePHYRegister>
 800a9bc:	4603      	mov	r3, r0
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d002      	beq.n	800a9c8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800a9c2:	f04f 33ff 	mov.w	r3, #4294967295
 800a9c6:	e000      	b.n	800a9ca <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800a9c8:	2300      	movs	r3, #0
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	3710      	adds	r7, #16
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bd80      	pop	{r7, pc}
 800a9d2:	bf00      	nop
 800a9d4:	24045cdc 	.word	0x24045cdc

0800a9d8 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a9dc:	f7f7 fad6 	bl	8001f8c <HAL_GetTick>
 800a9e0:	4603      	mov	r3, r0
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	bd80      	pop	{r7, pc}
	...

0800a9e8 <ethernet_link_thread>:
  * @param  argument: netif
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b0a0      	sub	sp, #128	; 0x80
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf;
  uint32_t PHYLinkState;
  uint32_t linkchanged = 0, speed = 0, duplex =0;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	67bb      	str	r3, [r7, #120]	; 0x78
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	677b      	str	r3, [r7, #116]	; 0x74

  struct netif *netif = (struct netif *) argument;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	673b      	str	r3, [r7, #112]	; 0x70

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800aa00:	483a      	ldr	r0, [pc, #232]	; (800aaec <ethernet_link_thread+0x104>)
 800aa02:	f7f7 f9ec 	bl	8001dde <LAN8742_GetLinkState>
 800aa06:	4603      	mov	r3, r0
 800aa08:	66fb      	str	r3, [r7, #108]	; 0x6c

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800aa0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800aa0c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800aa10:	089b      	lsrs	r3, r3, #2
 800aa12:	f003 0301 	and.w	r3, r3, #1
 800aa16:	b2db      	uxtb	r3, r3
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d00c      	beq.n	800aa36 <ethernet_link_thread+0x4e>
 800aa1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa1e:	2b01      	cmp	r3, #1
 800aa20:	d809      	bhi.n	800aa36 <ethernet_link_thread+0x4e>
  {
    HAL_ETH_Stop_IT(&heth);
 800aa22:	4833      	ldr	r0, [pc, #204]	; (800aaf0 <ethernet_link_thread+0x108>)
 800aa24:	f7f9 fb96 	bl	8004154 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800aa28:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800aa2a:	f008 ff2d 	bl	8013888 <netif_set_down>
    netif_set_link_down(netif);
 800aa2e:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800aa30:	f008 ff90 	bl	8013954 <netif_set_link_down>
 800aa34:	e055      	b.n	800aae2 <ethernet_link_thread+0xfa>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800aa36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800aa38:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800aa3c:	f003 0304 	and.w	r3, r3, #4
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d14e      	bne.n	800aae2 <ethernet_link_thread+0xfa>
 800aa44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa46:	2b01      	cmp	r3, #1
 800aa48:	d94b      	bls.n	800aae2 <ethernet_link_thread+0xfa>
  {
    switch (PHYLinkState)
 800aa4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa4c:	3b02      	subs	r3, #2
 800aa4e:	2b03      	cmp	r3, #3
 800aa50:	d82a      	bhi.n	800aaa8 <ethernet_link_thread+0xc0>
 800aa52:	a201      	add	r2, pc, #4	; (adr r2, 800aa58 <ethernet_link_thread+0x70>)
 800aa54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa58:	0800aa69 	.word	0x0800aa69
 800aa5c:	0800aa7b 	.word	0x0800aa7b
 800aa60:	0800aa8b 	.word	0x0800aa8b
 800aa64:	0800aa9b 	.word	0x0800aa9b
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800aa68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800aa6c:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800aa6e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800aa72:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800aa74:	2301      	movs	r3, #1
 800aa76:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800aa78:	e017      	b.n	800aaaa <ethernet_link_thread+0xc2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800aa7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800aa82:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800aa84:	2301      	movs	r3, #1
 800aa86:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800aa88:	e00f      	b.n	800aaaa <ethernet_link_thread+0xc2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800aa8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800aa8e:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800aa90:	2300      	movs	r3, #0
 800aa92:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800aa94:	2301      	movs	r3, #1
 800aa96:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800aa98:	e007      	b.n	800aaaa <ethernet_link_thread+0xc2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800aaa6:	e000      	b.n	800aaaa <ethernet_link_thread+0xc2>
    default:
      break;
 800aaa8:	bf00      	nop
    }

    if(linkchanged)
 800aaaa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d018      	beq.n	800aae2 <ethernet_link_thread+0xfa>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800aab0:	f107 0308 	add.w	r3, r7, #8
 800aab4:	4619      	mov	r1, r3
 800aab6:	480e      	ldr	r0, [pc, #56]	; (800aaf0 <ethernet_link_thread+0x108>)
 800aab8:	f7fa f868 	bl	8004b8c <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800aabc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aabe:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800aac0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aac2:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800aac4:	f107 0308 	add.w	r3, r7, #8
 800aac8:	4619      	mov	r1, r3
 800aaca:	4809      	ldr	r0, [pc, #36]	; (800aaf0 <ethernet_link_thread+0x108>)
 800aacc:	f7fa fa32 	bl	8004f34 <HAL_ETH_SetMACConfig>

      HAL_ETH_Start_IT(&heth);
 800aad0:	4807      	ldr	r0, [pc, #28]	; (800aaf0 <ethernet_link_thread+0x108>)
 800aad2:	f7f9 faba 	bl	800404a <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800aad6:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800aad8:	f008 fe6a 	bl	80137b0 <netif_set_up>
      netif_set_link_up(netif);
 800aadc:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800aade:	f008 ff05 	bl	80138ec <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800aae2:	2064      	movs	r0, #100	; 0x64
 800aae4:	f000 f893 	bl	800ac0e <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800aae8:	e78a      	b.n	800aa00 <ethernet_link_thread+0x18>
 800aaea:	bf00      	nop
 800aaec:	24045cbc 	.word	0x24045cbc
 800aaf0:	24045cdc 	.word	0x24045cdc

0800aaf4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800aaf4:	b480      	push	{r7}
 800aaf6:	b085      	sub	sp, #20
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	4603      	mov	r3, r0
 800aafc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800aafe:	2300      	movs	r3, #0
 800ab00:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800ab02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ab06:	2b84      	cmp	r3, #132	; 0x84
 800ab08:	d005      	beq.n	800ab16 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800ab0a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	4413      	add	r3, r2
 800ab12:	3303      	adds	r3, #3
 800ab14:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800ab16:	68fb      	ldr	r3, [r7, #12]
}
 800ab18:	4618      	mov	r0, r3
 800ab1a:	3714      	adds	r7, #20
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab22:	4770      	bx	lr

0800ab24 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800ab24:	b480      	push	{r7}
 800ab26:	b083      	sub	sp, #12
 800ab28:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ab2a:	f3ef 8305 	mrs	r3, IPSR
 800ab2e:	607b      	str	r3, [r7, #4]
  return(result);
 800ab30:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	bf14      	ite	ne
 800ab36:	2301      	movne	r3, #1
 800ab38:	2300      	moveq	r3, #0
 800ab3a:	b2db      	uxtb	r3, r3
}
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	370c      	adds	r7, #12
 800ab40:	46bd      	mov	sp, r7
 800ab42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab46:	4770      	bx	lr

0800ab48 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800ab4c:	f002 f9b0 	bl	800ceb0 <vTaskStartScheduler>
  
  return osOK;
 800ab50:	2300      	movs	r3, #0
}
 800ab52:	4618      	mov	r0, r3
 800ab54:	bd80      	pop	{r7, pc}

0800ab56 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800ab56:	b580      	push	{r7, lr}
 800ab58:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800ab5a:	f7ff ffe3 	bl	800ab24 <inHandlerMode>
 800ab5e:	4603      	mov	r3, r0
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d003      	beq.n	800ab6c <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800ab64:	f002 fabc 	bl	800d0e0 <xTaskGetTickCountFromISR>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	e002      	b.n	800ab72 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800ab6c:	f002 faa8 	bl	800d0c0 <xTaskGetTickCount>
 800ab70:	4603      	mov	r3, r0
  }
}
 800ab72:	4618      	mov	r0, r3
 800ab74:	bd80      	pop	{r7, pc}

0800ab76 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800ab76:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab78:	b089      	sub	sp, #36	; 0x24
 800ab7a:	af04      	add	r7, sp, #16
 800ab7c:	6078      	str	r0, [r7, #4]
 800ab7e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	695b      	ldr	r3, [r3, #20]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d020      	beq.n	800abca <osThreadCreate+0x54>
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	699b      	ldr	r3, [r3, #24]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d01c      	beq.n	800abca <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	685c      	ldr	r4, [r3, #4]
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681d      	ldr	r5, [r3, #0]
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	691e      	ldr	r6, [r3, #16]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800aba2:	4618      	mov	r0, r3
 800aba4:	f7ff ffa6 	bl	800aaf4 <makeFreeRtosPriority>
 800aba8:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	695b      	ldr	r3, [r3, #20]
 800abae:	687a      	ldr	r2, [r7, #4]
 800abb0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800abb2:	9202      	str	r2, [sp, #8]
 800abb4:	9301      	str	r3, [sp, #4]
 800abb6:	9100      	str	r1, [sp, #0]
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	4632      	mov	r2, r6
 800abbc:	4629      	mov	r1, r5
 800abbe:	4620      	mov	r0, r4
 800abc0:	f001 ff24 	bl	800ca0c <xTaskCreateStatic>
 800abc4:	4603      	mov	r3, r0
 800abc6:	60fb      	str	r3, [r7, #12]
 800abc8:	e01c      	b.n	800ac04 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	685c      	ldr	r4, [r3, #4]
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800abd6:	b29e      	uxth	r6, r3
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800abde:	4618      	mov	r0, r3
 800abe0:	f7ff ff88 	bl	800aaf4 <makeFreeRtosPriority>
 800abe4:	4602      	mov	r2, r0
 800abe6:	f107 030c 	add.w	r3, r7, #12
 800abea:	9301      	str	r3, [sp, #4]
 800abec:	9200      	str	r2, [sp, #0]
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	4632      	mov	r2, r6
 800abf2:	4629      	mov	r1, r5
 800abf4:	4620      	mov	r0, r4
 800abf6:	f001 ff63 	bl	800cac0 <xTaskCreate>
 800abfa:	4603      	mov	r3, r0
 800abfc:	2b01      	cmp	r3, #1
 800abfe:	d001      	beq.n	800ac04 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800ac00:	2300      	movs	r3, #0
 800ac02:	e000      	b.n	800ac06 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800ac04:	68fb      	ldr	r3, [r7, #12]
}
 800ac06:	4618      	mov	r0, r3
 800ac08:	3714      	adds	r7, #20
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ac0e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800ac0e:	b580      	push	{r7, lr}
 800ac10:	b084      	sub	sp, #16
 800ac12:	af00      	add	r7, sp, #0
 800ac14:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d001      	beq.n	800ac24 <osDelay+0x16>
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	e000      	b.n	800ac26 <osDelay+0x18>
 800ac24:	2301      	movs	r3, #1
 800ac26:	4618      	mov	r0, r3
 800ac28:	f002 f90e 	bl	800ce48 <vTaskDelay>
  
  return osOK;
 800ac2c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	3710      	adds	r7, #16
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}

0800ac36 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800ac36:	b580      	push	{r7, lr}
 800ac38:	b082      	sub	sp, #8
 800ac3a:	af00      	add	r7, sp, #0
 800ac3c:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	685b      	ldr	r3, [r3, #4]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d007      	beq.n	800ac56 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	685b      	ldr	r3, [r3, #4]
 800ac4a:	4619      	mov	r1, r3
 800ac4c:	2001      	movs	r0, #1
 800ac4e:	f001 f89a 	bl	800bd86 <xQueueCreateMutexStatic>
 800ac52:	4603      	mov	r3, r0
 800ac54:	e003      	b.n	800ac5e <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800ac56:	2001      	movs	r0, #1
 800ac58:	f001 f87d 	bl	800bd56 <xQueueCreateMutex>
 800ac5c:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800ac5e:	4618      	mov	r0, r3
 800ac60:	3708      	adds	r7, #8
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}
	...

0800ac68 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b084      	sub	sp, #16
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
 800ac70:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800ac72:	2300      	movs	r3, #0
 800ac74:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d101      	bne.n	800ac80 <osMutexWait+0x18>
    return osErrorParameter;
 800ac7c:	2380      	movs	r3, #128	; 0x80
 800ac7e:	e03a      	b.n	800acf6 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800ac80:	2300      	movs	r3, #0
 800ac82:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac8a:	d103      	bne.n	800ac94 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800ac8c:	f04f 33ff 	mov.w	r3, #4294967295
 800ac90:	60fb      	str	r3, [r7, #12]
 800ac92:	e009      	b.n	800aca8 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d006      	beq.n	800aca8 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d101      	bne.n	800aca8 <osMutexWait+0x40>
      ticks = 1;
 800aca4:	2301      	movs	r3, #1
 800aca6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800aca8:	f7ff ff3c 	bl	800ab24 <inHandlerMode>
 800acac:	4603      	mov	r3, r0
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d017      	beq.n	800ace2 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800acb2:	f107 0308 	add.w	r3, r7, #8
 800acb6:	461a      	mov	r2, r3
 800acb8:	2100      	movs	r1, #0
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	f001 fc7a 	bl	800c5b4 <xQueueReceiveFromISR>
 800acc0:	4603      	mov	r3, r0
 800acc2:	2b01      	cmp	r3, #1
 800acc4:	d001      	beq.n	800acca <osMutexWait+0x62>
      return osErrorOS;
 800acc6:	23ff      	movs	r3, #255	; 0xff
 800acc8:	e015      	b.n	800acf6 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d011      	beq.n	800acf4 <osMutexWait+0x8c>
 800acd0:	4b0b      	ldr	r3, [pc, #44]	; (800ad00 <osMutexWait+0x98>)
 800acd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800acd6:	601a      	str	r2, [r3, #0]
 800acd8:	f3bf 8f4f 	dsb	sy
 800acdc:	f3bf 8f6f 	isb	sy
 800ace0:	e008      	b.n	800acf4 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800ace2:	68f9      	ldr	r1, [r7, #12]
 800ace4:	6878      	ldr	r0, [r7, #4]
 800ace6:	f001 fb5d 	bl	800c3a4 <xQueueSemaphoreTake>
 800acea:	4603      	mov	r3, r0
 800acec:	2b01      	cmp	r3, #1
 800acee:	d001      	beq.n	800acf4 <osMutexWait+0x8c>
    return osErrorOS;
 800acf0:	23ff      	movs	r3, #255	; 0xff
 800acf2:	e000      	b.n	800acf6 <osMutexWait+0x8e>
  }
  
  return osOK;
 800acf4:	2300      	movs	r3, #0
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	3710      	adds	r7, #16
 800acfa:	46bd      	mov	sp, r7
 800acfc:	bd80      	pop	{r7, pc}
 800acfe:	bf00      	nop
 800ad00:	e000ed04 	.word	0xe000ed04

0800ad04 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b084      	sub	sp, #16
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800ad10:	2300      	movs	r3, #0
 800ad12:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800ad14:	f7ff ff06 	bl	800ab24 <inHandlerMode>
 800ad18:	4603      	mov	r3, r0
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d016      	beq.n	800ad4c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800ad1e:	f107 0308 	add.w	r3, r7, #8
 800ad22:	4619      	mov	r1, r3
 800ad24:	6878      	ldr	r0, [r7, #4]
 800ad26:	f001 f9d7 	bl	800c0d8 <xQueueGiveFromISR>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d001      	beq.n	800ad34 <osMutexRelease+0x30>
      return osErrorOS;
 800ad30:	23ff      	movs	r3, #255	; 0xff
 800ad32:	e017      	b.n	800ad64 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ad34:	68bb      	ldr	r3, [r7, #8]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d013      	beq.n	800ad62 <osMutexRelease+0x5e>
 800ad3a:	4b0c      	ldr	r3, [pc, #48]	; (800ad6c <osMutexRelease+0x68>)
 800ad3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad40:	601a      	str	r2, [r3, #0]
 800ad42:	f3bf 8f4f 	dsb	sy
 800ad46:	f3bf 8f6f 	isb	sy
 800ad4a:	e00a      	b.n	800ad62 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	2200      	movs	r2, #0
 800ad50:	2100      	movs	r1, #0
 800ad52:	6878      	ldr	r0, [r7, #4]
 800ad54:	f001 f832 	bl	800bdbc <xQueueGenericSend>
 800ad58:	4603      	mov	r3, r0
 800ad5a:	2b01      	cmp	r3, #1
 800ad5c:	d001      	beq.n	800ad62 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800ad5e:	23ff      	movs	r3, #255	; 0xff
 800ad60:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800ad62:	68fb      	ldr	r3, [r7, #12]
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	3710      	adds	r7, #16
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}
 800ad6c:	e000ed04 	.word	0xe000ed04

0800ad70 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b086      	sub	sp, #24
 800ad74:	af02      	add	r7, sp, #8
 800ad76:	6078      	str	r0, [r7, #4]
 800ad78:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	685b      	ldr	r3, [r3, #4]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d010      	beq.n	800ada4 <osSemaphoreCreate+0x34>
    if (count == 1) {
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	2b01      	cmp	r3, #1
 800ad86:	d10b      	bne.n	800ada0 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	685a      	ldr	r2, [r3, #4]
 800ad8c:	2303      	movs	r3, #3
 800ad8e:	9300      	str	r3, [sp, #0]
 800ad90:	4613      	mov	r3, r2
 800ad92:	2200      	movs	r2, #0
 800ad94:	2100      	movs	r1, #0
 800ad96:	2001      	movs	r0, #1
 800ad98:	f000 fef2 	bl	800bb80 <xQueueGenericCreateStatic>
 800ad9c:	4603      	mov	r3, r0
 800ad9e:	e016      	b.n	800adce <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800ada0:	2300      	movs	r3, #0
 800ada2:	e014      	b.n	800adce <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	2b01      	cmp	r3, #1
 800ada8:	d110      	bne.n	800adcc <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 800adaa:	2203      	movs	r2, #3
 800adac:	2100      	movs	r1, #0
 800adae:	2001      	movs	r0, #1
 800adb0:	f000 ff59 	bl	800bc66 <xQueueGenericCreate>
 800adb4:	60f8      	str	r0, [r7, #12]
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d005      	beq.n	800adc8 <osSemaphoreCreate+0x58>
 800adbc:	2300      	movs	r3, #0
 800adbe:	2200      	movs	r2, #0
 800adc0:	2100      	movs	r1, #0
 800adc2:	68f8      	ldr	r0, [r7, #12]
 800adc4:	f000 fffa 	bl	800bdbc <xQueueGenericSend>
      return sema;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	e000      	b.n	800adce <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800adcc:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800adce:	4618      	mov	r0, r3
 800add0:	3710      	adds	r7, #16
 800add2:	46bd      	mov	sp, r7
 800add4:	bd80      	pop	{r7, pc}
	...

0800add8 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b084      	sub	sp, #16
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
 800ade0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800ade2:	2300      	movs	r3, #0
 800ade4:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d101      	bne.n	800adf0 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800adec:	2380      	movs	r3, #128	; 0x80
 800adee:	e03a      	b.n	800ae66 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800adf0:	2300      	movs	r3, #0
 800adf2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800adf4:	683b      	ldr	r3, [r7, #0]
 800adf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adfa:	d103      	bne.n	800ae04 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800adfc:	f04f 33ff 	mov.w	r3, #4294967295
 800ae00:	60fb      	str	r3, [r7, #12]
 800ae02:	e009      	b.n	800ae18 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800ae04:	683b      	ldr	r3, [r7, #0]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d006      	beq.n	800ae18 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d101      	bne.n	800ae18 <osSemaphoreWait+0x40>
      ticks = 1;
 800ae14:	2301      	movs	r3, #1
 800ae16:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800ae18:	f7ff fe84 	bl	800ab24 <inHandlerMode>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d017      	beq.n	800ae52 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800ae22:	f107 0308 	add.w	r3, r7, #8
 800ae26:	461a      	mov	r2, r3
 800ae28:	2100      	movs	r1, #0
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f001 fbc2 	bl	800c5b4 <xQueueReceiveFromISR>
 800ae30:	4603      	mov	r3, r0
 800ae32:	2b01      	cmp	r3, #1
 800ae34:	d001      	beq.n	800ae3a <osSemaphoreWait+0x62>
      return osErrorOS;
 800ae36:	23ff      	movs	r3, #255	; 0xff
 800ae38:	e015      	b.n	800ae66 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800ae3a:	68bb      	ldr	r3, [r7, #8]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d011      	beq.n	800ae64 <osSemaphoreWait+0x8c>
 800ae40:	4b0b      	ldr	r3, [pc, #44]	; (800ae70 <osSemaphoreWait+0x98>)
 800ae42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae46:	601a      	str	r2, [r3, #0]
 800ae48:	f3bf 8f4f 	dsb	sy
 800ae4c:	f3bf 8f6f 	isb	sy
 800ae50:	e008      	b.n	800ae64 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800ae52:	68f9      	ldr	r1, [r7, #12]
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f001 faa5 	bl	800c3a4 <xQueueSemaphoreTake>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	2b01      	cmp	r3, #1
 800ae5e:	d001      	beq.n	800ae64 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800ae60:	23ff      	movs	r3, #255	; 0xff
 800ae62:	e000      	b.n	800ae66 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800ae64:	2300      	movs	r3, #0
}
 800ae66:	4618      	mov	r0, r3
 800ae68:	3710      	adds	r7, #16
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}
 800ae6e:	bf00      	nop
 800ae70:	e000ed04 	.word	0xe000ed04

0800ae74 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b084      	sub	sp, #16
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800ae80:	2300      	movs	r3, #0
 800ae82:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800ae84:	f7ff fe4e 	bl	800ab24 <inHandlerMode>
 800ae88:	4603      	mov	r3, r0
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d016      	beq.n	800aebc <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800ae8e:	f107 0308 	add.w	r3, r7, #8
 800ae92:	4619      	mov	r1, r3
 800ae94:	6878      	ldr	r0, [r7, #4]
 800ae96:	f001 f91f 	bl	800c0d8 <xQueueGiveFromISR>
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	2b01      	cmp	r3, #1
 800ae9e:	d001      	beq.n	800aea4 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800aea0:	23ff      	movs	r3, #255	; 0xff
 800aea2:	e017      	b.n	800aed4 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800aea4:	68bb      	ldr	r3, [r7, #8]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d013      	beq.n	800aed2 <osSemaphoreRelease+0x5e>
 800aeaa:	4b0c      	ldr	r3, [pc, #48]	; (800aedc <osSemaphoreRelease+0x68>)
 800aeac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aeb0:	601a      	str	r2, [r3, #0]
 800aeb2:	f3bf 8f4f 	dsb	sy
 800aeb6:	f3bf 8f6f 	isb	sy
 800aeba:	e00a      	b.n	800aed2 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800aebc:	2300      	movs	r3, #0
 800aebe:	2200      	movs	r2, #0
 800aec0:	2100      	movs	r1, #0
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f000 ff7a 	bl	800bdbc <xQueueGenericSend>
 800aec8:	4603      	mov	r3, r0
 800aeca:	2b01      	cmp	r3, #1
 800aecc:	d001      	beq.n	800aed2 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800aece:	23ff      	movs	r3, #255	; 0xff
 800aed0:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800aed2:	68fb      	ldr	r3, [r7, #12]
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3710      	adds	r7, #16
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}
 800aedc:	e000ed04 	.word	0xe000ed04

0800aee0 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b082      	sub	sp, #8
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800aee8:	f7ff fe1c 	bl	800ab24 <inHandlerMode>
 800aeec:	4603      	mov	r3, r0
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d001      	beq.n	800aef6 <osSemaphoreDelete+0x16>
    return osErrorISR;
 800aef2:	2382      	movs	r3, #130	; 0x82
 800aef4:	e003      	b.n	800aefe <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800aef6:	6878      	ldr	r0, [r7, #4]
 800aef8:	f001 fc13 	bl	800c722 <vQueueDelete>

  return osOK; 
 800aefc:	2300      	movs	r3, #0
}
 800aefe:	4618      	mov	r0, r3
 800af00:	3708      	adds	r7, #8
 800af02:	46bd      	mov	sp, r7
 800af04:	bd80      	pop	{r7, pc}

0800af06 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800af06:	b590      	push	{r4, r7, lr}
 800af08:	b085      	sub	sp, #20
 800af0a:	af02      	add	r7, sp, #8
 800af0c:	6078      	str	r0, [r7, #4]
 800af0e:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	689b      	ldr	r3, [r3, #8]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d012      	beq.n	800af3e <osMessageCreate+0x38>
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	68db      	ldr	r3, [r3, #12]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d00e      	beq.n	800af3e <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	6818      	ldr	r0, [r3, #0]
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	6859      	ldr	r1, [r3, #4]
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	689a      	ldr	r2, [r3, #8]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	68dc      	ldr	r4, [r3, #12]
 800af30:	2300      	movs	r3, #0
 800af32:	9300      	str	r3, [sp, #0]
 800af34:	4623      	mov	r3, r4
 800af36:	f000 fe23 	bl	800bb80 <xQueueGenericCreateStatic>
 800af3a:	4603      	mov	r3, r0
 800af3c:	e008      	b.n	800af50 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	6818      	ldr	r0, [r3, #0]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	685b      	ldr	r3, [r3, #4]
 800af46:	2200      	movs	r2, #0
 800af48:	4619      	mov	r1, r3
 800af4a:	f000 fe8c 	bl	800bc66 <xQueueGenericCreate>
 800af4e:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800af50:	4618      	mov	r0, r3
 800af52:	370c      	adds	r7, #12
 800af54:	46bd      	mov	sp, r7
 800af56:	bd90      	pop	{r4, r7, pc}

0800af58 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b086      	sub	sp, #24
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	60f8      	str	r0, [r7, #12]
 800af60:	60b9      	str	r1, [r7, #8]
 800af62:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800af64:	2300      	movs	r3, #0
 800af66:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d101      	bne.n	800af76 <osMessagePut+0x1e>
    ticks = 1;
 800af72:	2301      	movs	r3, #1
 800af74:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800af76:	f7ff fdd5 	bl	800ab24 <inHandlerMode>
 800af7a:	4603      	mov	r3, r0
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d018      	beq.n	800afb2 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800af80:	f107 0210 	add.w	r2, r7, #16
 800af84:	f107 0108 	add.w	r1, r7, #8
 800af88:	2300      	movs	r3, #0
 800af8a:	68f8      	ldr	r0, [r7, #12]
 800af8c:	f001 f810 	bl	800bfb0 <xQueueGenericSendFromISR>
 800af90:	4603      	mov	r3, r0
 800af92:	2b01      	cmp	r3, #1
 800af94:	d001      	beq.n	800af9a <osMessagePut+0x42>
      return osErrorOS;
 800af96:	23ff      	movs	r3, #255	; 0xff
 800af98:	e018      	b.n	800afcc <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800af9a:	693b      	ldr	r3, [r7, #16]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d014      	beq.n	800afca <osMessagePut+0x72>
 800afa0:	4b0c      	ldr	r3, [pc, #48]	; (800afd4 <osMessagePut+0x7c>)
 800afa2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800afa6:	601a      	str	r2, [r3, #0]
 800afa8:	f3bf 8f4f 	dsb	sy
 800afac:	f3bf 8f6f 	isb	sy
 800afb0:	e00b      	b.n	800afca <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800afb2:	f107 0108 	add.w	r1, r7, #8
 800afb6:	2300      	movs	r3, #0
 800afb8:	697a      	ldr	r2, [r7, #20]
 800afba:	68f8      	ldr	r0, [r7, #12]
 800afbc:	f000 fefe 	bl	800bdbc <xQueueGenericSend>
 800afc0:	4603      	mov	r3, r0
 800afc2:	2b01      	cmp	r3, #1
 800afc4:	d001      	beq.n	800afca <osMessagePut+0x72>
      return osErrorOS;
 800afc6:	23ff      	movs	r3, #255	; 0xff
 800afc8:	e000      	b.n	800afcc <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800afca:	2300      	movs	r3, #0
}
 800afcc:	4618      	mov	r0, r3
 800afce:	3718      	adds	r7, #24
 800afd0:	46bd      	mov	sp, r7
 800afd2:	bd80      	pop	{r7, pc}
 800afd4:	e000ed04 	.word	0xe000ed04

0800afd8 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800afd8:	b590      	push	{r4, r7, lr}
 800afda:	b08b      	sub	sp, #44	; 0x2c
 800afdc:	af00      	add	r7, sp, #0
 800afde:	60f8      	str	r0, [r7, #12]
 800afe0:	60b9      	str	r1, [r7, #8]
 800afe2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800afe8:	2300      	movs	r3, #0
 800afea:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d10a      	bne.n	800b008 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800aff2:	2380      	movs	r3, #128	; 0x80
 800aff4:	617b      	str	r3, [r7, #20]
    return event;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	461c      	mov	r4, r3
 800affa:	f107 0314 	add.w	r3, r7, #20
 800affe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b002:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b006:	e054      	b.n	800b0b2 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800b008:	2300      	movs	r3, #0
 800b00a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800b00c:	2300      	movs	r3, #0
 800b00e:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b016:	d103      	bne.n	800b020 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800b018:	f04f 33ff 	mov.w	r3, #4294967295
 800b01c:	627b      	str	r3, [r7, #36]	; 0x24
 800b01e:	e009      	b.n	800b034 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d006      	beq.n	800b034 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800b02a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d101      	bne.n	800b034 <osMessageGet+0x5c>
      ticks = 1;
 800b030:	2301      	movs	r3, #1
 800b032:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800b034:	f7ff fd76 	bl	800ab24 <inHandlerMode>
 800b038:	4603      	mov	r3, r0
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d01c      	beq.n	800b078 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800b03e:	f107 0220 	add.w	r2, r7, #32
 800b042:	f107 0314 	add.w	r3, r7, #20
 800b046:	3304      	adds	r3, #4
 800b048:	4619      	mov	r1, r3
 800b04a:	68b8      	ldr	r0, [r7, #8]
 800b04c:	f001 fab2 	bl	800c5b4 <xQueueReceiveFromISR>
 800b050:	4603      	mov	r3, r0
 800b052:	2b01      	cmp	r3, #1
 800b054:	d102      	bne.n	800b05c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800b056:	2310      	movs	r3, #16
 800b058:	617b      	str	r3, [r7, #20]
 800b05a:	e001      	b.n	800b060 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800b05c:	2300      	movs	r3, #0
 800b05e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b060:	6a3b      	ldr	r3, [r7, #32]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d01d      	beq.n	800b0a2 <osMessageGet+0xca>
 800b066:	4b15      	ldr	r3, [pc, #84]	; (800b0bc <osMessageGet+0xe4>)
 800b068:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b06c:	601a      	str	r2, [r3, #0]
 800b06e:	f3bf 8f4f 	dsb	sy
 800b072:	f3bf 8f6f 	isb	sy
 800b076:	e014      	b.n	800b0a2 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800b078:	f107 0314 	add.w	r3, r7, #20
 800b07c:	3304      	adds	r3, #4
 800b07e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b080:	4619      	mov	r1, r3
 800b082:	68b8      	ldr	r0, [r7, #8]
 800b084:	f001 f8b2 	bl	800c1ec <xQueueReceive>
 800b088:	4603      	mov	r3, r0
 800b08a:	2b01      	cmp	r3, #1
 800b08c:	d102      	bne.n	800b094 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800b08e:	2310      	movs	r3, #16
 800b090:	617b      	str	r3, [r7, #20]
 800b092:	e006      	b.n	800b0a2 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800b094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b096:	2b00      	cmp	r3, #0
 800b098:	d101      	bne.n	800b09e <osMessageGet+0xc6>
 800b09a:	2300      	movs	r3, #0
 800b09c:	e000      	b.n	800b0a0 <osMessageGet+0xc8>
 800b09e:	2340      	movs	r3, #64	; 0x40
 800b0a0:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	461c      	mov	r4, r3
 800b0a6:	f107 0314 	add.w	r3, r7, #20
 800b0aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b0ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800b0b2:	68f8      	ldr	r0, [r7, #12]
 800b0b4:	372c      	adds	r7, #44	; 0x2c
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	bd90      	pop	{r4, r7, pc}
 800b0ba:	bf00      	nop
 800b0bc:	e000ed04 	.word	0xe000ed04

0800b0c0 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b082      	sub	sp, #8
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800b0c8:	f7ff fd2c 	bl	800ab24 <inHandlerMode>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d004      	beq.n	800b0dc <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f001 fb08 	bl	800c6e8 <uxQueueMessagesWaitingFromISR>
 800b0d8:	4603      	mov	r3, r0
 800b0da:	e003      	b.n	800b0e4 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f001 fae6 	bl	800c6ae <uxQueueMessagesWaiting>
 800b0e2:	4603      	mov	r3, r0
  }
}
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	3708      	adds	r7, #8
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}

0800b0ec <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b082      	sub	sp, #8
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800b0f4:	f7ff fd16 	bl	800ab24 <inHandlerMode>
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d001      	beq.n	800b102 <osMessageDelete+0x16>
    return osErrorISR;
 800b0fe:	2382      	movs	r3, #130	; 0x82
 800b100:	e003      	b.n	800b10a <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f001 fb0d 	bl	800c722 <vQueueDelete>

  return osOK; 
 800b108:	2300      	movs	r3, #0
}
 800b10a:	4618      	mov	r0, r3
 800b10c:	3708      	adds	r7, #8
 800b10e:	46bd      	mov	sp, r7
 800b110:	bd80      	pop	{r7, pc}
	...

0800b114 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b08a      	sub	sp, #40	; 0x28
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b11c:	2300      	movs	r3, #0
 800b11e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b120:	f001 ff24 	bl	800cf6c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b124:	4b57      	ldr	r3, [pc, #348]	; (800b284 <pvPortMalloc+0x170>)
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d101      	bne.n	800b130 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b12c:	f000 f90c 	bl	800b348 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b130:	4b55      	ldr	r3, [pc, #340]	; (800b288 <pvPortMalloc+0x174>)
 800b132:	681a      	ldr	r2, [r3, #0]
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	4013      	ands	r3, r2
 800b138:	2b00      	cmp	r3, #0
 800b13a:	f040 808c 	bne.w	800b256 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	2b00      	cmp	r3, #0
 800b142:	d01c      	beq.n	800b17e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800b144:	2208      	movs	r2, #8
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	4413      	add	r3, r2
 800b14a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	f003 0307 	and.w	r3, r3, #7
 800b152:	2b00      	cmp	r3, #0
 800b154:	d013      	beq.n	800b17e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	f023 0307 	bic.w	r3, r3, #7
 800b15c:	3308      	adds	r3, #8
 800b15e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	f003 0307 	and.w	r3, r3, #7
 800b166:	2b00      	cmp	r3, #0
 800b168:	d009      	beq.n	800b17e <pvPortMalloc+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b16a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b16e:	f383 8811 	msr	BASEPRI, r3
 800b172:	f3bf 8f6f 	isb	sy
 800b176:	f3bf 8f4f 	dsb	sy
 800b17a:	617b      	str	r3, [r7, #20]
 800b17c:	e7fe      	b.n	800b17c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d068      	beq.n	800b256 <pvPortMalloc+0x142>
 800b184:	4b41      	ldr	r3, [pc, #260]	; (800b28c <pvPortMalloc+0x178>)
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	687a      	ldr	r2, [r7, #4]
 800b18a:	429a      	cmp	r2, r3
 800b18c:	d863      	bhi.n	800b256 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b18e:	4b40      	ldr	r3, [pc, #256]	; (800b290 <pvPortMalloc+0x17c>)
 800b190:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b192:	4b3f      	ldr	r3, [pc, #252]	; (800b290 <pvPortMalloc+0x17c>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b198:	e004      	b.n	800b1a4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800b19a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b19c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b19e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b1a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1a6:	685b      	ldr	r3, [r3, #4]
 800b1a8:	687a      	ldr	r2, [r7, #4]
 800b1aa:	429a      	cmp	r2, r3
 800b1ac:	d903      	bls.n	800b1b6 <pvPortMalloc+0xa2>
 800b1ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d1f1      	bne.n	800b19a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b1b6:	4b33      	ldr	r3, [pc, #204]	; (800b284 <pvPortMalloc+0x170>)
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1bc:	429a      	cmp	r2, r3
 800b1be:	d04a      	beq.n	800b256 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b1c0:	6a3b      	ldr	r3, [r7, #32]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	2208      	movs	r2, #8
 800b1c6:	4413      	add	r3, r2
 800b1c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b1ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1cc:	681a      	ldr	r2, [r3, #0]
 800b1ce:	6a3b      	ldr	r3, [r7, #32]
 800b1d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b1d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1d4:	685a      	ldr	r2, [r3, #4]
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	1ad2      	subs	r2, r2, r3
 800b1da:	2308      	movs	r3, #8
 800b1dc:	005b      	lsls	r3, r3, #1
 800b1de:	429a      	cmp	r2, r3
 800b1e0:	d91e      	bls.n	800b220 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b1e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	4413      	add	r3, r2
 800b1e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b1ea:	69bb      	ldr	r3, [r7, #24]
 800b1ec:	f003 0307 	and.w	r3, r3, #7
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d009      	beq.n	800b208 <pvPortMalloc+0xf4>
 800b1f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1f8:	f383 8811 	msr	BASEPRI, r3
 800b1fc:	f3bf 8f6f 	isb	sy
 800b200:	f3bf 8f4f 	dsb	sy
 800b204:	613b      	str	r3, [r7, #16]
 800b206:	e7fe      	b.n	800b206 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b20a:	685a      	ldr	r2, [r3, #4]
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	1ad2      	subs	r2, r2, r3
 800b210:	69bb      	ldr	r3, [r7, #24]
 800b212:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b216:	687a      	ldr	r2, [r7, #4]
 800b218:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b21a:	69b8      	ldr	r0, [r7, #24]
 800b21c:	f000 f8f6 	bl	800b40c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b220:	4b1a      	ldr	r3, [pc, #104]	; (800b28c <pvPortMalloc+0x178>)
 800b222:	681a      	ldr	r2, [r3, #0]
 800b224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b226:	685b      	ldr	r3, [r3, #4]
 800b228:	1ad3      	subs	r3, r2, r3
 800b22a:	4a18      	ldr	r2, [pc, #96]	; (800b28c <pvPortMalloc+0x178>)
 800b22c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b22e:	4b17      	ldr	r3, [pc, #92]	; (800b28c <pvPortMalloc+0x178>)
 800b230:	681a      	ldr	r2, [r3, #0]
 800b232:	4b18      	ldr	r3, [pc, #96]	; (800b294 <pvPortMalloc+0x180>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	429a      	cmp	r2, r3
 800b238:	d203      	bcs.n	800b242 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b23a:	4b14      	ldr	r3, [pc, #80]	; (800b28c <pvPortMalloc+0x178>)
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	4a15      	ldr	r2, [pc, #84]	; (800b294 <pvPortMalloc+0x180>)
 800b240:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b244:	685a      	ldr	r2, [r3, #4]
 800b246:	4b10      	ldr	r3, [pc, #64]	; (800b288 <pvPortMalloc+0x174>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	431a      	orrs	r2, r3
 800b24c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b24e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b252:	2200      	movs	r2, #0
 800b254:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b256:	f001 fe97 	bl	800cf88 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b25a:	69fb      	ldr	r3, [r7, #28]
 800b25c:	f003 0307 	and.w	r3, r3, #7
 800b260:	2b00      	cmp	r3, #0
 800b262:	d009      	beq.n	800b278 <pvPortMalloc+0x164>
 800b264:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b268:	f383 8811 	msr	BASEPRI, r3
 800b26c:	f3bf 8f6f 	isb	sy
 800b270:	f3bf 8f4f 	dsb	sy
 800b274:	60fb      	str	r3, [r7, #12]
 800b276:	e7fe      	b.n	800b276 <pvPortMalloc+0x162>
	return pvReturn;
 800b278:	69fb      	ldr	r3, [r7, #28]
}
 800b27a:	4618      	mov	r0, r3
 800b27c:	3728      	adds	r7, #40	; 0x28
 800b27e:	46bd      	mov	sp, r7
 800b280:	bd80      	pop	{r7, pc}
 800b282:	bf00      	nop
 800b284:	24040494 	.word	0x24040494
 800b288:	240404a0 	.word	0x240404a0
 800b28c:	24040498 	.word	0x24040498
 800b290:	2404048c 	.word	0x2404048c
 800b294:	2404049c 	.word	0x2404049c

0800b298 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b086      	sub	sp, #24
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d046      	beq.n	800b338 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b2aa:	2308      	movs	r3, #8
 800b2ac:	425b      	negs	r3, r3
 800b2ae:	697a      	ldr	r2, [r7, #20]
 800b2b0:	4413      	add	r3, r2
 800b2b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b2b4:	697b      	ldr	r3, [r7, #20]
 800b2b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	685a      	ldr	r2, [r3, #4]
 800b2bc:	4b20      	ldr	r3, [pc, #128]	; (800b340 <vPortFree+0xa8>)
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	4013      	ands	r3, r2
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d109      	bne.n	800b2da <vPortFree+0x42>
 800b2c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2ca:	f383 8811 	msr	BASEPRI, r3
 800b2ce:	f3bf 8f6f 	isb	sy
 800b2d2:	f3bf 8f4f 	dsb	sy
 800b2d6:	60fb      	str	r3, [r7, #12]
 800b2d8:	e7fe      	b.n	800b2d8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b2da:	693b      	ldr	r3, [r7, #16]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d009      	beq.n	800b2f6 <vPortFree+0x5e>
 800b2e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2e6:	f383 8811 	msr	BASEPRI, r3
 800b2ea:	f3bf 8f6f 	isb	sy
 800b2ee:	f3bf 8f4f 	dsb	sy
 800b2f2:	60bb      	str	r3, [r7, #8]
 800b2f4:	e7fe      	b.n	800b2f4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b2f6:	693b      	ldr	r3, [r7, #16]
 800b2f8:	685a      	ldr	r2, [r3, #4]
 800b2fa:	4b11      	ldr	r3, [pc, #68]	; (800b340 <vPortFree+0xa8>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	4013      	ands	r3, r2
 800b300:	2b00      	cmp	r3, #0
 800b302:	d019      	beq.n	800b338 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b304:	693b      	ldr	r3, [r7, #16]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d115      	bne.n	800b338 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b30c:	693b      	ldr	r3, [r7, #16]
 800b30e:	685a      	ldr	r2, [r3, #4]
 800b310:	4b0b      	ldr	r3, [pc, #44]	; (800b340 <vPortFree+0xa8>)
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	43db      	mvns	r3, r3
 800b316:	401a      	ands	r2, r3
 800b318:	693b      	ldr	r3, [r7, #16]
 800b31a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b31c:	f001 fe26 	bl	800cf6c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b320:	693b      	ldr	r3, [r7, #16]
 800b322:	685a      	ldr	r2, [r3, #4]
 800b324:	4b07      	ldr	r3, [pc, #28]	; (800b344 <vPortFree+0xac>)
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	4413      	add	r3, r2
 800b32a:	4a06      	ldr	r2, [pc, #24]	; (800b344 <vPortFree+0xac>)
 800b32c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b32e:	6938      	ldr	r0, [r7, #16]
 800b330:	f000 f86c 	bl	800b40c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b334:	f001 fe28 	bl	800cf88 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b338:	bf00      	nop
 800b33a:	3718      	adds	r7, #24
 800b33c:	46bd      	mov	sp, r7
 800b33e:	bd80      	pop	{r7, pc}
 800b340:	240404a0 	.word	0x240404a0
 800b344:	24040498 	.word	0x24040498

0800b348 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b348:	b480      	push	{r7}
 800b34a:	b085      	sub	sp, #20
 800b34c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b34e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b352:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b354:	4b27      	ldr	r3, [pc, #156]	; (800b3f4 <prvHeapInit+0xac>)
 800b356:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	f003 0307 	and.w	r3, r3, #7
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d00c      	beq.n	800b37c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	3307      	adds	r3, #7
 800b366:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	f023 0307 	bic.w	r3, r3, #7
 800b36e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b370:	68ba      	ldr	r2, [r7, #8]
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	1ad3      	subs	r3, r2, r3
 800b376:	4a1f      	ldr	r2, [pc, #124]	; (800b3f4 <prvHeapInit+0xac>)
 800b378:	4413      	add	r3, r2
 800b37a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b380:	4a1d      	ldr	r2, [pc, #116]	; (800b3f8 <prvHeapInit+0xb0>)
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b386:	4b1c      	ldr	r3, [pc, #112]	; (800b3f8 <prvHeapInit+0xb0>)
 800b388:	2200      	movs	r2, #0
 800b38a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	68ba      	ldr	r2, [r7, #8]
 800b390:	4413      	add	r3, r2
 800b392:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b394:	2208      	movs	r2, #8
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	1a9b      	subs	r3, r3, r2
 800b39a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	f023 0307 	bic.w	r3, r3, #7
 800b3a2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	4a15      	ldr	r2, [pc, #84]	; (800b3fc <prvHeapInit+0xb4>)
 800b3a8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b3aa:	4b14      	ldr	r3, [pc, #80]	; (800b3fc <prvHeapInit+0xb4>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b3b2:	4b12      	ldr	r3, [pc, #72]	; (800b3fc <prvHeapInit+0xb4>)
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	68fa      	ldr	r2, [r7, #12]
 800b3c2:	1ad2      	subs	r2, r2, r3
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b3c8:	4b0c      	ldr	r3, [pc, #48]	; (800b3fc <prvHeapInit+0xb4>)
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	683b      	ldr	r3, [r7, #0]
 800b3ce:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	685b      	ldr	r3, [r3, #4]
 800b3d4:	4a0a      	ldr	r2, [pc, #40]	; (800b400 <prvHeapInit+0xb8>)
 800b3d6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	685b      	ldr	r3, [r3, #4]
 800b3dc:	4a09      	ldr	r2, [pc, #36]	; (800b404 <prvHeapInit+0xbc>)
 800b3de:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b3e0:	4b09      	ldr	r3, [pc, #36]	; (800b408 <prvHeapInit+0xc0>)
 800b3e2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b3e6:	601a      	str	r2, [r3, #0]
}
 800b3e8:	bf00      	nop
 800b3ea:	3714      	adds	r7, #20
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f2:	4770      	bx	lr
 800b3f4:	2400048c 	.word	0x2400048c
 800b3f8:	2404048c 	.word	0x2404048c
 800b3fc:	24040494 	.word	0x24040494
 800b400:	2404049c 	.word	0x2404049c
 800b404:	24040498 	.word	0x24040498
 800b408:	240404a0 	.word	0x240404a0

0800b40c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b40c:	b480      	push	{r7}
 800b40e:	b085      	sub	sp, #20
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b414:	4b28      	ldr	r3, [pc, #160]	; (800b4b8 <prvInsertBlockIntoFreeList+0xac>)
 800b416:	60fb      	str	r3, [r7, #12]
 800b418:	e002      	b.n	800b420 <prvInsertBlockIntoFreeList+0x14>
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	60fb      	str	r3, [r7, #12]
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	687a      	ldr	r2, [r7, #4]
 800b426:	429a      	cmp	r2, r3
 800b428:	d8f7      	bhi.n	800b41a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	685b      	ldr	r3, [r3, #4]
 800b432:	68ba      	ldr	r2, [r7, #8]
 800b434:	4413      	add	r3, r2
 800b436:	687a      	ldr	r2, [r7, #4]
 800b438:	429a      	cmp	r2, r3
 800b43a:	d108      	bne.n	800b44e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	685a      	ldr	r2, [r3, #4]
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	685b      	ldr	r3, [r3, #4]
 800b444:	441a      	add	r2, r3
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	685b      	ldr	r3, [r3, #4]
 800b456:	68ba      	ldr	r2, [r7, #8]
 800b458:	441a      	add	r2, r3
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	429a      	cmp	r2, r3
 800b460:	d118      	bne.n	800b494 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	681a      	ldr	r2, [r3, #0]
 800b466:	4b15      	ldr	r3, [pc, #84]	; (800b4bc <prvInsertBlockIntoFreeList+0xb0>)
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	429a      	cmp	r2, r3
 800b46c:	d00d      	beq.n	800b48a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	685a      	ldr	r2, [r3, #4]
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	685b      	ldr	r3, [r3, #4]
 800b478:	441a      	add	r2, r3
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	681a      	ldr	r2, [r3, #0]
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	601a      	str	r2, [r3, #0]
 800b488:	e008      	b.n	800b49c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b48a:	4b0c      	ldr	r3, [pc, #48]	; (800b4bc <prvInsertBlockIntoFreeList+0xb0>)
 800b48c:	681a      	ldr	r2, [r3, #0]
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	601a      	str	r2, [r3, #0]
 800b492:	e003      	b.n	800b49c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	681a      	ldr	r2, [r3, #0]
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b49c:	68fa      	ldr	r2, [r7, #12]
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	429a      	cmp	r2, r3
 800b4a2:	d002      	beq.n	800b4aa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	687a      	ldr	r2, [r7, #4]
 800b4a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b4aa:	bf00      	nop
 800b4ac:	3714      	adds	r7, #20
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b4:	4770      	bx	lr
 800b4b6:	bf00      	nop
 800b4b8:	2404048c 	.word	0x2404048c
 800b4bc:	24040494 	.word	0x24040494

0800b4c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b4c0:	b480      	push	{r7}
 800b4c2:	b083      	sub	sp, #12
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	f103 0208 	add.w	r2, r3, #8
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	f04f 32ff 	mov.w	r2, #4294967295
 800b4d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	f103 0208 	add.w	r2, r3, #8
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f103 0208 	add.w	r2, r3, #8
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b4f4:	bf00      	nop
 800b4f6:	370c      	adds	r7, #12
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr

0800b500 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b500:	b480      	push	{r7}
 800b502:	b083      	sub	sp, #12
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2200      	movs	r2, #0
 800b50c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b50e:	bf00      	nop
 800b510:	370c      	adds	r7, #12
 800b512:	46bd      	mov	sp, r7
 800b514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b518:	4770      	bx	lr

0800b51a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b51a:	b480      	push	{r7}
 800b51c:	b085      	sub	sp, #20
 800b51e:	af00      	add	r7, sp, #0
 800b520:	6078      	str	r0, [r7, #4]
 800b522:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	685b      	ldr	r3, [r3, #4]
 800b528:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	68fa      	ldr	r2, [r7, #12]
 800b52e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	689a      	ldr	r2, [r3, #8]
 800b534:	683b      	ldr	r3, [r7, #0]
 800b536:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	689b      	ldr	r3, [r3, #8]
 800b53c:	683a      	ldr	r2, [r7, #0]
 800b53e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	683a      	ldr	r2, [r7, #0]
 800b544:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	687a      	ldr	r2, [r7, #4]
 800b54a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	1c5a      	adds	r2, r3, #1
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	601a      	str	r2, [r3, #0]
}
 800b556:	bf00      	nop
 800b558:	3714      	adds	r7, #20
 800b55a:	46bd      	mov	sp, r7
 800b55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b560:	4770      	bx	lr

0800b562 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b562:	b480      	push	{r7}
 800b564:	b085      	sub	sp, #20
 800b566:	af00      	add	r7, sp, #0
 800b568:	6078      	str	r0, [r7, #4]
 800b56a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b56c:	683b      	ldr	r3, [r7, #0]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b578:	d103      	bne.n	800b582 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	691b      	ldr	r3, [r3, #16]
 800b57e:	60fb      	str	r3, [r7, #12]
 800b580:	e00c      	b.n	800b59c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	3308      	adds	r3, #8
 800b586:	60fb      	str	r3, [r7, #12]
 800b588:	e002      	b.n	800b590 <vListInsert+0x2e>
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	685b      	ldr	r3, [r3, #4]
 800b58e:	60fb      	str	r3, [r7, #12]
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	685b      	ldr	r3, [r3, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	68ba      	ldr	r2, [r7, #8]
 800b598:	429a      	cmp	r2, r3
 800b59a:	d2f6      	bcs.n	800b58a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	685a      	ldr	r2, [r3, #4]
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	685b      	ldr	r3, [r3, #4]
 800b5a8:	683a      	ldr	r2, [r7, #0]
 800b5aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	68fa      	ldr	r2, [r7, #12]
 800b5b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	683a      	ldr	r2, [r7, #0]
 800b5b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b5b8:	683b      	ldr	r3, [r7, #0]
 800b5ba:	687a      	ldr	r2, [r7, #4]
 800b5bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	1c5a      	adds	r2, r3, #1
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	601a      	str	r2, [r3, #0]
}
 800b5c8:	bf00      	nop
 800b5ca:	3714      	adds	r7, #20
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d2:	4770      	bx	lr

0800b5d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	b085      	sub	sp, #20
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	691b      	ldr	r3, [r3, #16]
 800b5e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	685b      	ldr	r3, [r3, #4]
 800b5e6:	687a      	ldr	r2, [r7, #4]
 800b5e8:	6892      	ldr	r2, [r2, #8]
 800b5ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	689b      	ldr	r3, [r3, #8]
 800b5f0:	687a      	ldr	r2, [r7, #4]
 800b5f2:	6852      	ldr	r2, [r2, #4]
 800b5f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	685b      	ldr	r3, [r3, #4]
 800b5fa:	687a      	ldr	r2, [r7, #4]
 800b5fc:	429a      	cmp	r2, r3
 800b5fe:	d103      	bne.n	800b608 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	689a      	ldr	r2, [r3, #8]
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	2200      	movs	r2, #0
 800b60c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	1e5a      	subs	r2, r3, #1
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	681b      	ldr	r3, [r3, #0]
}
 800b61c:	4618      	mov	r0, r3
 800b61e:	3714      	adds	r7, #20
 800b620:	46bd      	mov	sp, r7
 800b622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b626:	4770      	bx	lr

0800b628 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b628:	b480      	push	{r7}
 800b62a:	b085      	sub	sp, #20
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	60f8      	str	r0, [r7, #12]
 800b630:	60b9      	str	r1, [r7, #8]
 800b632:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	3b04      	subs	r3, #4
 800b638:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b640:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	3b04      	subs	r3, #4
 800b646:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b648:	68bb      	ldr	r3, [r7, #8]
 800b64a:	f023 0201 	bic.w	r2, r3, #1
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	3b04      	subs	r3, #4
 800b656:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b658:	4a0c      	ldr	r2, [pc, #48]	; (800b68c <pxPortInitialiseStack+0x64>)
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	3b14      	subs	r3, #20
 800b662:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b664:	687a      	ldr	r2, [r7, #4]
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	3b04      	subs	r3, #4
 800b66e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	f06f 0202 	mvn.w	r2, #2
 800b676:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	3b20      	subs	r3, #32
 800b67c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b67e:	68fb      	ldr	r3, [r7, #12]
}
 800b680:	4618      	mov	r0, r3
 800b682:	3714      	adds	r7, #20
 800b684:	46bd      	mov	sp, r7
 800b686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68a:	4770      	bx	lr
 800b68c:	0800b691 	.word	0x0800b691

0800b690 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b690:	b480      	push	{r7}
 800b692:	b085      	sub	sp, #20
 800b694:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b696:	2300      	movs	r3, #0
 800b698:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b69a:	4b11      	ldr	r3, [pc, #68]	; (800b6e0 <prvTaskExitError+0x50>)
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6a2:	d009      	beq.n	800b6b8 <prvTaskExitError+0x28>
 800b6a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6a8:	f383 8811 	msr	BASEPRI, r3
 800b6ac:	f3bf 8f6f 	isb	sy
 800b6b0:	f3bf 8f4f 	dsb	sy
 800b6b4:	60fb      	str	r3, [r7, #12]
 800b6b6:	e7fe      	b.n	800b6b6 <prvTaskExitError+0x26>
 800b6b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6bc:	f383 8811 	msr	BASEPRI, r3
 800b6c0:	f3bf 8f6f 	isb	sy
 800b6c4:	f3bf 8f4f 	dsb	sy
 800b6c8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b6ca:	bf00      	nop
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d0fc      	beq.n	800b6cc <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b6d2:	bf00      	nop
 800b6d4:	3714      	adds	r7, #20
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6dc:	4770      	bx	lr
 800b6de:	bf00      	nop
 800b6e0:	24000024 	.word	0x24000024
	...

0800b6f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b6f0:	4b07      	ldr	r3, [pc, #28]	; (800b710 <pxCurrentTCBConst2>)
 800b6f2:	6819      	ldr	r1, [r3, #0]
 800b6f4:	6808      	ldr	r0, [r1, #0]
 800b6f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6fa:	f380 8809 	msr	PSP, r0
 800b6fe:	f3bf 8f6f 	isb	sy
 800b702:	f04f 0000 	mov.w	r0, #0
 800b706:	f380 8811 	msr	BASEPRI, r0
 800b70a:	4770      	bx	lr
 800b70c:	f3af 8000 	nop.w

0800b710 <pxCurrentTCBConst2>:
 800b710:	240404ac 	.word	0x240404ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b714:	bf00      	nop
 800b716:	bf00      	nop

0800b718 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b718:	4808      	ldr	r0, [pc, #32]	; (800b73c <prvPortStartFirstTask+0x24>)
 800b71a:	6800      	ldr	r0, [r0, #0]
 800b71c:	6800      	ldr	r0, [r0, #0]
 800b71e:	f380 8808 	msr	MSP, r0
 800b722:	f04f 0000 	mov.w	r0, #0
 800b726:	f380 8814 	msr	CONTROL, r0
 800b72a:	b662      	cpsie	i
 800b72c:	b661      	cpsie	f
 800b72e:	f3bf 8f4f 	dsb	sy
 800b732:	f3bf 8f6f 	isb	sy
 800b736:	df00      	svc	0
 800b738:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b73a:	bf00      	nop
 800b73c:	e000ed08 	.word	0xe000ed08

0800b740 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b740:	b580      	push	{r7, lr}
 800b742:	b086      	sub	sp, #24
 800b744:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b746:	4b44      	ldr	r3, [pc, #272]	; (800b858 <xPortStartScheduler+0x118>)
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	4a44      	ldr	r2, [pc, #272]	; (800b85c <xPortStartScheduler+0x11c>)
 800b74c:	4293      	cmp	r3, r2
 800b74e:	d109      	bne.n	800b764 <xPortStartScheduler+0x24>
 800b750:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b754:	f383 8811 	msr	BASEPRI, r3
 800b758:	f3bf 8f6f 	isb	sy
 800b75c:	f3bf 8f4f 	dsb	sy
 800b760:	613b      	str	r3, [r7, #16]
 800b762:	e7fe      	b.n	800b762 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b764:	4b3c      	ldr	r3, [pc, #240]	; (800b858 <xPortStartScheduler+0x118>)
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	4a3d      	ldr	r2, [pc, #244]	; (800b860 <xPortStartScheduler+0x120>)
 800b76a:	4293      	cmp	r3, r2
 800b76c:	d109      	bne.n	800b782 <xPortStartScheduler+0x42>
 800b76e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b772:	f383 8811 	msr	BASEPRI, r3
 800b776:	f3bf 8f6f 	isb	sy
 800b77a:	f3bf 8f4f 	dsb	sy
 800b77e:	60fb      	str	r3, [r7, #12]
 800b780:	e7fe      	b.n	800b780 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b782:	4b38      	ldr	r3, [pc, #224]	; (800b864 <xPortStartScheduler+0x124>)
 800b784:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b786:	697b      	ldr	r3, [r7, #20]
 800b788:	781b      	ldrb	r3, [r3, #0]
 800b78a:	b2db      	uxtb	r3, r3
 800b78c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b78e:	697b      	ldr	r3, [r7, #20]
 800b790:	22ff      	movs	r2, #255	; 0xff
 800b792:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b794:	697b      	ldr	r3, [r7, #20]
 800b796:	781b      	ldrb	r3, [r3, #0]
 800b798:	b2db      	uxtb	r3, r3
 800b79a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b79c:	78fb      	ldrb	r3, [r7, #3]
 800b79e:	b2db      	uxtb	r3, r3
 800b7a0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b7a4:	b2da      	uxtb	r2, r3
 800b7a6:	4b30      	ldr	r3, [pc, #192]	; (800b868 <xPortStartScheduler+0x128>)
 800b7a8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b7aa:	4b30      	ldr	r3, [pc, #192]	; (800b86c <xPortStartScheduler+0x12c>)
 800b7ac:	2207      	movs	r2, #7
 800b7ae:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b7b0:	e009      	b.n	800b7c6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800b7b2:	4b2e      	ldr	r3, [pc, #184]	; (800b86c <xPortStartScheduler+0x12c>)
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	3b01      	subs	r3, #1
 800b7b8:	4a2c      	ldr	r2, [pc, #176]	; (800b86c <xPortStartScheduler+0x12c>)
 800b7ba:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b7bc:	78fb      	ldrb	r3, [r7, #3]
 800b7be:	b2db      	uxtb	r3, r3
 800b7c0:	005b      	lsls	r3, r3, #1
 800b7c2:	b2db      	uxtb	r3, r3
 800b7c4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b7c6:	78fb      	ldrb	r3, [r7, #3]
 800b7c8:	b2db      	uxtb	r3, r3
 800b7ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b7ce:	2b80      	cmp	r3, #128	; 0x80
 800b7d0:	d0ef      	beq.n	800b7b2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b7d2:	4b26      	ldr	r3, [pc, #152]	; (800b86c <xPortStartScheduler+0x12c>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	f1c3 0307 	rsb	r3, r3, #7
 800b7da:	2b04      	cmp	r3, #4
 800b7dc:	d009      	beq.n	800b7f2 <xPortStartScheduler+0xb2>
 800b7de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7e2:	f383 8811 	msr	BASEPRI, r3
 800b7e6:	f3bf 8f6f 	isb	sy
 800b7ea:	f3bf 8f4f 	dsb	sy
 800b7ee:	60bb      	str	r3, [r7, #8]
 800b7f0:	e7fe      	b.n	800b7f0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b7f2:	4b1e      	ldr	r3, [pc, #120]	; (800b86c <xPortStartScheduler+0x12c>)
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	021b      	lsls	r3, r3, #8
 800b7f8:	4a1c      	ldr	r2, [pc, #112]	; (800b86c <xPortStartScheduler+0x12c>)
 800b7fa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b7fc:	4b1b      	ldr	r3, [pc, #108]	; (800b86c <xPortStartScheduler+0x12c>)
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b804:	4a19      	ldr	r2, [pc, #100]	; (800b86c <xPortStartScheduler+0x12c>)
 800b806:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	b2da      	uxtb	r2, r3
 800b80c:	697b      	ldr	r3, [r7, #20]
 800b80e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b810:	4b17      	ldr	r3, [pc, #92]	; (800b870 <xPortStartScheduler+0x130>)
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	4a16      	ldr	r2, [pc, #88]	; (800b870 <xPortStartScheduler+0x130>)
 800b816:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b81a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b81c:	4b14      	ldr	r3, [pc, #80]	; (800b870 <xPortStartScheduler+0x130>)
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	4a13      	ldr	r2, [pc, #76]	; (800b870 <xPortStartScheduler+0x130>)
 800b822:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b826:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b828:	f000 f8d6 	bl	800b9d8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b82c:	4b11      	ldr	r3, [pc, #68]	; (800b874 <xPortStartScheduler+0x134>)
 800b82e:	2200      	movs	r2, #0
 800b830:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b832:	f000 f8f5 	bl	800ba20 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b836:	4b10      	ldr	r3, [pc, #64]	; (800b878 <xPortStartScheduler+0x138>)
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	4a0f      	ldr	r2, [pc, #60]	; (800b878 <xPortStartScheduler+0x138>)
 800b83c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b840:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b842:	f7ff ff69 	bl	800b718 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b846:	f001 fd15 	bl	800d274 <vTaskSwitchContext>
	prvTaskExitError();
 800b84a:	f7ff ff21 	bl	800b690 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b84e:	2300      	movs	r3, #0
}
 800b850:	4618      	mov	r0, r3
 800b852:	3718      	adds	r7, #24
 800b854:	46bd      	mov	sp, r7
 800b856:	bd80      	pop	{r7, pc}
 800b858:	e000ed00 	.word	0xe000ed00
 800b85c:	410fc271 	.word	0x410fc271
 800b860:	410fc270 	.word	0x410fc270
 800b864:	e000e400 	.word	0xe000e400
 800b868:	240404a4 	.word	0x240404a4
 800b86c:	240404a8 	.word	0x240404a8
 800b870:	e000ed20 	.word	0xe000ed20
 800b874:	24000024 	.word	0x24000024
 800b878:	e000ef34 	.word	0xe000ef34

0800b87c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b87c:	b480      	push	{r7}
 800b87e:	b083      	sub	sp, #12
 800b880:	af00      	add	r7, sp, #0
 800b882:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b886:	f383 8811 	msr	BASEPRI, r3
 800b88a:	f3bf 8f6f 	isb	sy
 800b88e:	f3bf 8f4f 	dsb	sy
 800b892:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b894:	4b0e      	ldr	r3, [pc, #56]	; (800b8d0 <vPortEnterCritical+0x54>)
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	3301      	adds	r3, #1
 800b89a:	4a0d      	ldr	r2, [pc, #52]	; (800b8d0 <vPortEnterCritical+0x54>)
 800b89c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b89e:	4b0c      	ldr	r3, [pc, #48]	; (800b8d0 <vPortEnterCritical+0x54>)
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	2b01      	cmp	r3, #1
 800b8a4:	d10e      	bne.n	800b8c4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b8a6:	4b0b      	ldr	r3, [pc, #44]	; (800b8d4 <vPortEnterCritical+0x58>)
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	b2db      	uxtb	r3, r3
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d009      	beq.n	800b8c4 <vPortEnterCritical+0x48>
 800b8b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8b4:	f383 8811 	msr	BASEPRI, r3
 800b8b8:	f3bf 8f6f 	isb	sy
 800b8bc:	f3bf 8f4f 	dsb	sy
 800b8c0:	603b      	str	r3, [r7, #0]
 800b8c2:	e7fe      	b.n	800b8c2 <vPortEnterCritical+0x46>
	}
}
 800b8c4:	bf00      	nop
 800b8c6:	370c      	adds	r7, #12
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ce:	4770      	bx	lr
 800b8d0:	24000024 	.word	0x24000024
 800b8d4:	e000ed04 	.word	0xe000ed04

0800b8d8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b8d8:	b480      	push	{r7}
 800b8da:	b083      	sub	sp, #12
 800b8dc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b8de:	4b11      	ldr	r3, [pc, #68]	; (800b924 <vPortExitCritical+0x4c>)
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d109      	bne.n	800b8fa <vPortExitCritical+0x22>
 800b8e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ea:	f383 8811 	msr	BASEPRI, r3
 800b8ee:	f3bf 8f6f 	isb	sy
 800b8f2:	f3bf 8f4f 	dsb	sy
 800b8f6:	607b      	str	r3, [r7, #4]
 800b8f8:	e7fe      	b.n	800b8f8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800b8fa:	4b0a      	ldr	r3, [pc, #40]	; (800b924 <vPortExitCritical+0x4c>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	3b01      	subs	r3, #1
 800b900:	4a08      	ldr	r2, [pc, #32]	; (800b924 <vPortExitCritical+0x4c>)
 800b902:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b904:	4b07      	ldr	r3, [pc, #28]	; (800b924 <vPortExitCritical+0x4c>)
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d104      	bne.n	800b916 <vPortExitCritical+0x3e>
 800b90c:	2300      	movs	r3, #0
 800b90e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b910:	683b      	ldr	r3, [r7, #0]
 800b912:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800b916:	bf00      	nop
 800b918:	370c      	adds	r7, #12
 800b91a:	46bd      	mov	sp, r7
 800b91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b920:	4770      	bx	lr
 800b922:	bf00      	nop
 800b924:	24000024 	.word	0x24000024
	...

0800b930 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b930:	f3ef 8009 	mrs	r0, PSP
 800b934:	f3bf 8f6f 	isb	sy
 800b938:	4b15      	ldr	r3, [pc, #84]	; (800b990 <pxCurrentTCBConst>)
 800b93a:	681a      	ldr	r2, [r3, #0]
 800b93c:	f01e 0f10 	tst.w	lr, #16
 800b940:	bf08      	it	eq
 800b942:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b946:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b94a:	6010      	str	r0, [r2, #0]
 800b94c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b950:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b954:	f380 8811 	msr	BASEPRI, r0
 800b958:	f3bf 8f4f 	dsb	sy
 800b95c:	f3bf 8f6f 	isb	sy
 800b960:	f001 fc88 	bl	800d274 <vTaskSwitchContext>
 800b964:	f04f 0000 	mov.w	r0, #0
 800b968:	f380 8811 	msr	BASEPRI, r0
 800b96c:	bc09      	pop	{r0, r3}
 800b96e:	6819      	ldr	r1, [r3, #0]
 800b970:	6808      	ldr	r0, [r1, #0]
 800b972:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b976:	f01e 0f10 	tst.w	lr, #16
 800b97a:	bf08      	it	eq
 800b97c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b980:	f380 8809 	msr	PSP, r0
 800b984:	f3bf 8f6f 	isb	sy
 800b988:	4770      	bx	lr
 800b98a:	bf00      	nop
 800b98c:	f3af 8000 	nop.w

0800b990 <pxCurrentTCBConst>:
 800b990:	240404ac 	.word	0x240404ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b994:	bf00      	nop
 800b996:	bf00      	nop

0800b998 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b082      	sub	sp, #8
 800b99c:	af00      	add	r7, sp, #0
	__asm volatile
 800b99e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9a2:	f383 8811 	msr	BASEPRI, r3
 800b9a6:	f3bf 8f6f 	isb	sy
 800b9aa:	f3bf 8f4f 	dsb	sy
 800b9ae:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b9b0:	f001 fba8 	bl	800d104 <xTaskIncrementTick>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d003      	beq.n	800b9c2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b9ba:	4b06      	ldr	r3, [pc, #24]	; (800b9d4 <SysTick_Handler+0x3c>)
 800b9bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9c0:	601a      	str	r2, [r3, #0]
 800b9c2:	2300      	movs	r3, #0
 800b9c4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b9c6:	683b      	ldr	r3, [r7, #0]
 800b9c8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800b9cc:	bf00      	nop
 800b9ce:	3708      	adds	r7, #8
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	bd80      	pop	{r7, pc}
 800b9d4:	e000ed04 	.word	0xe000ed04

0800b9d8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b9d8:	b480      	push	{r7}
 800b9da:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b9dc:	4b0b      	ldr	r3, [pc, #44]	; (800ba0c <vPortSetupTimerInterrupt+0x34>)
 800b9de:	2200      	movs	r2, #0
 800b9e0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b9e2:	4b0b      	ldr	r3, [pc, #44]	; (800ba10 <vPortSetupTimerInterrupt+0x38>)
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b9e8:	4b0a      	ldr	r3, [pc, #40]	; (800ba14 <vPortSetupTimerInterrupt+0x3c>)
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	4a0a      	ldr	r2, [pc, #40]	; (800ba18 <vPortSetupTimerInterrupt+0x40>)
 800b9ee:	fba2 2303 	umull	r2, r3, r2, r3
 800b9f2:	099b      	lsrs	r3, r3, #6
 800b9f4:	4a09      	ldr	r2, [pc, #36]	; (800ba1c <vPortSetupTimerInterrupt+0x44>)
 800b9f6:	3b01      	subs	r3, #1
 800b9f8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b9fa:	4b04      	ldr	r3, [pc, #16]	; (800ba0c <vPortSetupTimerInterrupt+0x34>)
 800b9fc:	2207      	movs	r2, #7
 800b9fe:	601a      	str	r2, [r3, #0]
}
 800ba00:	bf00      	nop
 800ba02:	46bd      	mov	sp, r7
 800ba04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba08:	4770      	bx	lr
 800ba0a:	bf00      	nop
 800ba0c:	e000e010 	.word	0xe000e010
 800ba10:	e000e018 	.word	0xe000e018
 800ba14:	24000000 	.word	0x24000000
 800ba18:	10624dd3 	.word	0x10624dd3
 800ba1c:	e000e014 	.word	0xe000e014

0800ba20 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ba20:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ba30 <vPortEnableVFP+0x10>
 800ba24:	6801      	ldr	r1, [r0, #0]
 800ba26:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ba2a:	6001      	str	r1, [r0, #0]
 800ba2c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ba2e:	bf00      	nop
 800ba30:	e000ed88 	.word	0xe000ed88

0800ba34 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ba34:	b480      	push	{r7}
 800ba36:	b085      	sub	sp, #20
 800ba38:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ba3a:	f3ef 8305 	mrs	r3, IPSR
 800ba3e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	2b0f      	cmp	r3, #15
 800ba44:	d913      	bls.n	800ba6e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ba46:	4a16      	ldr	r2, [pc, #88]	; (800baa0 <vPortValidateInterruptPriority+0x6c>)
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	4413      	add	r3, r2
 800ba4c:	781b      	ldrb	r3, [r3, #0]
 800ba4e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ba50:	4b14      	ldr	r3, [pc, #80]	; (800baa4 <vPortValidateInterruptPriority+0x70>)
 800ba52:	781b      	ldrb	r3, [r3, #0]
 800ba54:	7afa      	ldrb	r2, [r7, #11]
 800ba56:	429a      	cmp	r2, r3
 800ba58:	d209      	bcs.n	800ba6e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800ba5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba5e:	f383 8811 	msr	BASEPRI, r3
 800ba62:	f3bf 8f6f 	isb	sy
 800ba66:	f3bf 8f4f 	dsb	sy
 800ba6a:	607b      	str	r3, [r7, #4]
 800ba6c:	e7fe      	b.n	800ba6c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ba6e:	4b0e      	ldr	r3, [pc, #56]	; (800baa8 <vPortValidateInterruptPriority+0x74>)
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ba76:	4b0d      	ldr	r3, [pc, #52]	; (800baac <vPortValidateInterruptPriority+0x78>)
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	429a      	cmp	r2, r3
 800ba7c:	d909      	bls.n	800ba92 <vPortValidateInterruptPriority+0x5e>
 800ba7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba82:	f383 8811 	msr	BASEPRI, r3
 800ba86:	f3bf 8f6f 	isb	sy
 800ba8a:	f3bf 8f4f 	dsb	sy
 800ba8e:	603b      	str	r3, [r7, #0]
 800ba90:	e7fe      	b.n	800ba90 <vPortValidateInterruptPriority+0x5c>
	}
 800ba92:	bf00      	nop
 800ba94:	3714      	adds	r7, #20
 800ba96:	46bd      	mov	sp, r7
 800ba98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9c:	4770      	bx	lr
 800ba9e:	bf00      	nop
 800baa0:	e000e3f0 	.word	0xe000e3f0
 800baa4:	240404a4 	.word	0x240404a4
 800baa8:	e000ed0c 	.word	0xe000ed0c
 800baac:	240404a8 	.word	0x240404a8

0800bab0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b084      	sub	sp, #16
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
 800bab8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d109      	bne.n	800bad8 <xQueueGenericReset+0x28>
 800bac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bac8:	f383 8811 	msr	BASEPRI, r3
 800bacc:	f3bf 8f6f 	isb	sy
 800bad0:	f3bf 8f4f 	dsb	sy
 800bad4:	60bb      	str	r3, [r7, #8]
 800bad6:	e7fe      	b.n	800bad6 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800bad8:	f7ff fed0 	bl	800b87c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	681a      	ldr	r2, [r3, #0]
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bae4:	68f9      	ldr	r1, [r7, #12]
 800bae6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bae8:	fb01 f303 	mul.w	r3, r1, r3
 800baec:	441a      	add	r2, r3
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	2200      	movs	r2, #0
 800baf6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	681a      	ldr	r2, [r3, #0]
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	681a      	ldr	r2, [r3, #0]
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb08:	3b01      	subs	r3, #1
 800bb0a:	68f9      	ldr	r1, [r7, #12]
 800bb0c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bb0e:	fb01 f303 	mul.w	r3, r1, r3
 800bb12:	441a      	add	r2, r3
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	22ff      	movs	r2, #255	; 0xff
 800bb1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	22ff      	movs	r2, #255	; 0xff
 800bb24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d114      	bne.n	800bb58 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	691b      	ldr	r3, [r3, #16]
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d01a      	beq.n	800bb6c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	3310      	adds	r3, #16
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	f001 fc28 	bl	800d390 <xTaskRemoveFromEventList>
 800bb40:	4603      	mov	r3, r0
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d012      	beq.n	800bb6c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bb46:	4b0d      	ldr	r3, [pc, #52]	; (800bb7c <xQueueGenericReset+0xcc>)
 800bb48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb4c:	601a      	str	r2, [r3, #0]
 800bb4e:	f3bf 8f4f 	dsb	sy
 800bb52:	f3bf 8f6f 	isb	sy
 800bb56:	e009      	b.n	800bb6c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	3310      	adds	r3, #16
 800bb5c:	4618      	mov	r0, r3
 800bb5e:	f7ff fcaf 	bl	800b4c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	3324      	adds	r3, #36	; 0x24
 800bb66:	4618      	mov	r0, r3
 800bb68:	f7ff fcaa 	bl	800b4c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bb6c:	f7ff feb4 	bl	800b8d8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bb70:	2301      	movs	r3, #1
}
 800bb72:	4618      	mov	r0, r3
 800bb74:	3710      	adds	r7, #16
 800bb76:	46bd      	mov	sp, r7
 800bb78:	bd80      	pop	{r7, pc}
 800bb7a:	bf00      	nop
 800bb7c:	e000ed04 	.word	0xe000ed04

0800bb80 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b08e      	sub	sp, #56	; 0x38
 800bb84:	af02      	add	r7, sp, #8
 800bb86:	60f8      	str	r0, [r7, #12]
 800bb88:	60b9      	str	r1, [r7, #8]
 800bb8a:	607a      	str	r2, [r7, #4]
 800bb8c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d109      	bne.n	800bba8 <xQueueGenericCreateStatic+0x28>
 800bb94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb98:	f383 8811 	msr	BASEPRI, r3
 800bb9c:	f3bf 8f6f 	isb	sy
 800bba0:	f3bf 8f4f 	dsb	sy
 800bba4:	62bb      	str	r3, [r7, #40]	; 0x28
 800bba6:	e7fe      	b.n	800bba6 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800bba8:	683b      	ldr	r3, [r7, #0]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d109      	bne.n	800bbc2 <xQueueGenericCreateStatic+0x42>
 800bbae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbb2:	f383 8811 	msr	BASEPRI, r3
 800bbb6:	f3bf 8f6f 	isb	sy
 800bbba:	f3bf 8f4f 	dsb	sy
 800bbbe:	627b      	str	r3, [r7, #36]	; 0x24
 800bbc0:	e7fe      	b.n	800bbc0 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d002      	beq.n	800bbce <xQueueGenericCreateStatic+0x4e>
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d001      	beq.n	800bbd2 <xQueueGenericCreateStatic+0x52>
 800bbce:	2301      	movs	r3, #1
 800bbd0:	e000      	b.n	800bbd4 <xQueueGenericCreateStatic+0x54>
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d109      	bne.n	800bbec <xQueueGenericCreateStatic+0x6c>
 800bbd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbdc:	f383 8811 	msr	BASEPRI, r3
 800bbe0:	f3bf 8f6f 	isb	sy
 800bbe4:	f3bf 8f4f 	dsb	sy
 800bbe8:	623b      	str	r3, [r7, #32]
 800bbea:	e7fe      	b.n	800bbea <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d102      	bne.n	800bbf8 <xQueueGenericCreateStatic+0x78>
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d101      	bne.n	800bbfc <xQueueGenericCreateStatic+0x7c>
 800bbf8:	2301      	movs	r3, #1
 800bbfa:	e000      	b.n	800bbfe <xQueueGenericCreateStatic+0x7e>
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d109      	bne.n	800bc16 <xQueueGenericCreateStatic+0x96>
 800bc02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc06:	f383 8811 	msr	BASEPRI, r3
 800bc0a:	f3bf 8f6f 	isb	sy
 800bc0e:	f3bf 8f4f 	dsb	sy
 800bc12:	61fb      	str	r3, [r7, #28]
 800bc14:	e7fe      	b.n	800bc14 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bc16:	2348      	movs	r3, #72	; 0x48
 800bc18:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bc1a:	697b      	ldr	r3, [r7, #20]
 800bc1c:	2b48      	cmp	r3, #72	; 0x48
 800bc1e:	d009      	beq.n	800bc34 <xQueueGenericCreateStatic+0xb4>
 800bc20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc24:	f383 8811 	msr	BASEPRI, r3
 800bc28:	f3bf 8f6f 	isb	sy
 800bc2c:	f3bf 8f4f 	dsb	sy
 800bc30:	61bb      	str	r3, [r7, #24]
 800bc32:	e7fe      	b.n	800bc32 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bc34:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800bc3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d00d      	beq.n	800bc5c <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bc40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc42:	2201      	movs	r2, #1
 800bc44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bc48:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800bc4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc4e:	9300      	str	r3, [sp, #0]
 800bc50:	4613      	mov	r3, r2
 800bc52:	687a      	ldr	r2, [r7, #4]
 800bc54:	68b9      	ldr	r1, [r7, #8]
 800bc56:	68f8      	ldr	r0, [r7, #12]
 800bc58:	f000 f844 	bl	800bce4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bc5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800bc5e:	4618      	mov	r0, r3
 800bc60:	3730      	adds	r7, #48	; 0x30
 800bc62:	46bd      	mov	sp, r7
 800bc64:	bd80      	pop	{r7, pc}

0800bc66 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bc66:	b580      	push	{r7, lr}
 800bc68:	b08a      	sub	sp, #40	; 0x28
 800bc6a:	af02      	add	r7, sp, #8
 800bc6c:	60f8      	str	r0, [r7, #12]
 800bc6e:	60b9      	str	r1, [r7, #8]
 800bc70:	4613      	mov	r3, r2
 800bc72:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d109      	bne.n	800bc8e <xQueueGenericCreate+0x28>
 800bc7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc7e:	f383 8811 	msr	BASEPRI, r3
 800bc82:	f3bf 8f6f 	isb	sy
 800bc86:	f3bf 8f4f 	dsb	sy
 800bc8a:	613b      	str	r3, [r7, #16]
 800bc8c:	e7fe      	b.n	800bc8c <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800bc8e:	68bb      	ldr	r3, [r7, #8]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d102      	bne.n	800bc9a <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800bc94:	2300      	movs	r3, #0
 800bc96:	61fb      	str	r3, [r7, #28]
 800bc98:	e004      	b.n	800bca4 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	68ba      	ldr	r2, [r7, #8]
 800bc9e:	fb02 f303 	mul.w	r3, r2, r3
 800bca2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800bca4:	69fb      	ldr	r3, [r7, #28]
 800bca6:	3348      	adds	r3, #72	; 0x48
 800bca8:	4618      	mov	r0, r3
 800bcaa:	f7ff fa33 	bl	800b114 <pvPortMalloc>
 800bcae:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bcb0:	69bb      	ldr	r3, [r7, #24]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d011      	beq.n	800bcda <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bcb6:	69bb      	ldr	r3, [r7, #24]
 800bcb8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bcba:	697b      	ldr	r3, [r7, #20]
 800bcbc:	3348      	adds	r3, #72	; 0x48
 800bcbe:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800bcc0:	69bb      	ldr	r3, [r7, #24]
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bcc8:	79fa      	ldrb	r2, [r7, #7]
 800bcca:	69bb      	ldr	r3, [r7, #24]
 800bccc:	9300      	str	r3, [sp, #0]
 800bcce:	4613      	mov	r3, r2
 800bcd0:	697a      	ldr	r2, [r7, #20]
 800bcd2:	68b9      	ldr	r1, [r7, #8]
 800bcd4:	68f8      	ldr	r0, [r7, #12]
 800bcd6:	f000 f805 	bl	800bce4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bcda:	69bb      	ldr	r3, [r7, #24]
	}
 800bcdc:	4618      	mov	r0, r3
 800bcde:	3720      	adds	r7, #32
 800bce0:	46bd      	mov	sp, r7
 800bce2:	bd80      	pop	{r7, pc}

0800bce4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bce4:	b580      	push	{r7, lr}
 800bce6:	b084      	sub	sp, #16
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	60f8      	str	r0, [r7, #12]
 800bcec:	60b9      	str	r1, [r7, #8]
 800bcee:	607a      	str	r2, [r7, #4]
 800bcf0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bcf2:	68bb      	ldr	r3, [r7, #8]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d103      	bne.n	800bd00 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bcf8:	69bb      	ldr	r3, [r7, #24]
 800bcfa:	69ba      	ldr	r2, [r7, #24]
 800bcfc:	601a      	str	r2, [r3, #0]
 800bcfe:	e002      	b.n	800bd06 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bd00:	69bb      	ldr	r3, [r7, #24]
 800bd02:	687a      	ldr	r2, [r7, #4]
 800bd04:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bd06:	69bb      	ldr	r3, [r7, #24]
 800bd08:	68fa      	ldr	r2, [r7, #12]
 800bd0a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bd0c:	69bb      	ldr	r3, [r7, #24]
 800bd0e:	68ba      	ldr	r2, [r7, #8]
 800bd10:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bd12:	2101      	movs	r1, #1
 800bd14:	69b8      	ldr	r0, [r7, #24]
 800bd16:	f7ff fecb 	bl	800bab0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bd1a:	bf00      	nop
 800bd1c:	3710      	adds	r7, #16
 800bd1e:	46bd      	mov	sp, r7
 800bd20:	bd80      	pop	{r7, pc}

0800bd22 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800bd22:	b580      	push	{r7, lr}
 800bd24:	b082      	sub	sp, #8
 800bd26:	af00      	add	r7, sp, #0
 800bd28:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d00e      	beq.n	800bd4e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	2200      	movs	r2, #0
 800bd34:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2200      	movs	r2, #0
 800bd3a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2200      	movs	r2, #0
 800bd40:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800bd42:	2300      	movs	r3, #0
 800bd44:	2200      	movs	r2, #0
 800bd46:	2100      	movs	r1, #0
 800bd48:	6878      	ldr	r0, [r7, #4]
 800bd4a:	f000 f837 	bl	800bdbc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800bd4e:	bf00      	nop
 800bd50:	3708      	adds	r7, #8
 800bd52:	46bd      	mov	sp, r7
 800bd54:	bd80      	pop	{r7, pc}

0800bd56 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800bd56:	b580      	push	{r7, lr}
 800bd58:	b086      	sub	sp, #24
 800bd5a:	af00      	add	r7, sp, #0
 800bd5c:	4603      	mov	r3, r0
 800bd5e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bd60:	2301      	movs	r3, #1
 800bd62:	617b      	str	r3, [r7, #20]
 800bd64:	2300      	movs	r3, #0
 800bd66:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800bd68:	79fb      	ldrb	r3, [r7, #7]
 800bd6a:	461a      	mov	r2, r3
 800bd6c:	6939      	ldr	r1, [r7, #16]
 800bd6e:	6978      	ldr	r0, [r7, #20]
 800bd70:	f7ff ff79 	bl	800bc66 <xQueueGenericCreate>
 800bd74:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bd76:	68f8      	ldr	r0, [r7, #12]
 800bd78:	f7ff ffd3 	bl	800bd22 <prvInitialiseMutex>

		return xNewQueue;
 800bd7c:	68fb      	ldr	r3, [r7, #12]
	}
 800bd7e:	4618      	mov	r0, r3
 800bd80:	3718      	adds	r7, #24
 800bd82:	46bd      	mov	sp, r7
 800bd84:	bd80      	pop	{r7, pc}

0800bd86 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800bd86:	b580      	push	{r7, lr}
 800bd88:	b088      	sub	sp, #32
 800bd8a:	af02      	add	r7, sp, #8
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	6039      	str	r1, [r7, #0]
 800bd90:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bd92:	2301      	movs	r3, #1
 800bd94:	617b      	str	r3, [r7, #20]
 800bd96:	2300      	movs	r3, #0
 800bd98:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800bd9a:	79fb      	ldrb	r3, [r7, #7]
 800bd9c:	9300      	str	r3, [sp, #0]
 800bd9e:	683b      	ldr	r3, [r7, #0]
 800bda0:	2200      	movs	r2, #0
 800bda2:	6939      	ldr	r1, [r7, #16]
 800bda4:	6978      	ldr	r0, [r7, #20]
 800bda6:	f7ff feeb 	bl	800bb80 <xQueueGenericCreateStatic>
 800bdaa:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bdac:	68f8      	ldr	r0, [r7, #12]
 800bdae:	f7ff ffb8 	bl	800bd22 <prvInitialiseMutex>

		return xNewQueue;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
	}
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	3718      	adds	r7, #24
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	bd80      	pop	{r7, pc}

0800bdbc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b08e      	sub	sp, #56	; 0x38
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	60f8      	str	r0, [r7, #12]
 800bdc4:	60b9      	str	r1, [r7, #8]
 800bdc6:	607a      	str	r2, [r7, #4]
 800bdc8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bdca:	2300      	movs	r3, #0
 800bdcc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bdd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d109      	bne.n	800bdec <xQueueGenericSend+0x30>
 800bdd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bddc:	f383 8811 	msr	BASEPRI, r3
 800bde0:	f3bf 8f6f 	isb	sy
 800bde4:	f3bf 8f4f 	dsb	sy
 800bde8:	62bb      	str	r3, [r7, #40]	; 0x28
 800bdea:	e7fe      	b.n	800bdea <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bdec:	68bb      	ldr	r3, [r7, #8]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d103      	bne.n	800bdfa <xQueueGenericSend+0x3e>
 800bdf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d101      	bne.n	800bdfe <xQueueGenericSend+0x42>
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	e000      	b.n	800be00 <xQueueGenericSend+0x44>
 800bdfe:	2300      	movs	r3, #0
 800be00:	2b00      	cmp	r3, #0
 800be02:	d109      	bne.n	800be18 <xQueueGenericSend+0x5c>
 800be04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be08:	f383 8811 	msr	BASEPRI, r3
 800be0c:	f3bf 8f6f 	isb	sy
 800be10:	f3bf 8f4f 	dsb	sy
 800be14:	627b      	str	r3, [r7, #36]	; 0x24
 800be16:	e7fe      	b.n	800be16 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800be18:	683b      	ldr	r3, [r7, #0]
 800be1a:	2b02      	cmp	r3, #2
 800be1c:	d103      	bne.n	800be26 <xQueueGenericSend+0x6a>
 800be1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be22:	2b01      	cmp	r3, #1
 800be24:	d101      	bne.n	800be2a <xQueueGenericSend+0x6e>
 800be26:	2301      	movs	r3, #1
 800be28:	e000      	b.n	800be2c <xQueueGenericSend+0x70>
 800be2a:	2300      	movs	r3, #0
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d109      	bne.n	800be44 <xQueueGenericSend+0x88>
 800be30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be34:	f383 8811 	msr	BASEPRI, r3
 800be38:	f3bf 8f6f 	isb	sy
 800be3c:	f3bf 8f4f 	dsb	sy
 800be40:	623b      	str	r3, [r7, #32]
 800be42:	e7fe      	b.n	800be42 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800be44:	f001 fc5a 	bl	800d6fc <xTaskGetSchedulerState>
 800be48:	4603      	mov	r3, r0
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d102      	bne.n	800be54 <xQueueGenericSend+0x98>
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d101      	bne.n	800be58 <xQueueGenericSend+0x9c>
 800be54:	2301      	movs	r3, #1
 800be56:	e000      	b.n	800be5a <xQueueGenericSend+0x9e>
 800be58:	2300      	movs	r3, #0
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d109      	bne.n	800be72 <xQueueGenericSend+0xb6>
 800be5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be62:	f383 8811 	msr	BASEPRI, r3
 800be66:	f3bf 8f6f 	isb	sy
 800be6a:	f3bf 8f4f 	dsb	sy
 800be6e:	61fb      	str	r3, [r7, #28]
 800be70:	e7fe      	b.n	800be70 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800be72:	f7ff fd03 	bl	800b87c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800be76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be7e:	429a      	cmp	r2, r3
 800be80:	d302      	bcc.n	800be88 <xQueueGenericSend+0xcc>
 800be82:	683b      	ldr	r3, [r7, #0]
 800be84:	2b02      	cmp	r3, #2
 800be86:	d129      	bne.n	800bedc <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800be88:	683a      	ldr	r2, [r7, #0]
 800be8a:	68b9      	ldr	r1, [r7, #8]
 800be8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800be8e:	f000 fc82 	bl	800c796 <prvCopyDataToQueue>
 800be92:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800be94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d010      	beq.n	800bebe <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800be9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be9e:	3324      	adds	r3, #36	; 0x24
 800bea0:	4618      	mov	r0, r3
 800bea2:	f001 fa75 	bl	800d390 <xTaskRemoveFromEventList>
 800bea6:	4603      	mov	r3, r0
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d013      	beq.n	800bed4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800beac:	4b3f      	ldr	r3, [pc, #252]	; (800bfac <xQueueGenericSend+0x1f0>)
 800beae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800beb2:	601a      	str	r2, [r3, #0]
 800beb4:	f3bf 8f4f 	dsb	sy
 800beb8:	f3bf 8f6f 	isb	sy
 800bebc:	e00a      	b.n	800bed4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d007      	beq.n	800bed4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bec4:	4b39      	ldr	r3, [pc, #228]	; (800bfac <xQueueGenericSend+0x1f0>)
 800bec6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800beca:	601a      	str	r2, [r3, #0]
 800becc:	f3bf 8f4f 	dsb	sy
 800bed0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bed4:	f7ff fd00 	bl	800b8d8 <vPortExitCritical>
				return pdPASS;
 800bed8:	2301      	movs	r3, #1
 800beda:	e063      	b.n	800bfa4 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d103      	bne.n	800beea <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bee2:	f7ff fcf9 	bl	800b8d8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bee6:	2300      	movs	r3, #0
 800bee8:	e05c      	b.n	800bfa4 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800beea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800beec:	2b00      	cmp	r3, #0
 800beee:	d106      	bne.n	800befe <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bef0:	f107 0314 	add.w	r3, r7, #20
 800bef4:	4618      	mov	r0, r3
 800bef6:	f001 faad 	bl	800d454 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800befa:	2301      	movs	r3, #1
 800befc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800befe:	f7ff fceb 	bl	800b8d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bf02:	f001 f833 	bl	800cf6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bf06:	f7ff fcb9 	bl	800b87c <vPortEnterCritical>
 800bf0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bf10:	b25b      	sxtb	r3, r3
 800bf12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf16:	d103      	bne.n	800bf20 <xQueueGenericSend+0x164>
 800bf18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bf20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bf26:	b25b      	sxtb	r3, r3
 800bf28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf2c:	d103      	bne.n	800bf36 <xQueueGenericSend+0x17a>
 800bf2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf30:	2200      	movs	r2, #0
 800bf32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bf36:	f7ff fccf 	bl	800b8d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bf3a:	1d3a      	adds	r2, r7, #4
 800bf3c:	f107 0314 	add.w	r3, r7, #20
 800bf40:	4611      	mov	r1, r2
 800bf42:	4618      	mov	r0, r3
 800bf44:	f001 fa9c 	bl	800d480 <xTaskCheckForTimeOut>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d124      	bne.n	800bf98 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bf4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bf50:	f000 fd19 	bl	800c986 <prvIsQueueFull>
 800bf54:	4603      	mov	r3, r0
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d018      	beq.n	800bf8c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bf5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf5c:	3310      	adds	r3, #16
 800bf5e:	687a      	ldr	r2, [r7, #4]
 800bf60:	4611      	mov	r1, r2
 800bf62:	4618      	mov	r0, r3
 800bf64:	f001 f9f0 	bl	800d348 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bf68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bf6a:	f000 fca4 	bl	800c8b6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bf6e:	f001 f80b 	bl	800cf88 <xTaskResumeAll>
 800bf72:	4603      	mov	r3, r0
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	f47f af7c 	bne.w	800be72 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800bf7a:	4b0c      	ldr	r3, [pc, #48]	; (800bfac <xQueueGenericSend+0x1f0>)
 800bf7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf80:	601a      	str	r2, [r3, #0]
 800bf82:	f3bf 8f4f 	dsb	sy
 800bf86:	f3bf 8f6f 	isb	sy
 800bf8a:	e772      	b.n	800be72 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bf8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bf8e:	f000 fc92 	bl	800c8b6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bf92:	f000 fff9 	bl	800cf88 <xTaskResumeAll>
 800bf96:	e76c      	b.n	800be72 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bf98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bf9a:	f000 fc8c 	bl	800c8b6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bf9e:	f000 fff3 	bl	800cf88 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bfa2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	3738      	adds	r7, #56	; 0x38
 800bfa8:	46bd      	mov	sp, r7
 800bfaa:	bd80      	pop	{r7, pc}
 800bfac:	e000ed04 	.word	0xe000ed04

0800bfb0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b08e      	sub	sp, #56	; 0x38
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	60f8      	str	r0, [r7, #12]
 800bfb8:	60b9      	str	r1, [r7, #8]
 800bfba:	607a      	str	r2, [r7, #4]
 800bfbc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bfc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d109      	bne.n	800bfdc <xQueueGenericSendFromISR+0x2c>
 800bfc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfcc:	f383 8811 	msr	BASEPRI, r3
 800bfd0:	f3bf 8f6f 	isb	sy
 800bfd4:	f3bf 8f4f 	dsb	sy
 800bfd8:	627b      	str	r3, [r7, #36]	; 0x24
 800bfda:	e7fe      	b.n	800bfda <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bfdc:	68bb      	ldr	r3, [r7, #8]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d103      	bne.n	800bfea <xQueueGenericSendFromISR+0x3a>
 800bfe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d101      	bne.n	800bfee <xQueueGenericSendFromISR+0x3e>
 800bfea:	2301      	movs	r3, #1
 800bfec:	e000      	b.n	800bff0 <xQueueGenericSendFromISR+0x40>
 800bfee:	2300      	movs	r3, #0
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d109      	bne.n	800c008 <xQueueGenericSendFromISR+0x58>
 800bff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bff8:	f383 8811 	msr	BASEPRI, r3
 800bffc:	f3bf 8f6f 	isb	sy
 800c000:	f3bf 8f4f 	dsb	sy
 800c004:	623b      	str	r3, [r7, #32]
 800c006:	e7fe      	b.n	800c006 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c008:	683b      	ldr	r3, [r7, #0]
 800c00a:	2b02      	cmp	r3, #2
 800c00c:	d103      	bne.n	800c016 <xQueueGenericSendFromISR+0x66>
 800c00e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c010:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c012:	2b01      	cmp	r3, #1
 800c014:	d101      	bne.n	800c01a <xQueueGenericSendFromISR+0x6a>
 800c016:	2301      	movs	r3, #1
 800c018:	e000      	b.n	800c01c <xQueueGenericSendFromISR+0x6c>
 800c01a:	2300      	movs	r3, #0
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d109      	bne.n	800c034 <xQueueGenericSendFromISR+0x84>
 800c020:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c024:	f383 8811 	msr	BASEPRI, r3
 800c028:	f3bf 8f6f 	isb	sy
 800c02c:	f3bf 8f4f 	dsb	sy
 800c030:	61fb      	str	r3, [r7, #28]
 800c032:	e7fe      	b.n	800c032 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c034:	f7ff fcfe 	bl	800ba34 <vPortValidateInterruptPriority>
	__asm volatile
 800c038:	f3ef 8211 	mrs	r2, BASEPRI
 800c03c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c040:	f383 8811 	msr	BASEPRI, r3
 800c044:	f3bf 8f6f 	isb	sy
 800c048:	f3bf 8f4f 	dsb	sy
 800c04c:	61ba      	str	r2, [r7, #24]
 800c04e:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c050:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c052:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c056:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c05a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c05c:	429a      	cmp	r2, r3
 800c05e:	d302      	bcc.n	800c066 <xQueueGenericSendFromISR+0xb6>
 800c060:	683b      	ldr	r3, [r7, #0]
 800c062:	2b02      	cmp	r3, #2
 800c064:	d12c      	bne.n	800c0c0 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c068:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c06c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c070:	683a      	ldr	r2, [r7, #0]
 800c072:	68b9      	ldr	r1, [r7, #8]
 800c074:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c076:	f000 fb8e 	bl	800c796 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c07a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800c07e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c082:	d112      	bne.n	800c0aa <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d016      	beq.n	800c0ba <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c08c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c08e:	3324      	adds	r3, #36	; 0x24
 800c090:	4618      	mov	r0, r3
 800c092:	f001 f97d 	bl	800d390 <xTaskRemoveFromEventList>
 800c096:	4603      	mov	r3, r0
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d00e      	beq.n	800c0ba <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d00b      	beq.n	800c0ba <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	2201      	movs	r2, #1
 800c0a6:	601a      	str	r2, [r3, #0]
 800c0a8:	e007      	b.n	800c0ba <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c0aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c0ae:	3301      	adds	r3, #1
 800c0b0:	b2db      	uxtb	r3, r3
 800c0b2:	b25a      	sxtb	r2, r3
 800c0b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c0ba:	2301      	movs	r3, #1
 800c0bc:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800c0be:	e001      	b.n	800c0c4 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	637b      	str	r3, [r7, #52]	; 0x34
 800c0c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0c6:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c0c8:	693b      	ldr	r3, [r7, #16]
 800c0ca:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c0ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	3738      	adds	r7, #56	; 0x38
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	bd80      	pop	{r7, pc}

0800c0d8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c0d8:	b580      	push	{r7, lr}
 800c0da:	b08e      	sub	sp, #56	; 0x38
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	6078      	str	r0, [r7, #4]
 800c0e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800c0e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d109      	bne.n	800c100 <xQueueGiveFromISR+0x28>
	__asm volatile
 800c0ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0f0:	f383 8811 	msr	BASEPRI, r3
 800c0f4:	f3bf 8f6f 	isb	sy
 800c0f8:	f3bf 8f4f 	dsb	sy
 800c0fc:	623b      	str	r3, [r7, #32]
 800c0fe:	e7fe      	b.n	800c0fe <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c104:	2b00      	cmp	r3, #0
 800c106:	d009      	beq.n	800c11c <xQueueGiveFromISR+0x44>
 800c108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c10c:	f383 8811 	msr	BASEPRI, r3
 800c110:	f3bf 8f6f 	isb	sy
 800c114:	f3bf 8f4f 	dsb	sy
 800c118:	61fb      	str	r3, [r7, #28]
 800c11a:	e7fe      	b.n	800c11a <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800c11c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d103      	bne.n	800c12c <xQueueGiveFromISR+0x54>
 800c124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c126:	689b      	ldr	r3, [r3, #8]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d101      	bne.n	800c130 <xQueueGiveFromISR+0x58>
 800c12c:	2301      	movs	r3, #1
 800c12e:	e000      	b.n	800c132 <xQueueGiveFromISR+0x5a>
 800c130:	2300      	movs	r3, #0
 800c132:	2b00      	cmp	r3, #0
 800c134:	d109      	bne.n	800c14a <xQueueGiveFromISR+0x72>
 800c136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c13a:	f383 8811 	msr	BASEPRI, r3
 800c13e:	f3bf 8f6f 	isb	sy
 800c142:	f3bf 8f4f 	dsb	sy
 800c146:	61bb      	str	r3, [r7, #24]
 800c148:	e7fe      	b.n	800c148 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c14a:	f7ff fc73 	bl	800ba34 <vPortValidateInterruptPriority>
	__asm volatile
 800c14e:	f3ef 8211 	mrs	r2, BASEPRI
 800c152:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c156:	f383 8811 	msr	BASEPRI, r3
 800c15a:	f3bf 8f6f 	isb	sy
 800c15e:	f3bf 8f4f 	dsb	sy
 800c162:	617a      	str	r2, [r7, #20]
 800c164:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800c166:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c168:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c16a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c16c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c16e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800c170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c174:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c176:	429a      	cmp	r2, r3
 800c178:	d22b      	bcs.n	800c1d2 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c17a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c17c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c180:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c186:	1c5a      	adds	r2, r3, #1
 800c188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c18a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c18c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c190:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c194:	d112      	bne.n	800c1bc <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d016      	beq.n	800c1cc <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c19e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1a0:	3324      	adds	r3, #36	; 0x24
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	f001 f8f4 	bl	800d390 <xTaskRemoveFromEventList>
 800c1a8:	4603      	mov	r3, r0
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d00e      	beq.n	800c1cc <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c1ae:	683b      	ldr	r3, [r7, #0]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d00b      	beq.n	800c1cc <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	2201      	movs	r2, #1
 800c1b8:	601a      	str	r2, [r3, #0]
 800c1ba:	e007      	b.n	800c1cc <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c1bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1c0:	3301      	adds	r3, #1
 800c1c2:	b2db      	uxtb	r3, r3
 800c1c4:	b25a      	sxtb	r2, r3
 800c1c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c1cc:	2301      	movs	r3, #1
 800c1ce:	637b      	str	r3, [r7, #52]	; 0x34
 800c1d0:	e001      	b.n	800c1d6 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	637b      	str	r3, [r7, #52]	; 0x34
 800c1d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1d8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c1e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	3738      	adds	r7, #56	; 0x38
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	bd80      	pop	{r7, pc}
	...

0800c1ec <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c1ec:	b580      	push	{r7, lr}
 800c1ee:	b08c      	sub	sp, #48	; 0x30
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	60f8      	str	r0, [r7, #12]
 800c1f4:	60b9      	str	r1, [r7, #8]
 800c1f6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c202:	2b00      	cmp	r3, #0
 800c204:	d109      	bne.n	800c21a <xQueueReceive+0x2e>
	__asm volatile
 800c206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c20a:	f383 8811 	msr	BASEPRI, r3
 800c20e:	f3bf 8f6f 	isb	sy
 800c212:	f3bf 8f4f 	dsb	sy
 800c216:	623b      	str	r3, [r7, #32]
 800c218:	e7fe      	b.n	800c218 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c21a:	68bb      	ldr	r3, [r7, #8]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d103      	bne.n	800c228 <xQueueReceive+0x3c>
 800c220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c224:	2b00      	cmp	r3, #0
 800c226:	d101      	bne.n	800c22c <xQueueReceive+0x40>
 800c228:	2301      	movs	r3, #1
 800c22a:	e000      	b.n	800c22e <xQueueReceive+0x42>
 800c22c:	2300      	movs	r3, #0
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d109      	bne.n	800c246 <xQueueReceive+0x5a>
 800c232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c236:	f383 8811 	msr	BASEPRI, r3
 800c23a:	f3bf 8f6f 	isb	sy
 800c23e:	f3bf 8f4f 	dsb	sy
 800c242:	61fb      	str	r3, [r7, #28]
 800c244:	e7fe      	b.n	800c244 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c246:	f001 fa59 	bl	800d6fc <xTaskGetSchedulerState>
 800c24a:	4603      	mov	r3, r0
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d102      	bne.n	800c256 <xQueueReceive+0x6a>
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d101      	bne.n	800c25a <xQueueReceive+0x6e>
 800c256:	2301      	movs	r3, #1
 800c258:	e000      	b.n	800c25c <xQueueReceive+0x70>
 800c25a:	2300      	movs	r3, #0
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d109      	bne.n	800c274 <xQueueReceive+0x88>
 800c260:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c264:	f383 8811 	msr	BASEPRI, r3
 800c268:	f3bf 8f6f 	isb	sy
 800c26c:	f3bf 8f4f 	dsb	sy
 800c270:	61bb      	str	r3, [r7, #24]
 800c272:	e7fe      	b.n	800c272 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c274:	f7ff fb02 	bl	800b87c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c27a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c27c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c27e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c280:	2b00      	cmp	r3, #0
 800c282:	d01f      	beq.n	800c2c4 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c284:	68b9      	ldr	r1, [r7, #8]
 800c286:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c288:	f000 faef 	bl	800c86a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c28c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c28e:	1e5a      	subs	r2, r3, #1
 800c290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c292:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c296:	691b      	ldr	r3, [r3, #16]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d00f      	beq.n	800c2bc <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c29c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c29e:	3310      	adds	r3, #16
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	f001 f875 	bl	800d390 <xTaskRemoveFromEventList>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d007      	beq.n	800c2bc <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c2ac:	4b3c      	ldr	r3, [pc, #240]	; (800c3a0 <xQueueReceive+0x1b4>)
 800c2ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c2b2:	601a      	str	r2, [r3, #0]
 800c2b4:	f3bf 8f4f 	dsb	sy
 800c2b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c2bc:	f7ff fb0c 	bl	800b8d8 <vPortExitCritical>
				return pdPASS;
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	e069      	b.n	800c398 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d103      	bne.n	800c2d2 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c2ca:	f7ff fb05 	bl	800b8d8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	e062      	b.n	800c398 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c2d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d106      	bne.n	800c2e6 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c2d8:	f107 0310 	add.w	r3, r7, #16
 800c2dc:	4618      	mov	r0, r3
 800c2de:	f001 f8b9 	bl	800d454 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c2e2:	2301      	movs	r3, #1
 800c2e4:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c2e6:	f7ff faf7 	bl	800b8d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c2ea:	f000 fe3f 	bl	800cf6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c2ee:	f7ff fac5 	bl	800b87c <vPortEnterCritical>
 800c2f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c2f8:	b25b      	sxtb	r3, r3
 800c2fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2fe:	d103      	bne.n	800c308 <xQueueReceive+0x11c>
 800c300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c302:	2200      	movs	r2, #0
 800c304:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c30a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c30e:	b25b      	sxtb	r3, r3
 800c310:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c314:	d103      	bne.n	800c31e <xQueueReceive+0x132>
 800c316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c318:	2200      	movs	r2, #0
 800c31a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c31e:	f7ff fadb 	bl	800b8d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c322:	1d3a      	adds	r2, r7, #4
 800c324:	f107 0310 	add.w	r3, r7, #16
 800c328:	4611      	mov	r1, r2
 800c32a:	4618      	mov	r0, r3
 800c32c:	f001 f8a8 	bl	800d480 <xTaskCheckForTimeOut>
 800c330:	4603      	mov	r3, r0
 800c332:	2b00      	cmp	r3, #0
 800c334:	d123      	bne.n	800c37e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c336:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c338:	f000 fb0f 	bl	800c95a <prvIsQueueEmpty>
 800c33c:	4603      	mov	r3, r0
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d017      	beq.n	800c372 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c344:	3324      	adds	r3, #36	; 0x24
 800c346:	687a      	ldr	r2, [r7, #4]
 800c348:	4611      	mov	r1, r2
 800c34a:	4618      	mov	r0, r3
 800c34c:	f000 fffc 	bl	800d348 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c350:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c352:	f000 fab0 	bl	800c8b6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c356:	f000 fe17 	bl	800cf88 <xTaskResumeAll>
 800c35a:	4603      	mov	r3, r0
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d189      	bne.n	800c274 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800c360:	4b0f      	ldr	r3, [pc, #60]	; (800c3a0 <xQueueReceive+0x1b4>)
 800c362:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c366:	601a      	str	r2, [r3, #0]
 800c368:	f3bf 8f4f 	dsb	sy
 800c36c:	f3bf 8f6f 	isb	sy
 800c370:	e780      	b.n	800c274 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c372:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c374:	f000 fa9f 	bl	800c8b6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c378:	f000 fe06 	bl	800cf88 <xTaskResumeAll>
 800c37c:	e77a      	b.n	800c274 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c37e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c380:	f000 fa99 	bl	800c8b6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c384:	f000 fe00 	bl	800cf88 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c388:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c38a:	f000 fae6 	bl	800c95a <prvIsQueueEmpty>
 800c38e:	4603      	mov	r3, r0
 800c390:	2b00      	cmp	r3, #0
 800c392:	f43f af6f 	beq.w	800c274 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c396:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c398:	4618      	mov	r0, r3
 800c39a:	3730      	adds	r7, #48	; 0x30
 800c39c:	46bd      	mov	sp, r7
 800c39e:	bd80      	pop	{r7, pc}
 800c3a0:	e000ed04 	.word	0xe000ed04

0800c3a4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	b08e      	sub	sp, #56	; 0x38
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	6078      	str	r0, [r7, #4]
 800c3ac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c3ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d109      	bne.n	800c3d4 <xQueueSemaphoreTake+0x30>
 800c3c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3c4:	f383 8811 	msr	BASEPRI, r3
 800c3c8:	f3bf 8f6f 	isb	sy
 800c3cc:	f3bf 8f4f 	dsb	sy
 800c3d0:	623b      	str	r3, [r7, #32]
 800c3d2:	e7fe      	b.n	800c3d2 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c3d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d009      	beq.n	800c3f0 <xQueueSemaphoreTake+0x4c>
 800c3dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3e0:	f383 8811 	msr	BASEPRI, r3
 800c3e4:	f3bf 8f6f 	isb	sy
 800c3e8:	f3bf 8f4f 	dsb	sy
 800c3ec:	61fb      	str	r3, [r7, #28]
 800c3ee:	e7fe      	b.n	800c3ee <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c3f0:	f001 f984 	bl	800d6fc <xTaskGetSchedulerState>
 800c3f4:	4603      	mov	r3, r0
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d102      	bne.n	800c400 <xQueueSemaphoreTake+0x5c>
 800c3fa:	683b      	ldr	r3, [r7, #0]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d101      	bne.n	800c404 <xQueueSemaphoreTake+0x60>
 800c400:	2301      	movs	r3, #1
 800c402:	e000      	b.n	800c406 <xQueueSemaphoreTake+0x62>
 800c404:	2300      	movs	r3, #0
 800c406:	2b00      	cmp	r3, #0
 800c408:	d109      	bne.n	800c41e <xQueueSemaphoreTake+0x7a>
 800c40a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c40e:	f383 8811 	msr	BASEPRI, r3
 800c412:	f3bf 8f6f 	isb	sy
 800c416:	f3bf 8f4f 	dsb	sy
 800c41a:	61bb      	str	r3, [r7, #24]
 800c41c:	e7fe      	b.n	800c41c <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c41e:	f7ff fa2d 	bl	800b87c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c426:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d024      	beq.n	800c478 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c42e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c430:	1e5a      	subs	r2, r3, #1
 800c432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c434:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d104      	bne.n	800c448 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c43e:	f001 fb17 	bl	800da70 <pvTaskIncrementMutexHeldCount>
 800c442:	4602      	mov	r2, r0
 800c444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c446:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c44a:	691b      	ldr	r3, [r3, #16]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d00f      	beq.n	800c470 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c452:	3310      	adds	r3, #16
 800c454:	4618      	mov	r0, r3
 800c456:	f000 ff9b 	bl	800d390 <xTaskRemoveFromEventList>
 800c45a:	4603      	mov	r3, r0
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d007      	beq.n	800c470 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c460:	4b53      	ldr	r3, [pc, #332]	; (800c5b0 <xQueueSemaphoreTake+0x20c>)
 800c462:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c466:	601a      	str	r2, [r3, #0]
 800c468:	f3bf 8f4f 	dsb	sy
 800c46c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c470:	f7ff fa32 	bl	800b8d8 <vPortExitCritical>
				return pdPASS;
 800c474:	2301      	movs	r3, #1
 800c476:	e096      	b.n	800c5a6 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d110      	bne.n	800c4a0 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c47e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c480:	2b00      	cmp	r3, #0
 800c482:	d009      	beq.n	800c498 <xQueueSemaphoreTake+0xf4>
 800c484:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c488:	f383 8811 	msr	BASEPRI, r3
 800c48c:	f3bf 8f6f 	isb	sy
 800c490:	f3bf 8f4f 	dsb	sy
 800c494:	617b      	str	r3, [r7, #20]
 800c496:	e7fe      	b.n	800c496 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c498:	f7ff fa1e 	bl	800b8d8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c49c:	2300      	movs	r3, #0
 800c49e:	e082      	b.n	800c5a6 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c4a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d106      	bne.n	800c4b4 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c4a6:	f107 030c 	add.w	r3, r7, #12
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	f000 ffd2 	bl	800d454 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c4b0:	2301      	movs	r3, #1
 800c4b2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c4b4:	f7ff fa10 	bl	800b8d8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c4b8:	f000 fd58 	bl	800cf6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c4bc:	f7ff f9de 	bl	800b87c <vPortEnterCritical>
 800c4c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c4c6:	b25b      	sxtb	r3, r3
 800c4c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4cc:	d103      	bne.n	800c4d6 <xQueueSemaphoreTake+0x132>
 800c4ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c4d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c4dc:	b25b      	sxtb	r3, r3
 800c4de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4e2:	d103      	bne.n	800c4ec <xQueueSemaphoreTake+0x148>
 800c4e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c4ec:	f7ff f9f4 	bl	800b8d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c4f0:	463a      	mov	r2, r7
 800c4f2:	f107 030c 	add.w	r3, r7, #12
 800c4f6:	4611      	mov	r1, r2
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	f000 ffc1 	bl	800d480 <xTaskCheckForTimeOut>
 800c4fe:	4603      	mov	r3, r0
 800c500:	2b00      	cmp	r3, #0
 800c502:	d132      	bne.n	800c56a <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c504:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c506:	f000 fa28 	bl	800c95a <prvIsQueueEmpty>
 800c50a:	4603      	mov	r3, r0
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d026      	beq.n	800c55e <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d109      	bne.n	800c52c <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800c518:	f7ff f9b0 	bl	800b87c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c51c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c51e:	689b      	ldr	r3, [r3, #8]
 800c520:	4618      	mov	r0, r3
 800c522:	f001 f909 	bl	800d738 <xTaskPriorityInherit>
 800c526:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c528:	f7ff f9d6 	bl	800b8d8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c52c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c52e:	3324      	adds	r3, #36	; 0x24
 800c530:	683a      	ldr	r2, [r7, #0]
 800c532:	4611      	mov	r1, r2
 800c534:	4618      	mov	r0, r3
 800c536:	f000 ff07 	bl	800d348 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c53a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c53c:	f000 f9bb 	bl	800c8b6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c540:	f000 fd22 	bl	800cf88 <xTaskResumeAll>
 800c544:	4603      	mov	r3, r0
 800c546:	2b00      	cmp	r3, #0
 800c548:	f47f af69 	bne.w	800c41e <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800c54c:	4b18      	ldr	r3, [pc, #96]	; (800c5b0 <xQueueSemaphoreTake+0x20c>)
 800c54e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c552:	601a      	str	r2, [r3, #0]
 800c554:	f3bf 8f4f 	dsb	sy
 800c558:	f3bf 8f6f 	isb	sy
 800c55c:	e75f      	b.n	800c41e <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c55e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c560:	f000 f9a9 	bl	800c8b6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c564:	f000 fd10 	bl	800cf88 <xTaskResumeAll>
 800c568:	e759      	b.n	800c41e <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c56a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c56c:	f000 f9a3 	bl	800c8b6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c570:	f000 fd0a 	bl	800cf88 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c574:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c576:	f000 f9f0 	bl	800c95a <prvIsQueueEmpty>
 800c57a:	4603      	mov	r3, r0
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	f43f af4e 	beq.w	800c41e <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c584:	2b00      	cmp	r3, #0
 800c586:	d00d      	beq.n	800c5a4 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 800c588:	f7ff f978 	bl	800b87c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c58c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c58e:	f000 f8ea 	bl	800c766 <prvGetDisinheritPriorityAfterTimeout>
 800c592:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c596:	689b      	ldr	r3, [r3, #8]
 800c598:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c59a:	4618      	mov	r0, r3
 800c59c:	f001 f9d0 	bl	800d940 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c5a0:	f7ff f99a 	bl	800b8d8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c5a4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	3738      	adds	r7, #56	; 0x38
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	bd80      	pop	{r7, pc}
 800c5ae:	bf00      	nop
 800c5b0:	e000ed04 	.word	0xe000ed04

0800c5b4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b08e      	sub	sp, #56	; 0x38
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	60f8      	str	r0, [r7, #12]
 800c5bc:	60b9      	str	r1, [r7, #8]
 800c5be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c5c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d109      	bne.n	800c5de <xQueueReceiveFromISR+0x2a>
 800c5ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5ce:	f383 8811 	msr	BASEPRI, r3
 800c5d2:	f3bf 8f6f 	isb	sy
 800c5d6:	f3bf 8f4f 	dsb	sy
 800c5da:	623b      	str	r3, [r7, #32]
 800c5dc:	e7fe      	b.n	800c5dc <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c5de:	68bb      	ldr	r3, [r7, #8]
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d103      	bne.n	800c5ec <xQueueReceiveFromISR+0x38>
 800c5e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d101      	bne.n	800c5f0 <xQueueReceiveFromISR+0x3c>
 800c5ec:	2301      	movs	r3, #1
 800c5ee:	e000      	b.n	800c5f2 <xQueueReceiveFromISR+0x3e>
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d109      	bne.n	800c60a <xQueueReceiveFromISR+0x56>
 800c5f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5fa:	f383 8811 	msr	BASEPRI, r3
 800c5fe:	f3bf 8f6f 	isb	sy
 800c602:	f3bf 8f4f 	dsb	sy
 800c606:	61fb      	str	r3, [r7, #28]
 800c608:	e7fe      	b.n	800c608 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c60a:	f7ff fa13 	bl	800ba34 <vPortValidateInterruptPriority>
	__asm volatile
 800c60e:	f3ef 8211 	mrs	r2, BASEPRI
 800c612:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c616:	f383 8811 	msr	BASEPRI, r3
 800c61a:	f3bf 8f6f 	isb	sy
 800c61e:	f3bf 8f4f 	dsb	sy
 800c622:	61ba      	str	r2, [r7, #24]
 800c624:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c626:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c628:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c62a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c62c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c62e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c632:	2b00      	cmp	r3, #0
 800c634:	d02f      	beq.n	800c696 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c638:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c63c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c640:	68b9      	ldr	r1, [r7, #8]
 800c642:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c644:	f000 f911 	bl	800c86a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c64a:	1e5a      	subs	r2, r3, #1
 800c64c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c64e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c650:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c654:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c658:	d112      	bne.n	800c680 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c65a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c65c:	691b      	ldr	r3, [r3, #16]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d016      	beq.n	800c690 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c664:	3310      	adds	r3, #16
 800c666:	4618      	mov	r0, r3
 800c668:	f000 fe92 	bl	800d390 <xTaskRemoveFromEventList>
 800c66c:	4603      	mov	r3, r0
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d00e      	beq.n	800c690 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	2b00      	cmp	r3, #0
 800c676:	d00b      	beq.n	800c690 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2201      	movs	r2, #1
 800c67c:	601a      	str	r2, [r3, #0]
 800c67e:	e007      	b.n	800c690 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800c680:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c684:	3301      	adds	r3, #1
 800c686:	b2db      	uxtb	r3, r3
 800c688:	b25a      	sxtb	r2, r3
 800c68a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c68c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800c690:	2301      	movs	r3, #1
 800c692:	637b      	str	r3, [r7, #52]	; 0x34
 800c694:	e001      	b.n	800c69a <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800c696:	2300      	movs	r3, #0
 800c698:	637b      	str	r3, [r7, #52]	; 0x34
 800c69a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c69c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c69e:	693b      	ldr	r3, [r7, #16]
 800c6a0:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c6a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	3738      	adds	r7, #56	; 0x38
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	bd80      	pop	{r7, pc}

0800c6ae <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800c6ae:	b580      	push	{r7, lr}
 800c6b0:	b084      	sub	sp, #16
 800c6b2:	af00      	add	r7, sp, #0
 800c6b4:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d109      	bne.n	800c6d0 <uxQueueMessagesWaiting+0x22>
	__asm volatile
 800c6bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6c0:	f383 8811 	msr	BASEPRI, r3
 800c6c4:	f3bf 8f6f 	isb	sy
 800c6c8:	f3bf 8f4f 	dsb	sy
 800c6cc:	60bb      	str	r3, [r7, #8]
 800c6ce:	e7fe      	b.n	800c6ce <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
 800c6d0:	f7ff f8d4 	bl	800b87c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6d8:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800c6da:	f7ff f8fd 	bl	800b8d8 <vPortExitCritical>

	return uxReturn;
 800c6de:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	3710      	adds	r7, #16
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	bd80      	pop	{r7, pc}

0800c6e8 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800c6e8:	b480      	push	{r7}
 800c6ea:	b087      	sub	sp, #28
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800c6f4:	697b      	ldr	r3, [r7, #20]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d109      	bne.n	800c70e <uxQueueMessagesWaitingFromISR+0x26>
 800c6fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6fe:	f383 8811 	msr	BASEPRI, r3
 800c702:	f3bf 8f6f 	isb	sy
 800c706:	f3bf 8f4f 	dsb	sy
 800c70a:	60fb      	str	r3, [r7, #12]
 800c70c:	e7fe      	b.n	800c70c <uxQueueMessagesWaitingFromISR+0x24>
	uxReturn = pxQueue->uxMessagesWaiting;
 800c70e:	697b      	ldr	r3, [r7, #20]
 800c710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c712:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800c714:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800c716:	4618      	mov	r0, r3
 800c718:	371c      	adds	r7, #28
 800c71a:	46bd      	mov	sp, r7
 800c71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c720:	4770      	bx	lr

0800c722 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800c722:	b580      	push	{r7, lr}
 800c724:	b084      	sub	sp, #16
 800c726:	af00      	add	r7, sp, #0
 800c728:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d109      	bne.n	800c748 <vQueueDelete+0x26>
 800c734:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c738:	f383 8811 	msr	BASEPRI, r3
 800c73c:	f3bf 8f6f 	isb	sy
 800c740:	f3bf 8f4f 	dsb	sy
 800c744:	60bb      	str	r3, [r7, #8]
 800c746:	e7fe      	b.n	800c746 <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800c748:	68f8      	ldr	r0, [r7, #12]
 800c74a:	f000 f935 	bl	800c9b8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c754:	2b00      	cmp	r3, #0
 800c756:	d102      	bne.n	800c75e <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 800c758:	68f8      	ldr	r0, [r7, #12]
 800c75a:	f7fe fd9d 	bl	800b298 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800c75e:	bf00      	nop
 800c760:	3710      	adds	r7, #16
 800c762:	46bd      	mov	sp, r7
 800c764:	bd80      	pop	{r7, pc}

0800c766 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c766:	b480      	push	{r7}
 800c768:	b085      	sub	sp, #20
 800c76a:	af00      	add	r7, sp, #0
 800c76c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c772:	2b00      	cmp	r3, #0
 800c774:	d006      	beq.n	800c784 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	f1c3 0307 	rsb	r3, r3, #7
 800c780:	60fb      	str	r3, [r7, #12]
 800c782:	e001      	b.n	800c788 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c784:	2300      	movs	r3, #0
 800c786:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c788:	68fb      	ldr	r3, [r7, #12]
	}
 800c78a:	4618      	mov	r0, r3
 800c78c:	3714      	adds	r7, #20
 800c78e:	46bd      	mov	sp, r7
 800c790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c794:	4770      	bx	lr

0800c796 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c796:	b580      	push	{r7, lr}
 800c798:	b086      	sub	sp, #24
 800c79a:	af00      	add	r7, sp, #0
 800c79c:	60f8      	str	r0, [r7, #12]
 800c79e:	60b9      	str	r1, [r7, #8]
 800c7a0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7aa:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d10d      	bne.n	800c7d0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d14d      	bne.n	800c858 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	689b      	ldr	r3, [r3, #8]
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	f001 f839 	bl	800d838 <xTaskPriorityDisinherit>
 800c7c6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	609a      	str	r2, [r3, #8]
 800c7ce:	e043      	b.n	800c858 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d119      	bne.n	800c80a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	6858      	ldr	r0, [r3, #4]
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7de:	461a      	mov	r2, r3
 800c7e0:	68b9      	ldr	r1, [r7, #8]
 800c7e2:	f014 f848 	bl	8020876 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	685a      	ldr	r2, [r3, #4]
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7ee:	441a      	add	r2, r3
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	685a      	ldr	r2, [r3, #4]
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	689b      	ldr	r3, [r3, #8]
 800c7fc:	429a      	cmp	r2, r3
 800c7fe:	d32b      	bcc.n	800c858 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	681a      	ldr	r2, [r3, #0]
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	605a      	str	r2, [r3, #4]
 800c808:	e026      	b.n	800c858 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	68d8      	ldr	r0, [r3, #12]
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c812:	461a      	mov	r2, r3
 800c814:	68b9      	ldr	r1, [r7, #8]
 800c816:	f014 f82e 	bl	8020876 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	68da      	ldr	r2, [r3, #12]
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c822:	425b      	negs	r3, r3
 800c824:	441a      	add	r2, r3
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	68da      	ldr	r2, [r3, #12]
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	429a      	cmp	r2, r3
 800c834:	d207      	bcs.n	800c846 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	689a      	ldr	r2, [r3, #8]
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c83e:	425b      	negs	r3, r3
 800c840:	441a      	add	r2, r3
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	2b02      	cmp	r3, #2
 800c84a:	d105      	bne.n	800c858 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c84c:	693b      	ldr	r3, [r7, #16]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d002      	beq.n	800c858 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c852:	693b      	ldr	r3, [r7, #16]
 800c854:	3b01      	subs	r3, #1
 800c856:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c858:	693b      	ldr	r3, [r7, #16]
 800c85a:	1c5a      	adds	r2, r3, #1
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c860:	697b      	ldr	r3, [r7, #20]
}
 800c862:	4618      	mov	r0, r3
 800c864:	3718      	adds	r7, #24
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}

0800c86a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c86a:	b580      	push	{r7, lr}
 800c86c:	b082      	sub	sp, #8
 800c86e:	af00      	add	r7, sp, #0
 800c870:	6078      	str	r0, [r7, #4]
 800c872:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d018      	beq.n	800c8ae <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	68da      	ldr	r2, [r3, #12]
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c884:	441a      	add	r2, r3
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	68da      	ldr	r2, [r3, #12]
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	689b      	ldr	r3, [r3, #8]
 800c892:	429a      	cmp	r2, r3
 800c894:	d303      	bcc.n	800c89e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	681a      	ldr	r2, [r3, #0]
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	68d9      	ldr	r1, [r3, #12]
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8a6:	461a      	mov	r2, r3
 800c8a8:	6838      	ldr	r0, [r7, #0]
 800c8aa:	f013 ffe4 	bl	8020876 <memcpy>
	}
}
 800c8ae:	bf00      	nop
 800c8b0:	3708      	adds	r7, #8
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	bd80      	pop	{r7, pc}

0800c8b6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c8b6:	b580      	push	{r7, lr}
 800c8b8:	b084      	sub	sp, #16
 800c8ba:	af00      	add	r7, sp, #0
 800c8bc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c8be:	f7fe ffdd 	bl	800b87c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c8c8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c8ca:	e011      	b.n	800c8f0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d012      	beq.n	800c8fa <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	3324      	adds	r3, #36	; 0x24
 800c8d8:	4618      	mov	r0, r3
 800c8da:	f000 fd59 	bl	800d390 <xTaskRemoveFromEventList>
 800c8de:	4603      	mov	r3, r0
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d001      	beq.n	800c8e8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c8e4:	f000 fe2c 	bl	800d540 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c8e8:	7bfb      	ldrb	r3, [r7, #15]
 800c8ea:	3b01      	subs	r3, #1
 800c8ec:	b2db      	uxtb	r3, r3
 800c8ee:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c8f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	dce9      	bgt.n	800c8cc <prvUnlockQueue+0x16>
 800c8f8:	e000      	b.n	800c8fc <prvUnlockQueue+0x46>
					break;
 800c8fa:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	22ff      	movs	r2, #255	; 0xff
 800c900:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c904:	f7fe ffe8 	bl	800b8d8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c908:	f7fe ffb8 	bl	800b87c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c912:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c914:	e011      	b.n	800c93a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	691b      	ldr	r3, [r3, #16]
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d012      	beq.n	800c944 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	3310      	adds	r3, #16
 800c922:	4618      	mov	r0, r3
 800c924:	f000 fd34 	bl	800d390 <xTaskRemoveFromEventList>
 800c928:	4603      	mov	r3, r0
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d001      	beq.n	800c932 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c92e:	f000 fe07 	bl	800d540 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c932:	7bbb      	ldrb	r3, [r7, #14]
 800c934:	3b01      	subs	r3, #1
 800c936:	b2db      	uxtb	r3, r3
 800c938:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c93a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c93e:	2b00      	cmp	r3, #0
 800c940:	dce9      	bgt.n	800c916 <prvUnlockQueue+0x60>
 800c942:	e000      	b.n	800c946 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c944:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	22ff      	movs	r2, #255	; 0xff
 800c94a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c94e:	f7fe ffc3 	bl	800b8d8 <vPortExitCritical>
}
 800c952:	bf00      	nop
 800c954:	3710      	adds	r7, #16
 800c956:	46bd      	mov	sp, r7
 800c958:	bd80      	pop	{r7, pc}

0800c95a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c95a:	b580      	push	{r7, lr}
 800c95c:	b084      	sub	sp, #16
 800c95e:	af00      	add	r7, sp, #0
 800c960:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c962:	f7fe ff8b 	bl	800b87c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d102      	bne.n	800c974 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c96e:	2301      	movs	r3, #1
 800c970:	60fb      	str	r3, [r7, #12]
 800c972:	e001      	b.n	800c978 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c974:	2300      	movs	r3, #0
 800c976:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c978:	f7fe ffae 	bl	800b8d8 <vPortExitCritical>

	return xReturn;
 800c97c:	68fb      	ldr	r3, [r7, #12]
}
 800c97e:	4618      	mov	r0, r3
 800c980:	3710      	adds	r7, #16
 800c982:	46bd      	mov	sp, r7
 800c984:	bd80      	pop	{r7, pc}

0800c986 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c986:	b580      	push	{r7, lr}
 800c988:	b084      	sub	sp, #16
 800c98a:	af00      	add	r7, sp, #0
 800c98c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c98e:	f7fe ff75 	bl	800b87c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c99a:	429a      	cmp	r2, r3
 800c99c:	d102      	bne.n	800c9a4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c99e:	2301      	movs	r3, #1
 800c9a0:	60fb      	str	r3, [r7, #12]
 800c9a2:	e001      	b.n	800c9a8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c9a4:	2300      	movs	r3, #0
 800c9a6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c9a8:	f7fe ff96 	bl	800b8d8 <vPortExitCritical>

	return xReturn;
 800c9ac:	68fb      	ldr	r3, [r7, #12]
}
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	3710      	adds	r7, #16
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}
	...

0800c9b8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800c9b8:	b480      	push	{r7}
 800c9ba:	b085      	sub	sp, #20
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	60fb      	str	r3, [r7, #12]
 800c9c4:	e016      	b.n	800c9f4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800c9c6:	4a10      	ldr	r2, [pc, #64]	; (800ca08 <vQueueUnregisterQueue+0x50>)
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	00db      	lsls	r3, r3, #3
 800c9cc:	4413      	add	r3, r2
 800c9ce:	685b      	ldr	r3, [r3, #4]
 800c9d0:	687a      	ldr	r2, [r7, #4]
 800c9d2:	429a      	cmp	r2, r3
 800c9d4:	d10b      	bne.n	800c9ee <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800c9d6:	4a0c      	ldr	r2, [pc, #48]	; (800ca08 <vQueueUnregisterQueue+0x50>)
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	2100      	movs	r1, #0
 800c9dc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800c9e0:	4a09      	ldr	r2, [pc, #36]	; (800ca08 <vQueueUnregisterQueue+0x50>)
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	00db      	lsls	r3, r3, #3
 800c9e6:	4413      	add	r3, r2
 800c9e8:	2200      	movs	r2, #0
 800c9ea:	605a      	str	r2, [r3, #4]
				break;
 800c9ec:	e005      	b.n	800c9fa <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	3301      	adds	r3, #1
 800c9f2:	60fb      	str	r3, [r7, #12]
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	2b07      	cmp	r3, #7
 800c9f8:	d9e5      	bls.n	800c9c6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800c9fa:	bf00      	nop
 800c9fc:	3714      	adds	r7, #20
 800c9fe:	46bd      	mov	sp, r7
 800ca00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca04:	4770      	bx	lr
 800ca06:	bf00      	nop
 800ca08:	24045d80 	.word	0x24045d80

0800ca0c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	b08e      	sub	sp, #56	; 0x38
 800ca10:	af04      	add	r7, sp, #16
 800ca12:	60f8      	str	r0, [r7, #12]
 800ca14:	60b9      	str	r1, [r7, #8]
 800ca16:	607a      	str	r2, [r7, #4]
 800ca18:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ca1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d109      	bne.n	800ca34 <xTaskCreateStatic+0x28>
 800ca20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca24:	f383 8811 	msr	BASEPRI, r3
 800ca28:	f3bf 8f6f 	isb	sy
 800ca2c:	f3bf 8f4f 	dsb	sy
 800ca30:	623b      	str	r3, [r7, #32]
 800ca32:	e7fe      	b.n	800ca32 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800ca34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d109      	bne.n	800ca4e <xTaskCreateStatic+0x42>
 800ca3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca3e:	f383 8811 	msr	BASEPRI, r3
 800ca42:	f3bf 8f6f 	isb	sy
 800ca46:	f3bf 8f4f 	dsb	sy
 800ca4a:	61fb      	str	r3, [r7, #28]
 800ca4c:	e7fe      	b.n	800ca4c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ca4e:	2354      	movs	r3, #84	; 0x54
 800ca50:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ca52:	693b      	ldr	r3, [r7, #16]
 800ca54:	2b54      	cmp	r3, #84	; 0x54
 800ca56:	d009      	beq.n	800ca6c <xTaskCreateStatic+0x60>
 800ca58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca5c:	f383 8811 	msr	BASEPRI, r3
 800ca60:	f3bf 8f6f 	isb	sy
 800ca64:	f3bf 8f4f 	dsb	sy
 800ca68:	61bb      	str	r3, [r7, #24]
 800ca6a:	e7fe      	b.n	800ca6a <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ca6c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ca6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d01e      	beq.n	800cab2 <xTaskCreateStatic+0xa6>
 800ca74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d01b      	beq.n	800cab2 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ca7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca7c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ca7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca80:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ca82:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ca84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca86:	2202      	movs	r2, #2
 800ca88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	9303      	str	r3, [sp, #12]
 800ca90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca92:	9302      	str	r3, [sp, #8]
 800ca94:	f107 0314 	add.w	r3, r7, #20
 800ca98:	9301      	str	r3, [sp, #4]
 800ca9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca9c:	9300      	str	r3, [sp, #0]
 800ca9e:	683b      	ldr	r3, [r7, #0]
 800caa0:	687a      	ldr	r2, [r7, #4]
 800caa2:	68b9      	ldr	r1, [r7, #8]
 800caa4:	68f8      	ldr	r0, [r7, #12]
 800caa6:	f000 f850 	bl	800cb4a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800caaa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800caac:	f000 f8d4 	bl	800cc58 <prvAddNewTaskToReadyList>
 800cab0:	e001      	b.n	800cab6 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800cab2:	2300      	movs	r3, #0
 800cab4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cab6:	697b      	ldr	r3, [r7, #20]
	}
 800cab8:	4618      	mov	r0, r3
 800caba:	3728      	adds	r7, #40	; 0x28
 800cabc:	46bd      	mov	sp, r7
 800cabe:	bd80      	pop	{r7, pc}

0800cac0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b08c      	sub	sp, #48	; 0x30
 800cac4:	af04      	add	r7, sp, #16
 800cac6:	60f8      	str	r0, [r7, #12]
 800cac8:	60b9      	str	r1, [r7, #8]
 800caca:	603b      	str	r3, [r7, #0]
 800cacc:	4613      	mov	r3, r2
 800cace:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cad0:	88fb      	ldrh	r3, [r7, #6]
 800cad2:	009b      	lsls	r3, r3, #2
 800cad4:	4618      	mov	r0, r3
 800cad6:	f7fe fb1d 	bl	800b114 <pvPortMalloc>
 800cada:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cadc:	697b      	ldr	r3, [r7, #20]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d00e      	beq.n	800cb00 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800cae2:	2054      	movs	r0, #84	; 0x54
 800cae4:	f7fe fb16 	bl	800b114 <pvPortMalloc>
 800cae8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800caea:	69fb      	ldr	r3, [r7, #28]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d003      	beq.n	800caf8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800caf0:	69fb      	ldr	r3, [r7, #28]
 800caf2:	697a      	ldr	r2, [r7, #20]
 800caf4:	631a      	str	r2, [r3, #48]	; 0x30
 800caf6:	e005      	b.n	800cb04 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800caf8:	6978      	ldr	r0, [r7, #20]
 800cafa:	f7fe fbcd 	bl	800b298 <vPortFree>
 800cafe:	e001      	b.n	800cb04 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800cb00:	2300      	movs	r3, #0
 800cb02:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cb04:	69fb      	ldr	r3, [r7, #28]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d017      	beq.n	800cb3a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cb0a:	69fb      	ldr	r3, [r7, #28]
 800cb0c:	2200      	movs	r2, #0
 800cb0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cb12:	88fa      	ldrh	r2, [r7, #6]
 800cb14:	2300      	movs	r3, #0
 800cb16:	9303      	str	r3, [sp, #12]
 800cb18:	69fb      	ldr	r3, [r7, #28]
 800cb1a:	9302      	str	r3, [sp, #8]
 800cb1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb1e:	9301      	str	r3, [sp, #4]
 800cb20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb22:	9300      	str	r3, [sp, #0]
 800cb24:	683b      	ldr	r3, [r7, #0]
 800cb26:	68b9      	ldr	r1, [r7, #8]
 800cb28:	68f8      	ldr	r0, [r7, #12]
 800cb2a:	f000 f80e 	bl	800cb4a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cb2e:	69f8      	ldr	r0, [r7, #28]
 800cb30:	f000 f892 	bl	800cc58 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cb34:	2301      	movs	r3, #1
 800cb36:	61bb      	str	r3, [r7, #24]
 800cb38:	e002      	b.n	800cb40 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cb3a:	f04f 33ff 	mov.w	r3, #4294967295
 800cb3e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cb40:	69bb      	ldr	r3, [r7, #24]
	}
 800cb42:	4618      	mov	r0, r3
 800cb44:	3720      	adds	r7, #32
 800cb46:	46bd      	mov	sp, r7
 800cb48:	bd80      	pop	{r7, pc}

0800cb4a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cb4a:	b580      	push	{r7, lr}
 800cb4c:	b088      	sub	sp, #32
 800cb4e:	af00      	add	r7, sp, #0
 800cb50:	60f8      	str	r0, [r7, #12]
 800cb52:	60b9      	str	r1, [r7, #8]
 800cb54:	607a      	str	r2, [r7, #4]
 800cb56:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cb58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cb5c:	6879      	ldr	r1, [r7, #4]
 800cb5e:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800cb62:	440b      	add	r3, r1
 800cb64:	009b      	lsls	r3, r3, #2
 800cb66:	4413      	add	r3, r2
 800cb68:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cb6a:	69bb      	ldr	r3, [r7, #24]
 800cb6c:	f023 0307 	bic.w	r3, r3, #7
 800cb70:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cb72:	69bb      	ldr	r3, [r7, #24]
 800cb74:	f003 0307 	and.w	r3, r3, #7
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d009      	beq.n	800cb90 <prvInitialiseNewTask+0x46>
 800cb7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb80:	f383 8811 	msr	BASEPRI, r3
 800cb84:	f3bf 8f6f 	isb	sy
 800cb88:	f3bf 8f4f 	dsb	sy
 800cb8c:	617b      	str	r3, [r7, #20]
 800cb8e:	e7fe      	b.n	800cb8e <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cb90:	68bb      	ldr	r3, [r7, #8]
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d01f      	beq.n	800cbd6 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cb96:	2300      	movs	r3, #0
 800cb98:	61fb      	str	r3, [r7, #28]
 800cb9a:	e012      	b.n	800cbc2 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cb9c:	68ba      	ldr	r2, [r7, #8]
 800cb9e:	69fb      	ldr	r3, [r7, #28]
 800cba0:	4413      	add	r3, r2
 800cba2:	7819      	ldrb	r1, [r3, #0]
 800cba4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cba6:	69fb      	ldr	r3, [r7, #28]
 800cba8:	4413      	add	r3, r2
 800cbaa:	3334      	adds	r3, #52	; 0x34
 800cbac:	460a      	mov	r2, r1
 800cbae:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cbb0:	68ba      	ldr	r2, [r7, #8]
 800cbb2:	69fb      	ldr	r3, [r7, #28]
 800cbb4:	4413      	add	r3, r2
 800cbb6:	781b      	ldrb	r3, [r3, #0]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d006      	beq.n	800cbca <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cbbc:	69fb      	ldr	r3, [r7, #28]
 800cbbe:	3301      	adds	r3, #1
 800cbc0:	61fb      	str	r3, [r7, #28]
 800cbc2:	69fb      	ldr	r3, [r7, #28]
 800cbc4:	2b0f      	cmp	r3, #15
 800cbc6:	d9e9      	bls.n	800cb9c <prvInitialiseNewTask+0x52>
 800cbc8:	e000      	b.n	800cbcc <prvInitialiseNewTask+0x82>
			{
				break;
 800cbca:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cbcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbce:	2200      	movs	r2, #0
 800cbd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800cbd4:	e003      	b.n	800cbde <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cbd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbd8:	2200      	movs	r2, #0
 800cbda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cbde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbe0:	2b06      	cmp	r3, #6
 800cbe2:	d901      	bls.n	800cbe8 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cbe4:	2306      	movs	r3, #6
 800cbe6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800cbe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cbec:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800cbee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbf0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cbf2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800cbf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cbfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbfc:	3304      	adds	r3, #4
 800cbfe:	4618      	mov	r0, r3
 800cc00:	f7fe fc7e 	bl	800b500 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cc04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc06:	3318      	adds	r3, #24
 800cc08:	4618      	mov	r0, r3
 800cc0a:	f7fe fc79 	bl	800b500 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800cc0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cc12:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc16:	f1c3 0207 	rsb	r2, r3, #7
 800cc1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc1c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800cc1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cc22:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800cc24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc26:	2200      	movs	r2, #0
 800cc28:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cc2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cc32:	683a      	ldr	r2, [r7, #0]
 800cc34:	68f9      	ldr	r1, [r7, #12]
 800cc36:	69b8      	ldr	r0, [r7, #24]
 800cc38:	f7fe fcf6 	bl	800b628 <pxPortInitialiseStack>
 800cc3c:	4602      	mov	r2, r0
 800cc3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc40:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800cc42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d002      	beq.n	800cc4e <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cc48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cc4c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cc4e:	bf00      	nop
 800cc50:	3720      	adds	r7, #32
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bd80      	pop	{r7, pc}
	...

0800cc58 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800cc58:	b580      	push	{r7, lr}
 800cc5a:	b082      	sub	sp, #8
 800cc5c:	af00      	add	r7, sp, #0
 800cc5e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800cc60:	f7fe fe0c 	bl	800b87c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800cc64:	4b2a      	ldr	r3, [pc, #168]	; (800cd10 <prvAddNewTaskToReadyList+0xb8>)
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	3301      	adds	r3, #1
 800cc6a:	4a29      	ldr	r2, [pc, #164]	; (800cd10 <prvAddNewTaskToReadyList+0xb8>)
 800cc6c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800cc6e:	4b29      	ldr	r3, [pc, #164]	; (800cd14 <prvAddNewTaskToReadyList+0xbc>)
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d109      	bne.n	800cc8a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800cc76:	4a27      	ldr	r2, [pc, #156]	; (800cd14 <prvAddNewTaskToReadyList+0xbc>)
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800cc7c:	4b24      	ldr	r3, [pc, #144]	; (800cd10 <prvAddNewTaskToReadyList+0xb8>)
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	2b01      	cmp	r3, #1
 800cc82:	d110      	bne.n	800cca6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800cc84:	f000 fc80 	bl	800d588 <prvInitialiseTaskLists>
 800cc88:	e00d      	b.n	800cca6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800cc8a:	4b23      	ldr	r3, [pc, #140]	; (800cd18 <prvAddNewTaskToReadyList+0xc0>)
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d109      	bne.n	800cca6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800cc92:	4b20      	ldr	r3, [pc, #128]	; (800cd14 <prvAddNewTaskToReadyList+0xbc>)
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc9c:	429a      	cmp	r2, r3
 800cc9e:	d802      	bhi.n	800cca6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800cca0:	4a1c      	ldr	r2, [pc, #112]	; (800cd14 <prvAddNewTaskToReadyList+0xbc>)
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800cca6:	4b1d      	ldr	r3, [pc, #116]	; (800cd1c <prvAddNewTaskToReadyList+0xc4>)
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	3301      	adds	r3, #1
 800ccac:	4a1b      	ldr	r2, [pc, #108]	; (800cd1c <prvAddNewTaskToReadyList+0xc4>)
 800ccae:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccb4:	2201      	movs	r2, #1
 800ccb6:	409a      	lsls	r2, r3
 800ccb8:	4b19      	ldr	r3, [pc, #100]	; (800cd20 <prvAddNewTaskToReadyList+0xc8>)
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	4313      	orrs	r3, r2
 800ccbe:	4a18      	ldr	r2, [pc, #96]	; (800cd20 <prvAddNewTaskToReadyList+0xc8>)
 800ccc0:	6013      	str	r3, [r2, #0]
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccc6:	4613      	mov	r3, r2
 800ccc8:	009b      	lsls	r3, r3, #2
 800ccca:	4413      	add	r3, r2
 800cccc:	009b      	lsls	r3, r3, #2
 800ccce:	4a15      	ldr	r2, [pc, #84]	; (800cd24 <prvAddNewTaskToReadyList+0xcc>)
 800ccd0:	441a      	add	r2, r3
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	3304      	adds	r3, #4
 800ccd6:	4619      	mov	r1, r3
 800ccd8:	4610      	mov	r0, r2
 800ccda:	f7fe fc1e 	bl	800b51a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ccde:	f7fe fdfb 	bl	800b8d8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800cce2:	4b0d      	ldr	r3, [pc, #52]	; (800cd18 <prvAddNewTaskToReadyList+0xc0>)
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d00e      	beq.n	800cd08 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ccea:	4b0a      	ldr	r3, [pc, #40]	; (800cd14 <prvAddNewTaskToReadyList+0xbc>)
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccf4:	429a      	cmp	r2, r3
 800ccf6:	d207      	bcs.n	800cd08 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ccf8:	4b0b      	ldr	r3, [pc, #44]	; (800cd28 <prvAddNewTaskToReadyList+0xd0>)
 800ccfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ccfe:	601a      	str	r2, [r3, #0]
 800cd00:	f3bf 8f4f 	dsb	sy
 800cd04:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cd08:	bf00      	nop
 800cd0a:	3708      	adds	r7, #8
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	bd80      	pop	{r7, pc}
 800cd10:	240405ac 	.word	0x240405ac
 800cd14:	240404ac 	.word	0x240404ac
 800cd18:	240405b8 	.word	0x240405b8
 800cd1c:	240405c8 	.word	0x240405c8
 800cd20:	240405b4 	.word	0x240405b4
 800cd24:	240404b0 	.word	0x240404b0
 800cd28:	e000ed04 	.word	0xe000ed04

0800cd2c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800cd2c:	b580      	push	{r7, lr}
 800cd2e:	b084      	sub	sp, #16
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800cd34:	f7fe fda2 	bl	800b87c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d102      	bne.n	800cd44 <vTaskDelete+0x18>
 800cd3e:	4b38      	ldr	r3, [pc, #224]	; (800ce20 <vTaskDelete+0xf4>)
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	e000      	b.n	800cd46 <vTaskDelete+0x1a>
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	3304      	adds	r3, #4
 800cd4c:	4618      	mov	r0, r3
 800cd4e:	f7fe fc41 	bl	800b5d4 <uxListRemove>
 800cd52:	4603      	mov	r3, r0
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d115      	bne.n	800cd84 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd5c:	4931      	ldr	r1, [pc, #196]	; (800ce24 <vTaskDelete+0xf8>)
 800cd5e:	4613      	mov	r3, r2
 800cd60:	009b      	lsls	r3, r3, #2
 800cd62:	4413      	add	r3, r2
 800cd64:	009b      	lsls	r3, r3, #2
 800cd66:	440b      	add	r3, r1
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d10a      	bne.n	800cd84 <vTaskDelete+0x58>
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd72:	2201      	movs	r2, #1
 800cd74:	fa02 f303 	lsl.w	r3, r2, r3
 800cd78:	43da      	mvns	r2, r3
 800cd7a:	4b2b      	ldr	r3, [pc, #172]	; (800ce28 <vTaskDelete+0xfc>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	4013      	ands	r3, r2
 800cd80:	4a29      	ldr	r2, [pc, #164]	; (800ce28 <vTaskDelete+0xfc>)
 800cd82:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d004      	beq.n	800cd96 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	3318      	adds	r3, #24
 800cd90:	4618      	mov	r0, r3
 800cd92:	f7fe fc1f 	bl	800b5d4 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800cd96:	4b25      	ldr	r3, [pc, #148]	; (800ce2c <vTaskDelete+0x100>)
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	3301      	adds	r3, #1
 800cd9c:	4a23      	ldr	r2, [pc, #140]	; (800ce2c <vTaskDelete+0x100>)
 800cd9e:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800cda0:	4b1f      	ldr	r3, [pc, #124]	; (800ce20 <vTaskDelete+0xf4>)
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	68fa      	ldr	r2, [r7, #12]
 800cda6:	429a      	cmp	r2, r3
 800cda8:	d10b      	bne.n	800cdc2 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	3304      	adds	r3, #4
 800cdae:	4619      	mov	r1, r3
 800cdb0:	481f      	ldr	r0, [pc, #124]	; (800ce30 <vTaskDelete+0x104>)
 800cdb2:	f7fe fbb2 	bl	800b51a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800cdb6:	4b1f      	ldr	r3, [pc, #124]	; (800ce34 <vTaskDelete+0x108>)
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	3301      	adds	r3, #1
 800cdbc:	4a1d      	ldr	r2, [pc, #116]	; (800ce34 <vTaskDelete+0x108>)
 800cdbe:	6013      	str	r3, [r2, #0]
 800cdc0:	e009      	b.n	800cdd6 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800cdc2:	4b1d      	ldr	r3, [pc, #116]	; (800ce38 <vTaskDelete+0x10c>)
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	3b01      	subs	r3, #1
 800cdc8:	4a1b      	ldr	r2, [pc, #108]	; (800ce38 <vTaskDelete+0x10c>)
 800cdca:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800cdcc:	68f8      	ldr	r0, [r7, #12]
 800cdce:	f000 fc47 	bl	800d660 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800cdd2:	f000 fc73 	bl	800d6bc <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800cdd6:	f7fe fd7f 	bl	800b8d8 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800cdda:	4b18      	ldr	r3, [pc, #96]	; (800ce3c <vTaskDelete+0x110>)
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d01a      	beq.n	800ce18 <vTaskDelete+0xec>
		{
			if( pxTCB == pxCurrentTCB )
 800cde2:	4b0f      	ldr	r3, [pc, #60]	; (800ce20 <vTaskDelete+0xf4>)
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	68fa      	ldr	r2, [r7, #12]
 800cde8:	429a      	cmp	r2, r3
 800cdea:	d115      	bne.n	800ce18 <vTaskDelete+0xec>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800cdec:	4b14      	ldr	r3, [pc, #80]	; (800ce40 <vTaskDelete+0x114>)
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d009      	beq.n	800ce08 <vTaskDelete+0xdc>
 800cdf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdf8:	f383 8811 	msr	BASEPRI, r3
 800cdfc:	f3bf 8f6f 	isb	sy
 800ce00:	f3bf 8f4f 	dsb	sy
 800ce04:	60bb      	str	r3, [r7, #8]
 800ce06:	e7fe      	b.n	800ce06 <vTaskDelete+0xda>
				portYIELD_WITHIN_API();
 800ce08:	4b0e      	ldr	r3, [pc, #56]	; (800ce44 <vTaskDelete+0x118>)
 800ce0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce0e:	601a      	str	r2, [r3, #0]
 800ce10:	f3bf 8f4f 	dsb	sy
 800ce14:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ce18:	bf00      	nop
 800ce1a:	3710      	adds	r7, #16
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	bd80      	pop	{r7, pc}
 800ce20:	240404ac 	.word	0x240404ac
 800ce24:	240404b0 	.word	0x240404b0
 800ce28:	240405b4 	.word	0x240405b4
 800ce2c:	240405c8 	.word	0x240405c8
 800ce30:	24040580 	.word	0x24040580
 800ce34:	24040594 	.word	0x24040594
 800ce38:	240405ac 	.word	0x240405ac
 800ce3c:	240405b8 	.word	0x240405b8
 800ce40:	240405d4 	.word	0x240405d4
 800ce44:	e000ed04 	.word	0xe000ed04

0800ce48 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b084      	sub	sp, #16
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ce50:	2300      	movs	r3, #0
 800ce52:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d016      	beq.n	800ce88 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ce5a:	4b13      	ldr	r3, [pc, #76]	; (800cea8 <vTaskDelay+0x60>)
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d009      	beq.n	800ce76 <vTaskDelay+0x2e>
 800ce62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce66:	f383 8811 	msr	BASEPRI, r3
 800ce6a:	f3bf 8f6f 	isb	sy
 800ce6e:	f3bf 8f4f 	dsb	sy
 800ce72:	60bb      	str	r3, [r7, #8]
 800ce74:	e7fe      	b.n	800ce74 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800ce76:	f000 f879 	bl	800cf6c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ce7a:	2100      	movs	r1, #0
 800ce7c:	6878      	ldr	r0, [r7, #4]
 800ce7e:	f000 fe0b 	bl	800da98 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ce82:	f000 f881 	bl	800cf88 <xTaskResumeAll>
 800ce86:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d107      	bne.n	800ce9e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800ce8e:	4b07      	ldr	r3, [pc, #28]	; (800ceac <vTaskDelay+0x64>)
 800ce90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce94:	601a      	str	r2, [r3, #0]
 800ce96:	f3bf 8f4f 	dsb	sy
 800ce9a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ce9e:	bf00      	nop
 800cea0:	3710      	adds	r7, #16
 800cea2:	46bd      	mov	sp, r7
 800cea4:	bd80      	pop	{r7, pc}
 800cea6:	bf00      	nop
 800cea8:	240405d4 	.word	0x240405d4
 800ceac:	e000ed04 	.word	0xe000ed04

0800ceb0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b08a      	sub	sp, #40	; 0x28
 800ceb4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ceba:	2300      	movs	r3, #0
 800cebc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cebe:	463a      	mov	r2, r7
 800cec0:	1d39      	adds	r1, r7, #4
 800cec2:	f107 0308 	add.w	r3, r7, #8
 800cec6:	4618      	mov	r0, r3
 800cec8:	f7f3 fd22 	bl	8000910 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cecc:	6839      	ldr	r1, [r7, #0]
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	68ba      	ldr	r2, [r7, #8]
 800ced2:	9202      	str	r2, [sp, #8]
 800ced4:	9301      	str	r3, [sp, #4]
 800ced6:	2300      	movs	r3, #0
 800ced8:	9300      	str	r3, [sp, #0]
 800ceda:	2300      	movs	r3, #0
 800cedc:	460a      	mov	r2, r1
 800cede:	491d      	ldr	r1, [pc, #116]	; (800cf54 <vTaskStartScheduler+0xa4>)
 800cee0:	481d      	ldr	r0, [pc, #116]	; (800cf58 <vTaskStartScheduler+0xa8>)
 800cee2:	f7ff fd93 	bl	800ca0c <xTaskCreateStatic>
 800cee6:	4602      	mov	r2, r0
 800cee8:	4b1c      	ldr	r3, [pc, #112]	; (800cf5c <vTaskStartScheduler+0xac>)
 800ceea:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ceec:	4b1b      	ldr	r3, [pc, #108]	; (800cf5c <vTaskStartScheduler+0xac>)
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d002      	beq.n	800cefa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cef4:	2301      	movs	r3, #1
 800cef6:	617b      	str	r3, [r7, #20]
 800cef8:	e001      	b.n	800cefe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cefa:	2300      	movs	r3, #0
 800cefc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cefe:	697b      	ldr	r3, [r7, #20]
 800cf00:	2b01      	cmp	r3, #1
 800cf02:	d115      	bne.n	800cf30 <vTaskStartScheduler+0x80>
 800cf04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf08:	f383 8811 	msr	BASEPRI, r3
 800cf0c:	f3bf 8f6f 	isb	sy
 800cf10:	f3bf 8f4f 	dsb	sy
 800cf14:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cf16:	4b12      	ldr	r3, [pc, #72]	; (800cf60 <vTaskStartScheduler+0xb0>)
 800cf18:	f04f 32ff 	mov.w	r2, #4294967295
 800cf1c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cf1e:	4b11      	ldr	r3, [pc, #68]	; (800cf64 <vTaskStartScheduler+0xb4>)
 800cf20:	2201      	movs	r2, #1
 800cf22:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cf24:	4b10      	ldr	r3, [pc, #64]	; (800cf68 <vTaskStartScheduler+0xb8>)
 800cf26:	2200      	movs	r2, #0
 800cf28:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cf2a:	f7fe fc09 	bl	800b740 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cf2e:	e00d      	b.n	800cf4c <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cf30:	697b      	ldr	r3, [r7, #20]
 800cf32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf36:	d109      	bne.n	800cf4c <vTaskStartScheduler+0x9c>
 800cf38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf3c:	f383 8811 	msr	BASEPRI, r3
 800cf40:	f3bf 8f6f 	isb	sy
 800cf44:	f3bf 8f4f 	dsb	sy
 800cf48:	60fb      	str	r3, [r7, #12]
 800cf4a:	e7fe      	b.n	800cf4a <vTaskStartScheduler+0x9a>
}
 800cf4c:	bf00      	nop
 800cf4e:	3718      	adds	r7, #24
 800cf50:	46bd      	mov	sp, r7
 800cf52:	bd80      	pop	{r7, pc}
 800cf54:	080233c8 	.word	0x080233c8
 800cf58:	0800d559 	.word	0x0800d559
 800cf5c:	240405d0 	.word	0x240405d0
 800cf60:	240405cc 	.word	0x240405cc
 800cf64:	240405b8 	.word	0x240405b8
 800cf68:	240405b0 	.word	0x240405b0

0800cf6c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cf6c:	b480      	push	{r7}
 800cf6e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800cf70:	4b04      	ldr	r3, [pc, #16]	; (800cf84 <vTaskSuspendAll+0x18>)
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	3301      	adds	r3, #1
 800cf76:	4a03      	ldr	r2, [pc, #12]	; (800cf84 <vTaskSuspendAll+0x18>)
 800cf78:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800cf7a:	bf00      	nop
 800cf7c:	46bd      	mov	sp, r7
 800cf7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf82:	4770      	bx	lr
 800cf84:	240405d4 	.word	0x240405d4

0800cf88 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b084      	sub	sp, #16
 800cf8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cf8e:	2300      	movs	r3, #0
 800cf90:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cf92:	2300      	movs	r3, #0
 800cf94:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cf96:	4b41      	ldr	r3, [pc, #260]	; (800d09c <xTaskResumeAll+0x114>)
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d109      	bne.n	800cfb2 <xTaskResumeAll+0x2a>
 800cf9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfa2:	f383 8811 	msr	BASEPRI, r3
 800cfa6:	f3bf 8f6f 	isb	sy
 800cfaa:	f3bf 8f4f 	dsb	sy
 800cfae:	603b      	str	r3, [r7, #0]
 800cfb0:	e7fe      	b.n	800cfb0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cfb2:	f7fe fc63 	bl	800b87c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cfb6:	4b39      	ldr	r3, [pc, #228]	; (800d09c <xTaskResumeAll+0x114>)
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	3b01      	subs	r3, #1
 800cfbc:	4a37      	ldr	r2, [pc, #220]	; (800d09c <xTaskResumeAll+0x114>)
 800cfbe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cfc0:	4b36      	ldr	r3, [pc, #216]	; (800d09c <xTaskResumeAll+0x114>)
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d161      	bne.n	800d08c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cfc8:	4b35      	ldr	r3, [pc, #212]	; (800d0a0 <xTaskResumeAll+0x118>)
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d05d      	beq.n	800d08c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cfd0:	e02e      	b.n	800d030 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfd2:	4b34      	ldr	r3, [pc, #208]	; (800d0a4 <xTaskResumeAll+0x11c>)
 800cfd4:	68db      	ldr	r3, [r3, #12]
 800cfd6:	68db      	ldr	r3, [r3, #12]
 800cfd8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	3318      	adds	r3, #24
 800cfde:	4618      	mov	r0, r3
 800cfe0:	f7fe faf8 	bl	800b5d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	3304      	adds	r3, #4
 800cfe8:	4618      	mov	r0, r3
 800cfea:	f7fe faf3 	bl	800b5d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cff2:	2201      	movs	r2, #1
 800cff4:	409a      	lsls	r2, r3
 800cff6:	4b2c      	ldr	r3, [pc, #176]	; (800d0a8 <xTaskResumeAll+0x120>)
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	4313      	orrs	r3, r2
 800cffc:	4a2a      	ldr	r2, [pc, #168]	; (800d0a8 <xTaskResumeAll+0x120>)
 800cffe:	6013      	str	r3, [r2, #0]
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d004:	4613      	mov	r3, r2
 800d006:	009b      	lsls	r3, r3, #2
 800d008:	4413      	add	r3, r2
 800d00a:	009b      	lsls	r3, r3, #2
 800d00c:	4a27      	ldr	r2, [pc, #156]	; (800d0ac <xTaskResumeAll+0x124>)
 800d00e:	441a      	add	r2, r3
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	3304      	adds	r3, #4
 800d014:	4619      	mov	r1, r3
 800d016:	4610      	mov	r0, r2
 800d018:	f7fe fa7f 	bl	800b51a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d020:	4b23      	ldr	r3, [pc, #140]	; (800d0b0 <xTaskResumeAll+0x128>)
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d026:	429a      	cmp	r2, r3
 800d028:	d302      	bcc.n	800d030 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800d02a:	4b22      	ldr	r3, [pc, #136]	; (800d0b4 <xTaskResumeAll+0x12c>)
 800d02c:	2201      	movs	r2, #1
 800d02e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d030:	4b1c      	ldr	r3, [pc, #112]	; (800d0a4 <xTaskResumeAll+0x11c>)
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	2b00      	cmp	r3, #0
 800d036:	d1cc      	bne.n	800cfd2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d001      	beq.n	800d042 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d03e:	f000 fb3d 	bl	800d6bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d042:	4b1d      	ldr	r3, [pc, #116]	; (800d0b8 <xTaskResumeAll+0x130>)
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d010      	beq.n	800d070 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d04e:	f000 f859 	bl	800d104 <xTaskIncrementTick>
 800d052:	4603      	mov	r3, r0
 800d054:	2b00      	cmp	r3, #0
 800d056:	d002      	beq.n	800d05e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800d058:	4b16      	ldr	r3, [pc, #88]	; (800d0b4 <xTaskResumeAll+0x12c>)
 800d05a:	2201      	movs	r2, #1
 800d05c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	3b01      	subs	r3, #1
 800d062:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d1f1      	bne.n	800d04e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800d06a:	4b13      	ldr	r3, [pc, #76]	; (800d0b8 <xTaskResumeAll+0x130>)
 800d06c:	2200      	movs	r2, #0
 800d06e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d070:	4b10      	ldr	r3, [pc, #64]	; (800d0b4 <xTaskResumeAll+0x12c>)
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	2b00      	cmp	r3, #0
 800d076:	d009      	beq.n	800d08c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d078:	2301      	movs	r3, #1
 800d07a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d07c:	4b0f      	ldr	r3, [pc, #60]	; (800d0bc <xTaskResumeAll+0x134>)
 800d07e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d082:	601a      	str	r2, [r3, #0]
 800d084:	f3bf 8f4f 	dsb	sy
 800d088:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d08c:	f7fe fc24 	bl	800b8d8 <vPortExitCritical>

	return xAlreadyYielded;
 800d090:	68bb      	ldr	r3, [r7, #8]
}
 800d092:	4618      	mov	r0, r3
 800d094:	3710      	adds	r7, #16
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}
 800d09a:	bf00      	nop
 800d09c:	240405d4 	.word	0x240405d4
 800d0a0:	240405ac 	.word	0x240405ac
 800d0a4:	2404056c 	.word	0x2404056c
 800d0a8:	240405b4 	.word	0x240405b4
 800d0ac:	240404b0 	.word	0x240404b0
 800d0b0:	240404ac 	.word	0x240404ac
 800d0b4:	240405c0 	.word	0x240405c0
 800d0b8:	240405bc 	.word	0x240405bc
 800d0bc:	e000ed04 	.word	0xe000ed04

0800d0c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d0c0:	b480      	push	{r7}
 800d0c2:	b083      	sub	sp, #12
 800d0c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d0c6:	4b05      	ldr	r3, [pc, #20]	; (800d0dc <xTaskGetTickCount+0x1c>)
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d0cc:	687b      	ldr	r3, [r7, #4]
}
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	370c      	adds	r7, #12
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d8:	4770      	bx	lr
 800d0da:	bf00      	nop
 800d0dc:	240405b0 	.word	0x240405b0

0800d0e0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	b082      	sub	sp, #8
 800d0e4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d0e6:	f7fe fca5 	bl	800ba34 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800d0ee:	4b04      	ldr	r3, [pc, #16]	; (800d100 <xTaskGetTickCountFromISR+0x20>)
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d0f4:	683b      	ldr	r3, [r7, #0]
}
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	3708      	adds	r7, #8
 800d0fa:	46bd      	mov	sp, r7
 800d0fc:	bd80      	pop	{r7, pc}
 800d0fe:	bf00      	nop
 800d100:	240405b0 	.word	0x240405b0

0800d104 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d104:	b580      	push	{r7, lr}
 800d106:	b086      	sub	sp, #24
 800d108:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d10a:	2300      	movs	r3, #0
 800d10c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d10e:	4b4e      	ldr	r3, [pc, #312]	; (800d248 <xTaskIncrementTick+0x144>)
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	2b00      	cmp	r3, #0
 800d114:	f040 8087 	bne.w	800d226 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d118:	4b4c      	ldr	r3, [pc, #304]	; (800d24c <xTaskIncrementTick+0x148>)
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	3301      	adds	r3, #1
 800d11e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d120:	4a4a      	ldr	r2, [pc, #296]	; (800d24c <xTaskIncrementTick+0x148>)
 800d122:	693b      	ldr	r3, [r7, #16]
 800d124:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d126:	693b      	ldr	r3, [r7, #16]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d11f      	bne.n	800d16c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800d12c:	4b48      	ldr	r3, [pc, #288]	; (800d250 <xTaskIncrementTick+0x14c>)
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d009      	beq.n	800d14a <xTaskIncrementTick+0x46>
 800d136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d13a:	f383 8811 	msr	BASEPRI, r3
 800d13e:	f3bf 8f6f 	isb	sy
 800d142:	f3bf 8f4f 	dsb	sy
 800d146:	603b      	str	r3, [r7, #0]
 800d148:	e7fe      	b.n	800d148 <xTaskIncrementTick+0x44>
 800d14a:	4b41      	ldr	r3, [pc, #260]	; (800d250 <xTaskIncrementTick+0x14c>)
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	60fb      	str	r3, [r7, #12]
 800d150:	4b40      	ldr	r3, [pc, #256]	; (800d254 <xTaskIncrementTick+0x150>)
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	4a3e      	ldr	r2, [pc, #248]	; (800d250 <xTaskIncrementTick+0x14c>)
 800d156:	6013      	str	r3, [r2, #0]
 800d158:	4a3e      	ldr	r2, [pc, #248]	; (800d254 <xTaskIncrementTick+0x150>)
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	6013      	str	r3, [r2, #0]
 800d15e:	4b3e      	ldr	r3, [pc, #248]	; (800d258 <xTaskIncrementTick+0x154>)
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	3301      	adds	r3, #1
 800d164:	4a3c      	ldr	r2, [pc, #240]	; (800d258 <xTaskIncrementTick+0x154>)
 800d166:	6013      	str	r3, [r2, #0]
 800d168:	f000 faa8 	bl	800d6bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d16c:	4b3b      	ldr	r3, [pc, #236]	; (800d25c <xTaskIncrementTick+0x158>)
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	693a      	ldr	r2, [r7, #16]
 800d172:	429a      	cmp	r2, r3
 800d174:	d348      	bcc.n	800d208 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d176:	4b36      	ldr	r3, [pc, #216]	; (800d250 <xTaskIncrementTick+0x14c>)
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d104      	bne.n	800d18a <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d180:	4b36      	ldr	r3, [pc, #216]	; (800d25c <xTaskIncrementTick+0x158>)
 800d182:	f04f 32ff 	mov.w	r2, #4294967295
 800d186:	601a      	str	r2, [r3, #0]
					break;
 800d188:	e03e      	b.n	800d208 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d18a:	4b31      	ldr	r3, [pc, #196]	; (800d250 <xTaskIncrementTick+0x14c>)
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	68db      	ldr	r3, [r3, #12]
 800d190:	68db      	ldr	r3, [r3, #12]
 800d192:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d194:	68bb      	ldr	r3, [r7, #8]
 800d196:	685b      	ldr	r3, [r3, #4]
 800d198:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d19a:	693a      	ldr	r2, [r7, #16]
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	429a      	cmp	r2, r3
 800d1a0:	d203      	bcs.n	800d1aa <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d1a2:	4a2e      	ldr	r2, [pc, #184]	; (800d25c <xTaskIncrementTick+0x158>)
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d1a8:	e02e      	b.n	800d208 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d1aa:	68bb      	ldr	r3, [r7, #8]
 800d1ac:	3304      	adds	r3, #4
 800d1ae:	4618      	mov	r0, r3
 800d1b0:	f7fe fa10 	bl	800b5d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d1b4:	68bb      	ldr	r3, [r7, #8]
 800d1b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d004      	beq.n	800d1c6 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d1bc:	68bb      	ldr	r3, [r7, #8]
 800d1be:	3318      	adds	r3, #24
 800d1c0:	4618      	mov	r0, r3
 800d1c2:	f7fe fa07 	bl	800b5d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d1c6:	68bb      	ldr	r3, [r7, #8]
 800d1c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1ca:	2201      	movs	r2, #1
 800d1cc:	409a      	lsls	r2, r3
 800d1ce:	4b24      	ldr	r3, [pc, #144]	; (800d260 <xTaskIncrementTick+0x15c>)
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	4313      	orrs	r3, r2
 800d1d4:	4a22      	ldr	r2, [pc, #136]	; (800d260 <xTaskIncrementTick+0x15c>)
 800d1d6:	6013      	str	r3, [r2, #0]
 800d1d8:	68bb      	ldr	r3, [r7, #8]
 800d1da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1dc:	4613      	mov	r3, r2
 800d1de:	009b      	lsls	r3, r3, #2
 800d1e0:	4413      	add	r3, r2
 800d1e2:	009b      	lsls	r3, r3, #2
 800d1e4:	4a1f      	ldr	r2, [pc, #124]	; (800d264 <xTaskIncrementTick+0x160>)
 800d1e6:	441a      	add	r2, r3
 800d1e8:	68bb      	ldr	r3, [r7, #8]
 800d1ea:	3304      	adds	r3, #4
 800d1ec:	4619      	mov	r1, r3
 800d1ee:	4610      	mov	r0, r2
 800d1f0:	f7fe f993 	bl	800b51a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d1f4:	68bb      	ldr	r3, [r7, #8]
 800d1f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1f8:	4b1b      	ldr	r3, [pc, #108]	; (800d268 <xTaskIncrementTick+0x164>)
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1fe:	429a      	cmp	r2, r3
 800d200:	d3b9      	bcc.n	800d176 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800d202:	2301      	movs	r3, #1
 800d204:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d206:	e7b6      	b.n	800d176 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d208:	4b17      	ldr	r3, [pc, #92]	; (800d268 <xTaskIncrementTick+0x164>)
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d20e:	4915      	ldr	r1, [pc, #84]	; (800d264 <xTaskIncrementTick+0x160>)
 800d210:	4613      	mov	r3, r2
 800d212:	009b      	lsls	r3, r3, #2
 800d214:	4413      	add	r3, r2
 800d216:	009b      	lsls	r3, r3, #2
 800d218:	440b      	add	r3, r1
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	2b01      	cmp	r3, #1
 800d21e:	d907      	bls.n	800d230 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800d220:	2301      	movs	r3, #1
 800d222:	617b      	str	r3, [r7, #20]
 800d224:	e004      	b.n	800d230 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d226:	4b11      	ldr	r3, [pc, #68]	; (800d26c <xTaskIncrementTick+0x168>)
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	3301      	adds	r3, #1
 800d22c:	4a0f      	ldr	r2, [pc, #60]	; (800d26c <xTaskIncrementTick+0x168>)
 800d22e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d230:	4b0f      	ldr	r3, [pc, #60]	; (800d270 <xTaskIncrementTick+0x16c>)
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d001      	beq.n	800d23c <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800d238:	2301      	movs	r3, #1
 800d23a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d23c:	697b      	ldr	r3, [r7, #20]
}
 800d23e:	4618      	mov	r0, r3
 800d240:	3718      	adds	r7, #24
 800d242:	46bd      	mov	sp, r7
 800d244:	bd80      	pop	{r7, pc}
 800d246:	bf00      	nop
 800d248:	240405d4 	.word	0x240405d4
 800d24c:	240405b0 	.word	0x240405b0
 800d250:	24040564 	.word	0x24040564
 800d254:	24040568 	.word	0x24040568
 800d258:	240405c4 	.word	0x240405c4
 800d25c:	240405cc 	.word	0x240405cc
 800d260:	240405b4 	.word	0x240405b4
 800d264:	240404b0 	.word	0x240404b0
 800d268:	240404ac 	.word	0x240404ac
 800d26c:	240405bc 	.word	0x240405bc
 800d270:	240405c0 	.word	0x240405c0

0800d274 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b086      	sub	sp, #24
 800d278:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d27a:	4b2e      	ldr	r3, [pc, #184]	; (800d334 <vTaskSwitchContext+0xc0>)
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d003      	beq.n	800d28a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d282:	4b2d      	ldr	r3, [pc, #180]	; (800d338 <vTaskSwitchContext+0xc4>)
 800d284:	2201      	movs	r2, #1
 800d286:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d288:	e04f      	b.n	800d32a <vTaskSwitchContext+0xb6>
		xYieldPending = pdFALSE;
 800d28a:	4b2b      	ldr	r3, [pc, #172]	; (800d338 <vTaskSwitchContext+0xc4>)
 800d28c:	2200      	movs	r2, #0
 800d28e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800d290:	4b2a      	ldr	r3, [pc, #168]	; (800d33c <vTaskSwitchContext+0xc8>)
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	681a      	ldr	r2, [r3, #0]
 800d296:	4b29      	ldr	r3, [pc, #164]	; (800d33c <vTaskSwitchContext+0xc8>)
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d29c:	429a      	cmp	r2, r3
 800d29e:	d808      	bhi.n	800d2b2 <vTaskSwitchContext+0x3e>
 800d2a0:	4b26      	ldr	r3, [pc, #152]	; (800d33c <vTaskSwitchContext+0xc8>)
 800d2a2:	681a      	ldr	r2, [r3, #0]
 800d2a4:	4b25      	ldr	r3, [pc, #148]	; (800d33c <vTaskSwitchContext+0xc8>)
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	3334      	adds	r3, #52	; 0x34
 800d2aa:	4619      	mov	r1, r3
 800d2ac:	4610      	mov	r0, r2
 800d2ae:	f012 fb8d 	bl	801f9cc <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2b2:	4b23      	ldr	r3, [pc, #140]	; (800d340 <vTaskSwitchContext+0xcc>)
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	fab3 f383 	clz	r3, r3
 800d2be:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800d2c0:	7afb      	ldrb	r3, [r7, #11]
 800d2c2:	f1c3 031f 	rsb	r3, r3, #31
 800d2c6:	617b      	str	r3, [r7, #20]
 800d2c8:	491e      	ldr	r1, [pc, #120]	; (800d344 <vTaskSwitchContext+0xd0>)
 800d2ca:	697a      	ldr	r2, [r7, #20]
 800d2cc:	4613      	mov	r3, r2
 800d2ce:	009b      	lsls	r3, r3, #2
 800d2d0:	4413      	add	r3, r2
 800d2d2:	009b      	lsls	r3, r3, #2
 800d2d4:	440b      	add	r3, r1
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d109      	bne.n	800d2f0 <vTaskSwitchContext+0x7c>
	__asm volatile
 800d2dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2e0:	f383 8811 	msr	BASEPRI, r3
 800d2e4:	f3bf 8f6f 	isb	sy
 800d2e8:	f3bf 8f4f 	dsb	sy
 800d2ec:	607b      	str	r3, [r7, #4]
 800d2ee:	e7fe      	b.n	800d2ee <vTaskSwitchContext+0x7a>
 800d2f0:	697a      	ldr	r2, [r7, #20]
 800d2f2:	4613      	mov	r3, r2
 800d2f4:	009b      	lsls	r3, r3, #2
 800d2f6:	4413      	add	r3, r2
 800d2f8:	009b      	lsls	r3, r3, #2
 800d2fa:	4a12      	ldr	r2, [pc, #72]	; (800d344 <vTaskSwitchContext+0xd0>)
 800d2fc:	4413      	add	r3, r2
 800d2fe:	613b      	str	r3, [r7, #16]
 800d300:	693b      	ldr	r3, [r7, #16]
 800d302:	685b      	ldr	r3, [r3, #4]
 800d304:	685a      	ldr	r2, [r3, #4]
 800d306:	693b      	ldr	r3, [r7, #16]
 800d308:	605a      	str	r2, [r3, #4]
 800d30a:	693b      	ldr	r3, [r7, #16]
 800d30c:	685a      	ldr	r2, [r3, #4]
 800d30e:	693b      	ldr	r3, [r7, #16]
 800d310:	3308      	adds	r3, #8
 800d312:	429a      	cmp	r2, r3
 800d314:	d104      	bne.n	800d320 <vTaskSwitchContext+0xac>
 800d316:	693b      	ldr	r3, [r7, #16]
 800d318:	685b      	ldr	r3, [r3, #4]
 800d31a:	685a      	ldr	r2, [r3, #4]
 800d31c:	693b      	ldr	r3, [r7, #16]
 800d31e:	605a      	str	r2, [r3, #4]
 800d320:	693b      	ldr	r3, [r7, #16]
 800d322:	685b      	ldr	r3, [r3, #4]
 800d324:	68db      	ldr	r3, [r3, #12]
 800d326:	4a05      	ldr	r2, [pc, #20]	; (800d33c <vTaskSwitchContext+0xc8>)
 800d328:	6013      	str	r3, [r2, #0]
}
 800d32a:	bf00      	nop
 800d32c:	3718      	adds	r7, #24
 800d32e:	46bd      	mov	sp, r7
 800d330:	bd80      	pop	{r7, pc}
 800d332:	bf00      	nop
 800d334:	240405d4 	.word	0x240405d4
 800d338:	240405c0 	.word	0x240405c0
 800d33c:	240404ac 	.word	0x240404ac
 800d340:	240405b4 	.word	0x240405b4
 800d344:	240404b0 	.word	0x240404b0

0800d348 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b084      	sub	sp, #16
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
 800d350:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d109      	bne.n	800d36c <vTaskPlaceOnEventList+0x24>
 800d358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d35c:	f383 8811 	msr	BASEPRI, r3
 800d360:	f3bf 8f6f 	isb	sy
 800d364:	f3bf 8f4f 	dsb	sy
 800d368:	60fb      	str	r3, [r7, #12]
 800d36a:	e7fe      	b.n	800d36a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d36c:	4b07      	ldr	r3, [pc, #28]	; (800d38c <vTaskPlaceOnEventList+0x44>)
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	3318      	adds	r3, #24
 800d372:	4619      	mov	r1, r3
 800d374:	6878      	ldr	r0, [r7, #4]
 800d376:	f7fe f8f4 	bl	800b562 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d37a:	2101      	movs	r1, #1
 800d37c:	6838      	ldr	r0, [r7, #0]
 800d37e:	f000 fb8b 	bl	800da98 <prvAddCurrentTaskToDelayedList>
}
 800d382:	bf00      	nop
 800d384:	3710      	adds	r7, #16
 800d386:	46bd      	mov	sp, r7
 800d388:	bd80      	pop	{r7, pc}
 800d38a:	bf00      	nop
 800d38c:	240404ac 	.word	0x240404ac

0800d390 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d390:	b580      	push	{r7, lr}
 800d392:	b086      	sub	sp, #24
 800d394:	af00      	add	r7, sp, #0
 800d396:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	68db      	ldr	r3, [r3, #12]
 800d39c:	68db      	ldr	r3, [r3, #12]
 800d39e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d3a0:	693b      	ldr	r3, [r7, #16]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d109      	bne.n	800d3ba <xTaskRemoveFromEventList+0x2a>
 800d3a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3aa:	f383 8811 	msr	BASEPRI, r3
 800d3ae:	f3bf 8f6f 	isb	sy
 800d3b2:	f3bf 8f4f 	dsb	sy
 800d3b6:	60fb      	str	r3, [r7, #12]
 800d3b8:	e7fe      	b.n	800d3b8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d3ba:	693b      	ldr	r3, [r7, #16]
 800d3bc:	3318      	adds	r3, #24
 800d3be:	4618      	mov	r0, r3
 800d3c0:	f7fe f908 	bl	800b5d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d3c4:	4b1d      	ldr	r3, [pc, #116]	; (800d43c <xTaskRemoveFromEventList+0xac>)
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d11c      	bne.n	800d406 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d3cc:	693b      	ldr	r3, [r7, #16]
 800d3ce:	3304      	adds	r3, #4
 800d3d0:	4618      	mov	r0, r3
 800d3d2:	f7fe f8ff 	bl	800b5d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d3d6:	693b      	ldr	r3, [r7, #16]
 800d3d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3da:	2201      	movs	r2, #1
 800d3dc:	409a      	lsls	r2, r3
 800d3de:	4b18      	ldr	r3, [pc, #96]	; (800d440 <xTaskRemoveFromEventList+0xb0>)
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	4313      	orrs	r3, r2
 800d3e4:	4a16      	ldr	r2, [pc, #88]	; (800d440 <xTaskRemoveFromEventList+0xb0>)
 800d3e6:	6013      	str	r3, [r2, #0]
 800d3e8:	693b      	ldr	r3, [r7, #16]
 800d3ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d3ec:	4613      	mov	r3, r2
 800d3ee:	009b      	lsls	r3, r3, #2
 800d3f0:	4413      	add	r3, r2
 800d3f2:	009b      	lsls	r3, r3, #2
 800d3f4:	4a13      	ldr	r2, [pc, #76]	; (800d444 <xTaskRemoveFromEventList+0xb4>)
 800d3f6:	441a      	add	r2, r3
 800d3f8:	693b      	ldr	r3, [r7, #16]
 800d3fa:	3304      	adds	r3, #4
 800d3fc:	4619      	mov	r1, r3
 800d3fe:	4610      	mov	r0, r2
 800d400:	f7fe f88b 	bl	800b51a <vListInsertEnd>
 800d404:	e005      	b.n	800d412 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d406:	693b      	ldr	r3, [r7, #16]
 800d408:	3318      	adds	r3, #24
 800d40a:	4619      	mov	r1, r3
 800d40c:	480e      	ldr	r0, [pc, #56]	; (800d448 <xTaskRemoveFromEventList+0xb8>)
 800d40e:	f7fe f884 	bl	800b51a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d412:	693b      	ldr	r3, [r7, #16]
 800d414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d416:	4b0d      	ldr	r3, [pc, #52]	; (800d44c <xTaskRemoveFromEventList+0xbc>)
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d41c:	429a      	cmp	r2, r3
 800d41e:	d905      	bls.n	800d42c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d420:	2301      	movs	r3, #1
 800d422:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d424:	4b0a      	ldr	r3, [pc, #40]	; (800d450 <xTaskRemoveFromEventList+0xc0>)
 800d426:	2201      	movs	r2, #1
 800d428:	601a      	str	r2, [r3, #0]
 800d42a:	e001      	b.n	800d430 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800d42c:	2300      	movs	r3, #0
 800d42e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d430:	697b      	ldr	r3, [r7, #20]
}
 800d432:	4618      	mov	r0, r3
 800d434:	3718      	adds	r7, #24
 800d436:	46bd      	mov	sp, r7
 800d438:	bd80      	pop	{r7, pc}
 800d43a:	bf00      	nop
 800d43c:	240405d4 	.word	0x240405d4
 800d440:	240405b4 	.word	0x240405b4
 800d444:	240404b0 	.word	0x240404b0
 800d448:	2404056c 	.word	0x2404056c
 800d44c:	240404ac 	.word	0x240404ac
 800d450:	240405c0 	.word	0x240405c0

0800d454 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d454:	b480      	push	{r7}
 800d456:	b083      	sub	sp, #12
 800d458:	af00      	add	r7, sp, #0
 800d45a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d45c:	4b06      	ldr	r3, [pc, #24]	; (800d478 <vTaskInternalSetTimeOutState+0x24>)
 800d45e:	681a      	ldr	r2, [r3, #0]
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d464:	4b05      	ldr	r3, [pc, #20]	; (800d47c <vTaskInternalSetTimeOutState+0x28>)
 800d466:	681a      	ldr	r2, [r3, #0]
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	605a      	str	r2, [r3, #4]
}
 800d46c:	bf00      	nop
 800d46e:	370c      	adds	r7, #12
 800d470:	46bd      	mov	sp, r7
 800d472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d476:	4770      	bx	lr
 800d478:	240405c4 	.word	0x240405c4
 800d47c:	240405b0 	.word	0x240405b0

0800d480 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d480:	b580      	push	{r7, lr}
 800d482:	b088      	sub	sp, #32
 800d484:	af00      	add	r7, sp, #0
 800d486:	6078      	str	r0, [r7, #4]
 800d488:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d109      	bne.n	800d4a4 <xTaskCheckForTimeOut+0x24>
 800d490:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d494:	f383 8811 	msr	BASEPRI, r3
 800d498:	f3bf 8f6f 	isb	sy
 800d49c:	f3bf 8f4f 	dsb	sy
 800d4a0:	613b      	str	r3, [r7, #16]
 800d4a2:	e7fe      	b.n	800d4a2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800d4a4:	683b      	ldr	r3, [r7, #0]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d109      	bne.n	800d4be <xTaskCheckForTimeOut+0x3e>
 800d4aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4ae:	f383 8811 	msr	BASEPRI, r3
 800d4b2:	f3bf 8f6f 	isb	sy
 800d4b6:	f3bf 8f4f 	dsb	sy
 800d4ba:	60fb      	str	r3, [r7, #12]
 800d4bc:	e7fe      	b.n	800d4bc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800d4be:	f7fe f9dd 	bl	800b87c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d4c2:	4b1d      	ldr	r3, [pc, #116]	; (800d538 <xTaskCheckForTimeOut+0xb8>)
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	685b      	ldr	r3, [r3, #4]
 800d4cc:	69ba      	ldr	r2, [r7, #24]
 800d4ce:	1ad3      	subs	r3, r2, r3
 800d4d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d4d2:	683b      	ldr	r3, [r7, #0]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4da:	d102      	bne.n	800d4e2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d4dc:	2300      	movs	r3, #0
 800d4de:	61fb      	str	r3, [r7, #28]
 800d4e0:	e023      	b.n	800d52a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681a      	ldr	r2, [r3, #0]
 800d4e6:	4b15      	ldr	r3, [pc, #84]	; (800d53c <xTaskCheckForTimeOut+0xbc>)
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	429a      	cmp	r2, r3
 800d4ec:	d007      	beq.n	800d4fe <xTaskCheckForTimeOut+0x7e>
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	685b      	ldr	r3, [r3, #4]
 800d4f2:	69ba      	ldr	r2, [r7, #24]
 800d4f4:	429a      	cmp	r2, r3
 800d4f6:	d302      	bcc.n	800d4fe <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d4f8:	2301      	movs	r3, #1
 800d4fa:	61fb      	str	r3, [r7, #28]
 800d4fc:	e015      	b.n	800d52a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	697a      	ldr	r2, [r7, #20]
 800d504:	429a      	cmp	r2, r3
 800d506:	d20b      	bcs.n	800d520 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d508:	683b      	ldr	r3, [r7, #0]
 800d50a:	681a      	ldr	r2, [r3, #0]
 800d50c:	697b      	ldr	r3, [r7, #20]
 800d50e:	1ad2      	subs	r2, r2, r3
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d514:	6878      	ldr	r0, [r7, #4]
 800d516:	f7ff ff9d 	bl	800d454 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d51a:	2300      	movs	r3, #0
 800d51c:	61fb      	str	r3, [r7, #28]
 800d51e:	e004      	b.n	800d52a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800d520:	683b      	ldr	r3, [r7, #0]
 800d522:	2200      	movs	r2, #0
 800d524:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d526:	2301      	movs	r3, #1
 800d528:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d52a:	f7fe f9d5 	bl	800b8d8 <vPortExitCritical>

	return xReturn;
 800d52e:	69fb      	ldr	r3, [r7, #28]
}
 800d530:	4618      	mov	r0, r3
 800d532:	3720      	adds	r7, #32
 800d534:	46bd      	mov	sp, r7
 800d536:	bd80      	pop	{r7, pc}
 800d538:	240405b0 	.word	0x240405b0
 800d53c:	240405c4 	.word	0x240405c4

0800d540 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d540:	b480      	push	{r7}
 800d542:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d544:	4b03      	ldr	r3, [pc, #12]	; (800d554 <vTaskMissedYield+0x14>)
 800d546:	2201      	movs	r2, #1
 800d548:	601a      	str	r2, [r3, #0]
}
 800d54a:	bf00      	nop
 800d54c:	46bd      	mov	sp, r7
 800d54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d552:	4770      	bx	lr
 800d554:	240405c0 	.word	0x240405c0

0800d558 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d558:	b580      	push	{r7, lr}
 800d55a:	b082      	sub	sp, #8
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d560:	f000 f852 	bl	800d608 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d564:	4b06      	ldr	r3, [pc, #24]	; (800d580 <prvIdleTask+0x28>)
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	2b01      	cmp	r3, #1
 800d56a:	d9f9      	bls.n	800d560 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d56c:	4b05      	ldr	r3, [pc, #20]	; (800d584 <prvIdleTask+0x2c>)
 800d56e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d572:	601a      	str	r2, [r3, #0]
 800d574:	f3bf 8f4f 	dsb	sy
 800d578:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d57c:	e7f0      	b.n	800d560 <prvIdleTask+0x8>
 800d57e:	bf00      	nop
 800d580:	240404b0 	.word	0x240404b0
 800d584:	e000ed04 	.word	0xe000ed04

0800d588 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d588:	b580      	push	{r7, lr}
 800d58a:	b082      	sub	sp, #8
 800d58c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d58e:	2300      	movs	r3, #0
 800d590:	607b      	str	r3, [r7, #4]
 800d592:	e00c      	b.n	800d5ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d594:	687a      	ldr	r2, [r7, #4]
 800d596:	4613      	mov	r3, r2
 800d598:	009b      	lsls	r3, r3, #2
 800d59a:	4413      	add	r3, r2
 800d59c:	009b      	lsls	r3, r3, #2
 800d59e:	4a12      	ldr	r2, [pc, #72]	; (800d5e8 <prvInitialiseTaskLists+0x60>)
 800d5a0:	4413      	add	r3, r2
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	f7fd ff8c 	bl	800b4c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	3301      	adds	r3, #1
 800d5ac:	607b      	str	r3, [r7, #4]
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	2b06      	cmp	r3, #6
 800d5b2:	d9ef      	bls.n	800d594 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d5b4:	480d      	ldr	r0, [pc, #52]	; (800d5ec <prvInitialiseTaskLists+0x64>)
 800d5b6:	f7fd ff83 	bl	800b4c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d5ba:	480d      	ldr	r0, [pc, #52]	; (800d5f0 <prvInitialiseTaskLists+0x68>)
 800d5bc:	f7fd ff80 	bl	800b4c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d5c0:	480c      	ldr	r0, [pc, #48]	; (800d5f4 <prvInitialiseTaskLists+0x6c>)
 800d5c2:	f7fd ff7d 	bl	800b4c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d5c6:	480c      	ldr	r0, [pc, #48]	; (800d5f8 <prvInitialiseTaskLists+0x70>)
 800d5c8:	f7fd ff7a 	bl	800b4c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d5cc:	480b      	ldr	r0, [pc, #44]	; (800d5fc <prvInitialiseTaskLists+0x74>)
 800d5ce:	f7fd ff77 	bl	800b4c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d5d2:	4b0b      	ldr	r3, [pc, #44]	; (800d600 <prvInitialiseTaskLists+0x78>)
 800d5d4:	4a05      	ldr	r2, [pc, #20]	; (800d5ec <prvInitialiseTaskLists+0x64>)
 800d5d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d5d8:	4b0a      	ldr	r3, [pc, #40]	; (800d604 <prvInitialiseTaskLists+0x7c>)
 800d5da:	4a05      	ldr	r2, [pc, #20]	; (800d5f0 <prvInitialiseTaskLists+0x68>)
 800d5dc:	601a      	str	r2, [r3, #0]
}
 800d5de:	bf00      	nop
 800d5e0:	3708      	adds	r7, #8
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	bd80      	pop	{r7, pc}
 800d5e6:	bf00      	nop
 800d5e8:	240404b0 	.word	0x240404b0
 800d5ec:	2404053c 	.word	0x2404053c
 800d5f0:	24040550 	.word	0x24040550
 800d5f4:	2404056c 	.word	0x2404056c
 800d5f8:	24040580 	.word	0x24040580
 800d5fc:	24040598 	.word	0x24040598
 800d600:	24040564 	.word	0x24040564
 800d604:	24040568 	.word	0x24040568

0800d608 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d608:	b580      	push	{r7, lr}
 800d60a:	b082      	sub	sp, #8
 800d60c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d60e:	e019      	b.n	800d644 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d610:	f7fe f934 	bl	800b87c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d614:	4b0f      	ldr	r3, [pc, #60]	; (800d654 <prvCheckTasksWaitingTermination+0x4c>)
 800d616:	68db      	ldr	r3, [r3, #12]
 800d618:	68db      	ldr	r3, [r3, #12]
 800d61a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	3304      	adds	r3, #4
 800d620:	4618      	mov	r0, r3
 800d622:	f7fd ffd7 	bl	800b5d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d626:	4b0c      	ldr	r3, [pc, #48]	; (800d658 <prvCheckTasksWaitingTermination+0x50>)
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	3b01      	subs	r3, #1
 800d62c:	4a0a      	ldr	r2, [pc, #40]	; (800d658 <prvCheckTasksWaitingTermination+0x50>)
 800d62e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d630:	4b0a      	ldr	r3, [pc, #40]	; (800d65c <prvCheckTasksWaitingTermination+0x54>)
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	3b01      	subs	r3, #1
 800d636:	4a09      	ldr	r2, [pc, #36]	; (800d65c <prvCheckTasksWaitingTermination+0x54>)
 800d638:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d63a:	f7fe f94d 	bl	800b8d8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d63e:	6878      	ldr	r0, [r7, #4]
 800d640:	f000 f80e 	bl	800d660 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d644:	4b05      	ldr	r3, [pc, #20]	; (800d65c <prvCheckTasksWaitingTermination+0x54>)
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d1e1      	bne.n	800d610 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d64c:	bf00      	nop
 800d64e:	3708      	adds	r7, #8
 800d650:	46bd      	mov	sp, r7
 800d652:	bd80      	pop	{r7, pc}
 800d654:	24040580 	.word	0x24040580
 800d658:	240405ac 	.word	0x240405ac
 800d65c:	24040594 	.word	0x24040594

0800d660 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d660:	b580      	push	{r7, lr}
 800d662:	b084      	sub	sp, #16
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d108      	bne.n	800d684 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d676:	4618      	mov	r0, r3
 800d678:	f7fd fe0e 	bl	800b298 <vPortFree>
				vPortFree( pxTCB );
 800d67c:	6878      	ldr	r0, [r7, #4]
 800d67e:	f7fd fe0b 	bl	800b298 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d682:	e017      	b.n	800d6b4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d68a:	2b01      	cmp	r3, #1
 800d68c:	d103      	bne.n	800d696 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800d68e:	6878      	ldr	r0, [r7, #4]
 800d690:	f7fd fe02 	bl	800b298 <vPortFree>
	}
 800d694:	e00e      	b.n	800d6b4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d69c:	2b02      	cmp	r3, #2
 800d69e:	d009      	beq.n	800d6b4 <prvDeleteTCB+0x54>
 800d6a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6a4:	f383 8811 	msr	BASEPRI, r3
 800d6a8:	f3bf 8f6f 	isb	sy
 800d6ac:	f3bf 8f4f 	dsb	sy
 800d6b0:	60fb      	str	r3, [r7, #12]
 800d6b2:	e7fe      	b.n	800d6b2 <prvDeleteTCB+0x52>
	}
 800d6b4:	bf00      	nop
 800d6b6:	3710      	adds	r7, #16
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	bd80      	pop	{r7, pc}

0800d6bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d6bc:	b480      	push	{r7}
 800d6be:	b083      	sub	sp, #12
 800d6c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d6c2:	4b0c      	ldr	r3, [pc, #48]	; (800d6f4 <prvResetNextTaskUnblockTime+0x38>)
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d104      	bne.n	800d6d6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d6cc:	4b0a      	ldr	r3, [pc, #40]	; (800d6f8 <prvResetNextTaskUnblockTime+0x3c>)
 800d6ce:	f04f 32ff 	mov.w	r2, #4294967295
 800d6d2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d6d4:	e008      	b.n	800d6e8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d6d6:	4b07      	ldr	r3, [pc, #28]	; (800d6f4 <prvResetNextTaskUnblockTime+0x38>)
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	68db      	ldr	r3, [r3, #12]
 800d6dc:	68db      	ldr	r3, [r3, #12]
 800d6de:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	685b      	ldr	r3, [r3, #4]
 800d6e4:	4a04      	ldr	r2, [pc, #16]	; (800d6f8 <prvResetNextTaskUnblockTime+0x3c>)
 800d6e6:	6013      	str	r3, [r2, #0]
}
 800d6e8:	bf00      	nop
 800d6ea:	370c      	adds	r7, #12
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f2:	4770      	bx	lr
 800d6f4:	24040564 	.word	0x24040564
 800d6f8:	240405cc 	.word	0x240405cc

0800d6fc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d6fc:	b480      	push	{r7}
 800d6fe:	b083      	sub	sp, #12
 800d700:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d702:	4b0b      	ldr	r3, [pc, #44]	; (800d730 <xTaskGetSchedulerState+0x34>)
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d102      	bne.n	800d710 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d70a:	2301      	movs	r3, #1
 800d70c:	607b      	str	r3, [r7, #4]
 800d70e:	e008      	b.n	800d722 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d710:	4b08      	ldr	r3, [pc, #32]	; (800d734 <xTaskGetSchedulerState+0x38>)
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	2b00      	cmp	r3, #0
 800d716:	d102      	bne.n	800d71e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d718:	2302      	movs	r3, #2
 800d71a:	607b      	str	r3, [r7, #4]
 800d71c:	e001      	b.n	800d722 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d71e:	2300      	movs	r3, #0
 800d720:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d722:	687b      	ldr	r3, [r7, #4]
	}
 800d724:	4618      	mov	r0, r3
 800d726:	370c      	adds	r7, #12
 800d728:	46bd      	mov	sp, r7
 800d72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d72e:	4770      	bx	lr
 800d730:	240405b8 	.word	0x240405b8
 800d734:	240405d4 	.word	0x240405d4

0800d738 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b084      	sub	sp, #16
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d744:	2300      	movs	r3, #0
 800d746:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d069      	beq.n	800d822 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d74e:	68bb      	ldr	r3, [r7, #8]
 800d750:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d752:	4b36      	ldr	r3, [pc, #216]	; (800d82c <xTaskPriorityInherit+0xf4>)
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d758:	429a      	cmp	r2, r3
 800d75a:	d259      	bcs.n	800d810 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d75c:	68bb      	ldr	r3, [r7, #8]
 800d75e:	699b      	ldr	r3, [r3, #24]
 800d760:	2b00      	cmp	r3, #0
 800d762:	db06      	blt.n	800d772 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d764:	4b31      	ldr	r3, [pc, #196]	; (800d82c <xTaskPriorityInherit+0xf4>)
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d76a:	f1c3 0207 	rsb	r2, r3, #7
 800d76e:	68bb      	ldr	r3, [r7, #8]
 800d770:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d772:	68bb      	ldr	r3, [r7, #8]
 800d774:	6959      	ldr	r1, [r3, #20]
 800d776:	68bb      	ldr	r3, [r7, #8]
 800d778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d77a:	4613      	mov	r3, r2
 800d77c:	009b      	lsls	r3, r3, #2
 800d77e:	4413      	add	r3, r2
 800d780:	009b      	lsls	r3, r3, #2
 800d782:	4a2b      	ldr	r2, [pc, #172]	; (800d830 <xTaskPriorityInherit+0xf8>)
 800d784:	4413      	add	r3, r2
 800d786:	4299      	cmp	r1, r3
 800d788:	d13a      	bne.n	800d800 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d78a:	68bb      	ldr	r3, [r7, #8]
 800d78c:	3304      	adds	r3, #4
 800d78e:	4618      	mov	r0, r3
 800d790:	f7fd ff20 	bl	800b5d4 <uxListRemove>
 800d794:	4603      	mov	r3, r0
 800d796:	2b00      	cmp	r3, #0
 800d798:	d115      	bne.n	800d7c6 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800d79a:	68bb      	ldr	r3, [r7, #8]
 800d79c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d79e:	4924      	ldr	r1, [pc, #144]	; (800d830 <xTaskPriorityInherit+0xf8>)
 800d7a0:	4613      	mov	r3, r2
 800d7a2:	009b      	lsls	r3, r3, #2
 800d7a4:	4413      	add	r3, r2
 800d7a6:	009b      	lsls	r3, r3, #2
 800d7a8:	440b      	add	r3, r1
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d10a      	bne.n	800d7c6 <xTaskPriorityInherit+0x8e>
 800d7b0:	68bb      	ldr	r3, [r7, #8]
 800d7b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7b4:	2201      	movs	r2, #1
 800d7b6:	fa02 f303 	lsl.w	r3, r2, r3
 800d7ba:	43da      	mvns	r2, r3
 800d7bc:	4b1d      	ldr	r3, [pc, #116]	; (800d834 <xTaskPriorityInherit+0xfc>)
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	4013      	ands	r3, r2
 800d7c2:	4a1c      	ldr	r2, [pc, #112]	; (800d834 <xTaskPriorityInherit+0xfc>)
 800d7c4:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d7c6:	4b19      	ldr	r3, [pc, #100]	; (800d82c <xTaskPriorityInherit+0xf4>)
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7cc:	68bb      	ldr	r3, [r7, #8]
 800d7ce:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d7d0:	68bb      	ldr	r3, [r7, #8]
 800d7d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7d4:	2201      	movs	r2, #1
 800d7d6:	409a      	lsls	r2, r3
 800d7d8:	4b16      	ldr	r3, [pc, #88]	; (800d834 <xTaskPriorityInherit+0xfc>)
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	4313      	orrs	r3, r2
 800d7de:	4a15      	ldr	r2, [pc, #84]	; (800d834 <xTaskPriorityInherit+0xfc>)
 800d7e0:	6013      	str	r3, [r2, #0]
 800d7e2:	68bb      	ldr	r3, [r7, #8]
 800d7e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7e6:	4613      	mov	r3, r2
 800d7e8:	009b      	lsls	r3, r3, #2
 800d7ea:	4413      	add	r3, r2
 800d7ec:	009b      	lsls	r3, r3, #2
 800d7ee:	4a10      	ldr	r2, [pc, #64]	; (800d830 <xTaskPriorityInherit+0xf8>)
 800d7f0:	441a      	add	r2, r3
 800d7f2:	68bb      	ldr	r3, [r7, #8]
 800d7f4:	3304      	adds	r3, #4
 800d7f6:	4619      	mov	r1, r3
 800d7f8:	4610      	mov	r0, r2
 800d7fa:	f7fd fe8e 	bl	800b51a <vListInsertEnd>
 800d7fe:	e004      	b.n	800d80a <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d800:	4b0a      	ldr	r3, [pc, #40]	; (800d82c <xTaskPriorityInherit+0xf4>)
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d806:	68bb      	ldr	r3, [r7, #8]
 800d808:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d80a:	2301      	movs	r3, #1
 800d80c:	60fb      	str	r3, [r7, #12]
 800d80e:	e008      	b.n	800d822 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d810:	68bb      	ldr	r3, [r7, #8]
 800d812:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d814:	4b05      	ldr	r3, [pc, #20]	; (800d82c <xTaskPriorityInherit+0xf4>)
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d81a:	429a      	cmp	r2, r3
 800d81c:	d201      	bcs.n	800d822 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d81e:	2301      	movs	r3, #1
 800d820:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d822:	68fb      	ldr	r3, [r7, #12]
	}
 800d824:	4618      	mov	r0, r3
 800d826:	3710      	adds	r7, #16
 800d828:	46bd      	mov	sp, r7
 800d82a:	bd80      	pop	{r7, pc}
 800d82c:	240404ac 	.word	0x240404ac
 800d830:	240404b0 	.word	0x240404b0
 800d834:	240405b4 	.word	0x240405b4

0800d838 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d838:	b580      	push	{r7, lr}
 800d83a:	b086      	sub	sp, #24
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d844:	2300      	movs	r3, #0
 800d846:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d06c      	beq.n	800d928 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d84e:	4b39      	ldr	r3, [pc, #228]	; (800d934 <xTaskPriorityDisinherit+0xfc>)
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	693a      	ldr	r2, [r7, #16]
 800d854:	429a      	cmp	r2, r3
 800d856:	d009      	beq.n	800d86c <xTaskPriorityDisinherit+0x34>
 800d858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d85c:	f383 8811 	msr	BASEPRI, r3
 800d860:	f3bf 8f6f 	isb	sy
 800d864:	f3bf 8f4f 	dsb	sy
 800d868:	60fb      	str	r3, [r7, #12]
 800d86a:	e7fe      	b.n	800d86a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800d86c:	693b      	ldr	r3, [r7, #16]
 800d86e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d870:	2b00      	cmp	r3, #0
 800d872:	d109      	bne.n	800d888 <xTaskPriorityDisinherit+0x50>
 800d874:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d878:	f383 8811 	msr	BASEPRI, r3
 800d87c:	f3bf 8f6f 	isb	sy
 800d880:	f3bf 8f4f 	dsb	sy
 800d884:	60bb      	str	r3, [r7, #8]
 800d886:	e7fe      	b.n	800d886 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800d888:	693b      	ldr	r3, [r7, #16]
 800d88a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d88c:	1e5a      	subs	r2, r3, #1
 800d88e:	693b      	ldr	r3, [r7, #16]
 800d890:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d892:	693b      	ldr	r3, [r7, #16]
 800d894:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d896:	693b      	ldr	r3, [r7, #16]
 800d898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d89a:	429a      	cmp	r2, r3
 800d89c:	d044      	beq.n	800d928 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d89e:	693b      	ldr	r3, [r7, #16]
 800d8a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d140      	bne.n	800d928 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d8a6:	693b      	ldr	r3, [r7, #16]
 800d8a8:	3304      	adds	r3, #4
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	f7fd fe92 	bl	800b5d4 <uxListRemove>
 800d8b0:	4603      	mov	r3, r0
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d115      	bne.n	800d8e2 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d8b6:	693b      	ldr	r3, [r7, #16]
 800d8b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8ba:	491f      	ldr	r1, [pc, #124]	; (800d938 <xTaskPriorityDisinherit+0x100>)
 800d8bc:	4613      	mov	r3, r2
 800d8be:	009b      	lsls	r3, r3, #2
 800d8c0:	4413      	add	r3, r2
 800d8c2:	009b      	lsls	r3, r3, #2
 800d8c4:	440b      	add	r3, r1
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d10a      	bne.n	800d8e2 <xTaskPriorityDisinherit+0xaa>
 800d8cc:	693b      	ldr	r3, [r7, #16]
 800d8ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8d0:	2201      	movs	r2, #1
 800d8d2:	fa02 f303 	lsl.w	r3, r2, r3
 800d8d6:	43da      	mvns	r2, r3
 800d8d8:	4b18      	ldr	r3, [pc, #96]	; (800d93c <xTaskPriorityDisinherit+0x104>)
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	4013      	ands	r3, r2
 800d8de:	4a17      	ldr	r2, [pc, #92]	; (800d93c <xTaskPriorityDisinherit+0x104>)
 800d8e0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d8e2:	693b      	ldr	r3, [r7, #16]
 800d8e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d8e6:	693b      	ldr	r3, [r7, #16]
 800d8e8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d8ea:	693b      	ldr	r3, [r7, #16]
 800d8ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8ee:	f1c3 0207 	rsb	r2, r3, #7
 800d8f2:	693b      	ldr	r3, [r7, #16]
 800d8f4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d8f6:	693b      	ldr	r3, [r7, #16]
 800d8f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8fa:	2201      	movs	r2, #1
 800d8fc:	409a      	lsls	r2, r3
 800d8fe:	4b0f      	ldr	r3, [pc, #60]	; (800d93c <xTaskPriorityDisinherit+0x104>)
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	4313      	orrs	r3, r2
 800d904:	4a0d      	ldr	r2, [pc, #52]	; (800d93c <xTaskPriorityDisinherit+0x104>)
 800d906:	6013      	str	r3, [r2, #0]
 800d908:	693b      	ldr	r3, [r7, #16]
 800d90a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d90c:	4613      	mov	r3, r2
 800d90e:	009b      	lsls	r3, r3, #2
 800d910:	4413      	add	r3, r2
 800d912:	009b      	lsls	r3, r3, #2
 800d914:	4a08      	ldr	r2, [pc, #32]	; (800d938 <xTaskPriorityDisinherit+0x100>)
 800d916:	441a      	add	r2, r3
 800d918:	693b      	ldr	r3, [r7, #16]
 800d91a:	3304      	adds	r3, #4
 800d91c:	4619      	mov	r1, r3
 800d91e:	4610      	mov	r0, r2
 800d920:	f7fd fdfb 	bl	800b51a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d924:	2301      	movs	r3, #1
 800d926:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d928:	697b      	ldr	r3, [r7, #20]
	}
 800d92a:	4618      	mov	r0, r3
 800d92c:	3718      	adds	r7, #24
 800d92e:	46bd      	mov	sp, r7
 800d930:	bd80      	pop	{r7, pc}
 800d932:	bf00      	nop
 800d934:	240404ac 	.word	0x240404ac
 800d938:	240404b0 	.word	0x240404b0
 800d93c:	240405b4 	.word	0x240405b4

0800d940 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d940:	b580      	push	{r7, lr}
 800d942:	b088      	sub	sp, #32
 800d944:	af00      	add	r7, sp, #0
 800d946:	6078      	str	r0, [r7, #4]
 800d948:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d94e:	2301      	movs	r3, #1
 800d950:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	2b00      	cmp	r3, #0
 800d956:	f000 8081 	beq.w	800da5c <vTaskPriorityDisinheritAfterTimeout+0x11c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d95a:	69bb      	ldr	r3, [r7, #24]
 800d95c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d109      	bne.n	800d976 <vTaskPriorityDisinheritAfterTimeout+0x36>
 800d962:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d966:	f383 8811 	msr	BASEPRI, r3
 800d96a:	f3bf 8f6f 	isb	sy
 800d96e:	f3bf 8f4f 	dsb	sy
 800d972:	60fb      	str	r3, [r7, #12]
 800d974:	e7fe      	b.n	800d974 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d976:	69bb      	ldr	r3, [r7, #24]
 800d978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d97a:	683a      	ldr	r2, [r7, #0]
 800d97c:	429a      	cmp	r2, r3
 800d97e:	d902      	bls.n	800d986 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	61fb      	str	r3, [r7, #28]
 800d984:	e002      	b.n	800d98c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d986:	69bb      	ldr	r3, [r7, #24]
 800d988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d98a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d98c:	69bb      	ldr	r3, [r7, #24]
 800d98e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d990:	69fa      	ldr	r2, [r7, #28]
 800d992:	429a      	cmp	r2, r3
 800d994:	d062      	beq.n	800da5c <vTaskPriorityDisinheritAfterTimeout+0x11c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d996:	69bb      	ldr	r3, [r7, #24]
 800d998:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d99a:	697a      	ldr	r2, [r7, #20]
 800d99c:	429a      	cmp	r2, r3
 800d99e:	d15d      	bne.n	800da5c <vTaskPriorityDisinheritAfterTimeout+0x11c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d9a0:	4b30      	ldr	r3, [pc, #192]	; (800da64 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	69ba      	ldr	r2, [r7, #24]
 800d9a6:	429a      	cmp	r2, r3
 800d9a8:	d109      	bne.n	800d9be <vTaskPriorityDisinheritAfterTimeout+0x7e>
 800d9aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9ae:	f383 8811 	msr	BASEPRI, r3
 800d9b2:	f3bf 8f6f 	isb	sy
 800d9b6:	f3bf 8f4f 	dsb	sy
 800d9ba:	60bb      	str	r3, [r7, #8]
 800d9bc:	e7fe      	b.n	800d9bc <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d9be:	69bb      	ldr	r3, [r7, #24]
 800d9c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9c2:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d9c4:	69bb      	ldr	r3, [r7, #24]
 800d9c6:	69fa      	ldr	r2, [r7, #28]
 800d9c8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d9ca:	69bb      	ldr	r3, [r7, #24]
 800d9cc:	699b      	ldr	r3, [r3, #24]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	db04      	blt.n	800d9dc <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d9d2:	69fb      	ldr	r3, [r7, #28]
 800d9d4:	f1c3 0207 	rsb	r2, r3, #7
 800d9d8:	69bb      	ldr	r3, [r7, #24]
 800d9da:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d9dc:	69bb      	ldr	r3, [r7, #24]
 800d9de:	6959      	ldr	r1, [r3, #20]
 800d9e0:	693a      	ldr	r2, [r7, #16]
 800d9e2:	4613      	mov	r3, r2
 800d9e4:	009b      	lsls	r3, r3, #2
 800d9e6:	4413      	add	r3, r2
 800d9e8:	009b      	lsls	r3, r3, #2
 800d9ea:	4a1f      	ldr	r2, [pc, #124]	; (800da68 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800d9ec:	4413      	add	r3, r2
 800d9ee:	4299      	cmp	r1, r3
 800d9f0:	d134      	bne.n	800da5c <vTaskPriorityDisinheritAfterTimeout+0x11c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d9f2:	69bb      	ldr	r3, [r7, #24]
 800d9f4:	3304      	adds	r3, #4
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	f7fd fdec 	bl	800b5d4 <uxListRemove>
 800d9fc:	4603      	mov	r3, r0
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d115      	bne.n	800da2e <vTaskPriorityDisinheritAfterTimeout+0xee>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800da02:	69bb      	ldr	r3, [r7, #24]
 800da04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da06:	4918      	ldr	r1, [pc, #96]	; (800da68 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800da08:	4613      	mov	r3, r2
 800da0a:	009b      	lsls	r3, r3, #2
 800da0c:	4413      	add	r3, r2
 800da0e:	009b      	lsls	r3, r3, #2
 800da10:	440b      	add	r3, r1
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d10a      	bne.n	800da2e <vTaskPriorityDisinheritAfterTimeout+0xee>
 800da18:	69bb      	ldr	r3, [r7, #24]
 800da1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da1c:	2201      	movs	r2, #1
 800da1e:	fa02 f303 	lsl.w	r3, r2, r3
 800da22:	43da      	mvns	r2, r3
 800da24:	4b11      	ldr	r3, [pc, #68]	; (800da6c <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	4013      	ands	r3, r2
 800da2a:	4a10      	ldr	r2, [pc, #64]	; (800da6c <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800da2c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800da2e:	69bb      	ldr	r3, [r7, #24]
 800da30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da32:	2201      	movs	r2, #1
 800da34:	409a      	lsls	r2, r3
 800da36:	4b0d      	ldr	r3, [pc, #52]	; (800da6c <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	4313      	orrs	r3, r2
 800da3c:	4a0b      	ldr	r2, [pc, #44]	; (800da6c <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800da3e:	6013      	str	r3, [r2, #0]
 800da40:	69bb      	ldr	r3, [r7, #24]
 800da42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da44:	4613      	mov	r3, r2
 800da46:	009b      	lsls	r3, r3, #2
 800da48:	4413      	add	r3, r2
 800da4a:	009b      	lsls	r3, r3, #2
 800da4c:	4a06      	ldr	r2, [pc, #24]	; (800da68 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800da4e:	441a      	add	r2, r3
 800da50:	69bb      	ldr	r3, [r7, #24]
 800da52:	3304      	adds	r3, #4
 800da54:	4619      	mov	r1, r3
 800da56:	4610      	mov	r0, r2
 800da58:	f7fd fd5f 	bl	800b51a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800da5c:	bf00      	nop
 800da5e:	3720      	adds	r7, #32
 800da60:	46bd      	mov	sp, r7
 800da62:	bd80      	pop	{r7, pc}
 800da64:	240404ac 	.word	0x240404ac
 800da68:	240404b0 	.word	0x240404b0
 800da6c:	240405b4 	.word	0x240405b4

0800da70 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800da70:	b480      	push	{r7}
 800da72:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800da74:	4b07      	ldr	r3, [pc, #28]	; (800da94 <pvTaskIncrementMutexHeldCount+0x24>)
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d004      	beq.n	800da86 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800da7c:	4b05      	ldr	r3, [pc, #20]	; (800da94 <pvTaskIncrementMutexHeldCount+0x24>)
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800da82:	3201      	adds	r2, #1
 800da84:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800da86:	4b03      	ldr	r3, [pc, #12]	; (800da94 <pvTaskIncrementMutexHeldCount+0x24>)
 800da88:	681b      	ldr	r3, [r3, #0]
	}
 800da8a:	4618      	mov	r0, r3
 800da8c:	46bd      	mov	sp, r7
 800da8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da92:	4770      	bx	lr
 800da94:	240404ac 	.word	0x240404ac

0800da98 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b084      	sub	sp, #16
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	6078      	str	r0, [r7, #4]
 800daa0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800daa2:	4b29      	ldr	r3, [pc, #164]	; (800db48 <prvAddCurrentTaskToDelayedList+0xb0>)
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800daa8:	4b28      	ldr	r3, [pc, #160]	; (800db4c <prvAddCurrentTaskToDelayedList+0xb4>)
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	3304      	adds	r3, #4
 800daae:	4618      	mov	r0, r3
 800dab0:	f7fd fd90 	bl	800b5d4 <uxListRemove>
 800dab4:	4603      	mov	r3, r0
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d10b      	bne.n	800dad2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800daba:	4b24      	ldr	r3, [pc, #144]	; (800db4c <prvAddCurrentTaskToDelayedList+0xb4>)
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dac0:	2201      	movs	r2, #1
 800dac2:	fa02 f303 	lsl.w	r3, r2, r3
 800dac6:	43da      	mvns	r2, r3
 800dac8:	4b21      	ldr	r3, [pc, #132]	; (800db50 <prvAddCurrentTaskToDelayedList+0xb8>)
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	4013      	ands	r3, r2
 800dace:	4a20      	ldr	r2, [pc, #128]	; (800db50 <prvAddCurrentTaskToDelayedList+0xb8>)
 800dad0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dad8:	d10a      	bne.n	800daf0 <prvAddCurrentTaskToDelayedList+0x58>
 800dada:	683b      	ldr	r3, [r7, #0]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d007      	beq.n	800daf0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dae0:	4b1a      	ldr	r3, [pc, #104]	; (800db4c <prvAddCurrentTaskToDelayedList+0xb4>)
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	3304      	adds	r3, #4
 800dae6:	4619      	mov	r1, r3
 800dae8:	481a      	ldr	r0, [pc, #104]	; (800db54 <prvAddCurrentTaskToDelayedList+0xbc>)
 800daea:	f7fd fd16 	bl	800b51a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800daee:	e026      	b.n	800db3e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800daf0:	68fa      	ldr	r2, [r7, #12]
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	4413      	add	r3, r2
 800daf6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800daf8:	4b14      	ldr	r3, [pc, #80]	; (800db4c <prvAddCurrentTaskToDelayedList+0xb4>)
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	68ba      	ldr	r2, [r7, #8]
 800dafe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800db00:	68ba      	ldr	r2, [r7, #8]
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	429a      	cmp	r2, r3
 800db06:	d209      	bcs.n	800db1c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800db08:	4b13      	ldr	r3, [pc, #76]	; (800db58 <prvAddCurrentTaskToDelayedList+0xc0>)
 800db0a:	681a      	ldr	r2, [r3, #0]
 800db0c:	4b0f      	ldr	r3, [pc, #60]	; (800db4c <prvAddCurrentTaskToDelayedList+0xb4>)
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	3304      	adds	r3, #4
 800db12:	4619      	mov	r1, r3
 800db14:	4610      	mov	r0, r2
 800db16:	f7fd fd24 	bl	800b562 <vListInsert>
}
 800db1a:	e010      	b.n	800db3e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800db1c:	4b0f      	ldr	r3, [pc, #60]	; (800db5c <prvAddCurrentTaskToDelayedList+0xc4>)
 800db1e:	681a      	ldr	r2, [r3, #0]
 800db20:	4b0a      	ldr	r3, [pc, #40]	; (800db4c <prvAddCurrentTaskToDelayedList+0xb4>)
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	3304      	adds	r3, #4
 800db26:	4619      	mov	r1, r3
 800db28:	4610      	mov	r0, r2
 800db2a:	f7fd fd1a 	bl	800b562 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800db2e:	4b0c      	ldr	r3, [pc, #48]	; (800db60 <prvAddCurrentTaskToDelayedList+0xc8>)
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	68ba      	ldr	r2, [r7, #8]
 800db34:	429a      	cmp	r2, r3
 800db36:	d202      	bcs.n	800db3e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800db38:	4a09      	ldr	r2, [pc, #36]	; (800db60 <prvAddCurrentTaskToDelayedList+0xc8>)
 800db3a:	68bb      	ldr	r3, [r7, #8]
 800db3c:	6013      	str	r3, [r2, #0]
}
 800db3e:	bf00      	nop
 800db40:	3710      	adds	r7, #16
 800db42:	46bd      	mov	sp, r7
 800db44:	bd80      	pop	{r7, pc}
 800db46:	bf00      	nop
 800db48:	240405b0 	.word	0x240405b0
 800db4c:	240404ac 	.word	0x240404ac
 800db50:	240405b4 	.word	0x240405b4
 800db54:	24040598 	.word	0x24040598
 800db58:	24040568 	.word	0x24040568
 800db5c:	24040564 	.word	0x24040564
 800db60:	240405cc 	.word	0x240405cc

0800db64 <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800db64:	b580      	push	{r7, lr}
 800db66:	b084      	sub	sp, #16
 800db68:	af00      	add	r7, sp, #0
 800db6a:	6078      	str	r0, [r7, #4]
 800db6c:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800db6e:	683b      	ldr	r3, [r7, #0]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	330c      	adds	r3, #12
 800db74:	461a      	mov	r2, r3
 800db76:	6839      	ldr	r1, [r7, #0]
 800db78:	6878      	ldr	r0, [r7, #4]
 800db7a:	f00e f9c7 	bl	801bf0c <tcpip_send_msg_wait_sem>
 800db7e:	4603      	mov	r3, r0
 800db80:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800db82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d103      	bne.n	800db92 <netconn_apimsg+0x2e>
    return apimsg->err;
 800db8a:	683b      	ldr	r3, [r7, #0]
 800db8c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800db90:	e001      	b.n	800db96 <netconn_apimsg+0x32>
  }
  return err;
 800db92:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800db96:	4618      	mov	r0, r3
 800db98:	3710      	adds	r7, #16
 800db9a:	46bd      	mov	sp, r7
 800db9c:	bd80      	pop	{r7, pc}
	...

0800dba0 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800dba0:	b580      	push	{r7, lr}
 800dba2:	b08c      	sub	sp, #48	; 0x30
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	4603      	mov	r3, r0
 800dba8:	603a      	str	r2, [r7, #0]
 800dbaa:	71fb      	strb	r3, [r7, #7]
 800dbac:	460b      	mov	r3, r1
 800dbae:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800dbb0:	79fb      	ldrb	r3, [r7, #7]
 800dbb2:	6839      	ldr	r1, [r7, #0]
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	f001 f855 	bl	800ec64 <netconn_alloc>
 800dbba:	62f8      	str	r0, [r7, #44]	; 0x2c
  if (conn != NULL) {
 800dbbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d054      	beq.n	800dc6c <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800dbc2:	79bb      	ldrb	r3, [r7, #6]
 800dbc4:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800dbc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbc8:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800dbca:	f107 0308 	add.w	r3, r7, #8
 800dbce:	4619      	mov	r1, r3
 800dbd0:	4829      	ldr	r0, [pc, #164]	; (800dc78 <netconn_new_with_proto_and_callback+0xd8>)
 800dbd2:	f7ff ffc7 	bl	800db64 <netconn_apimsg>
 800dbd6:	4603      	mov	r3, r0
 800dbd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (err != ERR_OK) {
 800dbdc:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d043      	beq.n	800dc6c <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800dbe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbe6:	685b      	ldr	r3, [r3, #4]
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d005      	beq.n	800dbf8 <netconn_new_with_proto_and_callback+0x58>
 800dbec:	4b23      	ldr	r3, [pc, #140]	; (800dc7c <netconn_new_with_proto_and_callback+0xdc>)
 800dbee:	22a3      	movs	r2, #163	; 0xa3
 800dbf0:	4923      	ldr	r1, [pc, #140]	; (800dc80 <netconn_new_with_proto_and_callback+0xe0>)
 800dbf2:	4824      	ldr	r0, [pc, #144]	; (800dc84 <netconn_new_with_proto_and_callback+0xe4>)
 800dbf4:	f013 faa4 	bl	8021140 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800dbf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbfa:	3310      	adds	r3, #16
 800dbfc:	4618      	mov	r0, r3
 800dbfe:	f007 fee0 	bl	80159c2 <sys_mbox_valid>
 800dc02:	4603      	mov	r3, r0
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d105      	bne.n	800dc14 <netconn_new_with_proto_and_callback+0x74>
 800dc08:	4b1c      	ldr	r3, [pc, #112]	; (800dc7c <netconn_new_with_proto_and_callback+0xdc>)
 800dc0a:	22a4      	movs	r2, #164	; 0xa4
 800dc0c:	491e      	ldr	r1, [pc, #120]	; (800dc88 <netconn_new_with_proto_and_callback+0xe8>)
 800dc0e:	481d      	ldr	r0, [pc, #116]	; (800dc84 <netconn_new_with_proto_and_callback+0xe4>)
 800dc10:	f013 fa96 	bl	8021140 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800dc14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc16:	3314      	adds	r3, #20
 800dc18:	4618      	mov	r0, r3
 800dc1a:	f007 fed2 	bl	80159c2 <sys_mbox_valid>
 800dc1e:	4603      	mov	r3, r0
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d005      	beq.n	800dc30 <netconn_new_with_proto_and_callback+0x90>
 800dc24:	4b15      	ldr	r3, [pc, #84]	; (800dc7c <netconn_new_with_proto_and_callback+0xdc>)
 800dc26:	22a6      	movs	r2, #166	; 0xa6
 800dc28:	4918      	ldr	r1, [pc, #96]	; (800dc8c <netconn_new_with_proto_and_callback+0xec>)
 800dc2a:	4816      	ldr	r0, [pc, #88]	; (800dc84 <netconn_new_with_proto_and_callback+0xe4>)
 800dc2c:	f013 fa88 	bl	8021140 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800dc30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc32:	330c      	adds	r3, #12
 800dc34:	4618      	mov	r0, r3
 800dc36:	f007 ff55 	bl	8015ae4 <sys_sem_valid>
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d105      	bne.n	800dc4c <netconn_new_with_proto_and_callback+0xac>
 800dc40:	4b0e      	ldr	r3, [pc, #56]	; (800dc7c <netconn_new_with_proto_and_callback+0xdc>)
 800dc42:	22a9      	movs	r2, #169	; 0xa9
 800dc44:	4912      	ldr	r1, [pc, #72]	; (800dc90 <netconn_new_with_proto_and_callback+0xf0>)
 800dc46:	480f      	ldr	r0, [pc, #60]	; (800dc84 <netconn_new_with_proto_and_callback+0xe4>)
 800dc48:	f013 fa7a 	bl	8021140 <iprintf>
      sys_sem_free(&conn->op_completed);
 800dc4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc4e:	330c      	adds	r3, #12
 800dc50:	4618      	mov	r0, r3
 800dc52:	f007 ff3a 	bl	8015aca <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800dc56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc58:	3310      	adds	r3, #16
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	f007 fe2a 	bl	80158b4 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800dc60:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dc62:	2007      	movs	r0, #7
 800dc64:	f005 fb1e 	bl	80132a4 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800dc68:	2300      	movs	r3, #0
 800dc6a:	e000      	b.n	800dc6e <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800dc6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800dc6e:	4618      	mov	r0, r3
 800dc70:	3730      	adds	r7, #48	; 0x30
 800dc72:	46bd      	mov	sp, r7
 800dc74:	bd80      	pop	{r7, pc}
 800dc76:	bf00      	nop
 800dc78:	0800ec39 	.word	0x0800ec39
 800dc7c:	080233d0 	.word	0x080233d0
 800dc80:	08023424 	.word	0x08023424
 800dc84:	08023448 	.word	0x08023448
 800dc88:	08023470 	.word	0x08023470
 800dc8c:	08023488 	.word	0x08023488
 800dc90:	080234ac 	.word	0x080234ac

0800dc94 <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800dc94:	b580      	push	{r7, lr}
 800dc96:	b08c      	sub	sp, #48	; 0x30
 800dc98:	af00      	add	r7, sp, #0
 800dc9a:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d101      	bne.n	800dca6 <netconn_prepare_delete+0x12>
    return ERR_OK;
 800dca2:	2300      	movs	r3, #0
 800dca4:	e014      	b.n	800dcd0 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800dcaa:	2329      	movs	r3, #41	; 0x29
 800dcac:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800dcae:	f107 030c 	add.w	r3, r7, #12
 800dcb2:	4619      	mov	r1, r3
 800dcb4:	4808      	ldr	r0, [pc, #32]	; (800dcd8 <netconn_prepare_delete+0x44>)
 800dcb6:	f7ff ff55 	bl	800db64 <netconn_apimsg>
 800dcba:	4603      	mov	r3, r0
 800dcbc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800dcc0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d002      	beq.n	800dcce <netconn_prepare_delete+0x3a>
    return err;
 800dcc8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800dccc:	e000      	b.n	800dcd0 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800dcce:	2300      	movs	r3, #0
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	3730      	adds	r7, #48	; 0x30
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd80      	pop	{r7, pc}
 800dcd8:	0800f19d 	.word	0x0800f19d

0800dcdc <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800dcdc:	b580      	push	{r7, lr}
 800dcde:	b084      	sub	sp, #16
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d101      	bne.n	800dcee <netconn_delete+0x12>
    return ERR_OK;
 800dcea:	2300      	movs	r3, #0
 800dcec:	e00d      	b.n	800dd0a <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800dcee:	6878      	ldr	r0, [r7, #4]
 800dcf0:	f7ff ffd0 	bl	800dc94 <netconn_prepare_delete>
 800dcf4:	4603      	mov	r3, r0
 800dcf6:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800dcf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d102      	bne.n	800dd06 <netconn_delete+0x2a>
    netconn_free(conn);
 800dd00:	6878      	ldr	r0, [r7, #4]
 800dd02:	f001 f81d 	bl	800ed40 <netconn_free>
  }
  return err;
 800dd06:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	3710      	adds	r7, #16
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	bd80      	pop	{r7, pc}
	...

0800dd14 <netconn_getaddr>:
 * @return ERR_CONN for invalid connections
 *         ERR_OK if the information was retrieved
 */
err_t
netconn_getaddr(struct netconn *conn, ip_addr_t *addr, u16_t *port, u8_t local)
{
 800dd14:	b580      	push	{r7, lr}
 800dd16:	b08e      	sub	sp, #56	; 0x38
 800dd18:	af00      	add	r7, sp, #0
 800dd1a:	60f8      	str	r0, [r7, #12]
 800dd1c:	60b9      	str	r1, [r7, #8]
 800dd1e:	607a      	str	r2, [r7, #4]
 800dd20:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_getaddr: invalid conn", (conn != NULL), return ERR_ARG;);
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d109      	bne.n	800dd3c <netconn_getaddr+0x28>
 800dd28:	4b1d      	ldr	r3, [pc, #116]	; (800dda0 <netconn_getaddr+0x8c>)
 800dd2a:	f44f 7289 	mov.w	r2, #274	; 0x112
 800dd2e:	491d      	ldr	r1, [pc, #116]	; (800dda4 <netconn_getaddr+0x90>)
 800dd30:	481d      	ldr	r0, [pc, #116]	; (800dda8 <netconn_getaddr+0x94>)
 800dd32:	f013 fa05 	bl	8021140 <iprintf>
 800dd36:	f06f 030f 	mvn.w	r3, #15
 800dd3a:	e02d      	b.n	800dd98 <netconn_getaddr+0x84>
  LWIP_ERROR("netconn_getaddr: invalid addr", (addr != NULL), return ERR_ARG;);
 800dd3c:	68bb      	ldr	r3, [r7, #8]
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d109      	bne.n	800dd56 <netconn_getaddr+0x42>
 800dd42:	4b17      	ldr	r3, [pc, #92]	; (800dda0 <netconn_getaddr+0x8c>)
 800dd44:	f240 1213 	movw	r2, #275	; 0x113
 800dd48:	4918      	ldr	r1, [pc, #96]	; (800ddac <netconn_getaddr+0x98>)
 800dd4a:	4817      	ldr	r0, [pc, #92]	; (800dda8 <netconn_getaddr+0x94>)
 800dd4c:	f013 f9f8 	bl	8021140 <iprintf>
 800dd50:	f06f 030f 	mvn.w	r3, #15
 800dd54:	e020      	b.n	800dd98 <netconn_getaddr+0x84>
  LWIP_ERROR("netconn_getaddr: invalid port", (port != NULL), return ERR_ARG;);
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d109      	bne.n	800dd70 <netconn_getaddr+0x5c>
 800dd5c:	4b10      	ldr	r3, [pc, #64]	; (800dda0 <netconn_getaddr+0x8c>)
 800dd5e:	f44f 728a 	mov.w	r2, #276	; 0x114
 800dd62:	4913      	ldr	r1, [pc, #76]	; (800ddb0 <netconn_getaddr+0x9c>)
 800dd64:	4810      	ldr	r0, [pc, #64]	; (800dda8 <netconn_getaddr+0x94>)
 800dd66:	f013 f9eb 	bl	8021140 <iprintf>
 800dd6a:	f06f 030f 	mvn.w	r3, #15
 800dd6e:	e013      	b.n	800dd98 <netconn_getaddr+0x84>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.ad.local = local;
 800dd74:	78fb      	ldrb	r3, [r7, #3]
 800dd76:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
#if LWIP_MPU_COMPATIBLE
  err = netconn_apimsg(lwip_netconn_do_getaddr, &API_MSG_VAR_REF(msg));
  *addr = msg->msg.ad.ipaddr;
  *port = msg->msg.ad.port;
#else /* LWIP_MPU_COMPATIBLE */
  msg.msg.ad.ipaddr = addr;
 800dd7a:	68bb      	ldr	r3, [r7, #8]
 800dd7c:	61fb      	str	r3, [r7, #28]
  msg.msg.ad.port = port;
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	623b      	str	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_getaddr, &msg);
 800dd82:	f107 0314 	add.w	r3, r7, #20
 800dd86:	4619      	mov	r1, r3
 800dd88:	480a      	ldr	r0, [pc, #40]	; (800ddb4 <netconn_getaddr+0xa0>)
 800dd8a:	f7ff feeb 	bl	800db64 <netconn_apimsg>
 800dd8e:	4603      	mov	r3, r0
 800dd90:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
#endif /* LWIP_MPU_COMPATIBLE */
  API_MSG_VAR_FREE(msg);

  return err;
 800dd94:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800dd98:	4618      	mov	r0, r3
 800dd9a:	3738      	adds	r7, #56	; 0x38
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	bd80      	pop	{r7, pc}
 800dda0:	080233d0 	.word	0x080233d0
 800dda4:	080234c8 	.word	0x080234c8
 800dda8:	08023448 	.word	0x08023448
 800ddac:	080234e8 	.word	0x080234e8
 800ddb0:	08023508 	.word	0x08023508
 800ddb4:	0800fbf5 	.word	0x0800fbf5

0800ddb8 <netconn_connect>:
 * @param port the remote port to connect to (no used for RAW)
 * @return ERR_OK if connected, return value of tcp_/udp_/raw_connect otherwise
 */
err_t
netconn_connect(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800ddb8:	b580      	push	{r7, lr}
 800ddba:	b08e      	sub	sp, #56	; 0x38
 800ddbc:	af00      	add	r7, sp, #0
 800ddbe:	60f8      	str	r0, [r7, #12]
 800ddc0:	60b9      	str	r1, [r7, #8]
 800ddc2:	4613      	mov	r3, r2
 800ddc4:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_connect: invalid conn", (conn != NULL), return ERR_ARG;);
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d109      	bne.n	800dde0 <netconn_connect+0x28>
 800ddcc:	4b11      	ldr	r3, [pc, #68]	; (800de14 <netconn_connect+0x5c>)
 800ddce:	f44f 72bf 	mov.w	r2, #382	; 0x17e
 800ddd2:	4911      	ldr	r1, [pc, #68]	; (800de18 <netconn_connect+0x60>)
 800ddd4:	4811      	ldr	r0, [pc, #68]	; (800de1c <netconn_connect+0x64>)
 800ddd6:	f013 f9b3 	bl	8021140 <iprintf>
 800ddda:	f06f 030f 	mvn.w	r3, #15
 800ddde:	e015      	b.n	800de0c <netconn_connect+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800dde0:	68bb      	ldr	r3, [r7, #8]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d101      	bne.n	800ddea <netconn_connect+0x32>
    addr = IP4_ADDR_ANY;
 800dde6:	4b0e      	ldr	r3, [pc, #56]	; (800de20 <netconn_connect+0x68>)
 800dde8:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800ddee:	68bb      	ldr	r3, [r7, #8]
 800ddf0:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800ddf2:	88fb      	ldrh	r3, [r7, #6]
 800ddf4:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_connect, &API_MSG_VAR_REF(msg));
 800ddf6:	f107 0314 	add.w	r3, r7, #20
 800ddfa:	4619      	mov	r1, r3
 800ddfc:	4809      	ldr	r0, [pc, #36]	; (800de24 <netconn_connect+0x6c>)
 800ddfe:	f7ff feb1 	bl	800db64 <netconn_apimsg>
 800de02:	4603      	mov	r3, r0
 800de04:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800de08:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800de0c:	4618      	mov	r0, r3
 800de0e:	3738      	adds	r7, #56	; 0x38
 800de10:	46bd      	mov	sp, r7
 800de12:	bd80      	pop	{r7, pc}
 800de14:	080233d0 	.word	0x080233d0
 800de18:	08023564 	.word	0x08023564
 800de1c:	08023448 	.word	0x08023448
 800de20:	08027134 	.word	0x08027134
 800de24:	0800f485 	.word	0x0800f485

0800de28 <netconn_disconnect>:
 * @param conn the netconn to disconnect
 * @return See @ref err_t
 */
err_t
netconn_disconnect(struct netconn *conn)
{
 800de28:	b580      	push	{r7, lr}
 800de2a:	b08c      	sub	sp, #48	; 0x30
 800de2c:	af00      	add	r7, sp, #0
 800de2e:	6078      	str	r0, [r7, #4]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_disconnect: invalid conn", (conn != NULL), return ERR_ARG;);
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	2b00      	cmp	r3, #0
 800de34:	d109      	bne.n	800de4a <netconn_disconnect+0x22>
 800de36:	4b0d      	ldr	r3, [pc, #52]	; (800de6c <netconn_disconnect+0x44>)
 800de38:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 800de3c:	490c      	ldr	r1, [pc, #48]	; (800de70 <netconn_disconnect+0x48>)
 800de3e:	480d      	ldr	r0, [pc, #52]	; (800de74 <netconn_disconnect+0x4c>)
 800de40:	f013 f97e 	bl	8021140 <iprintf>
 800de44:	f06f 030f 	mvn.w	r3, #15
 800de48:	e00c      	b.n	800de64 <netconn_disconnect+0x3c>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	60fb      	str	r3, [r7, #12]
  err = netconn_apimsg(lwip_netconn_do_disconnect, &API_MSG_VAR_REF(msg));
 800de4e:	f107 030c 	add.w	r3, r7, #12
 800de52:	4619      	mov	r1, r3
 800de54:	4808      	ldr	r0, [pc, #32]	; (800de78 <netconn_disconnect+0x50>)
 800de56:	f7ff fe85 	bl	800db64 <netconn_apimsg>
 800de5a:	4603      	mov	r3, r0
 800de5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800de60:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800de64:	4618      	mov	r0, r3
 800de66:	3730      	adds	r7, #48	; 0x30
 800de68:	46bd      	mov	sp, r7
 800de6a:	bd80      	pop	{r7, pc}
 800de6c:	080233d0 	.word	0x080233d0
 800de70:	08023584 	.word	0x08023584
 800de74:	08023448 	.word	0x08023448
 800de78:	0800f601 	.word	0x0800f601

0800de7c <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800de7c:	b580      	push	{r7, lr}
 800de7e:	b088      	sub	sp, #32
 800de80:	af00      	add	r7, sp, #0
 800de82:	60f8      	str	r0, [r7, #12]
 800de84:	60b9      	str	r1, [r7, #8]
 800de86:	4613      	mov	r3, r2
 800de88:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800de8a:	2300      	movs	r3, #0
 800de8c:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800de8e:	68bb      	ldr	r3, [r7, #8]
 800de90:	2b00      	cmp	r3, #0
 800de92:	d109      	bne.n	800dea8 <netconn_recv_data+0x2c>
 800de94:	4b58      	ldr	r3, [pc, #352]	; (800dff8 <netconn_recv_data+0x17c>)
 800de96:	f44f 7212 	mov.w	r2, #584	; 0x248
 800de9a:	4958      	ldr	r1, [pc, #352]	; (800dffc <netconn_recv_data+0x180>)
 800de9c:	4858      	ldr	r0, [pc, #352]	; (800e000 <netconn_recv_data+0x184>)
 800de9e:	f013 f94f 	bl	8021140 <iprintf>
 800dea2:	f06f 030f 	mvn.w	r3, #15
 800dea6:	e0a2      	b.n	800dfee <netconn_recv_data+0x172>
  *new_buf = NULL;
 800dea8:	68bb      	ldr	r3, [r7, #8]
 800deaa:	2200      	movs	r2, #0
 800deac:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d109      	bne.n	800dec8 <netconn_recv_data+0x4c>
 800deb4:	4b50      	ldr	r3, [pc, #320]	; (800dff8 <netconn_recv_data+0x17c>)
 800deb6:	f240 224a 	movw	r2, #586	; 0x24a
 800deba:	4952      	ldr	r1, [pc, #328]	; (800e004 <netconn_recv_data+0x188>)
 800debc:	4850      	ldr	r0, [pc, #320]	; (800e000 <netconn_recv_data+0x184>)
 800debe:	f013 f93f 	bl	8021140 <iprintf>
 800dec2:	f06f 030f 	mvn.w	r3, #15
 800dec6:	e092      	b.n	800dfee <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	3310      	adds	r3, #16
 800decc:	4618      	mov	r0, r3
 800dece:	f007 fd78 	bl	80159c2 <sys_mbox_valid>
 800ded2:	4603      	mov	r3, r0
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d10e      	bne.n	800def6 <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800ded8:	68f8      	ldr	r0, [r7, #12]
 800deda:	f000 fb01 	bl	800e4e0 <netconn_err>
 800dede:	4603      	mov	r3, r0
 800dee0:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800dee2:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d002      	beq.n	800def0 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800deea:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800deee:	e07e      	b.n	800dfee <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 800def0:	f06f 030a 	mvn.w	r3, #10
 800def4:	e07b      	b.n	800dfee <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	7f1b      	ldrb	r3, [r3, #28]
 800defa:	f003 0302 	and.w	r3, r3, #2
 800defe:	2b00      	cmp	r3, #0
 800df00:	d10f      	bne.n	800df22 <netconn_recv_data+0xa6>
 800df02:	79fb      	ldrb	r3, [r7, #7]
 800df04:	f003 0304 	and.w	r3, r3, #4
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d10a      	bne.n	800df22 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	7f1b      	ldrb	r3, [r3, #28]
 800df10:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800df14:	2b00      	cmp	r3, #0
 800df16:	d104      	bne.n	800df22 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d023      	beq.n	800df6a <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	3310      	adds	r3, #16
 800df26:	f107 0218 	add.w	r2, r7, #24
 800df2a:	4611      	mov	r1, r2
 800df2c:	4618      	mov	r0, r3
 800df2e:	f007 fd2c 	bl	801598a <sys_arch_mbox_tryfetch>
 800df32:	4603      	mov	r3, r0
 800df34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df38:	d11f      	bne.n	800df7a <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800df3a:	68f8      	ldr	r0, [r7, #12]
 800df3c:	f000 fad0 	bl	800e4e0 <netconn_err>
 800df40:	4603      	mov	r3, r0
 800df42:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800df44:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d002      	beq.n	800df52 <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 800df4c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800df50:	e04d      	b.n	800dfee <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	7f1b      	ldrb	r3, [r3, #28]
 800df56:	f003 0301 	and.w	r3, r3, #1
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d002      	beq.n	800df64 <netconn_recv_data+0xe8>
        return ERR_CONN;
 800df5e:	f06f 030a 	mvn.w	r3, #10
 800df62:	e044      	b.n	800dfee <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 800df64:	f06f 0306 	mvn.w	r3, #6
 800df68:	e041      	b.n	800dfee <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	3310      	adds	r3, #16
 800df6e:	f107 0118 	add.w	r1, r7, #24
 800df72:	2200      	movs	r2, #0
 800df74:	4618      	mov	r0, r3
 800df76:	f007 fcc9 	bl	801590c <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	781b      	ldrb	r3, [r3, #0]
 800df7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800df82:	2b10      	cmp	r3, #16
 800df84:	d117      	bne.n	800dfb6 <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800df86:	69bb      	ldr	r3, [r7, #24]
 800df88:	f107 0217 	add.w	r2, r7, #23
 800df8c:	4611      	mov	r1, r2
 800df8e:	4618      	mov	r0, r3
 800df90:	f000 faf4 	bl	800e57c <lwip_netconn_is_err_msg>
 800df94:	4603      	mov	r3, r0
 800df96:	2b00      	cmp	r3, #0
 800df98:	d009      	beq.n	800dfae <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800df9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800df9e:	f113 0f0f 	cmn.w	r3, #15
 800dfa2:	d101      	bne.n	800dfa8 <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	e022      	b.n	800dfee <netconn_recv_data+0x172>
      }
      return err;
 800dfa8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dfac:	e01f      	b.n	800dfee <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800dfae:	69bb      	ldr	r3, [r7, #24]
 800dfb0:	891b      	ldrh	r3, [r3, #8]
 800dfb2:	83fb      	strh	r3, [r7, #30]
 800dfb4:	e00d      	b.n	800dfd2 <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800dfb6:	69bb      	ldr	r3, [r7, #24]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d106      	bne.n	800dfca <netconn_recv_data+0x14e>
 800dfbc:	4b0e      	ldr	r3, [pc, #56]	; (800dff8 <netconn_recv_data+0x17c>)
 800dfbe:	f240 2291 	movw	r2, #657	; 0x291
 800dfc2:	4911      	ldr	r1, [pc, #68]	; (800e008 <netconn_recv_data+0x18c>)
 800dfc4:	480e      	ldr	r0, [pc, #56]	; (800e000 <netconn_recv_data+0x184>)
 800dfc6:	f013 f8bb 	bl	8021140 <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800dfca:	69bb      	ldr	r3, [r7, #24]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	891b      	ldrh	r3, [r3, #8]
 800dfd0:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d005      	beq.n	800dfe6 <netconn_recv_data+0x16a>
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfde:	8bfa      	ldrh	r2, [r7, #30]
 800dfe0:	2101      	movs	r1, #1
 800dfe2:	68f8      	ldr	r0, [r7, #12]
 800dfe4:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800dfe6:	69ba      	ldr	r2, [r7, #24]
 800dfe8:	68bb      	ldr	r3, [r7, #8]
 800dfea:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800dfec:	2300      	movs	r3, #0
}
 800dfee:	4618      	mov	r0, r3
 800dff0:	3720      	adds	r7, #32
 800dff2:	46bd      	mov	sp, r7
 800dff4:	bd80      	pop	{r7, pc}
 800dff6:	bf00      	nop
 800dff8:	080233d0 	.word	0x080233d0
 800dffc:	08023608 	.word	0x08023608
 800e000:	08023448 	.word	0x08023448
 800e004:	08023628 	.word	0x08023628
 800e008:	08023644 	.word	0x08023644

0800e00c <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800e00c:	b580      	push	{r7, lr}
 800e00e:	b084      	sub	sp, #16
 800e010:	af00      	add	r7, sp, #0
 800e012:	60f8      	str	r0, [r7, #12]
 800e014:	60b9      	str	r1, [r7, #8]
 800e016:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d005      	beq.n	800e02a <netconn_tcp_recvd_msg+0x1e>
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	781b      	ldrb	r3, [r3, #0]
 800e022:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e026:	2b10      	cmp	r3, #16
 800e028:	d009      	beq.n	800e03e <netconn_tcp_recvd_msg+0x32>
 800e02a:	4b0c      	ldr	r3, [pc, #48]	; (800e05c <netconn_tcp_recvd_msg+0x50>)
 800e02c:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 800e030:	490b      	ldr	r1, [pc, #44]	; (800e060 <netconn_tcp_recvd_msg+0x54>)
 800e032:	480c      	ldr	r0, [pc, #48]	; (800e064 <netconn_tcp_recvd_msg+0x58>)
 800e034:	f013 f884 	bl	8021140 <iprintf>
 800e038:	f06f 030f 	mvn.w	r3, #15
 800e03c:	e00a      	b.n	800e054 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	68fa      	ldr	r2, [r7, #12]
 800e042:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	68ba      	ldr	r2, [r7, #8]
 800e048:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800e04a:	6879      	ldr	r1, [r7, #4]
 800e04c:	4806      	ldr	r0, [pc, #24]	; (800e068 <netconn_tcp_recvd_msg+0x5c>)
 800e04e:	f7ff fd89 	bl	800db64 <netconn_apimsg>
 800e052:	4603      	mov	r3, r0
}
 800e054:	4618      	mov	r0, r3
 800e056:	3710      	adds	r7, #16
 800e058:	46bd      	mov	sp, r7
 800e05a:	bd80      	pop	{r7, pc}
 800e05c:	080233d0 	.word	0x080233d0
 800e060:	08023650 	.word	0x08023650
 800e064:	08023448 	.word	0x08023448
 800e068:	0800f6d9 	.word	0x0800f6d9

0800e06c <netconn_tcp_recvd>:

err_t
netconn_tcp_recvd(struct netconn *conn, size_t len)
{
 800e06c:	b580      	push	{r7, lr}
 800e06e:	b08c      	sub	sp, #48	; 0x30
 800e070:	af00      	add	r7, sp, #0
 800e072:	6078      	str	r0, [r7, #4]
 800e074:	6039      	str	r1, [r7, #0]
  err_t err;
  API_MSG_VAR_DECLARE(msg);
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d005      	beq.n	800e088 <netconn_tcp_recvd+0x1c>
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	781b      	ldrb	r3, [r3, #0]
 800e080:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e084:	2b10      	cmp	r3, #16
 800e086:	d009      	beq.n	800e09c <netconn_tcp_recvd+0x30>
 800e088:	4b0c      	ldr	r3, [pc, #48]	; (800e0bc <netconn_tcp_recvd+0x50>)
 800e08a:	f240 22b6 	movw	r2, #694	; 0x2b6
 800e08e:	490c      	ldr	r1, [pc, #48]	; (800e0c0 <netconn_tcp_recvd+0x54>)
 800e090:	480c      	ldr	r0, [pc, #48]	; (800e0c4 <netconn_tcp_recvd+0x58>)
 800e092:	f013 f855 	bl	8021140 <iprintf>
 800e096:	f06f 030f 	mvn.w	r3, #15
 800e09a:	e00b      	b.n	800e0b4 <netconn_tcp_recvd+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  API_MSG_VAR_ALLOC(msg);
  err = netconn_tcp_recvd_msg(conn, len, &API_VAR_REF(msg));
 800e09c:	f107 030c 	add.w	r3, r7, #12
 800e0a0:	461a      	mov	r2, r3
 800e0a2:	6839      	ldr	r1, [r7, #0]
 800e0a4:	6878      	ldr	r0, [r7, #4]
 800e0a6:	f7ff ffb1 	bl	800e00c <netconn_tcp_recvd_msg>
 800e0aa:	4603      	mov	r3, r0
 800e0ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);
  return err;
 800e0b0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	3730      	adds	r7, #48	; 0x30
 800e0b8:	46bd      	mov	sp, r7
 800e0ba:	bd80      	pop	{r7, pc}
 800e0bc:	080233d0 	.word	0x080233d0
 800e0c0:	08023650 	.word	0x08023650
 800e0c4:	08023448 	.word	0x08023448

0800e0c8 <netconn_recv_data_tcp>:

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800e0c8:	b580      	push	{r7, lr}
 800e0ca:	b090      	sub	sp, #64	; 0x40
 800e0cc:	af00      	add	r7, sp, #0
 800e0ce:	60f8      	str	r0, [r7, #12]
 800e0d0:	60b9      	str	r1, [r7, #8]
 800e0d2:	4613      	mov	r3, r2
 800e0d4:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	3310      	adds	r3, #16
 800e0da:	4618      	mov	r0, r3
 800e0dc:	f007 fc71 	bl	80159c2 <sys_mbox_valid>
 800e0e0:	4603      	mov	r3, r0
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d102      	bne.n	800e0ec <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800e0e6:	f06f 030a 	mvn.w	r3, #10
 800e0ea:	e06d      	b.n	800e1c8 <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	7f1b      	ldrb	r3, [r3, #28]
 800e0f0:	b25b      	sxtb	r3, r3
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	da07      	bge.n	800e106 <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	7f1b      	ldrb	r3, [r3, #28]
 800e0fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e0fe:	b2da      	uxtb	r2, r3
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 800e104:	e039      	b.n	800e17a <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800e106:	79fb      	ldrb	r3, [r7, #7]
 800e108:	461a      	mov	r2, r3
 800e10a:	68b9      	ldr	r1, [r7, #8]
 800e10c:	68f8      	ldr	r0, [r7, #12]
 800e10e:	f7ff feb5 	bl	800de7c <netconn_recv_data>
 800e112:	4603      	mov	r3, r0
 800e114:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  if (err != ERR_OK) {
 800e118:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d002      	beq.n	800e126 <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800e120:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e124:	e050      	b.n	800e1c8 <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 800e126:	68bb      	ldr	r3, [r7, #8]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800e12c:	79fb      	ldrb	r3, [r7, #7]
 800e12e:	f003 0308 	and.w	r3, r3, #8
 800e132:	2b00      	cmp	r3, #0
 800e134:	d10e      	bne.n	800e154 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800e136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d002      	beq.n	800e142 <netconn_recv_data_tcp+0x7a>
 800e13c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e13e:	891b      	ldrh	r3, [r3, #8]
 800e140:	e000      	b.n	800e144 <netconn_recv_data_tcp+0x7c>
 800e142:	2301      	movs	r3, #1
 800e144:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800e146:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e148:	f107 0214 	add.w	r2, r7, #20
 800e14c:	4619      	mov	r1, r3
 800e14e:	68f8      	ldr	r0, [r7, #12]
 800e150:	f7ff ff5c 	bl	800e00c <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800e154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e156:	2b00      	cmp	r3, #0
 800e158:	d134      	bne.n	800e1c4 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 800e15a:	79fb      	ldrb	r3, [r7, #7]
 800e15c:	f003 0310 	and.w	r3, r3, #16
 800e160:	2b00      	cmp	r3, #0
 800e162:	d009      	beq.n	800e178 <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	7f1b      	ldrb	r3, [r3, #28]
 800e168:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e16c:	b2da      	uxtb	r2, r3
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 800e172:	f06f 0306 	mvn.w	r3, #6
 800e176:	e027      	b.n	800e1c8 <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 800e178:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d005      	beq.n	800e18e <netconn_recv_data_tcp+0xc6>
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e186:	2200      	movs	r2, #0
 800e188:	2101      	movs	r1, #1
 800e18a:	68f8      	ldr	r0, [r7, #12]
 800e18c:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	685b      	ldr	r3, [r3, #4]
 800e192:	2b00      	cmp	r3, #0
 800e194:	d10f      	bne.n	800e1b6 <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800e196:	68f8      	ldr	r0, [r7, #12]
 800e198:	f000 f9a2 	bl	800e4e0 <netconn_err>
 800e19c:	4603      	mov	r3, r0
 800e19e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        if (err != ERR_OK) {
 800e1a2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d002      	beq.n	800e1b0 <netconn_recv_data_tcp+0xe8>
          return err;
 800e1aa:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e1ae:	e00b      	b.n	800e1c8 <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 800e1b0:	f06f 030d 	mvn.w	r3, #13
 800e1b4:	e008      	b.n	800e1c8 <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800e1b6:	2101      	movs	r1, #1
 800e1b8:	68f8      	ldr	r0, [r7, #12]
 800e1ba:	f000 f961 	bl	800e480 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800e1be:	f06f 030e 	mvn.w	r3, #14
 800e1c2:	e001      	b.n	800e1c8 <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 800e1c4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800e1c8:	4618      	mov	r0, r3
 800e1ca:	3740      	adds	r7, #64	; 0x40
 800e1cc:	46bd      	mov	sp, r7
 800e1ce:	bd80      	pop	{r7, pc}

0800e1d0 <netconn_recv_tcp_pbuf_flags>:
 *                memory error or another error, @see netconn_recv_data)
 *         ERR_ARG if conn is not a TCP netconn
 */
err_t
netconn_recv_tcp_pbuf_flags(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800e1d0:	b580      	push	{r7, lr}
 800e1d2:	b084      	sub	sp, #16
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	60f8      	str	r0, [r7, #12]
 800e1d8:	60b9      	str	r1, [r7, #8]
 800e1da:	4613      	mov	r3, r2
 800e1dc:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d005      	beq.n	800e1f0 <netconn_recv_tcp_pbuf_flags+0x20>
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	781b      	ldrb	r3, [r3, #0]
 800e1e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e1ec:	2b10      	cmp	r3, #16
 800e1ee:	d009      	beq.n	800e204 <netconn_recv_tcp_pbuf_flags+0x34>
 800e1f0:	4b0a      	ldr	r3, [pc, #40]	; (800e21c <netconn_recv_tcp_pbuf_flags+0x4c>)
 800e1f2:	f240 3226 	movw	r2, #806	; 0x326
 800e1f6:	490a      	ldr	r1, [pc, #40]	; (800e220 <netconn_recv_tcp_pbuf_flags+0x50>)
 800e1f8:	480a      	ldr	r0, [pc, #40]	; (800e224 <netconn_recv_tcp_pbuf_flags+0x54>)
 800e1fa:	f012 ffa1 	bl	8021140 <iprintf>
 800e1fe:	f06f 030f 	mvn.w	r3, #15
 800e202:	e006      	b.n	800e212 <netconn_recv_tcp_pbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data_tcp(conn, new_buf, apiflags);
 800e204:	79fb      	ldrb	r3, [r7, #7]
 800e206:	461a      	mov	r2, r3
 800e208:	68b9      	ldr	r1, [r7, #8]
 800e20a:	68f8      	ldr	r0, [r7, #12]
 800e20c:	f7ff ff5c 	bl	800e0c8 <netconn_recv_data_tcp>
 800e210:	4603      	mov	r3, r0
}
 800e212:	4618      	mov	r0, r3
 800e214:	3710      	adds	r7, #16
 800e216:	46bd      	mov	sp, r7
 800e218:	bd80      	pop	{r7, pc}
 800e21a:	bf00      	nop
 800e21c:	080233d0 	.word	0x080233d0
 800e220:	08023650 	.word	0x08023650
 800e224:	08023448 	.word	0x08023448

0800e228 <netconn_recv_udp_raw_netbuf_flags>:
 *                memory error or another error)
 *         ERR_ARG if conn is not a UDP/RAW netconn
 */
err_t
netconn_recv_udp_raw_netbuf_flags(struct netconn *conn, struct netbuf **new_buf, u8_t apiflags)
{
 800e228:	b580      	push	{r7, lr}
 800e22a:	b084      	sub	sp, #16
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	60f8      	str	r0, [r7, #12]
 800e230:	60b9      	str	r1, [r7, #8]
 800e232:	4613      	mov	r3, r2
 800e234:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_udp_raw_netbuf: invalid conn", (conn != NULL) &&
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d005      	beq.n	800e248 <netconn_recv_udp_raw_netbuf_flags+0x20>
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	781b      	ldrb	r3, [r3, #0]
 800e240:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e244:	2b10      	cmp	r3, #16
 800e246:	d109      	bne.n	800e25c <netconn_recv_udp_raw_netbuf_flags+0x34>
 800e248:	4b0a      	ldr	r3, [pc, #40]	; (800e274 <netconn_recv_udp_raw_netbuf_flags+0x4c>)
 800e24a:	f240 324d 	movw	r2, #845	; 0x34d
 800e24e:	490a      	ldr	r1, [pc, #40]	; (800e278 <netconn_recv_udp_raw_netbuf_flags+0x50>)
 800e250:	480a      	ldr	r0, [pc, #40]	; (800e27c <netconn_recv_udp_raw_netbuf_flags+0x54>)
 800e252:	f012 ff75 	bl	8021140 <iprintf>
 800e256:	f06f 030f 	mvn.w	r3, #15
 800e25a:	e006      	b.n	800e26a <netconn_recv_udp_raw_netbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) != NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data(conn, (void **)new_buf, apiflags);
 800e25c:	79fb      	ldrb	r3, [r7, #7]
 800e25e:	461a      	mov	r2, r3
 800e260:	68b9      	ldr	r1, [r7, #8]
 800e262:	68f8      	ldr	r0, [r7, #12]
 800e264:	f7ff fe0a 	bl	800de7c <netconn_recv_data>
 800e268:	4603      	mov	r3, r0
}
 800e26a:	4618      	mov	r0, r3
 800e26c:	3710      	adds	r7, #16
 800e26e:	46bd      	mov	sp, r7
 800e270:	bd80      	pop	{r7, pc}
 800e272:	bf00      	nop
 800e274:	080233d0 	.word	0x080233d0
 800e278:	08023674 	.word	0x08023674
 800e27c:	08023448 	.word	0x08023448

0800e280 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 800e280:	b580      	push	{r7, lr}
 800e282:	b08c      	sub	sp, #48	; 0x30
 800e284:	af00      	add	r7, sp, #0
 800e286:	6078      	str	r0, [r7, #4]
 800e288:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d109      	bne.n	800e2a4 <netconn_send+0x24>
 800e290:	4b0e      	ldr	r3, [pc, #56]	; (800e2cc <netconn_send+0x4c>)
 800e292:	f240 32b2 	movw	r2, #946	; 0x3b2
 800e296:	490e      	ldr	r1, [pc, #56]	; (800e2d0 <netconn_send+0x50>)
 800e298:	480e      	ldr	r0, [pc, #56]	; (800e2d4 <netconn_send+0x54>)
 800e29a:	f012 ff51 	bl	8021140 <iprintf>
 800e29e:	f06f 030f 	mvn.w	r3, #15
 800e2a2:	e00e      	b.n	800e2c2 <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 800e2a8:	683b      	ldr	r3, [r7, #0]
 800e2aa:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 800e2ac:	f107 030c 	add.w	r3, r7, #12
 800e2b0:	4619      	mov	r1, r3
 800e2b2:	4809      	ldr	r0, [pc, #36]	; (800e2d8 <netconn_send+0x58>)
 800e2b4:	f7ff fc56 	bl	800db64 <netconn_apimsg>
 800e2b8:	4603      	mov	r3, r0
 800e2ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800e2be:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800e2c2:	4618      	mov	r0, r3
 800e2c4:	3730      	adds	r7, #48	; 0x30
 800e2c6:	46bd      	mov	sp, r7
 800e2c8:	bd80      	pop	{r7, pc}
 800e2ca:	bf00      	nop
 800e2cc:	080233d0 	.word	0x080233d0
 800e2d0:	080236ac 	.word	0x080236ac
 800e2d4:	08023448 	.word	0x08023448
 800e2d8:	0800f63d 	.word	0x0800f63d

0800e2dc <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 800e2dc:	b580      	push	{r7, lr}
 800e2de:	b088      	sub	sp, #32
 800e2e0:	af02      	add	r7, sp, #8
 800e2e2:	60f8      	str	r0, [r7, #12]
 800e2e4:	60b9      	str	r1, [r7, #8]
 800e2e6:	607a      	str	r2, [r7, #4]
 800e2e8:	70fb      	strb	r3, [r7, #3]
  struct netvector vector;
  vector.ptr = dataptr;
 800e2ea:	68bb      	ldr	r3, [r7, #8]
 800e2ec:	613b      	str	r3, [r7, #16]
  vector.len = size;
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	617b      	str	r3, [r7, #20]
  return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written);
 800e2f2:	78fa      	ldrb	r2, [r7, #3]
 800e2f4:	f107 0110 	add.w	r1, r7, #16
 800e2f8:	6a3b      	ldr	r3, [r7, #32]
 800e2fa:	9300      	str	r3, [sp, #0]
 800e2fc:	4613      	mov	r3, r2
 800e2fe:	2201      	movs	r2, #1
 800e300:	68f8      	ldr	r0, [r7, #12]
 800e302:	f000 f805 	bl	800e310 <netconn_write_vectors_partly>
 800e306:	4603      	mov	r3, r0
}
 800e308:	4618      	mov	r0, r3
 800e30a:	3718      	adds	r7, #24
 800e30c:	46bd      	mov	sp, r7
 800e30e:	bd80      	pop	{r7, pc}

0800e310 <netconn_write_vectors_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_vectors_partly(struct netconn *conn, struct netvector *vectors, u16_t vectorcnt,
                             u8_t apiflags, size_t *bytes_written)
{
 800e310:	b580      	push	{r7, lr}
 800e312:	b092      	sub	sp, #72	; 0x48
 800e314:	af00      	add	r7, sp, #0
 800e316:	60f8      	str	r0, [r7, #12]
 800e318:	60b9      	str	r1, [r7, #8]
 800e31a:	4611      	mov	r1, r2
 800e31c:	461a      	mov	r2, r3
 800e31e:	460b      	mov	r3, r1
 800e320:	80fb      	strh	r3, [r7, #6]
 800e322:	4613      	mov	r3, r2
 800e324:	717b      	strb	r3, [r7, #5]
  err_t err;
  u8_t dontblock;
  size_t size;
  int i;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d109      	bne.n	800e340 <netconn_write_vectors_partly+0x30>
 800e32c:	4b4e      	ldr	r3, [pc, #312]	; (800e468 <netconn_write_vectors_partly+0x158>)
 800e32e:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800e332:	494e      	ldr	r1, [pc, #312]	; (800e46c <netconn_write_vectors_partly+0x15c>)
 800e334:	484e      	ldr	r0, [pc, #312]	; (800e470 <netconn_write_vectors_partly+0x160>)
 800e336:	f012 ff03 	bl	8021140 <iprintf>
 800e33a:	f06f 030f 	mvn.w	r3, #15
 800e33e:	e08e      	b.n	800e45e <netconn_write_vectors_partly+0x14e>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	781b      	ldrb	r3, [r3, #0]
 800e344:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e348:	2b10      	cmp	r3, #16
 800e34a:	d009      	beq.n	800e360 <netconn_write_vectors_partly+0x50>
 800e34c:	4b46      	ldr	r3, [pc, #280]	; (800e468 <netconn_write_vectors_partly+0x158>)
 800e34e:	f240 32ef 	movw	r2, #1007	; 0x3ef
 800e352:	4948      	ldr	r1, [pc, #288]	; (800e474 <netconn_write_vectors_partly+0x164>)
 800e354:	4846      	ldr	r0, [pc, #280]	; (800e470 <netconn_write_vectors_partly+0x160>)
 800e356:	f012 fef3 	bl	8021140 <iprintf>
 800e35a:	f06f 0305 	mvn.w	r3, #5
 800e35e:	e07e      	b.n	800e45e <netconn_write_vectors_partly+0x14e>
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	7f1b      	ldrb	r3, [r3, #28]
 800e364:	f003 0302 	and.w	r3, r3, #2
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d104      	bne.n	800e376 <netconn_write_vectors_partly+0x66>
 800e36c:	797b      	ldrb	r3, [r7, #5]
 800e36e:	f003 0304 	and.w	r3, r3, #4
 800e372:	2b00      	cmp	r3, #0
 800e374:	d001      	beq.n	800e37a <netconn_write_vectors_partly+0x6a>
 800e376:	2301      	movs	r3, #1
 800e378:	e000      	b.n	800e37c <netconn_write_vectors_partly+0x6c>
 800e37a:	2300      	movs	r3, #0
 800e37c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 800e380:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e384:	2b00      	cmp	r3, #0
 800e386:	d005      	beq.n	800e394 <netconn_write_vectors_partly+0x84>
 800e388:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d102      	bne.n	800e394 <netconn_write_vectors_partly+0x84>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 800e38e:	f06f 0305 	mvn.w	r3, #5
 800e392:	e064      	b.n	800e45e <netconn_write_vectors_partly+0x14e>
  }

  /* sum up the total size */
  size = 0;
 800e394:	2300      	movs	r3, #0
 800e396:	647b      	str	r3, [r7, #68]	; 0x44
  for (i = 0; i < vectorcnt; i++) {
 800e398:	2300      	movs	r3, #0
 800e39a:	643b      	str	r3, [r7, #64]	; 0x40
 800e39c:	e015      	b.n	800e3ca <netconn_write_vectors_partly+0xba>
    size += vectors[i].len;
 800e39e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e3a0:	00db      	lsls	r3, r3, #3
 800e3a2:	68ba      	ldr	r2, [r7, #8]
 800e3a4:	4413      	add	r3, r2
 800e3a6:	685b      	ldr	r3, [r3, #4]
 800e3a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e3aa:	4413      	add	r3, r2
 800e3ac:	647b      	str	r3, [r7, #68]	; 0x44
    if (size < vectors[i].len) {
 800e3ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e3b0:	00db      	lsls	r3, r3, #3
 800e3b2:	68ba      	ldr	r2, [r7, #8]
 800e3b4:	4413      	add	r3, r2
 800e3b6:	685b      	ldr	r3, [r3, #4]
 800e3b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e3ba:	429a      	cmp	r2, r3
 800e3bc:	d202      	bcs.n	800e3c4 <netconn_write_vectors_partly+0xb4>
      /* overflow */
      return ERR_VAL;
 800e3be:	f06f 0305 	mvn.w	r3, #5
 800e3c2:	e04c      	b.n	800e45e <netconn_write_vectors_partly+0x14e>
  for (i = 0; i < vectorcnt; i++) {
 800e3c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e3c6:	3301      	adds	r3, #1
 800e3c8:	643b      	str	r3, [r7, #64]	; 0x40
 800e3ca:	88fb      	ldrh	r3, [r7, #6]
 800e3cc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e3ce:	429a      	cmp	r2, r3
 800e3d0:	dbe5      	blt.n	800e39e <netconn_write_vectors_partly+0x8e>
    }
  }
  if (size == 0) {
 800e3d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d101      	bne.n	800e3dc <netconn_write_vectors_partly+0xcc>
    return ERR_OK;
 800e3d8:	2300      	movs	r3, #0
 800e3da:	e040      	b.n	800e45e <netconn_write_vectors_partly+0x14e>
  } else if (size > SSIZE_MAX) {
 800e3dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	da0a      	bge.n	800e3f8 <netconn_write_vectors_partly+0xe8>
    ssize_t limited;
    /* this is required by the socket layer (cannot send full size_t range) */
    if (!bytes_written) {
 800e3e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d102      	bne.n	800e3ee <netconn_write_vectors_partly+0xde>
      return ERR_VAL;
 800e3e8:	f06f 0305 	mvn.w	r3, #5
 800e3ec:	e037      	b.n	800e45e <netconn_write_vectors_partly+0x14e>
    }
    /* limit the amount of data to send */
    limited = SSIZE_MAX;
 800e3ee:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800e3f2:	63bb      	str	r3, [r7, #56]	; 0x38
    size = (size_t)limited;
 800e3f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3f6:	647b      	str	r3, [r7, #68]	; 0x44
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 800e3fc:	68bb      	ldr	r3, [r7, #8]
 800e3fe:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 800e400:	88fb      	ldrh	r3, [r7, #6]
 800e402:	843b      	strh	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 800e404:	2300      	movs	r3, #0
 800e406:	627b      	str	r3, [r7, #36]	; 0x24
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 800e408:	797b      	ldrb	r3, [r7, #5]
 800e40a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  API_MSG_VAR_REF(msg).msg.w.len = size;
 800e40e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e410:	62bb      	str	r3, [r7, #40]	; 0x28
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 800e412:	2300      	movs	r3, #0
 800e414:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 800e416:	f107 0314 	add.w	r3, r7, #20
 800e41a:	4619      	mov	r1, r3
 800e41c:	4816      	ldr	r0, [pc, #88]	; (800e478 <netconn_write_vectors_partly+0x168>)
 800e41e:	f7ff fba1 	bl	800db64 <netconn_apimsg>
 800e422:	4603      	mov	r3, r0
 800e424:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (err == ERR_OK) {
 800e428:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d114      	bne.n	800e45a <netconn_write_vectors_partly+0x14a>
    if (bytes_written != NULL) {
 800e430:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e432:	2b00      	cmp	r3, #0
 800e434:	d002      	beq.n	800e43c <netconn_write_vectors_partly+0x12c>
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.offset;
 800e436:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e438:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e43a:	601a      	str	r2, [r3, #0]
    }
    /* for blocking, check all requested bytes were written, NOTE: send_timeout is
       treated as dontblock (see dontblock assignment above) */
    if (!dontblock) {
 800e43c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e440:	2b00      	cmp	r3, #0
 800e442:	d10a      	bne.n	800e45a <netconn_write_vectors_partly+0x14a>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 800e444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e446:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e448:	429a      	cmp	r2, r3
 800e44a:	d006      	beq.n	800e45a <netconn_write_vectors_partly+0x14a>
 800e44c:	4b06      	ldr	r3, [pc, #24]	; (800e468 <netconn_write_vectors_partly+0x158>)
 800e44e:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800e452:	490a      	ldr	r1, [pc, #40]	; (800e47c <netconn_write_vectors_partly+0x16c>)
 800e454:	4806      	ldr	r0, [pc, #24]	; (800e470 <netconn_write_vectors_partly+0x160>)
 800e456:	f012 fe73 	bl	8021140 <iprintf>
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 800e45a:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800e45e:	4618      	mov	r0, r3
 800e460:	3748      	adds	r7, #72	; 0x48
 800e462:	46bd      	mov	sp, r7
 800e464:	bd80      	pop	{r7, pc}
 800e466:	bf00      	nop
 800e468:	080233d0 	.word	0x080233d0
 800e46c:	080236c8 	.word	0x080236c8
 800e470:	08023448 	.word	0x08023448
 800e474:	080236e4 	.word	0x080236e4
 800e478:	0800fadd 	.word	0x0800fadd
 800e47c:	08023708 	.word	0x08023708

0800e480 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800e480:	b580      	push	{r7, lr}
 800e482:	b08c      	sub	sp, #48	; 0x30
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
 800e488:	460b      	mov	r3, r1
 800e48a:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d109      	bne.n	800e4a6 <netconn_close_shutdown+0x26>
 800e492:	4b0f      	ldr	r3, [pc, #60]	; (800e4d0 <netconn_close_shutdown+0x50>)
 800e494:	f240 4247 	movw	r2, #1095	; 0x447
 800e498:	490e      	ldr	r1, [pc, #56]	; (800e4d4 <netconn_close_shutdown+0x54>)
 800e49a:	480f      	ldr	r0, [pc, #60]	; (800e4d8 <netconn_close_shutdown+0x58>)
 800e49c:	f012 fe50 	bl	8021140 <iprintf>
 800e4a0:	f06f 030f 	mvn.w	r3, #15
 800e4a4:	e010      	b.n	800e4c8 <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800e4aa:	78fb      	ldrb	r3, [r7, #3]
 800e4ac:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800e4ae:	2329      	movs	r3, #41	; 0x29
 800e4b0:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800e4b2:	f107 030c 	add.w	r3, r7, #12
 800e4b6:	4619      	mov	r1, r3
 800e4b8:	4808      	ldr	r0, [pc, #32]	; (800e4dc <netconn_close_shutdown+0x5c>)
 800e4ba:	f7ff fb53 	bl	800db64 <netconn_apimsg>
 800e4be:	4603      	mov	r3, r0
 800e4c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800e4c4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800e4c8:	4618      	mov	r0, r3
 800e4ca:	3730      	adds	r7, #48	; 0x30
 800e4cc:	46bd      	mov	sp, r7
 800e4ce:	bd80      	pop	{r7, pc}
 800e4d0:	080233d0 	.word	0x080233d0
 800e4d4:	0802372c 	.word	0x0802372c
 800e4d8:	08023448 	.word	0x08023448
 800e4dc:	0800fd01 	.word	0x0800fd01

0800e4e0 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800e4e0:	b580      	push	{r7, lr}
 800e4e2:	b084      	sub	sp, #16
 800e4e4:	af00      	add	r7, sp, #0
 800e4e6:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d101      	bne.n	800e4f2 <netconn_err+0x12>
    return ERR_OK;
 800e4ee:	2300      	movs	r3, #0
 800e4f0:	e00d      	b.n	800e50e <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800e4f2:	f007 fb81 	bl	8015bf8 <sys_arch_protect>
 800e4f6:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	7a1b      	ldrb	r3, [r3, #8]
 800e4fc:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	2200      	movs	r2, #0
 800e502:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800e504:	68f8      	ldr	r0, [r7, #12]
 800e506:	f007 fb85 	bl	8015c14 <sys_arch_unprotect>
  return err;
 800e50a:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800e50e:	4618      	mov	r0, r3
 800e510:	3710      	adds	r7, #16
 800e512:	46bd      	mov	sp, r7
 800e514:	bd80      	pop	{r7, pc}
	...

0800e518 <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800e518:	b580      	push	{r7, lr}
 800e51a:	b082      	sub	sp, #8
 800e51c:	af00      	add	r7, sp, #0
 800e51e:	4603      	mov	r3, r0
 800e520:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800e522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e526:	f113 0f0e 	cmn.w	r3, #14
 800e52a:	d008      	beq.n	800e53e <lwip_netconn_err_to_msg+0x26>
 800e52c:	f113 0f0d 	cmn.w	r3, #13
 800e530:	d003      	beq.n	800e53a <lwip_netconn_err_to_msg+0x22>
 800e532:	f113 0f0f 	cmn.w	r3, #15
 800e536:	d004      	beq.n	800e542 <lwip_netconn_err_to_msg+0x2a>
 800e538:	e005      	b.n	800e546 <lwip_netconn_err_to_msg+0x2e>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800e53a:	4b0a      	ldr	r3, [pc, #40]	; (800e564 <lwip_netconn_err_to_msg+0x4c>)
 800e53c:	e00e      	b.n	800e55c <lwip_netconn_err_to_msg+0x44>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800e53e:	4b0a      	ldr	r3, [pc, #40]	; (800e568 <lwip_netconn_err_to_msg+0x50>)
 800e540:	e00c      	b.n	800e55c <lwip_netconn_err_to_msg+0x44>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800e542:	4b0a      	ldr	r3, [pc, #40]	; (800e56c <lwip_netconn_err_to_msg+0x54>)
 800e544:	e00a      	b.n	800e55c <lwip_netconn_err_to_msg+0x44>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800e546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d005      	beq.n	800e55a <lwip_netconn_err_to_msg+0x42>
 800e54e:	4b08      	ldr	r3, [pc, #32]	; (800e570 <lwip_netconn_err_to_msg+0x58>)
 800e550:	227d      	movs	r2, #125	; 0x7d
 800e552:	4908      	ldr	r1, [pc, #32]	; (800e574 <lwip_netconn_err_to_msg+0x5c>)
 800e554:	4808      	ldr	r0, [pc, #32]	; (800e578 <lwip_netconn_err_to_msg+0x60>)
 800e556:	f012 fdf3 	bl	8021140 <iprintf>
      return NULL;
 800e55a:	2300      	movs	r3, #0
  }
}
 800e55c:	4618      	mov	r0, r3
 800e55e:	3708      	adds	r7, #8
 800e560:	46bd      	mov	sp, r7
 800e562:	bd80      	pop	{r7, pc}
 800e564:	080270dc 	.word	0x080270dc
 800e568:	080270dd 	.word	0x080270dd
 800e56c:	080270de 	.word	0x080270de
 800e570:	08023748 	.word	0x08023748
 800e574:	0802379c 	.word	0x0802379c
 800e578:	080237ac 	.word	0x080237ac

0800e57c <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800e57c:	b580      	push	{r7, lr}
 800e57e:	b082      	sub	sp, #8
 800e580:	af00      	add	r7, sp, #0
 800e582:	6078      	str	r0, [r7, #4]
 800e584:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800e586:	683b      	ldr	r3, [r7, #0]
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d105      	bne.n	800e598 <lwip_netconn_is_err_msg+0x1c>
 800e58c:	4b12      	ldr	r3, [pc, #72]	; (800e5d8 <lwip_netconn_is_err_msg+0x5c>)
 800e58e:	2285      	movs	r2, #133	; 0x85
 800e590:	4912      	ldr	r1, [pc, #72]	; (800e5dc <lwip_netconn_is_err_msg+0x60>)
 800e592:	4813      	ldr	r0, [pc, #76]	; (800e5e0 <lwip_netconn_is_err_msg+0x64>)
 800e594:	f012 fdd4 	bl	8021140 <iprintf>

  if (msg == &netconn_aborted) {
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	4a12      	ldr	r2, [pc, #72]	; (800e5e4 <lwip_netconn_is_err_msg+0x68>)
 800e59c:	4293      	cmp	r3, r2
 800e59e:	d104      	bne.n	800e5aa <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800e5a0:	683b      	ldr	r3, [r7, #0]
 800e5a2:	22f3      	movs	r2, #243	; 0xf3
 800e5a4:	701a      	strb	r2, [r3, #0]
    return 1;
 800e5a6:	2301      	movs	r3, #1
 800e5a8:	e012      	b.n	800e5d0 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	4a0e      	ldr	r2, [pc, #56]	; (800e5e8 <lwip_netconn_is_err_msg+0x6c>)
 800e5ae:	4293      	cmp	r3, r2
 800e5b0:	d104      	bne.n	800e5bc <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800e5b2:	683b      	ldr	r3, [r7, #0]
 800e5b4:	22f2      	movs	r2, #242	; 0xf2
 800e5b6:	701a      	strb	r2, [r3, #0]
    return 1;
 800e5b8:	2301      	movs	r3, #1
 800e5ba:	e009      	b.n	800e5d0 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	4a0b      	ldr	r2, [pc, #44]	; (800e5ec <lwip_netconn_is_err_msg+0x70>)
 800e5c0:	4293      	cmp	r3, r2
 800e5c2:	d104      	bne.n	800e5ce <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800e5c4:	683b      	ldr	r3, [r7, #0]
 800e5c6:	22f1      	movs	r2, #241	; 0xf1
 800e5c8:	701a      	strb	r2, [r3, #0]
    return 1;
 800e5ca:	2301      	movs	r3, #1
 800e5cc:	e000      	b.n	800e5d0 <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800e5ce:	2300      	movs	r3, #0
}
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	3708      	adds	r7, #8
 800e5d4:	46bd      	mov	sp, r7
 800e5d6:	bd80      	pop	{r7, pc}
 800e5d8:	08023748 	.word	0x08023748
 800e5dc:	080237d4 	.word	0x080237d4
 800e5e0:	080237ac 	.word	0x080237ac
 800e5e4:	080270dc 	.word	0x080270dc
 800e5e8:	080270dd 	.word	0x080270dd
 800e5ec:	080270de 	.word	0x080270de

0800e5f0 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800e5f0:	b580      	push	{r7, lr}
 800e5f2:	b088      	sub	sp, #32
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	60f8      	str	r0, [r7, #12]
 800e5f8:	60b9      	str	r1, [r7, #8]
 800e5fa:	607a      	str	r2, [r7, #4]
 800e5fc:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800e5fe:	68bb      	ldr	r3, [r7, #8]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d105      	bne.n	800e610 <recv_udp+0x20>
 800e604:	4b34      	ldr	r3, [pc, #208]	; (800e6d8 <recv_udp+0xe8>)
 800e606:	22e5      	movs	r2, #229	; 0xe5
 800e608:	4934      	ldr	r1, [pc, #208]	; (800e6dc <recv_udp+0xec>)
 800e60a:	4835      	ldr	r0, [pc, #212]	; (800e6e0 <recv_udp+0xf0>)
 800e60c:	f012 fd98 	bl	8021140 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	2b00      	cmp	r3, #0
 800e614:	d105      	bne.n	800e622 <recv_udp+0x32>
 800e616:	4b30      	ldr	r3, [pc, #192]	; (800e6d8 <recv_udp+0xe8>)
 800e618:	22e6      	movs	r2, #230	; 0xe6
 800e61a:	4932      	ldr	r1, [pc, #200]	; (800e6e4 <recv_udp+0xf4>)
 800e61c:	4830      	ldr	r0, [pc, #192]	; (800e6e0 <recv_udp+0xf0>)
 800e61e:	f012 fd8f 	bl	8021140 <iprintf>
  conn = (struct netconn *)arg;
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800e626:	69fb      	ldr	r3, [r7, #28]
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d103      	bne.n	800e634 <recv_udp+0x44>
    pbuf_free(p);
 800e62c:	6878      	ldr	r0, [r7, #4]
 800e62e:	f005 fd9d 	bl	801416c <pbuf_free>
    return;
 800e632:	e04d      	b.n	800e6d0 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800e634:	69fb      	ldr	r3, [r7, #28]
 800e636:	685b      	ldr	r3, [r3, #4]
 800e638:	68ba      	ldr	r2, [r7, #8]
 800e63a:	429a      	cmp	r2, r3
 800e63c:	d005      	beq.n	800e64a <recv_udp+0x5a>
 800e63e:	4b26      	ldr	r3, [pc, #152]	; (800e6d8 <recv_udp+0xe8>)
 800e640:	22ee      	movs	r2, #238	; 0xee
 800e642:	4929      	ldr	r1, [pc, #164]	; (800e6e8 <recv_udp+0xf8>)
 800e644:	4826      	ldr	r0, [pc, #152]	; (800e6e0 <recv_udp+0xf0>)
 800e646:	f012 fd7b 	bl	8021140 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800e64a:	69fb      	ldr	r3, [r7, #28]
 800e64c:	3310      	adds	r3, #16
 800e64e:	4618      	mov	r0, r3
 800e650:	f007 f9b7 	bl	80159c2 <sys_mbox_valid>
 800e654:	4603      	mov	r3, r0
 800e656:	2b00      	cmp	r3, #0
 800e658:	d103      	bne.n	800e662 <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800e65a:	6878      	ldr	r0, [r7, #4]
 800e65c:	f005 fd86 	bl	801416c <pbuf_free>
    return;
 800e660:	e036      	b.n	800e6d0 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800e662:	2006      	movs	r0, #6
 800e664:	f004 fda8 	bl	80131b8 <memp_malloc>
 800e668:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800e66a:	69bb      	ldr	r3, [r7, #24]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d103      	bne.n	800e678 <recv_udp+0x88>
    pbuf_free(p);
 800e670:	6878      	ldr	r0, [r7, #4]
 800e672:	f005 fd7b 	bl	801416c <pbuf_free>
    return;
 800e676:	e02b      	b.n	800e6d0 <recv_udp+0xe0>
  } else {
    buf->p = p;
 800e678:	69bb      	ldr	r3, [r7, #24]
 800e67a:	687a      	ldr	r2, [r7, #4]
 800e67c:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800e67e:	69bb      	ldr	r3, [r7, #24]
 800e680:	687a      	ldr	r2, [r7, #4]
 800e682:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800e684:	683b      	ldr	r3, [r7, #0]
 800e686:	2b00      	cmp	r3, #0
 800e688:	d002      	beq.n	800e690 <recv_udp+0xa0>
 800e68a:	683b      	ldr	r3, [r7, #0]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	e000      	b.n	800e692 <recv_udp+0xa2>
 800e690:	2300      	movs	r3, #0
 800e692:	69ba      	ldr	r2, [r7, #24]
 800e694:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800e696:	69bb      	ldr	r3, [r7, #24]
 800e698:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e69a:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	891b      	ldrh	r3, [r3, #8]
 800e6a0:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800e6a2:	69fb      	ldr	r3, [r7, #28]
 800e6a4:	3310      	adds	r3, #16
 800e6a6:	69b9      	ldr	r1, [r7, #24]
 800e6a8:	4618      	mov	r0, r3
 800e6aa:	f007 f915 	bl	80158d8 <sys_mbox_trypost>
 800e6ae:	4603      	mov	r3, r0
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d003      	beq.n	800e6bc <recv_udp+0xcc>
    netbuf_delete(buf);
 800e6b4:	69b8      	ldr	r0, [r7, #24]
 800e6b6:	f004 fe1f 	bl	80132f8 <netbuf_delete>
    return;
 800e6ba:	e009      	b.n	800e6d0 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800e6bc:	69fb      	ldr	r3, [r7, #28]
 800e6be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d005      	beq.n	800e6d0 <recv_udp+0xe0>
 800e6c4:	69fb      	ldr	r3, [r7, #28]
 800e6c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e6c8:	8afa      	ldrh	r2, [r7, #22]
 800e6ca:	2100      	movs	r1, #0
 800e6cc:	69f8      	ldr	r0, [r7, #28]
 800e6ce:	4798      	blx	r3
  }
}
 800e6d0:	3720      	adds	r7, #32
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	bd80      	pop	{r7, pc}
 800e6d6:	bf00      	nop
 800e6d8:	08023748 	.word	0x08023748
 800e6dc:	080237e0 	.word	0x080237e0
 800e6e0:	080237ac 	.word	0x080237ac
 800e6e4:	08023804 	.word	0x08023804
 800e6e8:	08023824 	.word	0x08023824

0800e6ec <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800e6ec:	b580      	push	{r7, lr}
 800e6ee:	b088      	sub	sp, #32
 800e6f0:	af00      	add	r7, sp, #0
 800e6f2:	60f8      	str	r0, [r7, #12]
 800e6f4:	60b9      	str	r1, [r7, #8]
 800e6f6:	607a      	str	r2, [r7, #4]
 800e6f8:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800e6fa:	68bb      	ldr	r3, [r7, #8]
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d106      	bne.n	800e70e <recv_tcp+0x22>
 800e700:	4b36      	ldr	r3, [pc, #216]	; (800e7dc <recv_tcp+0xf0>)
 800e702:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800e706:	4936      	ldr	r1, [pc, #216]	; (800e7e0 <recv_tcp+0xf4>)
 800e708:	4836      	ldr	r0, [pc, #216]	; (800e7e4 <recv_tcp+0xf8>)
 800e70a:	f012 fd19 	bl	8021140 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d106      	bne.n	800e722 <recv_tcp+0x36>
 800e714:	4b31      	ldr	r3, [pc, #196]	; (800e7dc <recv_tcp+0xf0>)
 800e716:	f240 122d 	movw	r2, #301	; 0x12d
 800e71a:	4933      	ldr	r1, [pc, #204]	; (800e7e8 <recv_tcp+0xfc>)
 800e71c:	4831      	ldr	r0, [pc, #196]	; (800e7e4 <recv_tcp+0xf8>)
 800e71e:	f012 fd0f 	bl	8021140 <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800e722:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e726:	2b00      	cmp	r3, #0
 800e728:	d006      	beq.n	800e738 <recv_tcp+0x4c>
 800e72a:	4b2c      	ldr	r3, [pc, #176]	; (800e7dc <recv_tcp+0xf0>)
 800e72c:	f44f 7297 	mov.w	r2, #302	; 0x12e
 800e730:	492e      	ldr	r1, [pc, #184]	; (800e7ec <recv_tcp+0x100>)
 800e732:	482c      	ldr	r0, [pc, #176]	; (800e7e4 <recv_tcp+0xf8>)
 800e734:	f012 fd04 	bl	8021140 <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800e73c:	697b      	ldr	r3, [r7, #20]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d102      	bne.n	800e748 <recv_tcp+0x5c>
    return ERR_VAL;
 800e742:	f06f 0305 	mvn.w	r3, #5
 800e746:	e045      	b.n	800e7d4 <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800e748:	697b      	ldr	r3, [r7, #20]
 800e74a:	685b      	ldr	r3, [r3, #4]
 800e74c:	68ba      	ldr	r2, [r7, #8]
 800e74e:	429a      	cmp	r2, r3
 800e750:	d006      	beq.n	800e760 <recv_tcp+0x74>
 800e752:	4b22      	ldr	r3, [pc, #136]	; (800e7dc <recv_tcp+0xf0>)
 800e754:	f240 1235 	movw	r2, #309	; 0x135
 800e758:	4925      	ldr	r1, [pc, #148]	; (800e7f0 <recv_tcp+0x104>)
 800e75a:	4822      	ldr	r0, [pc, #136]	; (800e7e4 <recv_tcp+0xf8>)
 800e75c:	f012 fcf0 	bl	8021140 <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800e760:	697b      	ldr	r3, [r7, #20]
 800e762:	3310      	adds	r3, #16
 800e764:	4618      	mov	r0, r3
 800e766:	f007 f92c 	bl	80159c2 <sys_mbox_valid>
 800e76a:	4603      	mov	r3, r0
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d10d      	bne.n	800e78c <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	2b00      	cmp	r3, #0
 800e774:	d008      	beq.n	800e788 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	891b      	ldrh	r3, [r3, #8]
 800e77a:	4619      	mov	r1, r3
 800e77c:	68b8      	ldr	r0, [r7, #8]
 800e77e:	f007 fe0b 	bl	8016398 <tcp_recved>
      pbuf_free(p);
 800e782:	6878      	ldr	r0, [r7, #4]
 800e784:	f005 fcf2 	bl	801416c <pbuf_free>
    }
    return ERR_OK;
 800e788:	2300      	movs	r3, #0
 800e78a:	e023      	b.n	800e7d4 <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d005      	beq.n	800e79e <recv_tcp+0xb2>
    msg = p;
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	891b      	ldrh	r3, [r3, #8]
 800e79a:	83fb      	strh	r3, [r7, #30]
 800e79c:	e003      	b.n	800e7a6 <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800e79e:	4b15      	ldr	r3, [pc, #84]	; (800e7f4 <recv_tcp+0x108>)
 800e7a0:	61bb      	str	r3, [r7, #24]
    len = 0;
 800e7a2:	2300      	movs	r3, #0
 800e7a4:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800e7a6:	697b      	ldr	r3, [r7, #20]
 800e7a8:	3310      	adds	r3, #16
 800e7aa:	69b9      	ldr	r1, [r7, #24]
 800e7ac:	4618      	mov	r0, r3
 800e7ae:	f007 f893 	bl	80158d8 <sys_mbox_trypost>
 800e7b2:	4603      	mov	r3, r0
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d002      	beq.n	800e7be <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800e7b8:	f04f 33ff 	mov.w	r3, #4294967295
 800e7bc:	e00a      	b.n	800e7d4 <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800e7be:	697b      	ldr	r3, [r7, #20]
 800e7c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d005      	beq.n	800e7d2 <recv_tcp+0xe6>
 800e7c6:	697b      	ldr	r3, [r7, #20]
 800e7c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7ca:	8bfa      	ldrh	r2, [r7, #30]
 800e7cc:	2100      	movs	r1, #0
 800e7ce:	6978      	ldr	r0, [r7, #20]
 800e7d0:	4798      	blx	r3
  }

  return ERR_OK;
 800e7d2:	2300      	movs	r3, #0
}
 800e7d4:	4618      	mov	r0, r3
 800e7d6:	3720      	adds	r7, #32
 800e7d8:	46bd      	mov	sp, r7
 800e7da:	bd80      	pop	{r7, pc}
 800e7dc:	08023748 	.word	0x08023748
 800e7e0:	08023844 	.word	0x08023844
 800e7e4:	080237ac 	.word	0x080237ac
 800e7e8:	08023868 	.word	0x08023868
 800e7ec:	08023888 	.word	0x08023888
 800e7f0:	080238a0 	.word	0x080238a0
 800e7f4:	080270de 	.word	0x080270de

0800e7f8 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800e7f8:	b580      	push	{r7, lr}
 800e7fa:	b084      	sub	sp, #16
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	6078      	str	r0, [r7, #4]
 800e800:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d106      	bne.n	800e81a <poll_tcp+0x22>
 800e80c:	4b29      	ldr	r3, [pc, #164]	; (800e8b4 <poll_tcp+0xbc>)
 800e80e:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 800e812:	4929      	ldr	r1, [pc, #164]	; (800e8b8 <poll_tcp+0xc0>)
 800e814:	4829      	ldr	r0, [pc, #164]	; (800e8bc <poll_tcp+0xc4>)
 800e816:	f012 fc93 	bl	8021140 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	785b      	ldrb	r3, [r3, #1]
 800e81e:	2b01      	cmp	r3, #1
 800e820:	d104      	bne.n	800e82c <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800e822:	2101      	movs	r1, #1
 800e824:	68f8      	ldr	r0, [r7, #12]
 800e826:	f000 ff8d 	bl	800f744 <lwip_netconn_do_writemore>
 800e82a:	e016      	b.n	800e85a <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	785b      	ldrb	r3, [r3, #1]
 800e830:	2b04      	cmp	r3, #4
 800e832:	d112      	bne.n	800e85a <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	6a1b      	ldr	r3, [r3, #32]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d00a      	beq.n	800e852 <poll_tcp+0x5a>
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	6a1b      	ldr	r3, [r3, #32]
 800e840:	7a5b      	ldrb	r3, [r3, #9]
 800e842:	2b00      	cmp	r3, #0
 800e844:	d005      	beq.n	800e852 <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	6a1b      	ldr	r3, [r3, #32]
 800e84a:	7a5a      	ldrb	r2, [r3, #9]
 800e84c:	3a01      	subs	r2, #1
 800e84e:	b2d2      	uxtb	r2, r2
 800e850:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800e852:	2101      	movs	r1, #1
 800e854:	68f8      	ldr	r0, [r7, #12]
 800e856:	f000 fb3b 	bl	800eed0 <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	7f1b      	ldrb	r3, [r3, #28]
 800e85e:	f003 0310 	and.w	r3, r3, #16
 800e862:	2b00      	cmp	r3, #0
 800e864:	d021      	beq.n	800e8aa <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	685b      	ldr	r3, [r3, #4]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d01d      	beq.n	800e8aa <poll_tcp+0xb2>
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	685b      	ldr	r3, [r3, #4]
 800e872:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800e876:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800e87a:	d316      	bcc.n	800e8aa <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	685b      	ldr	r3, [r3, #4]
 800e880:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800e884:	2b04      	cmp	r3, #4
 800e886:	d810      	bhi.n	800e8aa <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	7f1b      	ldrb	r3, [r3, #28]
 800e88c:	f023 0310 	bic.w	r3, r3, #16
 800e890:	b2da      	uxtb	r2, r3
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d005      	beq.n	800e8aa <poll_tcp+0xb2>
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8a2:	2200      	movs	r2, #0
 800e8a4:	2102      	movs	r1, #2
 800e8a6:	68f8      	ldr	r0, [r7, #12]
 800e8a8:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800e8aa:	2300      	movs	r3, #0
}
 800e8ac:	4618      	mov	r0, r3
 800e8ae:	3710      	adds	r7, #16
 800e8b0:	46bd      	mov	sp, r7
 800e8b2:	bd80      	pop	{r7, pc}
 800e8b4:	08023748 	.word	0x08023748
 800e8b8:	080238c0 	.word	0x080238c0
 800e8bc:	080237ac 	.word	0x080237ac

0800e8c0 <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800e8c0:	b580      	push	{r7, lr}
 800e8c2:	b086      	sub	sp, #24
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	60f8      	str	r0, [r7, #12]
 800e8c8:	60b9      	str	r1, [r7, #8]
 800e8ca:	4613      	mov	r3, r2
 800e8cc:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800e8d2:	697b      	ldr	r3, [r7, #20]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d106      	bne.n	800e8e6 <sent_tcp+0x26>
 800e8d8:	4b20      	ldr	r3, [pc, #128]	; (800e95c <sent_tcp+0x9c>)
 800e8da:	f240 1293 	movw	r2, #403	; 0x193
 800e8de:	4920      	ldr	r1, [pc, #128]	; (800e960 <sent_tcp+0xa0>)
 800e8e0:	4820      	ldr	r0, [pc, #128]	; (800e964 <sent_tcp+0xa4>)
 800e8e2:	f012 fc2d 	bl	8021140 <iprintf>

  if (conn) {
 800e8e6:	697b      	ldr	r3, [r7, #20]
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d032      	beq.n	800e952 <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 800e8ec:	697b      	ldr	r3, [r7, #20]
 800e8ee:	785b      	ldrb	r3, [r3, #1]
 800e8f0:	2b01      	cmp	r3, #1
 800e8f2:	d104      	bne.n	800e8fe <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800e8f4:	2101      	movs	r1, #1
 800e8f6:	6978      	ldr	r0, [r7, #20]
 800e8f8:	f000 ff24 	bl	800f744 <lwip_netconn_do_writemore>
 800e8fc:	e007      	b.n	800e90e <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800e8fe:	697b      	ldr	r3, [r7, #20]
 800e900:	785b      	ldrb	r3, [r3, #1]
 800e902:	2b04      	cmp	r3, #4
 800e904:	d103      	bne.n	800e90e <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800e906:	2101      	movs	r1, #1
 800e908:	6978      	ldr	r0, [r7, #20]
 800e90a:	f000 fae1 	bl	800eed0 <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800e90e:	697b      	ldr	r3, [r7, #20]
 800e910:	685b      	ldr	r3, [r3, #4]
 800e912:	2b00      	cmp	r3, #0
 800e914:	d01d      	beq.n	800e952 <sent_tcp+0x92>
 800e916:	697b      	ldr	r3, [r7, #20]
 800e918:	685b      	ldr	r3, [r3, #4]
 800e91a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800e91e:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800e922:	d316      	bcc.n	800e952 <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800e924:	697b      	ldr	r3, [r7, #20]
 800e926:	685b      	ldr	r3, [r3, #4]
 800e928:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800e92c:	2b04      	cmp	r3, #4
 800e92e:	d810      	bhi.n	800e952 <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800e930:	697b      	ldr	r3, [r7, #20]
 800e932:	7f1b      	ldrb	r3, [r3, #28]
 800e934:	f023 0310 	bic.w	r3, r3, #16
 800e938:	b2da      	uxtb	r2, r3
 800e93a:	697b      	ldr	r3, [r7, #20]
 800e93c:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800e93e:	697b      	ldr	r3, [r7, #20]
 800e940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e942:	2b00      	cmp	r3, #0
 800e944:	d005      	beq.n	800e952 <sent_tcp+0x92>
 800e946:	697b      	ldr	r3, [r7, #20]
 800e948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e94a:	88fa      	ldrh	r2, [r7, #6]
 800e94c:	2102      	movs	r1, #2
 800e94e:	6978      	ldr	r0, [r7, #20]
 800e950:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800e952:	2300      	movs	r3, #0
}
 800e954:	4618      	mov	r0, r3
 800e956:	3718      	adds	r7, #24
 800e958:	46bd      	mov	sp, r7
 800e95a:	bd80      	pop	{r7, pc}
 800e95c:	08023748 	.word	0x08023748
 800e960:	080238c0 	.word	0x080238c0
 800e964:	080237ac 	.word	0x080237ac

0800e968 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800e968:	b580      	push	{r7, lr}
 800e96a:	b088      	sub	sp, #32
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	6078      	str	r0, [r7, #4]
 800e970:	460b      	mov	r3, r1
 800e972:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800e978:	69fb      	ldr	r3, [r7, #28]
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d106      	bne.n	800e98c <err_tcp+0x24>
 800e97e:	4b5f      	ldr	r3, [pc, #380]	; (800eafc <err_tcp+0x194>)
 800e980:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800e984:	495e      	ldr	r1, [pc, #376]	; (800eb00 <err_tcp+0x198>)
 800e986:	485f      	ldr	r0, [pc, #380]	; (800eb04 <err_tcp+0x19c>)
 800e988:	f012 fbda 	bl	8021140 <iprintf>

  SYS_ARCH_PROTECT(lev);
 800e98c:	f007 f934 	bl	8015bf8 <sys_arch_protect>
 800e990:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800e992:	69fb      	ldr	r3, [r7, #28]
 800e994:	2200      	movs	r2, #0
 800e996:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800e998:	69fb      	ldr	r3, [r7, #28]
 800e99a:	78fa      	ldrb	r2, [r7, #3]
 800e99c:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800e99e:	69fb      	ldr	r3, [r7, #28]
 800e9a0:	7f1b      	ldrb	r3, [r3, #28]
 800e9a2:	f043 0301 	orr.w	r3, r3, #1
 800e9a6:	b2da      	uxtb	r2, r3
 800e9a8:	69fb      	ldr	r3, [r7, #28]
 800e9aa:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800e9ac:	69fb      	ldr	r3, [r7, #28]
 800e9ae:	785b      	ldrb	r3, [r3, #1]
 800e9b0:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800e9b2:	69fb      	ldr	r3, [r7, #28]
 800e9b4:	2200      	movs	r2, #0
 800e9b6:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800e9b8:	69b8      	ldr	r0, [r7, #24]
 800e9ba:	f007 f92b 	bl	8015c14 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800e9be:	69fb      	ldr	r3, [r7, #28]
 800e9c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d005      	beq.n	800e9d2 <err_tcp+0x6a>
 800e9c6:	69fb      	ldr	r3, [r7, #28]
 800e9c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	2104      	movs	r1, #4
 800e9ce:	69f8      	ldr	r0, [r7, #28]
 800e9d0:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800e9d2:	69fb      	ldr	r3, [r7, #28]
 800e9d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d005      	beq.n	800e9e6 <err_tcp+0x7e>
 800e9da:	69fb      	ldr	r3, [r7, #28]
 800e9dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9de:	2200      	movs	r2, #0
 800e9e0:	2100      	movs	r1, #0
 800e9e2:	69f8      	ldr	r0, [r7, #28]
 800e9e4:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800e9e6:	69fb      	ldr	r3, [r7, #28]
 800e9e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d005      	beq.n	800e9fa <err_tcp+0x92>
 800e9ee:	69fb      	ldr	r3, [r7, #28]
 800e9f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9f2:	2200      	movs	r2, #0
 800e9f4:	2102      	movs	r1, #2
 800e9f6:	69f8      	ldr	r0, [r7, #28]
 800e9f8:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800e9fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e9fe:	4618      	mov	r0, r3
 800ea00:	f7ff fd8a 	bl	800e518 <lwip_netconn_err_to_msg>
 800ea04:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800ea06:	69fb      	ldr	r3, [r7, #28]
 800ea08:	3310      	adds	r3, #16
 800ea0a:	4618      	mov	r0, r3
 800ea0c:	f006 ffd9 	bl	80159c2 <sys_mbox_valid>
 800ea10:	4603      	mov	r3, r0
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d005      	beq.n	800ea22 <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800ea16:	69fb      	ldr	r3, [r7, #28]
 800ea18:	3310      	adds	r3, #16
 800ea1a:	6939      	ldr	r1, [r7, #16]
 800ea1c:	4618      	mov	r0, r3
 800ea1e:	f006 ff5b 	bl	80158d8 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800ea22:	69fb      	ldr	r3, [r7, #28]
 800ea24:	3314      	adds	r3, #20
 800ea26:	4618      	mov	r0, r3
 800ea28:	f006 ffcb 	bl	80159c2 <sys_mbox_valid>
 800ea2c:	4603      	mov	r3, r0
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d005      	beq.n	800ea3e <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800ea32:	69fb      	ldr	r3, [r7, #28]
 800ea34:	3314      	adds	r3, #20
 800ea36:	6939      	ldr	r1, [r7, #16]
 800ea38:	4618      	mov	r0, r3
 800ea3a:	f006 ff4d 	bl	80158d8 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800ea3e:	7dfb      	ldrb	r3, [r7, #23]
 800ea40:	2b01      	cmp	r3, #1
 800ea42:	d005      	beq.n	800ea50 <err_tcp+0xe8>
 800ea44:	7dfb      	ldrb	r3, [r7, #23]
 800ea46:	2b04      	cmp	r3, #4
 800ea48:	d002      	beq.n	800ea50 <err_tcp+0xe8>
 800ea4a:	7dfb      	ldrb	r3, [r7, #23]
 800ea4c:	2b03      	cmp	r3, #3
 800ea4e:	d143      	bne.n	800ead8 <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800ea50:	69fb      	ldr	r3, [r7, #28]
 800ea52:	7f1b      	ldrb	r3, [r3, #28]
 800ea54:	f003 0304 	and.w	r3, r3, #4
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	bf14      	ite	ne
 800ea5c:	2301      	movne	r3, #1
 800ea5e:	2300      	moveq	r3, #0
 800ea60:	b2db      	uxtb	r3, r3
 800ea62:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800ea64:	69fb      	ldr	r3, [r7, #28]
 800ea66:	7f1b      	ldrb	r3, [r3, #28]
 800ea68:	f023 0304 	bic.w	r3, r3, #4
 800ea6c:	b2da      	uxtb	r2, r3
 800ea6e:	69fb      	ldr	r3, [r7, #28]
 800ea70:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d13b      	bne.n	800eaf0 <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800ea78:	69fb      	ldr	r3, [r7, #28]
 800ea7a:	6a1b      	ldr	r3, [r3, #32]
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d106      	bne.n	800ea8e <err_tcp+0x126>
 800ea80:	4b1e      	ldr	r3, [pc, #120]	; (800eafc <err_tcp+0x194>)
 800ea82:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800ea86:	4920      	ldr	r1, [pc, #128]	; (800eb08 <err_tcp+0x1a0>)
 800ea88:	481e      	ldr	r0, [pc, #120]	; (800eb04 <err_tcp+0x19c>)
 800ea8a:	f012 fb59 	bl	8021140 <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800ea8e:	7dfb      	ldrb	r3, [r7, #23]
 800ea90:	2b04      	cmp	r3, #4
 800ea92:	d104      	bne.n	800ea9e <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800ea94:	69fb      	ldr	r3, [r7, #28]
 800ea96:	6a1b      	ldr	r3, [r3, #32]
 800ea98:	2200      	movs	r2, #0
 800ea9a:	711a      	strb	r2, [r3, #4]
 800ea9c:	e003      	b.n	800eaa6 <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800ea9e:	69fb      	ldr	r3, [r7, #28]
 800eaa0:	6a1b      	ldr	r3, [r3, #32]
 800eaa2:	78fa      	ldrb	r2, [r7, #3]
 800eaa4:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800eaa6:	69fb      	ldr	r3, [r7, #28]
 800eaa8:	6a1b      	ldr	r3, [r3, #32]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	330c      	adds	r3, #12
 800eaae:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800eab0:	68b8      	ldr	r0, [r7, #8]
 800eab2:	f007 f817 	bl	8015ae4 <sys_sem_valid>
 800eab6:	4603      	mov	r3, r0
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d106      	bne.n	800eaca <err_tcp+0x162>
 800eabc:	4b0f      	ldr	r3, [pc, #60]	; (800eafc <err_tcp+0x194>)
 800eabe:	f240 12ef 	movw	r2, #495	; 0x1ef
 800eac2:	4912      	ldr	r1, [pc, #72]	; (800eb0c <err_tcp+0x1a4>)
 800eac4:	480f      	ldr	r0, [pc, #60]	; (800eb04 <err_tcp+0x19c>)
 800eac6:	f012 fb3b 	bl	8021140 <iprintf>
      conn->current_msg = NULL;
 800eaca:	69fb      	ldr	r3, [r7, #28]
 800eacc:	2200      	movs	r2, #0
 800eace:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800ead0:	68b8      	ldr	r0, [r7, #8]
 800ead2:	f006 ffed 	bl	8015ab0 <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800ead6:	e00b      	b.n	800eaf0 <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800ead8:	69fb      	ldr	r3, [r7, #28]
 800eada:	6a1b      	ldr	r3, [r3, #32]
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d008      	beq.n	800eaf2 <err_tcp+0x18a>
 800eae0:	4b06      	ldr	r3, [pc, #24]	; (800eafc <err_tcp+0x194>)
 800eae2:	f240 12f7 	movw	r2, #503	; 0x1f7
 800eae6:	490a      	ldr	r1, [pc, #40]	; (800eb10 <err_tcp+0x1a8>)
 800eae8:	4806      	ldr	r0, [pc, #24]	; (800eb04 <err_tcp+0x19c>)
 800eaea:	f012 fb29 	bl	8021140 <iprintf>
  }
}
 800eaee:	e000      	b.n	800eaf2 <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 800eaf0:	bf00      	nop
}
 800eaf2:	bf00      	nop
 800eaf4:	3720      	adds	r7, #32
 800eaf6:	46bd      	mov	sp, r7
 800eaf8:	bd80      	pop	{r7, pc}
 800eafa:	bf00      	nop
 800eafc:	08023748 	.word	0x08023748
 800eb00:	080238c0 	.word	0x080238c0
 800eb04:	080237ac 	.word	0x080237ac
 800eb08:	080238d0 	.word	0x080238d0
 800eb0c:	080238ec 	.word	0x080238ec
 800eb10:	08023908 	.word	0x08023908

0800eb14 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800eb14:	b580      	push	{r7, lr}
 800eb16:	b084      	sub	sp, #16
 800eb18:	af00      	add	r7, sp, #0
 800eb1a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	685b      	ldr	r3, [r3, #4]
 800eb20:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800eb22:	6879      	ldr	r1, [r7, #4]
 800eb24:	68f8      	ldr	r0, [r7, #12]
 800eb26:	f008 fc11 	bl	801734c <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800eb2a:	490a      	ldr	r1, [pc, #40]	; (800eb54 <setup_tcp+0x40>)
 800eb2c:	68f8      	ldr	r0, [r7, #12]
 800eb2e:	f008 fc1f 	bl	8017370 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800eb32:	4909      	ldr	r1, [pc, #36]	; (800eb58 <setup_tcp+0x44>)
 800eb34:	68f8      	ldr	r0, [r7, #12]
 800eb36:	f008 fc3d 	bl	80173b4 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800eb3a:	2202      	movs	r2, #2
 800eb3c:	4907      	ldr	r1, [pc, #28]	; (800eb5c <setup_tcp+0x48>)
 800eb3e:	68f8      	ldr	r0, [r7, #12]
 800eb40:	f008 fc94 	bl	801746c <tcp_poll>
  tcp_err(pcb, err_tcp);
 800eb44:	4906      	ldr	r1, [pc, #24]	; (800eb60 <setup_tcp+0x4c>)
 800eb46:	68f8      	ldr	r0, [r7, #12]
 800eb48:	f008 fc56 	bl	80173f8 <tcp_err>
}
 800eb4c:	bf00      	nop
 800eb4e:	3710      	adds	r7, #16
 800eb50:	46bd      	mov	sp, r7
 800eb52:	bd80      	pop	{r7, pc}
 800eb54:	0800e6ed 	.word	0x0800e6ed
 800eb58:	0800e8c1 	.word	0x0800e8c1
 800eb5c:	0800e7f9 	.word	0x0800e7f9
 800eb60:	0800e969 	.word	0x0800e969

0800eb64 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800eb64:	b590      	push	{r4, r7, lr}
 800eb66:	b085      	sub	sp, #20
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800eb6c:	2300      	movs	r3, #0
 800eb6e:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	685b      	ldr	r3, [r3, #4]
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d006      	beq.n	800eb88 <pcb_new+0x24>
 800eb7a:	4b2b      	ldr	r3, [pc, #172]	; (800ec28 <pcb_new+0xc4>)
 800eb7c:	f240 2265 	movw	r2, #613	; 0x265
 800eb80:	492a      	ldr	r1, [pc, #168]	; (800ec2c <pcb_new+0xc8>)
 800eb82:	482b      	ldr	r0, [pc, #172]	; (800ec30 <pcb_new+0xcc>)
 800eb84:	f012 fadc 	bl	8021140 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	781b      	ldrb	r3, [r3, #0]
 800eb8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800eb92:	2b10      	cmp	r3, #16
 800eb94:	d022      	beq.n	800ebdc <pcb_new+0x78>
 800eb96:	2b20      	cmp	r3, #32
 800eb98:	d133      	bne.n	800ec02 <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	681c      	ldr	r4, [r3, #0]
 800eb9e:	7bfb      	ldrb	r3, [r7, #15]
 800eba0:	4618      	mov	r0, r3
 800eba2:	f00e f8f2 	bl	801cd8a <udp_new_ip_type>
 800eba6:	4603      	mov	r3, r0
 800eba8:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	685b      	ldr	r3, [r3, #4]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d02a      	beq.n	800ec0a <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	781b      	ldrb	r3, [r3, #0]
 800ebba:	2b22      	cmp	r3, #34	; 0x22
 800ebbc:	d104      	bne.n	800ebc8 <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	685b      	ldr	r3, [r3, #4]
 800ebc4:	2201      	movs	r2, #1
 800ebc6:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	6858      	ldr	r0, [r3, #4]
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	461a      	mov	r2, r3
 800ebd4:	4917      	ldr	r1, [pc, #92]	; (800ec34 <pcb_new+0xd0>)
 800ebd6:	f00e f85f 	bl	801cc98 <udp_recv>
      }
      break;
 800ebda:	e016      	b.n	800ec0a <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	681c      	ldr	r4, [r3, #0]
 800ebe0:	7bfb      	ldrb	r3, [r7, #15]
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	f008 fba4 	bl	8017330 <tcp_new_ip_type>
 800ebe8:	4603      	mov	r3, r0
 800ebea:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	685b      	ldr	r3, [r3, #4]
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d00b      	beq.n	800ec0e <pcb_new+0xaa>
        setup_tcp(msg->conn);
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	4618      	mov	r0, r3
 800ebfc:	f7ff ff8a 	bl	800eb14 <setup_tcp>
      }
      break;
 800ec00:	e005      	b.n	800ec0e <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	22fa      	movs	r2, #250	; 0xfa
 800ec06:	711a      	strb	r2, [r3, #4]
      return;
 800ec08:	e00a      	b.n	800ec20 <pcb_new+0xbc>
      break;
 800ec0a:	bf00      	nop
 800ec0c:	e000      	b.n	800ec10 <pcb_new+0xac>
      break;
 800ec0e:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	685b      	ldr	r3, [r3, #4]
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d102      	bne.n	800ec20 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	22ff      	movs	r2, #255	; 0xff
 800ec1e:	711a      	strb	r2, [r3, #4]
  }
}
 800ec20:	3714      	adds	r7, #20
 800ec22:	46bd      	mov	sp, r7
 800ec24:	bd90      	pop	{r4, r7, pc}
 800ec26:	bf00      	nop
 800ec28:	08023748 	.word	0x08023748
 800ec2c:	0802394c 	.word	0x0802394c
 800ec30:	080237ac 	.word	0x080237ac
 800ec34:	0800e5f1 	.word	0x0800e5f1

0800ec38 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800ec38:	b580      	push	{r7, lr}
 800ec3a:	b084      	sub	sp, #16
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	2200      	movs	r2, #0
 800ec48:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	685b      	ldr	r3, [r3, #4]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d102      	bne.n	800ec5a <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800ec54:	68f8      	ldr	r0, [r7, #12]
 800ec56:	f7ff ff85 	bl	800eb64 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800ec5a:	bf00      	nop
 800ec5c:	3710      	adds	r7, #16
 800ec5e:	46bd      	mov	sp, r7
 800ec60:	bd80      	pop	{r7, pc}
	...

0800ec64 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800ec64:	b580      	push	{r7, lr}
 800ec66:	b086      	sub	sp, #24
 800ec68:	af00      	add	r7, sp, #0
 800ec6a:	4603      	mov	r3, r0
 800ec6c:	6039      	str	r1, [r7, #0]
 800ec6e:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800ec70:	2300      	movs	r3, #0
 800ec72:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800ec74:	2007      	movs	r0, #7
 800ec76:	f004 fa9f 	bl	80131b8 <memp_malloc>
 800ec7a:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d101      	bne.n	800ec86 <netconn_alloc+0x22>
    return NULL;
 800ec82:	2300      	movs	r3, #0
 800ec84:	e052      	b.n	800ed2c <netconn_alloc+0xc8>
  }

  conn->pending_err = ERR_OK;
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	2200      	movs	r2, #0
 800ec8a:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	79fa      	ldrb	r2, [r7, #7]
 800ec90:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	2200      	movs	r2, #0
 800ec96:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800ec98:	79fb      	ldrb	r3, [r7, #7]
 800ec9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ec9e:	2b10      	cmp	r3, #16
 800eca0:	d004      	beq.n	800ecac <netconn_alloc+0x48>
 800eca2:	2b20      	cmp	r3, #32
 800eca4:	d105      	bne.n	800ecb2 <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800eca6:	2306      	movs	r3, #6
 800eca8:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800ecaa:	e00a      	b.n	800ecc2 <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800ecac:	2306      	movs	r3, #6
 800ecae:	617b      	str	r3, [r7, #20]
      break;
 800ecb0:	e007      	b.n	800ecc2 <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800ecb2:	4b20      	ldr	r3, [pc, #128]	; (800ed34 <netconn_alloc+0xd0>)
 800ecb4:	f240 22e5 	movw	r2, #741	; 0x2e5
 800ecb8:	491f      	ldr	r1, [pc, #124]	; (800ed38 <netconn_alloc+0xd4>)
 800ecba:	4820      	ldr	r0, [pc, #128]	; (800ed3c <netconn_alloc+0xd8>)
 800ecbc:	f012 fa40 	bl	8021140 <iprintf>
      goto free_and_return;
 800ecc0:	e02f      	b.n	800ed22 <netconn_alloc+0xbe>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	3310      	adds	r3, #16
 800ecc6:	6979      	ldr	r1, [r7, #20]
 800ecc8:	4618      	mov	r0, r3
 800ecca:	f006 fdd1 	bl	8015870 <sys_mbox_new>
 800ecce:	4603      	mov	r3, r0
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d125      	bne.n	800ed20 <netconn_alloc+0xbc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	330c      	adds	r3, #12
 800ecd8:	2100      	movs	r1, #0
 800ecda:	4618      	mov	r0, r3
 800ecdc:	f006 fe8f 	bl	80159fe <sys_sem_new>
 800ece0:	4603      	mov	r3, r0
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d005      	beq.n	800ecf2 <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	3310      	adds	r3, #16
 800ecea:	4618      	mov	r0, r3
 800ecec:	f006 fde2 	bl	80158b4 <sys_mbox_free>
    goto free_and_return;
 800ecf0:	e017      	b.n	800ed22 <netconn_alloc+0xbe>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	3314      	adds	r3, #20
 800ecf6:	4618      	mov	r0, r3
 800ecf8:	f006 fe74 	bl	80159e4 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	2200      	movs	r2, #0
 800ed00:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	f04f 32ff 	mov.w	r2, #4294967295
 800ed08:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	683a      	ldr	r2, [r7, #0]
 800ed0e:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	2200      	movs	r2, #0
 800ed14:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	7cfa      	ldrb	r2, [r7, #19]
 800ed1a:	771a      	strb	r2, [r3, #28]
  return conn;
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	e005      	b.n	800ed2c <netconn_alloc+0xc8>
    goto free_and_return;
 800ed20:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800ed22:	68f9      	ldr	r1, [r7, #12]
 800ed24:	2007      	movs	r0, #7
 800ed26:	f004 fabd 	bl	80132a4 <memp_free>
  return NULL;
 800ed2a:	2300      	movs	r3, #0
}
 800ed2c:	4618      	mov	r0, r3
 800ed2e:	3718      	adds	r7, #24
 800ed30:	46bd      	mov	sp, r7
 800ed32:	bd80      	pop	{r7, pc}
 800ed34:	08023748 	.word	0x08023748
 800ed38:	0802396c 	.word	0x0802396c
 800ed3c:	080237ac 	.word	0x080237ac

0800ed40 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800ed40:	b580      	push	{r7, lr}
 800ed42:	b082      	sub	sp, #8
 800ed44:	af00      	add	r7, sp, #0
 800ed46:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	685b      	ldr	r3, [r3, #4]
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d006      	beq.n	800ed5e <netconn_free+0x1e>
 800ed50:	4b1b      	ldr	r3, [pc, #108]	; (800edc0 <netconn_free+0x80>)
 800ed52:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800ed56:	491b      	ldr	r1, [pc, #108]	; (800edc4 <netconn_free+0x84>)
 800ed58:	481b      	ldr	r0, [pc, #108]	; (800edc8 <netconn_free+0x88>)
 800ed5a:	f012 f9f1 	bl	8021140 <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	3310      	adds	r3, #16
 800ed62:	4618      	mov	r0, r3
 800ed64:	f006 fe2d 	bl	80159c2 <sys_mbox_valid>
 800ed68:	4603      	mov	r3, r0
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d006      	beq.n	800ed7c <netconn_free+0x3c>
 800ed6e:	4b14      	ldr	r3, [pc, #80]	; (800edc0 <netconn_free+0x80>)
 800ed70:	f44f 7249 	mov.w	r2, #804	; 0x324
 800ed74:	4915      	ldr	r1, [pc, #84]	; (800edcc <netconn_free+0x8c>)
 800ed76:	4814      	ldr	r0, [pc, #80]	; (800edc8 <netconn_free+0x88>)
 800ed78:	f012 f9e2 	bl	8021140 <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	3314      	adds	r3, #20
 800ed80:	4618      	mov	r0, r3
 800ed82:	f006 fe1e 	bl	80159c2 <sys_mbox_valid>
 800ed86:	4603      	mov	r3, r0
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d006      	beq.n	800ed9a <netconn_free+0x5a>
 800ed8c:	4b0c      	ldr	r3, [pc, #48]	; (800edc0 <netconn_free+0x80>)
 800ed8e:	f240 3227 	movw	r2, #807	; 0x327
 800ed92:	490f      	ldr	r1, [pc, #60]	; (800edd0 <netconn_free+0x90>)
 800ed94:	480c      	ldr	r0, [pc, #48]	; (800edc8 <netconn_free+0x88>)
 800ed96:	f012 f9d3 	bl	8021140 <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	330c      	adds	r3, #12
 800ed9e:	4618      	mov	r0, r3
 800eda0:	f006 fe93 	bl	8015aca <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	330c      	adds	r3, #12
 800eda8:	4618      	mov	r0, r3
 800edaa:	f006 feac 	bl	8015b06 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800edae:	6879      	ldr	r1, [r7, #4]
 800edb0:	2007      	movs	r0, #7
 800edb2:	f004 fa77 	bl	80132a4 <memp_free>
}
 800edb6:	bf00      	nop
 800edb8:	3708      	adds	r7, #8
 800edba:	46bd      	mov	sp, r7
 800edbc:	bd80      	pop	{r7, pc}
 800edbe:	bf00      	nop
 800edc0:	08023748 	.word	0x08023748
 800edc4:	08023994 	.word	0x08023994
 800edc8:	080237ac 	.word	0x080237ac
 800edcc:	080239c4 	.word	0x080239c4
 800edd0:	08023a00 	.word	0x08023a00

0800edd4 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800edd4:	b580      	push	{r7, lr}
 800edd6:	b086      	sub	sp, #24
 800edd8:	af00      	add	r7, sp, #0
 800edda:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	3310      	adds	r3, #16
 800ede0:	4618      	mov	r0, r3
 800ede2:	f006 fdee 	bl	80159c2 <sys_mbox_valid>
 800ede6:	4603      	mov	r3, r0
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d02f      	beq.n	800ee4c <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800edec:	e018      	b.n	800ee20 <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	781b      	ldrb	r3, [r3, #0]
 800edf2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800edf6:	2b10      	cmp	r3, #16
 800edf8:	d10e      	bne.n	800ee18 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800edfa:	693b      	ldr	r3, [r7, #16]
 800edfc:	f107 020f 	add.w	r2, r7, #15
 800ee00:	4611      	mov	r1, r2
 800ee02:	4618      	mov	r0, r3
 800ee04:	f7ff fbba 	bl	800e57c <lwip_netconn_is_err_msg>
 800ee08:	4603      	mov	r3, r0
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d108      	bne.n	800ee20 <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800ee0e:	693b      	ldr	r3, [r7, #16]
 800ee10:	4618      	mov	r0, r3
 800ee12:	f005 f9ab 	bl	801416c <pbuf_free>
 800ee16:	e003      	b.n	800ee20 <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800ee18:	693b      	ldr	r3, [r7, #16]
 800ee1a:	4618      	mov	r0, r3
 800ee1c:	f004 fa6c 	bl	80132f8 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	3310      	adds	r3, #16
 800ee24:	f107 0210 	add.w	r2, r7, #16
 800ee28:	4611      	mov	r1, r2
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	f006 fdad 	bl	801598a <sys_arch_mbox_tryfetch>
 800ee30:	4603      	mov	r3, r0
 800ee32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee36:	d1da      	bne.n	800edee <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	3310      	adds	r3, #16
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	f006 fd39 	bl	80158b4 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	3310      	adds	r3, #16
 800ee46:	4618      	mov	r0, r3
 800ee48:	f006 fdcc 	bl	80159e4 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	3314      	adds	r3, #20
 800ee50:	4618      	mov	r0, r3
 800ee52:	f006 fdb6 	bl	80159c2 <sys_mbox_valid>
 800ee56:	4603      	mov	r3, r0
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d034      	beq.n	800eec6 <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800ee5c:	e01d      	b.n	800ee9a <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800ee5e:	693b      	ldr	r3, [r7, #16]
 800ee60:	f107 020e 	add.w	r2, r7, #14
 800ee64:	4611      	mov	r1, r2
 800ee66:	4618      	mov	r0, r3
 800ee68:	f7ff fb88 	bl	800e57c <lwip_netconn_is_err_msg>
 800ee6c:	4603      	mov	r3, r0
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d113      	bne.n	800ee9a <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800ee72:	693b      	ldr	r3, [r7, #16]
 800ee74:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800ee76:	6978      	ldr	r0, [r7, #20]
 800ee78:	f7ff ffac 	bl	800edd4 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800ee7c:	697b      	ldr	r3, [r7, #20]
 800ee7e:	685b      	ldr	r3, [r3, #4]
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d007      	beq.n	800ee94 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800ee84:	697b      	ldr	r3, [r7, #20]
 800ee86:	685b      	ldr	r3, [r3, #4]
 800ee88:	4618      	mov	r0, r3
 800ee8a:	f007 fa1f 	bl	80162cc <tcp_abort>
            newconn->pcb.tcp = NULL;
 800ee8e:	697b      	ldr	r3, [r7, #20]
 800ee90:	2200      	movs	r2, #0
 800ee92:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800ee94:	6978      	ldr	r0, [r7, #20]
 800ee96:	f7ff ff53 	bl	800ed40 <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	3314      	adds	r3, #20
 800ee9e:	f107 0210 	add.w	r2, r7, #16
 800eea2:	4611      	mov	r1, r2
 800eea4:	4618      	mov	r0, r3
 800eea6:	f006 fd70 	bl	801598a <sys_arch_mbox_tryfetch>
 800eeaa:	4603      	mov	r3, r0
 800eeac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eeb0:	d1d5      	bne.n	800ee5e <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	3314      	adds	r3, #20
 800eeb6:	4618      	mov	r0, r3
 800eeb8:	f006 fcfc 	bl	80158b4 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	3314      	adds	r3, #20
 800eec0:	4618      	mov	r0, r3
 800eec2:	f006 fd8f 	bl	80159e4 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800eec6:	bf00      	nop
 800eec8:	3718      	adds	r7, #24
 800eeca:	46bd      	mov	sp, r7
 800eecc:	bd80      	pop	{r7, pc}
	...

0800eed0 <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800eed0:	b580      	push	{r7, lr}
 800eed2:	b086      	sub	sp, #24
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	6078      	str	r0, [r7, #4]
 800eed8:	460b      	mov	r3, r1
 800eeda:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800eedc:	2300      	movs	r3, #0
 800eede:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d106      	bne.n	800eef4 <lwip_netconn_do_close_internal+0x24>
 800eee6:	4ba1      	ldr	r3, [pc, #644]	; (800f16c <lwip_netconn_do_close_internal+0x29c>)
 800eee8:	f240 32a2 	movw	r2, #930	; 0x3a2
 800eeec:	49a0      	ldr	r1, [pc, #640]	; (800f170 <lwip_netconn_do_close_internal+0x2a0>)
 800eeee:	48a1      	ldr	r0, [pc, #644]	; (800f174 <lwip_netconn_do_close_internal+0x2a4>)
 800eef0:	f012 f926 	bl	8021140 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	781b      	ldrb	r3, [r3, #0]
 800eef8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800eefc:	2b10      	cmp	r3, #16
 800eefe:	d006      	beq.n	800ef0e <lwip_netconn_do_close_internal+0x3e>
 800ef00:	4b9a      	ldr	r3, [pc, #616]	; (800f16c <lwip_netconn_do_close_internal+0x29c>)
 800ef02:	f240 32a3 	movw	r2, #931	; 0x3a3
 800ef06:	499c      	ldr	r1, [pc, #624]	; (800f178 <lwip_netconn_do_close_internal+0x2a8>)
 800ef08:	489a      	ldr	r0, [pc, #616]	; (800f174 <lwip_netconn_do_close_internal+0x2a4>)
 800ef0a:	f012 f919 	bl	8021140 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	785b      	ldrb	r3, [r3, #1]
 800ef12:	2b04      	cmp	r3, #4
 800ef14:	d006      	beq.n	800ef24 <lwip_netconn_do_close_internal+0x54>
 800ef16:	4b95      	ldr	r3, [pc, #596]	; (800f16c <lwip_netconn_do_close_internal+0x29c>)
 800ef18:	f44f 7269 	mov.w	r2, #932	; 0x3a4
 800ef1c:	4997      	ldr	r1, [pc, #604]	; (800f17c <lwip_netconn_do_close_internal+0x2ac>)
 800ef1e:	4895      	ldr	r0, [pc, #596]	; (800f174 <lwip_netconn_do_close_internal+0x2a4>)
 800ef20:	f012 f90e 	bl	8021140 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	685b      	ldr	r3, [r3, #4]
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d106      	bne.n	800ef3a <lwip_netconn_do_close_internal+0x6a>
 800ef2c:	4b8f      	ldr	r3, [pc, #572]	; (800f16c <lwip_netconn_do_close_internal+0x29c>)
 800ef2e:	f240 32a5 	movw	r2, #933	; 0x3a5
 800ef32:	4993      	ldr	r1, [pc, #588]	; (800f180 <lwip_netconn_do_close_internal+0x2b0>)
 800ef34:	488f      	ldr	r0, [pc, #572]	; (800f174 <lwip_netconn_do_close_internal+0x2a4>)
 800ef36:	f012 f903 	bl	8021140 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	6a1b      	ldr	r3, [r3, #32]
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d106      	bne.n	800ef50 <lwip_netconn_do_close_internal+0x80>
 800ef42:	4b8a      	ldr	r3, [pc, #552]	; (800f16c <lwip_netconn_do_close_internal+0x29c>)
 800ef44:	f240 32a6 	movw	r2, #934	; 0x3a6
 800ef48:	498e      	ldr	r1, [pc, #568]	; (800f184 <lwip_netconn_do_close_internal+0x2b4>)
 800ef4a:	488a      	ldr	r0, [pc, #552]	; (800f174 <lwip_netconn_do_close_internal+0x2a4>)
 800ef4c:	f012 f8f8 	bl	8021140 <iprintf>

  tpcb = conn->pcb.tcp;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	685b      	ldr	r3, [r3, #4]
 800ef54:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	6a1b      	ldr	r3, [r3, #32]
 800ef5a:	7a1b      	ldrb	r3, [r3, #8]
 800ef5c:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800ef5e:	7bfb      	ldrb	r3, [r7, #15]
 800ef60:	f003 0301 	and.w	r3, r3, #1
 800ef64:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800ef66:	7bfb      	ldrb	r3, [r7, #15]
 800ef68:	f003 0302 	and.w	r3, r3, #2
 800ef6c:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800ef6e:	7bfb      	ldrb	r3, [r7, #15]
 800ef70:	2b03      	cmp	r3, #3
 800ef72:	d102      	bne.n	800ef7a <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800ef74:	2301      	movs	r3, #1
 800ef76:	75bb      	strb	r3, [r7, #22]
 800ef78:	e01f      	b.n	800efba <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800ef7a:	7bbb      	ldrb	r3, [r7, #14]
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d00e      	beq.n	800ef9e <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800ef80:	693b      	ldr	r3, [r7, #16]
 800ef82:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800ef84:	2b05      	cmp	r3, #5
 800ef86:	d007      	beq.n	800ef98 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800ef88:	693b      	ldr	r3, [r7, #16]
 800ef8a:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800ef8c:	2b06      	cmp	r3, #6
 800ef8e:	d003      	beq.n	800ef98 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800ef90:	693b      	ldr	r3, [r7, #16]
 800ef92:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800ef94:	2b08      	cmp	r3, #8
 800ef96:	d102      	bne.n	800ef9e <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800ef98:	2301      	movs	r3, #1
 800ef9a:	75bb      	strb	r3, [r7, #22]
 800ef9c:	e00d      	b.n	800efba <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800ef9e:	7b7b      	ldrb	r3, [r7, #13]
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d008      	beq.n	800efb6 <lwip_netconn_do_close_internal+0xe6>
 800efa4:	693b      	ldr	r3, [r7, #16]
 800efa6:	8b5b      	ldrh	r3, [r3, #26]
 800efa8:	f003 0310 	and.w	r3, r3, #16
 800efac:	2b00      	cmp	r3, #0
 800efae:	d002      	beq.n	800efb6 <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800efb0:	2301      	movs	r3, #1
 800efb2:	75bb      	strb	r3, [r7, #22]
 800efb4:	e001      	b.n	800efba <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800efb6:	2300      	movs	r3, #0
 800efb8:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800efba:	7dbb      	ldrb	r3, [r7, #22]
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d003      	beq.n	800efc8 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800efc0:	2100      	movs	r1, #0
 800efc2:	6938      	ldr	r0, [r7, #16]
 800efc4:	f008 f9c2 	bl	801734c <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800efc8:	693b      	ldr	r3, [r7, #16]
 800efca:	7d1b      	ldrb	r3, [r3, #20]
 800efcc:	2b01      	cmp	r3, #1
 800efce:	d104      	bne.n	800efda <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800efd0:	2100      	movs	r1, #0
 800efd2:	6938      	ldr	r0, [r7, #16]
 800efd4:	f008 fa32 	bl	801743c <tcp_accept>
 800efd8:	e01d      	b.n	800f016 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800efda:	7bbb      	ldrb	r3, [r7, #14]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d007      	beq.n	800eff0 <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800efe0:	2100      	movs	r1, #0
 800efe2:	6938      	ldr	r0, [r7, #16]
 800efe4:	f008 f9c4 	bl	8017370 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800efe8:	2100      	movs	r1, #0
 800efea:	6938      	ldr	r0, [r7, #16]
 800efec:	f008 fa26 	bl	801743c <tcp_accept>
    }
    if (shut_tx) {
 800eff0:	7b7b      	ldrb	r3, [r7, #13]
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d003      	beq.n	800effe <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800eff6:	2100      	movs	r1, #0
 800eff8:	6938      	ldr	r0, [r7, #16]
 800effa:	f008 f9db 	bl	80173b4 <tcp_sent>
    }
    if (shut_close) {
 800effe:	7dbb      	ldrb	r3, [r7, #22]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d008      	beq.n	800f016 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800f004:	2200      	movs	r2, #0
 800f006:	2100      	movs	r1, #0
 800f008:	6938      	ldr	r0, [r7, #16]
 800f00a:	f008 fa2f 	bl	801746c <tcp_poll>
      tcp_err(tpcb, NULL);
 800f00e:	2100      	movs	r1, #0
 800f010:	6938      	ldr	r0, [r7, #16]
 800f012:	f008 f9f1 	bl	80173f8 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800f016:	7dbb      	ldrb	r3, [r7, #22]
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d005      	beq.n	800f028 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800f01c:	6938      	ldr	r0, [r7, #16]
 800f01e:	f007 f811 	bl	8016044 <tcp_close>
 800f022:	4603      	mov	r3, r0
 800f024:	75fb      	strb	r3, [r7, #23]
 800f026:	e007      	b.n	800f038 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800f028:	7bbb      	ldrb	r3, [r7, #14]
 800f02a:	7b7a      	ldrb	r2, [r7, #13]
 800f02c:	4619      	mov	r1, r3
 800f02e:	6938      	ldr	r0, [r7, #16]
 800f030:	f007 f834 	bl	801609c <tcp_shutdown>
 800f034:	4603      	mov	r3, r0
 800f036:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 800f038:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d102      	bne.n	800f046 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800f040:	2301      	movs	r3, #1
 800f042:	757b      	strb	r3, [r7, #21]
 800f044:	e016      	b.n	800f074 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800f046:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f04a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f04e:	d10f      	bne.n	800f070 <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	6a1b      	ldr	r3, [r3, #32]
 800f054:	7a5b      	ldrb	r3, [r3, #9]
 800f056:	2b00      	cmp	r3, #0
 800f058:	d10c      	bne.n	800f074 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800f05a:	2301      	movs	r3, #1
 800f05c:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 800f05e:	7dbb      	ldrb	r3, [r7, #22]
 800f060:	2b00      	cmp	r3, #0
 800f062:	d007      	beq.n	800f074 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800f064:	6938      	ldr	r0, [r7, #16]
 800f066:	f007 f931 	bl	80162cc <tcp_abort>
          err = ERR_OK;
 800f06a:	2300      	movs	r3, #0
 800f06c:	75fb      	strb	r3, [r7, #23]
 800f06e:	e001      	b.n	800f074 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800f070:	2301      	movs	r3, #1
 800f072:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 800f074:	7d7b      	ldrb	r3, [r7, #21]
 800f076:	2b00      	cmp	r3, #0
 800f078:	d044      	beq.n	800f104 <lwip_netconn_do_close_internal+0x234>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	6a1b      	ldr	r3, [r3, #32]
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	330c      	adds	r3, #12
 800f082:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	6a1b      	ldr	r3, [r3, #32]
 800f088:	7dfa      	ldrb	r2, [r7, #23]
 800f08a:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	2200      	movs	r2, #0
 800f090:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	2200      	movs	r2, #0
 800f096:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800f098:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d129      	bne.n	800f0f4 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 800f0a0:	7dbb      	ldrb	r3, [r7, #22]
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d00c      	beq.n	800f0c0 <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	2200      	movs	r2, #0
 800f0aa:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d005      	beq.n	800f0c0 <lwip_netconn_do_close_internal+0x1f0>
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0b8:	2200      	movs	r2, #0
 800f0ba:	2104      	movs	r1, #4
 800f0bc:	6878      	ldr	r0, [r7, #4]
 800f0be:	4798      	blx	r3
      }
      if (shut_rx) {
 800f0c0:	7bbb      	ldrb	r3, [r7, #14]
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d009      	beq.n	800f0da <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d005      	beq.n	800f0da <lwip_netconn_do_close_internal+0x20a>
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0d2:	2200      	movs	r2, #0
 800f0d4:	2100      	movs	r1, #0
 800f0d6:	6878      	ldr	r0, [r7, #4]
 800f0d8:	4798      	blx	r3
      }
      if (shut_tx) {
 800f0da:	7b7b      	ldrb	r3, [r7, #13]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d009      	beq.n	800f0f4 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d005      	beq.n	800f0f4 <lwip_netconn_do_close_internal+0x224>
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0ec:	2200      	movs	r2, #0
 800f0ee:	2102      	movs	r1, #2
 800f0f0:	6878      	ldr	r0, [r7, #4]
 800f0f2:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800f0f4:	78fb      	ldrb	r3, [r7, #3]
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d002      	beq.n	800f100 <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800f0fa:	68b8      	ldr	r0, [r7, #8]
 800f0fc:	f006 fcd8 	bl	8015ab0 <sys_sem_signal>
    }
    return ERR_OK;
 800f100:	2300      	movs	r3, #0
 800f102:	e02e      	b.n	800f162 <lwip_netconn_do_close_internal+0x292>
  }
  if (!close_finished) {
 800f104:	7d7b      	ldrb	r3, [r7, #21]
 800f106:	2b00      	cmp	r3, #0
 800f108:	d11e      	bne.n	800f148 <lwip_netconn_do_close_internal+0x278>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800f10a:	693b      	ldr	r3, [r7, #16]
 800f10c:	7d1b      	ldrb	r3, [r3, #20]
 800f10e:	2b01      	cmp	r3, #1
 800f110:	d106      	bne.n	800f120 <lwip_netconn_do_close_internal+0x250>
 800f112:	4b16      	ldr	r3, [pc, #88]	; (800f16c <lwip_netconn_do_close_internal+0x29c>)
 800f114:	f240 4241 	movw	r2, #1089	; 0x441
 800f118:	491b      	ldr	r1, [pc, #108]	; (800f188 <lwip_netconn_do_close_internal+0x2b8>)
 800f11a:	4816      	ldr	r0, [pc, #88]	; (800f174 <lwip_netconn_do_close_internal+0x2a4>)
 800f11c:	f012 f810 	bl	8021140 <iprintf>
    if (shut_tx) {
 800f120:	7b7b      	ldrb	r3, [r7, #13]
 800f122:	2b00      	cmp	r3, #0
 800f124:	d003      	beq.n	800f12e <lwip_netconn_do_close_internal+0x25e>
      tcp_sent(tpcb, sent_tcp);
 800f126:	4919      	ldr	r1, [pc, #100]	; (800f18c <lwip_netconn_do_close_internal+0x2bc>)
 800f128:	6938      	ldr	r0, [r7, #16]
 800f12a:	f008 f943 	bl	80173b4 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800f12e:	2201      	movs	r2, #1
 800f130:	4917      	ldr	r1, [pc, #92]	; (800f190 <lwip_netconn_do_close_internal+0x2c0>)
 800f132:	6938      	ldr	r0, [r7, #16]
 800f134:	f008 f99a 	bl	801746c <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800f138:	4916      	ldr	r1, [pc, #88]	; (800f194 <lwip_netconn_do_close_internal+0x2c4>)
 800f13a:	6938      	ldr	r0, [r7, #16]
 800f13c:	f008 f95c 	bl	80173f8 <tcp_err>
    tcp_arg(tpcb, conn);
 800f140:	6879      	ldr	r1, [r7, #4]
 800f142:	6938      	ldr	r0, [r7, #16]
 800f144:	f008 f902 	bl	801734c <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800f148:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d106      	bne.n	800f15e <lwip_netconn_do_close_internal+0x28e>
 800f150:	4b06      	ldr	r3, [pc, #24]	; (800f16c <lwip_netconn_do_close_internal+0x29c>)
 800f152:	f240 424d 	movw	r2, #1101	; 0x44d
 800f156:	4910      	ldr	r1, [pc, #64]	; (800f198 <lwip_netconn_do_close_internal+0x2c8>)
 800f158:	4806      	ldr	r0, [pc, #24]	; (800f174 <lwip_netconn_do_close_internal+0x2a4>)
 800f15a:	f011 fff1 	bl	8021140 <iprintf>
  return err;
 800f15e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f162:	4618      	mov	r0, r3
 800f164:	3718      	adds	r7, #24
 800f166:	46bd      	mov	sp, r7
 800f168:	bd80      	pop	{r7, pc}
 800f16a:	bf00      	nop
 800f16c:	08023748 	.word	0x08023748
 800f170:	08023a3c 	.word	0x08023a3c
 800f174:	080237ac 	.word	0x080237ac
 800f178:	08023a4c 	.word	0x08023a4c
 800f17c:	08023a6c 	.word	0x08023a6c
 800f180:	08023a90 	.word	0x08023a90
 800f184:	080238d0 	.word	0x080238d0
 800f188:	08023aa4 	.word	0x08023aa4
 800f18c:	0800e8c1 	.word	0x0800e8c1
 800f190:	0800e7f9 	.word	0x0800e7f9
 800f194:	0800e969 	.word	0x0800e969
 800f198:	08023ac8 	.word	0x08023ac8

0800f19c <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800f19c:	b580      	push	{r7, lr}
 800f19e:	b084      	sub	sp, #16
 800f1a0:	af00      	add	r7, sp, #0
 800f1a2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	785b      	ldrb	r3, [r3, #1]
 800f1ae:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800f1b0:	7afb      	ldrb	r3, [r7, #11]
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d00d      	beq.n	800f1d2 <lwip_netconn_do_delconn+0x36>
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	781b      	ldrb	r3, [r3, #0]
 800f1bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f1c0:	2b10      	cmp	r3, #16
 800f1c2:	d006      	beq.n	800f1d2 <lwip_netconn_do_delconn+0x36>
 800f1c4:	4b60      	ldr	r3, [pc, #384]	; (800f348 <lwip_netconn_do_delconn+0x1ac>)
 800f1c6:	f240 425f 	movw	r2, #1119	; 0x45f
 800f1ca:	4960      	ldr	r1, [pc, #384]	; (800f34c <lwip_netconn_do_delconn+0x1b0>)
 800f1cc:	4860      	ldr	r0, [pc, #384]	; (800f350 <lwip_netconn_do_delconn+0x1b4>)
 800f1ce:	f011 ffb7 	bl	8021140 <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800f1d2:	7afb      	ldrb	r3, [r7, #11]
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d005      	beq.n	800f1e4 <lwip_netconn_do_delconn+0x48>
 800f1d8:	7afb      	ldrb	r3, [r7, #11]
 800f1da:	2b02      	cmp	r3, #2
 800f1dc:	d002      	beq.n	800f1e4 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800f1de:	7afb      	ldrb	r3, [r7, #11]
 800f1e0:	2b03      	cmp	r3, #3
 800f1e2:	d109      	bne.n	800f1f8 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 800f1e4:	7afb      	ldrb	r3, [r7, #11]
 800f1e6:	2b03      	cmp	r3, #3
 800f1e8:	d10a      	bne.n	800f200 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	7f1b      	ldrb	r3, [r3, #28]
 800f1f0:	f003 0304 	and.w	r3, r3, #4
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d103      	bne.n	800f200 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800f1f8:	68fb      	ldr	r3, [r7, #12]
 800f1fa:	22fb      	movs	r2, #251	; 0xfb
 800f1fc:	711a      	strb	r2, [r3, #4]
 800f1fe:	e097      	b.n	800f330 <lwip_netconn_do_delconn+0x194>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800f200:	7afb      	ldrb	r3, [r7, #11]
 800f202:	2b03      	cmp	r3, #3
 800f204:	d10d      	bne.n	800f222 <lwip_netconn_do_delconn+0x86>
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	7f1b      	ldrb	r3, [r3, #28]
 800f20c:	f003 0304 	and.w	r3, r3, #4
 800f210:	2b00      	cmp	r3, #0
 800f212:	d106      	bne.n	800f222 <lwip_netconn_do_delconn+0x86>
 800f214:	4b4c      	ldr	r3, [pc, #304]	; (800f348 <lwip_netconn_do_delconn+0x1ac>)
 800f216:	f240 427b 	movw	r2, #1147	; 0x47b
 800f21a:	494e      	ldr	r1, [pc, #312]	; (800f354 <lwip_netconn_do_delconn+0x1b8>)
 800f21c:	484c      	ldr	r0, [pc, #304]	; (800f350 <lwip_netconn_do_delconn+0x1b4>)
 800f21e:	f011 ff8f 	bl	8021140 <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	2200      	movs	r2, #0
 800f226:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	4618      	mov	r0, r3
 800f22e:	f7ff fdd1 	bl	800edd4 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	685b      	ldr	r3, [r3, #4]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d05f      	beq.n	800f2fc <lwip_netconn_do_delconn+0x160>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	781b      	ldrb	r3, [r3, #0]
 800f242:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f246:	2b10      	cmp	r3, #16
 800f248:	d00e      	beq.n	800f268 <lwip_netconn_do_delconn+0xcc>
 800f24a:	2b20      	cmp	r3, #32
 800f24c:	d000      	beq.n	800f250 <lwip_netconn_do_delconn+0xb4>
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
#endif /* LWIP_TCP */
        default:
          break;
 800f24e:	e051      	b.n	800f2f4 <lwip_netconn_do_delconn+0x158>
          msg->conn->pcb.udp->recv_arg = NULL;
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	685b      	ldr	r3, [r3, #4]
 800f256:	2200      	movs	r2, #0
 800f258:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 800f25a:	68fb      	ldr	r3, [r7, #12]
 800f25c:	681b      	ldr	r3, [r3, #0]
 800f25e:	685b      	ldr	r3, [r3, #4]
 800f260:	4618      	mov	r0, r3
 800f262:	f00d fd39 	bl	801ccd8 <udp_remove>
          break;
 800f266:	e045      	b.n	800f2f4 <lwip_netconn_do_delconn+0x158>
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	6a1b      	ldr	r3, [r3, #32]
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d006      	beq.n	800f280 <lwip_netconn_do_delconn+0xe4>
 800f272:	4b35      	ldr	r3, [pc, #212]	; (800f348 <lwip_netconn_do_delconn+0x1ac>)
 800f274:	f240 4294 	movw	r2, #1172	; 0x494
 800f278:	4937      	ldr	r1, [pc, #220]	; (800f358 <lwip_netconn_do_delconn+0x1bc>)
 800f27a:	4835      	ldr	r0, [pc, #212]	; (800f350 <lwip_netconn_do_delconn+0x1b4>)
 800f27c:	f011 ff60 	bl	8021140 <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	2204      	movs	r2, #4
 800f286:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	2203      	movs	r2, #3
 800f28c:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	68fa      	ldr	r2, [r7, #12]
 800f294:	621a      	str	r2, [r3, #32]
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	2100      	movs	r1, #0
 800f29c:	4618      	mov	r0, r3
 800f29e:	f7ff fe17 	bl	800eed0 <lwip_netconn_do_close_internal>
 800f2a2:	4603      	mov	r3, r0
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d04a      	beq.n	800f33e <lwip_netconn_do_delconn+0x1a2>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	785b      	ldrb	r3, [r3, #1]
 800f2ae:	2b04      	cmp	r3, #4
 800f2b0:	d006      	beq.n	800f2c0 <lwip_netconn_do_delconn+0x124>
 800f2b2:	4b25      	ldr	r3, [pc, #148]	; (800f348 <lwip_netconn_do_delconn+0x1ac>)
 800f2b4:	f240 429a 	movw	r2, #1178	; 0x49a
 800f2b8:	4928      	ldr	r1, [pc, #160]	; (800f35c <lwip_netconn_do_delconn+0x1c0>)
 800f2ba:	4825      	ldr	r0, [pc, #148]	; (800f350 <lwip_netconn_do_delconn+0x1b4>)
 800f2bc:	f011 ff40 	bl	8021140 <iprintf>
            UNLOCK_TCPIP_CORE();
 800f2c0:	4827      	ldr	r0, [pc, #156]	; (800f360 <lwip_netconn_do_delconn+0x1c4>)
 800f2c2:	f006 fc66 	bl	8015b92 <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	330c      	adds	r3, #12
 800f2cc:	2100      	movs	r1, #0
 800f2ce:	4618      	mov	r0, r3
 800f2d0:	f006 fbbd 	bl	8015a4e <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800f2d4:	4822      	ldr	r0, [pc, #136]	; (800f360 <lwip_netconn_do_delconn+0x1c4>)
 800f2d6:	f006 fc4d 	bl	8015b74 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	785b      	ldrb	r3, [r3, #1]
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d02c      	beq.n	800f33e <lwip_netconn_do_delconn+0x1a2>
 800f2e4:	4b18      	ldr	r3, [pc, #96]	; (800f348 <lwip_netconn_do_delconn+0x1ac>)
 800f2e6:	f240 429e 	movw	r2, #1182	; 0x49e
 800f2ea:	491c      	ldr	r1, [pc, #112]	; (800f35c <lwip_netconn_do_delconn+0x1c0>)
 800f2ec:	4818      	ldr	r0, [pc, #96]	; (800f350 <lwip_netconn_do_delconn+0x1b4>)
 800f2ee:	f011 ff27 	bl	8021140 <iprintf>
          return;
 800f2f2:	e024      	b.n	800f33e <lwip_netconn_do_delconn+0x1a2>
      }
      msg->conn->pcb.tcp = NULL;
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f302:	2b00      	cmp	r3, #0
 800f304:	d007      	beq.n	800f316 <lwip_netconn_do_delconn+0x17a>
 800f306:	68fb      	ldr	r3, [r7, #12]
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f30c:	68fa      	ldr	r2, [r7, #12]
 800f30e:	6810      	ldr	r0, [r2, #0]
 800f310:	2200      	movs	r2, #0
 800f312:	2100      	movs	r1, #0
 800f314:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800f316:	68fb      	ldr	r3, [r7, #12]
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d007      	beq.n	800f330 <lwip_netconn_do_delconn+0x194>
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f326:	68fa      	ldr	r2, [r7, #12]
 800f328:	6810      	ldr	r0, [r2, #0]
 800f32a:	2200      	movs	r2, #0
 800f32c:	2102      	movs	r1, #2
 800f32e:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	330c      	adds	r3, #12
 800f336:	4618      	mov	r0, r3
 800f338:	f006 fbd4 	bl	8015ae4 <sys_sem_valid>
 800f33c:	e000      	b.n	800f340 <lwip_netconn_do_delconn+0x1a4>
          return;
 800f33e:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 800f340:	3710      	adds	r7, #16
 800f342:	46bd      	mov	sp, r7
 800f344:	bd80      	pop	{r7, pc}
 800f346:	bf00      	nop
 800f348:	08023748 	.word	0x08023748
 800f34c:	08023ad8 	.word	0x08023ad8
 800f350:	080237ac 	.word	0x080237ac
 800f354:	08023aec 	.word	0x08023aec
 800f358:	08023b0c 	.word	0x08023b0c
 800f35c:	08023b28 	.word	0x08023b28
 800f360:	24048ea0 	.word	0x24048ea0

0800f364 <lwip_netconn_do_connected>:
 *
 * @see tcp.h (struct tcp_pcb.connected) for parameters and return values
 */
static err_t
lwip_netconn_do_connected(void *arg, struct tcp_pcb *pcb, err_t err)
{
 800f364:	b580      	push	{r7, lr}
 800f366:	b088      	sub	sp, #32
 800f368:	af00      	add	r7, sp, #0
 800f36a:	60f8      	str	r0, [r7, #12]
 800f36c:	60b9      	str	r1, [r7, #8]
 800f36e:	4613      	mov	r3, r2
 800f370:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int was_blocking;
  sys_sem_t *op_completed_sem = NULL;
 800f372:	2300      	movs	r3, #0
 800f374:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(pcb);

  conn = (struct netconn *)arg;
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	61bb      	str	r3, [r7, #24]

  if (conn == NULL) {
 800f37a:	69bb      	ldr	r3, [r7, #24]
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d102      	bne.n	800f386 <lwip_netconn_do_connected+0x22>
    return ERR_VAL;
 800f380:	f06f 0305 	mvn.w	r3, #5
 800f384:	e070      	b.n	800f468 <lwip_netconn_do_connected+0x104>
  }

  LWIP_ASSERT("conn->state == NETCONN_CONNECT", conn->state == NETCONN_CONNECT);
 800f386:	69bb      	ldr	r3, [r7, #24]
 800f388:	785b      	ldrb	r3, [r3, #1]
 800f38a:	2b03      	cmp	r3, #3
 800f38c:	d006      	beq.n	800f39c <lwip_netconn_do_connected+0x38>
 800f38e:	4b38      	ldr	r3, [pc, #224]	; (800f470 <lwip_netconn_do_connected+0x10c>)
 800f390:	f240 5223 	movw	r2, #1315	; 0x523
 800f394:	4937      	ldr	r1, [pc, #220]	; (800f474 <lwip_netconn_do_connected+0x110>)
 800f396:	4838      	ldr	r0, [pc, #224]	; (800f478 <lwip_netconn_do_connected+0x114>)
 800f398:	f011 fed2 	bl	8021140 <iprintf>
  LWIP_ASSERT("(conn->current_msg != NULL) || conn->in_non_blocking_connect",
 800f39c:	69bb      	ldr	r3, [r7, #24]
 800f39e:	6a1b      	ldr	r3, [r3, #32]
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d10c      	bne.n	800f3be <lwip_netconn_do_connected+0x5a>
 800f3a4:	69bb      	ldr	r3, [r7, #24]
 800f3a6:	7f1b      	ldrb	r3, [r3, #28]
 800f3a8:	f003 0304 	and.w	r3, r3, #4
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d106      	bne.n	800f3be <lwip_netconn_do_connected+0x5a>
 800f3b0:	4b2f      	ldr	r3, [pc, #188]	; (800f470 <lwip_netconn_do_connected+0x10c>)
 800f3b2:	f240 5225 	movw	r2, #1317	; 0x525
 800f3b6:	4931      	ldr	r1, [pc, #196]	; (800f47c <lwip_netconn_do_connected+0x118>)
 800f3b8:	482f      	ldr	r0, [pc, #188]	; (800f478 <lwip_netconn_do_connected+0x114>)
 800f3ba:	f011 fec1 	bl	8021140 <iprintf>
              (conn->current_msg != NULL) || IN_NONBLOCKING_CONNECT(conn));

  if (conn->current_msg != NULL) {
 800f3be:	69bb      	ldr	r3, [r7, #24]
 800f3c0:	6a1b      	ldr	r3, [r3, #32]
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d008      	beq.n	800f3d8 <lwip_netconn_do_connected+0x74>
    conn->current_msg->err = err;
 800f3c6:	69bb      	ldr	r3, [r7, #24]
 800f3c8:	6a1b      	ldr	r3, [r3, #32]
 800f3ca:	79fa      	ldrb	r2, [r7, #7]
 800f3cc:	711a      	strb	r2, [r3, #4]
    op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800f3ce:	69bb      	ldr	r3, [r7, #24]
 800f3d0:	6a1b      	ldr	r3, [r3, #32]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	330c      	adds	r3, #12
 800f3d6:	61fb      	str	r3, [r7, #28]
  }
  if ((NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) && (err == ERR_OK)) {
 800f3d8:	69bb      	ldr	r3, [r7, #24]
 800f3da:	781b      	ldrb	r3, [r3, #0]
 800f3dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f3e0:	2b10      	cmp	r3, #16
 800f3e2:	d106      	bne.n	800f3f2 <lwip_netconn_do_connected+0x8e>
 800f3e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d102      	bne.n	800f3f2 <lwip_netconn_do_connected+0x8e>
    setup_tcp(conn);
 800f3ec:	69b8      	ldr	r0, [r7, #24]
 800f3ee:	f7ff fb91 	bl	800eb14 <setup_tcp>
  }
  was_blocking = !IN_NONBLOCKING_CONNECT(conn);
 800f3f2:	69bb      	ldr	r3, [r7, #24]
 800f3f4:	7f1b      	ldrb	r3, [r3, #28]
 800f3f6:	f003 0304 	and.w	r3, r3, #4
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	bf0c      	ite	eq
 800f3fe:	2301      	moveq	r3, #1
 800f400:	2300      	movne	r3, #0
 800f402:	b2db      	uxtb	r3, r3
 800f404:	617b      	str	r3, [r7, #20]
  SET_NONBLOCKING_CONNECT(conn, 0);
 800f406:	69bb      	ldr	r3, [r7, #24]
 800f408:	7f1b      	ldrb	r3, [r3, #28]
 800f40a:	f023 0304 	bic.w	r3, r3, #4
 800f40e:	b2da      	uxtb	r2, r3
 800f410:	69bb      	ldr	r3, [r7, #24]
 800f412:	771a      	strb	r2, [r3, #28]
  LWIP_ASSERT("blocking connect state error",
 800f414:	697b      	ldr	r3, [r7, #20]
 800f416:	2b00      	cmp	r3, #0
 800f418:	d002      	beq.n	800f420 <lwip_netconn_do_connected+0xbc>
 800f41a:	69fb      	ldr	r3, [r7, #28]
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d10c      	bne.n	800f43a <lwip_netconn_do_connected+0xd6>
 800f420:	697b      	ldr	r3, [r7, #20]
 800f422:	2b00      	cmp	r3, #0
 800f424:	d102      	bne.n	800f42c <lwip_netconn_do_connected+0xc8>
 800f426:	69fb      	ldr	r3, [r7, #28]
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d006      	beq.n	800f43a <lwip_netconn_do_connected+0xd6>
 800f42c:	4b10      	ldr	r3, [pc, #64]	; (800f470 <lwip_netconn_do_connected+0x10c>)
 800f42e:	f240 5232 	movw	r2, #1330	; 0x532
 800f432:	4913      	ldr	r1, [pc, #76]	; (800f480 <lwip_netconn_do_connected+0x11c>)
 800f434:	4810      	ldr	r0, [pc, #64]	; (800f478 <lwip_netconn_do_connected+0x114>)
 800f436:	f011 fe83 	bl	8021140 <iprintf>
              (was_blocking && op_completed_sem != NULL) ||
              (!was_blocking && op_completed_sem == NULL));
  conn->current_msg = NULL;
 800f43a:	69bb      	ldr	r3, [r7, #24]
 800f43c:	2200      	movs	r2, #0
 800f43e:	621a      	str	r2, [r3, #32]
  conn->state = NETCONN_NONE;
 800f440:	69bb      	ldr	r3, [r7, #24]
 800f442:	2200      	movs	r2, #0
 800f444:	705a      	strb	r2, [r3, #1]
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800f446:	69bb      	ldr	r3, [r7, #24]
 800f448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d005      	beq.n	800f45a <lwip_netconn_do_connected+0xf6>
 800f44e:	69bb      	ldr	r3, [r7, #24]
 800f450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f452:	2200      	movs	r2, #0
 800f454:	2102      	movs	r1, #2
 800f456:	69b8      	ldr	r0, [r7, #24]
 800f458:	4798      	blx	r3

  if (was_blocking) {
 800f45a:	697b      	ldr	r3, [r7, #20]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d002      	beq.n	800f466 <lwip_netconn_do_connected+0x102>
    sys_sem_signal(op_completed_sem);
 800f460:	69f8      	ldr	r0, [r7, #28]
 800f462:	f006 fb25 	bl	8015ab0 <sys_sem_signal>
  }
  return ERR_OK;
 800f466:	2300      	movs	r3, #0
}
 800f468:	4618      	mov	r0, r3
 800f46a:	3720      	adds	r7, #32
 800f46c:	46bd      	mov	sp, r7
 800f46e:	bd80      	pop	{r7, pc}
 800f470:	08023748 	.word	0x08023748
 800f474:	08023b30 	.word	0x08023b30
 800f478:	080237ac 	.word	0x080237ac
 800f47c:	08023b50 	.word	0x08023b50
 800f480:	08023b90 	.word	0x08023b90

0800f484 <lwip_netconn_do_connect>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to connect to
 */
void
lwip_netconn_do_connect(void *m)
{
 800f484:	b580      	push	{r7, lr}
 800f486:	b086      	sub	sp, #24
 800f488:	af00      	add	r7, sp, #0
 800f48a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	613b      	str	r3, [r7, #16]
  err_t err;

  if (msg->conn->pcb.tcp == NULL) {
 800f490:	693b      	ldr	r3, [r7, #16]
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	685b      	ldr	r3, [r3, #4]
 800f496:	2b00      	cmp	r3, #0
 800f498:	d102      	bne.n	800f4a0 <lwip_netconn_do_connect+0x1c>
    /* This may happen when calling netconn_connect() a second time */
    err = ERR_CLSD;
 800f49a:	23f1      	movs	r3, #241	; 0xf1
 800f49c:	75fb      	strb	r3, [r7, #23]
 800f49e:	e09b      	b.n	800f5d8 <lwip_netconn_do_connect+0x154>
  } else {
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800f4a0:	693b      	ldr	r3, [r7, #16]
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	781b      	ldrb	r3, [r3, #0]
 800f4a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f4aa:	2b10      	cmp	r3, #16
 800f4ac:	d00f      	beq.n	800f4ce <lwip_netconn_do_connect+0x4a>
 800f4ae:	2b20      	cmp	r3, #32
 800f4b0:	f040 8087 	bne.w	800f5c2 <lwip_netconn_do_connect+0x13e>
        err = raw_connect(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_connect(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800f4b4:	693b      	ldr	r3, [r7, #16]
 800f4b6:	681b      	ldr	r3, [r3, #0]
 800f4b8:	6858      	ldr	r0, [r3, #4]
 800f4ba:	693b      	ldr	r3, [r7, #16]
 800f4bc:	6899      	ldr	r1, [r3, #8]
 800f4be:	693b      	ldr	r3, [r7, #16]
 800f4c0:	899b      	ldrh	r3, [r3, #12]
 800f4c2:	461a      	mov	r2, r3
 800f4c4:	f00d fb52 	bl	801cb6c <udp_connect>
 800f4c8:	4603      	mov	r3, r0
 800f4ca:	75fb      	strb	r3, [r7, #23]
        break;
 800f4cc:	e084      	b.n	800f5d8 <lwip_netconn_do_connect+0x154>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        /* Prevent connect while doing any other action. */
        if (msg->conn->state == NETCONN_CONNECT) {
 800f4ce:	693b      	ldr	r3, [r7, #16]
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	785b      	ldrb	r3, [r3, #1]
 800f4d4:	2b03      	cmp	r3, #3
 800f4d6:	d102      	bne.n	800f4de <lwip_netconn_do_connect+0x5a>
          err = ERR_ALREADY;
 800f4d8:	23f7      	movs	r3, #247	; 0xf7
 800f4da:	75fb      	strb	r3, [r7, #23]
#endif /* LWIP_TCPIP_CORE_LOCKING */
              return;
            }
          }
        }
        break;
 800f4dc:	e07b      	b.n	800f5d6 <lwip_netconn_do_connect+0x152>
        } else if (msg->conn->state != NETCONN_NONE) {
 800f4de:	693b      	ldr	r3, [r7, #16]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	785b      	ldrb	r3, [r3, #1]
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d002      	beq.n	800f4ee <lwip_netconn_do_connect+0x6a>
          err = ERR_ISCONN;
 800f4e8:	23f6      	movs	r3, #246	; 0xf6
 800f4ea:	75fb      	strb	r3, [r7, #23]
        break;
 800f4ec:	e073      	b.n	800f5d6 <lwip_netconn_do_connect+0x152>
          setup_tcp(msg->conn);
 800f4ee:	693b      	ldr	r3, [r7, #16]
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	4618      	mov	r0, r3
 800f4f4:	f7ff fb0e 	bl	800eb14 <setup_tcp>
          err = tcp_connect(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr),
 800f4f8:	693b      	ldr	r3, [r7, #16]
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	6858      	ldr	r0, [r3, #4]
 800f4fe:	693b      	ldr	r3, [r7, #16]
 800f500:	6899      	ldr	r1, [r3, #8]
 800f502:	693b      	ldr	r3, [r7, #16]
 800f504:	899a      	ldrh	r2, [r3, #12]
 800f506:	4b38      	ldr	r3, [pc, #224]	; (800f5e8 <lwip_netconn_do_connect+0x164>)
 800f508:	f006 ffdc 	bl	80164c4 <tcp_connect>
 800f50c:	4603      	mov	r3, r0
 800f50e:	75fb      	strb	r3, [r7, #23]
          if (err == ERR_OK) {
 800f510:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d15e      	bne.n	800f5d6 <lwip_netconn_do_connect+0x152>
            u8_t non_blocking = netconn_is_nonblocking(msg->conn);
 800f518:	693b      	ldr	r3, [r7, #16]
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	7f1b      	ldrb	r3, [r3, #28]
 800f51e:	f003 0302 	and.w	r3, r3, #2
 800f522:	2b00      	cmp	r3, #0
 800f524:	bf14      	ite	ne
 800f526:	2301      	movne	r3, #1
 800f528:	2300      	moveq	r3, #0
 800f52a:	b2db      	uxtb	r3, r3
 800f52c:	73fb      	strb	r3, [r7, #15]
            msg->conn->state = NETCONN_CONNECT;
 800f52e:	693b      	ldr	r3, [r7, #16]
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	2203      	movs	r2, #3
 800f534:	705a      	strb	r2, [r3, #1]
            SET_NONBLOCKING_CONNECT(msg->conn, non_blocking);
 800f536:	7bfb      	ldrb	r3, [r7, #15]
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d009      	beq.n	800f550 <lwip_netconn_do_connect+0xcc>
 800f53c:	693b      	ldr	r3, [r7, #16]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	7f1a      	ldrb	r2, [r3, #28]
 800f542:	693b      	ldr	r3, [r7, #16]
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	f042 0204 	orr.w	r2, r2, #4
 800f54a:	b2d2      	uxtb	r2, r2
 800f54c:	771a      	strb	r2, [r3, #28]
 800f54e:	e008      	b.n	800f562 <lwip_netconn_do_connect+0xde>
 800f550:	693b      	ldr	r3, [r7, #16]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	7f1a      	ldrb	r2, [r3, #28]
 800f556:	693b      	ldr	r3, [r7, #16]
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	f022 0204 	bic.w	r2, r2, #4
 800f55e:	b2d2      	uxtb	r2, r2
 800f560:	771a      	strb	r2, [r3, #28]
            if (non_blocking) {
 800f562:	7bfb      	ldrb	r3, [r7, #15]
 800f564:	2b00      	cmp	r3, #0
 800f566:	d002      	beq.n	800f56e <lwip_netconn_do_connect+0xea>
              err = ERR_INPROGRESS;
 800f568:	23fb      	movs	r3, #251	; 0xfb
 800f56a:	75fb      	strb	r3, [r7, #23]
        break;
 800f56c:	e033      	b.n	800f5d6 <lwip_netconn_do_connect+0x152>
              msg->conn->current_msg = msg;
 800f56e:	693b      	ldr	r3, [r7, #16]
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	693a      	ldr	r2, [r7, #16]
 800f574:	621a      	str	r2, [r3, #32]
              LWIP_ASSERT("state!", msg->conn->state == NETCONN_CONNECT);
 800f576:	693b      	ldr	r3, [r7, #16]
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	785b      	ldrb	r3, [r3, #1]
 800f57c:	2b03      	cmp	r3, #3
 800f57e:	d006      	beq.n	800f58e <lwip_netconn_do_connect+0x10a>
 800f580:	4b1a      	ldr	r3, [pc, #104]	; (800f5ec <lwip_netconn_do_connect+0x168>)
 800f582:	f44f 62ae 	mov.w	r2, #1392	; 0x570
 800f586:	491a      	ldr	r1, [pc, #104]	; (800f5f0 <lwip_netconn_do_connect+0x16c>)
 800f588:	481a      	ldr	r0, [pc, #104]	; (800f5f4 <lwip_netconn_do_connect+0x170>)
 800f58a:	f011 fdd9 	bl	8021140 <iprintf>
              UNLOCK_TCPIP_CORE();
 800f58e:	481a      	ldr	r0, [pc, #104]	; (800f5f8 <lwip_netconn_do_connect+0x174>)
 800f590:	f006 faff 	bl	8015b92 <sys_mutex_unlock>
              sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800f594:	693b      	ldr	r3, [r7, #16]
 800f596:	681b      	ldr	r3, [r3, #0]
 800f598:	330c      	adds	r3, #12
 800f59a:	2100      	movs	r1, #0
 800f59c:	4618      	mov	r0, r3
 800f59e:	f006 fa56 	bl	8015a4e <sys_arch_sem_wait>
              LOCK_TCPIP_CORE();
 800f5a2:	4815      	ldr	r0, [pc, #84]	; (800f5f8 <lwip_netconn_do_connect+0x174>)
 800f5a4:	f006 fae6 	bl	8015b74 <sys_mutex_lock>
              LWIP_ASSERT("state!", msg->conn->state != NETCONN_CONNECT);
 800f5a8:	693b      	ldr	r3, [r7, #16]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	785b      	ldrb	r3, [r3, #1]
 800f5ae:	2b03      	cmp	r3, #3
 800f5b0:	d116      	bne.n	800f5e0 <lwip_netconn_do_connect+0x15c>
 800f5b2:	4b0e      	ldr	r3, [pc, #56]	; (800f5ec <lwip_netconn_do_connect+0x168>)
 800f5b4:	f240 5274 	movw	r2, #1396	; 0x574
 800f5b8:	490d      	ldr	r1, [pc, #52]	; (800f5f0 <lwip_netconn_do_connect+0x16c>)
 800f5ba:	480e      	ldr	r0, [pc, #56]	; (800f5f4 <lwip_netconn_do_connect+0x170>)
 800f5bc:	f011 fdc0 	bl	8021140 <iprintf>
              return;
 800f5c0:	e00e      	b.n	800f5e0 <lwip_netconn_do_connect+0x15c>
#endif /* LWIP_TCP */
      default:
        LWIP_ERROR("Invalid netconn type", 0, do {
 800f5c2:	4b0a      	ldr	r3, [pc, #40]	; (800f5ec <lwip_netconn_do_connect+0x168>)
 800f5c4:	f240 527f 	movw	r2, #1407	; 0x57f
 800f5c8:	490c      	ldr	r1, [pc, #48]	; (800f5fc <lwip_netconn_do_connect+0x178>)
 800f5ca:	480a      	ldr	r0, [pc, #40]	; (800f5f4 <lwip_netconn_do_connect+0x170>)
 800f5cc:	f011 fdb8 	bl	8021140 <iprintf>
 800f5d0:	23fa      	movs	r3, #250	; 0xfa
 800f5d2:	75fb      	strb	r3, [r7, #23]
          err = ERR_VAL;
        } while (0));
        break;
 800f5d4:	e000      	b.n	800f5d8 <lwip_netconn_do_connect+0x154>
        break;
 800f5d6:	bf00      	nop
    }
  }
  msg->err = err;
 800f5d8:	693b      	ldr	r3, [r7, #16]
 800f5da:	7dfa      	ldrb	r2, [r7, #23]
 800f5dc:	711a      	strb	r2, [r3, #4]
 800f5de:	e000      	b.n	800f5e2 <lwip_netconn_do_connect+0x15e>
              return;
 800f5e0:	bf00      	nop
  /* For all other protocols, netconn_connect() calls netconn_apimsg(),
     so use TCPIP_APIMSG_ACK() here. */
  TCPIP_APIMSG_ACK(msg);
}
 800f5e2:	3718      	adds	r7, #24
 800f5e4:	46bd      	mov	sp, r7
 800f5e6:	bd80      	pop	{r7, pc}
 800f5e8:	0800f365 	.word	0x0800f365
 800f5ec:	08023748 	.word	0x08023748
 800f5f0:	08023b28 	.word	0x08023b28
 800f5f4:	080237ac 	.word	0x080237ac
 800f5f8:	24048ea0 	.word	0x24048ea0
 800f5fc:	08023bb0 	.word	0x08023bb0

0800f600 <lwip_netconn_do_disconnect>:
 *
 * @param m the api_msg pointing to the connection to disconnect
 */
void
lwip_netconn_do_disconnect(void *m)
{
 800f600:	b580      	push	{r7, lr}
 800f602:	b084      	sub	sp, #16
 800f604:	af00      	add	r7, sp, #0
 800f606:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	60fb      	str	r3, [r7, #12]

#if LWIP_UDP
  if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_UDP) {
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	781b      	ldrb	r3, [r3, #0]
 800f612:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f616:	2b20      	cmp	r3, #32
 800f618:	d109      	bne.n	800f62e <lwip_netconn_do_disconnect+0x2e>
    udp_disconnect(msg->conn->pcb.udp);
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	685b      	ldr	r3, [r3, #4]
 800f620:	4618      	mov	r0, r3
 800f622:	f00d fb11 	bl	801cc48 <udp_disconnect>
    msg->err = ERR_OK;
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	2200      	movs	r2, #0
 800f62a:	711a      	strb	r2, [r3, #4]
#endif /* LWIP_UDP */
  {
    msg->err = ERR_VAL;
  }
  TCPIP_APIMSG_ACK(msg);
}
 800f62c:	e002      	b.n	800f634 <lwip_netconn_do_disconnect+0x34>
    msg->err = ERR_VAL;
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	22fa      	movs	r2, #250	; 0xfa
 800f632:	711a      	strb	r2, [r3, #4]
}
 800f634:	bf00      	nop
 800f636:	3710      	adds	r7, #16
 800f638:	46bd      	mov	sp, r7
 800f63a:	bd80      	pop	{r7, pc}

0800f63c <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 800f63c:	b580      	push	{r7, lr}
 800f63e:	b084      	sub	sp, #16
 800f640:	af00      	add	r7, sp, #0
 800f642:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800f648:	68bb      	ldr	r3, [r7, #8]
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	4618      	mov	r0, r3
 800f64e:	f7fe ff47 	bl	800e4e0 <netconn_err>
 800f652:	4603      	mov	r3, r0
 800f654:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800f656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d135      	bne.n	800f6ca <lwip_netconn_do_send+0x8e>
    if (msg->conn->pcb.tcp != NULL) {
 800f65e:	68bb      	ldr	r3, [r7, #8]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	685b      	ldr	r3, [r3, #4]
 800f664:	2b00      	cmp	r3, #0
 800f666:	d02e      	beq.n	800f6c6 <lwip_netconn_do_send+0x8a>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800f668:	68bb      	ldr	r3, [r7, #8]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	781b      	ldrb	r3, [r3, #0]
 800f66e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f672:	2b20      	cmp	r3, #32
 800f674:	d123      	bne.n	800f6be <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 800f676:	68bb      	ldr	r3, [r7, #8]
 800f678:	689b      	ldr	r3, [r3, #8]
 800f67a:	689b      	ldr	r3, [r3, #8]
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	d10c      	bne.n	800f69a <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 800f680:	68bb      	ldr	r3, [r7, #8]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	685a      	ldr	r2, [r3, #4]
 800f686:	68bb      	ldr	r3, [r7, #8]
 800f688:	689b      	ldr	r3, [r3, #8]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	4619      	mov	r1, r3
 800f68e:	4610      	mov	r0, r2
 800f690:	f00c fffa 	bl	801c688 <udp_send>
 800f694:	4603      	mov	r3, r0
 800f696:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 800f698:	e017      	b.n	800f6ca <lwip_netconn_do_send+0x8e>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 800f69a:	68bb      	ldr	r3, [r7, #8]
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	6858      	ldr	r0, [r3, #4]
 800f6a0:	68bb      	ldr	r3, [r7, #8]
 800f6a2:	689b      	ldr	r3, [r3, #8]
 800f6a4:	6819      	ldr	r1, [r3, #0]
 800f6a6:	68bb      	ldr	r3, [r7, #8]
 800f6a8:	689b      	ldr	r3, [r3, #8]
 800f6aa:	f103 0208 	add.w	r2, r3, #8
 800f6ae:	68bb      	ldr	r3, [r7, #8]
 800f6b0:	689b      	ldr	r3, [r3, #8]
 800f6b2:	899b      	ldrh	r3, [r3, #12]
 800f6b4:	f00d f81c 	bl	801c6f0 <udp_sendto>
 800f6b8:	4603      	mov	r3, r0
 800f6ba:	73fb      	strb	r3, [r7, #15]
          break;
 800f6bc:	e005      	b.n	800f6ca <lwip_netconn_do_send+0x8e>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 800f6be:	23f5      	movs	r3, #245	; 0xf5
 800f6c0:	73fb      	strb	r3, [r7, #15]
          break;
 800f6c2:	bf00      	nop
 800f6c4:	e001      	b.n	800f6ca <lwip_netconn_do_send+0x8e>
      }
    } else {
      err = ERR_CONN;
 800f6c6:	23f5      	movs	r3, #245	; 0xf5
 800f6c8:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 800f6ca:	68bb      	ldr	r3, [r7, #8]
 800f6cc:	7bfa      	ldrb	r2, [r7, #15]
 800f6ce:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800f6d0:	bf00      	nop
 800f6d2:	3710      	adds	r7, #16
 800f6d4:	46bd      	mov	sp, r7
 800f6d6:	bd80      	pop	{r7, pc}

0800f6d8 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800f6d8:	b580      	push	{r7, lr}
 800f6da:	b086      	sub	sp, #24
 800f6dc:	af00      	add	r7, sp, #0
 800f6de:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800f6e4:	693b      	ldr	r3, [r7, #16]
 800f6e6:	2200      	movs	r2, #0
 800f6e8:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800f6ea:	693b      	ldr	r3, [r7, #16]
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	685b      	ldr	r3, [r3, #4]
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d022      	beq.n	800f73a <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800f6f4:	693b      	ldr	r3, [r7, #16]
 800f6f6:	681b      	ldr	r3, [r3, #0]
 800f6f8:	781b      	ldrb	r3, [r3, #0]
 800f6fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f6fe:	2b10      	cmp	r3, #16
 800f700:	d11b      	bne.n	800f73a <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 800f702:	693b      	ldr	r3, [r7, #16]
 800f704:	689b      	ldr	r3, [r3, #8]
 800f706:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800f708:	697b      	ldr	r3, [r7, #20]
 800f70a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f70e:	d202      	bcs.n	800f716 <lwip_netconn_do_recv+0x3e>
 800f710:	697b      	ldr	r3, [r7, #20]
 800f712:	b29b      	uxth	r3, r3
 800f714:	e001      	b.n	800f71a <lwip_netconn_do_recv+0x42>
 800f716:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f71a:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800f71c:	693b      	ldr	r3, [r7, #16]
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	685b      	ldr	r3, [r3, #4]
 800f722:	89fa      	ldrh	r2, [r7, #14]
 800f724:	4611      	mov	r1, r2
 800f726:	4618      	mov	r0, r3
 800f728:	f006 fe36 	bl	8016398 <tcp_recved>
        remaining -= recved;
 800f72c:	89fb      	ldrh	r3, [r7, #14]
 800f72e:	697a      	ldr	r2, [r7, #20]
 800f730:	1ad3      	subs	r3, r2, r3
 800f732:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800f734:	697b      	ldr	r3, [r7, #20]
 800f736:	2b00      	cmp	r3, #0
 800f738:	d1e6      	bne.n	800f708 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 800f73a:	bf00      	nop
 800f73c:	3718      	adds	r7, #24
 800f73e:	46bd      	mov	sp, r7
 800f740:	bd80      	pop	{r7, pc}
	...

0800f744 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800f744:	b580      	push	{r7, lr}
 800f746:	b088      	sub	sp, #32
 800f748:	af00      	add	r7, sp, #0
 800f74a:	6078      	str	r0, [r7, #4]
 800f74c:	460b      	mov	r3, r1
 800f74e:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800f750:	2300      	movs	r3, #0
 800f752:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	2b00      	cmp	r3, #0
 800f758:	d106      	bne.n	800f768 <lwip_netconn_do_writemore+0x24>
 800f75a:	4b96      	ldr	r3, [pc, #600]	; (800f9b4 <lwip_netconn_do_writemore+0x270>)
 800f75c:	f240 6273 	movw	r2, #1651	; 0x673
 800f760:	4995      	ldr	r1, [pc, #596]	; (800f9b8 <lwip_netconn_do_writemore+0x274>)
 800f762:	4896      	ldr	r0, [pc, #600]	; (800f9bc <lwip_netconn_do_writemore+0x278>)
 800f764:	f011 fcec 	bl	8021140 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	785b      	ldrb	r3, [r3, #1]
 800f76c:	2b01      	cmp	r3, #1
 800f76e:	d006      	beq.n	800f77e <lwip_netconn_do_writemore+0x3a>
 800f770:	4b90      	ldr	r3, [pc, #576]	; (800f9b4 <lwip_netconn_do_writemore+0x270>)
 800f772:	f240 6274 	movw	r2, #1652	; 0x674
 800f776:	4992      	ldr	r1, [pc, #584]	; (800f9c0 <lwip_netconn_do_writemore+0x27c>)
 800f778:	4890      	ldr	r0, [pc, #576]	; (800f9bc <lwip_netconn_do_writemore+0x278>)
 800f77a:	f011 fce1 	bl	8021140 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	6a1b      	ldr	r3, [r3, #32]
 800f782:	2b00      	cmp	r3, #0
 800f784:	d106      	bne.n	800f794 <lwip_netconn_do_writemore+0x50>
 800f786:	4b8b      	ldr	r3, [pc, #556]	; (800f9b4 <lwip_netconn_do_writemore+0x270>)
 800f788:	f240 6275 	movw	r2, #1653	; 0x675
 800f78c:	498d      	ldr	r1, [pc, #564]	; (800f9c4 <lwip_netconn_do_writemore+0x280>)
 800f78e:	488b      	ldr	r0, [pc, #556]	; (800f9bc <lwip_netconn_do_writemore+0x278>)
 800f790:	f011 fcd6 	bl	8021140 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	685b      	ldr	r3, [r3, #4]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d106      	bne.n	800f7aa <lwip_netconn_do_writemore+0x66>
 800f79c:	4b85      	ldr	r3, [pc, #532]	; (800f9b4 <lwip_netconn_do_writemore+0x270>)
 800f79e:	f240 6276 	movw	r2, #1654	; 0x676
 800f7a2:	4989      	ldr	r1, [pc, #548]	; (800f9c8 <lwip_netconn_do_writemore+0x284>)
 800f7a4:	4885      	ldr	r0, [pc, #532]	; (800f9bc <lwip_netconn_do_writemore+0x278>)
 800f7a6:	f011 fccb 	bl	8021140 <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	6a1b      	ldr	r3, [r3, #32]
 800f7ae:	699a      	ldr	r2, [r3, #24]
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	6a1b      	ldr	r3, [r3, #32]
 800f7b4:	695b      	ldr	r3, [r3, #20]
 800f7b6:	429a      	cmp	r2, r3
 800f7b8:	d306      	bcc.n	800f7c8 <lwip_netconn_do_writemore+0x84>
 800f7ba:	4b7e      	ldr	r3, [pc, #504]	; (800f9b4 <lwip_netconn_do_writemore+0x270>)
 800f7bc:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 800f7c0:	4982      	ldr	r1, [pc, #520]	; (800f9cc <lwip_netconn_do_writemore+0x288>)
 800f7c2:	487e      	ldr	r0, [pc, #504]	; (800f9bc <lwip_netconn_do_writemore+0x278>)
 800f7c4:	f011 fcbc 	bl	8021140 <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	6a1b      	ldr	r3, [r3, #32]
 800f7cc:	899b      	ldrh	r3, [r3, #12]
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d106      	bne.n	800f7e0 <lwip_netconn_do_writemore+0x9c>
 800f7d2:	4b78      	ldr	r3, [pc, #480]	; (800f9b4 <lwip_netconn_do_writemore+0x270>)
 800f7d4:	f240 6279 	movw	r2, #1657	; 0x679
 800f7d8:	497d      	ldr	r1, [pc, #500]	; (800f9d0 <lwip_netconn_do_writemore+0x28c>)
 800f7da:	4878      	ldr	r0, [pc, #480]	; (800f9bc <lwip_netconn_do_writemore+0x278>)
 800f7dc:	f011 fcb0 	bl	8021140 <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	6a1b      	ldr	r3, [r3, #32]
 800f7e4:	7f1b      	ldrb	r3, [r3, #28]
 800f7e6:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	7f1b      	ldrb	r3, [r3, #28]
 800f7ec:	f003 0302 	and.w	r3, r3, #2
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d104      	bne.n	800f7fe <lwip_netconn_do_writemore+0xba>
 800f7f4:	7ebb      	ldrb	r3, [r7, #26]
 800f7f6:	f003 0304 	and.w	r3, r3, #4
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d001      	beq.n	800f802 <lwip_netconn_do_writemore+0xbe>
 800f7fe:	2301      	movs	r3, #1
 800f800:	e000      	b.n	800f804 <lwip_netconn_do_writemore+0xc0>
 800f802:	2300      	movs	r3, #0
 800f804:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	6a1b      	ldr	r3, [r3, #32]
 800f80a:	689b      	ldr	r3, [r3, #8]
 800f80c:	681a      	ldr	r2, [r3, #0]
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	6a1b      	ldr	r3, [r3, #32]
 800f812:	691b      	ldr	r3, [r3, #16]
 800f814:	4413      	add	r3, r2
 800f816:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	6a1b      	ldr	r3, [r3, #32]
 800f81c:	689b      	ldr	r3, [r3, #8]
 800f81e:	685a      	ldr	r2, [r3, #4]
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	6a1b      	ldr	r3, [r3, #32]
 800f824:	691b      	ldr	r3, [r3, #16]
 800f826:	1ad3      	subs	r3, r2, r3
 800f828:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 800f82a:	693b      	ldr	r3, [r7, #16]
 800f82c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f830:	d307      	bcc.n	800f842 <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 800f832:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f836:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800f838:	7ebb      	ldrb	r3, [r7, #26]
 800f83a:	f043 0302 	orr.w	r3, r3, #2
 800f83e:	76bb      	strb	r3, [r7, #26]
 800f840:	e001      	b.n	800f846 <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 800f842:	693b      	ldr	r3, [r7, #16]
 800f844:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	685b      	ldr	r3, [r3, #4]
 800f84a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800f84e:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 800f850:	89fa      	ldrh	r2, [r7, #14]
 800f852:	8bbb      	ldrh	r3, [r7, #28]
 800f854:	429a      	cmp	r2, r3
 800f856:	d216      	bcs.n	800f886 <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 800f858:	89fb      	ldrh	r3, [r7, #14]
 800f85a:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 800f85c:	7e3b      	ldrb	r3, [r7, #24]
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d00d      	beq.n	800f87e <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 800f862:	8bbb      	ldrh	r3, [r7, #28]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d10e      	bne.n	800f886 <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	6a1b      	ldr	r3, [r3, #32]
 800f86c:	699b      	ldr	r3, [r3, #24]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d102      	bne.n	800f878 <lwip_netconn_do_writemore+0x134>
 800f872:	f06f 0306 	mvn.w	r3, #6
 800f876:	e000      	b.n	800f87a <lwip_netconn_do_writemore+0x136>
 800f878:	2300      	movs	r3, #0
 800f87a:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 800f87c:	e07d      	b.n	800f97a <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 800f87e:	7ebb      	ldrb	r3, [r7, #26]
 800f880:	f043 0302 	orr.w	r3, r3, #2
 800f884:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	6a1b      	ldr	r3, [r3, #32]
 800f88a:	691a      	ldr	r2, [r3, #16]
 800f88c:	8bbb      	ldrh	r3, [r7, #28]
 800f88e:	441a      	add	r2, r3
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	6a1b      	ldr	r3, [r3, #32]
 800f894:	689b      	ldr	r3, [r3, #8]
 800f896:	685b      	ldr	r3, [r3, #4]
 800f898:	429a      	cmp	r2, r3
 800f89a:	d906      	bls.n	800f8aa <lwip_netconn_do_writemore+0x166>
 800f89c:	4b45      	ldr	r3, [pc, #276]	; (800f9b4 <lwip_netconn_do_writemore+0x270>)
 800f89e:	f240 62a4 	movw	r2, #1700	; 0x6a4
 800f8a2:	494c      	ldr	r1, [pc, #304]	; (800f9d4 <lwip_netconn_do_writemore+0x290>)
 800f8a4:	4845      	ldr	r0, [pc, #276]	; (800f9bc <lwip_netconn_do_writemore+0x278>)
 800f8a6:	f011 fc4b 	bl	8021140 <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 800f8aa:	8bbb      	ldrh	r3, [r7, #28]
 800f8ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f8b0:	4293      	cmp	r3, r2
 800f8b2:	d103      	bne.n	800f8bc <lwip_netconn_do_writemore+0x178>
 800f8b4:	693b      	ldr	r3, [r7, #16]
 800f8b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f8ba:	d209      	bcs.n	800f8d0 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800f8bc:	693b      	ldr	r3, [r7, #16]
 800f8be:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 800f8c0:	8bba      	ldrh	r2, [r7, #28]
 800f8c2:	429a      	cmp	r2, r3
 800f8c4:	d10b      	bne.n	800f8de <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	6a1b      	ldr	r3, [r3, #32]
 800f8ca:	899b      	ldrh	r3, [r3, #12]
 800f8cc:	2b01      	cmp	r3, #1
 800f8ce:	d906      	bls.n	800f8de <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 800f8d0:	2301      	movs	r3, #1
 800f8d2:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800f8d4:	7ebb      	ldrb	r3, [r7, #26]
 800f8d6:	f043 0302 	orr.w	r3, r3, #2
 800f8da:	76bb      	strb	r3, [r7, #26]
 800f8dc:	e001      	b.n	800f8e2 <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 800f8de:	2300      	movs	r3, #0
 800f8e0:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	6858      	ldr	r0, [r3, #4]
 800f8e6:	7ebb      	ldrb	r3, [r7, #26]
 800f8e8:	8bba      	ldrh	r2, [r7, #28]
 800f8ea:	6979      	ldr	r1, [r7, #20]
 800f8ec:	f00a fc6a 	bl	801a1c4 <tcp_write>
 800f8f0:	4603      	mov	r3, r0
 800f8f2:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 800f8f4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d12c      	bne.n	800f956 <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	6a1b      	ldr	r3, [r3, #32]
 800f900:	6999      	ldr	r1, [r3, #24]
 800f902:	8bba      	ldrh	r2, [r7, #28]
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	6a1b      	ldr	r3, [r3, #32]
 800f908:	440a      	add	r2, r1
 800f90a:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	6a1b      	ldr	r3, [r3, #32]
 800f910:	6919      	ldr	r1, [r3, #16]
 800f912:	8bba      	ldrh	r2, [r7, #28]
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	6a1b      	ldr	r3, [r3, #32]
 800f918:	440a      	add	r2, r1
 800f91a:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	6a1b      	ldr	r3, [r3, #32]
 800f920:	691a      	ldr	r2, [r3, #16]
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	6a1b      	ldr	r3, [r3, #32]
 800f926:	689b      	ldr	r3, [r3, #8]
 800f928:	685b      	ldr	r3, [r3, #4]
 800f92a:	429a      	cmp	r2, r3
 800f92c:	d113      	bne.n	800f956 <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	6a1b      	ldr	r3, [r3, #32]
 800f932:	899a      	ldrh	r2, [r3, #12]
 800f934:	3a01      	subs	r2, #1
 800f936:	b292      	uxth	r2, r2
 800f938:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	6a1b      	ldr	r3, [r3, #32]
 800f93e:	899b      	ldrh	r3, [r3, #12]
 800f940:	2b00      	cmp	r3, #0
 800f942:	d008      	beq.n	800f956 <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	6a1b      	ldr	r3, [r3, #32]
 800f948:	689a      	ldr	r2, [r3, #8]
 800f94a:	3208      	adds	r2, #8
 800f94c:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	6a1b      	ldr	r3, [r3, #32]
 800f952:	2200      	movs	r2, #0
 800f954:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 800f956:	7e7b      	ldrb	r3, [r7, #25]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d004      	beq.n	800f966 <lwip_netconn_do_writemore+0x222>
 800f95c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800f960:	2b00      	cmp	r3, #0
 800f962:	f43f af50 	beq.w	800f806 <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 800f966:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d004      	beq.n	800f978 <lwip_netconn_do_writemore+0x234>
 800f96e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800f972:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f976:	d146      	bne.n	800fa06 <lwip_netconn_do_writemore+0x2c2>
err_mem:
 800f978:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 800f97a:	7e3b      	ldrb	r3, [r7, #24]
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	d02b      	beq.n	800f9d8 <lwip_netconn_do_writemore+0x294>
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	6a1b      	ldr	r3, [r3, #32]
 800f984:	699a      	ldr	r2, [r3, #24]
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	6a1b      	ldr	r3, [r3, #32]
 800f98a:	695b      	ldr	r3, [r3, #20]
 800f98c:	429a      	cmp	r2, r3
 800f98e:	d223      	bcs.n	800f9d8 <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f994:	2b00      	cmp	r3, #0
 800f996:	d005      	beq.n	800f9a4 <lwip_netconn_do_writemore+0x260>
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f99c:	2200      	movs	r2, #0
 800f99e:	2103      	movs	r1, #3
 800f9a0:	6878      	ldr	r0, [r7, #4]
 800f9a2:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	7f1b      	ldrb	r3, [r3, #28]
 800f9a8:	f043 0310 	orr.w	r3, r3, #16
 800f9ac:	b2da      	uxtb	r2, r3
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	771a      	strb	r2, [r3, #28]
 800f9b2:	e028      	b.n	800fa06 <lwip_netconn_do_writemore+0x2c2>
 800f9b4:	08023748 	.word	0x08023748
 800f9b8:	080238c0 	.word	0x080238c0
 800f9bc:	080237ac 	.word	0x080237ac
 800f9c0:	08023bc8 	.word	0x08023bc8
 800f9c4:	080238d0 	.word	0x080238d0
 800f9c8:	08023be8 	.word	0x08023be8
 800f9cc:	08023c00 	.word	0x08023c00
 800f9d0:	08023c40 	.word	0x08023c40
 800f9d4:	08023c68 	.word	0x08023c68
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	685b      	ldr	r3, [r3, #4]
 800f9dc:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800f9e0:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800f9e4:	d305      	bcc.n	800f9f2 <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	685b      	ldr	r3, [r3, #4]
 800f9ea:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800f9ee:	2b04      	cmp	r3, #4
 800f9f0:	d909      	bls.n	800fa06 <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d005      	beq.n	800fa06 <lwip_netconn_do_writemore+0x2c2>
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9fe:	2200      	movs	r2, #0
 800fa00:	2103      	movs	r1, #3
 800fa02:	6878      	ldr	r0, [r7, #4]
 800fa04:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 800fa06:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d11d      	bne.n	800fa4a <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	6a1b      	ldr	r3, [r3, #32]
 800fa12:	699a      	ldr	r2, [r3, #24]
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	6a1b      	ldr	r3, [r3, #32]
 800fa18:	695b      	ldr	r3, [r3, #20]
 800fa1a:	429a      	cmp	r2, r3
 800fa1c:	d002      	beq.n	800fa24 <lwip_netconn_do_writemore+0x2e0>
 800fa1e:	7e3b      	ldrb	r3, [r7, #24]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d001      	beq.n	800fa28 <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 800fa24:	2301      	movs	r3, #1
 800fa26:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	685b      	ldr	r3, [r3, #4]
 800fa2c:	4618      	mov	r0, r3
 800fa2e:	f00b f9b5 	bl	801ad9c <tcp_output>
 800fa32:	4603      	mov	r3, r0
 800fa34:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 800fa36:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800fa3a:	f113 0f04 	cmn.w	r3, #4
 800fa3e:	d12c      	bne.n	800fa9a <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800fa40:	7b3b      	ldrb	r3, [r7, #12]
 800fa42:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800fa44:	2301      	movs	r3, #1
 800fa46:	76fb      	strb	r3, [r7, #27]
 800fa48:	e027      	b.n	800fa9a <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 800fa4a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fa4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa52:	d120      	bne.n	800fa96 <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	685b      	ldr	r3, [r3, #4]
 800fa58:	4618      	mov	r0, r3
 800fa5a:	f00b f99f 	bl	801ad9c <tcp_output>
 800fa5e:	4603      	mov	r3, r0
 800fa60:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 800fa62:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800fa66:	f113 0f04 	cmn.w	r3, #4
 800fa6a:	d104      	bne.n	800fa76 <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800fa6c:	7b7b      	ldrb	r3, [r7, #13]
 800fa6e:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800fa70:	2301      	movs	r3, #1
 800fa72:	76fb      	strb	r3, [r7, #27]
 800fa74:	e011      	b.n	800fa9a <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 800fa76:	7e3b      	ldrb	r3, [r7, #24]
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d00e      	beq.n	800fa9a <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	6a1b      	ldr	r3, [r3, #32]
 800fa80:	699b      	ldr	r3, [r3, #24]
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d102      	bne.n	800fa8c <lwip_netconn_do_writemore+0x348>
 800fa86:	f06f 0306 	mvn.w	r3, #6
 800fa8a:	e000      	b.n	800fa8e <lwip_netconn_do_writemore+0x34a>
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800fa90:	2301      	movs	r3, #1
 800fa92:	76fb      	strb	r3, [r7, #27]
 800fa94:	e001      	b.n	800fa9a <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 800fa96:	2301      	movs	r3, #1
 800fa98:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 800fa9a:	7efb      	ldrb	r3, [r7, #27]
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d015      	beq.n	800facc <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	6a1b      	ldr	r3, [r3, #32]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	330c      	adds	r3, #12
 800faa8:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	6a1b      	ldr	r3, [r3, #32]
 800faae:	7ffa      	ldrb	r2, [r7, #31]
 800fab0:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	2200      	movs	r2, #0
 800fab6:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	2200      	movs	r2, #0
 800fabc:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800fabe:	78fb      	ldrb	r3, [r7, #3]
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	d006      	beq.n	800fad2 <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 800fac4:	68b8      	ldr	r0, [r7, #8]
 800fac6:	f005 fff3 	bl	8015ab0 <sys_sem_signal>
 800faca:	e002      	b.n	800fad2 <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 800facc:	f04f 33ff 	mov.w	r3, #4294967295
 800fad0:	e000      	b.n	800fad4 <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 800fad2:	2300      	movs	r3, #0
}
 800fad4:	4618      	mov	r0, r3
 800fad6:	3720      	adds	r7, #32
 800fad8:	46bd      	mov	sp, r7
 800fada:	bd80      	pop	{r7, pc}

0800fadc <lwip_netconn_do_write>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 800fadc:	b580      	push	{r7, lr}
 800fade:	b084      	sub	sp, #16
 800fae0:	af00      	add	r7, sp, #0
 800fae2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800fae8:	68bb      	ldr	r3, [r7, #8]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	4618      	mov	r0, r3
 800faee:	f7fe fcf7 	bl	800e4e0 <netconn_err>
 800faf2:	4603      	mov	r3, r0
 800faf4:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800faf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d166      	bne.n	800fbcc <lwip_netconn_do_write+0xf0>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800fafe:	68bb      	ldr	r3, [r7, #8]
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	781b      	ldrb	r3, [r3, #0]
 800fb04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800fb08:	2b10      	cmp	r3, #16
 800fb0a:	d15d      	bne.n	800fbc8 <lwip_netconn_do_write+0xec>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 800fb0c:	68bb      	ldr	r3, [r7, #8]
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	785b      	ldrb	r3, [r3, #1]
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d002      	beq.n	800fb1c <lwip_netconn_do_write+0x40>
        /* netconn is connecting, closing or in blocking write */
        err = ERR_INPROGRESS;
 800fb16:	23fb      	movs	r3, #251	; 0xfb
 800fb18:	73fb      	strb	r3, [r7, #15]
 800fb1a:	e057      	b.n	800fbcc <lwip_netconn_do_write+0xf0>
      } else if (msg->conn->pcb.tcp != NULL) {
 800fb1c:	68bb      	ldr	r3, [r7, #8]
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	685b      	ldr	r3, [r3, #4]
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d04d      	beq.n	800fbc2 <lwip_netconn_do_write+0xe6>
        msg->conn->state = NETCONN_WRITE;
 800fb26:	68bb      	ldr	r3, [r7, #8]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	2201      	movs	r2, #1
 800fb2c:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800fb2e:	68bb      	ldr	r3, [r7, #8]
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	6a1b      	ldr	r3, [r3, #32]
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d006      	beq.n	800fb46 <lwip_netconn_do_write+0x6a>
 800fb38:	4b28      	ldr	r3, [pc, #160]	; (800fbdc <lwip_netconn_do_write+0x100>)
 800fb3a:	f240 7223 	movw	r2, #1827	; 0x723
 800fb3e:	4928      	ldr	r1, [pc, #160]	; (800fbe0 <lwip_netconn_do_write+0x104>)
 800fb40:	4828      	ldr	r0, [pc, #160]	; (800fbe4 <lwip_netconn_do_write+0x108>)
 800fb42:	f011 fafd 	bl	8021140 <iprintf>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 800fb46:	68bb      	ldr	r3, [r7, #8]
 800fb48:	695b      	ldr	r3, [r3, #20]
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d106      	bne.n	800fb5c <lwip_netconn_do_write+0x80>
 800fb4e:	4b23      	ldr	r3, [pc, #140]	; (800fbdc <lwip_netconn_do_write+0x100>)
 800fb50:	f240 7224 	movw	r2, #1828	; 0x724
 800fb54:	4924      	ldr	r1, [pc, #144]	; (800fbe8 <lwip_netconn_do_write+0x10c>)
 800fb56:	4823      	ldr	r0, [pc, #140]	; (800fbe4 <lwip_netconn_do_write+0x108>)
 800fb58:	f011 faf2 	bl	8021140 <iprintf>
        msg->conn->current_msg = msg;
 800fb5c:	68bb      	ldr	r3, [r7, #8]
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	68ba      	ldr	r2, [r7, #8]
 800fb62:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 800fb64:	68bb      	ldr	r3, [r7, #8]
 800fb66:	681b      	ldr	r3, [r3, #0]
 800fb68:	2100      	movs	r1, #0
 800fb6a:	4618      	mov	r0, r3
 800fb6c:	f7ff fdea 	bl	800f744 <lwip_netconn_do_writemore>
 800fb70:	4603      	mov	r3, r0
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d02e      	beq.n	800fbd4 <lwip_netconn_do_write+0xf8>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 800fb76:	68bb      	ldr	r3, [r7, #8]
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	785b      	ldrb	r3, [r3, #1]
 800fb7c:	2b01      	cmp	r3, #1
 800fb7e:	d006      	beq.n	800fb8e <lwip_netconn_do_write+0xb2>
 800fb80:	4b16      	ldr	r3, [pc, #88]	; (800fbdc <lwip_netconn_do_write+0x100>)
 800fb82:	f44f 62e5 	mov.w	r2, #1832	; 0x728
 800fb86:	4919      	ldr	r1, [pc, #100]	; (800fbec <lwip_netconn_do_write+0x110>)
 800fb88:	4816      	ldr	r0, [pc, #88]	; (800fbe4 <lwip_netconn_do_write+0x108>)
 800fb8a:	f011 fad9 	bl	8021140 <iprintf>
          UNLOCK_TCPIP_CORE();
 800fb8e:	4818      	ldr	r0, [pc, #96]	; (800fbf0 <lwip_netconn_do_write+0x114>)
 800fb90:	f005 ffff 	bl	8015b92 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800fb94:	68bb      	ldr	r3, [r7, #8]
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	330c      	adds	r3, #12
 800fb9a:	2100      	movs	r1, #0
 800fb9c:	4618      	mov	r0, r3
 800fb9e:	f005 ff56 	bl	8015a4e <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 800fba2:	4813      	ldr	r0, [pc, #76]	; (800fbf0 <lwip_netconn_do_write+0x114>)
 800fba4:	f005 ffe6 	bl	8015b74 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 800fba8:	68bb      	ldr	r3, [r7, #8]
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	785b      	ldrb	r3, [r3, #1]
 800fbae:	2b01      	cmp	r3, #1
 800fbb0:	d110      	bne.n	800fbd4 <lwip_netconn_do_write+0xf8>
 800fbb2:	4b0a      	ldr	r3, [pc, #40]	; (800fbdc <lwip_netconn_do_write+0x100>)
 800fbb4:	f240 722c 	movw	r2, #1836	; 0x72c
 800fbb8:	490c      	ldr	r1, [pc, #48]	; (800fbec <lwip_netconn_do_write+0x110>)
 800fbba:	480a      	ldr	r0, [pc, #40]	; (800fbe4 <lwip_netconn_do_write+0x108>)
 800fbbc:	f011 fac0 	bl	8021140 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 800fbc0:	e008      	b.n	800fbd4 <lwip_netconn_do_write+0xf8>
      } else {
        err = ERR_CONN;
 800fbc2:	23f5      	movs	r3, #245	; 0xf5
 800fbc4:	73fb      	strb	r3, [r7, #15]
 800fbc6:	e001      	b.n	800fbcc <lwip_netconn_do_write+0xf0>
#else /* LWIP_TCP */
      err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      err = ERR_VAL;
 800fbc8:	23fa      	movs	r3, #250	; 0xfa
 800fbca:	73fb      	strb	r3, [r7, #15]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  msg->err = err;
 800fbcc:	68bb      	ldr	r3, [r7, #8]
 800fbce:	7bfa      	ldrb	r2, [r7, #15]
 800fbd0:	711a      	strb	r2, [r3, #4]
 800fbd2:	e000      	b.n	800fbd6 <lwip_netconn_do_write+0xfa>
        return;
 800fbd4:	bf00      	nop
  TCPIP_APIMSG_ACK(msg);
}
 800fbd6:	3710      	adds	r7, #16
 800fbd8:	46bd      	mov	sp, r7
 800fbda:	bd80      	pop	{r7, pc}
 800fbdc:	08023748 	.word	0x08023748
 800fbe0:	08023b0c 	.word	0x08023b0c
 800fbe4:	080237ac 	.word	0x080237ac
 800fbe8:	08023c94 	.word	0x08023c94
 800fbec:	08023b28 	.word	0x08023b28
 800fbf0:	24048ea0 	.word	0x24048ea0

0800fbf4 <lwip_netconn_do_getaddr>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_getaddr(void *m)
{
 800fbf4:	b580      	push	{r7, lr}
 800fbf6:	b084      	sub	sp, #16
 800fbf8:	af00      	add	r7, sp, #0
 800fbfa:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	60fb      	str	r3, [r7, #12]

  if (msg->conn->pcb.ip != NULL) {
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	685b      	ldr	r3, [r3, #4]
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	d06c      	beq.n	800fce4 <lwip_netconn_do_getaddr+0xf0>
    if (msg->msg.ad.local) {
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	7c1b      	ldrb	r3, [r3, #16]
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d007      	beq.n	800fc22 <lwip_netconn_do_getaddr+0x2e>
      ip_addr_copy(API_EXPR_DEREF(msg->msg.ad.ipaddr),
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	681b      	ldr	r3, [r3, #0]
 800fc16:	685a      	ldr	r2, [r3, #4]
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	689b      	ldr	r3, [r3, #8]
 800fc1c:	6812      	ldr	r2, [r2, #0]
 800fc1e:	601a      	str	r2, [r3, #0]
 800fc20:	e006      	b.n	800fc30 <lwip_netconn_do_getaddr+0x3c>
                   msg->conn->pcb.ip->local_ip);
    } else {
      ip_addr_copy(API_EXPR_DEREF(msg->msg.ad.ipaddr),
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	685a      	ldr	r2, [r3, #4]
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	689b      	ldr	r3, [r3, #8]
 800fc2c:	6852      	ldr	r2, [r2, #4]
 800fc2e:	601a      	str	r2, [r3, #0]
                   msg->conn->pcb.ip->remote_ip);
    }

    msg->err = ERR_OK;
 800fc30:	68fb      	ldr	r3, [r7, #12]
 800fc32:	2200      	movs	r2, #0
 800fc34:	711a      	strb	r2, [r3, #4]
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	781b      	ldrb	r3, [r3, #0]
 800fc3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800fc40:	2b10      	cmp	r3, #16
 800fc42:	d021      	beq.n	800fc88 <lwip_netconn_do_getaddr+0x94>
 800fc44:	2b20      	cmp	r3, #32
 800fc46:	d144      	bne.n	800fcd2 <lwip_netconn_do_getaddr+0xde>
        }
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        if (msg->msg.ad.local) {
 800fc48:	68fb      	ldr	r3, [r7, #12]
 800fc4a:	7c1b      	ldrb	r3, [r3, #16]
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d007      	beq.n	800fc60 <lwip_netconn_do_getaddr+0x6c>
          API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->local_port;
 800fc50:	68fb      	ldr	r3, [r7, #12]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	685a      	ldr	r2, [r3, #4]
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	68db      	ldr	r3, [r3, #12]
 800fc5a:	8a52      	ldrh	r2, [r2, #18]
 800fc5c:	801a      	strh	r2, [r3, #0]
            msg->err = ERR_CONN;
          } else {
            API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->remote_port;
          }
        }
        break;
 800fc5e:	e044      	b.n	800fcea <lwip_netconn_do_getaddr+0xf6>
          if ((msg->conn->pcb.udp->flags & UDP_FLAGS_CONNECTED) == 0) {
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	685b      	ldr	r3, [r3, #4]
 800fc66:	7c1b      	ldrb	r3, [r3, #16]
 800fc68:	f003 0304 	and.w	r3, r3, #4
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d103      	bne.n	800fc78 <lwip_netconn_do_getaddr+0x84>
            msg->err = ERR_CONN;
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	22f5      	movs	r2, #245	; 0xf5
 800fc74:	711a      	strb	r2, [r3, #4]
        break;
 800fc76:	e038      	b.n	800fcea <lwip_netconn_do_getaddr+0xf6>
            API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->remote_port;
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	685a      	ldr	r2, [r3, #4]
 800fc7e:	68fb      	ldr	r3, [r7, #12]
 800fc80:	68db      	ldr	r3, [r3, #12]
 800fc82:	8a92      	ldrh	r2, [r2, #20]
 800fc84:	801a      	strh	r2, [r3, #0]
        break;
 800fc86:	e030      	b.n	800fcea <lwip_netconn_do_getaddr+0xf6>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        if ((msg->msg.ad.local == 0) &&
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	7c1b      	ldrb	r3, [r3, #16]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d10f      	bne.n	800fcb0 <lwip_netconn_do_getaddr+0xbc>
            ((msg->conn->pcb.tcp->state == CLOSED) || (msg->conn->pcb.tcp->state == LISTEN))) {
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	681b      	ldr	r3, [r3, #0]
 800fc94:	685b      	ldr	r3, [r3, #4]
 800fc96:	7d1b      	ldrb	r3, [r3, #20]
        if ((msg->msg.ad.local == 0) &&
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d005      	beq.n	800fca8 <lwip_netconn_do_getaddr+0xb4>
            ((msg->conn->pcb.tcp->state == CLOSED) || (msg->conn->pcb.tcp->state == LISTEN))) {
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	685b      	ldr	r3, [r3, #4]
 800fca2:	7d1b      	ldrb	r3, [r3, #20]
 800fca4:	2b01      	cmp	r3, #1
 800fca6:	d103      	bne.n	800fcb0 <lwip_netconn_do_getaddr+0xbc>
          /* pcb is not connected and remote name is requested */
          msg->err = ERR_CONN;
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	22f5      	movs	r2, #245	; 0xf5
 800fcac:	711a      	strb	r2, [r3, #4]
        } else {
          API_EXPR_DEREF(msg->msg.ad.port) = (msg->msg.ad.local ? msg->conn->pcb.tcp->local_port : msg->conn->pcb.tcp->remote_port);
        }
        break;
 800fcae:	e01c      	b.n	800fcea <lwip_netconn_do_getaddr+0xf6>
          API_EXPR_DEREF(msg->msg.ad.port) = (msg->msg.ad.local ? msg->conn->pcb.tcp->local_port : msg->conn->pcb.tcp->remote_port);
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	7c1b      	ldrb	r3, [r3, #16]
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d004      	beq.n	800fcc2 <lwip_netconn_do_getaddr+0xce>
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	685b      	ldr	r3, [r3, #4]
 800fcbe:	8adb      	ldrh	r3, [r3, #22]
 800fcc0:	e003      	b.n	800fcca <lwip_netconn_do_getaddr+0xd6>
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	685b      	ldr	r3, [r3, #4]
 800fcc8:	8b1b      	ldrh	r3, [r3, #24]
 800fcca:	68fa      	ldr	r2, [r7, #12]
 800fccc:	68d2      	ldr	r2, [r2, #12]
 800fcce:	8013      	strh	r3, [r2, #0]
        break;
 800fcd0:	e00b      	b.n	800fcea <lwip_netconn_do_getaddr+0xf6>
#endif /* LWIP_TCP */
      default:
        LWIP_ASSERT("invalid netconn_type", 0);
 800fcd2:	4b08      	ldr	r3, [pc, #32]	; (800fcf4 <lwip_netconn_do_getaddr+0x100>)
 800fcd4:	f240 727d 	movw	r2, #1917	; 0x77d
 800fcd8:	4907      	ldr	r1, [pc, #28]	; (800fcf8 <lwip_netconn_do_getaddr+0x104>)
 800fcda:	4808      	ldr	r0, [pc, #32]	; (800fcfc <lwip_netconn_do_getaddr+0x108>)
 800fcdc:	f011 fa30 	bl	8021140 <iprintf>
        break;
 800fce0:	bf00      	nop
 800fce2:	e002      	b.n	800fcea <lwip_netconn_do_getaddr+0xf6>
    }
  } else {
    msg->err = ERR_CONN;
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	22f5      	movs	r2, #245	; 0xf5
 800fce8:	711a      	strb	r2, [r3, #4]
  }
  TCPIP_APIMSG_ACK(msg);
}
 800fcea:	bf00      	nop
 800fcec:	3710      	adds	r7, #16
 800fcee:	46bd      	mov	sp, r7
 800fcf0:	bd80      	pop	{r7, pc}
 800fcf2:	bf00      	nop
 800fcf4:	08023748 	.word	0x08023748
 800fcf8:	08023ca8 	.word	0x08023ca8
 800fcfc:	080237ac 	.word	0x080237ac

0800fd00 <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 800fd00:	b580      	push	{r7, lr}
 800fd02:	b084      	sub	sp, #16
 800fd04:	af00      	add	r7, sp, #0
 800fd06:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 800fd0c:	68fb      	ldr	r3, [r7, #12]
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	785b      	ldrb	r3, [r3, #1]
 800fd12:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	685b      	ldr	r3, [r3, #4]
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d069      	beq.n	800fdf2 <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800fd1e:	68fb      	ldr	r3, [r7, #12]
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	781b      	ldrb	r3, [r3, #0]
 800fd24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 800fd28:	2b10      	cmp	r3, #16
 800fd2a:	d162      	bne.n	800fdf2 <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800fd30:	2b03      	cmp	r3, #3
 800fd32:	d002      	beq.n	800fd3a <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800fd34:	7afb      	ldrb	r3, [r7, #11]
 800fd36:	2b02      	cmp	r3, #2
 800fd38:	d05b      	beq.n	800fdf2 <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 800fd3a:	7afb      	ldrb	r3, [r7, #11]
 800fd3c:	2b03      	cmp	r3, #3
 800fd3e:	d103      	bne.n	800fd48 <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	22f5      	movs	r2, #245	; 0xf5
 800fd44:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800fd46:	e059      	b.n	800fdfc <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 800fd48:	7afb      	ldrb	r3, [r7, #11]
 800fd4a:	2b01      	cmp	r3, #1
 800fd4c:	d103      	bne.n	800fd56 <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 800fd4e:	68fb      	ldr	r3, [r7, #12]
 800fd50:	22fb      	movs	r2, #251	; 0xfb
 800fd52:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800fd54:	e052      	b.n	800fdfc <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 800fd56:	68fb      	ldr	r3, [r7, #12]
 800fd58:	7a1b      	ldrb	r3, [r3, #8]
 800fd5a:	f003 0301 	and.w	r3, r3, #1
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d004      	beq.n	800fd6c <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	681b      	ldr	r3, [r3, #0]
 800fd66:	4618      	mov	r0, r3
 800fd68:	f7ff f834 	bl	800edd4 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800fd6c:	68fb      	ldr	r3, [r7, #12]
 800fd6e:	681b      	ldr	r3, [r3, #0]
 800fd70:	6a1b      	ldr	r3, [r3, #32]
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d006      	beq.n	800fd84 <lwip_netconn_do_close+0x84>
 800fd76:	4b23      	ldr	r3, [pc, #140]	; (800fe04 <lwip_netconn_do_close+0x104>)
 800fd78:	f240 72bd 	movw	r2, #1981	; 0x7bd
 800fd7c:	4922      	ldr	r1, [pc, #136]	; (800fe08 <lwip_netconn_do_close+0x108>)
 800fd7e:	4823      	ldr	r0, [pc, #140]	; (800fe0c <lwip_netconn_do_close+0x10c>)
 800fd80:	f011 f9de 	bl	8021140 <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	2204      	movs	r2, #4
 800fd8a:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	68fa      	ldr	r2, [r7, #12]
 800fd92:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	2100      	movs	r1, #0
 800fd9a:	4618      	mov	r0, r3
 800fd9c:	f7ff f898 	bl	800eed0 <lwip_netconn_do_close_internal>
 800fda0:	4603      	mov	r3, r0
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d029      	beq.n	800fdfa <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	785b      	ldrb	r3, [r3, #1]
 800fdac:	2b04      	cmp	r3, #4
 800fdae:	d006      	beq.n	800fdbe <lwip_netconn_do_close+0xbe>
 800fdb0:	4b14      	ldr	r3, [pc, #80]	; (800fe04 <lwip_netconn_do_close+0x104>)
 800fdb2:	f240 72c2 	movw	r2, #1986	; 0x7c2
 800fdb6:	4916      	ldr	r1, [pc, #88]	; (800fe10 <lwip_netconn_do_close+0x110>)
 800fdb8:	4814      	ldr	r0, [pc, #80]	; (800fe0c <lwip_netconn_do_close+0x10c>)
 800fdba:	f011 f9c1 	bl	8021140 <iprintf>
        UNLOCK_TCPIP_CORE();
 800fdbe:	4815      	ldr	r0, [pc, #84]	; (800fe14 <lwip_netconn_do_close+0x114>)
 800fdc0:	f005 fee7 	bl	8015b92 <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800fdc4:	68fb      	ldr	r3, [r7, #12]
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	330c      	adds	r3, #12
 800fdca:	2100      	movs	r1, #0
 800fdcc:	4618      	mov	r0, r3
 800fdce:	f005 fe3e 	bl	8015a4e <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 800fdd2:	4810      	ldr	r0, [pc, #64]	; (800fe14 <lwip_netconn_do_close+0x114>)
 800fdd4:	f005 fece 	bl	8015b74 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800fdd8:	68fb      	ldr	r3, [r7, #12]
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	785b      	ldrb	r3, [r3, #1]
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d00b      	beq.n	800fdfa <lwip_netconn_do_close+0xfa>
 800fde2:	4b08      	ldr	r3, [pc, #32]	; (800fe04 <lwip_netconn_do_close+0x104>)
 800fde4:	f240 72c6 	movw	r2, #1990	; 0x7c6
 800fde8:	4909      	ldr	r1, [pc, #36]	; (800fe10 <lwip_netconn_do_close+0x110>)
 800fdea:	4808      	ldr	r0, [pc, #32]	; (800fe0c <lwip_netconn_do_close+0x10c>)
 800fdec:	f011 f9a8 	bl	8021140 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 800fdf0:	e003      	b.n	800fdfa <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	22f5      	movs	r2, #245	; 0xf5
 800fdf6:	711a      	strb	r2, [r3, #4]
 800fdf8:	e000      	b.n	800fdfc <lwip_netconn_do_close+0xfc>
      return;
 800fdfa:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 800fdfc:	3710      	adds	r7, #16
 800fdfe:	46bd      	mov	sp, r7
 800fe00:	bd80      	pop	{r7, pc}
 800fe02:	bf00      	nop
 800fe04:	08023748 	.word	0x08023748
 800fe08:	08023b0c 	.word	0x08023b0c
 800fe0c:	080237ac 	.word	0x080237ac
 800fe10:	08023b28 	.word	0x08023b28
 800fe14:	24048ea0 	.word	0x24048ea0

0800fe18 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800fe18:	b480      	push	{r7}
 800fe1a:	b083      	sub	sp, #12
 800fe1c:	af00      	add	r7, sp, #0
 800fe1e:	4603      	mov	r3, r0
 800fe20:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800fe22:	88fb      	ldrh	r3, [r7, #6]
 800fe24:	021b      	lsls	r3, r3, #8
 800fe26:	b21a      	sxth	r2, r3
 800fe28:	88fb      	ldrh	r3, [r7, #6]
 800fe2a:	0a1b      	lsrs	r3, r3, #8
 800fe2c:	b29b      	uxth	r3, r3
 800fe2e:	b21b      	sxth	r3, r3
 800fe30:	4313      	orrs	r3, r2
 800fe32:	b21b      	sxth	r3, r3
 800fe34:	b29b      	uxth	r3, r3
}
 800fe36:	4618      	mov	r0, r3
 800fe38:	370c      	adds	r7, #12
 800fe3a:	46bd      	mov	sp, r7
 800fe3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe40:	4770      	bx	lr

0800fe42 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800fe42:	b480      	push	{r7}
 800fe44:	b083      	sub	sp, #12
 800fe46:	af00      	add	r7, sp, #0
 800fe48:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	061a      	lsls	r2, r3, #24
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	021b      	lsls	r3, r3, #8
 800fe52:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800fe56:	431a      	orrs	r2, r3
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	0a1b      	lsrs	r3, r3, #8
 800fe5c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800fe60:	431a      	orrs	r2, r3
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	0e1b      	lsrs	r3, r3, #24
 800fe66:	4313      	orrs	r3, r2
}
 800fe68:	4618      	mov	r0, r3
 800fe6a:	370c      	adds	r7, #12
 800fe6c:	46bd      	mov	sp, r7
 800fe6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe72:	4770      	bx	lr

0800fe74 <err_to_errno>:
  EIO            /* ERR_ARG        -16     Illegal argument.        */
};

int
err_to_errno(err_t err)
{
 800fe74:	b480      	push	{r7}
 800fe76:	b083      	sub	sp, #12
 800fe78:	af00      	add	r7, sp, #0
 800fe7a:	4603      	mov	r3, r0
 800fe7c:	71fb      	strb	r3, [r7, #7]
  if ((err > 0) || (-err >= (err_t)LWIP_ARRAYSIZE(err_to_errno_table))) {
 800fe7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	dc04      	bgt.n	800fe90 <err_to_errno+0x1c>
 800fe86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fe8a:	425b      	negs	r3, r3
 800fe8c:	2b10      	cmp	r3, #16
 800fe8e:	dd01      	ble.n	800fe94 <err_to_errno+0x20>
    return EIO;
 800fe90:	2305      	movs	r3, #5
 800fe92:	e005      	b.n	800fea0 <err_to_errno+0x2c>
  }
  return err_to_errno_table[-err];
 800fe94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fe98:	425b      	negs	r3, r3
 800fe9a:	4a04      	ldr	r2, [pc, #16]	; (800feac <err_to_errno+0x38>)
 800fe9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800fea0:	4618      	mov	r0, r3
 800fea2:	370c      	adds	r7, #12
 800fea4:	46bd      	mov	sp, r7
 800fea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feaa:	4770      	bx	lr
 800feac:	080270e0 	.word	0x080270e0

0800feb0 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800feb0:	b580      	push	{r7, lr}
 800feb2:	b082      	sub	sp, #8
 800feb4:	af00      	add	r7, sp, #0
 800feb6:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800feb8:	4915      	ldr	r1, [pc, #84]	; (800ff10 <etharp_free_entry+0x60>)
 800feba:	687a      	ldr	r2, [r7, #4]
 800febc:	4613      	mov	r3, r2
 800febe:	005b      	lsls	r3, r3, #1
 800fec0:	4413      	add	r3, r2
 800fec2:	00db      	lsls	r3, r3, #3
 800fec4:	440b      	add	r3, r1
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d013      	beq.n	800fef4 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800fecc:	4910      	ldr	r1, [pc, #64]	; (800ff10 <etharp_free_entry+0x60>)
 800fece:	687a      	ldr	r2, [r7, #4]
 800fed0:	4613      	mov	r3, r2
 800fed2:	005b      	lsls	r3, r3, #1
 800fed4:	4413      	add	r3, r2
 800fed6:	00db      	lsls	r3, r3, #3
 800fed8:	440b      	add	r3, r1
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	4618      	mov	r0, r3
 800fede:	f004 f945 	bl	801416c <pbuf_free>
    arp_table[i].q = NULL;
 800fee2:	490b      	ldr	r1, [pc, #44]	; (800ff10 <etharp_free_entry+0x60>)
 800fee4:	687a      	ldr	r2, [r7, #4]
 800fee6:	4613      	mov	r3, r2
 800fee8:	005b      	lsls	r3, r3, #1
 800feea:	4413      	add	r3, r2
 800feec:	00db      	lsls	r3, r3, #3
 800feee:	440b      	add	r3, r1
 800fef0:	2200      	movs	r2, #0
 800fef2:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800fef4:	4906      	ldr	r1, [pc, #24]	; (800ff10 <etharp_free_entry+0x60>)
 800fef6:	687a      	ldr	r2, [r7, #4]
 800fef8:	4613      	mov	r3, r2
 800fefa:	005b      	lsls	r3, r3, #1
 800fefc:	4413      	add	r3, r2
 800fefe:	00db      	lsls	r3, r3, #3
 800ff00:	440b      	add	r3, r1
 800ff02:	3314      	adds	r3, #20
 800ff04:	2200      	movs	r2, #0
 800ff06:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800ff08:	bf00      	nop
 800ff0a:	3708      	adds	r7, #8
 800ff0c:	46bd      	mov	sp, r7
 800ff0e:	bd80      	pop	{r7, pc}
 800ff10:	240405d8 	.word	0x240405d8

0800ff14 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800ff14:	b580      	push	{r7, lr}
 800ff16:	b082      	sub	sp, #8
 800ff18:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800ff1a:	2300      	movs	r3, #0
 800ff1c:	607b      	str	r3, [r7, #4]
 800ff1e:	e096      	b.n	801004e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800ff20:	494f      	ldr	r1, [pc, #316]	; (8010060 <etharp_tmr+0x14c>)
 800ff22:	687a      	ldr	r2, [r7, #4]
 800ff24:	4613      	mov	r3, r2
 800ff26:	005b      	lsls	r3, r3, #1
 800ff28:	4413      	add	r3, r2
 800ff2a:	00db      	lsls	r3, r3, #3
 800ff2c:	440b      	add	r3, r1
 800ff2e:	3314      	adds	r3, #20
 800ff30:	781b      	ldrb	r3, [r3, #0]
 800ff32:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 800ff34:	78fb      	ldrb	r3, [r7, #3]
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	f000 8086 	beq.w	8010048 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 800ff3c:	4948      	ldr	r1, [pc, #288]	; (8010060 <etharp_tmr+0x14c>)
 800ff3e:	687a      	ldr	r2, [r7, #4]
 800ff40:	4613      	mov	r3, r2
 800ff42:	005b      	lsls	r3, r3, #1
 800ff44:	4413      	add	r3, r2
 800ff46:	00db      	lsls	r3, r3, #3
 800ff48:	440b      	add	r3, r1
 800ff4a:	3312      	adds	r3, #18
 800ff4c:	881b      	ldrh	r3, [r3, #0]
 800ff4e:	3301      	adds	r3, #1
 800ff50:	b298      	uxth	r0, r3
 800ff52:	4943      	ldr	r1, [pc, #268]	; (8010060 <etharp_tmr+0x14c>)
 800ff54:	687a      	ldr	r2, [r7, #4]
 800ff56:	4613      	mov	r3, r2
 800ff58:	005b      	lsls	r3, r3, #1
 800ff5a:	4413      	add	r3, r2
 800ff5c:	00db      	lsls	r3, r3, #3
 800ff5e:	440b      	add	r3, r1
 800ff60:	3312      	adds	r3, #18
 800ff62:	4602      	mov	r2, r0
 800ff64:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800ff66:	493e      	ldr	r1, [pc, #248]	; (8010060 <etharp_tmr+0x14c>)
 800ff68:	687a      	ldr	r2, [r7, #4]
 800ff6a:	4613      	mov	r3, r2
 800ff6c:	005b      	lsls	r3, r3, #1
 800ff6e:	4413      	add	r3, r2
 800ff70:	00db      	lsls	r3, r3, #3
 800ff72:	440b      	add	r3, r1
 800ff74:	3312      	adds	r3, #18
 800ff76:	881b      	ldrh	r3, [r3, #0]
 800ff78:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800ff7c:	d215      	bcs.n	800ffaa <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800ff7e:	4938      	ldr	r1, [pc, #224]	; (8010060 <etharp_tmr+0x14c>)
 800ff80:	687a      	ldr	r2, [r7, #4]
 800ff82:	4613      	mov	r3, r2
 800ff84:	005b      	lsls	r3, r3, #1
 800ff86:	4413      	add	r3, r2
 800ff88:	00db      	lsls	r3, r3, #3
 800ff8a:	440b      	add	r3, r1
 800ff8c:	3314      	adds	r3, #20
 800ff8e:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800ff90:	2b01      	cmp	r3, #1
 800ff92:	d10e      	bne.n	800ffb2 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800ff94:	4932      	ldr	r1, [pc, #200]	; (8010060 <etharp_tmr+0x14c>)
 800ff96:	687a      	ldr	r2, [r7, #4]
 800ff98:	4613      	mov	r3, r2
 800ff9a:	005b      	lsls	r3, r3, #1
 800ff9c:	4413      	add	r3, r2
 800ff9e:	00db      	lsls	r3, r3, #3
 800ffa0:	440b      	add	r3, r1
 800ffa2:	3312      	adds	r3, #18
 800ffa4:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800ffa6:	2b04      	cmp	r3, #4
 800ffa8:	d903      	bls.n	800ffb2 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800ffaa:	6878      	ldr	r0, [r7, #4]
 800ffac:	f7ff ff80 	bl	800feb0 <etharp_free_entry>
 800ffb0:	e04a      	b.n	8010048 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800ffb2:	492b      	ldr	r1, [pc, #172]	; (8010060 <etharp_tmr+0x14c>)
 800ffb4:	687a      	ldr	r2, [r7, #4]
 800ffb6:	4613      	mov	r3, r2
 800ffb8:	005b      	lsls	r3, r3, #1
 800ffba:	4413      	add	r3, r2
 800ffbc:	00db      	lsls	r3, r3, #3
 800ffbe:	440b      	add	r3, r1
 800ffc0:	3314      	adds	r3, #20
 800ffc2:	781b      	ldrb	r3, [r3, #0]
 800ffc4:	2b03      	cmp	r3, #3
 800ffc6:	d10a      	bne.n	800ffde <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800ffc8:	4925      	ldr	r1, [pc, #148]	; (8010060 <etharp_tmr+0x14c>)
 800ffca:	687a      	ldr	r2, [r7, #4]
 800ffcc:	4613      	mov	r3, r2
 800ffce:	005b      	lsls	r3, r3, #1
 800ffd0:	4413      	add	r3, r2
 800ffd2:	00db      	lsls	r3, r3, #3
 800ffd4:	440b      	add	r3, r1
 800ffd6:	3314      	adds	r3, #20
 800ffd8:	2204      	movs	r2, #4
 800ffda:	701a      	strb	r2, [r3, #0]
 800ffdc:	e034      	b.n	8010048 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800ffde:	4920      	ldr	r1, [pc, #128]	; (8010060 <etharp_tmr+0x14c>)
 800ffe0:	687a      	ldr	r2, [r7, #4]
 800ffe2:	4613      	mov	r3, r2
 800ffe4:	005b      	lsls	r3, r3, #1
 800ffe6:	4413      	add	r3, r2
 800ffe8:	00db      	lsls	r3, r3, #3
 800ffea:	440b      	add	r3, r1
 800ffec:	3314      	adds	r3, #20
 800ffee:	781b      	ldrb	r3, [r3, #0]
 800fff0:	2b04      	cmp	r3, #4
 800fff2:	d10a      	bne.n	801000a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800fff4:	491a      	ldr	r1, [pc, #104]	; (8010060 <etharp_tmr+0x14c>)
 800fff6:	687a      	ldr	r2, [r7, #4]
 800fff8:	4613      	mov	r3, r2
 800fffa:	005b      	lsls	r3, r3, #1
 800fffc:	4413      	add	r3, r2
 800fffe:	00db      	lsls	r3, r3, #3
 8010000:	440b      	add	r3, r1
 8010002:	3314      	adds	r3, #20
 8010004:	2202      	movs	r2, #2
 8010006:	701a      	strb	r2, [r3, #0]
 8010008:	e01e      	b.n	8010048 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801000a:	4915      	ldr	r1, [pc, #84]	; (8010060 <etharp_tmr+0x14c>)
 801000c:	687a      	ldr	r2, [r7, #4]
 801000e:	4613      	mov	r3, r2
 8010010:	005b      	lsls	r3, r3, #1
 8010012:	4413      	add	r3, r2
 8010014:	00db      	lsls	r3, r3, #3
 8010016:	440b      	add	r3, r1
 8010018:	3314      	adds	r3, #20
 801001a:	781b      	ldrb	r3, [r3, #0]
 801001c:	2b01      	cmp	r3, #1
 801001e:	d113      	bne.n	8010048 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8010020:	490f      	ldr	r1, [pc, #60]	; (8010060 <etharp_tmr+0x14c>)
 8010022:	687a      	ldr	r2, [r7, #4]
 8010024:	4613      	mov	r3, r2
 8010026:	005b      	lsls	r3, r3, #1
 8010028:	4413      	add	r3, r2
 801002a:	00db      	lsls	r3, r3, #3
 801002c:	440b      	add	r3, r1
 801002e:	3308      	adds	r3, #8
 8010030:	6818      	ldr	r0, [r3, #0]
 8010032:	687a      	ldr	r2, [r7, #4]
 8010034:	4613      	mov	r3, r2
 8010036:	005b      	lsls	r3, r3, #1
 8010038:	4413      	add	r3, r2
 801003a:	00db      	lsls	r3, r3, #3
 801003c:	4a08      	ldr	r2, [pc, #32]	; (8010060 <etharp_tmr+0x14c>)
 801003e:	4413      	add	r3, r2
 8010040:	3304      	adds	r3, #4
 8010042:	4619      	mov	r1, r3
 8010044:	f000 fe6e 	bl	8010d24 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	3301      	adds	r3, #1
 801004c:	607b      	str	r3, [r7, #4]
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	2b09      	cmp	r3, #9
 8010052:	f77f af65 	ble.w	800ff20 <etharp_tmr+0xc>
      }
    }
  }
}
 8010056:	bf00      	nop
 8010058:	3708      	adds	r7, #8
 801005a:	46bd      	mov	sp, r7
 801005c:	bd80      	pop	{r7, pc}
 801005e:	bf00      	nop
 8010060:	240405d8 	.word	0x240405d8

08010064 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8010064:	b580      	push	{r7, lr}
 8010066:	b08a      	sub	sp, #40	; 0x28
 8010068:	af00      	add	r7, sp, #0
 801006a:	60f8      	str	r0, [r7, #12]
 801006c:	460b      	mov	r3, r1
 801006e:	607a      	str	r2, [r7, #4]
 8010070:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8010072:	230a      	movs	r3, #10
 8010074:	84fb      	strh	r3, [r7, #38]	; 0x26
 8010076:	230a      	movs	r3, #10
 8010078:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801007a:	230a      	movs	r3, #10
 801007c:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 801007e:	2300      	movs	r3, #0
 8010080:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8010082:	230a      	movs	r3, #10
 8010084:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8010086:	2300      	movs	r3, #0
 8010088:	83bb      	strh	r3, [r7, #28]
 801008a:	2300      	movs	r3, #0
 801008c:	837b      	strh	r3, [r7, #26]
 801008e:	2300      	movs	r3, #0
 8010090:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010092:	2300      	movs	r3, #0
 8010094:	843b      	strh	r3, [r7, #32]
 8010096:	e0ae      	b.n	80101f6 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8010098:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801009c:	49a6      	ldr	r1, [pc, #664]	; (8010338 <etharp_find_entry+0x2d4>)
 801009e:	4613      	mov	r3, r2
 80100a0:	005b      	lsls	r3, r3, #1
 80100a2:	4413      	add	r3, r2
 80100a4:	00db      	lsls	r3, r3, #3
 80100a6:	440b      	add	r3, r1
 80100a8:	3314      	adds	r3, #20
 80100aa:	781b      	ldrb	r3, [r3, #0]
 80100ac:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80100ae:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80100b2:	2b0a      	cmp	r3, #10
 80100b4:	d105      	bne.n	80100c2 <etharp_find_entry+0x5e>
 80100b6:	7dfb      	ldrb	r3, [r7, #23]
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d102      	bne.n	80100c2 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 80100bc:	8c3b      	ldrh	r3, [r7, #32]
 80100be:	847b      	strh	r3, [r7, #34]	; 0x22
 80100c0:	e095      	b.n	80101ee <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 80100c2:	7dfb      	ldrb	r3, [r7, #23]
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	f000 8092 	beq.w	80101ee <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80100ca:	7dfb      	ldrb	r3, [r7, #23]
 80100cc:	2b01      	cmp	r3, #1
 80100ce:	d009      	beq.n	80100e4 <etharp_find_entry+0x80>
 80100d0:	7dfb      	ldrb	r3, [r7, #23]
 80100d2:	2b01      	cmp	r3, #1
 80100d4:	d806      	bhi.n	80100e4 <etharp_find_entry+0x80>
 80100d6:	4b99      	ldr	r3, [pc, #612]	; (801033c <etharp_find_entry+0x2d8>)
 80100d8:	f44f 7292 	mov.w	r2, #292	; 0x124
 80100dc:	4998      	ldr	r1, [pc, #608]	; (8010340 <etharp_find_entry+0x2dc>)
 80100de:	4899      	ldr	r0, [pc, #612]	; (8010344 <etharp_find_entry+0x2e0>)
 80100e0:	f011 f82e 	bl	8021140 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d020      	beq.n	801012c <etharp_find_entry+0xc8>
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	6819      	ldr	r1, [r3, #0]
 80100ee:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80100f2:	4891      	ldr	r0, [pc, #580]	; (8010338 <etharp_find_entry+0x2d4>)
 80100f4:	4613      	mov	r3, r2
 80100f6:	005b      	lsls	r3, r3, #1
 80100f8:	4413      	add	r3, r2
 80100fa:	00db      	lsls	r3, r3, #3
 80100fc:	4403      	add	r3, r0
 80100fe:	3304      	adds	r3, #4
 8010100:	681b      	ldr	r3, [r3, #0]
 8010102:	4299      	cmp	r1, r3
 8010104:	d112      	bne.n	801012c <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d00c      	beq.n	8010126 <etharp_find_entry+0xc2>
 801010c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010110:	4989      	ldr	r1, [pc, #548]	; (8010338 <etharp_find_entry+0x2d4>)
 8010112:	4613      	mov	r3, r2
 8010114:	005b      	lsls	r3, r3, #1
 8010116:	4413      	add	r3, r2
 8010118:	00db      	lsls	r3, r3, #3
 801011a:	440b      	add	r3, r1
 801011c:	3308      	adds	r3, #8
 801011e:	681b      	ldr	r3, [r3, #0]
 8010120:	687a      	ldr	r2, [r7, #4]
 8010122:	429a      	cmp	r2, r3
 8010124:	d102      	bne.n	801012c <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8010126:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801012a:	e100      	b.n	801032e <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801012c:	7dfb      	ldrb	r3, [r7, #23]
 801012e:	2b01      	cmp	r3, #1
 8010130:	d140      	bne.n	80101b4 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8010132:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010136:	4980      	ldr	r1, [pc, #512]	; (8010338 <etharp_find_entry+0x2d4>)
 8010138:	4613      	mov	r3, r2
 801013a:	005b      	lsls	r3, r3, #1
 801013c:	4413      	add	r3, r2
 801013e:	00db      	lsls	r3, r3, #3
 8010140:	440b      	add	r3, r1
 8010142:	681b      	ldr	r3, [r3, #0]
 8010144:	2b00      	cmp	r3, #0
 8010146:	d01a      	beq.n	801017e <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8010148:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801014c:	497a      	ldr	r1, [pc, #488]	; (8010338 <etharp_find_entry+0x2d4>)
 801014e:	4613      	mov	r3, r2
 8010150:	005b      	lsls	r3, r3, #1
 8010152:	4413      	add	r3, r2
 8010154:	00db      	lsls	r3, r3, #3
 8010156:	440b      	add	r3, r1
 8010158:	3312      	adds	r3, #18
 801015a:	881b      	ldrh	r3, [r3, #0]
 801015c:	8bba      	ldrh	r2, [r7, #28]
 801015e:	429a      	cmp	r2, r3
 8010160:	d845      	bhi.n	80101ee <etharp_find_entry+0x18a>
            old_queue = i;
 8010162:	8c3b      	ldrh	r3, [r7, #32]
 8010164:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8010166:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801016a:	4973      	ldr	r1, [pc, #460]	; (8010338 <etharp_find_entry+0x2d4>)
 801016c:	4613      	mov	r3, r2
 801016e:	005b      	lsls	r3, r3, #1
 8010170:	4413      	add	r3, r2
 8010172:	00db      	lsls	r3, r3, #3
 8010174:	440b      	add	r3, r1
 8010176:	3312      	adds	r3, #18
 8010178:	881b      	ldrh	r3, [r3, #0]
 801017a:	83bb      	strh	r3, [r7, #28]
 801017c:	e037      	b.n	80101ee <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801017e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010182:	496d      	ldr	r1, [pc, #436]	; (8010338 <etharp_find_entry+0x2d4>)
 8010184:	4613      	mov	r3, r2
 8010186:	005b      	lsls	r3, r3, #1
 8010188:	4413      	add	r3, r2
 801018a:	00db      	lsls	r3, r3, #3
 801018c:	440b      	add	r3, r1
 801018e:	3312      	adds	r3, #18
 8010190:	881b      	ldrh	r3, [r3, #0]
 8010192:	8b7a      	ldrh	r2, [r7, #26]
 8010194:	429a      	cmp	r2, r3
 8010196:	d82a      	bhi.n	80101ee <etharp_find_entry+0x18a>
            old_pending = i;
 8010198:	8c3b      	ldrh	r3, [r7, #32]
 801019a:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 801019c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80101a0:	4965      	ldr	r1, [pc, #404]	; (8010338 <etharp_find_entry+0x2d4>)
 80101a2:	4613      	mov	r3, r2
 80101a4:	005b      	lsls	r3, r3, #1
 80101a6:	4413      	add	r3, r2
 80101a8:	00db      	lsls	r3, r3, #3
 80101aa:	440b      	add	r3, r1
 80101ac:	3312      	adds	r3, #18
 80101ae:	881b      	ldrh	r3, [r3, #0]
 80101b0:	837b      	strh	r3, [r7, #26]
 80101b2:	e01c      	b.n	80101ee <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 80101b4:	7dfb      	ldrb	r3, [r7, #23]
 80101b6:	2b01      	cmp	r3, #1
 80101b8:	d919      	bls.n	80101ee <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 80101ba:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80101be:	495e      	ldr	r1, [pc, #376]	; (8010338 <etharp_find_entry+0x2d4>)
 80101c0:	4613      	mov	r3, r2
 80101c2:	005b      	lsls	r3, r3, #1
 80101c4:	4413      	add	r3, r2
 80101c6:	00db      	lsls	r3, r3, #3
 80101c8:	440b      	add	r3, r1
 80101ca:	3312      	adds	r3, #18
 80101cc:	881b      	ldrh	r3, [r3, #0]
 80101ce:	8b3a      	ldrh	r2, [r7, #24]
 80101d0:	429a      	cmp	r2, r3
 80101d2:	d80c      	bhi.n	80101ee <etharp_find_entry+0x18a>
            old_stable = i;
 80101d4:	8c3b      	ldrh	r3, [r7, #32]
 80101d6:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 80101d8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80101dc:	4956      	ldr	r1, [pc, #344]	; (8010338 <etharp_find_entry+0x2d4>)
 80101de:	4613      	mov	r3, r2
 80101e0:	005b      	lsls	r3, r3, #1
 80101e2:	4413      	add	r3, r2
 80101e4:	00db      	lsls	r3, r3, #3
 80101e6:	440b      	add	r3, r1
 80101e8:	3312      	adds	r3, #18
 80101ea:	881b      	ldrh	r3, [r3, #0]
 80101ec:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80101ee:	8c3b      	ldrh	r3, [r7, #32]
 80101f0:	3301      	adds	r3, #1
 80101f2:	b29b      	uxth	r3, r3
 80101f4:	843b      	strh	r3, [r7, #32]
 80101f6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80101fa:	2b09      	cmp	r3, #9
 80101fc:	f77f af4c 	ble.w	8010098 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8010200:	7afb      	ldrb	r3, [r7, #11]
 8010202:	f003 0302 	and.w	r3, r3, #2
 8010206:	2b00      	cmp	r3, #0
 8010208:	d108      	bne.n	801021c <etharp_find_entry+0x1b8>
 801020a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801020e:	2b0a      	cmp	r3, #10
 8010210:	d107      	bne.n	8010222 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8010212:	7afb      	ldrb	r3, [r7, #11]
 8010214:	f003 0301 	and.w	r3, r3, #1
 8010218:	2b00      	cmp	r3, #0
 801021a:	d102      	bne.n	8010222 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801021c:	f04f 33ff 	mov.w	r3, #4294967295
 8010220:	e085      	b.n	801032e <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8010222:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8010226:	2b09      	cmp	r3, #9
 8010228:	dc02      	bgt.n	8010230 <etharp_find_entry+0x1cc>
    i = empty;
 801022a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801022c:	843b      	strh	r3, [r7, #32]
 801022e:	e039      	b.n	80102a4 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8010230:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8010234:	2b09      	cmp	r3, #9
 8010236:	dc14      	bgt.n	8010262 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8010238:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801023a:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801023c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010240:	493d      	ldr	r1, [pc, #244]	; (8010338 <etharp_find_entry+0x2d4>)
 8010242:	4613      	mov	r3, r2
 8010244:	005b      	lsls	r3, r3, #1
 8010246:	4413      	add	r3, r2
 8010248:	00db      	lsls	r3, r3, #3
 801024a:	440b      	add	r3, r1
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	2b00      	cmp	r3, #0
 8010250:	d018      	beq.n	8010284 <etharp_find_entry+0x220>
 8010252:	4b3a      	ldr	r3, [pc, #232]	; (801033c <etharp_find_entry+0x2d8>)
 8010254:	f240 126d 	movw	r2, #365	; 0x16d
 8010258:	493b      	ldr	r1, [pc, #236]	; (8010348 <etharp_find_entry+0x2e4>)
 801025a:	483a      	ldr	r0, [pc, #232]	; (8010344 <etharp_find_entry+0x2e0>)
 801025c:	f010 ff70 	bl	8021140 <iprintf>
 8010260:	e010      	b.n	8010284 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8010262:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8010266:	2b09      	cmp	r3, #9
 8010268:	dc02      	bgt.n	8010270 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801026a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801026c:	843b      	strh	r3, [r7, #32]
 801026e:	e009      	b.n	8010284 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8010270:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8010274:	2b09      	cmp	r3, #9
 8010276:	dc02      	bgt.n	801027e <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8010278:	8bfb      	ldrh	r3, [r7, #30]
 801027a:	843b      	strh	r3, [r7, #32]
 801027c:	e002      	b.n	8010284 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801027e:	f04f 33ff 	mov.w	r3, #4294967295
 8010282:	e054      	b.n	801032e <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8010284:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8010288:	2b09      	cmp	r3, #9
 801028a:	dd06      	ble.n	801029a <etharp_find_entry+0x236>
 801028c:	4b2b      	ldr	r3, [pc, #172]	; (801033c <etharp_find_entry+0x2d8>)
 801028e:	f240 127f 	movw	r2, #383	; 0x17f
 8010292:	492e      	ldr	r1, [pc, #184]	; (801034c <etharp_find_entry+0x2e8>)
 8010294:	482b      	ldr	r0, [pc, #172]	; (8010344 <etharp_find_entry+0x2e0>)
 8010296:	f010 ff53 	bl	8021140 <iprintf>
    etharp_free_entry(i);
 801029a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801029e:	4618      	mov	r0, r3
 80102a0:	f7ff fe06 	bl	800feb0 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80102a4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80102a8:	2b09      	cmp	r3, #9
 80102aa:	dd06      	ble.n	80102ba <etharp_find_entry+0x256>
 80102ac:	4b23      	ldr	r3, [pc, #140]	; (801033c <etharp_find_entry+0x2d8>)
 80102ae:	f240 1283 	movw	r2, #387	; 0x183
 80102b2:	4926      	ldr	r1, [pc, #152]	; (801034c <etharp_find_entry+0x2e8>)
 80102b4:	4823      	ldr	r0, [pc, #140]	; (8010344 <etharp_find_entry+0x2e0>)
 80102b6:	f010 ff43 	bl	8021140 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80102ba:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80102be:	491e      	ldr	r1, [pc, #120]	; (8010338 <etharp_find_entry+0x2d4>)
 80102c0:	4613      	mov	r3, r2
 80102c2:	005b      	lsls	r3, r3, #1
 80102c4:	4413      	add	r3, r2
 80102c6:	00db      	lsls	r3, r3, #3
 80102c8:	440b      	add	r3, r1
 80102ca:	3314      	adds	r3, #20
 80102cc:	781b      	ldrb	r3, [r3, #0]
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d006      	beq.n	80102e0 <etharp_find_entry+0x27c>
 80102d2:	4b1a      	ldr	r3, [pc, #104]	; (801033c <etharp_find_entry+0x2d8>)
 80102d4:	f240 1285 	movw	r2, #389	; 0x185
 80102d8:	491d      	ldr	r1, [pc, #116]	; (8010350 <etharp_find_entry+0x2ec>)
 80102da:	481a      	ldr	r0, [pc, #104]	; (8010344 <etharp_find_entry+0x2e0>)
 80102dc:	f010 ff30 	bl	8021140 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80102e0:	68fb      	ldr	r3, [r7, #12]
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d00b      	beq.n	80102fe <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80102e6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	6819      	ldr	r1, [r3, #0]
 80102ee:	4812      	ldr	r0, [pc, #72]	; (8010338 <etharp_find_entry+0x2d4>)
 80102f0:	4613      	mov	r3, r2
 80102f2:	005b      	lsls	r3, r3, #1
 80102f4:	4413      	add	r3, r2
 80102f6:	00db      	lsls	r3, r3, #3
 80102f8:	4403      	add	r3, r0
 80102fa:	3304      	adds	r3, #4
 80102fc:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80102fe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010302:	490d      	ldr	r1, [pc, #52]	; (8010338 <etharp_find_entry+0x2d4>)
 8010304:	4613      	mov	r3, r2
 8010306:	005b      	lsls	r3, r3, #1
 8010308:	4413      	add	r3, r2
 801030a:	00db      	lsls	r3, r3, #3
 801030c:	440b      	add	r3, r1
 801030e:	3312      	adds	r3, #18
 8010310:	2200      	movs	r2, #0
 8010312:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8010314:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010318:	4907      	ldr	r1, [pc, #28]	; (8010338 <etharp_find_entry+0x2d4>)
 801031a:	4613      	mov	r3, r2
 801031c:	005b      	lsls	r3, r3, #1
 801031e:	4413      	add	r3, r2
 8010320:	00db      	lsls	r3, r3, #3
 8010322:	440b      	add	r3, r1
 8010324:	3308      	adds	r3, #8
 8010326:	687a      	ldr	r2, [r7, #4]
 8010328:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801032a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801032e:	4618      	mov	r0, r3
 8010330:	3728      	adds	r7, #40	; 0x28
 8010332:	46bd      	mov	sp, r7
 8010334:	bd80      	pop	{r7, pc}
 8010336:	bf00      	nop
 8010338:	240405d8 	.word	0x240405d8
 801033c:	08023cc0 	.word	0x08023cc0
 8010340:	08023d18 	.word	0x08023d18
 8010344:	08023d58 	.word	0x08023d58
 8010348:	08023d80 	.word	0x08023d80
 801034c:	08023d98 	.word	0x08023d98
 8010350:	08023dac 	.word	0x08023dac

08010354 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8010354:	b580      	push	{r7, lr}
 8010356:	b088      	sub	sp, #32
 8010358:	af02      	add	r7, sp, #8
 801035a:	60f8      	str	r0, [r7, #12]
 801035c:	60b9      	str	r1, [r7, #8]
 801035e:	607a      	str	r2, [r7, #4]
 8010360:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8010362:	68fb      	ldr	r3, [r7, #12]
 8010364:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8010368:	2b06      	cmp	r3, #6
 801036a:	d006      	beq.n	801037a <etharp_update_arp_entry+0x26>
 801036c:	4b48      	ldr	r3, [pc, #288]	; (8010490 <etharp_update_arp_entry+0x13c>)
 801036e:	f240 12a9 	movw	r2, #425	; 0x1a9
 8010372:	4948      	ldr	r1, [pc, #288]	; (8010494 <etharp_update_arp_entry+0x140>)
 8010374:	4848      	ldr	r0, [pc, #288]	; (8010498 <etharp_update_arp_entry+0x144>)
 8010376:	f010 fee3 	bl	8021140 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801037a:	68bb      	ldr	r3, [r7, #8]
 801037c:	2b00      	cmp	r3, #0
 801037e:	d012      	beq.n	80103a6 <etharp_update_arp_entry+0x52>
 8010380:	68bb      	ldr	r3, [r7, #8]
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	2b00      	cmp	r3, #0
 8010386:	d00e      	beq.n	80103a6 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010388:	68bb      	ldr	r3, [r7, #8]
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	68f9      	ldr	r1, [r7, #12]
 801038e:	4618      	mov	r0, r3
 8010390:	f001 facc 	bl	801192c <ip4_addr_isbroadcast_u32>
 8010394:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8010396:	2b00      	cmp	r3, #0
 8010398:	d105      	bne.n	80103a6 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801039a:	68bb      	ldr	r3, [r7, #8]
 801039c:	681b      	ldr	r3, [r3, #0]
 801039e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80103a2:	2be0      	cmp	r3, #224	; 0xe0
 80103a4:	d102      	bne.n	80103ac <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80103a6:	f06f 030f 	mvn.w	r3, #15
 80103aa:	e06c      	b.n	8010486 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 80103ac:	78fb      	ldrb	r3, [r7, #3]
 80103ae:	68fa      	ldr	r2, [r7, #12]
 80103b0:	4619      	mov	r1, r3
 80103b2:	68b8      	ldr	r0, [r7, #8]
 80103b4:	f7ff fe56 	bl	8010064 <etharp_find_entry>
 80103b8:	4603      	mov	r3, r0
 80103ba:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 80103bc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	da02      	bge.n	80103ca <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80103c4:	8afb      	ldrh	r3, [r7, #22]
 80103c6:	b25b      	sxtb	r3, r3
 80103c8:	e05d      	b.n	8010486 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80103ca:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80103ce:	4933      	ldr	r1, [pc, #204]	; (801049c <etharp_update_arp_entry+0x148>)
 80103d0:	4613      	mov	r3, r2
 80103d2:	005b      	lsls	r3, r3, #1
 80103d4:	4413      	add	r3, r2
 80103d6:	00db      	lsls	r3, r3, #3
 80103d8:	440b      	add	r3, r1
 80103da:	3314      	adds	r3, #20
 80103dc:	2202      	movs	r2, #2
 80103de:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80103e0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80103e4:	492d      	ldr	r1, [pc, #180]	; (801049c <etharp_update_arp_entry+0x148>)
 80103e6:	4613      	mov	r3, r2
 80103e8:	005b      	lsls	r3, r3, #1
 80103ea:	4413      	add	r3, r2
 80103ec:	00db      	lsls	r3, r3, #3
 80103ee:	440b      	add	r3, r1
 80103f0:	3308      	adds	r3, #8
 80103f2:	68fa      	ldr	r2, [r7, #12]
 80103f4:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80103f6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80103fa:	4613      	mov	r3, r2
 80103fc:	005b      	lsls	r3, r3, #1
 80103fe:	4413      	add	r3, r2
 8010400:	00db      	lsls	r3, r3, #3
 8010402:	3308      	adds	r3, #8
 8010404:	4a25      	ldr	r2, [pc, #148]	; (801049c <etharp_update_arp_entry+0x148>)
 8010406:	4413      	add	r3, r2
 8010408:	3304      	adds	r3, #4
 801040a:	2206      	movs	r2, #6
 801040c:	6879      	ldr	r1, [r7, #4]
 801040e:	4618      	mov	r0, r3
 8010410:	f010 fa31 	bl	8020876 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8010414:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010418:	4920      	ldr	r1, [pc, #128]	; (801049c <etharp_update_arp_entry+0x148>)
 801041a:	4613      	mov	r3, r2
 801041c:	005b      	lsls	r3, r3, #1
 801041e:	4413      	add	r3, r2
 8010420:	00db      	lsls	r3, r3, #3
 8010422:	440b      	add	r3, r1
 8010424:	3312      	adds	r3, #18
 8010426:	2200      	movs	r2, #0
 8010428:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801042a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801042e:	491b      	ldr	r1, [pc, #108]	; (801049c <etharp_update_arp_entry+0x148>)
 8010430:	4613      	mov	r3, r2
 8010432:	005b      	lsls	r3, r3, #1
 8010434:	4413      	add	r3, r2
 8010436:	00db      	lsls	r3, r3, #3
 8010438:	440b      	add	r3, r1
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	2b00      	cmp	r3, #0
 801043e:	d021      	beq.n	8010484 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8010440:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010444:	4915      	ldr	r1, [pc, #84]	; (801049c <etharp_update_arp_entry+0x148>)
 8010446:	4613      	mov	r3, r2
 8010448:	005b      	lsls	r3, r3, #1
 801044a:	4413      	add	r3, r2
 801044c:	00db      	lsls	r3, r3, #3
 801044e:	440b      	add	r3, r1
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8010454:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010458:	4910      	ldr	r1, [pc, #64]	; (801049c <etharp_update_arp_entry+0x148>)
 801045a:	4613      	mov	r3, r2
 801045c:	005b      	lsls	r3, r3, #1
 801045e:	4413      	add	r3, r2
 8010460:	00db      	lsls	r3, r3, #3
 8010462:	440b      	add	r3, r1
 8010464:	2200      	movs	r2, #0
 8010466:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801046e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010472:	9300      	str	r3, [sp, #0]
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	6939      	ldr	r1, [r7, #16]
 8010478:	68f8      	ldr	r0, [r7, #12]
 801047a:	f000 fcf3 	bl	8010e64 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801047e:	6938      	ldr	r0, [r7, #16]
 8010480:	f003 fe74 	bl	801416c <pbuf_free>
  }
  return ERR_OK;
 8010484:	2300      	movs	r3, #0
}
 8010486:	4618      	mov	r0, r3
 8010488:	3718      	adds	r7, #24
 801048a:	46bd      	mov	sp, r7
 801048c:	bd80      	pop	{r7, pc}
 801048e:	bf00      	nop
 8010490:	08023cc0 	.word	0x08023cc0
 8010494:	08023dd8 	.word	0x08023dd8
 8010498:	08023d58 	.word	0x08023d58
 801049c:	240405d8 	.word	0x240405d8

080104a0 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80104a0:	b580      	push	{r7, lr}
 80104a2:	b084      	sub	sp, #16
 80104a4:	af00      	add	r7, sp, #0
 80104a6:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80104a8:	2300      	movs	r3, #0
 80104aa:	60fb      	str	r3, [r7, #12]
 80104ac:	e01e      	b.n	80104ec <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 80104ae:	4913      	ldr	r1, [pc, #76]	; (80104fc <etharp_cleanup_netif+0x5c>)
 80104b0:	68fa      	ldr	r2, [r7, #12]
 80104b2:	4613      	mov	r3, r2
 80104b4:	005b      	lsls	r3, r3, #1
 80104b6:	4413      	add	r3, r2
 80104b8:	00db      	lsls	r3, r3, #3
 80104ba:	440b      	add	r3, r1
 80104bc:	3314      	adds	r3, #20
 80104be:	781b      	ldrb	r3, [r3, #0]
 80104c0:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80104c2:	7afb      	ldrb	r3, [r7, #11]
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d00e      	beq.n	80104e6 <etharp_cleanup_netif+0x46>
 80104c8:	490c      	ldr	r1, [pc, #48]	; (80104fc <etharp_cleanup_netif+0x5c>)
 80104ca:	68fa      	ldr	r2, [r7, #12]
 80104cc:	4613      	mov	r3, r2
 80104ce:	005b      	lsls	r3, r3, #1
 80104d0:	4413      	add	r3, r2
 80104d2:	00db      	lsls	r3, r3, #3
 80104d4:	440b      	add	r3, r1
 80104d6:	3308      	adds	r3, #8
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	687a      	ldr	r2, [r7, #4]
 80104dc:	429a      	cmp	r2, r3
 80104de:	d102      	bne.n	80104e6 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 80104e0:	68f8      	ldr	r0, [r7, #12]
 80104e2:	f7ff fce5 	bl	800feb0 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80104e6:	68fb      	ldr	r3, [r7, #12]
 80104e8:	3301      	adds	r3, #1
 80104ea:	60fb      	str	r3, [r7, #12]
 80104ec:	68fb      	ldr	r3, [r7, #12]
 80104ee:	2b09      	cmp	r3, #9
 80104f0:	dddd      	ble.n	80104ae <etharp_cleanup_netif+0xe>
    }
  }
}
 80104f2:	bf00      	nop
 80104f4:	3710      	adds	r7, #16
 80104f6:	46bd      	mov	sp, r7
 80104f8:	bd80      	pop	{r7, pc}
 80104fa:	bf00      	nop
 80104fc:	240405d8 	.word	0x240405d8

08010500 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8010500:	b5b0      	push	{r4, r5, r7, lr}
 8010502:	b08a      	sub	sp, #40	; 0x28
 8010504:	af04      	add	r7, sp, #16
 8010506:	6078      	str	r0, [r7, #4]
 8010508:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801050a:	683b      	ldr	r3, [r7, #0]
 801050c:	2b00      	cmp	r3, #0
 801050e:	d107      	bne.n	8010520 <etharp_input+0x20>
 8010510:	4b3d      	ldr	r3, [pc, #244]	; (8010608 <etharp_input+0x108>)
 8010512:	f240 228a 	movw	r2, #650	; 0x28a
 8010516:	493d      	ldr	r1, [pc, #244]	; (801060c <etharp_input+0x10c>)
 8010518:	483d      	ldr	r0, [pc, #244]	; (8010610 <etharp_input+0x110>)
 801051a:	f010 fe11 	bl	8021140 <iprintf>
 801051e:	e06f      	b.n	8010600 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	685b      	ldr	r3, [r3, #4]
 8010524:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8010526:	693b      	ldr	r3, [r7, #16]
 8010528:	881b      	ldrh	r3, [r3, #0]
 801052a:	b29b      	uxth	r3, r3
 801052c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010530:	d10c      	bne.n	801054c <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8010532:	693b      	ldr	r3, [r7, #16]
 8010534:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8010536:	2b06      	cmp	r3, #6
 8010538:	d108      	bne.n	801054c <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801053a:	693b      	ldr	r3, [r7, #16]
 801053c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801053e:	2b04      	cmp	r3, #4
 8010540:	d104      	bne.n	801054c <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8010542:	693b      	ldr	r3, [r7, #16]
 8010544:	885b      	ldrh	r3, [r3, #2]
 8010546:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8010548:	2b08      	cmp	r3, #8
 801054a:	d003      	beq.n	8010554 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801054c:	6878      	ldr	r0, [r7, #4]
 801054e:	f003 fe0d 	bl	801416c <pbuf_free>
    return;
 8010552:	e055      	b.n	8010600 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8010554:	693b      	ldr	r3, [r7, #16]
 8010556:	330e      	adds	r3, #14
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801055c:	693b      	ldr	r3, [r7, #16]
 801055e:	3318      	adds	r3, #24
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010564:	683b      	ldr	r3, [r7, #0]
 8010566:	3304      	adds	r3, #4
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	2b00      	cmp	r3, #0
 801056c:	d102      	bne.n	8010574 <etharp_input+0x74>
    for_us = 0;
 801056e:	2300      	movs	r3, #0
 8010570:	75fb      	strb	r3, [r7, #23]
 8010572:	e009      	b.n	8010588 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8010574:	68ba      	ldr	r2, [r7, #8]
 8010576:	683b      	ldr	r3, [r7, #0]
 8010578:	3304      	adds	r3, #4
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	429a      	cmp	r2, r3
 801057e:	bf0c      	ite	eq
 8010580:	2301      	moveq	r3, #1
 8010582:	2300      	movne	r3, #0
 8010584:	b2db      	uxtb	r3, r3
 8010586:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8010588:	693b      	ldr	r3, [r7, #16]
 801058a:	f103 0208 	add.w	r2, r3, #8
 801058e:	7dfb      	ldrb	r3, [r7, #23]
 8010590:	2b00      	cmp	r3, #0
 8010592:	d001      	beq.n	8010598 <etharp_input+0x98>
 8010594:	2301      	movs	r3, #1
 8010596:	e000      	b.n	801059a <etharp_input+0x9a>
 8010598:	2302      	movs	r3, #2
 801059a:	f107 010c 	add.w	r1, r7, #12
 801059e:	6838      	ldr	r0, [r7, #0]
 80105a0:	f7ff fed8 	bl	8010354 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80105a4:	693b      	ldr	r3, [r7, #16]
 80105a6:	88db      	ldrh	r3, [r3, #6]
 80105a8:	b29b      	uxth	r3, r3
 80105aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80105ae:	d003      	beq.n	80105b8 <etharp_input+0xb8>
 80105b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80105b4:	d01e      	beq.n	80105f4 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 80105b6:	e020      	b.n	80105fa <etharp_input+0xfa>
      if (for_us) {
 80105b8:	7dfb      	ldrb	r3, [r7, #23]
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d01c      	beq.n	80105f8 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80105be:	683b      	ldr	r3, [r7, #0]
 80105c0:	f103 0026 	add.w	r0, r3, #38	; 0x26
 80105c4:	693b      	ldr	r3, [r7, #16]
 80105c6:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80105ca:	683b      	ldr	r3, [r7, #0]
 80105cc:	f103 0526 	add.w	r5, r3, #38	; 0x26
 80105d0:	683b      	ldr	r3, [r7, #0]
 80105d2:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80105d4:	693a      	ldr	r2, [r7, #16]
 80105d6:	3208      	adds	r2, #8
        etharp_raw(netif,
 80105d8:	2102      	movs	r1, #2
 80105da:	9103      	str	r1, [sp, #12]
 80105dc:	f107 010c 	add.w	r1, r7, #12
 80105e0:	9102      	str	r1, [sp, #8]
 80105e2:	9201      	str	r2, [sp, #4]
 80105e4:	9300      	str	r3, [sp, #0]
 80105e6:	462b      	mov	r3, r5
 80105e8:	4622      	mov	r2, r4
 80105ea:	4601      	mov	r1, r0
 80105ec:	6838      	ldr	r0, [r7, #0]
 80105ee:	f000 faeb 	bl	8010bc8 <etharp_raw>
      break;
 80105f2:	e001      	b.n	80105f8 <etharp_input+0xf8>
      break;
 80105f4:	bf00      	nop
 80105f6:	e000      	b.n	80105fa <etharp_input+0xfa>
      break;
 80105f8:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 80105fa:	6878      	ldr	r0, [r7, #4]
 80105fc:	f003 fdb6 	bl	801416c <pbuf_free>
}
 8010600:	3718      	adds	r7, #24
 8010602:	46bd      	mov	sp, r7
 8010604:	bdb0      	pop	{r4, r5, r7, pc}
 8010606:	bf00      	nop
 8010608:	08023cc0 	.word	0x08023cc0
 801060c:	08023e30 	.word	0x08023e30
 8010610:	08023d58 	.word	0x08023d58

08010614 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8010614:	b580      	push	{r7, lr}
 8010616:	b086      	sub	sp, #24
 8010618:	af02      	add	r7, sp, #8
 801061a:	60f8      	str	r0, [r7, #12]
 801061c:	60b9      	str	r1, [r7, #8]
 801061e:	4613      	mov	r3, r2
 8010620:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8010622:	79fa      	ldrb	r2, [r7, #7]
 8010624:	4944      	ldr	r1, [pc, #272]	; (8010738 <etharp_output_to_arp_index+0x124>)
 8010626:	4613      	mov	r3, r2
 8010628:	005b      	lsls	r3, r3, #1
 801062a:	4413      	add	r3, r2
 801062c:	00db      	lsls	r3, r3, #3
 801062e:	440b      	add	r3, r1
 8010630:	3314      	adds	r3, #20
 8010632:	781b      	ldrb	r3, [r3, #0]
 8010634:	2b01      	cmp	r3, #1
 8010636:	d806      	bhi.n	8010646 <etharp_output_to_arp_index+0x32>
 8010638:	4b40      	ldr	r3, [pc, #256]	; (801073c <etharp_output_to_arp_index+0x128>)
 801063a:	f240 22ef 	movw	r2, #751	; 0x2ef
 801063e:	4940      	ldr	r1, [pc, #256]	; (8010740 <etharp_output_to_arp_index+0x12c>)
 8010640:	4840      	ldr	r0, [pc, #256]	; (8010744 <etharp_output_to_arp_index+0x130>)
 8010642:	f010 fd7d 	bl	8021140 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8010646:	79fa      	ldrb	r2, [r7, #7]
 8010648:	493b      	ldr	r1, [pc, #236]	; (8010738 <etharp_output_to_arp_index+0x124>)
 801064a:	4613      	mov	r3, r2
 801064c:	005b      	lsls	r3, r3, #1
 801064e:	4413      	add	r3, r2
 8010650:	00db      	lsls	r3, r3, #3
 8010652:	440b      	add	r3, r1
 8010654:	3314      	adds	r3, #20
 8010656:	781b      	ldrb	r3, [r3, #0]
 8010658:	2b02      	cmp	r3, #2
 801065a:	d153      	bne.n	8010704 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801065c:	79fa      	ldrb	r2, [r7, #7]
 801065e:	4936      	ldr	r1, [pc, #216]	; (8010738 <etharp_output_to_arp_index+0x124>)
 8010660:	4613      	mov	r3, r2
 8010662:	005b      	lsls	r3, r3, #1
 8010664:	4413      	add	r3, r2
 8010666:	00db      	lsls	r3, r3, #3
 8010668:	440b      	add	r3, r1
 801066a:	3312      	adds	r3, #18
 801066c:	881b      	ldrh	r3, [r3, #0]
 801066e:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8010672:	d919      	bls.n	80106a8 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8010674:	79fa      	ldrb	r2, [r7, #7]
 8010676:	4613      	mov	r3, r2
 8010678:	005b      	lsls	r3, r3, #1
 801067a:	4413      	add	r3, r2
 801067c:	00db      	lsls	r3, r3, #3
 801067e:	4a2e      	ldr	r2, [pc, #184]	; (8010738 <etharp_output_to_arp_index+0x124>)
 8010680:	4413      	add	r3, r2
 8010682:	3304      	adds	r3, #4
 8010684:	4619      	mov	r1, r3
 8010686:	68f8      	ldr	r0, [r7, #12]
 8010688:	f000 fb4c 	bl	8010d24 <etharp_request>
 801068c:	4603      	mov	r3, r0
 801068e:	2b00      	cmp	r3, #0
 8010690:	d138      	bne.n	8010704 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8010692:	79fa      	ldrb	r2, [r7, #7]
 8010694:	4928      	ldr	r1, [pc, #160]	; (8010738 <etharp_output_to_arp_index+0x124>)
 8010696:	4613      	mov	r3, r2
 8010698:	005b      	lsls	r3, r3, #1
 801069a:	4413      	add	r3, r2
 801069c:	00db      	lsls	r3, r3, #3
 801069e:	440b      	add	r3, r1
 80106a0:	3314      	adds	r3, #20
 80106a2:	2203      	movs	r2, #3
 80106a4:	701a      	strb	r2, [r3, #0]
 80106a6:	e02d      	b.n	8010704 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80106a8:	79fa      	ldrb	r2, [r7, #7]
 80106aa:	4923      	ldr	r1, [pc, #140]	; (8010738 <etharp_output_to_arp_index+0x124>)
 80106ac:	4613      	mov	r3, r2
 80106ae:	005b      	lsls	r3, r3, #1
 80106b0:	4413      	add	r3, r2
 80106b2:	00db      	lsls	r3, r3, #3
 80106b4:	440b      	add	r3, r1
 80106b6:	3312      	adds	r3, #18
 80106b8:	881b      	ldrh	r3, [r3, #0]
 80106ba:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80106be:	d321      	bcc.n	8010704 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80106c0:	79fa      	ldrb	r2, [r7, #7]
 80106c2:	4613      	mov	r3, r2
 80106c4:	005b      	lsls	r3, r3, #1
 80106c6:	4413      	add	r3, r2
 80106c8:	00db      	lsls	r3, r3, #3
 80106ca:	4a1b      	ldr	r2, [pc, #108]	; (8010738 <etharp_output_to_arp_index+0x124>)
 80106cc:	4413      	add	r3, r2
 80106ce:	1d19      	adds	r1, r3, #4
 80106d0:	79fa      	ldrb	r2, [r7, #7]
 80106d2:	4613      	mov	r3, r2
 80106d4:	005b      	lsls	r3, r3, #1
 80106d6:	4413      	add	r3, r2
 80106d8:	00db      	lsls	r3, r3, #3
 80106da:	3308      	adds	r3, #8
 80106dc:	4a16      	ldr	r2, [pc, #88]	; (8010738 <etharp_output_to_arp_index+0x124>)
 80106de:	4413      	add	r3, r2
 80106e0:	3304      	adds	r3, #4
 80106e2:	461a      	mov	r2, r3
 80106e4:	68f8      	ldr	r0, [r7, #12]
 80106e6:	f000 fafb 	bl	8010ce0 <etharp_request_dst>
 80106ea:	4603      	mov	r3, r0
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d109      	bne.n	8010704 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80106f0:	79fa      	ldrb	r2, [r7, #7]
 80106f2:	4911      	ldr	r1, [pc, #68]	; (8010738 <etharp_output_to_arp_index+0x124>)
 80106f4:	4613      	mov	r3, r2
 80106f6:	005b      	lsls	r3, r3, #1
 80106f8:	4413      	add	r3, r2
 80106fa:	00db      	lsls	r3, r3, #3
 80106fc:	440b      	add	r3, r1
 80106fe:	3314      	adds	r3, #20
 8010700:	2203      	movs	r2, #3
 8010702:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	f103 0126 	add.w	r1, r3, #38	; 0x26
 801070a:	79fa      	ldrb	r2, [r7, #7]
 801070c:	4613      	mov	r3, r2
 801070e:	005b      	lsls	r3, r3, #1
 8010710:	4413      	add	r3, r2
 8010712:	00db      	lsls	r3, r3, #3
 8010714:	3308      	adds	r3, #8
 8010716:	4a08      	ldr	r2, [pc, #32]	; (8010738 <etharp_output_to_arp_index+0x124>)
 8010718:	4413      	add	r3, r2
 801071a:	1d1a      	adds	r2, r3, #4
 801071c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010720:	9300      	str	r3, [sp, #0]
 8010722:	4613      	mov	r3, r2
 8010724:	460a      	mov	r2, r1
 8010726:	68b9      	ldr	r1, [r7, #8]
 8010728:	68f8      	ldr	r0, [r7, #12]
 801072a:	f000 fb9b 	bl	8010e64 <ethernet_output>
 801072e:	4603      	mov	r3, r0
}
 8010730:	4618      	mov	r0, r3
 8010732:	3710      	adds	r7, #16
 8010734:	46bd      	mov	sp, r7
 8010736:	bd80      	pop	{r7, pc}
 8010738:	240405d8 	.word	0x240405d8
 801073c:	08023cc0 	.word	0x08023cc0
 8010740:	08023e50 	.word	0x08023e50
 8010744:	08023d58 	.word	0x08023d58

08010748 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8010748:	b580      	push	{r7, lr}
 801074a:	b08a      	sub	sp, #40	; 0x28
 801074c:	af02      	add	r7, sp, #8
 801074e:	60f8      	str	r0, [r7, #12]
 8010750:	60b9      	str	r1, [r7, #8]
 8010752:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010758:	68fb      	ldr	r3, [r7, #12]
 801075a:	2b00      	cmp	r3, #0
 801075c:	d106      	bne.n	801076c <etharp_output+0x24>
 801075e:	4b73      	ldr	r3, [pc, #460]	; (801092c <etharp_output+0x1e4>)
 8010760:	f240 321e 	movw	r2, #798	; 0x31e
 8010764:	4972      	ldr	r1, [pc, #456]	; (8010930 <etharp_output+0x1e8>)
 8010766:	4873      	ldr	r0, [pc, #460]	; (8010934 <etharp_output+0x1ec>)
 8010768:	f010 fcea 	bl	8021140 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801076c:	68bb      	ldr	r3, [r7, #8]
 801076e:	2b00      	cmp	r3, #0
 8010770:	d106      	bne.n	8010780 <etharp_output+0x38>
 8010772:	4b6e      	ldr	r3, [pc, #440]	; (801092c <etharp_output+0x1e4>)
 8010774:	f240 321f 	movw	r2, #799	; 0x31f
 8010778:	496f      	ldr	r1, [pc, #444]	; (8010938 <etharp_output+0x1f0>)
 801077a:	486e      	ldr	r0, [pc, #440]	; (8010934 <etharp_output+0x1ec>)
 801077c:	f010 fce0 	bl	8021140 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	2b00      	cmp	r3, #0
 8010784:	d106      	bne.n	8010794 <etharp_output+0x4c>
 8010786:	4b69      	ldr	r3, [pc, #420]	; (801092c <etharp_output+0x1e4>)
 8010788:	f44f 7248 	mov.w	r2, #800	; 0x320
 801078c:	496b      	ldr	r1, [pc, #428]	; (801093c <etharp_output+0x1f4>)
 801078e:	4869      	ldr	r0, [pc, #420]	; (8010934 <etharp_output+0x1ec>)
 8010790:	f010 fcd6 	bl	8021140 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	681b      	ldr	r3, [r3, #0]
 8010798:	68f9      	ldr	r1, [r7, #12]
 801079a:	4618      	mov	r0, r3
 801079c:	f001 f8c6 	bl	801192c <ip4_addr_isbroadcast_u32>
 80107a0:	4603      	mov	r3, r0
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d002      	beq.n	80107ac <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80107a6:	4b66      	ldr	r3, [pc, #408]	; (8010940 <etharp_output+0x1f8>)
 80107a8:	61fb      	str	r3, [r7, #28]
 80107aa:	e0af      	b.n	801090c <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80107b4:	2be0      	cmp	r3, #224	; 0xe0
 80107b6:	d118      	bne.n	80107ea <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80107b8:	2301      	movs	r3, #1
 80107ba:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80107bc:	2300      	movs	r3, #0
 80107be:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80107c0:	235e      	movs	r3, #94	; 0x5e
 80107c2:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	3301      	adds	r3, #1
 80107c8:	781b      	ldrb	r3, [r3, #0]
 80107ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80107ce:	b2db      	uxtb	r3, r3
 80107d0:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	3302      	adds	r3, #2
 80107d6:	781b      	ldrb	r3, [r3, #0]
 80107d8:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	3303      	adds	r3, #3
 80107de:	781b      	ldrb	r3, [r3, #0]
 80107e0:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80107e2:	f107 0310 	add.w	r3, r7, #16
 80107e6:	61fb      	str	r3, [r7, #28]
 80107e8:	e090      	b.n	801090c <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	681a      	ldr	r2, [r3, #0]
 80107ee:	68fb      	ldr	r3, [r7, #12]
 80107f0:	3304      	adds	r3, #4
 80107f2:	681b      	ldr	r3, [r3, #0]
 80107f4:	405a      	eors	r2, r3
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	3308      	adds	r3, #8
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	4013      	ands	r3, r2
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d012      	beq.n	8010828 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8010808:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801080c:	4293      	cmp	r3, r2
 801080e:	d00b      	beq.n	8010828 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8010810:	68fb      	ldr	r3, [r7, #12]
 8010812:	330c      	adds	r3, #12
 8010814:	681b      	ldr	r3, [r3, #0]
 8010816:	2b00      	cmp	r3, #0
 8010818:	d003      	beq.n	8010822 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	330c      	adds	r3, #12
 801081e:	61bb      	str	r3, [r7, #24]
 8010820:	e002      	b.n	8010828 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8010822:	f06f 0303 	mvn.w	r3, #3
 8010826:	e07d      	b.n	8010924 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8010828:	4b46      	ldr	r3, [pc, #280]	; (8010944 <etharp_output+0x1fc>)
 801082a:	781b      	ldrb	r3, [r3, #0]
 801082c:	4619      	mov	r1, r3
 801082e:	4a46      	ldr	r2, [pc, #280]	; (8010948 <etharp_output+0x200>)
 8010830:	460b      	mov	r3, r1
 8010832:	005b      	lsls	r3, r3, #1
 8010834:	440b      	add	r3, r1
 8010836:	00db      	lsls	r3, r3, #3
 8010838:	4413      	add	r3, r2
 801083a:	3314      	adds	r3, #20
 801083c:	781b      	ldrb	r3, [r3, #0]
 801083e:	2b01      	cmp	r3, #1
 8010840:	d925      	bls.n	801088e <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8010842:	4b40      	ldr	r3, [pc, #256]	; (8010944 <etharp_output+0x1fc>)
 8010844:	781b      	ldrb	r3, [r3, #0]
 8010846:	4619      	mov	r1, r3
 8010848:	4a3f      	ldr	r2, [pc, #252]	; (8010948 <etharp_output+0x200>)
 801084a:	460b      	mov	r3, r1
 801084c:	005b      	lsls	r3, r3, #1
 801084e:	440b      	add	r3, r1
 8010850:	00db      	lsls	r3, r3, #3
 8010852:	4413      	add	r3, r2
 8010854:	3308      	adds	r3, #8
 8010856:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8010858:	68fa      	ldr	r2, [r7, #12]
 801085a:	429a      	cmp	r2, r3
 801085c:	d117      	bne.n	801088e <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801085e:	69bb      	ldr	r3, [r7, #24]
 8010860:	681a      	ldr	r2, [r3, #0]
 8010862:	4b38      	ldr	r3, [pc, #224]	; (8010944 <etharp_output+0x1fc>)
 8010864:	781b      	ldrb	r3, [r3, #0]
 8010866:	4618      	mov	r0, r3
 8010868:	4937      	ldr	r1, [pc, #220]	; (8010948 <etharp_output+0x200>)
 801086a:	4603      	mov	r3, r0
 801086c:	005b      	lsls	r3, r3, #1
 801086e:	4403      	add	r3, r0
 8010870:	00db      	lsls	r3, r3, #3
 8010872:	440b      	add	r3, r1
 8010874:	3304      	adds	r3, #4
 8010876:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8010878:	429a      	cmp	r2, r3
 801087a:	d108      	bne.n	801088e <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801087c:	4b31      	ldr	r3, [pc, #196]	; (8010944 <etharp_output+0x1fc>)
 801087e:	781b      	ldrb	r3, [r3, #0]
 8010880:	461a      	mov	r2, r3
 8010882:	68b9      	ldr	r1, [r7, #8]
 8010884:	68f8      	ldr	r0, [r7, #12]
 8010886:	f7ff fec5 	bl	8010614 <etharp_output_to_arp_index>
 801088a:	4603      	mov	r3, r0
 801088c:	e04a      	b.n	8010924 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801088e:	2300      	movs	r3, #0
 8010890:	75fb      	strb	r3, [r7, #23]
 8010892:	e031      	b.n	80108f8 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8010894:	7dfa      	ldrb	r2, [r7, #23]
 8010896:	492c      	ldr	r1, [pc, #176]	; (8010948 <etharp_output+0x200>)
 8010898:	4613      	mov	r3, r2
 801089a:	005b      	lsls	r3, r3, #1
 801089c:	4413      	add	r3, r2
 801089e:	00db      	lsls	r3, r3, #3
 80108a0:	440b      	add	r3, r1
 80108a2:	3314      	adds	r3, #20
 80108a4:	781b      	ldrb	r3, [r3, #0]
 80108a6:	2b01      	cmp	r3, #1
 80108a8:	d923      	bls.n	80108f2 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 80108aa:	7dfa      	ldrb	r2, [r7, #23]
 80108ac:	4926      	ldr	r1, [pc, #152]	; (8010948 <etharp_output+0x200>)
 80108ae:	4613      	mov	r3, r2
 80108b0:	005b      	lsls	r3, r3, #1
 80108b2:	4413      	add	r3, r2
 80108b4:	00db      	lsls	r3, r3, #3
 80108b6:	440b      	add	r3, r1
 80108b8:	3308      	adds	r3, #8
 80108ba:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80108bc:	68fa      	ldr	r2, [r7, #12]
 80108be:	429a      	cmp	r2, r3
 80108c0:	d117      	bne.n	80108f2 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80108c2:	69bb      	ldr	r3, [r7, #24]
 80108c4:	6819      	ldr	r1, [r3, #0]
 80108c6:	7dfa      	ldrb	r2, [r7, #23]
 80108c8:	481f      	ldr	r0, [pc, #124]	; (8010948 <etharp_output+0x200>)
 80108ca:	4613      	mov	r3, r2
 80108cc:	005b      	lsls	r3, r3, #1
 80108ce:	4413      	add	r3, r2
 80108d0:	00db      	lsls	r3, r3, #3
 80108d2:	4403      	add	r3, r0
 80108d4:	3304      	adds	r3, #4
 80108d6:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 80108d8:	4299      	cmp	r1, r3
 80108da:	d10a      	bne.n	80108f2 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80108dc:	4a19      	ldr	r2, [pc, #100]	; (8010944 <etharp_output+0x1fc>)
 80108de:	7dfb      	ldrb	r3, [r7, #23]
 80108e0:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80108e2:	7dfb      	ldrb	r3, [r7, #23]
 80108e4:	461a      	mov	r2, r3
 80108e6:	68b9      	ldr	r1, [r7, #8]
 80108e8:	68f8      	ldr	r0, [r7, #12]
 80108ea:	f7ff fe93 	bl	8010614 <etharp_output_to_arp_index>
 80108ee:	4603      	mov	r3, r0
 80108f0:	e018      	b.n	8010924 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80108f2:	7dfb      	ldrb	r3, [r7, #23]
 80108f4:	3301      	adds	r3, #1
 80108f6:	75fb      	strb	r3, [r7, #23]
 80108f8:	7dfb      	ldrb	r3, [r7, #23]
 80108fa:	2b09      	cmp	r3, #9
 80108fc:	d9ca      	bls.n	8010894 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80108fe:	68ba      	ldr	r2, [r7, #8]
 8010900:	69b9      	ldr	r1, [r7, #24]
 8010902:	68f8      	ldr	r0, [r7, #12]
 8010904:	f000 f822 	bl	801094c <etharp_query>
 8010908:	4603      	mov	r3, r0
 801090a:	e00b      	b.n	8010924 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8010912:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010916:	9300      	str	r3, [sp, #0]
 8010918:	69fb      	ldr	r3, [r7, #28]
 801091a:	68b9      	ldr	r1, [r7, #8]
 801091c:	68f8      	ldr	r0, [r7, #12]
 801091e:	f000 faa1 	bl	8010e64 <ethernet_output>
 8010922:	4603      	mov	r3, r0
}
 8010924:	4618      	mov	r0, r3
 8010926:	3720      	adds	r7, #32
 8010928:	46bd      	mov	sp, r7
 801092a:	bd80      	pop	{r7, pc}
 801092c:	08023cc0 	.word	0x08023cc0
 8010930:	08023e30 	.word	0x08023e30
 8010934:	08023d58 	.word	0x08023d58
 8010938:	08023e80 	.word	0x08023e80
 801093c:	08023e20 	.word	0x08023e20
 8010940:	08027124 	.word	0x08027124
 8010944:	240406c8 	.word	0x240406c8
 8010948:	240405d8 	.word	0x240405d8

0801094c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801094c:	b580      	push	{r7, lr}
 801094e:	b08c      	sub	sp, #48	; 0x30
 8010950:	af02      	add	r7, sp, #8
 8010952:	60f8      	str	r0, [r7, #12]
 8010954:	60b9      	str	r1, [r7, #8]
 8010956:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	3326      	adds	r3, #38	; 0x26
 801095c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801095e:	23ff      	movs	r3, #255	; 0xff
 8010960:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8010964:	2300      	movs	r3, #0
 8010966:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8010968:	68bb      	ldr	r3, [r7, #8]
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	68f9      	ldr	r1, [r7, #12]
 801096e:	4618      	mov	r0, r3
 8010970:	f000 ffdc 	bl	801192c <ip4_addr_isbroadcast_u32>
 8010974:	4603      	mov	r3, r0
 8010976:	2b00      	cmp	r3, #0
 8010978:	d10c      	bne.n	8010994 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801097a:	68bb      	ldr	r3, [r7, #8]
 801097c:	681b      	ldr	r3, [r3, #0]
 801097e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8010982:	2be0      	cmp	r3, #224	; 0xe0
 8010984:	d006      	beq.n	8010994 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8010986:	68bb      	ldr	r3, [r7, #8]
 8010988:	2b00      	cmp	r3, #0
 801098a:	d003      	beq.n	8010994 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801098c:	68bb      	ldr	r3, [r7, #8]
 801098e:	681b      	ldr	r3, [r3, #0]
 8010990:	2b00      	cmp	r3, #0
 8010992:	d102      	bne.n	801099a <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8010994:	f06f 030f 	mvn.w	r3, #15
 8010998:	e102      	b.n	8010ba0 <etharp_query+0x254>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801099a:	68fa      	ldr	r2, [r7, #12]
 801099c:	2101      	movs	r1, #1
 801099e:	68b8      	ldr	r0, [r7, #8]
 80109a0:	f7ff fb60 	bl	8010064 <etharp_find_entry>
 80109a4:	4603      	mov	r3, r0
 80109a6:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 80109a8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	da02      	bge.n	80109b6 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 80109b0:	8a7b      	ldrh	r3, [r7, #18]
 80109b2:	b25b      	sxtb	r3, r3
 80109b4:	e0f4      	b.n	8010ba0 <etharp_query+0x254>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80109b6:	8a7b      	ldrh	r3, [r7, #18]
 80109b8:	2b7e      	cmp	r3, #126	; 0x7e
 80109ba:	d906      	bls.n	80109ca <etharp_query+0x7e>
 80109bc:	4b7a      	ldr	r3, [pc, #488]	; (8010ba8 <etharp_query+0x25c>)
 80109be:	f240 32c1 	movw	r2, #961	; 0x3c1
 80109c2:	497a      	ldr	r1, [pc, #488]	; (8010bac <etharp_query+0x260>)
 80109c4:	487a      	ldr	r0, [pc, #488]	; (8010bb0 <etharp_query+0x264>)
 80109c6:	f010 fbbb 	bl	8021140 <iprintf>
  i = (netif_addr_idx_t)i_err;
 80109ca:	8a7b      	ldrh	r3, [r7, #18]
 80109cc:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80109ce:	7c7a      	ldrb	r2, [r7, #17]
 80109d0:	4978      	ldr	r1, [pc, #480]	; (8010bb4 <etharp_query+0x268>)
 80109d2:	4613      	mov	r3, r2
 80109d4:	005b      	lsls	r3, r3, #1
 80109d6:	4413      	add	r3, r2
 80109d8:	00db      	lsls	r3, r3, #3
 80109da:	440b      	add	r3, r1
 80109dc:	3314      	adds	r3, #20
 80109de:	781b      	ldrb	r3, [r3, #0]
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d115      	bne.n	8010a10 <etharp_query+0xc4>
    is_new_entry = 1;
 80109e4:	2301      	movs	r3, #1
 80109e6:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80109e8:	7c7a      	ldrb	r2, [r7, #17]
 80109ea:	4972      	ldr	r1, [pc, #456]	; (8010bb4 <etharp_query+0x268>)
 80109ec:	4613      	mov	r3, r2
 80109ee:	005b      	lsls	r3, r3, #1
 80109f0:	4413      	add	r3, r2
 80109f2:	00db      	lsls	r3, r3, #3
 80109f4:	440b      	add	r3, r1
 80109f6:	3314      	adds	r3, #20
 80109f8:	2201      	movs	r2, #1
 80109fa:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80109fc:	7c7a      	ldrb	r2, [r7, #17]
 80109fe:	496d      	ldr	r1, [pc, #436]	; (8010bb4 <etharp_query+0x268>)
 8010a00:	4613      	mov	r3, r2
 8010a02:	005b      	lsls	r3, r3, #1
 8010a04:	4413      	add	r3, r2
 8010a06:	00db      	lsls	r3, r3, #3
 8010a08:	440b      	add	r3, r1
 8010a0a:	3308      	adds	r3, #8
 8010a0c:	68fa      	ldr	r2, [r7, #12]
 8010a0e:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8010a10:	7c7a      	ldrb	r2, [r7, #17]
 8010a12:	4968      	ldr	r1, [pc, #416]	; (8010bb4 <etharp_query+0x268>)
 8010a14:	4613      	mov	r3, r2
 8010a16:	005b      	lsls	r3, r3, #1
 8010a18:	4413      	add	r3, r2
 8010a1a:	00db      	lsls	r3, r3, #3
 8010a1c:	440b      	add	r3, r1
 8010a1e:	3314      	adds	r3, #20
 8010a20:	781b      	ldrb	r3, [r3, #0]
 8010a22:	2b01      	cmp	r3, #1
 8010a24:	d011      	beq.n	8010a4a <etharp_query+0xfe>
 8010a26:	7c7a      	ldrb	r2, [r7, #17]
 8010a28:	4962      	ldr	r1, [pc, #392]	; (8010bb4 <etharp_query+0x268>)
 8010a2a:	4613      	mov	r3, r2
 8010a2c:	005b      	lsls	r3, r3, #1
 8010a2e:	4413      	add	r3, r2
 8010a30:	00db      	lsls	r3, r3, #3
 8010a32:	440b      	add	r3, r1
 8010a34:	3314      	adds	r3, #20
 8010a36:	781b      	ldrb	r3, [r3, #0]
 8010a38:	2b01      	cmp	r3, #1
 8010a3a:	d806      	bhi.n	8010a4a <etharp_query+0xfe>
 8010a3c:	4b5a      	ldr	r3, [pc, #360]	; (8010ba8 <etharp_query+0x25c>)
 8010a3e:	f240 32cf 	movw	r2, #975	; 0x3cf
 8010a42:	495d      	ldr	r1, [pc, #372]	; (8010bb8 <etharp_query+0x26c>)
 8010a44:	485a      	ldr	r0, [pc, #360]	; (8010bb0 <etharp_query+0x264>)
 8010a46:	f010 fb7b 	bl	8021140 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8010a4a:	6a3b      	ldr	r3, [r7, #32]
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d102      	bne.n	8010a56 <etharp_query+0x10a>
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	2b00      	cmp	r3, #0
 8010a54:	d10c      	bne.n	8010a70 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8010a56:	68b9      	ldr	r1, [r7, #8]
 8010a58:	68f8      	ldr	r0, [r7, #12]
 8010a5a:	f000 f963 	bl	8010d24 <etharp_request>
 8010a5e:	4603      	mov	r3, r0
 8010a60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d102      	bne.n	8010a70 <etharp_query+0x124>
      return result;
 8010a6a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010a6e:	e097      	b.n	8010ba0 <etharp_query+0x254>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d106      	bne.n	8010a84 <etharp_query+0x138>
 8010a76:	4b4c      	ldr	r3, [pc, #304]	; (8010ba8 <etharp_query+0x25c>)
 8010a78:	f240 32e1 	movw	r2, #993	; 0x3e1
 8010a7c:	494f      	ldr	r1, [pc, #316]	; (8010bbc <etharp_query+0x270>)
 8010a7e:	484c      	ldr	r0, [pc, #304]	; (8010bb0 <etharp_query+0x264>)
 8010a80:	f010 fb5e 	bl	8021140 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8010a84:	7c7a      	ldrb	r2, [r7, #17]
 8010a86:	494b      	ldr	r1, [pc, #300]	; (8010bb4 <etharp_query+0x268>)
 8010a88:	4613      	mov	r3, r2
 8010a8a:	005b      	lsls	r3, r3, #1
 8010a8c:	4413      	add	r3, r2
 8010a8e:	00db      	lsls	r3, r3, #3
 8010a90:	440b      	add	r3, r1
 8010a92:	3314      	adds	r3, #20
 8010a94:	781b      	ldrb	r3, [r3, #0]
 8010a96:	2b01      	cmp	r3, #1
 8010a98:	d918      	bls.n	8010acc <etharp_query+0x180>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8010a9a:	4a49      	ldr	r2, [pc, #292]	; (8010bc0 <etharp_query+0x274>)
 8010a9c:	7c7b      	ldrb	r3, [r7, #17]
 8010a9e:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8010aa0:	7c7a      	ldrb	r2, [r7, #17]
 8010aa2:	4613      	mov	r3, r2
 8010aa4:	005b      	lsls	r3, r3, #1
 8010aa6:	4413      	add	r3, r2
 8010aa8:	00db      	lsls	r3, r3, #3
 8010aaa:	3308      	adds	r3, #8
 8010aac:	4a41      	ldr	r2, [pc, #260]	; (8010bb4 <etharp_query+0x268>)
 8010aae:	4413      	add	r3, r2
 8010ab0:	1d1a      	adds	r2, r3, #4
 8010ab2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010ab6:	9300      	str	r3, [sp, #0]
 8010ab8:	4613      	mov	r3, r2
 8010aba:	697a      	ldr	r2, [r7, #20]
 8010abc:	6879      	ldr	r1, [r7, #4]
 8010abe:	68f8      	ldr	r0, [r7, #12]
 8010ac0:	f000 f9d0 	bl	8010e64 <ethernet_output>
 8010ac4:	4603      	mov	r3, r0
 8010ac6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010aca:	e067      	b.n	8010b9c <etharp_query+0x250>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8010acc:	7c7a      	ldrb	r2, [r7, #17]
 8010ace:	4939      	ldr	r1, [pc, #228]	; (8010bb4 <etharp_query+0x268>)
 8010ad0:	4613      	mov	r3, r2
 8010ad2:	005b      	lsls	r3, r3, #1
 8010ad4:	4413      	add	r3, r2
 8010ad6:	00db      	lsls	r3, r3, #3
 8010ad8:	440b      	add	r3, r1
 8010ada:	3314      	adds	r3, #20
 8010adc:	781b      	ldrb	r3, [r3, #0]
 8010ade:	2b01      	cmp	r3, #1
 8010ae0:	d15c      	bne.n	8010b9c <etharp_query+0x250>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8010ae2:	2300      	movs	r3, #0
 8010ae4:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	61fb      	str	r3, [r7, #28]
    while (p) {
 8010aea:	e01c      	b.n	8010b26 <etharp_query+0x1da>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8010aec:	69fb      	ldr	r3, [r7, #28]
 8010aee:	895a      	ldrh	r2, [r3, #10]
 8010af0:	69fb      	ldr	r3, [r7, #28]
 8010af2:	891b      	ldrh	r3, [r3, #8]
 8010af4:	429a      	cmp	r2, r3
 8010af6:	d10a      	bne.n	8010b0e <etharp_query+0x1c2>
 8010af8:	69fb      	ldr	r3, [r7, #28]
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d006      	beq.n	8010b0e <etharp_query+0x1c2>
 8010b00:	4b29      	ldr	r3, [pc, #164]	; (8010ba8 <etharp_query+0x25c>)
 8010b02:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8010b06:	492f      	ldr	r1, [pc, #188]	; (8010bc4 <etharp_query+0x278>)
 8010b08:	4829      	ldr	r0, [pc, #164]	; (8010bb0 <etharp_query+0x264>)
 8010b0a:	f010 fb19 	bl	8021140 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8010b0e:	69fb      	ldr	r3, [r7, #28]
 8010b10:	7b1b      	ldrb	r3, [r3, #12]
 8010b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d002      	beq.n	8010b20 <etharp_query+0x1d4>
        copy_needed = 1;
 8010b1a:	2301      	movs	r3, #1
 8010b1c:	61bb      	str	r3, [r7, #24]
        break;
 8010b1e:	e005      	b.n	8010b2c <etharp_query+0x1e0>
      }
      p = p->next;
 8010b20:	69fb      	ldr	r3, [r7, #28]
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	61fb      	str	r3, [r7, #28]
    while (p) {
 8010b26:	69fb      	ldr	r3, [r7, #28]
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d1df      	bne.n	8010aec <etharp_query+0x1a0>
    }
    if (copy_needed) {
 8010b2c:	69bb      	ldr	r3, [r7, #24]
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	d007      	beq.n	8010b42 <etharp_query+0x1f6>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8010b32:	687a      	ldr	r2, [r7, #4]
 8010b34:	f44f 7120 	mov.w	r1, #640	; 0x280
 8010b38:	200e      	movs	r0, #14
 8010b3a:	f003 fd8f 	bl	801465c <pbuf_clone>
 8010b3e:	61f8      	str	r0, [r7, #28]
 8010b40:	e004      	b.n	8010b4c <etharp_query+0x200>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8010b46:	69f8      	ldr	r0, [r7, #28]
 8010b48:	f003 fbb6 	bl	80142b8 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8010b4c:	69fb      	ldr	r3, [r7, #28]
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d021      	beq.n	8010b96 <etharp_query+0x24a>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8010b52:	7c7a      	ldrb	r2, [r7, #17]
 8010b54:	4917      	ldr	r1, [pc, #92]	; (8010bb4 <etharp_query+0x268>)
 8010b56:	4613      	mov	r3, r2
 8010b58:	005b      	lsls	r3, r3, #1
 8010b5a:	4413      	add	r3, r2
 8010b5c:	00db      	lsls	r3, r3, #3
 8010b5e:	440b      	add	r3, r1
 8010b60:	681b      	ldr	r3, [r3, #0]
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d00a      	beq.n	8010b7c <etharp_query+0x230>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8010b66:	7c7a      	ldrb	r2, [r7, #17]
 8010b68:	4912      	ldr	r1, [pc, #72]	; (8010bb4 <etharp_query+0x268>)
 8010b6a:	4613      	mov	r3, r2
 8010b6c:	005b      	lsls	r3, r3, #1
 8010b6e:	4413      	add	r3, r2
 8010b70:	00db      	lsls	r3, r3, #3
 8010b72:	440b      	add	r3, r1
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	4618      	mov	r0, r3
 8010b78:	f003 faf8 	bl	801416c <pbuf_free>
      }
      arp_table[i].q = p;
 8010b7c:	7c7a      	ldrb	r2, [r7, #17]
 8010b7e:	490d      	ldr	r1, [pc, #52]	; (8010bb4 <etharp_query+0x268>)
 8010b80:	4613      	mov	r3, r2
 8010b82:	005b      	lsls	r3, r3, #1
 8010b84:	4413      	add	r3, r2
 8010b86:	00db      	lsls	r3, r3, #3
 8010b88:	440b      	add	r3, r1
 8010b8a:	69fa      	ldr	r2, [r7, #28]
 8010b8c:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8010b8e:	2300      	movs	r3, #0
 8010b90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010b94:	e002      	b.n	8010b9c <etharp_query+0x250>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8010b96:	23ff      	movs	r3, #255	; 0xff
 8010b98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8010b9c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8010ba0:	4618      	mov	r0, r3
 8010ba2:	3728      	adds	r7, #40	; 0x28
 8010ba4:	46bd      	mov	sp, r7
 8010ba6:	bd80      	pop	{r7, pc}
 8010ba8:	08023cc0 	.word	0x08023cc0
 8010bac:	08023e8c 	.word	0x08023e8c
 8010bb0:	08023d58 	.word	0x08023d58
 8010bb4:	240405d8 	.word	0x240405d8
 8010bb8:	08023e9c 	.word	0x08023e9c
 8010bbc:	08023e80 	.word	0x08023e80
 8010bc0:	240406c8 	.word	0x240406c8
 8010bc4:	08023ec4 	.word	0x08023ec4

08010bc8 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8010bc8:	b580      	push	{r7, lr}
 8010bca:	b08a      	sub	sp, #40	; 0x28
 8010bcc:	af02      	add	r7, sp, #8
 8010bce:	60f8      	str	r0, [r7, #12]
 8010bd0:	60b9      	str	r1, [r7, #8]
 8010bd2:	607a      	str	r2, [r7, #4]
 8010bd4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8010bd6:	2300      	movs	r3, #0
 8010bd8:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010bda:	68fb      	ldr	r3, [r7, #12]
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	d106      	bne.n	8010bee <etharp_raw+0x26>
 8010be0:	4b3a      	ldr	r3, [pc, #232]	; (8010ccc <etharp_raw+0x104>)
 8010be2:	f240 4257 	movw	r2, #1111	; 0x457
 8010be6:	493a      	ldr	r1, [pc, #232]	; (8010cd0 <etharp_raw+0x108>)
 8010be8:	483a      	ldr	r0, [pc, #232]	; (8010cd4 <etharp_raw+0x10c>)
 8010bea:	f010 faa9 	bl	8021140 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8010bee:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010bf2:	211c      	movs	r1, #28
 8010bf4:	200e      	movs	r0, #14
 8010bf6:	f002 ffa7 	bl	8013b48 <pbuf_alloc>
 8010bfa:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8010bfc:	69bb      	ldr	r3, [r7, #24]
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d102      	bne.n	8010c08 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8010c02:	f04f 33ff 	mov.w	r3, #4294967295
 8010c06:	e05d      	b.n	8010cc4 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8010c08:	69bb      	ldr	r3, [r7, #24]
 8010c0a:	895b      	ldrh	r3, [r3, #10]
 8010c0c:	2b1b      	cmp	r3, #27
 8010c0e:	d806      	bhi.n	8010c1e <etharp_raw+0x56>
 8010c10:	4b2e      	ldr	r3, [pc, #184]	; (8010ccc <etharp_raw+0x104>)
 8010c12:	f240 4263 	movw	r2, #1123	; 0x463
 8010c16:	4930      	ldr	r1, [pc, #192]	; (8010cd8 <etharp_raw+0x110>)
 8010c18:	482e      	ldr	r0, [pc, #184]	; (8010cd4 <etharp_raw+0x10c>)
 8010c1a:	f010 fa91 	bl	8021140 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8010c1e:	69bb      	ldr	r3, [r7, #24]
 8010c20:	685b      	ldr	r3, [r3, #4]
 8010c22:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8010c24:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8010c26:	4618      	mov	r0, r3
 8010c28:	f7ff f8f6 	bl	800fe18 <lwip_htons>
 8010c2c:	4603      	mov	r3, r0
 8010c2e:	461a      	mov	r2, r3
 8010c30:	697b      	ldr	r3, [r7, #20]
 8010c32:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8010c34:	68fb      	ldr	r3, [r7, #12]
 8010c36:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8010c3a:	2b06      	cmp	r3, #6
 8010c3c:	d006      	beq.n	8010c4c <etharp_raw+0x84>
 8010c3e:	4b23      	ldr	r3, [pc, #140]	; (8010ccc <etharp_raw+0x104>)
 8010c40:	f240 426a 	movw	r2, #1130	; 0x46a
 8010c44:	4925      	ldr	r1, [pc, #148]	; (8010cdc <etharp_raw+0x114>)
 8010c46:	4823      	ldr	r0, [pc, #140]	; (8010cd4 <etharp_raw+0x10c>)
 8010c48:	f010 fa7a 	bl	8021140 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8010c4c:	697b      	ldr	r3, [r7, #20]
 8010c4e:	3308      	adds	r3, #8
 8010c50:	2206      	movs	r2, #6
 8010c52:	6839      	ldr	r1, [r7, #0]
 8010c54:	4618      	mov	r0, r3
 8010c56:	f00f fe0e 	bl	8020876 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8010c5a:	697b      	ldr	r3, [r7, #20]
 8010c5c:	3312      	adds	r3, #18
 8010c5e:	2206      	movs	r2, #6
 8010c60:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010c62:	4618      	mov	r0, r3
 8010c64:	f00f fe07 	bl	8020876 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8010c68:	697b      	ldr	r3, [r7, #20]
 8010c6a:	330e      	adds	r3, #14
 8010c6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010c6e:	6812      	ldr	r2, [r2, #0]
 8010c70:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8010c72:	697b      	ldr	r3, [r7, #20]
 8010c74:	3318      	adds	r3, #24
 8010c76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010c78:	6812      	ldr	r2, [r2, #0]
 8010c7a:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8010c7c:	697b      	ldr	r3, [r7, #20]
 8010c7e:	2200      	movs	r2, #0
 8010c80:	701a      	strb	r2, [r3, #0]
 8010c82:	2200      	movs	r2, #0
 8010c84:	f042 0201 	orr.w	r2, r2, #1
 8010c88:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8010c8a:	697b      	ldr	r3, [r7, #20]
 8010c8c:	2200      	movs	r2, #0
 8010c8e:	f042 0208 	orr.w	r2, r2, #8
 8010c92:	709a      	strb	r2, [r3, #2]
 8010c94:	2200      	movs	r2, #0
 8010c96:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8010c98:	697b      	ldr	r3, [r7, #20]
 8010c9a:	2206      	movs	r2, #6
 8010c9c:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8010c9e:	697b      	ldr	r3, [r7, #20]
 8010ca0:	2204      	movs	r2, #4
 8010ca2:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8010ca4:	f640 0306 	movw	r3, #2054	; 0x806
 8010ca8:	9300      	str	r3, [sp, #0]
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	68ba      	ldr	r2, [r7, #8]
 8010cae:	69b9      	ldr	r1, [r7, #24]
 8010cb0:	68f8      	ldr	r0, [r7, #12]
 8010cb2:	f000 f8d7 	bl	8010e64 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8010cb6:	69b8      	ldr	r0, [r7, #24]
 8010cb8:	f003 fa58 	bl	801416c <pbuf_free>
  p = NULL;
 8010cbc:	2300      	movs	r3, #0
 8010cbe:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8010cc0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8010cc4:	4618      	mov	r0, r3
 8010cc6:	3720      	adds	r7, #32
 8010cc8:	46bd      	mov	sp, r7
 8010cca:	bd80      	pop	{r7, pc}
 8010ccc:	08023cc0 	.word	0x08023cc0
 8010cd0:	08023e30 	.word	0x08023e30
 8010cd4:	08023d58 	.word	0x08023d58
 8010cd8:	08023ee0 	.word	0x08023ee0
 8010cdc:	08023f14 	.word	0x08023f14

08010ce0 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8010ce0:	b580      	push	{r7, lr}
 8010ce2:	b088      	sub	sp, #32
 8010ce4:	af04      	add	r7, sp, #16
 8010ce6:	60f8      	str	r0, [r7, #12]
 8010ce8:	60b9      	str	r1, [r7, #8]
 8010cea:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010cec:	68fb      	ldr	r3, [r7, #12]
 8010cee:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8010cf8:	68fb      	ldr	r3, [r7, #12]
 8010cfa:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010cfc:	2201      	movs	r2, #1
 8010cfe:	9203      	str	r2, [sp, #12]
 8010d00:	68ba      	ldr	r2, [r7, #8]
 8010d02:	9202      	str	r2, [sp, #8]
 8010d04:	4a06      	ldr	r2, [pc, #24]	; (8010d20 <etharp_request_dst+0x40>)
 8010d06:	9201      	str	r2, [sp, #4]
 8010d08:	9300      	str	r3, [sp, #0]
 8010d0a:	4603      	mov	r3, r0
 8010d0c:	687a      	ldr	r2, [r7, #4]
 8010d0e:	68f8      	ldr	r0, [r7, #12]
 8010d10:	f7ff ff5a 	bl	8010bc8 <etharp_raw>
 8010d14:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8010d16:	4618      	mov	r0, r3
 8010d18:	3710      	adds	r7, #16
 8010d1a:	46bd      	mov	sp, r7
 8010d1c:	bd80      	pop	{r7, pc}
 8010d1e:	bf00      	nop
 8010d20:	0802712c 	.word	0x0802712c

08010d24 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8010d24:	b580      	push	{r7, lr}
 8010d26:	b082      	sub	sp, #8
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	6078      	str	r0, [r7, #4]
 8010d2c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8010d2e:	4a05      	ldr	r2, [pc, #20]	; (8010d44 <etharp_request+0x20>)
 8010d30:	6839      	ldr	r1, [r7, #0]
 8010d32:	6878      	ldr	r0, [r7, #4]
 8010d34:	f7ff ffd4 	bl	8010ce0 <etharp_request_dst>
 8010d38:	4603      	mov	r3, r0
}
 8010d3a:	4618      	mov	r0, r3
 8010d3c:	3708      	adds	r7, #8
 8010d3e:	46bd      	mov	sp, r7
 8010d40:	bd80      	pop	{r7, pc}
 8010d42:	bf00      	nop
 8010d44:	08027124 	.word	0x08027124

08010d48 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8010d48:	b580      	push	{r7, lr}
 8010d4a:	b086      	sub	sp, #24
 8010d4c:	af00      	add	r7, sp, #0
 8010d4e:	6078      	str	r0, [r7, #4]
 8010d50:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8010d52:	230e      	movs	r3, #14
 8010d54:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	895b      	ldrh	r3, [r3, #10]
 8010d5a:	2b0e      	cmp	r3, #14
 8010d5c:	d96e      	bls.n	8010e3c <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	7bdb      	ldrb	r3, [r3, #15]
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	d106      	bne.n	8010d74 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8010d66:	683b      	ldr	r3, [r7, #0]
 8010d68:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010d6c:	3301      	adds	r3, #1
 8010d6e:	b2da      	uxtb	r2, r3
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	685b      	ldr	r3, [r3, #4]
 8010d78:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8010d7a:	693b      	ldr	r3, [r7, #16]
 8010d7c:	7b1a      	ldrb	r2, [r3, #12]
 8010d7e:	7b5b      	ldrb	r3, [r3, #13]
 8010d80:	021b      	lsls	r3, r3, #8
 8010d82:	4313      	orrs	r3, r2
 8010d84:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8010d86:	693b      	ldr	r3, [r7, #16]
 8010d88:	781b      	ldrb	r3, [r3, #0]
 8010d8a:	f003 0301 	and.w	r3, r3, #1
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d023      	beq.n	8010dda <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8010d92:	693b      	ldr	r3, [r7, #16]
 8010d94:	781b      	ldrb	r3, [r3, #0]
 8010d96:	2b01      	cmp	r3, #1
 8010d98:	d10f      	bne.n	8010dba <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8010d9a:	693b      	ldr	r3, [r7, #16]
 8010d9c:	785b      	ldrb	r3, [r3, #1]
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d11b      	bne.n	8010dda <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8010da2:	693b      	ldr	r3, [r7, #16]
 8010da4:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8010da6:	2b5e      	cmp	r3, #94	; 0x5e
 8010da8:	d117      	bne.n	8010dda <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	7b5b      	ldrb	r3, [r3, #13]
 8010dae:	f043 0310 	orr.w	r3, r3, #16
 8010db2:	b2da      	uxtb	r2, r3
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	735a      	strb	r2, [r3, #13]
 8010db8:	e00f      	b.n	8010dda <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8010dba:	693b      	ldr	r3, [r7, #16]
 8010dbc:	2206      	movs	r2, #6
 8010dbe:	4928      	ldr	r1, [pc, #160]	; (8010e60 <ethernet_input+0x118>)
 8010dc0:	4618      	mov	r0, r3
 8010dc2:	f00f fd49 	bl	8020858 <memcmp>
 8010dc6:	4603      	mov	r3, r0
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d106      	bne.n	8010dda <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	7b5b      	ldrb	r3, [r3, #13]
 8010dd0:	f043 0308 	orr.w	r3, r3, #8
 8010dd4:	b2da      	uxtb	r2, r3
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8010dda:	89fb      	ldrh	r3, [r7, #14]
 8010ddc:	2b08      	cmp	r3, #8
 8010dde:	d003      	beq.n	8010de8 <ethernet_input+0xa0>
 8010de0:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8010de4:	d014      	beq.n	8010e10 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8010de6:	e032      	b.n	8010e4e <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8010de8:	683b      	ldr	r3, [r7, #0]
 8010dea:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010dee:	f003 0308 	and.w	r3, r3, #8
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d024      	beq.n	8010e40 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8010df6:	8afb      	ldrh	r3, [r7, #22]
 8010df8:	4619      	mov	r1, r3
 8010dfa:	6878      	ldr	r0, [r7, #4]
 8010dfc:	f003 f8fe 	bl	8013ffc <pbuf_remove_header>
 8010e00:	4603      	mov	r3, r0
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d11e      	bne.n	8010e44 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8010e06:	6839      	ldr	r1, [r7, #0]
 8010e08:	6878      	ldr	r0, [r7, #4]
 8010e0a:	f000 fb95 	bl	8011538 <ip4_input>
      break;
 8010e0e:	e013      	b.n	8010e38 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8010e10:	683b      	ldr	r3, [r7, #0]
 8010e12:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010e16:	f003 0308 	and.w	r3, r3, #8
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d014      	beq.n	8010e48 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8010e1e:	8afb      	ldrh	r3, [r7, #22]
 8010e20:	4619      	mov	r1, r3
 8010e22:	6878      	ldr	r0, [r7, #4]
 8010e24:	f003 f8ea 	bl	8013ffc <pbuf_remove_header>
 8010e28:	4603      	mov	r3, r0
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d10e      	bne.n	8010e4c <ethernet_input+0x104>
        etharp_input(p, netif);
 8010e2e:	6839      	ldr	r1, [r7, #0]
 8010e30:	6878      	ldr	r0, [r7, #4]
 8010e32:	f7ff fb65 	bl	8010500 <etharp_input>
      break;
 8010e36:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8010e38:	2300      	movs	r3, #0
 8010e3a:	e00c      	b.n	8010e56 <ethernet_input+0x10e>
    goto free_and_return;
 8010e3c:	bf00      	nop
 8010e3e:	e006      	b.n	8010e4e <ethernet_input+0x106>
        goto free_and_return;
 8010e40:	bf00      	nop
 8010e42:	e004      	b.n	8010e4e <ethernet_input+0x106>
        goto free_and_return;
 8010e44:	bf00      	nop
 8010e46:	e002      	b.n	8010e4e <ethernet_input+0x106>
        goto free_and_return;
 8010e48:	bf00      	nop
 8010e4a:	e000      	b.n	8010e4e <ethernet_input+0x106>
        goto free_and_return;
 8010e4c:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8010e4e:	6878      	ldr	r0, [r7, #4]
 8010e50:	f003 f98c 	bl	801416c <pbuf_free>
  return ERR_OK;
 8010e54:	2300      	movs	r3, #0
}
 8010e56:	4618      	mov	r0, r3
 8010e58:	3718      	adds	r7, #24
 8010e5a:	46bd      	mov	sp, r7
 8010e5c:	bd80      	pop	{r7, pc}
 8010e5e:	bf00      	nop
 8010e60:	08027124 	.word	0x08027124

08010e64 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8010e64:	b580      	push	{r7, lr}
 8010e66:	b086      	sub	sp, #24
 8010e68:	af00      	add	r7, sp, #0
 8010e6a:	60f8      	str	r0, [r7, #12]
 8010e6c:	60b9      	str	r1, [r7, #8]
 8010e6e:	607a      	str	r2, [r7, #4]
 8010e70:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8010e72:	8c3b      	ldrh	r3, [r7, #32]
 8010e74:	4618      	mov	r0, r3
 8010e76:	f7fe ffcf 	bl	800fe18 <lwip_htons>
 8010e7a:	4603      	mov	r3, r0
 8010e7c:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8010e7e:	210e      	movs	r1, #14
 8010e80:	68b8      	ldr	r0, [r7, #8]
 8010e82:	f003 f8ab 	bl	8013fdc <pbuf_add_header>
 8010e86:	4603      	mov	r3, r0
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d125      	bne.n	8010ed8 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8010e8c:	68bb      	ldr	r3, [r7, #8]
 8010e8e:	685b      	ldr	r3, [r3, #4]
 8010e90:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8010e92:	693b      	ldr	r3, [r7, #16]
 8010e94:	8afa      	ldrh	r2, [r7, #22]
 8010e96:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8010e98:	693b      	ldr	r3, [r7, #16]
 8010e9a:	2206      	movs	r2, #6
 8010e9c:	6839      	ldr	r1, [r7, #0]
 8010e9e:	4618      	mov	r0, r3
 8010ea0:	f00f fce9 	bl	8020876 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8010ea4:	693b      	ldr	r3, [r7, #16]
 8010ea6:	3306      	adds	r3, #6
 8010ea8:	2206      	movs	r2, #6
 8010eaa:	6879      	ldr	r1, [r7, #4]
 8010eac:	4618      	mov	r0, r3
 8010eae:	f00f fce2 	bl	8020876 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8010eb2:	68fb      	ldr	r3, [r7, #12]
 8010eb4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8010eb8:	2b06      	cmp	r3, #6
 8010eba:	d006      	beq.n	8010eca <ethernet_output+0x66>
 8010ebc:	4b0a      	ldr	r3, [pc, #40]	; (8010ee8 <ethernet_output+0x84>)
 8010ebe:	f240 1233 	movw	r2, #307	; 0x133
 8010ec2:	490a      	ldr	r1, [pc, #40]	; (8010eec <ethernet_output+0x88>)
 8010ec4:	480a      	ldr	r0, [pc, #40]	; (8010ef0 <ethernet_output+0x8c>)
 8010ec6:	f010 f93b 	bl	8021140 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	699b      	ldr	r3, [r3, #24]
 8010ece:	68b9      	ldr	r1, [r7, #8]
 8010ed0:	68f8      	ldr	r0, [r7, #12]
 8010ed2:	4798      	blx	r3
 8010ed4:	4603      	mov	r3, r0
 8010ed6:	e002      	b.n	8010ede <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8010ed8:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8010eda:	f06f 0301 	mvn.w	r3, #1
}
 8010ede:	4618      	mov	r0, r3
 8010ee0:	3718      	adds	r7, #24
 8010ee2:	46bd      	mov	sp, r7
 8010ee4:	bd80      	pop	{r7, pc}
 8010ee6:	bf00      	nop
 8010ee8:	08023f58 	.word	0x08023f58
 8010eec:	08023fac 	.word	0x08023fac
 8010ef0:	08023fe0 	.word	0x08023fe0

08010ef4 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8010ef4:	b580      	push	{r7, lr}
 8010ef6:	b08e      	sub	sp, #56	; 0x38
 8010ef8:	af04      	add	r7, sp, #16
 8010efa:	6078      	str	r0, [r7, #4]
 8010efc:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8010efe:	4b87      	ldr	r3, [pc, #540]	; (801111c <icmp_input+0x228>)
 8010f00:	689b      	ldr	r3, [r3, #8]
 8010f02:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8010f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f06:	781b      	ldrb	r3, [r3, #0]
 8010f08:	f003 030f 	and.w	r3, r3, #15
 8010f0c:	b2db      	uxtb	r3, r3
 8010f0e:	009b      	lsls	r3, r3, #2
 8010f10:	b2db      	uxtb	r3, r3
 8010f12:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8010f14:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010f16:	2b13      	cmp	r3, #19
 8010f18:	f240 80e8 	bls.w	80110ec <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	895b      	ldrh	r3, [r3, #10]
 8010f20:	2b03      	cmp	r3, #3
 8010f22:	f240 80e5 	bls.w	80110f0 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	685b      	ldr	r3, [r3, #4]
 8010f2a:	781b      	ldrb	r3, [r3, #0]
 8010f2c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8010f30:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	f000 80d2 	beq.w	80110de <icmp_input+0x1ea>
 8010f3a:	2b08      	cmp	r3, #8
 8010f3c:	f040 80d2 	bne.w	80110e4 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8010f40:	4b77      	ldr	r3, [pc, #476]	; (8011120 <icmp_input+0x22c>)
 8010f42:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8010f44:	4b75      	ldr	r3, [pc, #468]	; (801111c <icmp_input+0x228>)
 8010f46:	695b      	ldr	r3, [r3, #20]
 8010f48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010f4c:	2be0      	cmp	r3, #224	; 0xe0
 8010f4e:	f000 80d6 	beq.w	80110fe <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8010f52:	4b72      	ldr	r3, [pc, #456]	; (801111c <icmp_input+0x228>)
 8010f54:	695a      	ldr	r2, [r3, #20]
 8010f56:	4b71      	ldr	r3, [pc, #452]	; (801111c <icmp_input+0x228>)
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	4619      	mov	r1, r3
 8010f5c:	4610      	mov	r0, r2
 8010f5e:	f000 fce5 	bl	801192c <ip4_addr_isbroadcast_u32>
 8010f62:	4603      	mov	r3, r0
 8010f64:	2b00      	cmp	r3, #0
 8010f66:	f040 80cc 	bne.w	8011102 <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	891b      	ldrh	r3, [r3, #8]
 8010f6e:	2b07      	cmp	r3, #7
 8010f70:	f240 80c0 	bls.w	80110f4 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8010f74:	6878      	ldr	r0, [r7, #4]
 8010f76:	f000 f9e0 	bl	801133a <inet_chksum_pbuf>
 8010f7a:	4603      	mov	r3, r0
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d003      	beq.n	8010f88 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 8010f80:	6878      	ldr	r0, [r7, #4]
 8010f82:	f003 f8f3 	bl	801416c <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 8010f86:	e0c5      	b.n	8011114 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8010f88:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010f8a:	330e      	adds	r3, #14
 8010f8c:	4619      	mov	r1, r3
 8010f8e:	6878      	ldr	r0, [r7, #4]
 8010f90:	f003 f824 	bl	8013fdc <pbuf_add_header>
 8010f94:	4603      	mov	r3, r0
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d04b      	beq.n	8011032 <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	891a      	ldrh	r2, [r3, #8]
 8010f9e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010fa0:	4413      	add	r3, r2
 8010fa2:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	891b      	ldrh	r3, [r3, #8]
 8010fa8:	8b7a      	ldrh	r2, [r7, #26]
 8010faa:	429a      	cmp	r2, r3
 8010fac:	f0c0 80ab 	bcc.w	8011106 <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8010fb0:	8b7b      	ldrh	r3, [r7, #26]
 8010fb2:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010fb6:	4619      	mov	r1, r3
 8010fb8:	200e      	movs	r0, #14
 8010fba:	f002 fdc5 	bl	8013b48 <pbuf_alloc>
 8010fbe:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8010fc0:	697b      	ldr	r3, [r7, #20]
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	f000 80a1 	beq.w	801110a <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8010fc8:	697b      	ldr	r3, [r7, #20]
 8010fca:	895b      	ldrh	r3, [r3, #10]
 8010fcc:	461a      	mov	r2, r3
 8010fce:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010fd0:	3308      	adds	r3, #8
 8010fd2:	429a      	cmp	r2, r3
 8010fd4:	d203      	bcs.n	8010fde <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8010fd6:	6978      	ldr	r0, [r7, #20]
 8010fd8:	f003 f8c8 	bl	801416c <pbuf_free>
          goto icmperr;
 8010fdc:	e096      	b.n	801110c <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8010fde:	697b      	ldr	r3, [r7, #20]
 8010fe0:	685b      	ldr	r3, [r3, #4]
 8010fe2:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010fe4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010fe6:	4618      	mov	r0, r3
 8010fe8:	f00f fc45 	bl	8020876 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8010fec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010fee:	4619      	mov	r1, r3
 8010ff0:	6978      	ldr	r0, [r7, #20]
 8010ff2:	f003 f803 	bl	8013ffc <pbuf_remove_header>
 8010ff6:	4603      	mov	r3, r0
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	d009      	beq.n	8011010 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8010ffc:	4b49      	ldr	r3, [pc, #292]	; (8011124 <icmp_input+0x230>)
 8010ffe:	22b6      	movs	r2, #182	; 0xb6
 8011000:	4949      	ldr	r1, [pc, #292]	; (8011128 <icmp_input+0x234>)
 8011002:	484a      	ldr	r0, [pc, #296]	; (801112c <icmp_input+0x238>)
 8011004:	f010 f89c 	bl	8021140 <iprintf>
          pbuf_free(r);
 8011008:	6978      	ldr	r0, [r7, #20]
 801100a:	f003 f8af 	bl	801416c <pbuf_free>
          goto icmperr;
 801100e:	e07d      	b.n	801110c <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8011010:	6879      	ldr	r1, [r7, #4]
 8011012:	6978      	ldr	r0, [r7, #20]
 8011014:	f003 f9de 	bl	80143d4 <pbuf_copy>
 8011018:	4603      	mov	r3, r0
 801101a:	2b00      	cmp	r3, #0
 801101c:	d003      	beq.n	8011026 <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801101e:	6978      	ldr	r0, [r7, #20]
 8011020:	f003 f8a4 	bl	801416c <pbuf_free>
          goto icmperr;
 8011024:	e072      	b.n	801110c <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 8011026:	6878      	ldr	r0, [r7, #4]
 8011028:	f003 f8a0 	bl	801416c <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801102c:	697b      	ldr	r3, [r7, #20]
 801102e:	607b      	str	r3, [r7, #4]
 8011030:	e00f      	b.n	8011052 <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8011032:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011034:	330e      	adds	r3, #14
 8011036:	4619      	mov	r1, r3
 8011038:	6878      	ldr	r0, [r7, #4]
 801103a:	f002 ffdf 	bl	8013ffc <pbuf_remove_header>
 801103e:	4603      	mov	r3, r0
 8011040:	2b00      	cmp	r3, #0
 8011042:	d006      	beq.n	8011052 <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8011044:	4b37      	ldr	r3, [pc, #220]	; (8011124 <icmp_input+0x230>)
 8011046:	22c7      	movs	r2, #199	; 0xc7
 8011048:	4939      	ldr	r1, [pc, #228]	; (8011130 <icmp_input+0x23c>)
 801104a:	4838      	ldr	r0, [pc, #224]	; (801112c <icmp_input+0x238>)
 801104c:	f010 f878 	bl	8021140 <iprintf>
          goto icmperr;
 8011050:	e05c      	b.n	801110c <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	685b      	ldr	r3, [r3, #4]
 8011056:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8011058:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801105a:	4619      	mov	r1, r3
 801105c:	6878      	ldr	r0, [r7, #4]
 801105e:	f002 ffbd 	bl	8013fdc <pbuf_add_header>
 8011062:	4603      	mov	r3, r0
 8011064:	2b00      	cmp	r3, #0
 8011066:	d13c      	bne.n	80110e2 <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	685b      	ldr	r3, [r3, #4]
 801106c:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801106e:	69fb      	ldr	r3, [r7, #28]
 8011070:	681a      	ldr	r2, [r3, #0]
 8011072:	68fb      	ldr	r3, [r7, #12]
 8011074:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8011076:	4b29      	ldr	r3, [pc, #164]	; (801111c <icmp_input+0x228>)
 8011078:	691a      	ldr	r2, [r3, #16]
 801107a:	68fb      	ldr	r3, [r7, #12]
 801107c:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801107e:	693b      	ldr	r3, [r7, #16]
 8011080:	2200      	movs	r2, #0
 8011082:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8011084:	693b      	ldr	r3, [r7, #16]
 8011086:	885b      	ldrh	r3, [r3, #2]
 8011088:	b29b      	uxth	r3, r3
 801108a:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 801108e:	4293      	cmp	r3, r2
 8011090:	d907      	bls.n	80110a2 <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8011092:	693b      	ldr	r3, [r7, #16]
 8011094:	885b      	ldrh	r3, [r3, #2]
 8011096:	b29b      	uxth	r3, r3
 8011098:	3309      	adds	r3, #9
 801109a:	b29a      	uxth	r2, r3
 801109c:	693b      	ldr	r3, [r7, #16]
 801109e:	805a      	strh	r2, [r3, #2]
 80110a0:	e006      	b.n	80110b0 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 80110a2:	693b      	ldr	r3, [r7, #16]
 80110a4:	885b      	ldrh	r3, [r3, #2]
 80110a6:	b29b      	uxth	r3, r3
 80110a8:	3308      	adds	r3, #8
 80110aa:	b29a      	uxth	r2, r3
 80110ac:	693b      	ldr	r3, [r7, #16]
 80110ae:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80110b0:	68fb      	ldr	r3, [r7, #12]
 80110b2:	22ff      	movs	r2, #255	; 0xff
 80110b4:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	2200      	movs	r2, #0
 80110ba:	729a      	strb	r2, [r3, #10]
 80110bc:	2200      	movs	r2, #0
 80110be:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80110c0:	683b      	ldr	r3, [r7, #0]
 80110c2:	9302      	str	r3, [sp, #8]
 80110c4:	2301      	movs	r3, #1
 80110c6:	9301      	str	r3, [sp, #4]
 80110c8:	2300      	movs	r3, #0
 80110ca:	9300      	str	r3, [sp, #0]
 80110cc:	23ff      	movs	r3, #255	; 0xff
 80110ce:	2200      	movs	r2, #0
 80110d0:	69f9      	ldr	r1, [r7, #28]
 80110d2:	6878      	ldr	r0, [r7, #4]
 80110d4:	f000 fb52 	bl	801177c <ip4_output_if>
 80110d8:	4603      	mov	r3, r0
 80110da:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 80110dc:	e001      	b.n	80110e2 <icmp_input+0x1ee>
      break;
 80110de:	bf00      	nop
 80110e0:	e000      	b.n	80110e4 <icmp_input+0x1f0>
      break;
 80110e2:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80110e4:	6878      	ldr	r0, [r7, #4]
 80110e6:	f003 f841 	bl	801416c <pbuf_free>
  return;
 80110ea:	e013      	b.n	8011114 <icmp_input+0x220>
    goto lenerr;
 80110ec:	bf00      	nop
 80110ee:	e002      	b.n	80110f6 <icmp_input+0x202>
    goto lenerr;
 80110f0:	bf00      	nop
 80110f2:	e000      	b.n	80110f6 <icmp_input+0x202>
        goto lenerr;
 80110f4:	bf00      	nop
lenerr:
  pbuf_free(p);
 80110f6:	6878      	ldr	r0, [r7, #4]
 80110f8:	f003 f838 	bl	801416c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80110fc:	e00a      	b.n	8011114 <icmp_input+0x220>
        goto icmperr;
 80110fe:	bf00      	nop
 8011100:	e004      	b.n	801110c <icmp_input+0x218>
        goto icmperr;
 8011102:	bf00      	nop
 8011104:	e002      	b.n	801110c <icmp_input+0x218>
          goto icmperr;
 8011106:	bf00      	nop
 8011108:	e000      	b.n	801110c <icmp_input+0x218>
          goto icmperr;
 801110a:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801110c:	6878      	ldr	r0, [r7, #4]
 801110e:	f003 f82d 	bl	801416c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8011112:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8011114:	3728      	adds	r7, #40	; 0x28
 8011116:	46bd      	mov	sp, r7
 8011118:	bd80      	pop	{r7, pc}
 801111a:	bf00      	nop
 801111c:	24045dc0 	.word	0x24045dc0
 8011120:	24045dd4 	.word	0x24045dd4
 8011124:	08024008 	.word	0x08024008
 8011128:	0802405c 	.word	0x0802405c
 801112c:	08024094 	.word	0x08024094
 8011130:	080240bc 	.word	0x080240bc

08011134 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8011134:	b580      	push	{r7, lr}
 8011136:	b082      	sub	sp, #8
 8011138:	af00      	add	r7, sp, #0
 801113a:	6078      	str	r0, [r7, #4]
 801113c:	460b      	mov	r3, r1
 801113e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8011140:	78fb      	ldrb	r3, [r7, #3]
 8011142:	461a      	mov	r2, r3
 8011144:	2103      	movs	r1, #3
 8011146:	6878      	ldr	r0, [r7, #4]
 8011148:	f000 f814 	bl	8011174 <icmp_send_response>
}
 801114c:	bf00      	nop
 801114e:	3708      	adds	r7, #8
 8011150:	46bd      	mov	sp, r7
 8011152:	bd80      	pop	{r7, pc}

08011154 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8011154:	b580      	push	{r7, lr}
 8011156:	b082      	sub	sp, #8
 8011158:	af00      	add	r7, sp, #0
 801115a:	6078      	str	r0, [r7, #4]
 801115c:	460b      	mov	r3, r1
 801115e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8011160:	78fb      	ldrb	r3, [r7, #3]
 8011162:	461a      	mov	r2, r3
 8011164:	210b      	movs	r1, #11
 8011166:	6878      	ldr	r0, [r7, #4]
 8011168:	f000 f804 	bl	8011174 <icmp_send_response>
}
 801116c:	bf00      	nop
 801116e:	3708      	adds	r7, #8
 8011170:	46bd      	mov	sp, r7
 8011172:	bd80      	pop	{r7, pc}

08011174 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8011174:	b580      	push	{r7, lr}
 8011176:	b08c      	sub	sp, #48	; 0x30
 8011178:	af04      	add	r7, sp, #16
 801117a:	6078      	str	r0, [r7, #4]
 801117c:	460b      	mov	r3, r1
 801117e:	70fb      	strb	r3, [r7, #3]
 8011180:	4613      	mov	r3, r2
 8011182:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8011184:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011188:	2124      	movs	r1, #36	; 0x24
 801118a:	2022      	movs	r0, #34	; 0x22
 801118c:	f002 fcdc 	bl	8013b48 <pbuf_alloc>
 8011190:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8011192:	69fb      	ldr	r3, [r7, #28]
 8011194:	2b00      	cmp	r3, #0
 8011196:	d056      	beq.n	8011246 <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8011198:	69fb      	ldr	r3, [r7, #28]
 801119a:	895b      	ldrh	r3, [r3, #10]
 801119c:	2b23      	cmp	r3, #35	; 0x23
 801119e:	d806      	bhi.n	80111ae <icmp_send_response+0x3a>
 80111a0:	4b2b      	ldr	r3, [pc, #172]	; (8011250 <icmp_send_response+0xdc>)
 80111a2:	f240 1269 	movw	r2, #361	; 0x169
 80111a6:	492b      	ldr	r1, [pc, #172]	; (8011254 <icmp_send_response+0xe0>)
 80111a8:	482b      	ldr	r0, [pc, #172]	; (8011258 <icmp_send_response+0xe4>)
 80111aa:	f00f ffc9 	bl	8021140 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	685b      	ldr	r3, [r3, #4]
 80111b2:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80111b4:	69fb      	ldr	r3, [r7, #28]
 80111b6:	685b      	ldr	r3, [r3, #4]
 80111b8:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80111ba:	697b      	ldr	r3, [r7, #20]
 80111bc:	78fa      	ldrb	r2, [r7, #3]
 80111be:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80111c0:	697b      	ldr	r3, [r7, #20]
 80111c2:	78ba      	ldrb	r2, [r7, #2]
 80111c4:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80111c6:	697b      	ldr	r3, [r7, #20]
 80111c8:	2200      	movs	r2, #0
 80111ca:	711a      	strb	r2, [r3, #4]
 80111cc:	2200      	movs	r2, #0
 80111ce:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80111d0:	697b      	ldr	r3, [r7, #20]
 80111d2:	2200      	movs	r2, #0
 80111d4:	719a      	strb	r2, [r3, #6]
 80111d6:	2200      	movs	r2, #0
 80111d8:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80111da:	69fb      	ldr	r3, [r7, #28]
 80111dc:	685b      	ldr	r3, [r3, #4]
 80111de:	f103 0008 	add.w	r0, r3, #8
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	685b      	ldr	r3, [r3, #4]
 80111e6:	221c      	movs	r2, #28
 80111e8:	4619      	mov	r1, r3
 80111ea:	f00f fb44 	bl	8020876 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80111ee:	69bb      	ldr	r3, [r7, #24]
 80111f0:	68db      	ldr	r3, [r3, #12]
 80111f2:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80111f4:	f107 030c 	add.w	r3, r7, #12
 80111f8:	4618      	mov	r0, r3
 80111fa:	f000 f903 	bl	8011404 <ip4_route>
 80111fe:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8011200:	693b      	ldr	r3, [r7, #16]
 8011202:	2b00      	cmp	r3, #0
 8011204:	d01b      	beq.n	801123e <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8011206:	697b      	ldr	r3, [r7, #20]
 8011208:	2200      	movs	r2, #0
 801120a:	709a      	strb	r2, [r3, #2]
 801120c:	2200      	movs	r2, #0
 801120e:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8011210:	69fb      	ldr	r3, [r7, #28]
 8011212:	895b      	ldrh	r3, [r3, #10]
 8011214:	4619      	mov	r1, r3
 8011216:	6978      	ldr	r0, [r7, #20]
 8011218:	f000 f87d 	bl	8011316 <inet_chksum>
 801121c:	4603      	mov	r3, r0
 801121e:	461a      	mov	r2, r3
 8011220:	697b      	ldr	r3, [r7, #20]
 8011222:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8011224:	f107 020c 	add.w	r2, r7, #12
 8011228:	693b      	ldr	r3, [r7, #16]
 801122a:	9302      	str	r3, [sp, #8]
 801122c:	2301      	movs	r3, #1
 801122e:	9301      	str	r3, [sp, #4]
 8011230:	2300      	movs	r3, #0
 8011232:	9300      	str	r3, [sp, #0]
 8011234:	23ff      	movs	r3, #255	; 0xff
 8011236:	2100      	movs	r1, #0
 8011238:	69f8      	ldr	r0, [r7, #28]
 801123a:	f000 fa9f 	bl	801177c <ip4_output_if>
  }
  pbuf_free(q);
 801123e:	69f8      	ldr	r0, [r7, #28]
 8011240:	f002 ff94 	bl	801416c <pbuf_free>
 8011244:	e000      	b.n	8011248 <icmp_send_response+0xd4>
    return;
 8011246:	bf00      	nop
}
 8011248:	3720      	adds	r7, #32
 801124a:	46bd      	mov	sp, r7
 801124c:	bd80      	pop	{r7, pc}
 801124e:	bf00      	nop
 8011250:	08024008 	.word	0x08024008
 8011254:	080240f0 	.word	0x080240f0
 8011258:	08024094 	.word	0x08024094

0801125c <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 801125c:	b480      	push	{r7}
 801125e:	b089      	sub	sp, #36	; 0x24
 8011260:	af00      	add	r7, sp, #0
 8011262:	6078      	str	r0, [r7, #4]
 8011264:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 801126a:	2300      	movs	r3, #0
 801126c:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 801126e:	2300      	movs	r3, #0
 8011270:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 8011272:	69fb      	ldr	r3, [r7, #28]
 8011274:	f003 0301 	and.w	r3, r3, #1
 8011278:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 801127a:	693b      	ldr	r3, [r7, #16]
 801127c:	2b00      	cmp	r3, #0
 801127e:	d00d      	beq.n	801129c <lwip_standard_chksum+0x40>
 8011280:	683b      	ldr	r3, [r7, #0]
 8011282:	2b00      	cmp	r3, #0
 8011284:	dd0a      	ble.n	801129c <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 8011286:	69fa      	ldr	r2, [r7, #28]
 8011288:	1c53      	adds	r3, r2, #1
 801128a:	61fb      	str	r3, [r7, #28]
 801128c:	f107 030e 	add.w	r3, r7, #14
 8011290:	3301      	adds	r3, #1
 8011292:	7812      	ldrb	r2, [r2, #0]
 8011294:	701a      	strb	r2, [r3, #0]
    len--;
 8011296:	683b      	ldr	r3, [r7, #0]
 8011298:	3b01      	subs	r3, #1
 801129a:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 801129c:	69fb      	ldr	r3, [r7, #28]
 801129e:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 80112a0:	e00a      	b.n	80112b8 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 80112a2:	69bb      	ldr	r3, [r7, #24]
 80112a4:	1c9a      	adds	r2, r3, #2
 80112a6:	61ba      	str	r2, [r7, #24]
 80112a8:	881b      	ldrh	r3, [r3, #0]
 80112aa:	461a      	mov	r2, r3
 80112ac:	697b      	ldr	r3, [r7, #20]
 80112ae:	4413      	add	r3, r2
 80112b0:	617b      	str	r3, [r7, #20]
    len -= 2;
 80112b2:	683b      	ldr	r3, [r7, #0]
 80112b4:	3b02      	subs	r3, #2
 80112b6:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 80112b8:	683b      	ldr	r3, [r7, #0]
 80112ba:	2b01      	cmp	r3, #1
 80112bc:	dcf1      	bgt.n	80112a2 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 80112be:	683b      	ldr	r3, [r7, #0]
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	dd04      	ble.n	80112ce <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 80112c4:	f107 030e 	add.w	r3, r7, #14
 80112c8:	69ba      	ldr	r2, [r7, #24]
 80112ca:	7812      	ldrb	r2, [r2, #0]
 80112cc:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 80112ce:	89fb      	ldrh	r3, [r7, #14]
 80112d0:	461a      	mov	r2, r3
 80112d2:	697b      	ldr	r3, [r7, #20]
 80112d4:	4413      	add	r3, r2
 80112d6:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 80112d8:	697b      	ldr	r3, [r7, #20]
 80112da:	0c1a      	lsrs	r2, r3, #16
 80112dc:	697b      	ldr	r3, [r7, #20]
 80112de:	b29b      	uxth	r3, r3
 80112e0:	4413      	add	r3, r2
 80112e2:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 80112e4:	697b      	ldr	r3, [r7, #20]
 80112e6:	0c1a      	lsrs	r2, r3, #16
 80112e8:	697b      	ldr	r3, [r7, #20]
 80112ea:	b29b      	uxth	r3, r3
 80112ec:	4413      	add	r3, r2
 80112ee:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 80112f0:	693b      	ldr	r3, [r7, #16]
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d007      	beq.n	8011306 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 80112f6:	697b      	ldr	r3, [r7, #20]
 80112f8:	021b      	lsls	r3, r3, #8
 80112fa:	b29a      	uxth	r2, r3
 80112fc:	697b      	ldr	r3, [r7, #20]
 80112fe:	0a1b      	lsrs	r3, r3, #8
 8011300:	b2db      	uxtb	r3, r3
 8011302:	4313      	orrs	r3, r2
 8011304:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 8011306:	697b      	ldr	r3, [r7, #20]
 8011308:	b29b      	uxth	r3, r3
}
 801130a:	4618      	mov	r0, r3
 801130c:	3724      	adds	r7, #36	; 0x24
 801130e:	46bd      	mov	sp, r7
 8011310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011314:	4770      	bx	lr

08011316 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 8011316:	b580      	push	{r7, lr}
 8011318:	b082      	sub	sp, #8
 801131a:	af00      	add	r7, sp, #0
 801131c:	6078      	str	r0, [r7, #4]
 801131e:	460b      	mov	r3, r1
 8011320:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 8011322:	887b      	ldrh	r3, [r7, #2]
 8011324:	4619      	mov	r1, r3
 8011326:	6878      	ldr	r0, [r7, #4]
 8011328:	f7ff ff98 	bl	801125c <lwip_standard_chksum>
 801132c:	4603      	mov	r3, r0
 801132e:	43db      	mvns	r3, r3
 8011330:	b29b      	uxth	r3, r3
}
 8011332:	4618      	mov	r0, r3
 8011334:	3708      	adds	r7, #8
 8011336:	46bd      	mov	sp, r7
 8011338:	bd80      	pop	{r7, pc}

0801133a <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 801133a:	b580      	push	{r7, lr}
 801133c:	b086      	sub	sp, #24
 801133e:	af00      	add	r7, sp, #0
 8011340:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 8011342:	2300      	movs	r3, #0
 8011344:	60fb      	str	r3, [r7, #12]

  acc = 0;
 8011346:	2300      	movs	r3, #0
 8011348:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	613b      	str	r3, [r7, #16]
 801134e:	e02b      	b.n	80113a8 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 8011350:	693b      	ldr	r3, [r7, #16]
 8011352:	685a      	ldr	r2, [r3, #4]
 8011354:	693b      	ldr	r3, [r7, #16]
 8011356:	895b      	ldrh	r3, [r3, #10]
 8011358:	4619      	mov	r1, r3
 801135a:	4610      	mov	r0, r2
 801135c:	f7ff ff7e 	bl	801125c <lwip_standard_chksum>
 8011360:	4603      	mov	r3, r0
 8011362:	461a      	mov	r2, r3
 8011364:	697b      	ldr	r3, [r7, #20]
 8011366:	4413      	add	r3, r2
 8011368:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 801136a:	697b      	ldr	r3, [r7, #20]
 801136c:	0c1a      	lsrs	r2, r3, #16
 801136e:	697b      	ldr	r3, [r7, #20]
 8011370:	b29b      	uxth	r3, r3
 8011372:	4413      	add	r3, r2
 8011374:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 8011376:	693b      	ldr	r3, [r7, #16]
 8011378:	895b      	ldrh	r3, [r3, #10]
 801137a:	f003 0301 	and.w	r3, r3, #1
 801137e:	b29b      	uxth	r3, r3
 8011380:	2b00      	cmp	r3, #0
 8011382:	d00e      	beq.n	80113a2 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 8011384:	68fb      	ldr	r3, [r7, #12]
 8011386:	2b00      	cmp	r3, #0
 8011388:	bf0c      	ite	eq
 801138a:	2301      	moveq	r3, #1
 801138c:	2300      	movne	r3, #0
 801138e:	b2db      	uxtb	r3, r3
 8011390:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 8011392:	697b      	ldr	r3, [r7, #20]
 8011394:	021b      	lsls	r3, r3, #8
 8011396:	b29a      	uxth	r2, r3
 8011398:	697b      	ldr	r3, [r7, #20]
 801139a:	0a1b      	lsrs	r3, r3, #8
 801139c:	b2db      	uxtb	r3, r3
 801139e:	4313      	orrs	r3, r2
 80113a0:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 80113a2:	693b      	ldr	r3, [r7, #16]
 80113a4:	681b      	ldr	r3, [r3, #0]
 80113a6:	613b      	str	r3, [r7, #16]
 80113a8:	693b      	ldr	r3, [r7, #16]
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d1d0      	bne.n	8011350 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	d007      	beq.n	80113c4 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 80113b4:	697b      	ldr	r3, [r7, #20]
 80113b6:	021b      	lsls	r3, r3, #8
 80113b8:	b29a      	uxth	r2, r3
 80113ba:	697b      	ldr	r3, [r7, #20]
 80113bc:	0a1b      	lsrs	r3, r3, #8
 80113be:	b2db      	uxtb	r3, r3
 80113c0:	4313      	orrs	r3, r2
 80113c2:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 80113c4:	697b      	ldr	r3, [r7, #20]
 80113c6:	b29b      	uxth	r3, r3
 80113c8:	43db      	mvns	r3, r3
 80113ca:	b29b      	uxth	r3, r3
}
 80113cc:	4618      	mov	r0, r3
 80113ce:	3718      	adds	r7, #24
 80113d0:	46bd      	mov	sp, r7
 80113d2:	bd80      	pop	{r7, pc}

080113d4 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80113d4:	b580      	push	{r7, lr}
 80113d6:	b082      	sub	sp, #8
 80113d8:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80113da:	2300      	movs	r3, #0
 80113dc:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 80113de:	f004 fb9f 	bl	8015b20 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 80113e2:	f001 fb15 	bl	8012a10 <mem_init>
  memp_init();
 80113e6:	f001 fe79 	bl	80130dc <memp_init>
  pbuf_init();
  netif_init();
 80113ea:	f002 f817 	bl	801341c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 80113ee:	f00a ff89 	bl	801c304 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 80113f2:	f004 fc1f 	bl	8015c34 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 80113f6:	f00a fecd 	bl	801c194 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 80113fa:	bf00      	nop
 80113fc:	3708      	adds	r7, #8
 80113fe:	46bd      	mov	sp, r7
 8011400:	bd80      	pop	{r7, pc}
	...

08011404 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8011404:	b480      	push	{r7}
 8011406:	b085      	sub	sp, #20
 8011408:	af00      	add	r7, sp, #0
 801140a:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801140c:	4b33      	ldr	r3, [pc, #204]	; (80114dc <ip4_route+0xd8>)
 801140e:	681b      	ldr	r3, [r3, #0]
 8011410:	60fb      	str	r3, [r7, #12]
 8011412:	e036      	b.n	8011482 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011414:	68fb      	ldr	r3, [r7, #12]
 8011416:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801141a:	f003 0301 	and.w	r3, r3, #1
 801141e:	b2db      	uxtb	r3, r3
 8011420:	2b00      	cmp	r3, #0
 8011422:	d02b      	beq.n	801147c <ip4_route+0x78>
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801142a:	089b      	lsrs	r3, r3, #2
 801142c:	f003 0301 	and.w	r3, r3, #1
 8011430:	b2db      	uxtb	r3, r3
 8011432:	2b00      	cmp	r3, #0
 8011434:	d022      	beq.n	801147c <ip4_route+0x78>
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	3304      	adds	r3, #4
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	2b00      	cmp	r3, #0
 801143e:	d01d      	beq.n	801147c <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	681a      	ldr	r2, [r3, #0]
 8011444:	68fb      	ldr	r3, [r7, #12]
 8011446:	3304      	adds	r3, #4
 8011448:	681b      	ldr	r3, [r3, #0]
 801144a:	405a      	eors	r2, r3
 801144c:	68fb      	ldr	r3, [r7, #12]
 801144e:	3308      	adds	r3, #8
 8011450:	681b      	ldr	r3, [r3, #0]
 8011452:	4013      	ands	r3, r2
 8011454:	2b00      	cmp	r3, #0
 8011456:	d101      	bne.n	801145c <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8011458:	68fb      	ldr	r3, [r7, #12]
 801145a:	e038      	b.n	80114ce <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801145c:	68fb      	ldr	r3, [r7, #12]
 801145e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011462:	f003 0302 	and.w	r3, r3, #2
 8011466:	2b00      	cmp	r3, #0
 8011468:	d108      	bne.n	801147c <ip4_route+0x78>
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	681a      	ldr	r2, [r3, #0]
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	330c      	adds	r3, #12
 8011472:	681b      	ldr	r3, [r3, #0]
 8011474:	429a      	cmp	r2, r3
 8011476:	d101      	bne.n	801147c <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	e028      	b.n	80114ce <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801147c:	68fb      	ldr	r3, [r7, #12]
 801147e:	681b      	ldr	r3, [r3, #0]
 8011480:	60fb      	str	r3, [r7, #12]
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	2b00      	cmp	r3, #0
 8011486:	d1c5      	bne.n	8011414 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8011488:	4b15      	ldr	r3, [pc, #84]	; (80114e0 <ip4_route+0xdc>)
 801148a:	681b      	ldr	r3, [r3, #0]
 801148c:	2b00      	cmp	r3, #0
 801148e:	d01a      	beq.n	80114c6 <ip4_route+0xc2>
 8011490:	4b13      	ldr	r3, [pc, #76]	; (80114e0 <ip4_route+0xdc>)
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011498:	f003 0301 	and.w	r3, r3, #1
 801149c:	2b00      	cmp	r3, #0
 801149e:	d012      	beq.n	80114c6 <ip4_route+0xc2>
 80114a0:	4b0f      	ldr	r3, [pc, #60]	; (80114e0 <ip4_route+0xdc>)
 80114a2:	681b      	ldr	r3, [r3, #0]
 80114a4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80114a8:	f003 0304 	and.w	r3, r3, #4
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d00a      	beq.n	80114c6 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80114b0:	4b0b      	ldr	r3, [pc, #44]	; (80114e0 <ip4_route+0xdc>)
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	3304      	adds	r3, #4
 80114b6:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d004      	beq.n	80114c6 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	681b      	ldr	r3, [r3, #0]
 80114c0:	b2db      	uxtb	r3, r3
 80114c2:	2b7f      	cmp	r3, #127	; 0x7f
 80114c4:	d101      	bne.n	80114ca <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80114c6:	2300      	movs	r3, #0
 80114c8:	e001      	b.n	80114ce <ip4_route+0xca>
  }

  return netif_default;
 80114ca:	4b05      	ldr	r3, [pc, #20]	; (80114e0 <ip4_route+0xdc>)
 80114cc:	681b      	ldr	r3, [r3, #0]
}
 80114ce:	4618      	mov	r0, r3
 80114d0:	3714      	adds	r7, #20
 80114d2:	46bd      	mov	sp, r7
 80114d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114d8:	4770      	bx	lr
 80114da:	bf00      	nop
 80114dc:	24048e70 	.word	0x24048e70
 80114e0:	24048e74 	.word	0x24048e74

080114e4 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80114e4:	b580      	push	{r7, lr}
 80114e6:	b082      	sub	sp, #8
 80114e8:	af00      	add	r7, sp, #0
 80114ea:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80114f2:	f003 0301 	and.w	r3, r3, #1
 80114f6:	b2db      	uxtb	r3, r3
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d016      	beq.n	801152a <ip4_input_accept+0x46>
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	3304      	adds	r3, #4
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	2b00      	cmp	r3, #0
 8011504:	d011      	beq.n	801152a <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011506:	4b0b      	ldr	r3, [pc, #44]	; (8011534 <ip4_input_accept+0x50>)
 8011508:	695a      	ldr	r2, [r3, #20]
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	3304      	adds	r3, #4
 801150e:	681b      	ldr	r3, [r3, #0]
 8011510:	429a      	cmp	r2, r3
 8011512:	d008      	beq.n	8011526 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8011514:	4b07      	ldr	r3, [pc, #28]	; (8011534 <ip4_input_accept+0x50>)
 8011516:	695b      	ldr	r3, [r3, #20]
 8011518:	6879      	ldr	r1, [r7, #4]
 801151a:	4618      	mov	r0, r3
 801151c:	f000 fa06 	bl	801192c <ip4_addr_isbroadcast_u32>
 8011520:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011522:	2b00      	cmp	r3, #0
 8011524:	d001      	beq.n	801152a <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8011526:	2301      	movs	r3, #1
 8011528:	e000      	b.n	801152c <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801152a:	2300      	movs	r3, #0
}
 801152c:	4618      	mov	r0, r3
 801152e:	3708      	adds	r7, #8
 8011530:	46bd      	mov	sp, r7
 8011532:	bd80      	pop	{r7, pc}
 8011534:	24045dc0 	.word	0x24045dc0

08011538 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8011538:	b580      	push	{r7, lr}
 801153a:	b086      	sub	sp, #24
 801153c:	af00      	add	r7, sp, #0
 801153e:	6078      	str	r0, [r7, #4]
 8011540:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	685b      	ldr	r3, [r3, #4]
 8011546:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8011548:	697b      	ldr	r3, [r7, #20]
 801154a:	781b      	ldrb	r3, [r3, #0]
 801154c:	091b      	lsrs	r3, r3, #4
 801154e:	b2db      	uxtb	r3, r3
 8011550:	2b04      	cmp	r3, #4
 8011552:	d004      	beq.n	801155e <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8011554:	6878      	ldr	r0, [r7, #4]
 8011556:	f002 fe09 	bl	801416c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801155a:	2300      	movs	r3, #0
 801155c:	e105      	b.n	801176a <ip4_input+0x232>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801155e:	697b      	ldr	r3, [r7, #20]
 8011560:	781b      	ldrb	r3, [r3, #0]
 8011562:	f003 030f 	and.w	r3, r3, #15
 8011566:	b2db      	uxtb	r3, r3
 8011568:	009b      	lsls	r3, r3, #2
 801156a:	b2db      	uxtb	r3, r3
 801156c:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801156e:	697b      	ldr	r3, [r7, #20]
 8011570:	885b      	ldrh	r3, [r3, #2]
 8011572:	b29b      	uxth	r3, r3
 8011574:	4618      	mov	r0, r3
 8011576:	f7fe fc4f 	bl	800fe18 <lwip_htons>
 801157a:	4603      	mov	r3, r0
 801157c:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	891b      	ldrh	r3, [r3, #8]
 8011582:	89ba      	ldrh	r2, [r7, #12]
 8011584:	429a      	cmp	r2, r3
 8011586:	d204      	bcs.n	8011592 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8011588:	89bb      	ldrh	r3, [r7, #12]
 801158a:	4619      	mov	r1, r3
 801158c:	6878      	ldr	r0, [r7, #4]
 801158e:	f002 fc35 	bl	8013dfc <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	895b      	ldrh	r3, [r3, #10]
 8011596:	89fa      	ldrh	r2, [r7, #14]
 8011598:	429a      	cmp	r2, r3
 801159a:	d807      	bhi.n	80115ac <ip4_input+0x74>
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	891b      	ldrh	r3, [r3, #8]
 80115a0:	89ba      	ldrh	r2, [r7, #12]
 80115a2:	429a      	cmp	r2, r3
 80115a4:	d802      	bhi.n	80115ac <ip4_input+0x74>
 80115a6:	89fb      	ldrh	r3, [r7, #14]
 80115a8:	2b13      	cmp	r3, #19
 80115aa:	d804      	bhi.n	80115b6 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80115ac:	6878      	ldr	r0, [r7, #4]
 80115ae:	f002 fddd 	bl	801416c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80115b2:	2300      	movs	r3, #0
 80115b4:	e0d9      	b.n	801176a <ip4_input+0x232>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80115b6:	697b      	ldr	r3, [r7, #20]
 80115b8:	691b      	ldr	r3, [r3, #16]
 80115ba:	4a6e      	ldr	r2, [pc, #440]	; (8011774 <ip4_input+0x23c>)
 80115bc:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80115be:	697b      	ldr	r3, [r7, #20]
 80115c0:	68db      	ldr	r3, [r3, #12]
 80115c2:	4a6c      	ldr	r2, [pc, #432]	; (8011774 <ip4_input+0x23c>)
 80115c4:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80115c6:	4b6b      	ldr	r3, [pc, #428]	; (8011774 <ip4_input+0x23c>)
 80115c8:	695b      	ldr	r3, [r3, #20]
 80115ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80115ce:	2be0      	cmp	r3, #224	; 0xe0
 80115d0:	d112      	bne.n	80115f8 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80115d2:	683b      	ldr	r3, [r7, #0]
 80115d4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80115d8:	f003 0301 	and.w	r3, r3, #1
 80115dc:	b2db      	uxtb	r3, r3
 80115de:	2b00      	cmp	r3, #0
 80115e0:	d007      	beq.n	80115f2 <ip4_input+0xba>
 80115e2:	683b      	ldr	r3, [r7, #0]
 80115e4:	3304      	adds	r3, #4
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	d002      	beq.n	80115f2 <ip4_input+0xba>
      netif = inp;
 80115ec:	683b      	ldr	r3, [r7, #0]
 80115ee:	613b      	str	r3, [r7, #16]
 80115f0:	e02a      	b.n	8011648 <ip4_input+0x110>
    } else {
      netif = NULL;
 80115f2:	2300      	movs	r3, #0
 80115f4:	613b      	str	r3, [r7, #16]
 80115f6:	e027      	b.n	8011648 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 80115f8:	6838      	ldr	r0, [r7, #0]
 80115fa:	f7ff ff73 	bl	80114e4 <ip4_input_accept>
 80115fe:	4603      	mov	r3, r0
 8011600:	2b00      	cmp	r3, #0
 8011602:	d002      	beq.n	801160a <ip4_input+0xd2>
      netif = inp;
 8011604:	683b      	ldr	r3, [r7, #0]
 8011606:	613b      	str	r3, [r7, #16]
 8011608:	e01e      	b.n	8011648 <ip4_input+0x110>
    } else {
      netif = NULL;
 801160a:	2300      	movs	r3, #0
 801160c:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801160e:	4b59      	ldr	r3, [pc, #356]	; (8011774 <ip4_input+0x23c>)
 8011610:	695b      	ldr	r3, [r3, #20]
 8011612:	b2db      	uxtb	r3, r3
 8011614:	2b7f      	cmp	r3, #127	; 0x7f
 8011616:	d017      	beq.n	8011648 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8011618:	4b57      	ldr	r3, [pc, #348]	; (8011778 <ip4_input+0x240>)
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	613b      	str	r3, [r7, #16]
 801161e:	e00e      	b.n	801163e <ip4_input+0x106>
          if (netif == inp) {
 8011620:	693a      	ldr	r2, [r7, #16]
 8011622:	683b      	ldr	r3, [r7, #0]
 8011624:	429a      	cmp	r2, r3
 8011626:	d006      	beq.n	8011636 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8011628:	6938      	ldr	r0, [r7, #16]
 801162a:	f7ff ff5b 	bl	80114e4 <ip4_input_accept>
 801162e:	4603      	mov	r3, r0
 8011630:	2b00      	cmp	r3, #0
 8011632:	d108      	bne.n	8011646 <ip4_input+0x10e>
 8011634:	e000      	b.n	8011638 <ip4_input+0x100>
            continue;
 8011636:	bf00      	nop
        NETIF_FOREACH(netif) {
 8011638:	693b      	ldr	r3, [r7, #16]
 801163a:	681b      	ldr	r3, [r3, #0]
 801163c:	613b      	str	r3, [r7, #16]
 801163e:	693b      	ldr	r3, [r7, #16]
 8011640:	2b00      	cmp	r3, #0
 8011642:	d1ed      	bne.n	8011620 <ip4_input+0xe8>
 8011644:	e000      	b.n	8011648 <ip4_input+0x110>
            break;
 8011646:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011648:	4b4a      	ldr	r3, [pc, #296]	; (8011774 <ip4_input+0x23c>)
 801164a:	691b      	ldr	r3, [r3, #16]
 801164c:	6839      	ldr	r1, [r7, #0]
 801164e:	4618      	mov	r0, r3
 8011650:	f000 f96c 	bl	801192c <ip4_addr_isbroadcast_u32>
 8011654:	4603      	mov	r3, r0
 8011656:	2b00      	cmp	r3, #0
 8011658:	d105      	bne.n	8011666 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801165a:	4b46      	ldr	r3, [pc, #280]	; (8011774 <ip4_input+0x23c>)
 801165c:	691b      	ldr	r3, [r3, #16]
 801165e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011662:	2be0      	cmp	r3, #224	; 0xe0
 8011664:	d104      	bne.n	8011670 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8011666:	6878      	ldr	r0, [r7, #4]
 8011668:	f002 fd80 	bl	801416c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801166c:	2300      	movs	r3, #0
 801166e:	e07c      	b.n	801176a <ip4_input+0x232>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8011670:	693b      	ldr	r3, [r7, #16]
 8011672:	2b00      	cmp	r3, #0
 8011674:	d104      	bne.n	8011680 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8011676:	6878      	ldr	r0, [r7, #4]
 8011678:	f002 fd78 	bl	801416c <pbuf_free>
    return ERR_OK;
 801167c:	2300      	movs	r3, #0
 801167e:	e074      	b.n	801176a <ip4_input+0x232>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8011680:	697b      	ldr	r3, [r7, #20]
 8011682:	88db      	ldrh	r3, [r3, #6]
 8011684:	b29b      	uxth	r3, r3
 8011686:	461a      	mov	r2, r3
 8011688:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801168c:	4013      	ands	r3, r2
 801168e:	2b00      	cmp	r3, #0
 8011690:	d00b      	beq.n	80116aa <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8011692:	6878      	ldr	r0, [r7, #4]
 8011694:	f000 fdc2 	bl	801221c <ip4_reass>
 8011698:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	2b00      	cmp	r3, #0
 801169e:	d101      	bne.n	80116a4 <ip4_input+0x16c>
      return ERR_OK;
 80116a0:	2300      	movs	r3, #0
 80116a2:	e062      	b.n	801176a <ip4_input+0x232>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	685b      	ldr	r3, [r3, #4]
 80116a8:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80116aa:	4a32      	ldr	r2, [pc, #200]	; (8011774 <ip4_input+0x23c>)
 80116ac:	693b      	ldr	r3, [r7, #16]
 80116ae:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80116b0:	4a30      	ldr	r2, [pc, #192]	; (8011774 <ip4_input+0x23c>)
 80116b2:	683b      	ldr	r3, [r7, #0]
 80116b4:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80116b6:	4a2f      	ldr	r2, [pc, #188]	; (8011774 <ip4_input+0x23c>)
 80116b8:	697b      	ldr	r3, [r7, #20]
 80116ba:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 80116bc:	697b      	ldr	r3, [r7, #20]
 80116be:	781b      	ldrb	r3, [r3, #0]
 80116c0:	f003 030f 	and.w	r3, r3, #15
 80116c4:	b2db      	uxtb	r3, r3
 80116c6:	009b      	lsls	r3, r3, #2
 80116c8:	b2db      	uxtb	r3, r3
 80116ca:	b29a      	uxth	r2, r3
 80116cc:	4b29      	ldr	r3, [pc, #164]	; (8011774 <ip4_input+0x23c>)
 80116ce:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 80116d0:	89fb      	ldrh	r3, [r7, #14]
 80116d2:	4619      	mov	r1, r3
 80116d4:	6878      	ldr	r0, [r7, #4]
 80116d6:	f002 fc91 	bl	8013ffc <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 80116da:	697b      	ldr	r3, [r7, #20]
 80116dc:	7a5b      	ldrb	r3, [r3, #9]
 80116de:	2b06      	cmp	r3, #6
 80116e0:	d009      	beq.n	80116f6 <ip4_input+0x1be>
 80116e2:	2b11      	cmp	r3, #17
 80116e4:	d002      	beq.n	80116ec <ip4_input+0x1b4>
 80116e6:	2b01      	cmp	r3, #1
 80116e8:	d00a      	beq.n	8011700 <ip4_input+0x1c8>
 80116ea:	e00e      	b.n	801170a <ip4_input+0x1d2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 80116ec:	6839      	ldr	r1, [r7, #0]
 80116ee:	6878      	ldr	r0, [r7, #4]
 80116f0:	f00a feb6 	bl	801c460 <udp_input>
        break;
 80116f4:	e026      	b.n	8011744 <ip4_input+0x20c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 80116f6:	6839      	ldr	r1, [r7, #0]
 80116f8:	6878      	ldr	r0, [r7, #4]
 80116fa:	f006 f8af 	bl	801785c <tcp_input>
        break;
 80116fe:	e021      	b.n	8011744 <ip4_input+0x20c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8011700:	6839      	ldr	r1, [r7, #0]
 8011702:	6878      	ldr	r0, [r7, #4]
 8011704:	f7ff fbf6 	bl	8010ef4 <icmp_input>
        break;
 8011708:	e01c      	b.n	8011744 <ip4_input+0x20c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801170a:	4b1a      	ldr	r3, [pc, #104]	; (8011774 <ip4_input+0x23c>)
 801170c:	695b      	ldr	r3, [r3, #20]
 801170e:	6939      	ldr	r1, [r7, #16]
 8011710:	4618      	mov	r0, r3
 8011712:	f000 f90b 	bl	801192c <ip4_addr_isbroadcast_u32>
 8011716:	4603      	mov	r3, r0
 8011718:	2b00      	cmp	r3, #0
 801171a:	d10f      	bne.n	801173c <ip4_input+0x204>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801171c:	4b15      	ldr	r3, [pc, #84]	; (8011774 <ip4_input+0x23c>)
 801171e:	695b      	ldr	r3, [r3, #20]
 8011720:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8011724:	2be0      	cmp	r3, #224	; 0xe0
 8011726:	d009      	beq.n	801173c <ip4_input+0x204>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8011728:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801172c:	4619      	mov	r1, r3
 801172e:	6878      	ldr	r0, [r7, #4]
 8011730:	f002 fcd7 	bl	80140e2 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8011734:	2102      	movs	r1, #2
 8011736:	6878      	ldr	r0, [r7, #4]
 8011738:	f7ff fcfc 	bl	8011134 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801173c:	6878      	ldr	r0, [r7, #4]
 801173e:	f002 fd15 	bl	801416c <pbuf_free>
        break;
 8011742:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8011744:	4b0b      	ldr	r3, [pc, #44]	; (8011774 <ip4_input+0x23c>)
 8011746:	2200      	movs	r2, #0
 8011748:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801174a:	4b0a      	ldr	r3, [pc, #40]	; (8011774 <ip4_input+0x23c>)
 801174c:	2200      	movs	r2, #0
 801174e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8011750:	4b08      	ldr	r3, [pc, #32]	; (8011774 <ip4_input+0x23c>)
 8011752:	2200      	movs	r2, #0
 8011754:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8011756:	4b07      	ldr	r3, [pc, #28]	; (8011774 <ip4_input+0x23c>)
 8011758:	2200      	movs	r2, #0
 801175a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801175c:	4b05      	ldr	r3, [pc, #20]	; (8011774 <ip4_input+0x23c>)
 801175e:	2200      	movs	r2, #0
 8011760:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8011762:	4b04      	ldr	r3, [pc, #16]	; (8011774 <ip4_input+0x23c>)
 8011764:	2200      	movs	r2, #0
 8011766:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8011768:	2300      	movs	r3, #0
}
 801176a:	4618      	mov	r0, r3
 801176c:	3718      	adds	r7, #24
 801176e:	46bd      	mov	sp, r7
 8011770:	bd80      	pop	{r7, pc}
 8011772:	bf00      	nop
 8011774:	24045dc0 	.word	0x24045dc0
 8011778:	24048e70 	.word	0x24048e70

0801177c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801177c:	b580      	push	{r7, lr}
 801177e:	b08a      	sub	sp, #40	; 0x28
 8011780:	af04      	add	r7, sp, #16
 8011782:	60f8      	str	r0, [r7, #12]
 8011784:	60b9      	str	r1, [r7, #8]
 8011786:	607a      	str	r2, [r7, #4]
 8011788:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801178a:	68bb      	ldr	r3, [r7, #8]
 801178c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	2b00      	cmp	r3, #0
 8011792:	d009      	beq.n	80117a8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8011794:	68bb      	ldr	r3, [r7, #8]
 8011796:	2b00      	cmp	r3, #0
 8011798:	d003      	beq.n	80117a2 <ip4_output_if+0x26>
 801179a:	68bb      	ldr	r3, [r7, #8]
 801179c:	681b      	ldr	r3, [r3, #0]
 801179e:	2b00      	cmp	r3, #0
 80117a0:	d102      	bne.n	80117a8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 80117a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117a4:	3304      	adds	r3, #4
 80117a6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80117a8:	78fa      	ldrb	r2, [r7, #3]
 80117aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117ac:	9302      	str	r3, [sp, #8]
 80117ae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80117b2:	9301      	str	r3, [sp, #4]
 80117b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80117b8:	9300      	str	r3, [sp, #0]
 80117ba:	4613      	mov	r3, r2
 80117bc:	687a      	ldr	r2, [r7, #4]
 80117be:	6979      	ldr	r1, [r7, #20]
 80117c0:	68f8      	ldr	r0, [r7, #12]
 80117c2:	f000 f805 	bl	80117d0 <ip4_output_if_src>
 80117c6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 80117c8:	4618      	mov	r0, r3
 80117ca:	3718      	adds	r7, #24
 80117cc:	46bd      	mov	sp, r7
 80117ce:	bd80      	pop	{r7, pc}

080117d0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 80117d0:	b580      	push	{r7, lr}
 80117d2:	b088      	sub	sp, #32
 80117d4:	af00      	add	r7, sp, #0
 80117d6:	60f8      	str	r0, [r7, #12]
 80117d8:	60b9      	str	r1, [r7, #8]
 80117da:	607a      	str	r2, [r7, #4]
 80117dc:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	7b9b      	ldrb	r3, [r3, #14]
 80117e2:	2b01      	cmp	r3, #1
 80117e4:	d006      	beq.n	80117f4 <ip4_output_if_src+0x24>
 80117e6:	4b4b      	ldr	r3, [pc, #300]	; (8011914 <ip4_output_if_src+0x144>)
 80117e8:	f44f 7255 	mov.w	r2, #852	; 0x354
 80117ec:	494a      	ldr	r1, [pc, #296]	; (8011918 <ip4_output_if_src+0x148>)
 80117ee:	484b      	ldr	r0, [pc, #300]	; (801191c <ip4_output_if_src+0x14c>)
 80117f0:	f00f fca6 	bl	8021140 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	d060      	beq.n	80118bc <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 80117fa:	2314      	movs	r3, #20
 80117fc:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 80117fe:	2114      	movs	r1, #20
 8011800:	68f8      	ldr	r0, [r7, #12]
 8011802:	f002 fbeb 	bl	8013fdc <pbuf_add_header>
 8011806:	4603      	mov	r3, r0
 8011808:	2b00      	cmp	r3, #0
 801180a:	d002      	beq.n	8011812 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801180c:	f06f 0301 	mvn.w	r3, #1
 8011810:	e07c      	b.n	801190c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8011812:	68fb      	ldr	r3, [r7, #12]
 8011814:	685b      	ldr	r3, [r3, #4]
 8011816:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8011818:	68fb      	ldr	r3, [r7, #12]
 801181a:	895b      	ldrh	r3, [r3, #10]
 801181c:	2b13      	cmp	r3, #19
 801181e:	d806      	bhi.n	801182e <ip4_output_if_src+0x5e>
 8011820:	4b3c      	ldr	r3, [pc, #240]	; (8011914 <ip4_output_if_src+0x144>)
 8011822:	f240 3289 	movw	r2, #905	; 0x389
 8011826:	493e      	ldr	r1, [pc, #248]	; (8011920 <ip4_output_if_src+0x150>)
 8011828:	483c      	ldr	r0, [pc, #240]	; (801191c <ip4_output_if_src+0x14c>)
 801182a:	f00f fc89 	bl	8021140 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801182e:	69fb      	ldr	r3, [r7, #28]
 8011830:	78fa      	ldrb	r2, [r7, #3]
 8011832:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8011834:	69fb      	ldr	r3, [r7, #28]
 8011836:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801183a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	681a      	ldr	r2, [r3, #0]
 8011840:	69fb      	ldr	r3, [r7, #28]
 8011842:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8011844:	8b7b      	ldrh	r3, [r7, #26]
 8011846:	089b      	lsrs	r3, r3, #2
 8011848:	b29b      	uxth	r3, r3
 801184a:	b2db      	uxtb	r3, r3
 801184c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011850:	b2da      	uxtb	r2, r3
 8011852:	69fb      	ldr	r3, [r7, #28]
 8011854:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8011856:	69fb      	ldr	r3, [r7, #28]
 8011858:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801185c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801185e:	68fb      	ldr	r3, [r7, #12]
 8011860:	891b      	ldrh	r3, [r3, #8]
 8011862:	4618      	mov	r0, r3
 8011864:	f7fe fad8 	bl	800fe18 <lwip_htons>
 8011868:	4603      	mov	r3, r0
 801186a:	461a      	mov	r2, r3
 801186c:	69fb      	ldr	r3, [r7, #28]
 801186e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8011870:	69fb      	ldr	r3, [r7, #28]
 8011872:	2200      	movs	r2, #0
 8011874:	719a      	strb	r2, [r3, #6]
 8011876:	2200      	movs	r2, #0
 8011878:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801187a:	4b2a      	ldr	r3, [pc, #168]	; (8011924 <ip4_output_if_src+0x154>)
 801187c:	881b      	ldrh	r3, [r3, #0]
 801187e:	4618      	mov	r0, r3
 8011880:	f7fe faca 	bl	800fe18 <lwip_htons>
 8011884:	4603      	mov	r3, r0
 8011886:	461a      	mov	r2, r3
 8011888:	69fb      	ldr	r3, [r7, #28]
 801188a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801188c:	4b25      	ldr	r3, [pc, #148]	; (8011924 <ip4_output_if_src+0x154>)
 801188e:	881b      	ldrh	r3, [r3, #0]
 8011890:	3301      	adds	r3, #1
 8011892:	b29a      	uxth	r2, r3
 8011894:	4b23      	ldr	r3, [pc, #140]	; (8011924 <ip4_output_if_src+0x154>)
 8011896:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8011898:	68bb      	ldr	r3, [r7, #8]
 801189a:	2b00      	cmp	r3, #0
 801189c:	d104      	bne.n	80118a8 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801189e:	4b22      	ldr	r3, [pc, #136]	; (8011928 <ip4_output_if_src+0x158>)
 80118a0:	681a      	ldr	r2, [r3, #0]
 80118a2:	69fb      	ldr	r3, [r7, #28]
 80118a4:	60da      	str	r2, [r3, #12]
 80118a6:	e003      	b.n	80118b0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80118a8:	68bb      	ldr	r3, [r7, #8]
 80118aa:	681a      	ldr	r2, [r3, #0]
 80118ac:	69fb      	ldr	r3, [r7, #28]
 80118ae:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80118b0:	69fb      	ldr	r3, [r7, #28]
 80118b2:	2200      	movs	r2, #0
 80118b4:	729a      	strb	r2, [r3, #10]
 80118b6:	2200      	movs	r2, #0
 80118b8:	72da      	strb	r2, [r3, #11]
 80118ba:	e00f      	b.n	80118dc <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 80118bc:	68fb      	ldr	r3, [r7, #12]
 80118be:	895b      	ldrh	r3, [r3, #10]
 80118c0:	2b13      	cmp	r3, #19
 80118c2:	d802      	bhi.n	80118ca <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80118c4:	f06f 0301 	mvn.w	r3, #1
 80118c8:	e020      	b.n	801190c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	685b      	ldr	r3, [r3, #4]
 80118ce:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 80118d0:	69fb      	ldr	r3, [r7, #28]
 80118d2:	691b      	ldr	r3, [r3, #16]
 80118d4:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 80118d6:	f107 0314 	add.w	r3, r7, #20
 80118da:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 80118dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118de:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d00c      	beq.n	80118fe <ip4_output_if_src+0x12e>
 80118e4:	68fb      	ldr	r3, [r7, #12]
 80118e6:	891a      	ldrh	r2, [r3, #8]
 80118e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118ea:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80118ec:	429a      	cmp	r2, r3
 80118ee:	d906      	bls.n	80118fe <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 80118f0:	687a      	ldr	r2, [r7, #4]
 80118f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80118f4:	68f8      	ldr	r0, [r7, #12]
 80118f6:	f000 fe7d 	bl	80125f4 <ip4_frag>
 80118fa:	4603      	mov	r3, r0
 80118fc:	e006      	b.n	801190c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 80118fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011900:	695b      	ldr	r3, [r3, #20]
 8011902:	687a      	ldr	r2, [r7, #4]
 8011904:	68f9      	ldr	r1, [r7, #12]
 8011906:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011908:	4798      	blx	r3
 801190a:	4603      	mov	r3, r0
}
 801190c:	4618      	mov	r0, r3
 801190e:	3720      	adds	r7, #32
 8011910:	46bd      	mov	sp, r7
 8011912:	bd80      	pop	{r7, pc}
 8011914:	0802411c 	.word	0x0802411c
 8011918:	08024170 	.word	0x08024170
 801191c:	0802417c 	.word	0x0802417c
 8011920:	080241a4 	.word	0x080241a4
 8011924:	240406ca 	.word	0x240406ca
 8011928:	08027134 	.word	0x08027134

0801192c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801192c:	b480      	push	{r7}
 801192e:	b085      	sub	sp, #20
 8011930:	af00      	add	r7, sp, #0
 8011932:	6078      	str	r0, [r7, #4]
 8011934:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011940:	d002      	beq.n	8011948 <ip4_addr_isbroadcast_u32+0x1c>
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	2b00      	cmp	r3, #0
 8011946:	d101      	bne.n	801194c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8011948:	2301      	movs	r3, #1
 801194a:	e02a      	b.n	80119a2 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801194c:	683b      	ldr	r3, [r7, #0]
 801194e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011952:	f003 0302 	and.w	r3, r3, #2
 8011956:	2b00      	cmp	r3, #0
 8011958:	d101      	bne.n	801195e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801195a:	2300      	movs	r3, #0
 801195c:	e021      	b.n	80119a2 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801195e:	683b      	ldr	r3, [r7, #0]
 8011960:	3304      	adds	r3, #4
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	687a      	ldr	r2, [r7, #4]
 8011966:	429a      	cmp	r2, r3
 8011968:	d101      	bne.n	801196e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801196a:	2300      	movs	r3, #0
 801196c:	e019      	b.n	80119a2 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801196e:	68fa      	ldr	r2, [r7, #12]
 8011970:	683b      	ldr	r3, [r7, #0]
 8011972:	3304      	adds	r3, #4
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	405a      	eors	r2, r3
 8011978:	683b      	ldr	r3, [r7, #0]
 801197a:	3308      	adds	r3, #8
 801197c:	681b      	ldr	r3, [r3, #0]
 801197e:	4013      	ands	r3, r2
 8011980:	2b00      	cmp	r3, #0
 8011982:	d10d      	bne.n	80119a0 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8011984:	683b      	ldr	r3, [r7, #0]
 8011986:	3308      	adds	r3, #8
 8011988:	681b      	ldr	r3, [r3, #0]
 801198a:	43da      	mvns	r2, r3
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8011990:	683b      	ldr	r3, [r7, #0]
 8011992:	3308      	adds	r3, #8
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8011998:	429a      	cmp	r2, r3
 801199a:	d101      	bne.n	80119a0 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801199c:	2301      	movs	r3, #1
 801199e:	e000      	b.n	80119a2 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 80119a0:	2300      	movs	r3, #0
  }
}
 80119a2:	4618      	mov	r0, r3
 80119a4:	3714      	adds	r7, #20
 80119a6:	46bd      	mov	sp, r7
 80119a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ac:	4770      	bx	lr
	...

080119b0 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 80119b0:	b5b0      	push	{r4, r5, r7, lr}
 80119b2:	b08a      	sub	sp, #40	; 0x28
 80119b4:	af00      	add	r7, sp, #0
 80119b6:	6078      	str	r0, [r7, #4]
 80119b8:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 80119ba:	f107 030c 	add.w	r3, r7, #12
 80119be:	61fb      	str	r3, [r7, #28]

  c = *cp;
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	781b      	ldrb	r3, [r3, #0]
 80119c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 80119c8:	f00e ff26 	bl	8020818 <__locale_ctype_ptr>
 80119cc:	4602      	mov	r2, r0
 80119ce:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80119d2:	3301      	adds	r3, #1
 80119d4:	4413      	add	r3, r2
 80119d6:	781b      	ldrb	r3, [r3, #0]
 80119d8:	f003 0304 	and.w	r3, r3, #4
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d101      	bne.n	80119e4 <ip4addr_aton+0x34>
      return 0;
 80119e0:	2300      	movs	r3, #0
 80119e2:	e10d      	b.n	8011c00 <ip4addr_aton+0x250>
    }
    val = 0;
 80119e4:	2300      	movs	r3, #0
 80119e6:	627b      	str	r3, [r7, #36]	; 0x24
    base = 10;
 80119e8:	230a      	movs	r3, #10
 80119ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (c == '0') {
 80119ee:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80119f2:	2b30      	cmp	r3, #48	; 0x30
 80119f4:	d11c      	bne.n	8011a30 <ip4addr_aton+0x80>
      c = *++cp;
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	3301      	adds	r3, #1
 80119fa:	607b      	str	r3, [r7, #4]
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	781b      	ldrb	r3, [r3, #0]
 8011a00:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if (c == 'x' || c == 'X') {
 8011a04:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8011a08:	2b78      	cmp	r3, #120	; 0x78
 8011a0a:	d003      	beq.n	8011a14 <ip4addr_aton+0x64>
 8011a0c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8011a10:	2b58      	cmp	r3, #88	; 0x58
 8011a12:	d10a      	bne.n	8011a2a <ip4addr_aton+0x7a>
        base = 16;
 8011a14:	2310      	movs	r3, #16
 8011a16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        c = *++cp;
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	3301      	adds	r3, #1
 8011a1e:	607b      	str	r3, [r7, #4]
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	781b      	ldrb	r3, [r3, #0]
 8011a24:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8011a28:	e002      	b.n	8011a30 <ip4addr_aton+0x80>
      } else {
        base = 8;
 8011a2a:	2308      	movs	r3, #8
 8011a2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 8011a30:	f00e fef2 	bl	8020818 <__locale_ctype_ptr>
 8011a34:	4602      	mov	r2, r0
 8011a36:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8011a3a:	3301      	adds	r3, #1
 8011a3c:	4413      	add	r3, r2
 8011a3e:	781b      	ldrb	r3, [r3, #0]
 8011a40:	f003 0304 	and.w	r3, r3, #4
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	d011      	beq.n	8011a6c <ip4addr_aton+0xbc>
        val = (val * base) + (u32_t)(c - '0');
 8011a48:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011a4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011a4e:	fb02 f203 	mul.w	r2, r2, r3
 8011a52:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8011a56:	4413      	add	r3, r2
 8011a58:	3b30      	subs	r3, #48	; 0x30
 8011a5a:	627b      	str	r3, [r7, #36]	; 0x24
        c = *++cp;
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	3301      	adds	r3, #1
 8011a60:	607b      	str	r3, [r7, #4]
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	781b      	ldrb	r3, [r3, #0]
 8011a66:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8011a6a:	e7e1      	b.n	8011a30 <ip4addr_aton+0x80>
      } else if (base == 16 && lwip_isxdigit(c)) {
 8011a6c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011a70:	2b10      	cmp	r3, #16
 8011a72:	d12b      	bne.n	8011acc <ip4addr_aton+0x11c>
 8011a74:	f00e fed0 	bl	8020818 <__locale_ctype_ptr>
 8011a78:	4602      	mov	r2, r0
 8011a7a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8011a7e:	3301      	adds	r3, #1
 8011a80:	4413      	add	r3, r2
 8011a82:	781b      	ldrb	r3, [r3, #0]
 8011a84:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d01f      	beq.n	8011acc <ip4addr_aton+0x11c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8011a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a8e:	011c      	lsls	r4, r3, #4
 8011a90:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8011a94:	f103 050a 	add.w	r5, r3, #10
 8011a98:	f00e febe 	bl	8020818 <__locale_ctype_ptr>
 8011a9c:	4602      	mov	r2, r0
 8011a9e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8011aa2:	3301      	adds	r3, #1
 8011aa4:	4413      	add	r3, r2
 8011aa6:	781b      	ldrb	r3, [r3, #0]
 8011aa8:	f003 0303 	and.w	r3, r3, #3
 8011aac:	2b02      	cmp	r3, #2
 8011aae:	d101      	bne.n	8011ab4 <ip4addr_aton+0x104>
 8011ab0:	2361      	movs	r3, #97	; 0x61
 8011ab2:	e000      	b.n	8011ab6 <ip4addr_aton+0x106>
 8011ab4:	2341      	movs	r3, #65	; 0x41
 8011ab6:	1aeb      	subs	r3, r5, r3
 8011ab8:	4323      	orrs	r3, r4
 8011aba:	627b      	str	r3, [r7, #36]	; 0x24
        c = *++cp;
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	3301      	adds	r3, #1
 8011ac0:	607b      	str	r3, [r7, #4]
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	781b      	ldrb	r3, [r3, #0]
 8011ac6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if (lwip_isdigit(c)) {
 8011aca:	e7b1      	b.n	8011a30 <ip4addr_aton+0x80>
      } else {
        break;
      }
    }
    if (c == '.') {
 8011acc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8011ad0:	2b2e      	cmp	r3, #46	; 0x2e
 8011ad2:	d114      	bne.n	8011afe <ip4addr_aton+0x14e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 8011ad4:	f107 030c 	add.w	r3, r7, #12
 8011ad8:	330c      	adds	r3, #12
 8011ada:	69fa      	ldr	r2, [r7, #28]
 8011adc:	429a      	cmp	r2, r3
 8011ade:	d301      	bcc.n	8011ae4 <ip4addr_aton+0x134>
        return 0;
 8011ae0:	2300      	movs	r3, #0
 8011ae2:	e08d      	b.n	8011c00 <ip4addr_aton+0x250>
      }
      *pp++ = val;
 8011ae4:	69fb      	ldr	r3, [r7, #28]
 8011ae6:	1d1a      	adds	r2, r3, #4
 8011ae8:	61fa      	str	r2, [r7, #28]
 8011aea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011aec:	601a      	str	r2, [r3, #0]
      c = *++cp;
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	3301      	adds	r3, #1
 8011af2:	607b      	str	r3, [r7, #4]
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	781b      	ldrb	r3, [r3, #0]
 8011af8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    if (!lwip_isdigit(c)) {
 8011afc:	e764      	b.n	80119c8 <ip4addr_aton+0x18>
    } else {
      break;
 8011afe:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 8011b00:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8011b04:	2b00      	cmp	r3, #0
 8011b06:	d00d      	beq.n	8011b24 <ip4addr_aton+0x174>
 8011b08:	f00e fe86 	bl	8020818 <__locale_ctype_ptr>
 8011b0c:	4602      	mov	r2, r0
 8011b0e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8011b12:	3301      	adds	r3, #1
 8011b14:	4413      	add	r3, r2
 8011b16:	781b      	ldrb	r3, [r3, #0]
 8011b18:	f003 0308 	and.w	r3, r3, #8
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	d101      	bne.n	8011b24 <ip4addr_aton+0x174>
    return 0;
 8011b20:	2300      	movs	r3, #0
 8011b22:	e06d      	b.n	8011c00 <ip4addr_aton+0x250>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 8011b24:	69fa      	ldr	r2, [r7, #28]
 8011b26:	f107 030c 	add.w	r3, r7, #12
 8011b2a:	1ad3      	subs	r3, r2, r3
 8011b2c:	109b      	asrs	r3, r3, #2
 8011b2e:	3301      	adds	r3, #1
 8011b30:	2b04      	cmp	r3, #4
 8011b32:	d853      	bhi.n	8011bdc <ip4addr_aton+0x22c>
 8011b34:	a201      	add	r2, pc, #4	; (adr r2, 8011b3c <ip4addr_aton+0x18c>)
 8011b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b3a:	bf00      	nop
 8011b3c:	08011b51 	.word	0x08011b51
 8011b40:	08011beb 	.word	0x08011beb
 8011b44:	08011b55 	.word	0x08011b55
 8011b48:	08011b77 	.word	0x08011b77
 8011b4c:	08011ba5 	.word	0x08011ba5

    case 0:
      return 0;       /* initial nondigit */
 8011b50:	2300      	movs	r3, #0
 8011b52:	e055      	b.n	8011c00 <ip4addr_aton+0x250>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 8011b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b56:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8011b5a:	d301      	bcc.n	8011b60 <ip4addr_aton+0x1b0>
        return 0;
 8011b5c:	2300      	movs	r3, #0
 8011b5e:	e04f      	b.n	8011c00 <ip4addr_aton+0x250>
      }
      if (parts[0] > 0xff) {
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	2bff      	cmp	r3, #255	; 0xff
 8011b64:	d901      	bls.n	8011b6a <ip4addr_aton+0x1ba>
        return 0;
 8011b66:	2300      	movs	r3, #0
 8011b68:	e04a      	b.n	8011c00 <ip4addr_aton+0x250>
      }
      val |= parts[0] << 24;
 8011b6a:	68fb      	ldr	r3, [r7, #12]
 8011b6c:	061b      	lsls	r3, r3, #24
 8011b6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011b70:	4313      	orrs	r3, r2
 8011b72:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8011b74:	e03a      	b.n	8011bec <ip4addr_aton+0x23c>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 8011b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011b7c:	d301      	bcc.n	8011b82 <ip4addr_aton+0x1d2>
        return 0;
 8011b7e:	2300      	movs	r3, #0
 8011b80:	e03e      	b.n	8011c00 <ip4addr_aton+0x250>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 8011b82:	68fb      	ldr	r3, [r7, #12]
 8011b84:	2bff      	cmp	r3, #255	; 0xff
 8011b86:	d802      	bhi.n	8011b8e <ip4addr_aton+0x1de>
 8011b88:	693b      	ldr	r3, [r7, #16]
 8011b8a:	2bff      	cmp	r3, #255	; 0xff
 8011b8c:	d901      	bls.n	8011b92 <ip4addr_aton+0x1e2>
        return 0;
 8011b8e:	2300      	movs	r3, #0
 8011b90:	e036      	b.n	8011c00 <ip4addr_aton+0x250>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 8011b92:	68fb      	ldr	r3, [r7, #12]
 8011b94:	061a      	lsls	r2, r3, #24
 8011b96:	693b      	ldr	r3, [r7, #16]
 8011b98:	041b      	lsls	r3, r3, #16
 8011b9a:	4313      	orrs	r3, r2
 8011b9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011b9e:	4313      	orrs	r3, r2
 8011ba0:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8011ba2:	e023      	b.n	8011bec <ip4addr_aton+0x23c>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 8011ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ba6:	2bff      	cmp	r3, #255	; 0xff
 8011ba8:	d901      	bls.n	8011bae <ip4addr_aton+0x1fe>
        return 0;
 8011baa:	2300      	movs	r3, #0
 8011bac:	e028      	b.n	8011c00 <ip4addr_aton+0x250>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 8011bae:	68fb      	ldr	r3, [r7, #12]
 8011bb0:	2bff      	cmp	r3, #255	; 0xff
 8011bb2:	d805      	bhi.n	8011bc0 <ip4addr_aton+0x210>
 8011bb4:	693b      	ldr	r3, [r7, #16]
 8011bb6:	2bff      	cmp	r3, #255	; 0xff
 8011bb8:	d802      	bhi.n	8011bc0 <ip4addr_aton+0x210>
 8011bba:	697b      	ldr	r3, [r7, #20]
 8011bbc:	2bff      	cmp	r3, #255	; 0xff
 8011bbe:	d901      	bls.n	8011bc4 <ip4addr_aton+0x214>
        return 0;
 8011bc0:	2300      	movs	r3, #0
 8011bc2:	e01d      	b.n	8011c00 <ip4addr_aton+0x250>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	061a      	lsls	r2, r3, #24
 8011bc8:	693b      	ldr	r3, [r7, #16]
 8011bca:	041b      	lsls	r3, r3, #16
 8011bcc:	431a      	orrs	r2, r3
 8011bce:	697b      	ldr	r3, [r7, #20]
 8011bd0:	021b      	lsls	r3, r3, #8
 8011bd2:	4313      	orrs	r3, r2
 8011bd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011bd6:	4313      	orrs	r3, r2
 8011bd8:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8011bda:	e007      	b.n	8011bec <ip4addr_aton+0x23c>
    default:
      LWIP_ASSERT("unhandled", 0);
 8011bdc:	4b0a      	ldr	r3, [pc, #40]	; (8011c08 <ip4addr_aton+0x258>)
 8011bde:	22f9      	movs	r2, #249	; 0xf9
 8011be0:	490a      	ldr	r1, [pc, #40]	; (8011c0c <ip4addr_aton+0x25c>)
 8011be2:	480b      	ldr	r0, [pc, #44]	; (8011c10 <ip4addr_aton+0x260>)
 8011be4:	f00f faac 	bl	8021140 <iprintf>
      break;
 8011be8:	e000      	b.n	8011bec <ip4addr_aton+0x23c>
      break;
 8011bea:	bf00      	nop
  }
  if (addr) {
 8011bec:	683b      	ldr	r3, [r7, #0]
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d005      	beq.n	8011bfe <ip4addr_aton+0x24e>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 8011bf2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011bf4:	f7fe f925 	bl	800fe42 <lwip_htonl>
 8011bf8:	4602      	mov	r2, r0
 8011bfa:	683b      	ldr	r3, [r7, #0]
 8011bfc:	601a      	str	r2, [r3, #0]
  }
  return 1;
 8011bfe:	2301      	movs	r3, #1
}
 8011c00:	4618      	mov	r0, r3
 8011c02:	3728      	adds	r7, #40	; 0x28
 8011c04:	46bd      	mov	sp, r7
 8011c06:	bdb0      	pop	{r4, r5, r7, pc}
 8011c08:	080241d4 	.word	0x080241d4
 8011c0c:	0802422c 	.word	0x0802422c
 8011c10:	08024238 	.word	0x08024238

08011c14 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8011c14:	b580      	push	{r7, lr}
 8011c16:	b084      	sub	sp, #16
 8011c18:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8011c1a:	2300      	movs	r3, #0
 8011c1c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8011c1e:	4b12      	ldr	r3, [pc, #72]	; (8011c68 <ip_reass_tmr+0x54>)
 8011c20:	681b      	ldr	r3, [r3, #0]
 8011c22:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8011c24:	e018      	b.n	8011c58 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	7fdb      	ldrb	r3, [r3, #31]
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	d00b      	beq.n	8011c46 <ip_reass_tmr+0x32>
      r->timer--;
 8011c2e:	68fb      	ldr	r3, [r7, #12]
 8011c30:	7fdb      	ldrb	r3, [r3, #31]
 8011c32:	3b01      	subs	r3, #1
 8011c34:	b2da      	uxtb	r2, r3
 8011c36:	68fb      	ldr	r3, [r7, #12]
 8011c38:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8011c3a:	68fb      	ldr	r3, [r7, #12]
 8011c3c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8011c3e:	68fb      	ldr	r3, [r7, #12]
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	60fb      	str	r3, [r7, #12]
 8011c44:	e008      	b.n	8011c58 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8011c4a:	68fb      	ldr	r3, [r7, #12]
 8011c4c:	681b      	ldr	r3, [r3, #0]
 8011c4e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8011c50:	68b9      	ldr	r1, [r7, #8]
 8011c52:	6878      	ldr	r0, [r7, #4]
 8011c54:	f000 f80a 	bl	8011c6c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d1e3      	bne.n	8011c26 <ip_reass_tmr+0x12>
    }
  }
}
 8011c5e:	bf00      	nop
 8011c60:	3710      	adds	r7, #16
 8011c62:	46bd      	mov	sp, r7
 8011c64:	bd80      	pop	{r7, pc}
 8011c66:	bf00      	nop
 8011c68:	240406cc 	.word	0x240406cc

08011c6c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8011c6c:	b580      	push	{r7, lr}
 8011c6e:	b088      	sub	sp, #32
 8011c70:	af00      	add	r7, sp, #0
 8011c72:	6078      	str	r0, [r7, #4]
 8011c74:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8011c76:	2300      	movs	r3, #0
 8011c78:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8011c7a:	683a      	ldr	r2, [r7, #0]
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	429a      	cmp	r2, r3
 8011c80:	d105      	bne.n	8011c8e <ip_reass_free_complete_datagram+0x22>
 8011c82:	4b45      	ldr	r3, [pc, #276]	; (8011d98 <ip_reass_free_complete_datagram+0x12c>)
 8011c84:	22ab      	movs	r2, #171	; 0xab
 8011c86:	4945      	ldr	r1, [pc, #276]	; (8011d9c <ip_reass_free_complete_datagram+0x130>)
 8011c88:	4845      	ldr	r0, [pc, #276]	; (8011da0 <ip_reass_free_complete_datagram+0x134>)
 8011c8a:	f00f fa59 	bl	8021140 <iprintf>
  if (prev != NULL) {
 8011c8e:	683b      	ldr	r3, [r7, #0]
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	d00a      	beq.n	8011caa <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8011c94:	683b      	ldr	r3, [r7, #0]
 8011c96:	681b      	ldr	r3, [r3, #0]
 8011c98:	687a      	ldr	r2, [r7, #4]
 8011c9a:	429a      	cmp	r2, r3
 8011c9c:	d005      	beq.n	8011caa <ip_reass_free_complete_datagram+0x3e>
 8011c9e:	4b3e      	ldr	r3, [pc, #248]	; (8011d98 <ip_reass_free_complete_datagram+0x12c>)
 8011ca0:	22ad      	movs	r2, #173	; 0xad
 8011ca2:	4940      	ldr	r1, [pc, #256]	; (8011da4 <ip_reass_free_complete_datagram+0x138>)
 8011ca4:	483e      	ldr	r0, [pc, #248]	; (8011da0 <ip_reass_free_complete_datagram+0x134>)
 8011ca6:	f00f fa4b 	bl	8021140 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	685b      	ldr	r3, [r3, #4]
 8011cae:	685b      	ldr	r3, [r3, #4]
 8011cb0:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8011cb2:	697b      	ldr	r3, [r7, #20]
 8011cb4:	889b      	ldrh	r3, [r3, #4]
 8011cb6:	b29b      	uxth	r3, r3
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	d12a      	bne.n	8011d12 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	685b      	ldr	r3, [r3, #4]
 8011cc0:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8011cc2:	697b      	ldr	r3, [r7, #20]
 8011cc4:	681a      	ldr	r2, [r3, #0]
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8011cca:	69bb      	ldr	r3, [r7, #24]
 8011ccc:	6858      	ldr	r0, [r3, #4]
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	3308      	adds	r3, #8
 8011cd2:	2214      	movs	r2, #20
 8011cd4:	4619      	mov	r1, r3
 8011cd6:	f00e fdce 	bl	8020876 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8011cda:	2101      	movs	r1, #1
 8011cdc:	69b8      	ldr	r0, [r7, #24]
 8011cde:	f7ff fa39 	bl	8011154 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8011ce2:	69b8      	ldr	r0, [r7, #24]
 8011ce4:	f002 fad0 	bl	8014288 <pbuf_clen>
 8011ce8:	4603      	mov	r3, r0
 8011cea:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8011cec:	8bfa      	ldrh	r2, [r7, #30]
 8011cee:	8a7b      	ldrh	r3, [r7, #18]
 8011cf0:	4413      	add	r3, r2
 8011cf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011cf6:	db05      	blt.n	8011d04 <ip_reass_free_complete_datagram+0x98>
 8011cf8:	4b27      	ldr	r3, [pc, #156]	; (8011d98 <ip_reass_free_complete_datagram+0x12c>)
 8011cfa:	22bc      	movs	r2, #188	; 0xbc
 8011cfc:	492a      	ldr	r1, [pc, #168]	; (8011da8 <ip_reass_free_complete_datagram+0x13c>)
 8011cfe:	4828      	ldr	r0, [pc, #160]	; (8011da0 <ip_reass_free_complete_datagram+0x134>)
 8011d00:	f00f fa1e 	bl	8021140 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8011d04:	8bfa      	ldrh	r2, [r7, #30]
 8011d06:	8a7b      	ldrh	r3, [r7, #18]
 8011d08:	4413      	add	r3, r2
 8011d0a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8011d0c:	69b8      	ldr	r0, [r7, #24]
 8011d0e:	f002 fa2d 	bl	801416c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	685b      	ldr	r3, [r3, #4]
 8011d16:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8011d18:	e01f      	b.n	8011d5a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8011d1a:	69bb      	ldr	r3, [r7, #24]
 8011d1c:	685b      	ldr	r3, [r3, #4]
 8011d1e:	617b      	str	r3, [r7, #20]
    pcur = p;
 8011d20:	69bb      	ldr	r3, [r7, #24]
 8011d22:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8011d24:	697b      	ldr	r3, [r7, #20]
 8011d26:	681b      	ldr	r3, [r3, #0]
 8011d28:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8011d2a:	68f8      	ldr	r0, [r7, #12]
 8011d2c:	f002 faac 	bl	8014288 <pbuf_clen>
 8011d30:	4603      	mov	r3, r0
 8011d32:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8011d34:	8bfa      	ldrh	r2, [r7, #30]
 8011d36:	8a7b      	ldrh	r3, [r7, #18]
 8011d38:	4413      	add	r3, r2
 8011d3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011d3e:	db05      	blt.n	8011d4c <ip_reass_free_complete_datagram+0xe0>
 8011d40:	4b15      	ldr	r3, [pc, #84]	; (8011d98 <ip_reass_free_complete_datagram+0x12c>)
 8011d42:	22cc      	movs	r2, #204	; 0xcc
 8011d44:	4918      	ldr	r1, [pc, #96]	; (8011da8 <ip_reass_free_complete_datagram+0x13c>)
 8011d46:	4816      	ldr	r0, [pc, #88]	; (8011da0 <ip_reass_free_complete_datagram+0x134>)
 8011d48:	f00f f9fa 	bl	8021140 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8011d4c:	8bfa      	ldrh	r2, [r7, #30]
 8011d4e:	8a7b      	ldrh	r3, [r7, #18]
 8011d50:	4413      	add	r3, r2
 8011d52:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8011d54:	68f8      	ldr	r0, [r7, #12]
 8011d56:	f002 fa09 	bl	801416c <pbuf_free>
  while (p != NULL) {
 8011d5a:	69bb      	ldr	r3, [r7, #24]
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d1dc      	bne.n	8011d1a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8011d60:	6839      	ldr	r1, [r7, #0]
 8011d62:	6878      	ldr	r0, [r7, #4]
 8011d64:	f000 f8c2 	bl	8011eec <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8011d68:	4b10      	ldr	r3, [pc, #64]	; (8011dac <ip_reass_free_complete_datagram+0x140>)
 8011d6a:	881b      	ldrh	r3, [r3, #0]
 8011d6c:	8bfa      	ldrh	r2, [r7, #30]
 8011d6e:	429a      	cmp	r2, r3
 8011d70:	d905      	bls.n	8011d7e <ip_reass_free_complete_datagram+0x112>
 8011d72:	4b09      	ldr	r3, [pc, #36]	; (8011d98 <ip_reass_free_complete_datagram+0x12c>)
 8011d74:	22d2      	movs	r2, #210	; 0xd2
 8011d76:	490e      	ldr	r1, [pc, #56]	; (8011db0 <ip_reass_free_complete_datagram+0x144>)
 8011d78:	4809      	ldr	r0, [pc, #36]	; (8011da0 <ip_reass_free_complete_datagram+0x134>)
 8011d7a:	f00f f9e1 	bl	8021140 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8011d7e:	4b0b      	ldr	r3, [pc, #44]	; (8011dac <ip_reass_free_complete_datagram+0x140>)
 8011d80:	881a      	ldrh	r2, [r3, #0]
 8011d82:	8bfb      	ldrh	r3, [r7, #30]
 8011d84:	1ad3      	subs	r3, r2, r3
 8011d86:	b29a      	uxth	r2, r3
 8011d88:	4b08      	ldr	r3, [pc, #32]	; (8011dac <ip_reass_free_complete_datagram+0x140>)
 8011d8a:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8011d8c:	8bfb      	ldrh	r3, [r7, #30]
}
 8011d8e:	4618      	mov	r0, r3
 8011d90:	3720      	adds	r7, #32
 8011d92:	46bd      	mov	sp, r7
 8011d94:	bd80      	pop	{r7, pc}
 8011d96:	bf00      	nop
 8011d98:	08024260 	.word	0x08024260
 8011d9c:	080242b8 	.word	0x080242b8
 8011da0:	080242c4 	.word	0x080242c4
 8011da4:	080242ec 	.word	0x080242ec
 8011da8:	08024300 	.word	0x08024300
 8011dac:	240406d0 	.word	0x240406d0
 8011db0:	08024320 	.word	0x08024320

08011db4 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8011db4:	b580      	push	{r7, lr}
 8011db6:	b08a      	sub	sp, #40	; 0x28
 8011db8:	af00      	add	r7, sp, #0
 8011dba:	6078      	str	r0, [r7, #4]
 8011dbc:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8011dbe:	2300      	movs	r3, #0
 8011dc0:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8011dc2:	2300      	movs	r3, #0
 8011dc4:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8011dc6:	2300      	movs	r3, #0
 8011dc8:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8011dca:	2300      	movs	r3, #0
 8011dcc:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8011dce:	2300      	movs	r3, #0
 8011dd0:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8011dd2:	4b28      	ldr	r3, [pc, #160]	; (8011e74 <ip_reass_remove_oldest_datagram+0xc0>)
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8011dd8:	e030      	b.n	8011e3c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8011dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ddc:	695a      	ldr	r2, [r3, #20]
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	68db      	ldr	r3, [r3, #12]
 8011de2:	429a      	cmp	r2, r3
 8011de4:	d10c      	bne.n	8011e00 <ip_reass_remove_oldest_datagram+0x4c>
 8011de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011de8:	699a      	ldr	r2, [r3, #24]
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	691b      	ldr	r3, [r3, #16]
 8011dee:	429a      	cmp	r2, r3
 8011df0:	d106      	bne.n	8011e00 <ip_reass_remove_oldest_datagram+0x4c>
 8011df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011df4:	899a      	ldrh	r2, [r3, #12]
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	889b      	ldrh	r3, [r3, #4]
 8011dfa:	b29b      	uxth	r3, r3
 8011dfc:	429a      	cmp	r2, r3
 8011dfe:	d014      	beq.n	8011e2a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8011e00:	693b      	ldr	r3, [r7, #16]
 8011e02:	3301      	adds	r3, #1
 8011e04:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8011e06:	6a3b      	ldr	r3, [r7, #32]
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d104      	bne.n	8011e16 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8011e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e0e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8011e10:	69fb      	ldr	r3, [r7, #28]
 8011e12:	61bb      	str	r3, [r7, #24]
 8011e14:	e009      	b.n	8011e2a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8011e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e18:	7fda      	ldrb	r2, [r3, #31]
 8011e1a:	6a3b      	ldr	r3, [r7, #32]
 8011e1c:	7fdb      	ldrb	r3, [r3, #31]
 8011e1e:	429a      	cmp	r2, r3
 8011e20:	d803      	bhi.n	8011e2a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8011e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e24:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8011e26:	69fb      	ldr	r3, [r7, #28]
 8011e28:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8011e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e2c:	681b      	ldr	r3, [r3, #0]
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d001      	beq.n	8011e36 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8011e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e34:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8011e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8011e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	d1cb      	bne.n	8011dda <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8011e42:	6a3b      	ldr	r3, [r7, #32]
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d008      	beq.n	8011e5a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8011e48:	69b9      	ldr	r1, [r7, #24]
 8011e4a:	6a38      	ldr	r0, [r7, #32]
 8011e4c:	f7ff ff0e 	bl	8011c6c <ip_reass_free_complete_datagram>
 8011e50:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8011e52:	697a      	ldr	r2, [r7, #20]
 8011e54:	68fb      	ldr	r3, [r7, #12]
 8011e56:	4413      	add	r3, r2
 8011e58:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8011e5a:	697a      	ldr	r2, [r7, #20]
 8011e5c:	683b      	ldr	r3, [r7, #0]
 8011e5e:	429a      	cmp	r2, r3
 8011e60:	da02      	bge.n	8011e68 <ip_reass_remove_oldest_datagram+0xb4>
 8011e62:	693b      	ldr	r3, [r7, #16]
 8011e64:	2b01      	cmp	r3, #1
 8011e66:	dcac      	bgt.n	8011dc2 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8011e68:	697b      	ldr	r3, [r7, #20]
}
 8011e6a:	4618      	mov	r0, r3
 8011e6c:	3728      	adds	r7, #40	; 0x28
 8011e6e:	46bd      	mov	sp, r7
 8011e70:	bd80      	pop	{r7, pc}
 8011e72:	bf00      	nop
 8011e74:	240406cc 	.word	0x240406cc

08011e78 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8011e78:	b580      	push	{r7, lr}
 8011e7a:	b084      	sub	sp, #16
 8011e7c:	af00      	add	r7, sp, #0
 8011e7e:	6078      	str	r0, [r7, #4]
 8011e80:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8011e82:	2004      	movs	r0, #4
 8011e84:	f001 f998 	bl	80131b8 <memp_malloc>
 8011e88:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8011e8a:	68fb      	ldr	r3, [r7, #12]
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	d110      	bne.n	8011eb2 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8011e90:	6839      	ldr	r1, [r7, #0]
 8011e92:	6878      	ldr	r0, [r7, #4]
 8011e94:	f7ff ff8e 	bl	8011db4 <ip_reass_remove_oldest_datagram>
 8011e98:	4602      	mov	r2, r0
 8011e9a:	683b      	ldr	r3, [r7, #0]
 8011e9c:	4293      	cmp	r3, r2
 8011e9e:	dc03      	bgt.n	8011ea8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8011ea0:	2004      	movs	r0, #4
 8011ea2:	f001 f989 	bl	80131b8 <memp_malloc>
 8011ea6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8011ea8:	68fb      	ldr	r3, [r7, #12]
 8011eaa:	2b00      	cmp	r3, #0
 8011eac:	d101      	bne.n	8011eb2 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8011eae:	2300      	movs	r3, #0
 8011eb0:	e016      	b.n	8011ee0 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8011eb2:	2220      	movs	r2, #32
 8011eb4:	2100      	movs	r1, #0
 8011eb6:	68f8      	ldr	r0, [r7, #12]
 8011eb8:	f00e fd01 	bl	80208be <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8011ebc:	68fb      	ldr	r3, [r7, #12]
 8011ebe:	220f      	movs	r2, #15
 8011ec0:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8011ec2:	4b09      	ldr	r3, [pc, #36]	; (8011ee8 <ip_reass_enqueue_new_datagram+0x70>)
 8011ec4:	681a      	ldr	r2, [r3, #0]
 8011ec6:	68fb      	ldr	r3, [r7, #12]
 8011ec8:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8011eca:	4a07      	ldr	r2, [pc, #28]	; (8011ee8 <ip_reass_enqueue_new_datagram+0x70>)
 8011ecc:	68fb      	ldr	r3, [r7, #12]
 8011ece:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8011ed0:	68fb      	ldr	r3, [r7, #12]
 8011ed2:	3308      	adds	r3, #8
 8011ed4:	2214      	movs	r2, #20
 8011ed6:	6879      	ldr	r1, [r7, #4]
 8011ed8:	4618      	mov	r0, r3
 8011eda:	f00e fccc 	bl	8020876 <memcpy>
  return ipr;
 8011ede:	68fb      	ldr	r3, [r7, #12]
}
 8011ee0:	4618      	mov	r0, r3
 8011ee2:	3710      	adds	r7, #16
 8011ee4:	46bd      	mov	sp, r7
 8011ee6:	bd80      	pop	{r7, pc}
 8011ee8:	240406cc 	.word	0x240406cc

08011eec <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8011eec:	b580      	push	{r7, lr}
 8011eee:	b082      	sub	sp, #8
 8011ef0:	af00      	add	r7, sp, #0
 8011ef2:	6078      	str	r0, [r7, #4]
 8011ef4:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8011ef6:	4b10      	ldr	r3, [pc, #64]	; (8011f38 <ip_reass_dequeue_datagram+0x4c>)
 8011ef8:	681b      	ldr	r3, [r3, #0]
 8011efa:	687a      	ldr	r2, [r7, #4]
 8011efc:	429a      	cmp	r2, r3
 8011efe:	d104      	bne.n	8011f0a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	681b      	ldr	r3, [r3, #0]
 8011f04:	4a0c      	ldr	r2, [pc, #48]	; (8011f38 <ip_reass_dequeue_datagram+0x4c>)
 8011f06:	6013      	str	r3, [r2, #0]
 8011f08:	e00d      	b.n	8011f26 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8011f0a:	683b      	ldr	r3, [r7, #0]
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d106      	bne.n	8011f1e <ip_reass_dequeue_datagram+0x32>
 8011f10:	4b0a      	ldr	r3, [pc, #40]	; (8011f3c <ip_reass_dequeue_datagram+0x50>)
 8011f12:	f240 1245 	movw	r2, #325	; 0x145
 8011f16:	490a      	ldr	r1, [pc, #40]	; (8011f40 <ip_reass_dequeue_datagram+0x54>)
 8011f18:	480a      	ldr	r0, [pc, #40]	; (8011f44 <ip_reass_dequeue_datagram+0x58>)
 8011f1a:	f00f f911 	bl	8021140 <iprintf>
    prev->next = ipr->next;
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	681a      	ldr	r2, [r3, #0]
 8011f22:	683b      	ldr	r3, [r7, #0]
 8011f24:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8011f26:	6879      	ldr	r1, [r7, #4]
 8011f28:	2004      	movs	r0, #4
 8011f2a:	f001 f9bb 	bl	80132a4 <memp_free>
}
 8011f2e:	bf00      	nop
 8011f30:	3708      	adds	r7, #8
 8011f32:	46bd      	mov	sp, r7
 8011f34:	bd80      	pop	{r7, pc}
 8011f36:	bf00      	nop
 8011f38:	240406cc 	.word	0x240406cc
 8011f3c:	08024260 	.word	0x08024260
 8011f40:	08024344 	.word	0x08024344
 8011f44:	080242c4 	.word	0x080242c4

08011f48 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8011f48:	b580      	push	{r7, lr}
 8011f4a:	b08c      	sub	sp, #48	; 0x30
 8011f4c:	af00      	add	r7, sp, #0
 8011f4e:	60f8      	str	r0, [r7, #12]
 8011f50:	60b9      	str	r1, [r7, #8]
 8011f52:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8011f54:	2300      	movs	r3, #0
 8011f56:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8011f58:	2301      	movs	r3, #1
 8011f5a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8011f5c:	68bb      	ldr	r3, [r7, #8]
 8011f5e:	685b      	ldr	r3, [r3, #4]
 8011f60:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8011f62:	69fb      	ldr	r3, [r7, #28]
 8011f64:	885b      	ldrh	r3, [r3, #2]
 8011f66:	b29b      	uxth	r3, r3
 8011f68:	4618      	mov	r0, r3
 8011f6a:	f7fd ff55 	bl	800fe18 <lwip_htons>
 8011f6e:	4603      	mov	r3, r0
 8011f70:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8011f72:	69fb      	ldr	r3, [r7, #28]
 8011f74:	781b      	ldrb	r3, [r3, #0]
 8011f76:	f003 030f 	and.w	r3, r3, #15
 8011f7a:	b2db      	uxtb	r3, r3
 8011f7c:	009b      	lsls	r3, r3, #2
 8011f7e:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8011f80:	7e7b      	ldrb	r3, [r7, #25]
 8011f82:	b29b      	uxth	r3, r3
 8011f84:	8b7a      	ldrh	r2, [r7, #26]
 8011f86:	429a      	cmp	r2, r3
 8011f88:	d202      	bcs.n	8011f90 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8011f8e:	e135      	b.n	80121fc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8011f90:	7e7b      	ldrb	r3, [r7, #25]
 8011f92:	b29b      	uxth	r3, r3
 8011f94:	8b7a      	ldrh	r2, [r7, #26]
 8011f96:	1ad3      	subs	r3, r2, r3
 8011f98:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8011f9a:	69fb      	ldr	r3, [r7, #28]
 8011f9c:	88db      	ldrh	r3, [r3, #6]
 8011f9e:	b29b      	uxth	r3, r3
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	f7fd ff39 	bl	800fe18 <lwip_htons>
 8011fa6:	4603      	mov	r3, r0
 8011fa8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011fac:	b29b      	uxth	r3, r3
 8011fae:	00db      	lsls	r3, r3, #3
 8011fb0:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8011fb2:	68bb      	ldr	r3, [r7, #8]
 8011fb4:	685b      	ldr	r3, [r3, #4]
 8011fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8011fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fba:	2200      	movs	r2, #0
 8011fbc:	701a      	strb	r2, [r3, #0]
 8011fbe:	2200      	movs	r2, #0
 8011fc0:	705a      	strb	r2, [r3, #1]
 8011fc2:	2200      	movs	r2, #0
 8011fc4:	709a      	strb	r2, [r3, #2]
 8011fc6:	2200      	movs	r2, #0
 8011fc8:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8011fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fcc:	8afa      	ldrh	r2, [r7, #22]
 8011fce:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8011fd0:	8afa      	ldrh	r2, [r7, #22]
 8011fd2:	8b7b      	ldrh	r3, [r7, #26]
 8011fd4:	4413      	add	r3, r2
 8011fd6:	b29a      	uxth	r2, r3
 8011fd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fda:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8011fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fde:	88db      	ldrh	r3, [r3, #6]
 8011fe0:	b29b      	uxth	r3, r3
 8011fe2:	8afa      	ldrh	r2, [r7, #22]
 8011fe4:	429a      	cmp	r2, r3
 8011fe6:	d902      	bls.n	8011fee <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8011fec:	e106      	b.n	80121fc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8011fee:	68fb      	ldr	r3, [r7, #12]
 8011ff0:	685b      	ldr	r3, [r3, #4]
 8011ff2:	627b      	str	r3, [r7, #36]	; 0x24
 8011ff4:	e068      	b.n	80120c8 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8011ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ff8:	685b      	ldr	r3, [r3, #4]
 8011ffa:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8011ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ffe:	889b      	ldrh	r3, [r3, #4]
 8012000:	b29a      	uxth	r2, r3
 8012002:	693b      	ldr	r3, [r7, #16]
 8012004:	889b      	ldrh	r3, [r3, #4]
 8012006:	b29b      	uxth	r3, r3
 8012008:	429a      	cmp	r2, r3
 801200a:	d235      	bcs.n	8012078 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801200c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801200e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012010:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8012012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012014:	2b00      	cmp	r3, #0
 8012016:	d020      	beq.n	801205a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8012018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801201a:	889b      	ldrh	r3, [r3, #4]
 801201c:	b29a      	uxth	r2, r3
 801201e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012020:	88db      	ldrh	r3, [r3, #6]
 8012022:	b29b      	uxth	r3, r3
 8012024:	429a      	cmp	r2, r3
 8012026:	d307      	bcc.n	8012038 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8012028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801202a:	88db      	ldrh	r3, [r3, #6]
 801202c:	b29a      	uxth	r2, r3
 801202e:	693b      	ldr	r3, [r7, #16]
 8012030:	889b      	ldrh	r3, [r3, #4]
 8012032:	b29b      	uxth	r3, r3
 8012034:	429a      	cmp	r2, r3
 8012036:	d902      	bls.n	801203e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8012038:	f04f 33ff 	mov.w	r3, #4294967295
 801203c:	e0de      	b.n	80121fc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801203e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012040:	68ba      	ldr	r2, [r7, #8]
 8012042:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8012044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012046:	88db      	ldrh	r3, [r3, #6]
 8012048:	b29a      	uxth	r2, r3
 801204a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801204c:	889b      	ldrh	r3, [r3, #4]
 801204e:	b29b      	uxth	r3, r3
 8012050:	429a      	cmp	r2, r3
 8012052:	d03d      	beq.n	80120d0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8012054:	2300      	movs	r3, #0
 8012056:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8012058:	e03a      	b.n	80120d0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801205a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801205c:	88db      	ldrh	r3, [r3, #6]
 801205e:	b29a      	uxth	r2, r3
 8012060:	693b      	ldr	r3, [r7, #16]
 8012062:	889b      	ldrh	r3, [r3, #4]
 8012064:	b29b      	uxth	r3, r3
 8012066:	429a      	cmp	r2, r3
 8012068:	d902      	bls.n	8012070 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801206a:	f04f 33ff 	mov.w	r3, #4294967295
 801206e:	e0c5      	b.n	80121fc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8012070:	68fb      	ldr	r3, [r7, #12]
 8012072:	68ba      	ldr	r2, [r7, #8]
 8012074:	605a      	str	r2, [r3, #4]
      break;
 8012076:	e02b      	b.n	80120d0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8012078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801207a:	889b      	ldrh	r3, [r3, #4]
 801207c:	b29a      	uxth	r2, r3
 801207e:	693b      	ldr	r3, [r7, #16]
 8012080:	889b      	ldrh	r3, [r3, #4]
 8012082:	b29b      	uxth	r3, r3
 8012084:	429a      	cmp	r2, r3
 8012086:	d102      	bne.n	801208e <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8012088:	f04f 33ff 	mov.w	r3, #4294967295
 801208c:	e0b6      	b.n	80121fc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801208e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012090:	889b      	ldrh	r3, [r3, #4]
 8012092:	b29a      	uxth	r2, r3
 8012094:	693b      	ldr	r3, [r7, #16]
 8012096:	88db      	ldrh	r3, [r3, #6]
 8012098:	b29b      	uxth	r3, r3
 801209a:	429a      	cmp	r2, r3
 801209c:	d202      	bcs.n	80120a4 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801209e:	f04f 33ff 	mov.w	r3, #4294967295
 80120a2:	e0ab      	b.n	80121fc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80120a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	d009      	beq.n	80120be <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 80120aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120ac:	88db      	ldrh	r3, [r3, #6]
 80120ae:	b29a      	uxth	r2, r3
 80120b0:	693b      	ldr	r3, [r7, #16]
 80120b2:	889b      	ldrh	r3, [r3, #4]
 80120b4:	b29b      	uxth	r3, r3
 80120b6:	429a      	cmp	r2, r3
 80120b8:	d001      	beq.n	80120be <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80120ba:	2300      	movs	r3, #0
 80120bc:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 80120be:	693b      	ldr	r3, [r7, #16]
 80120c0:	681b      	ldr	r3, [r3, #0]
 80120c2:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 80120c4:	693b      	ldr	r3, [r7, #16]
 80120c6:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 80120c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120ca:	2b00      	cmp	r3, #0
 80120cc:	d193      	bne.n	8011ff6 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 80120ce:	e000      	b.n	80120d2 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 80120d0:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 80120d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120d4:	2b00      	cmp	r3, #0
 80120d6:	d12d      	bne.n	8012134 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 80120d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d01c      	beq.n	8012118 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 80120de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120e0:	88db      	ldrh	r3, [r3, #6]
 80120e2:	b29a      	uxth	r2, r3
 80120e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120e6:	889b      	ldrh	r3, [r3, #4]
 80120e8:	b29b      	uxth	r3, r3
 80120ea:	429a      	cmp	r2, r3
 80120ec:	d906      	bls.n	80120fc <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 80120ee:	4b45      	ldr	r3, [pc, #276]	; (8012204 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80120f0:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 80120f4:	4944      	ldr	r1, [pc, #272]	; (8012208 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80120f6:	4845      	ldr	r0, [pc, #276]	; (801220c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80120f8:	f00f f822 	bl	8021140 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 80120fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120fe:	68ba      	ldr	r2, [r7, #8]
 8012100:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8012102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012104:	88db      	ldrh	r3, [r3, #6]
 8012106:	b29a      	uxth	r2, r3
 8012108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801210a:	889b      	ldrh	r3, [r3, #4]
 801210c:	b29b      	uxth	r3, r3
 801210e:	429a      	cmp	r2, r3
 8012110:	d010      	beq.n	8012134 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8012112:	2300      	movs	r3, #0
 8012114:	623b      	str	r3, [r7, #32]
 8012116:	e00d      	b.n	8012134 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8012118:	68fb      	ldr	r3, [r7, #12]
 801211a:	685b      	ldr	r3, [r3, #4]
 801211c:	2b00      	cmp	r3, #0
 801211e:	d006      	beq.n	801212e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8012120:	4b38      	ldr	r3, [pc, #224]	; (8012204 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8012122:	f240 12bf 	movw	r2, #447	; 0x1bf
 8012126:	493a      	ldr	r1, [pc, #232]	; (8012210 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8012128:	4838      	ldr	r0, [pc, #224]	; (801220c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801212a:	f00f f809 	bl	8021140 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801212e:	68fb      	ldr	r3, [r7, #12]
 8012130:	68ba      	ldr	r2, [r7, #8]
 8012132:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	2b00      	cmp	r3, #0
 8012138:	d105      	bne.n	8012146 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801213a:	68fb      	ldr	r3, [r7, #12]
 801213c:	7f9b      	ldrb	r3, [r3, #30]
 801213e:	f003 0301 	and.w	r3, r3, #1
 8012142:	2b00      	cmp	r3, #0
 8012144:	d059      	beq.n	80121fa <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8012146:	6a3b      	ldr	r3, [r7, #32]
 8012148:	2b00      	cmp	r3, #0
 801214a:	d04f      	beq.n	80121ec <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801214c:	68fb      	ldr	r3, [r7, #12]
 801214e:	685b      	ldr	r3, [r3, #4]
 8012150:	2b00      	cmp	r3, #0
 8012152:	d006      	beq.n	8012162 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8012154:	68fb      	ldr	r3, [r7, #12]
 8012156:	685b      	ldr	r3, [r3, #4]
 8012158:	685b      	ldr	r3, [r3, #4]
 801215a:	889b      	ldrh	r3, [r3, #4]
 801215c:	b29b      	uxth	r3, r3
 801215e:	2b00      	cmp	r3, #0
 8012160:	d002      	beq.n	8012168 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8012162:	2300      	movs	r3, #0
 8012164:	623b      	str	r3, [r7, #32]
 8012166:	e041      	b.n	80121ec <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8012168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801216a:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801216c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801216e:	681b      	ldr	r3, [r3, #0]
 8012170:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8012172:	e012      	b.n	801219a <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8012174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012176:	685b      	ldr	r3, [r3, #4]
 8012178:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801217a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801217c:	88db      	ldrh	r3, [r3, #6]
 801217e:	b29a      	uxth	r2, r3
 8012180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012182:	889b      	ldrh	r3, [r3, #4]
 8012184:	b29b      	uxth	r3, r3
 8012186:	429a      	cmp	r2, r3
 8012188:	d002      	beq.n	8012190 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801218a:	2300      	movs	r3, #0
 801218c:	623b      	str	r3, [r7, #32]
            break;
 801218e:	e007      	b.n	80121a0 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8012190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012192:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8012194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801219a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801219c:	2b00      	cmp	r3, #0
 801219e:	d1e9      	bne.n	8012174 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80121a0:	6a3b      	ldr	r3, [r7, #32]
 80121a2:	2b00      	cmp	r3, #0
 80121a4:	d022      	beq.n	80121ec <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80121a6:	68fb      	ldr	r3, [r7, #12]
 80121a8:	685b      	ldr	r3, [r3, #4]
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d106      	bne.n	80121bc <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 80121ae:	4b15      	ldr	r3, [pc, #84]	; (8012204 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80121b0:	f240 12df 	movw	r2, #479	; 0x1df
 80121b4:	4917      	ldr	r1, [pc, #92]	; (8012214 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80121b6:	4815      	ldr	r0, [pc, #84]	; (801220c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80121b8:	f00e ffc2 	bl	8021140 <iprintf>
          LWIP_ASSERT("sanity check",
 80121bc:	68fb      	ldr	r3, [r7, #12]
 80121be:	685b      	ldr	r3, [r3, #4]
 80121c0:	685b      	ldr	r3, [r3, #4]
 80121c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80121c4:	429a      	cmp	r2, r3
 80121c6:	d106      	bne.n	80121d6 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80121c8:	4b0e      	ldr	r3, [pc, #56]	; (8012204 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80121ca:	f240 12e1 	movw	r2, #481	; 0x1e1
 80121ce:	4911      	ldr	r1, [pc, #68]	; (8012214 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80121d0:	480e      	ldr	r0, [pc, #56]	; (801220c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80121d2:	f00e ffb5 	bl	8021140 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80121d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121d8:	681b      	ldr	r3, [r3, #0]
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d006      	beq.n	80121ec <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 80121de:	4b09      	ldr	r3, [pc, #36]	; (8012204 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80121e0:	f240 12e3 	movw	r2, #483	; 0x1e3
 80121e4:	490c      	ldr	r1, [pc, #48]	; (8012218 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80121e6:	4809      	ldr	r0, [pc, #36]	; (801220c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80121e8:	f00e ffaa 	bl	8021140 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 80121ec:	6a3b      	ldr	r3, [r7, #32]
 80121ee:	2b00      	cmp	r3, #0
 80121f0:	bf14      	ite	ne
 80121f2:	2301      	movne	r3, #1
 80121f4:	2300      	moveq	r3, #0
 80121f6:	b2db      	uxtb	r3, r3
 80121f8:	e000      	b.n	80121fc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 80121fa:	2300      	movs	r3, #0
}
 80121fc:	4618      	mov	r0, r3
 80121fe:	3730      	adds	r7, #48	; 0x30
 8012200:	46bd      	mov	sp, r7
 8012202:	bd80      	pop	{r7, pc}
 8012204:	08024260 	.word	0x08024260
 8012208:	08024360 	.word	0x08024360
 801220c:	080242c4 	.word	0x080242c4
 8012210:	08024380 	.word	0x08024380
 8012214:	080243b8 	.word	0x080243b8
 8012218:	080243c8 	.word	0x080243c8

0801221c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801221c:	b580      	push	{r7, lr}
 801221e:	b08e      	sub	sp, #56	; 0x38
 8012220:	af00      	add	r7, sp, #0
 8012222:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	685b      	ldr	r3, [r3, #4]
 8012228:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801222a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801222c:	781b      	ldrb	r3, [r3, #0]
 801222e:	f003 030f 	and.w	r3, r3, #15
 8012232:	b2db      	uxtb	r3, r3
 8012234:	009b      	lsls	r3, r3, #2
 8012236:	b2db      	uxtb	r3, r3
 8012238:	2b14      	cmp	r3, #20
 801223a:	f040 8167 	bne.w	801250c <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801223e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012240:	88db      	ldrh	r3, [r3, #6]
 8012242:	b29b      	uxth	r3, r3
 8012244:	4618      	mov	r0, r3
 8012246:	f7fd fde7 	bl	800fe18 <lwip_htons>
 801224a:	4603      	mov	r3, r0
 801224c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012250:	b29b      	uxth	r3, r3
 8012252:	00db      	lsls	r3, r3, #3
 8012254:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8012256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012258:	885b      	ldrh	r3, [r3, #2]
 801225a:	b29b      	uxth	r3, r3
 801225c:	4618      	mov	r0, r3
 801225e:	f7fd fddb 	bl	800fe18 <lwip_htons>
 8012262:	4603      	mov	r3, r0
 8012264:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8012266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012268:	781b      	ldrb	r3, [r3, #0]
 801226a:	f003 030f 	and.w	r3, r3, #15
 801226e:	b2db      	uxtb	r3, r3
 8012270:	009b      	lsls	r3, r3, #2
 8012272:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8012276:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801227a:	b29b      	uxth	r3, r3
 801227c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801227e:	429a      	cmp	r2, r3
 8012280:	f0c0 8146 	bcc.w	8012510 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8012284:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012288:	b29b      	uxth	r3, r3
 801228a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801228c:	1ad3      	subs	r3, r2, r3
 801228e:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8012290:	6878      	ldr	r0, [r7, #4]
 8012292:	f001 fff9 	bl	8014288 <pbuf_clen>
 8012296:	4603      	mov	r3, r0
 8012298:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801229a:	4ba3      	ldr	r3, [pc, #652]	; (8012528 <ip4_reass+0x30c>)
 801229c:	881b      	ldrh	r3, [r3, #0]
 801229e:	461a      	mov	r2, r3
 80122a0:	8c3b      	ldrh	r3, [r7, #32]
 80122a2:	4413      	add	r3, r2
 80122a4:	2b0a      	cmp	r3, #10
 80122a6:	dd10      	ble.n	80122ca <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80122a8:	8c3b      	ldrh	r3, [r7, #32]
 80122aa:	4619      	mov	r1, r3
 80122ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80122ae:	f7ff fd81 	bl	8011db4 <ip_reass_remove_oldest_datagram>
 80122b2:	4603      	mov	r3, r0
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	f000 812d 	beq.w	8012514 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80122ba:	4b9b      	ldr	r3, [pc, #620]	; (8012528 <ip4_reass+0x30c>)
 80122bc:	881b      	ldrh	r3, [r3, #0]
 80122be:	461a      	mov	r2, r3
 80122c0:	8c3b      	ldrh	r3, [r7, #32]
 80122c2:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80122c4:	2b0a      	cmp	r3, #10
 80122c6:	f300 8125 	bgt.w	8012514 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80122ca:	4b98      	ldr	r3, [pc, #608]	; (801252c <ip4_reass+0x310>)
 80122cc:	681b      	ldr	r3, [r3, #0]
 80122ce:	633b      	str	r3, [r7, #48]	; 0x30
 80122d0:	e015      	b.n	80122fe <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80122d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122d4:	695a      	ldr	r2, [r3, #20]
 80122d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122d8:	68db      	ldr	r3, [r3, #12]
 80122da:	429a      	cmp	r2, r3
 80122dc:	d10c      	bne.n	80122f8 <ip4_reass+0xdc>
 80122de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122e0:	699a      	ldr	r2, [r3, #24]
 80122e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122e4:	691b      	ldr	r3, [r3, #16]
 80122e6:	429a      	cmp	r2, r3
 80122e8:	d106      	bne.n	80122f8 <ip4_reass+0xdc>
 80122ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122ec:	899a      	ldrh	r2, [r3, #12]
 80122ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122f0:	889b      	ldrh	r3, [r3, #4]
 80122f2:	b29b      	uxth	r3, r3
 80122f4:	429a      	cmp	r2, r3
 80122f6:	d006      	beq.n	8012306 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80122f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122fa:	681b      	ldr	r3, [r3, #0]
 80122fc:	633b      	str	r3, [r7, #48]	; 0x30
 80122fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012300:	2b00      	cmp	r3, #0
 8012302:	d1e6      	bne.n	80122d2 <ip4_reass+0xb6>
 8012304:	e000      	b.n	8012308 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8012306:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8012308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801230a:	2b00      	cmp	r3, #0
 801230c:	d109      	bne.n	8012322 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801230e:	8c3b      	ldrh	r3, [r7, #32]
 8012310:	4619      	mov	r1, r3
 8012312:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012314:	f7ff fdb0 	bl	8011e78 <ip_reass_enqueue_new_datagram>
 8012318:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801231a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801231c:	2b00      	cmp	r3, #0
 801231e:	d11c      	bne.n	801235a <ip4_reass+0x13e>
      goto nullreturn;
 8012320:	e0f9      	b.n	8012516 <ip4_reass+0x2fa>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8012322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012324:	88db      	ldrh	r3, [r3, #6]
 8012326:	b29b      	uxth	r3, r3
 8012328:	4618      	mov	r0, r3
 801232a:	f7fd fd75 	bl	800fe18 <lwip_htons>
 801232e:	4603      	mov	r3, r0
 8012330:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012334:	2b00      	cmp	r3, #0
 8012336:	d110      	bne.n	801235a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8012338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801233a:	89db      	ldrh	r3, [r3, #14]
 801233c:	4618      	mov	r0, r3
 801233e:	f7fd fd6b 	bl	800fe18 <lwip_htons>
 8012342:	4603      	mov	r3, r0
 8012344:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8012348:	2b00      	cmp	r3, #0
 801234a:	d006      	beq.n	801235a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801234c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801234e:	3308      	adds	r3, #8
 8012350:	2214      	movs	r2, #20
 8012352:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012354:	4618      	mov	r0, r3
 8012356:	f00e fa8e 	bl	8020876 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801235a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801235c:	88db      	ldrh	r3, [r3, #6]
 801235e:	b29b      	uxth	r3, r3
 8012360:	f003 0320 	and.w	r3, r3, #32
 8012364:	2b00      	cmp	r3, #0
 8012366:	bf0c      	ite	eq
 8012368:	2301      	moveq	r3, #1
 801236a:	2300      	movne	r3, #0
 801236c:	b2db      	uxtb	r3, r3
 801236e:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8012370:	69fb      	ldr	r3, [r7, #28]
 8012372:	2b00      	cmp	r3, #0
 8012374:	d00e      	beq.n	8012394 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8012376:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8012378:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801237a:	4413      	add	r3, r2
 801237c:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801237e:	8b7a      	ldrh	r2, [r7, #26]
 8012380:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012382:	429a      	cmp	r2, r3
 8012384:	f0c0 80a0 	bcc.w	80124c8 <ip4_reass+0x2ac>
 8012388:	8b7b      	ldrh	r3, [r7, #26]
 801238a:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801238e:	4293      	cmp	r3, r2
 8012390:	f200 809a 	bhi.w	80124c8 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8012394:	69fa      	ldr	r2, [r7, #28]
 8012396:	6879      	ldr	r1, [r7, #4]
 8012398:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801239a:	f7ff fdd5 	bl	8011f48 <ip_reass_chain_frag_into_datagram_and_validate>
 801239e:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80123a0:	697b      	ldr	r3, [r7, #20]
 80123a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123a6:	f000 8091 	beq.w	80124cc <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80123aa:	4b5f      	ldr	r3, [pc, #380]	; (8012528 <ip4_reass+0x30c>)
 80123ac:	881a      	ldrh	r2, [r3, #0]
 80123ae:	8c3b      	ldrh	r3, [r7, #32]
 80123b0:	4413      	add	r3, r2
 80123b2:	b29a      	uxth	r2, r3
 80123b4:	4b5c      	ldr	r3, [pc, #368]	; (8012528 <ip4_reass+0x30c>)
 80123b6:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80123b8:	69fb      	ldr	r3, [r7, #28]
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d00d      	beq.n	80123da <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 80123be:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80123c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80123c2:	4413      	add	r3, r2
 80123c4:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80123c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123c8:	8a7a      	ldrh	r2, [r7, #18]
 80123ca:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80123cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123ce:	7f9b      	ldrb	r3, [r3, #30]
 80123d0:	f043 0301 	orr.w	r3, r3, #1
 80123d4:	b2da      	uxtb	r2, r3
 80123d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123d8:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80123da:	697b      	ldr	r3, [r7, #20]
 80123dc:	2b01      	cmp	r3, #1
 80123de:	d171      	bne.n	80124c4 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 80123e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123e2:	8b9b      	ldrh	r3, [r3, #28]
 80123e4:	3314      	adds	r3, #20
 80123e6:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80123e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123ea:	685b      	ldr	r3, [r3, #4]
 80123ec:	685b      	ldr	r3, [r3, #4]
 80123ee:	681b      	ldr	r3, [r3, #0]
 80123f0:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 80123f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123f4:	685b      	ldr	r3, [r3, #4]
 80123f6:	685b      	ldr	r3, [r3, #4]
 80123f8:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80123fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123fc:	3308      	adds	r3, #8
 80123fe:	2214      	movs	r2, #20
 8012400:	4619      	mov	r1, r3
 8012402:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012404:	f00e fa37 	bl	8020876 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8012408:	8a3b      	ldrh	r3, [r7, #16]
 801240a:	4618      	mov	r0, r3
 801240c:	f7fd fd04 	bl	800fe18 <lwip_htons>
 8012410:	4603      	mov	r3, r0
 8012412:	461a      	mov	r2, r3
 8012414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012416:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8012418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801241a:	2200      	movs	r2, #0
 801241c:	719a      	strb	r2, [r3, #6]
 801241e:	2200      	movs	r2, #0
 8012420:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8012422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012424:	2200      	movs	r2, #0
 8012426:	729a      	strb	r2, [r3, #10]
 8012428:	2200      	movs	r2, #0
 801242a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801242c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801242e:	685b      	ldr	r3, [r3, #4]
 8012430:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8012432:	e00d      	b.n	8012450 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8012434:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012436:	685b      	ldr	r3, [r3, #4]
 8012438:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801243a:	2114      	movs	r1, #20
 801243c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801243e:	f001 fddd 	bl	8013ffc <pbuf_remove_header>
      pbuf_cat(p, r);
 8012442:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8012444:	6878      	ldr	r0, [r7, #4]
 8012446:	f001 ff5f 	bl	8014308 <pbuf_cat>
      r = iprh->next_pbuf;
 801244a:	68fb      	ldr	r3, [r7, #12]
 801244c:	681b      	ldr	r3, [r3, #0]
 801244e:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8012450:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012452:	2b00      	cmp	r3, #0
 8012454:	d1ee      	bne.n	8012434 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8012456:	4b35      	ldr	r3, [pc, #212]	; (801252c <ip4_reass+0x310>)
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801245c:	429a      	cmp	r2, r3
 801245e:	d102      	bne.n	8012466 <ip4_reass+0x24a>
      ipr_prev = NULL;
 8012460:	2300      	movs	r3, #0
 8012462:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012464:	e010      	b.n	8012488 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8012466:	4b31      	ldr	r3, [pc, #196]	; (801252c <ip4_reass+0x310>)
 8012468:	681b      	ldr	r3, [r3, #0]
 801246a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801246c:	e007      	b.n	801247e <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801246e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012474:	429a      	cmp	r2, r3
 8012476:	d006      	beq.n	8012486 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8012478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801247a:	681b      	ldr	r3, [r3, #0]
 801247c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801247e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012480:	2b00      	cmp	r3, #0
 8012482:	d1f4      	bne.n	801246e <ip4_reass+0x252>
 8012484:	e000      	b.n	8012488 <ip4_reass+0x26c>
          break;
 8012486:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8012488:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801248a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801248c:	f7ff fd2e 	bl	8011eec <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8012490:	6878      	ldr	r0, [r7, #4]
 8012492:	f001 fef9 	bl	8014288 <pbuf_clen>
 8012496:	4603      	mov	r3, r0
 8012498:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801249a:	4b23      	ldr	r3, [pc, #140]	; (8012528 <ip4_reass+0x30c>)
 801249c:	881b      	ldrh	r3, [r3, #0]
 801249e:	8c3a      	ldrh	r2, [r7, #32]
 80124a0:	429a      	cmp	r2, r3
 80124a2:	d906      	bls.n	80124b2 <ip4_reass+0x296>
 80124a4:	4b22      	ldr	r3, [pc, #136]	; (8012530 <ip4_reass+0x314>)
 80124a6:	f240 229b 	movw	r2, #667	; 0x29b
 80124aa:	4922      	ldr	r1, [pc, #136]	; (8012534 <ip4_reass+0x318>)
 80124ac:	4822      	ldr	r0, [pc, #136]	; (8012538 <ip4_reass+0x31c>)
 80124ae:	f00e fe47 	bl	8021140 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 80124b2:	4b1d      	ldr	r3, [pc, #116]	; (8012528 <ip4_reass+0x30c>)
 80124b4:	881a      	ldrh	r2, [r3, #0]
 80124b6:	8c3b      	ldrh	r3, [r7, #32]
 80124b8:	1ad3      	subs	r3, r2, r3
 80124ba:	b29a      	uxth	r2, r3
 80124bc:	4b1a      	ldr	r3, [pc, #104]	; (8012528 <ip4_reass+0x30c>)
 80124be:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	e02c      	b.n	801251e <ip4_reass+0x302>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80124c4:	2300      	movs	r3, #0
 80124c6:	e02a      	b.n	801251e <ip4_reass+0x302>

nullreturn_ipr:
 80124c8:	bf00      	nop
 80124ca:	e000      	b.n	80124ce <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 80124cc:	bf00      	nop
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 80124ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	d106      	bne.n	80124e2 <ip4_reass+0x2c6>
 80124d4:	4b16      	ldr	r3, [pc, #88]	; (8012530 <ip4_reass+0x314>)
 80124d6:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 80124da:	4918      	ldr	r1, [pc, #96]	; (801253c <ip4_reass+0x320>)
 80124dc:	4816      	ldr	r0, [pc, #88]	; (8012538 <ip4_reass+0x31c>)
 80124de:	f00e fe2f 	bl	8021140 <iprintf>
  if (ipr->p == NULL) {
 80124e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80124e4:	685b      	ldr	r3, [r3, #4]
 80124e6:	2b00      	cmp	r3, #0
 80124e8:	d114      	bne.n	8012514 <ip4_reass+0x2f8>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80124ea:	4b10      	ldr	r3, [pc, #64]	; (801252c <ip4_reass+0x310>)
 80124ec:	681b      	ldr	r3, [r3, #0]
 80124ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80124f0:	429a      	cmp	r2, r3
 80124f2:	d006      	beq.n	8012502 <ip4_reass+0x2e6>
 80124f4:	4b0e      	ldr	r3, [pc, #56]	; (8012530 <ip4_reass+0x314>)
 80124f6:	f240 22ab 	movw	r2, #683	; 0x2ab
 80124fa:	4911      	ldr	r1, [pc, #68]	; (8012540 <ip4_reass+0x324>)
 80124fc:	480e      	ldr	r0, [pc, #56]	; (8012538 <ip4_reass+0x31c>)
 80124fe:	f00e fe1f 	bl	8021140 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8012502:	2100      	movs	r1, #0
 8012504:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012506:	f7ff fcf1 	bl	8011eec <ip_reass_dequeue_datagram>
 801250a:	e004      	b.n	8012516 <ip4_reass+0x2fa>
    goto nullreturn;
 801250c:	bf00      	nop
 801250e:	e002      	b.n	8012516 <ip4_reass+0x2fa>
    goto nullreturn;
 8012510:	bf00      	nop
 8012512:	e000      	b.n	8012516 <ip4_reass+0x2fa>
  }

nullreturn:
 8012514:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8012516:	6878      	ldr	r0, [r7, #4]
 8012518:	f001 fe28 	bl	801416c <pbuf_free>
  return NULL;
 801251c:	2300      	movs	r3, #0
}
 801251e:	4618      	mov	r0, r3
 8012520:	3738      	adds	r7, #56	; 0x38
 8012522:	46bd      	mov	sp, r7
 8012524:	bd80      	pop	{r7, pc}
 8012526:	bf00      	nop
 8012528:	240406d0 	.word	0x240406d0
 801252c:	240406cc 	.word	0x240406cc
 8012530:	08024260 	.word	0x08024260
 8012534:	080243ec 	.word	0x080243ec
 8012538:	080242c4 	.word	0x080242c4
 801253c:	08024408 	.word	0x08024408
 8012540:	08024414 	.word	0x08024414

08012544 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8012544:	b580      	push	{r7, lr}
 8012546:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8012548:	2005      	movs	r0, #5
 801254a:	f000 fe35 	bl	80131b8 <memp_malloc>
 801254e:	4603      	mov	r3, r0
}
 8012550:	4618      	mov	r0, r3
 8012552:	bd80      	pop	{r7, pc}

08012554 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8012554:	b580      	push	{r7, lr}
 8012556:	b082      	sub	sp, #8
 8012558:	af00      	add	r7, sp, #0
 801255a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801255c:	687b      	ldr	r3, [r7, #4]
 801255e:	2b00      	cmp	r3, #0
 8012560:	d106      	bne.n	8012570 <ip_frag_free_pbuf_custom_ref+0x1c>
 8012562:	4b07      	ldr	r3, [pc, #28]	; (8012580 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8012564:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8012568:	4906      	ldr	r1, [pc, #24]	; (8012584 <ip_frag_free_pbuf_custom_ref+0x30>)
 801256a:	4807      	ldr	r0, [pc, #28]	; (8012588 <ip_frag_free_pbuf_custom_ref+0x34>)
 801256c:	f00e fde8 	bl	8021140 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8012570:	6879      	ldr	r1, [r7, #4]
 8012572:	2005      	movs	r0, #5
 8012574:	f000 fe96 	bl	80132a4 <memp_free>
}
 8012578:	bf00      	nop
 801257a:	3708      	adds	r7, #8
 801257c:	46bd      	mov	sp, r7
 801257e:	bd80      	pop	{r7, pc}
 8012580:	08024260 	.word	0x08024260
 8012584:	08024434 	.word	0x08024434
 8012588:	080242c4 	.word	0x080242c4

0801258c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801258c:	b580      	push	{r7, lr}
 801258e:	b084      	sub	sp, #16
 8012590:	af00      	add	r7, sp, #0
 8012592:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	2b00      	cmp	r3, #0
 801259c:	d106      	bne.n	80125ac <ipfrag_free_pbuf_custom+0x20>
 801259e:	4b11      	ldr	r3, [pc, #68]	; (80125e4 <ipfrag_free_pbuf_custom+0x58>)
 80125a0:	f240 22ce 	movw	r2, #718	; 0x2ce
 80125a4:	4910      	ldr	r1, [pc, #64]	; (80125e8 <ipfrag_free_pbuf_custom+0x5c>)
 80125a6:	4811      	ldr	r0, [pc, #68]	; (80125ec <ipfrag_free_pbuf_custom+0x60>)
 80125a8:	f00e fdca 	bl	8021140 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 80125ac:	68fa      	ldr	r2, [r7, #12]
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	429a      	cmp	r2, r3
 80125b2:	d006      	beq.n	80125c2 <ipfrag_free_pbuf_custom+0x36>
 80125b4:	4b0b      	ldr	r3, [pc, #44]	; (80125e4 <ipfrag_free_pbuf_custom+0x58>)
 80125b6:	f240 22cf 	movw	r2, #719	; 0x2cf
 80125ba:	490d      	ldr	r1, [pc, #52]	; (80125f0 <ipfrag_free_pbuf_custom+0x64>)
 80125bc:	480b      	ldr	r0, [pc, #44]	; (80125ec <ipfrag_free_pbuf_custom+0x60>)
 80125be:	f00e fdbf 	bl	8021140 <iprintf>
  if (pcr->original != NULL) {
 80125c2:	68fb      	ldr	r3, [r7, #12]
 80125c4:	695b      	ldr	r3, [r3, #20]
 80125c6:	2b00      	cmp	r3, #0
 80125c8:	d004      	beq.n	80125d4 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	695b      	ldr	r3, [r3, #20]
 80125ce:	4618      	mov	r0, r3
 80125d0:	f001 fdcc 	bl	801416c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 80125d4:	68f8      	ldr	r0, [r7, #12]
 80125d6:	f7ff ffbd 	bl	8012554 <ip_frag_free_pbuf_custom_ref>
}
 80125da:	bf00      	nop
 80125dc:	3710      	adds	r7, #16
 80125de:	46bd      	mov	sp, r7
 80125e0:	bd80      	pop	{r7, pc}
 80125e2:	bf00      	nop
 80125e4:	08024260 	.word	0x08024260
 80125e8:	08024440 	.word	0x08024440
 80125ec:	080242c4 	.word	0x080242c4
 80125f0:	0802444c 	.word	0x0802444c

080125f4 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80125f4:	b580      	push	{r7, lr}
 80125f6:	b094      	sub	sp, #80	; 0x50
 80125f8:	af02      	add	r7, sp, #8
 80125fa:	60f8      	str	r0, [r7, #12]
 80125fc:	60b9      	str	r1, [r7, #8]
 80125fe:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8012600:	2300      	movs	r3, #0
 8012602:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8012606:	68bb      	ldr	r3, [r7, #8]
 8012608:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801260a:	3b14      	subs	r3, #20
 801260c:	2b00      	cmp	r3, #0
 801260e:	da00      	bge.n	8012612 <ip4_frag+0x1e>
 8012610:	3307      	adds	r3, #7
 8012612:	10db      	asrs	r3, r3, #3
 8012614:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8012616:	2314      	movs	r3, #20
 8012618:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801261a:	68fb      	ldr	r3, [r7, #12]
 801261c:	685b      	ldr	r3, [r3, #4]
 801261e:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8012620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012622:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8012624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012626:	781b      	ldrb	r3, [r3, #0]
 8012628:	f003 030f 	and.w	r3, r3, #15
 801262c:	b2db      	uxtb	r3, r3
 801262e:	009b      	lsls	r3, r3, #2
 8012630:	b2db      	uxtb	r3, r3
 8012632:	2b14      	cmp	r3, #20
 8012634:	d002      	beq.n	801263c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8012636:	f06f 0305 	mvn.w	r3, #5
 801263a:	e10f      	b.n	801285c <ip4_frag+0x268>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801263c:	68fb      	ldr	r3, [r7, #12]
 801263e:	895b      	ldrh	r3, [r3, #10]
 8012640:	2b13      	cmp	r3, #19
 8012642:	d809      	bhi.n	8012658 <ip4_frag+0x64>
 8012644:	4b87      	ldr	r3, [pc, #540]	; (8012864 <ip4_frag+0x270>)
 8012646:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801264a:	4987      	ldr	r1, [pc, #540]	; (8012868 <ip4_frag+0x274>)
 801264c:	4887      	ldr	r0, [pc, #540]	; (801286c <ip4_frag+0x278>)
 801264e:	f00e fd77 	bl	8021140 <iprintf>
 8012652:	f06f 0305 	mvn.w	r3, #5
 8012656:	e101      	b.n	801285c <ip4_frag+0x268>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8012658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801265a:	88db      	ldrh	r3, [r3, #6]
 801265c:	b29b      	uxth	r3, r3
 801265e:	4618      	mov	r0, r3
 8012660:	f7fd fbda 	bl	800fe18 <lwip_htons>
 8012664:	4603      	mov	r3, r0
 8012666:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8012668:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801266a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801266e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8012672:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012674:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8012678:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801267a:	68fb      	ldr	r3, [r7, #12]
 801267c:	891b      	ldrh	r3, [r3, #8]
 801267e:	3b14      	subs	r3, #20
 8012680:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8012684:	e0e0      	b.n	8012848 <ip4_frag+0x254>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8012686:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8012688:	00db      	lsls	r3, r3, #3
 801268a:	b29b      	uxth	r3, r3
 801268c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8012690:	4293      	cmp	r3, r2
 8012692:	bf28      	it	cs
 8012694:	4613      	movcs	r3, r2
 8012696:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8012698:	f44f 7220 	mov.w	r2, #640	; 0x280
 801269c:	2114      	movs	r1, #20
 801269e:	200e      	movs	r0, #14
 80126a0:	f001 fa52 	bl	8013b48 <pbuf_alloc>
 80126a4:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 80126a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	f000 80d4 	beq.w	8012856 <ip4_frag+0x262>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80126ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126b0:	895b      	ldrh	r3, [r3, #10]
 80126b2:	2b13      	cmp	r3, #19
 80126b4:	d806      	bhi.n	80126c4 <ip4_frag+0xd0>
 80126b6:	4b6b      	ldr	r3, [pc, #428]	; (8012864 <ip4_frag+0x270>)
 80126b8:	f240 3225 	movw	r2, #805	; 0x325
 80126bc:	496c      	ldr	r1, [pc, #432]	; (8012870 <ip4_frag+0x27c>)
 80126be:	486b      	ldr	r0, [pc, #428]	; (801286c <ip4_frag+0x278>)
 80126c0:	f00e fd3e 	bl	8021140 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80126c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126c6:	685b      	ldr	r3, [r3, #4]
 80126c8:	2214      	movs	r2, #20
 80126ca:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80126cc:	4618      	mov	r0, r3
 80126ce:	f00e f8d2 	bl	8020876 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80126d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126d4:	685b      	ldr	r3, [r3, #4]
 80126d6:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 80126d8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80126da:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 80126de:	e064      	b.n	80127aa <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 80126e0:	68fb      	ldr	r3, [r7, #12]
 80126e2:	895a      	ldrh	r2, [r3, #10]
 80126e4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80126e6:	1ad3      	subs	r3, r2, r3
 80126e8:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80126ea:	68fb      	ldr	r3, [r7, #12]
 80126ec:	895b      	ldrh	r3, [r3, #10]
 80126ee:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80126f0:	429a      	cmp	r2, r3
 80126f2:	d906      	bls.n	8012702 <ip4_frag+0x10e>
 80126f4:	4b5b      	ldr	r3, [pc, #364]	; (8012864 <ip4_frag+0x270>)
 80126f6:	f240 322d 	movw	r2, #813	; 0x32d
 80126fa:	495e      	ldr	r1, [pc, #376]	; (8012874 <ip4_frag+0x280>)
 80126fc:	485b      	ldr	r0, [pc, #364]	; (801286c <ip4_frag+0x278>)
 80126fe:	f00e fd1f 	bl	8021140 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8012702:	8bfa      	ldrh	r2, [r7, #30]
 8012704:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8012708:	4293      	cmp	r3, r2
 801270a:	bf28      	it	cs
 801270c:	4613      	movcs	r3, r2
 801270e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8012712:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8012716:	2b00      	cmp	r3, #0
 8012718:	d105      	bne.n	8012726 <ip4_frag+0x132>
        poff = 0;
 801271a:	2300      	movs	r3, #0
 801271c:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801271e:	68fb      	ldr	r3, [r7, #12]
 8012720:	681b      	ldr	r3, [r3, #0]
 8012722:	60fb      	str	r3, [r7, #12]
        continue;
 8012724:	e041      	b.n	80127aa <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8012726:	f7ff ff0d 	bl	8012544 <ip_frag_alloc_pbuf_custom_ref>
 801272a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801272c:	69bb      	ldr	r3, [r7, #24]
 801272e:	2b00      	cmp	r3, #0
 8012730:	d103      	bne.n	801273a <ip4_frag+0x146>
        pbuf_free(rambuf);
 8012732:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012734:	f001 fd1a 	bl	801416c <pbuf_free>
        goto memerr;
 8012738:	e08e      	b.n	8012858 <ip4_frag+0x264>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801273a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801273c:	68fb      	ldr	r3, [r7, #12]
 801273e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8012740:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012742:	4413      	add	r3, r2
 8012744:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8012748:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801274c:	9201      	str	r2, [sp, #4]
 801274e:	9300      	str	r3, [sp, #0]
 8012750:	4603      	mov	r3, r0
 8012752:	2241      	movs	r2, #65	; 0x41
 8012754:	2000      	movs	r0, #0
 8012756:	f001 fb1d 	bl	8013d94 <pbuf_alloced_custom>
 801275a:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801275c:	697b      	ldr	r3, [r7, #20]
 801275e:	2b00      	cmp	r3, #0
 8012760:	d106      	bne.n	8012770 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8012762:	69b8      	ldr	r0, [r7, #24]
 8012764:	f7ff fef6 	bl	8012554 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8012768:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801276a:	f001 fcff 	bl	801416c <pbuf_free>
        goto memerr;
 801276e:	e073      	b.n	8012858 <ip4_frag+0x264>
      }
      pbuf_ref(p);
 8012770:	68f8      	ldr	r0, [r7, #12]
 8012772:	f001 fda1 	bl	80142b8 <pbuf_ref>
      pcr->original = p;
 8012776:	69bb      	ldr	r3, [r7, #24]
 8012778:	68fa      	ldr	r2, [r7, #12]
 801277a:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801277c:	69bb      	ldr	r3, [r7, #24]
 801277e:	4a3e      	ldr	r2, [pc, #248]	; (8012878 <ip4_frag+0x284>)
 8012780:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8012782:	6979      	ldr	r1, [r7, #20]
 8012784:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012786:	f001 fdbf 	bl	8014308 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801278a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801278e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8012792:	1ad3      	subs	r3, r2, r3
 8012794:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8012798:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801279c:	2b00      	cmp	r3, #0
 801279e:	d004      	beq.n	80127aa <ip4_frag+0x1b6>
        poff = 0;
 80127a0:	2300      	movs	r3, #0
 80127a2:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80127a4:	68fb      	ldr	r3, [r7, #12]
 80127a6:	681b      	ldr	r3, [r3, #0]
 80127a8:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80127aa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80127ae:	2b00      	cmp	r3, #0
 80127b0:	d196      	bne.n	80126e0 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 80127b2:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80127b4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80127b8:	4413      	add	r3, r2
 80127ba:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80127bc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80127c0:	68bb      	ldr	r3, [r7, #8]
 80127c2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80127c4:	3b14      	subs	r3, #20
 80127c6:	429a      	cmp	r2, r3
 80127c8:	bfd4      	ite	le
 80127ca:	2301      	movle	r3, #1
 80127cc:	2300      	movgt	r3, #0
 80127ce:	b2db      	uxtb	r3, r3
 80127d0:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80127d2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80127d6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80127da:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 80127dc:	6a3b      	ldr	r3, [r7, #32]
 80127de:	2b00      	cmp	r3, #0
 80127e0:	d002      	beq.n	80127e8 <ip4_frag+0x1f4>
 80127e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	d003      	beq.n	80127f0 <ip4_frag+0x1fc>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 80127e8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80127ea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80127ee:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80127f0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80127f2:	4618      	mov	r0, r3
 80127f4:	f7fd fb10 	bl	800fe18 <lwip_htons>
 80127f8:	4603      	mov	r3, r0
 80127fa:	461a      	mov	r2, r3
 80127fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127fe:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8012800:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8012802:	3314      	adds	r3, #20
 8012804:	b29b      	uxth	r3, r3
 8012806:	4618      	mov	r0, r3
 8012808:	f7fd fb06 	bl	800fe18 <lwip_htons>
 801280c:	4603      	mov	r3, r0
 801280e:	461a      	mov	r2, r3
 8012810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012812:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8012814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012816:	2200      	movs	r2, #0
 8012818:	729a      	strb	r2, [r3, #10]
 801281a:	2200      	movs	r2, #0
 801281c:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801281e:	68bb      	ldr	r3, [r7, #8]
 8012820:	695b      	ldr	r3, [r3, #20]
 8012822:	687a      	ldr	r2, [r7, #4]
 8012824:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012826:	68b8      	ldr	r0, [r7, #8]
 8012828:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801282a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801282c:	f001 fc9e 	bl	801416c <pbuf_free>
    left = (u16_t)(left - fragsize);
 8012830:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8012834:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8012836:	1ad3      	subs	r3, r2, r3
 8012838:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801283c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8012840:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8012842:	4413      	add	r3, r2
 8012844:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8012848:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801284c:	2b00      	cmp	r3, #0
 801284e:	f47f af1a 	bne.w	8012686 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8012852:	2300      	movs	r3, #0
 8012854:	e002      	b.n	801285c <ip4_frag+0x268>
      goto memerr;
 8012856:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8012858:	f04f 33ff 	mov.w	r3, #4294967295
}
 801285c:	4618      	mov	r0, r3
 801285e:	3748      	adds	r7, #72	; 0x48
 8012860:	46bd      	mov	sp, r7
 8012862:	bd80      	pop	{r7, pc}
 8012864:	08024260 	.word	0x08024260
 8012868:	08024458 	.word	0x08024458
 801286c:	080242c4 	.word	0x080242c4
 8012870:	08024474 	.word	0x08024474
 8012874:	08024494 	.word	0x08024494
 8012878:	0801258d 	.word	0x0801258d

0801287c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 801287c:	b480      	push	{r7}
 801287e:	b083      	sub	sp, #12
 8012880:	af00      	add	r7, sp, #0
 8012882:	4603      	mov	r3, r0
 8012884:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8012886:	4b05      	ldr	r3, [pc, #20]	; (801289c <ptr_to_mem+0x20>)
 8012888:	681a      	ldr	r2, [r3, #0]
 801288a:	88fb      	ldrh	r3, [r7, #6]
 801288c:	4413      	add	r3, r2
}
 801288e:	4618      	mov	r0, r3
 8012890:	370c      	adds	r7, #12
 8012892:	46bd      	mov	sp, r7
 8012894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012898:	4770      	bx	lr
 801289a:	bf00      	nop
 801289c:	240406d4 	.word	0x240406d4

080128a0 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 80128a0:	b480      	push	{r7}
 80128a2:	b083      	sub	sp, #12
 80128a4:	af00      	add	r7, sp, #0
 80128a6:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	4a05      	ldr	r2, [pc, #20]	; (80128c0 <mem_to_ptr+0x20>)
 80128ac:	6812      	ldr	r2, [r2, #0]
 80128ae:	1a9b      	subs	r3, r3, r2
 80128b0:	b29b      	uxth	r3, r3
}
 80128b2:	4618      	mov	r0, r3
 80128b4:	370c      	adds	r7, #12
 80128b6:	46bd      	mov	sp, r7
 80128b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128bc:	4770      	bx	lr
 80128be:	bf00      	nop
 80128c0:	240406d4 	.word	0x240406d4

080128c4 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 80128c4:	b590      	push	{r4, r7, lr}
 80128c6:	b085      	sub	sp, #20
 80128c8:	af00      	add	r7, sp, #0
 80128ca:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80128cc:	4b47      	ldr	r3, [pc, #284]	; (80129ec <plug_holes+0x128>)
 80128ce:	681b      	ldr	r3, [r3, #0]
 80128d0:	687a      	ldr	r2, [r7, #4]
 80128d2:	429a      	cmp	r2, r3
 80128d4:	d206      	bcs.n	80128e4 <plug_holes+0x20>
 80128d6:	4b46      	ldr	r3, [pc, #280]	; (80129f0 <plug_holes+0x12c>)
 80128d8:	f240 12df 	movw	r2, #479	; 0x1df
 80128dc:	4945      	ldr	r1, [pc, #276]	; (80129f4 <plug_holes+0x130>)
 80128de:	4846      	ldr	r0, [pc, #280]	; (80129f8 <plug_holes+0x134>)
 80128e0:	f00e fc2e 	bl	8021140 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 80128e4:	4b45      	ldr	r3, [pc, #276]	; (80129fc <plug_holes+0x138>)
 80128e6:	681b      	ldr	r3, [r3, #0]
 80128e8:	687a      	ldr	r2, [r7, #4]
 80128ea:	429a      	cmp	r2, r3
 80128ec:	d306      	bcc.n	80128fc <plug_holes+0x38>
 80128ee:	4b40      	ldr	r3, [pc, #256]	; (80129f0 <plug_holes+0x12c>)
 80128f0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80128f4:	4942      	ldr	r1, [pc, #264]	; (8012a00 <plug_holes+0x13c>)
 80128f6:	4840      	ldr	r0, [pc, #256]	; (80129f8 <plug_holes+0x134>)
 80128f8:	f00e fc22 	bl	8021140 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 80128fc:	687b      	ldr	r3, [r7, #4]
 80128fe:	791b      	ldrb	r3, [r3, #4]
 8012900:	2b00      	cmp	r3, #0
 8012902:	d006      	beq.n	8012912 <plug_holes+0x4e>
 8012904:	4b3a      	ldr	r3, [pc, #232]	; (80129f0 <plug_holes+0x12c>)
 8012906:	f240 12e1 	movw	r2, #481	; 0x1e1
 801290a:	493e      	ldr	r1, [pc, #248]	; (8012a04 <plug_holes+0x140>)
 801290c:	483a      	ldr	r0, [pc, #232]	; (80129f8 <plug_holes+0x134>)
 801290e:	f00e fc17 	bl	8021140 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	881b      	ldrh	r3, [r3, #0]
 8012916:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 801291a:	4293      	cmp	r3, r2
 801291c:	d906      	bls.n	801292c <plug_holes+0x68>
 801291e:	4b34      	ldr	r3, [pc, #208]	; (80129f0 <plug_holes+0x12c>)
 8012920:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8012924:	4938      	ldr	r1, [pc, #224]	; (8012a08 <plug_holes+0x144>)
 8012926:	4834      	ldr	r0, [pc, #208]	; (80129f8 <plug_holes+0x134>)
 8012928:	f00e fc0a 	bl	8021140 <iprintf>

  nmem = ptr_to_mem(mem->next);
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	881b      	ldrh	r3, [r3, #0]
 8012930:	4618      	mov	r0, r3
 8012932:	f7ff ffa3 	bl	801287c <ptr_to_mem>
 8012936:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8012938:	687a      	ldr	r2, [r7, #4]
 801293a:	68fb      	ldr	r3, [r7, #12]
 801293c:	429a      	cmp	r2, r3
 801293e:	d025      	beq.n	801298c <plug_holes+0xc8>
 8012940:	68fb      	ldr	r3, [r7, #12]
 8012942:	791b      	ldrb	r3, [r3, #4]
 8012944:	2b00      	cmp	r3, #0
 8012946:	d121      	bne.n	801298c <plug_holes+0xc8>
 8012948:	4b2c      	ldr	r3, [pc, #176]	; (80129fc <plug_holes+0x138>)
 801294a:	681b      	ldr	r3, [r3, #0]
 801294c:	68fa      	ldr	r2, [r7, #12]
 801294e:	429a      	cmp	r2, r3
 8012950:	d01c      	beq.n	801298c <plug_holes+0xc8>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8012952:	4b2e      	ldr	r3, [pc, #184]	; (8012a0c <plug_holes+0x148>)
 8012954:	681b      	ldr	r3, [r3, #0]
 8012956:	68fa      	ldr	r2, [r7, #12]
 8012958:	429a      	cmp	r2, r3
 801295a:	d102      	bne.n	8012962 <plug_holes+0x9e>
      lfree = mem;
 801295c:	4a2b      	ldr	r2, [pc, #172]	; (8012a0c <plug_holes+0x148>)
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8012962:	68fb      	ldr	r3, [r7, #12]
 8012964:	881a      	ldrh	r2, [r3, #0]
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 801296a:	68fb      	ldr	r3, [r7, #12]
 801296c:	881b      	ldrh	r3, [r3, #0]
 801296e:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012972:	4293      	cmp	r3, r2
 8012974:	d00a      	beq.n	801298c <plug_holes+0xc8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8012976:	68fb      	ldr	r3, [r7, #12]
 8012978:	881b      	ldrh	r3, [r3, #0]
 801297a:	4618      	mov	r0, r3
 801297c:	f7ff ff7e 	bl	801287c <ptr_to_mem>
 8012980:	4604      	mov	r4, r0
 8012982:	6878      	ldr	r0, [r7, #4]
 8012984:	f7ff ff8c 	bl	80128a0 <mem_to_ptr>
 8012988:	4603      	mov	r3, r0
 801298a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	885b      	ldrh	r3, [r3, #2]
 8012990:	4618      	mov	r0, r3
 8012992:	f7ff ff73 	bl	801287c <ptr_to_mem>
 8012996:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8012998:	68ba      	ldr	r2, [r7, #8]
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	429a      	cmp	r2, r3
 801299e:	d020      	beq.n	80129e2 <plug_holes+0x11e>
 80129a0:	68bb      	ldr	r3, [r7, #8]
 80129a2:	791b      	ldrb	r3, [r3, #4]
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	d11c      	bne.n	80129e2 <plug_holes+0x11e>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 80129a8:	4b18      	ldr	r3, [pc, #96]	; (8012a0c <plug_holes+0x148>)
 80129aa:	681b      	ldr	r3, [r3, #0]
 80129ac:	687a      	ldr	r2, [r7, #4]
 80129ae:	429a      	cmp	r2, r3
 80129b0:	d102      	bne.n	80129b8 <plug_holes+0xf4>
      lfree = pmem;
 80129b2:	4a16      	ldr	r2, [pc, #88]	; (8012a0c <plug_holes+0x148>)
 80129b4:	68bb      	ldr	r3, [r7, #8]
 80129b6:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	881a      	ldrh	r2, [r3, #0]
 80129bc:	68bb      	ldr	r3, [r7, #8]
 80129be:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	881b      	ldrh	r3, [r3, #0]
 80129c4:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 80129c8:	4293      	cmp	r3, r2
 80129ca:	d00a      	beq.n	80129e2 <plug_holes+0x11e>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	881b      	ldrh	r3, [r3, #0]
 80129d0:	4618      	mov	r0, r3
 80129d2:	f7ff ff53 	bl	801287c <ptr_to_mem>
 80129d6:	4604      	mov	r4, r0
 80129d8:	68b8      	ldr	r0, [r7, #8]
 80129da:	f7ff ff61 	bl	80128a0 <mem_to_ptr>
 80129de:	4603      	mov	r3, r0
 80129e0:	8063      	strh	r3, [r4, #2]
    }
  }
}
 80129e2:	bf00      	nop
 80129e4:	3714      	adds	r7, #20
 80129e6:	46bd      	mov	sp, r7
 80129e8:	bd90      	pop	{r4, r7, pc}
 80129ea:	bf00      	nop
 80129ec:	240406d4 	.word	0x240406d4
 80129f0:	080244a4 	.word	0x080244a4
 80129f4:	080244f4 	.word	0x080244f4
 80129f8:	0802450c 	.word	0x0802450c
 80129fc:	240406d8 	.word	0x240406d8
 8012a00:	08024534 	.word	0x08024534
 8012a04:	08024550 	.word	0x08024550
 8012a08:	0802456c 	.word	0x0802456c
 8012a0c:	240406e0 	.word	0x240406e0

08012a10 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8012a10:	b580      	push	{r7, lr}
 8012a12:	b082      	sub	sp, #8
 8012a14:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8012a16:	4b1d      	ldr	r3, [pc, #116]	; (8012a8c <mem_init+0x7c>)
 8012a18:	4a1d      	ldr	r2, [pc, #116]	; (8012a90 <mem_init+0x80>)
 8012a1a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8012a1c:	4b1b      	ldr	r3, [pc, #108]	; (8012a8c <mem_init+0x7c>)
 8012a1e:	681b      	ldr	r3, [r3, #0]
 8012a20:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012a28:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	2200      	movs	r2, #0
 8012a2e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	2200      	movs	r2, #0
 8012a34:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8012a36:	f643 70e8 	movw	r0, #16360	; 0x3fe8
 8012a3a:	f7ff ff1f 	bl	801287c <ptr_to_mem>
 8012a3e:	4602      	mov	r2, r0
 8012a40:	4b14      	ldr	r3, [pc, #80]	; (8012a94 <mem_init+0x84>)
 8012a42:	601a      	str	r2, [r3, #0]
  ram_end->used = 1;
 8012a44:	4b13      	ldr	r3, [pc, #76]	; (8012a94 <mem_init+0x84>)
 8012a46:	681b      	ldr	r3, [r3, #0]
 8012a48:	2201      	movs	r2, #1
 8012a4a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8012a4c:	4b11      	ldr	r3, [pc, #68]	; (8012a94 <mem_init+0x84>)
 8012a4e:	681b      	ldr	r3, [r3, #0]
 8012a50:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012a54:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8012a56:	4b0f      	ldr	r3, [pc, #60]	; (8012a94 <mem_init+0x84>)
 8012a58:	681b      	ldr	r3, [r3, #0]
 8012a5a:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012a5e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8012a60:	4b0a      	ldr	r3, [pc, #40]	; (8012a8c <mem_init+0x7c>)
 8012a62:	681b      	ldr	r3, [r3, #0]
 8012a64:	4a0c      	ldr	r2, [pc, #48]	; (8012a98 <mem_init+0x88>)
 8012a66:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8012a68:	480c      	ldr	r0, [pc, #48]	; (8012a9c <mem_init+0x8c>)
 8012a6a:	f003 f867 	bl	8015b3c <sys_mutex_new>
 8012a6e:	4603      	mov	r3, r0
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	d006      	beq.n	8012a82 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8012a74:	4b0a      	ldr	r3, [pc, #40]	; (8012aa0 <mem_init+0x90>)
 8012a76:	f240 221f 	movw	r2, #543	; 0x21f
 8012a7a:	490a      	ldr	r1, [pc, #40]	; (8012aa4 <mem_init+0x94>)
 8012a7c:	480a      	ldr	r0, [pc, #40]	; (8012aa8 <mem_init+0x98>)
 8012a7e:	f00e fb5f 	bl	8021140 <iprintf>
  }
}
 8012a82:	bf00      	nop
 8012a84:	3708      	adds	r7, #8
 8012a86:	46bd      	mov	sp, r7
 8012a88:	bd80      	pop	{r7, pc}
 8012a8a:	bf00      	nop
 8012a8c:	240406d4 	.word	0x240406d4
 8012a90:	30044000 	.word	0x30044000
 8012a94:	240406d8 	.word	0x240406d8
 8012a98:	240406e0 	.word	0x240406e0
 8012a9c:	240406dc 	.word	0x240406dc
 8012aa0:	080244a4 	.word	0x080244a4
 8012aa4:	08024598 	.word	0x08024598
 8012aa8:	0802450c 	.word	0x0802450c

08012aac <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8012aac:	b580      	push	{r7, lr}
 8012aae:	b086      	sub	sp, #24
 8012ab0:	af00      	add	r7, sp, #0
 8012ab2:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8012ab4:	6878      	ldr	r0, [r7, #4]
 8012ab6:	f7ff fef3 	bl	80128a0 <mem_to_ptr>
 8012aba:	4603      	mov	r3, r0
 8012abc:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	881b      	ldrh	r3, [r3, #0]
 8012ac2:	4618      	mov	r0, r3
 8012ac4:	f7ff feda 	bl	801287c <ptr_to_mem>
 8012ac8:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	885b      	ldrh	r3, [r3, #2]
 8012ace:	4618      	mov	r0, r3
 8012ad0:	f7ff fed4 	bl	801287c <ptr_to_mem>
 8012ad4:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	881b      	ldrh	r3, [r3, #0]
 8012ada:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012ade:	4293      	cmp	r3, r2
 8012ae0:	d819      	bhi.n	8012b16 <mem_link_valid+0x6a>
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	885b      	ldrh	r3, [r3, #2]
 8012ae6:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012aea:	4293      	cmp	r3, r2
 8012aec:	d813      	bhi.n	8012b16 <mem_link_valid+0x6a>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8012aee:	687b      	ldr	r3, [r7, #4]
 8012af0:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8012af2:	8afa      	ldrh	r2, [r7, #22]
 8012af4:	429a      	cmp	r2, r3
 8012af6:	d004      	beq.n	8012b02 <mem_link_valid+0x56>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8012af8:	68fb      	ldr	r3, [r7, #12]
 8012afa:	881b      	ldrh	r3, [r3, #0]
 8012afc:	8afa      	ldrh	r2, [r7, #22]
 8012afe:	429a      	cmp	r2, r3
 8012b00:	d109      	bne.n	8012b16 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8012b02:	4b08      	ldr	r3, [pc, #32]	; (8012b24 <mem_link_valid+0x78>)
 8012b04:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8012b06:	693a      	ldr	r2, [r7, #16]
 8012b08:	429a      	cmp	r2, r3
 8012b0a:	d006      	beq.n	8012b1a <mem_link_valid+0x6e>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8012b0c:	693b      	ldr	r3, [r7, #16]
 8012b0e:	885b      	ldrh	r3, [r3, #2]
 8012b10:	8afa      	ldrh	r2, [r7, #22]
 8012b12:	429a      	cmp	r2, r3
 8012b14:	d001      	beq.n	8012b1a <mem_link_valid+0x6e>
    return 0;
 8012b16:	2300      	movs	r3, #0
 8012b18:	e000      	b.n	8012b1c <mem_link_valid+0x70>
  }
  return 1;
 8012b1a:	2301      	movs	r3, #1
}
 8012b1c:	4618      	mov	r0, r3
 8012b1e:	3718      	adds	r7, #24
 8012b20:	46bd      	mov	sp, r7
 8012b22:	bd80      	pop	{r7, pc}
 8012b24:	240406d8 	.word	0x240406d8

08012b28 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8012b28:	b580      	push	{r7, lr}
 8012b2a:	b088      	sub	sp, #32
 8012b2c:	af00      	add	r7, sp, #0
 8012b2e:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	2b00      	cmp	r3, #0
 8012b34:	d070      	beq.n	8012c18 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	f003 0303 	and.w	r3, r3, #3
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	d00d      	beq.n	8012b5c <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8012b40:	4b37      	ldr	r3, [pc, #220]	; (8012c20 <mem_free+0xf8>)
 8012b42:	f240 2273 	movw	r2, #627	; 0x273
 8012b46:	4937      	ldr	r1, [pc, #220]	; (8012c24 <mem_free+0xfc>)
 8012b48:	4837      	ldr	r0, [pc, #220]	; (8012c28 <mem_free+0x100>)
 8012b4a:	f00e faf9 	bl	8021140 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012b4e:	f003 f853 	bl	8015bf8 <sys_arch_protect>
 8012b52:	60f8      	str	r0, [r7, #12]
 8012b54:	68f8      	ldr	r0, [r7, #12]
 8012b56:	f003 f85d 	bl	8015c14 <sys_arch_unprotect>
    return;
 8012b5a:	e05e      	b.n	8012c1a <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	3b08      	subs	r3, #8
 8012b60:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8012b62:	4b32      	ldr	r3, [pc, #200]	; (8012c2c <mem_free+0x104>)
 8012b64:	681b      	ldr	r3, [r3, #0]
 8012b66:	69fa      	ldr	r2, [r7, #28]
 8012b68:	429a      	cmp	r2, r3
 8012b6a:	d306      	bcc.n	8012b7a <mem_free+0x52>
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	f103 020c 	add.w	r2, r3, #12
 8012b72:	4b2f      	ldr	r3, [pc, #188]	; (8012c30 <mem_free+0x108>)
 8012b74:	681b      	ldr	r3, [r3, #0]
 8012b76:	429a      	cmp	r2, r3
 8012b78:	d90d      	bls.n	8012b96 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8012b7a:	4b29      	ldr	r3, [pc, #164]	; (8012c20 <mem_free+0xf8>)
 8012b7c:	f240 227f 	movw	r2, #639	; 0x27f
 8012b80:	492c      	ldr	r1, [pc, #176]	; (8012c34 <mem_free+0x10c>)
 8012b82:	4829      	ldr	r0, [pc, #164]	; (8012c28 <mem_free+0x100>)
 8012b84:	f00e fadc 	bl	8021140 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012b88:	f003 f836 	bl	8015bf8 <sys_arch_protect>
 8012b8c:	6138      	str	r0, [r7, #16]
 8012b8e:	6938      	ldr	r0, [r7, #16]
 8012b90:	f003 f840 	bl	8015c14 <sys_arch_unprotect>
    return;
 8012b94:	e041      	b.n	8012c1a <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8012b96:	4828      	ldr	r0, [pc, #160]	; (8012c38 <mem_free+0x110>)
 8012b98:	f002 ffec 	bl	8015b74 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8012b9c:	69fb      	ldr	r3, [r7, #28]
 8012b9e:	791b      	ldrb	r3, [r3, #4]
 8012ba0:	2b00      	cmp	r3, #0
 8012ba2:	d110      	bne.n	8012bc6 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8012ba4:	4b1e      	ldr	r3, [pc, #120]	; (8012c20 <mem_free+0xf8>)
 8012ba6:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8012baa:	4924      	ldr	r1, [pc, #144]	; (8012c3c <mem_free+0x114>)
 8012bac:	481e      	ldr	r0, [pc, #120]	; (8012c28 <mem_free+0x100>)
 8012bae:	f00e fac7 	bl	8021140 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8012bb2:	4821      	ldr	r0, [pc, #132]	; (8012c38 <mem_free+0x110>)
 8012bb4:	f002 ffed 	bl	8015b92 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012bb8:	f003 f81e 	bl	8015bf8 <sys_arch_protect>
 8012bbc:	6178      	str	r0, [r7, #20]
 8012bbe:	6978      	ldr	r0, [r7, #20]
 8012bc0:	f003 f828 	bl	8015c14 <sys_arch_unprotect>
    return;
 8012bc4:	e029      	b.n	8012c1a <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8012bc6:	69f8      	ldr	r0, [r7, #28]
 8012bc8:	f7ff ff70 	bl	8012aac <mem_link_valid>
 8012bcc:	4603      	mov	r3, r0
 8012bce:	2b00      	cmp	r3, #0
 8012bd0:	d110      	bne.n	8012bf4 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8012bd2:	4b13      	ldr	r3, [pc, #76]	; (8012c20 <mem_free+0xf8>)
 8012bd4:	f240 2295 	movw	r2, #661	; 0x295
 8012bd8:	4919      	ldr	r1, [pc, #100]	; (8012c40 <mem_free+0x118>)
 8012bda:	4813      	ldr	r0, [pc, #76]	; (8012c28 <mem_free+0x100>)
 8012bdc:	f00e fab0 	bl	8021140 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8012be0:	4815      	ldr	r0, [pc, #84]	; (8012c38 <mem_free+0x110>)
 8012be2:	f002 ffd6 	bl	8015b92 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012be6:	f003 f807 	bl	8015bf8 <sys_arch_protect>
 8012bea:	61b8      	str	r0, [r7, #24]
 8012bec:	69b8      	ldr	r0, [r7, #24]
 8012bee:	f003 f811 	bl	8015c14 <sys_arch_unprotect>
    return;
 8012bf2:	e012      	b.n	8012c1a <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8012bf4:	69fb      	ldr	r3, [r7, #28]
 8012bf6:	2200      	movs	r2, #0
 8012bf8:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8012bfa:	4b12      	ldr	r3, [pc, #72]	; (8012c44 <mem_free+0x11c>)
 8012bfc:	681b      	ldr	r3, [r3, #0]
 8012bfe:	69fa      	ldr	r2, [r7, #28]
 8012c00:	429a      	cmp	r2, r3
 8012c02:	d202      	bcs.n	8012c0a <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8012c04:	4a0f      	ldr	r2, [pc, #60]	; (8012c44 <mem_free+0x11c>)
 8012c06:	69fb      	ldr	r3, [r7, #28]
 8012c08:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8012c0a:	69f8      	ldr	r0, [r7, #28]
 8012c0c:	f7ff fe5a 	bl	80128c4 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8012c10:	4809      	ldr	r0, [pc, #36]	; (8012c38 <mem_free+0x110>)
 8012c12:	f002 ffbe 	bl	8015b92 <sys_mutex_unlock>
 8012c16:	e000      	b.n	8012c1a <mem_free+0xf2>
    return;
 8012c18:	bf00      	nop
}
 8012c1a:	3720      	adds	r7, #32
 8012c1c:	46bd      	mov	sp, r7
 8012c1e:	bd80      	pop	{r7, pc}
 8012c20:	080244a4 	.word	0x080244a4
 8012c24:	080245b4 	.word	0x080245b4
 8012c28:	0802450c 	.word	0x0802450c
 8012c2c:	240406d4 	.word	0x240406d4
 8012c30:	240406d8 	.word	0x240406d8
 8012c34:	080245d8 	.word	0x080245d8
 8012c38:	240406dc 	.word	0x240406dc
 8012c3c:	080245f4 	.word	0x080245f4
 8012c40:	0802461c 	.word	0x0802461c
 8012c44:	240406e0 	.word	0x240406e0

08012c48 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8012c48:	b580      	push	{r7, lr}
 8012c4a:	b088      	sub	sp, #32
 8012c4c:	af00      	add	r7, sp, #0
 8012c4e:	6078      	str	r0, [r7, #4]
 8012c50:	460b      	mov	r3, r1
 8012c52:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8012c54:	887b      	ldrh	r3, [r7, #2]
 8012c56:	3303      	adds	r3, #3
 8012c58:	b29b      	uxth	r3, r3
 8012c5a:	f023 0303 	bic.w	r3, r3, #3
 8012c5e:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8012c60:	8bfb      	ldrh	r3, [r7, #30]
 8012c62:	2b0b      	cmp	r3, #11
 8012c64:	d801      	bhi.n	8012c6a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8012c66:	230c      	movs	r3, #12
 8012c68:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8012c6a:	8bfb      	ldrh	r3, [r7, #30]
 8012c6c:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012c70:	4293      	cmp	r3, r2
 8012c72:	d803      	bhi.n	8012c7c <mem_trim+0x34>
 8012c74:	8bfa      	ldrh	r2, [r7, #30]
 8012c76:	887b      	ldrh	r3, [r7, #2]
 8012c78:	429a      	cmp	r2, r3
 8012c7a:	d201      	bcs.n	8012c80 <mem_trim+0x38>
    return NULL;
 8012c7c:	2300      	movs	r3, #0
 8012c7e:	e0dc      	b.n	8012e3a <mem_trim+0x1f2>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8012c80:	4b70      	ldr	r3, [pc, #448]	; (8012e44 <mem_trim+0x1fc>)
 8012c82:	681b      	ldr	r3, [r3, #0]
 8012c84:	687a      	ldr	r2, [r7, #4]
 8012c86:	429a      	cmp	r2, r3
 8012c88:	d304      	bcc.n	8012c94 <mem_trim+0x4c>
 8012c8a:	4b6f      	ldr	r3, [pc, #444]	; (8012e48 <mem_trim+0x200>)
 8012c8c:	681b      	ldr	r3, [r3, #0]
 8012c8e:	687a      	ldr	r2, [r7, #4]
 8012c90:	429a      	cmp	r2, r3
 8012c92:	d306      	bcc.n	8012ca2 <mem_trim+0x5a>
 8012c94:	4b6d      	ldr	r3, [pc, #436]	; (8012e4c <mem_trim+0x204>)
 8012c96:	f240 22d2 	movw	r2, #722	; 0x2d2
 8012c9a:	496d      	ldr	r1, [pc, #436]	; (8012e50 <mem_trim+0x208>)
 8012c9c:	486d      	ldr	r0, [pc, #436]	; (8012e54 <mem_trim+0x20c>)
 8012c9e:	f00e fa4f 	bl	8021140 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8012ca2:	4b68      	ldr	r3, [pc, #416]	; (8012e44 <mem_trim+0x1fc>)
 8012ca4:	681b      	ldr	r3, [r3, #0]
 8012ca6:	687a      	ldr	r2, [r7, #4]
 8012ca8:	429a      	cmp	r2, r3
 8012caa:	d304      	bcc.n	8012cb6 <mem_trim+0x6e>
 8012cac:	4b66      	ldr	r3, [pc, #408]	; (8012e48 <mem_trim+0x200>)
 8012cae:	681b      	ldr	r3, [r3, #0]
 8012cb0:	687a      	ldr	r2, [r7, #4]
 8012cb2:	429a      	cmp	r2, r3
 8012cb4:	d307      	bcc.n	8012cc6 <mem_trim+0x7e>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012cb6:	f002 ff9f 	bl	8015bf8 <sys_arch_protect>
 8012cba:	60b8      	str	r0, [r7, #8]
 8012cbc:	68b8      	ldr	r0, [r7, #8]
 8012cbe:	f002 ffa9 	bl	8015c14 <sys_arch_unprotect>
    return rmem;
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	e0b9      	b.n	8012e3a <mem_trim+0x1f2>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	3b08      	subs	r3, #8
 8012cca:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8012ccc:	69b8      	ldr	r0, [r7, #24]
 8012cce:	f7ff fde7 	bl	80128a0 <mem_to_ptr>
 8012cd2:	4603      	mov	r3, r0
 8012cd4:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8012cd6:	69bb      	ldr	r3, [r7, #24]
 8012cd8:	881a      	ldrh	r2, [r3, #0]
 8012cda:	8afb      	ldrh	r3, [r7, #22]
 8012cdc:	1ad3      	subs	r3, r2, r3
 8012cde:	b29b      	uxth	r3, r3
 8012ce0:	3b08      	subs	r3, #8
 8012ce2:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8012ce4:	8bfa      	ldrh	r2, [r7, #30]
 8012ce6:	8abb      	ldrh	r3, [r7, #20]
 8012ce8:	429a      	cmp	r2, r3
 8012cea:	d906      	bls.n	8012cfa <mem_trim+0xb2>
 8012cec:	4b57      	ldr	r3, [pc, #348]	; (8012e4c <mem_trim+0x204>)
 8012cee:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8012cf2:	4959      	ldr	r1, [pc, #356]	; (8012e58 <mem_trim+0x210>)
 8012cf4:	4857      	ldr	r0, [pc, #348]	; (8012e54 <mem_trim+0x20c>)
 8012cf6:	f00e fa23 	bl	8021140 <iprintf>
  if (newsize > size) {
 8012cfa:	8bfa      	ldrh	r2, [r7, #30]
 8012cfc:	8abb      	ldrh	r3, [r7, #20]
 8012cfe:	429a      	cmp	r2, r3
 8012d00:	d901      	bls.n	8012d06 <mem_trim+0xbe>
    /* not supported */
    return NULL;
 8012d02:	2300      	movs	r3, #0
 8012d04:	e099      	b.n	8012e3a <mem_trim+0x1f2>
  }
  if (newsize == size) {
 8012d06:	8bfa      	ldrh	r2, [r7, #30]
 8012d08:	8abb      	ldrh	r3, [r7, #20]
 8012d0a:	429a      	cmp	r2, r3
 8012d0c:	d101      	bne.n	8012d12 <mem_trim+0xca>
    /* No change in size, simply return */
    return rmem;
 8012d0e:	687b      	ldr	r3, [r7, #4]
 8012d10:	e093      	b.n	8012e3a <mem_trim+0x1f2>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8012d12:	4852      	ldr	r0, [pc, #328]	; (8012e5c <mem_trim+0x214>)
 8012d14:	f002 ff2e 	bl	8015b74 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8012d18:	69bb      	ldr	r3, [r7, #24]
 8012d1a:	881b      	ldrh	r3, [r3, #0]
 8012d1c:	4618      	mov	r0, r3
 8012d1e:	f7ff fdad 	bl	801287c <ptr_to_mem>
 8012d22:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8012d24:	693b      	ldr	r3, [r7, #16]
 8012d26:	791b      	ldrb	r3, [r3, #4]
 8012d28:	2b00      	cmp	r3, #0
 8012d2a:	d141      	bne.n	8012db0 <mem_trim+0x168>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8012d2c:	69bb      	ldr	r3, [r7, #24]
 8012d2e:	881b      	ldrh	r3, [r3, #0]
 8012d30:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012d34:	4293      	cmp	r3, r2
 8012d36:	d106      	bne.n	8012d46 <mem_trim+0xfe>
 8012d38:	4b44      	ldr	r3, [pc, #272]	; (8012e4c <mem_trim+0x204>)
 8012d3a:	f240 22f5 	movw	r2, #757	; 0x2f5
 8012d3e:	4948      	ldr	r1, [pc, #288]	; (8012e60 <mem_trim+0x218>)
 8012d40:	4844      	ldr	r0, [pc, #272]	; (8012e54 <mem_trim+0x20c>)
 8012d42:	f00e f9fd 	bl	8021140 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8012d46:	693b      	ldr	r3, [r7, #16]
 8012d48:	881b      	ldrh	r3, [r3, #0]
 8012d4a:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8012d4c:	8afa      	ldrh	r2, [r7, #22]
 8012d4e:	8bfb      	ldrh	r3, [r7, #30]
 8012d50:	4413      	add	r3, r2
 8012d52:	b29b      	uxth	r3, r3
 8012d54:	3308      	adds	r3, #8
 8012d56:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8012d58:	4b42      	ldr	r3, [pc, #264]	; (8012e64 <mem_trim+0x21c>)
 8012d5a:	681b      	ldr	r3, [r3, #0]
 8012d5c:	693a      	ldr	r2, [r7, #16]
 8012d5e:	429a      	cmp	r2, r3
 8012d60:	d106      	bne.n	8012d70 <mem_trim+0x128>
      lfree = ptr_to_mem(ptr2);
 8012d62:	89fb      	ldrh	r3, [r7, #14]
 8012d64:	4618      	mov	r0, r3
 8012d66:	f7ff fd89 	bl	801287c <ptr_to_mem>
 8012d6a:	4602      	mov	r2, r0
 8012d6c:	4b3d      	ldr	r3, [pc, #244]	; (8012e64 <mem_trim+0x21c>)
 8012d6e:	601a      	str	r2, [r3, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8012d70:	89fb      	ldrh	r3, [r7, #14]
 8012d72:	4618      	mov	r0, r3
 8012d74:	f7ff fd82 	bl	801287c <ptr_to_mem>
 8012d78:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8012d7a:	693b      	ldr	r3, [r7, #16]
 8012d7c:	2200      	movs	r2, #0
 8012d7e:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8012d80:	693b      	ldr	r3, [r7, #16]
 8012d82:	89ba      	ldrh	r2, [r7, #12]
 8012d84:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8012d86:	693b      	ldr	r3, [r7, #16]
 8012d88:	8afa      	ldrh	r2, [r7, #22]
 8012d8a:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8012d8c:	69bb      	ldr	r3, [r7, #24]
 8012d8e:	89fa      	ldrh	r2, [r7, #14]
 8012d90:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8012d92:	693b      	ldr	r3, [r7, #16]
 8012d94:	881b      	ldrh	r3, [r3, #0]
 8012d96:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012d9a:	4293      	cmp	r3, r2
 8012d9c:	d049      	beq.n	8012e32 <mem_trim+0x1ea>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8012d9e:	693b      	ldr	r3, [r7, #16]
 8012da0:	881b      	ldrh	r3, [r3, #0]
 8012da2:	4618      	mov	r0, r3
 8012da4:	f7ff fd6a 	bl	801287c <ptr_to_mem>
 8012da8:	4602      	mov	r2, r0
 8012daa:	89fb      	ldrh	r3, [r7, #14]
 8012dac:	8053      	strh	r3, [r2, #2]
 8012dae:	e040      	b.n	8012e32 <mem_trim+0x1ea>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8012db0:	8bfb      	ldrh	r3, [r7, #30]
 8012db2:	f103 0214 	add.w	r2, r3, #20
 8012db6:	8abb      	ldrh	r3, [r7, #20]
 8012db8:	429a      	cmp	r2, r3
 8012dba:	d83a      	bhi.n	8012e32 <mem_trim+0x1ea>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8012dbc:	8afa      	ldrh	r2, [r7, #22]
 8012dbe:	8bfb      	ldrh	r3, [r7, #30]
 8012dc0:	4413      	add	r3, r2
 8012dc2:	b29b      	uxth	r3, r3
 8012dc4:	3308      	adds	r3, #8
 8012dc6:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8012dc8:	69bb      	ldr	r3, [r7, #24]
 8012dca:	881b      	ldrh	r3, [r3, #0]
 8012dcc:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012dd0:	4293      	cmp	r3, r2
 8012dd2:	d106      	bne.n	8012de2 <mem_trim+0x19a>
 8012dd4:	4b1d      	ldr	r3, [pc, #116]	; (8012e4c <mem_trim+0x204>)
 8012dd6:	f240 3216 	movw	r2, #790	; 0x316
 8012dda:	4921      	ldr	r1, [pc, #132]	; (8012e60 <mem_trim+0x218>)
 8012ddc:	481d      	ldr	r0, [pc, #116]	; (8012e54 <mem_trim+0x20c>)
 8012dde:	f00e f9af 	bl	8021140 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8012de2:	89fb      	ldrh	r3, [r7, #14]
 8012de4:	4618      	mov	r0, r3
 8012de6:	f7ff fd49 	bl	801287c <ptr_to_mem>
 8012dea:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8012dec:	4b1d      	ldr	r3, [pc, #116]	; (8012e64 <mem_trim+0x21c>)
 8012dee:	681b      	ldr	r3, [r3, #0]
 8012df0:	693a      	ldr	r2, [r7, #16]
 8012df2:	429a      	cmp	r2, r3
 8012df4:	d202      	bcs.n	8012dfc <mem_trim+0x1b4>
      lfree = mem2;
 8012df6:	4a1b      	ldr	r2, [pc, #108]	; (8012e64 <mem_trim+0x21c>)
 8012df8:	693b      	ldr	r3, [r7, #16]
 8012dfa:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8012dfc:	693b      	ldr	r3, [r7, #16]
 8012dfe:	2200      	movs	r2, #0
 8012e00:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8012e02:	69bb      	ldr	r3, [r7, #24]
 8012e04:	881a      	ldrh	r2, [r3, #0]
 8012e06:	693b      	ldr	r3, [r7, #16]
 8012e08:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8012e0a:	693b      	ldr	r3, [r7, #16]
 8012e0c:	8afa      	ldrh	r2, [r7, #22]
 8012e0e:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8012e10:	69bb      	ldr	r3, [r7, #24]
 8012e12:	89fa      	ldrh	r2, [r7, #14]
 8012e14:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8012e16:	693b      	ldr	r3, [r7, #16]
 8012e18:	881b      	ldrh	r3, [r3, #0]
 8012e1a:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012e1e:	4293      	cmp	r3, r2
 8012e20:	d007      	beq.n	8012e32 <mem_trim+0x1ea>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8012e22:	693b      	ldr	r3, [r7, #16]
 8012e24:	881b      	ldrh	r3, [r3, #0]
 8012e26:	4618      	mov	r0, r3
 8012e28:	f7ff fd28 	bl	801287c <ptr_to_mem>
 8012e2c:	4602      	mov	r2, r0
 8012e2e:	89fb      	ldrh	r3, [r7, #14]
 8012e30:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8012e32:	480a      	ldr	r0, [pc, #40]	; (8012e5c <mem_trim+0x214>)
 8012e34:	f002 fead 	bl	8015b92 <sys_mutex_unlock>
  return rmem;
 8012e38:	687b      	ldr	r3, [r7, #4]
}
 8012e3a:	4618      	mov	r0, r3
 8012e3c:	3720      	adds	r7, #32
 8012e3e:	46bd      	mov	sp, r7
 8012e40:	bd80      	pop	{r7, pc}
 8012e42:	bf00      	nop
 8012e44:	240406d4 	.word	0x240406d4
 8012e48:	240406d8 	.word	0x240406d8
 8012e4c:	080244a4 	.word	0x080244a4
 8012e50:	08024650 	.word	0x08024650
 8012e54:	0802450c 	.word	0x0802450c
 8012e58:	08024668 	.word	0x08024668
 8012e5c:	240406dc 	.word	0x240406dc
 8012e60:	08024688 	.word	0x08024688
 8012e64:	240406e0 	.word	0x240406e0

08012e68 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8012e68:	b580      	push	{r7, lr}
 8012e6a:	b088      	sub	sp, #32
 8012e6c:	af00      	add	r7, sp, #0
 8012e6e:	4603      	mov	r3, r0
 8012e70:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8012e72:	88fb      	ldrh	r3, [r7, #6]
 8012e74:	2b00      	cmp	r3, #0
 8012e76:	d101      	bne.n	8012e7c <mem_malloc+0x14>
    return NULL;
 8012e78:	2300      	movs	r3, #0
 8012e7a:	e0e6      	b.n	801304a <mem_malloc+0x1e2>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8012e7c:	88fb      	ldrh	r3, [r7, #6]
 8012e7e:	3303      	adds	r3, #3
 8012e80:	b29b      	uxth	r3, r3
 8012e82:	f023 0303 	bic.w	r3, r3, #3
 8012e86:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8012e88:	8bbb      	ldrh	r3, [r7, #28]
 8012e8a:	2b0b      	cmp	r3, #11
 8012e8c:	d801      	bhi.n	8012e92 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8012e8e:	230c      	movs	r3, #12
 8012e90:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8012e92:	8bbb      	ldrh	r3, [r7, #28]
 8012e94:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012e98:	4293      	cmp	r3, r2
 8012e9a:	d803      	bhi.n	8012ea4 <mem_malloc+0x3c>
 8012e9c:	8bba      	ldrh	r2, [r7, #28]
 8012e9e:	88fb      	ldrh	r3, [r7, #6]
 8012ea0:	429a      	cmp	r2, r3
 8012ea2:	d201      	bcs.n	8012ea8 <mem_malloc+0x40>
    return NULL;
 8012ea4:	2300      	movs	r3, #0
 8012ea6:	e0d0      	b.n	801304a <mem_malloc+0x1e2>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8012ea8:	486a      	ldr	r0, [pc, #424]	; (8013054 <mem_malloc+0x1ec>)
 8012eaa:	f002 fe63 	bl	8015b74 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8012eae:	4b6a      	ldr	r3, [pc, #424]	; (8013058 <mem_malloc+0x1f0>)
 8012eb0:	681b      	ldr	r3, [r3, #0]
 8012eb2:	4618      	mov	r0, r3
 8012eb4:	f7ff fcf4 	bl	80128a0 <mem_to_ptr>
 8012eb8:	4603      	mov	r3, r0
 8012eba:	83fb      	strh	r3, [r7, #30]
 8012ebc:	e0b9      	b.n	8013032 <mem_malloc+0x1ca>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8012ebe:	8bfb      	ldrh	r3, [r7, #30]
 8012ec0:	4618      	mov	r0, r3
 8012ec2:	f7ff fcdb 	bl	801287c <ptr_to_mem>
 8012ec6:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8012ec8:	697b      	ldr	r3, [r7, #20]
 8012eca:	791b      	ldrb	r3, [r3, #4]
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	f040 80a9 	bne.w	8013024 <mem_malloc+0x1bc>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8012ed2:	697b      	ldr	r3, [r7, #20]
 8012ed4:	881b      	ldrh	r3, [r3, #0]
 8012ed6:	461a      	mov	r2, r3
 8012ed8:	8bfb      	ldrh	r3, [r7, #30]
 8012eda:	1ad3      	subs	r3, r2, r3
 8012edc:	f1a3 0208 	sub.w	r2, r3, #8
 8012ee0:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8012ee2:	429a      	cmp	r2, r3
 8012ee4:	f0c0 809e 	bcc.w	8013024 <mem_malloc+0x1bc>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8012ee8:	697b      	ldr	r3, [r7, #20]
 8012eea:	881b      	ldrh	r3, [r3, #0]
 8012eec:	461a      	mov	r2, r3
 8012eee:	8bfb      	ldrh	r3, [r7, #30]
 8012ef0:	1ad3      	subs	r3, r2, r3
 8012ef2:	f1a3 0208 	sub.w	r2, r3, #8
 8012ef6:	8bbb      	ldrh	r3, [r7, #28]
 8012ef8:	3314      	adds	r3, #20
 8012efa:	429a      	cmp	r2, r3
 8012efc:	d335      	bcc.n	8012f6a <mem_malloc+0x102>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8012efe:	8bfa      	ldrh	r2, [r7, #30]
 8012f00:	8bbb      	ldrh	r3, [r7, #28]
 8012f02:	4413      	add	r3, r2
 8012f04:	b29b      	uxth	r3, r3
 8012f06:	3308      	adds	r3, #8
 8012f08:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8012f0a:	8a7b      	ldrh	r3, [r7, #18]
 8012f0c:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012f10:	4293      	cmp	r3, r2
 8012f12:	d106      	bne.n	8012f22 <mem_malloc+0xba>
 8012f14:	4b51      	ldr	r3, [pc, #324]	; (801305c <mem_malloc+0x1f4>)
 8012f16:	f240 3287 	movw	r2, #903	; 0x387
 8012f1a:	4951      	ldr	r1, [pc, #324]	; (8013060 <mem_malloc+0x1f8>)
 8012f1c:	4851      	ldr	r0, [pc, #324]	; (8013064 <mem_malloc+0x1fc>)
 8012f1e:	f00e f90f 	bl	8021140 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8012f22:	8a7b      	ldrh	r3, [r7, #18]
 8012f24:	4618      	mov	r0, r3
 8012f26:	f7ff fca9 	bl	801287c <ptr_to_mem>
 8012f2a:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8012f2c:	68fb      	ldr	r3, [r7, #12]
 8012f2e:	2200      	movs	r2, #0
 8012f30:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8012f32:	697b      	ldr	r3, [r7, #20]
 8012f34:	881a      	ldrh	r2, [r3, #0]
 8012f36:	68fb      	ldr	r3, [r7, #12]
 8012f38:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8012f3a:	68fb      	ldr	r3, [r7, #12]
 8012f3c:	8bfa      	ldrh	r2, [r7, #30]
 8012f3e:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8012f40:	697b      	ldr	r3, [r7, #20]
 8012f42:	8a7a      	ldrh	r2, [r7, #18]
 8012f44:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8012f46:	697b      	ldr	r3, [r7, #20]
 8012f48:	2201      	movs	r2, #1
 8012f4a:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8012f4c:	68fb      	ldr	r3, [r7, #12]
 8012f4e:	881b      	ldrh	r3, [r3, #0]
 8012f50:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012f54:	4293      	cmp	r3, r2
 8012f56:	d00b      	beq.n	8012f70 <mem_malloc+0x108>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8012f58:	68fb      	ldr	r3, [r7, #12]
 8012f5a:	881b      	ldrh	r3, [r3, #0]
 8012f5c:	4618      	mov	r0, r3
 8012f5e:	f7ff fc8d 	bl	801287c <ptr_to_mem>
 8012f62:	4602      	mov	r2, r0
 8012f64:	8a7b      	ldrh	r3, [r7, #18]
 8012f66:	8053      	strh	r3, [r2, #2]
 8012f68:	e002      	b.n	8012f70 <mem_malloc+0x108>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8012f6a:	697b      	ldr	r3, [r7, #20]
 8012f6c:	2201      	movs	r2, #1
 8012f6e:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8012f70:	4b39      	ldr	r3, [pc, #228]	; (8013058 <mem_malloc+0x1f0>)
 8012f72:	681b      	ldr	r3, [r3, #0]
 8012f74:	697a      	ldr	r2, [r7, #20]
 8012f76:	429a      	cmp	r2, r3
 8012f78:	d127      	bne.n	8012fca <mem_malloc+0x162>
          struct mem *cur = lfree;
 8012f7a:	4b37      	ldr	r3, [pc, #220]	; (8013058 <mem_malloc+0x1f0>)
 8012f7c:	681b      	ldr	r3, [r3, #0]
 8012f7e:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8012f80:	e005      	b.n	8012f8e <mem_malloc+0x126>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8012f82:	69bb      	ldr	r3, [r7, #24]
 8012f84:	881b      	ldrh	r3, [r3, #0]
 8012f86:	4618      	mov	r0, r3
 8012f88:	f7ff fc78 	bl	801287c <ptr_to_mem>
 8012f8c:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8012f8e:	69bb      	ldr	r3, [r7, #24]
 8012f90:	791b      	ldrb	r3, [r3, #4]
 8012f92:	2b00      	cmp	r3, #0
 8012f94:	d004      	beq.n	8012fa0 <mem_malloc+0x138>
 8012f96:	4b34      	ldr	r3, [pc, #208]	; (8013068 <mem_malloc+0x200>)
 8012f98:	681b      	ldr	r3, [r3, #0]
 8012f9a:	69ba      	ldr	r2, [r7, #24]
 8012f9c:	429a      	cmp	r2, r3
 8012f9e:	d1f0      	bne.n	8012f82 <mem_malloc+0x11a>
          }
          lfree = cur;
 8012fa0:	4a2d      	ldr	r2, [pc, #180]	; (8013058 <mem_malloc+0x1f0>)
 8012fa2:	69bb      	ldr	r3, [r7, #24]
 8012fa4:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8012fa6:	4b2c      	ldr	r3, [pc, #176]	; (8013058 <mem_malloc+0x1f0>)
 8012fa8:	681a      	ldr	r2, [r3, #0]
 8012faa:	4b2f      	ldr	r3, [pc, #188]	; (8013068 <mem_malloc+0x200>)
 8012fac:	681b      	ldr	r3, [r3, #0]
 8012fae:	429a      	cmp	r2, r3
 8012fb0:	d00b      	beq.n	8012fca <mem_malloc+0x162>
 8012fb2:	4b29      	ldr	r3, [pc, #164]	; (8013058 <mem_malloc+0x1f0>)
 8012fb4:	681b      	ldr	r3, [r3, #0]
 8012fb6:	791b      	ldrb	r3, [r3, #4]
 8012fb8:	2b00      	cmp	r3, #0
 8012fba:	d006      	beq.n	8012fca <mem_malloc+0x162>
 8012fbc:	4b27      	ldr	r3, [pc, #156]	; (801305c <mem_malloc+0x1f4>)
 8012fbe:	f240 32b5 	movw	r2, #949	; 0x3b5
 8012fc2:	492a      	ldr	r1, [pc, #168]	; (801306c <mem_malloc+0x204>)
 8012fc4:	4827      	ldr	r0, [pc, #156]	; (8013064 <mem_malloc+0x1fc>)
 8012fc6:	f00e f8bb 	bl	8021140 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8012fca:	4822      	ldr	r0, [pc, #136]	; (8013054 <mem_malloc+0x1ec>)
 8012fcc:	f002 fde1 	bl	8015b92 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8012fd0:	8bba      	ldrh	r2, [r7, #28]
 8012fd2:	697b      	ldr	r3, [r7, #20]
 8012fd4:	4413      	add	r3, r2
 8012fd6:	3308      	adds	r3, #8
 8012fd8:	4a23      	ldr	r2, [pc, #140]	; (8013068 <mem_malloc+0x200>)
 8012fda:	6812      	ldr	r2, [r2, #0]
 8012fdc:	4293      	cmp	r3, r2
 8012fde:	d906      	bls.n	8012fee <mem_malloc+0x186>
 8012fe0:	4b1e      	ldr	r3, [pc, #120]	; (801305c <mem_malloc+0x1f4>)
 8012fe2:	f240 32ba 	movw	r2, #954	; 0x3ba
 8012fe6:	4922      	ldr	r1, [pc, #136]	; (8013070 <mem_malloc+0x208>)
 8012fe8:	481e      	ldr	r0, [pc, #120]	; (8013064 <mem_malloc+0x1fc>)
 8012fea:	f00e f8a9 	bl	8021140 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8012fee:	697b      	ldr	r3, [r7, #20]
 8012ff0:	f003 0303 	and.w	r3, r3, #3
 8012ff4:	2b00      	cmp	r3, #0
 8012ff6:	d006      	beq.n	8013006 <mem_malloc+0x19e>
 8012ff8:	4b18      	ldr	r3, [pc, #96]	; (801305c <mem_malloc+0x1f4>)
 8012ffa:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 8012ffe:	491d      	ldr	r1, [pc, #116]	; (8013074 <mem_malloc+0x20c>)
 8013000:	4818      	ldr	r0, [pc, #96]	; (8013064 <mem_malloc+0x1fc>)
 8013002:	f00e f89d 	bl	8021140 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8013006:	697b      	ldr	r3, [r7, #20]
 8013008:	f003 0303 	and.w	r3, r3, #3
 801300c:	2b00      	cmp	r3, #0
 801300e:	d006      	beq.n	801301e <mem_malloc+0x1b6>
 8013010:	4b12      	ldr	r3, [pc, #72]	; (801305c <mem_malloc+0x1f4>)
 8013012:	f240 32be 	movw	r2, #958	; 0x3be
 8013016:	4918      	ldr	r1, [pc, #96]	; (8013078 <mem_malloc+0x210>)
 8013018:	4812      	ldr	r0, [pc, #72]	; (8013064 <mem_malloc+0x1fc>)
 801301a:	f00e f891 	bl	8021140 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 801301e:	697b      	ldr	r3, [r7, #20]
 8013020:	3308      	adds	r3, #8
 8013022:	e012      	b.n	801304a <mem_malloc+0x1e2>
         ptr = ptr_to_mem(ptr)->next) {
 8013024:	8bfb      	ldrh	r3, [r7, #30]
 8013026:	4618      	mov	r0, r3
 8013028:	f7ff fc28 	bl	801287c <ptr_to_mem>
 801302c:	4603      	mov	r3, r0
 801302e:	881b      	ldrh	r3, [r3, #0]
 8013030:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8013032:	8bfa      	ldrh	r2, [r7, #30]
 8013034:	8bb9      	ldrh	r1, [r7, #28]
 8013036:	f643 73e8 	movw	r3, #16360	; 0x3fe8
 801303a:	1a5b      	subs	r3, r3, r1
 801303c:	429a      	cmp	r2, r3
 801303e:	f4ff af3e 	bcc.w	8012ebe <mem_malloc+0x56>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8013042:	4804      	ldr	r0, [pc, #16]	; (8013054 <mem_malloc+0x1ec>)
 8013044:	f002 fda5 	bl	8015b92 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8013048:	2300      	movs	r3, #0
}
 801304a:	4618      	mov	r0, r3
 801304c:	3720      	adds	r7, #32
 801304e:	46bd      	mov	sp, r7
 8013050:	bd80      	pop	{r7, pc}
 8013052:	bf00      	nop
 8013054:	240406dc 	.word	0x240406dc
 8013058:	240406e0 	.word	0x240406e0
 801305c:	080244a4 	.word	0x080244a4
 8013060:	08024688 	.word	0x08024688
 8013064:	0802450c 	.word	0x0802450c
 8013068:	240406d8 	.word	0x240406d8
 801306c:	0802469c 	.word	0x0802469c
 8013070:	080246b8 	.word	0x080246b8
 8013074:	080246e8 	.word	0x080246e8
 8013078:	08024718 	.word	0x08024718

0801307c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 801307c:	b480      	push	{r7}
 801307e:	b085      	sub	sp, #20
 8013080:	af00      	add	r7, sp, #0
 8013082:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	689b      	ldr	r3, [r3, #8]
 8013088:	2200      	movs	r2, #0
 801308a:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	685b      	ldr	r3, [r3, #4]
 8013090:	3303      	adds	r3, #3
 8013092:	f023 0303 	bic.w	r3, r3, #3
 8013096:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8013098:	2300      	movs	r3, #0
 801309a:	60fb      	str	r3, [r7, #12]
 801309c:	e011      	b.n	80130c2 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	689b      	ldr	r3, [r3, #8]
 80130a2:	681a      	ldr	r2, [r3, #0]
 80130a4:	68bb      	ldr	r3, [r7, #8]
 80130a6:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	689b      	ldr	r3, [r3, #8]
 80130ac:	68ba      	ldr	r2, [r7, #8]
 80130ae:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 80130b0:	687b      	ldr	r3, [r7, #4]
 80130b2:	881b      	ldrh	r3, [r3, #0]
 80130b4:	461a      	mov	r2, r3
 80130b6:	68bb      	ldr	r3, [r7, #8]
 80130b8:	4413      	add	r3, r2
 80130ba:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 80130bc:	68fb      	ldr	r3, [r7, #12]
 80130be:	3301      	adds	r3, #1
 80130c0:	60fb      	str	r3, [r7, #12]
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	885b      	ldrh	r3, [r3, #2]
 80130c6:	461a      	mov	r2, r3
 80130c8:	68fb      	ldr	r3, [r7, #12]
 80130ca:	4293      	cmp	r3, r2
 80130cc:	dbe7      	blt.n	801309e <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80130ce:	bf00      	nop
 80130d0:	3714      	adds	r7, #20
 80130d2:	46bd      	mov	sp, r7
 80130d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130d8:	4770      	bx	lr
	...

080130dc <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80130dc:	b580      	push	{r7, lr}
 80130de:	b082      	sub	sp, #8
 80130e0:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80130e2:	2300      	movs	r3, #0
 80130e4:	80fb      	strh	r3, [r7, #6]
 80130e6:	e009      	b.n	80130fc <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80130e8:	88fb      	ldrh	r3, [r7, #6]
 80130ea:	4a08      	ldr	r2, [pc, #32]	; (801310c <memp_init+0x30>)
 80130ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80130f0:	4618      	mov	r0, r3
 80130f2:	f7ff ffc3 	bl	801307c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80130f6:	88fb      	ldrh	r3, [r7, #6]
 80130f8:	3301      	adds	r3, #1
 80130fa:	80fb      	strh	r3, [r7, #6]
 80130fc:	88fb      	ldrh	r3, [r7, #6]
 80130fe:	2b0c      	cmp	r3, #12
 8013100:	d9f2      	bls.n	80130e8 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8013102:	bf00      	nop
 8013104:	3708      	adds	r7, #8
 8013106:	46bd      	mov	sp, r7
 8013108:	bd80      	pop	{r7, pc}
 801310a:	bf00      	nop
 801310c:	080271d4 	.word	0x080271d4

08013110 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8013110:	b580      	push	{r7, lr}
 8013112:	b084      	sub	sp, #16
 8013114:	af00      	add	r7, sp, #0
 8013116:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8013118:	f002 fd6e 	bl	8015bf8 <sys_arch_protect>
 801311c:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	689b      	ldr	r3, [r3, #8]
 8013122:	681b      	ldr	r3, [r3, #0]
 8013124:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8013126:	68bb      	ldr	r3, [r7, #8]
 8013128:	2b00      	cmp	r3, #0
 801312a:	d015      	beq.n	8013158 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	689b      	ldr	r3, [r3, #8]
 8013130:	68ba      	ldr	r2, [r7, #8]
 8013132:	6812      	ldr	r2, [r2, #0]
 8013134:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8013136:	68bb      	ldr	r3, [r7, #8]
 8013138:	f003 0303 	and.w	r3, r3, #3
 801313c:	2b00      	cmp	r3, #0
 801313e:	d006      	beq.n	801314e <do_memp_malloc_pool+0x3e>
 8013140:	4b09      	ldr	r3, [pc, #36]	; (8013168 <do_memp_malloc_pool+0x58>)
 8013142:	f240 1219 	movw	r2, #281	; 0x119
 8013146:	4909      	ldr	r1, [pc, #36]	; (801316c <do_memp_malloc_pool+0x5c>)
 8013148:	4809      	ldr	r0, [pc, #36]	; (8013170 <do_memp_malloc_pool+0x60>)
 801314a:	f00d fff9 	bl	8021140 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801314e:	68f8      	ldr	r0, [r7, #12]
 8013150:	f002 fd60 	bl	8015c14 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8013154:	68bb      	ldr	r3, [r7, #8]
 8013156:	e003      	b.n	8013160 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8013158:	68f8      	ldr	r0, [r7, #12]
 801315a:	f002 fd5b 	bl	8015c14 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 801315e:	2300      	movs	r3, #0
}
 8013160:	4618      	mov	r0, r3
 8013162:	3710      	adds	r7, #16
 8013164:	46bd      	mov	sp, r7
 8013166:	bd80      	pop	{r7, pc}
 8013168:	0802473c 	.word	0x0802473c
 801316c:	0802478c 	.word	0x0802478c
 8013170:	080247b0 	.word	0x080247b0

08013174 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8013174:	b580      	push	{r7, lr}
 8013176:	b082      	sub	sp, #8
 8013178:	af00      	add	r7, sp, #0
 801317a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	2b00      	cmp	r3, #0
 8013180:	d106      	bne.n	8013190 <memp_malloc_pool+0x1c>
 8013182:	4b0a      	ldr	r3, [pc, #40]	; (80131ac <memp_malloc_pool+0x38>)
 8013184:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8013188:	4909      	ldr	r1, [pc, #36]	; (80131b0 <memp_malloc_pool+0x3c>)
 801318a:	480a      	ldr	r0, [pc, #40]	; (80131b4 <memp_malloc_pool+0x40>)
 801318c:	f00d ffd8 	bl	8021140 <iprintf>
  if (desc == NULL) {
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	2b00      	cmp	r3, #0
 8013194:	d101      	bne.n	801319a <memp_malloc_pool+0x26>
    return NULL;
 8013196:	2300      	movs	r3, #0
 8013198:	e003      	b.n	80131a2 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 801319a:	6878      	ldr	r0, [r7, #4]
 801319c:	f7ff ffb8 	bl	8013110 <do_memp_malloc_pool>
 80131a0:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 80131a2:	4618      	mov	r0, r3
 80131a4:	3708      	adds	r7, #8
 80131a6:	46bd      	mov	sp, r7
 80131a8:	bd80      	pop	{r7, pc}
 80131aa:	bf00      	nop
 80131ac:	0802473c 	.word	0x0802473c
 80131b0:	080247d8 	.word	0x080247d8
 80131b4:	080247b0 	.word	0x080247b0

080131b8 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 80131b8:	b580      	push	{r7, lr}
 80131ba:	b084      	sub	sp, #16
 80131bc:	af00      	add	r7, sp, #0
 80131be:	4603      	mov	r3, r0
 80131c0:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80131c2:	79fb      	ldrb	r3, [r7, #7]
 80131c4:	2b0c      	cmp	r3, #12
 80131c6:	d908      	bls.n	80131da <memp_malloc+0x22>
 80131c8:	4b0a      	ldr	r3, [pc, #40]	; (80131f4 <memp_malloc+0x3c>)
 80131ca:	f240 1257 	movw	r2, #343	; 0x157
 80131ce:	490a      	ldr	r1, [pc, #40]	; (80131f8 <memp_malloc+0x40>)
 80131d0:	480a      	ldr	r0, [pc, #40]	; (80131fc <memp_malloc+0x44>)
 80131d2:	f00d ffb5 	bl	8021140 <iprintf>
 80131d6:	2300      	movs	r3, #0
 80131d8:	e008      	b.n	80131ec <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80131da:	79fb      	ldrb	r3, [r7, #7]
 80131dc:	4a08      	ldr	r2, [pc, #32]	; (8013200 <memp_malloc+0x48>)
 80131de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80131e2:	4618      	mov	r0, r3
 80131e4:	f7ff ff94 	bl	8013110 <do_memp_malloc_pool>
 80131e8:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80131ea:	68fb      	ldr	r3, [r7, #12]
}
 80131ec:	4618      	mov	r0, r3
 80131ee:	3710      	adds	r7, #16
 80131f0:	46bd      	mov	sp, r7
 80131f2:	bd80      	pop	{r7, pc}
 80131f4:	0802473c 	.word	0x0802473c
 80131f8:	080247ec 	.word	0x080247ec
 80131fc:	080247b0 	.word	0x080247b0
 8013200:	080271d4 	.word	0x080271d4

08013204 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8013204:	b580      	push	{r7, lr}
 8013206:	b084      	sub	sp, #16
 8013208:	af00      	add	r7, sp, #0
 801320a:	6078      	str	r0, [r7, #4]
 801320c:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801320e:	683b      	ldr	r3, [r7, #0]
 8013210:	f003 0303 	and.w	r3, r3, #3
 8013214:	2b00      	cmp	r3, #0
 8013216:	d006      	beq.n	8013226 <do_memp_free_pool+0x22>
 8013218:	4b0d      	ldr	r3, [pc, #52]	; (8013250 <do_memp_free_pool+0x4c>)
 801321a:	f240 126d 	movw	r2, #365	; 0x16d
 801321e:	490d      	ldr	r1, [pc, #52]	; (8013254 <do_memp_free_pool+0x50>)
 8013220:	480d      	ldr	r0, [pc, #52]	; (8013258 <do_memp_free_pool+0x54>)
 8013222:	f00d ff8d 	bl	8021140 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8013226:	683b      	ldr	r3, [r7, #0]
 8013228:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 801322a:	f002 fce5 	bl	8015bf8 <sys_arch_protect>
 801322e:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	689b      	ldr	r3, [r3, #8]
 8013234:	681a      	ldr	r2, [r3, #0]
 8013236:	68fb      	ldr	r3, [r7, #12]
 8013238:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	689b      	ldr	r3, [r3, #8]
 801323e:	68fa      	ldr	r2, [r7, #12]
 8013240:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8013242:	68b8      	ldr	r0, [r7, #8]
 8013244:	f002 fce6 	bl	8015c14 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8013248:	bf00      	nop
 801324a:	3710      	adds	r7, #16
 801324c:	46bd      	mov	sp, r7
 801324e:	bd80      	pop	{r7, pc}
 8013250:	0802473c 	.word	0x0802473c
 8013254:	0802480c 	.word	0x0802480c
 8013258:	080247b0 	.word	0x080247b0

0801325c <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 801325c:	b580      	push	{r7, lr}
 801325e:	b082      	sub	sp, #8
 8013260:	af00      	add	r7, sp, #0
 8013262:	6078      	str	r0, [r7, #4]
 8013264:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	2b00      	cmp	r3, #0
 801326a:	d106      	bne.n	801327a <memp_free_pool+0x1e>
 801326c:	4b0a      	ldr	r3, [pc, #40]	; (8013298 <memp_free_pool+0x3c>)
 801326e:	f240 1295 	movw	r2, #405	; 0x195
 8013272:	490a      	ldr	r1, [pc, #40]	; (801329c <memp_free_pool+0x40>)
 8013274:	480a      	ldr	r0, [pc, #40]	; (80132a0 <memp_free_pool+0x44>)
 8013276:	f00d ff63 	bl	8021140 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	2b00      	cmp	r3, #0
 801327e:	d007      	beq.n	8013290 <memp_free_pool+0x34>
 8013280:	683b      	ldr	r3, [r7, #0]
 8013282:	2b00      	cmp	r3, #0
 8013284:	d004      	beq.n	8013290 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8013286:	6839      	ldr	r1, [r7, #0]
 8013288:	6878      	ldr	r0, [r7, #4]
 801328a:	f7ff ffbb 	bl	8013204 <do_memp_free_pool>
 801328e:	e000      	b.n	8013292 <memp_free_pool+0x36>
    return;
 8013290:	bf00      	nop
}
 8013292:	3708      	adds	r7, #8
 8013294:	46bd      	mov	sp, r7
 8013296:	bd80      	pop	{r7, pc}
 8013298:	0802473c 	.word	0x0802473c
 801329c:	080247d8 	.word	0x080247d8
 80132a0:	080247b0 	.word	0x080247b0

080132a4 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 80132a4:	b580      	push	{r7, lr}
 80132a6:	b082      	sub	sp, #8
 80132a8:	af00      	add	r7, sp, #0
 80132aa:	4603      	mov	r3, r0
 80132ac:	6039      	str	r1, [r7, #0]
 80132ae:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80132b0:	79fb      	ldrb	r3, [r7, #7]
 80132b2:	2b0c      	cmp	r3, #12
 80132b4:	d907      	bls.n	80132c6 <memp_free+0x22>
 80132b6:	4b0c      	ldr	r3, [pc, #48]	; (80132e8 <memp_free+0x44>)
 80132b8:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 80132bc:	490b      	ldr	r1, [pc, #44]	; (80132ec <memp_free+0x48>)
 80132be:	480c      	ldr	r0, [pc, #48]	; (80132f0 <memp_free+0x4c>)
 80132c0:	f00d ff3e 	bl	8021140 <iprintf>
 80132c4:	e00c      	b.n	80132e0 <memp_free+0x3c>

  if (mem == NULL) {
 80132c6:	683b      	ldr	r3, [r7, #0]
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d008      	beq.n	80132de <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80132cc:	79fb      	ldrb	r3, [r7, #7]
 80132ce:	4a09      	ldr	r2, [pc, #36]	; (80132f4 <memp_free+0x50>)
 80132d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80132d4:	6839      	ldr	r1, [r7, #0]
 80132d6:	4618      	mov	r0, r3
 80132d8:	f7ff ff94 	bl	8013204 <do_memp_free_pool>
 80132dc:	e000      	b.n	80132e0 <memp_free+0x3c>
    return;
 80132de:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80132e0:	3708      	adds	r7, #8
 80132e2:	46bd      	mov	sp, r7
 80132e4:	bd80      	pop	{r7, pc}
 80132e6:	bf00      	nop
 80132e8:	0802473c 	.word	0x0802473c
 80132ec:	0802482c 	.word	0x0802482c
 80132f0:	080247b0 	.word	0x080247b0
 80132f4:	080271d4 	.word	0x080271d4

080132f8 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 80132f8:	b580      	push	{r7, lr}
 80132fa:	b082      	sub	sp, #8
 80132fc:	af00      	add	r7, sp, #0
 80132fe:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	2b00      	cmp	r3, #0
 8013304:	d013      	beq.n	801332e <netbuf_delete+0x36>
    if (buf->p != NULL) {
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	681b      	ldr	r3, [r3, #0]
 801330a:	2b00      	cmp	r3, #0
 801330c:	d00b      	beq.n	8013326 <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	681b      	ldr	r3, [r3, #0]
 8013312:	4618      	mov	r0, r3
 8013314:	f000 ff2a 	bl	801416c <pbuf_free>
      buf->p = buf->ptr = NULL;
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	2200      	movs	r2, #0
 801331c:	605a      	str	r2, [r3, #4]
 801331e:	687b      	ldr	r3, [r7, #4]
 8013320:	685a      	ldr	r2, [r3, #4]
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 8013326:	6879      	ldr	r1, [r7, #4]
 8013328:	2006      	movs	r0, #6
 801332a:	f7ff ffbb 	bl	80132a4 <memp_free>
  }
}
 801332e:	bf00      	nop
 8013330:	3708      	adds	r7, #8
 8013332:	46bd      	mov	sp, r7
 8013334:	bd80      	pop	{r7, pc}
	...

08013338 <netbuf_free>:
 *
 * @param buf pointer to the netbuf which contains the packet buffer to free
 */
void
netbuf_free(struct netbuf *buf)
{
 8013338:	b580      	push	{r7, lr}
 801333a:	b082      	sub	sp, #8
 801333c:	af00      	add	r7, sp, #0
 801333e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_free: invalid buf", (buf != NULL), return;);
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	2b00      	cmp	r3, #0
 8013344:	d106      	bne.n	8013354 <netbuf_free+0x1c>
 8013346:	4b0d      	ldr	r3, [pc, #52]	; (801337c <netbuf_free+0x44>)
 8013348:	2281      	movs	r2, #129	; 0x81
 801334a:	490d      	ldr	r1, [pc, #52]	; (8013380 <netbuf_free+0x48>)
 801334c:	480d      	ldr	r0, [pc, #52]	; (8013384 <netbuf_free+0x4c>)
 801334e:	f00d fef7 	bl	8021140 <iprintf>
 8013352:	e00f      	b.n	8013374 <netbuf_free+0x3c>
  if (buf->p != NULL) {
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	681b      	ldr	r3, [r3, #0]
 8013358:	2b00      	cmp	r3, #0
 801335a:	d004      	beq.n	8013366 <netbuf_free+0x2e>
    pbuf_free(buf->p);
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	681b      	ldr	r3, [r3, #0]
 8013360:	4618      	mov	r0, r3
 8013362:	f000 ff03 	bl	801416c <pbuf_free>
  }
  buf->p = buf->ptr = NULL;
 8013366:	687b      	ldr	r3, [r7, #4]
 8013368:	2200      	movs	r2, #0
 801336a:	605a      	str	r2, [r3, #4]
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	685a      	ldr	r2, [r3, #4]
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	601a      	str	r2, [r3, #0]
#if LWIP_CHECKSUM_ON_COPY
  buf->flags = 0;
  buf->toport_chksum = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
}
 8013374:	3708      	adds	r7, #8
 8013376:	46bd      	mov	sp, r7
 8013378:	bd80      	pop	{r7, pc}
 801337a:	bf00      	nop
 801337c:	08024848 	.word	0x08024848
 8013380:	08024900 	.word	0x08024900
 8013384:	080248b4 	.word	0x080248b4

08013388 <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 8013388:	b580      	push	{r7, lr}
 801338a:	b084      	sub	sp, #16
 801338c:	af00      	add	r7, sp, #0
 801338e:	60f8      	str	r0, [r7, #12]
 8013390:	60b9      	str	r1, [r7, #8]
 8013392:	4613      	mov	r3, r2
 8013394:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 8013396:	68fb      	ldr	r3, [r7, #12]
 8013398:	2b00      	cmp	r3, #0
 801339a:	d108      	bne.n	80133ae <netbuf_ref+0x26>
 801339c:	4b1c      	ldr	r3, [pc, #112]	; (8013410 <netbuf_ref+0x88>)
 801339e:	2299      	movs	r2, #153	; 0x99
 80133a0:	491c      	ldr	r1, [pc, #112]	; (8013414 <netbuf_ref+0x8c>)
 80133a2:	481d      	ldr	r0, [pc, #116]	; (8013418 <netbuf_ref+0x90>)
 80133a4:	f00d fecc 	bl	8021140 <iprintf>
 80133a8:	f06f 030f 	mvn.w	r3, #15
 80133ac:	e02b      	b.n	8013406 <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 80133ae:	68fb      	ldr	r3, [r7, #12]
 80133b0:	681b      	ldr	r3, [r3, #0]
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d004      	beq.n	80133c0 <netbuf_ref+0x38>
    pbuf_free(buf->p);
 80133b6:	68fb      	ldr	r3, [r7, #12]
 80133b8:	681b      	ldr	r3, [r3, #0]
 80133ba:	4618      	mov	r0, r3
 80133bc:	f000 fed6 	bl	801416c <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 80133c0:	2241      	movs	r2, #65	; 0x41
 80133c2:	2100      	movs	r1, #0
 80133c4:	2036      	movs	r0, #54	; 0x36
 80133c6:	f000 fbbf 	bl	8013b48 <pbuf_alloc>
 80133ca:	4602      	mov	r2, r0
 80133cc:	68fb      	ldr	r3, [r7, #12]
 80133ce:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 80133d0:	68fb      	ldr	r3, [r7, #12]
 80133d2:	681b      	ldr	r3, [r3, #0]
 80133d4:	2b00      	cmp	r3, #0
 80133d6:	d105      	bne.n	80133e4 <netbuf_ref+0x5c>
    buf->ptr = NULL;
 80133d8:	68fb      	ldr	r3, [r7, #12]
 80133da:	2200      	movs	r2, #0
 80133dc:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 80133de:	f04f 33ff 	mov.w	r3, #4294967295
 80133e2:	e010      	b.n	8013406 <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 80133e4:	68fb      	ldr	r3, [r7, #12]
 80133e6:	681b      	ldr	r3, [r3, #0]
 80133e8:	68ba      	ldr	r2, [r7, #8]
 80133ea:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 80133ec:	68fb      	ldr	r3, [r7, #12]
 80133ee:	681b      	ldr	r3, [r3, #0]
 80133f0:	88fa      	ldrh	r2, [r7, #6]
 80133f2:	811a      	strh	r2, [r3, #8]
 80133f4:	68fa      	ldr	r2, [r7, #12]
 80133f6:	6812      	ldr	r2, [r2, #0]
 80133f8:	891b      	ldrh	r3, [r3, #8]
 80133fa:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 80133fc:	68fb      	ldr	r3, [r7, #12]
 80133fe:	681a      	ldr	r2, [r3, #0]
 8013400:	68fb      	ldr	r3, [r7, #12]
 8013402:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 8013404:	2300      	movs	r3, #0
}
 8013406:	4618      	mov	r0, r3
 8013408:	3710      	adds	r7, #16
 801340a:	46bd      	mov	sp, r7
 801340c:	bd80      	pop	{r7, pc}
 801340e:	bf00      	nop
 8013410:	08024848 	.word	0x08024848
 8013414:	0802491c 	.word	0x0802491c
 8013418:	080248b4 	.word	0x080248b4

0801341c <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 801341c:	b480      	push	{r7}
 801341e:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8013420:	bf00      	nop
 8013422:	46bd      	mov	sp, r7
 8013424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013428:	4770      	bx	lr
	...

0801342c <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 801342c:	b580      	push	{r7, lr}
 801342e:	b086      	sub	sp, #24
 8013430:	af00      	add	r7, sp, #0
 8013432:	60f8      	str	r0, [r7, #12]
 8013434:	60b9      	str	r1, [r7, #8]
 8013436:	607a      	str	r2, [r7, #4]
 8013438:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 801343a:	68fb      	ldr	r3, [r7, #12]
 801343c:	2b00      	cmp	r3, #0
 801343e:	d108      	bne.n	8013452 <netif_add+0x26>
 8013440:	4b57      	ldr	r3, [pc, #348]	; (80135a0 <netif_add+0x174>)
 8013442:	f240 1227 	movw	r2, #295	; 0x127
 8013446:	4957      	ldr	r1, [pc, #348]	; (80135a4 <netif_add+0x178>)
 8013448:	4857      	ldr	r0, [pc, #348]	; (80135a8 <netif_add+0x17c>)
 801344a:	f00d fe79 	bl	8021140 <iprintf>
 801344e:	2300      	movs	r3, #0
 8013450:	e0a2      	b.n	8013598 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8013452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013454:	2b00      	cmp	r3, #0
 8013456:	d108      	bne.n	801346a <netif_add+0x3e>
 8013458:	4b51      	ldr	r3, [pc, #324]	; (80135a0 <netif_add+0x174>)
 801345a:	f44f 7294 	mov.w	r2, #296	; 0x128
 801345e:	4953      	ldr	r1, [pc, #332]	; (80135ac <netif_add+0x180>)
 8013460:	4851      	ldr	r0, [pc, #324]	; (80135a8 <netif_add+0x17c>)
 8013462:	f00d fe6d 	bl	8021140 <iprintf>
 8013466:	2300      	movs	r3, #0
 8013468:	e096      	b.n	8013598 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 801346a:	68bb      	ldr	r3, [r7, #8]
 801346c:	2b00      	cmp	r3, #0
 801346e:	d101      	bne.n	8013474 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8013470:	4b4f      	ldr	r3, [pc, #316]	; (80135b0 <netif_add+0x184>)
 8013472:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	2b00      	cmp	r3, #0
 8013478:	d101      	bne.n	801347e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801347a:	4b4d      	ldr	r3, [pc, #308]	; (80135b0 <netif_add+0x184>)
 801347c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801347e:	683b      	ldr	r3, [r7, #0]
 8013480:	2b00      	cmp	r3, #0
 8013482:	d101      	bne.n	8013488 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8013484:	4b4a      	ldr	r3, [pc, #296]	; (80135b0 <netif_add+0x184>)
 8013486:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8013488:	68fb      	ldr	r3, [r7, #12]
 801348a:	2200      	movs	r2, #0
 801348c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801348e:	68fb      	ldr	r3, [r7, #12]
 8013490:	2200      	movs	r2, #0
 8013492:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8013494:	68fb      	ldr	r3, [r7, #12]
 8013496:	2200      	movs	r2, #0
 8013498:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801349a:	68fb      	ldr	r3, [r7, #12]
 801349c:	4a45      	ldr	r2, [pc, #276]	; (80135b4 <netif_add+0x188>)
 801349e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 80134a0:	68fb      	ldr	r3, [r7, #12]
 80134a2:	2200      	movs	r2, #0
 80134a4:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 80134a6:	68fb      	ldr	r3, [r7, #12]
 80134a8:	2200      	movs	r2, #0
 80134aa:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	2200      	movs	r2, #0
 80134b2:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 80134b4:	68fb      	ldr	r3, [r7, #12]
 80134b6:	6a3a      	ldr	r2, [r7, #32]
 80134b8:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 80134ba:	4b3f      	ldr	r3, [pc, #252]	; (80135b8 <netif_add+0x18c>)
 80134bc:	781a      	ldrb	r2, [r3, #0]
 80134be:	68fb      	ldr	r3, [r7, #12]
 80134c0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 80134c4:	68fb      	ldr	r3, [r7, #12]
 80134c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80134c8:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 80134ca:	683b      	ldr	r3, [r7, #0]
 80134cc:	687a      	ldr	r2, [r7, #4]
 80134ce:	68b9      	ldr	r1, [r7, #8]
 80134d0:	68f8      	ldr	r0, [r7, #12]
 80134d2:	f000 f913 	bl	80136fc <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 80134d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134d8:	68f8      	ldr	r0, [r7, #12]
 80134da:	4798      	blx	r3
 80134dc:	4603      	mov	r3, r0
 80134de:	2b00      	cmp	r3, #0
 80134e0:	d001      	beq.n	80134e6 <netif_add+0xba>
    return NULL;
 80134e2:	2300      	movs	r3, #0
 80134e4:	e058      	b.n	8013598 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 80134e6:	68fb      	ldr	r3, [r7, #12]
 80134e8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80134ec:	2bff      	cmp	r3, #255	; 0xff
 80134ee:	d103      	bne.n	80134f8 <netif_add+0xcc>
        netif->num = 0;
 80134f0:	68fb      	ldr	r3, [r7, #12]
 80134f2:	2200      	movs	r2, #0
 80134f4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 80134f8:	2300      	movs	r3, #0
 80134fa:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80134fc:	4b2f      	ldr	r3, [pc, #188]	; (80135bc <netif_add+0x190>)
 80134fe:	681b      	ldr	r3, [r3, #0]
 8013500:	617b      	str	r3, [r7, #20]
 8013502:	e02b      	b.n	801355c <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8013504:	697a      	ldr	r2, [r7, #20]
 8013506:	68fb      	ldr	r3, [r7, #12]
 8013508:	429a      	cmp	r2, r3
 801350a:	d106      	bne.n	801351a <netif_add+0xee>
 801350c:	4b24      	ldr	r3, [pc, #144]	; (80135a0 <netif_add+0x174>)
 801350e:	f240 128b 	movw	r2, #395	; 0x18b
 8013512:	492b      	ldr	r1, [pc, #172]	; (80135c0 <netif_add+0x194>)
 8013514:	4824      	ldr	r0, [pc, #144]	; (80135a8 <netif_add+0x17c>)
 8013516:	f00d fe13 	bl	8021140 <iprintf>
        num_netifs++;
 801351a:	693b      	ldr	r3, [r7, #16]
 801351c:	3301      	adds	r3, #1
 801351e:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8013520:	693b      	ldr	r3, [r7, #16]
 8013522:	2bff      	cmp	r3, #255	; 0xff
 8013524:	dd06      	ble.n	8013534 <netif_add+0x108>
 8013526:	4b1e      	ldr	r3, [pc, #120]	; (80135a0 <netif_add+0x174>)
 8013528:	f240 128d 	movw	r2, #397	; 0x18d
 801352c:	4925      	ldr	r1, [pc, #148]	; (80135c4 <netif_add+0x198>)
 801352e:	481e      	ldr	r0, [pc, #120]	; (80135a8 <netif_add+0x17c>)
 8013530:	f00d fe06 	bl	8021140 <iprintf>
        if (netif2->num == netif->num) {
 8013534:	697b      	ldr	r3, [r7, #20]
 8013536:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013540:	429a      	cmp	r2, r3
 8013542:	d108      	bne.n	8013556 <netif_add+0x12a>
          netif->num++;
 8013544:	68fb      	ldr	r3, [r7, #12]
 8013546:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801354a:	3301      	adds	r3, #1
 801354c:	b2da      	uxtb	r2, r3
 801354e:	68fb      	ldr	r3, [r7, #12]
 8013550:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 8013554:	e005      	b.n	8013562 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8013556:	697b      	ldr	r3, [r7, #20]
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	617b      	str	r3, [r7, #20]
 801355c:	697b      	ldr	r3, [r7, #20]
 801355e:	2b00      	cmp	r3, #0
 8013560:	d1d0      	bne.n	8013504 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8013562:	697b      	ldr	r3, [r7, #20]
 8013564:	2b00      	cmp	r3, #0
 8013566:	d1be      	bne.n	80134e6 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8013568:	68fb      	ldr	r3, [r7, #12]
 801356a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801356e:	2bfe      	cmp	r3, #254	; 0xfe
 8013570:	d103      	bne.n	801357a <netif_add+0x14e>
    netif_num = 0;
 8013572:	4b11      	ldr	r3, [pc, #68]	; (80135b8 <netif_add+0x18c>)
 8013574:	2200      	movs	r2, #0
 8013576:	701a      	strb	r2, [r3, #0]
 8013578:	e006      	b.n	8013588 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 801357a:	68fb      	ldr	r3, [r7, #12]
 801357c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013580:	3301      	adds	r3, #1
 8013582:	b2da      	uxtb	r2, r3
 8013584:	4b0c      	ldr	r3, [pc, #48]	; (80135b8 <netif_add+0x18c>)
 8013586:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8013588:	4b0c      	ldr	r3, [pc, #48]	; (80135bc <netif_add+0x190>)
 801358a:	681a      	ldr	r2, [r3, #0]
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8013590:	4a0a      	ldr	r2, [pc, #40]	; (80135bc <netif_add+0x190>)
 8013592:	68fb      	ldr	r3, [r7, #12]
 8013594:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8013596:	68fb      	ldr	r3, [r7, #12]
}
 8013598:	4618      	mov	r0, r3
 801359a:	3718      	adds	r7, #24
 801359c:	46bd      	mov	sp, r7
 801359e:	bd80      	pop	{r7, pc}
 80135a0:	080249fc 	.word	0x080249fc
 80135a4:	08024aac 	.word	0x08024aac
 80135a8:	08024a68 	.word	0x08024a68
 80135ac:	08024ac8 	.word	0x08024ac8
 80135b0:	08027134 	.word	0x08027134
 80135b4:	080139d7 	.word	0x080139d7
 80135b8:	24040718 	.word	0x24040718
 80135bc:	24048e70 	.word	0x24048e70
 80135c0:	08024aec 	.word	0x08024aec
 80135c4:	08024b00 	.word	0x08024b00

080135c8 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80135c8:	b580      	push	{r7, lr}
 80135ca:	b082      	sub	sp, #8
 80135cc:	af00      	add	r7, sp, #0
 80135ce:	6078      	str	r0, [r7, #4]
 80135d0:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 80135d2:	6839      	ldr	r1, [r7, #0]
 80135d4:	6878      	ldr	r0, [r7, #4]
 80135d6:	f004 f8ef 	bl	80177b8 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 80135da:	6839      	ldr	r1, [r7, #0]
 80135dc:	6878      	ldr	r0, [r7, #4]
 80135de:	f009 fbe1 	bl	801cda4 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 80135e2:	bf00      	nop
 80135e4:	3708      	adds	r7, #8
 80135e6:	46bd      	mov	sp, r7
 80135e8:	bd80      	pop	{r7, pc}
	...

080135ec <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80135ec:	b580      	push	{r7, lr}
 80135ee:	b086      	sub	sp, #24
 80135f0:	af00      	add	r7, sp, #0
 80135f2:	60f8      	str	r0, [r7, #12]
 80135f4:	60b9      	str	r1, [r7, #8]
 80135f6:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80135f8:	68bb      	ldr	r3, [r7, #8]
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	d106      	bne.n	801360c <netif_do_set_ipaddr+0x20>
 80135fe:	4b1d      	ldr	r3, [pc, #116]	; (8013674 <netif_do_set_ipaddr+0x88>)
 8013600:	f240 12cb 	movw	r2, #459	; 0x1cb
 8013604:	491c      	ldr	r1, [pc, #112]	; (8013678 <netif_do_set_ipaddr+0x8c>)
 8013606:	481d      	ldr	r0, [pc, #116]	; (801367c <netif_do_set_ipaddr+0x90>)
 8013608:	f00d fd9a 	bl	8021140 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	2b00      	cmp	r3, #0
 8013610:	d106      	bne.n	8013620 <netif_do_set_ipaddr+0x34>
 8013612:	4b18      	ldr	r3, [pc, #96]	; (8013674 <netif_do_set_ipaddr+0x88>)
 8013614:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8013618:	4917      	ldr	r1, [pc, #92]	; (8013678 <netif_do_set_ipaddr+0x8c>)
 801361a:	4818      	ldr	r0, [pc, #96]	; (801367c <netif_do_set_ipaddr+0x90>)
 801361c:	f00d fd90 	bl	8021140 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8013620:	68bb      	ldr	r3, [r7, #8]
 8013622:	681a      	ldr	r2, [r3, #0]
 8013624:	68fb      	ldr	r3, [r7, #12]
 8013626:	3304      	adds	r3, #4
 8013628:	681b      	ldr	r3, [r3, #0]
 801362a:	429a      	cmp	r2, r3
 801362c:	d01c      	beq.n	8013668 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 801362e:	68bb      	ldr	r3, [r7, #8]
 8013630:	681b      	ldr	r3, [r3, #0]
 8013632:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8013634:	68fb      	ldr	r3, [r7, #12]
 8013636:	3304      	adds	r3, #4
 8013638:	681a      	ldr	r2, [r3, #0]
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 801363e:	f107 0314 	add.w	r3, r7, #20
 8013642:	4619      	mov	r1, r3
 8013644:	6878      	ldr	r0, [r7, #4]
 8013646:	f7ff ffbf 	bl	80135c8 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801364a:	68bb      	ldr	r3, [r7, #8]
 801364c:	2b00      	cmp	r3, #0
 801364e:	d002      	beq.n	8013656 <netif_do_set_ipaddr+0x6a>
 8013650:	68bb      	ldr	r3, [r7, #8]
 8013652:	681b      	ldr	r3, [r3, #0]
 8013654:	e000      	b.n	8013658 <netif_do_set_ipaddr+0x6c>
 8013656:	2300      	movs	r3, #0
 8013658:	68fa      	ldr	r2, [r7, #12]
 801365a:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 801365c:	2101      	movs	r1, #1
 801365e:	68f8      	ldr	r0, [r7, #12]
 8013660:	f000 f8d2 	bl	8013808 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8013664:	2301      	movs	r3, #1
 8013666:	e000      	b.n	801366a <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8013668:	2300      	movs	r3, #0
}
 801366a:	4618      	mov	r0, r3
 801366c:	3718      	adds	r7, #24
 801366e:	46bd      	mov	sp, r7
 8013670:	bd80      	pop	{r7, pc}
 8013672:	bf00      	nop
 8013674:	080249fc 	.word	0x080249fc
 8013678:	08024b30 	.word	0x08024b30
 801367c:	08024a68 	.word	0x08024a68

08013680 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8013680:	b480      	push	{r7}
 8013682:	b085      	sub	sp, #20
 8013684:	af00      	add	r7, sp, #0
 8013686:	60f8      	str	r0, [r7, #12]
 8013688:	60b9      	str	r1, [r7, #8]
 801368a:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 801368c:	68bb      	ldr	r3, [r7, #8]
 801368e:	681a      	ldr	r2, [r3, #0]
 8013690:	68fb      	ldr	r3, [r7, #12]
 8013692:	3308      	adds	r3, #8
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	429a      	cmp	r2, r3
 8013698:	d00a      	beq.n	80136b0 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801369a:	68bb      	ldr	r3, [r7, #8]
 801369c:	2b00      	cmp	r3, #0
 801369e:	d002      	beq.n	80136a6 <netif_do_set_netmask+0x26>
 80136a0:	68bb      	ldr	r3, [r7, #8]
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	e000      	b.n	80136a8 <netif_do_set_netmask+0x28>
 80136a6:	2300      	movs	r3, #0
 80136a8:	68fa      	ldr	r2, [r7, #12]
 80136aa:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 80136ac:	2301      	movs	r3, #1
 80136ae:	e000      	b.n	80136b2 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 80136b0:	2300      	movs	r3, #0
}
 80136b2:	4618      	mov	r0, r3
 80136b4:	3714      	adds	r7, #20
 80136b6:	46bd      	mov	sp, r7
 80136b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136bc:	4770      	bx	lr

080136be <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 80136be:	b480      	push	{r7}
 80136c0:	b085      	sub	sp, #20
 80136c2:	af00      	add	r7, sp, #0
 80136c4:	60f8      	str	r0, [r7, #12]
 80136c6:	60b9      	str	r1, [r7, #8]
 80136c8:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80136ca:	68bb      	ldr	r3, [r7, #8]
 80136cc:	681a      	ldr	r2, [r3, #0]
 80136ce:	68fb      	ldr	r3, [r7, #12]
 80136d0:	330c      	adds	r3, #12
 80136d2:	681b      	ldr	r3, [r3, #0]
 80136d4:	429a      	cmp	r2, r3
 80136d6:	d00a      	beq.n	80136ee <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80136d8:	68bb      	ldr	r3, [r7, #8]
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d002      	beq.n	80136e4 <netif_do_set_gw+0x26>
 80136de:	68bb      	ldr	r3, [r7, #8]
 80136e0:	681b      	ldr	r3, [r3, #0]
 80136e2:	e000      	b.n	80136e6 <netif_do_set_gw+0x28>
 80136e4:	2300      	movs	r3, #0
 80136e6:	68fa      	ldr	r2, [r7, #12]
 80136e8:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80136ea:	2301      	movs	r3, #1
 80136ec:	e000      	b.n	80136f0 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80136ee:	2300      	movs	r3, #0
}
 80136f0:	4618      	mov	r0, r3
 80136f2:	3714      	adds	r7, #20
 80136f4:	46bd      	mov	sp, r7
 80136f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136fa:	4770      	bx	lr

080136fc <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80136fc:	b580      	push	{r7, lr}
 80136fe:	b088      	sub	sp, #32
 8013700:	af00      	add	r7, sp, #0
 8013702:	60f8      	str	r0, [r7, #12]
 8013704:	60b9      	str	r1, [r7, #8]
 8013706:	607a      	str	r2, [r7, #4]
 8013708:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 801370a:	2300      	movs	r3, #0
 801370c:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 801370e:	2300      	movs	r3, #0
 8013710:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8013712:	68bb      	ldr	r3, [r7, #8]
 8013714:	2b00      	cmp	r3, #0
 8013716:	d101      	bne.n	801371c <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8013718:	4b1c      	ldr	r3, [pc, #112]	; (801378c <netif_set_addr+0x90>)
 801371a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	2b00      	cmp	r3, #0
 8013720:	d101      	bne.n	8013726 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8013722:	4b1a      	ldr	r3, [pc, #104]	; (801378c <netif_set_addr+0x90>)
 8013724:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8013726:	683b      	ldr	r3, [r7, #0]
 8013728:	2b00      	cmp	r3, #0
 801372a:	d101      	bne.n	8013730 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 801372c:	4b17      	ldr	r3, [pc, #92]	; (801378c <netif_set_addr+0x90>)
 801372e:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8013730:	68bb      	ldr	r3, [r7, #8]
 8013732:	2b00      	cmp	r3, #0
 8013734:	d003      	beq.n	801373e <netif_set_addr+0x42>
 8013736:	68bb      	ldr	r3, [r7, #8]
 8013738:	681b      	ldr	r3, [r3, #0]
 801373a:	2b00      	cmp	r3, #0
 801373c:	d101      	bne.n	8013742 <netif_set_addr+0x46>
 801373e:	2301      	movs	r3, #1
 8013740:	e000      	b.n	8013744 <netif_set_addr+0x48>
 8013742:	2300      	movs	r3, #0
 8013744:	617b      	str	r3, [r7, #20]
  if (remove) {
 8013746:	697b      	ldr	r3, [r7, #20]
 8013748:	2b00      	cmp	r3, #0
 801374a:	d006      	beq.n	801375a <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801374c:	f107 0310 	add.w	r3, r7, #16
 8013750:	461a      	mov	r2, r3
 8013752:	68b9      	ldr	r1, [r7, #8]
 8013754:	68f8      	ldr	r0, [r7, #12]
 8013756:	f7ff ff49 	bl	80135ec <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 801375a:	69fa      	ldr	r2, [r7, #28]
 801375c:	6879      	ldr	r1, [r7, #4]
 801375e:	68f8      	ldr	r0, [r7, #12]
 8013760:	f7ff ff8e 	bl	8013680 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8013764:	69ba      	ldr	r2, [r7, #24]
 8013766:	6839      	ldr	r1, [r7, #0]
 8013768:	68f8      	ldr	r0, [r7, #12]
 801376a:	f7ff ffa8 	bl	80136be <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 801376e:	697b      	ldr	r3, [r7, #20]
 8013770:	2b00      	cmp	r3, #0
 8013772:	d106      	bne.n	8013782 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013774:	f107 0310 	add.w	r3, r7, #16
 8013778:	461a      	mov	r2, r3
 801377a:	68b9      	ldr	r1, [r7, #8]
 801377c:	68f8      	ldr	r0, [r7, #12]
 801377e:	f7ff ff35 	bl	80135ec <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8013782:	bf00      	nop
 8013784:	3720      	adds	r7, #32
 8013786:	46bd      	mov	sp, r7
 8013788:	bd80      	pop	{r7, pc}
 801378a:	bf00      	nop
 801378c:	08027134 	.word	0x08027134

08013790 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8013790:	b480      	push	{r7}
 8013792:	b083      	sub	sp, #12
 8013794:	af00      	add	r7, sp, #0
 8013796:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8013798:	4a04      	ldr	r2, [pc, #16]	; (80137ac <netif_set_default+0x1c>)
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 801379e:	bf00      	nop
 80137a0:	370c      	adds	r7, #12
 80137a2:	46bd      	mov	sp, r7
 80137a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137a8:	4770      	bx	lr
 80137aa:	bf00      	nop
 80137ac:	24048e74 	.word	0x24048e74

080137b0 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 80137b0:	b580      	push	{r7, lr}
 80137b2:	b082      	sub	sp, #8
 80137b4:	af00      	add	r7, sp, #0
 80137b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 80137b8:	687b      	ldr	r3, [r7, #4]
 80137ba:	2b00      	cmp	r3, #0
 80137bc:	d107      	bne.n	80137ce <netif_set_up+0x1e>
 80137be:	4b0f      	ldr	r3, [pc, #60]	; (80137fc <netif_set_up+0x4c>)
 80137c0:	f44f 7254 	mov.w	r2, #848	; 0x350
 80137c4:	490e      	ldr	r1, [pc, #56]	; (8013800 <netif_set_up+0x50>)
 80137c6:	480f      	ldr	r0, [pc, #60]	; (8013804 <netif_set_up+0x54>)
 80137c8:	f00d fcba 	bl	8021140 <iprintf>
 80137cc:	e013      	b.n	80137f6 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80137d4:	f003 0301 	and.w	r3, r3, #1
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d10c      	bne.n	80137f6 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80137e2:	f043 0301 	orr.w	r3, r3, #1
 80137e6:	b2da      	uxtb	r2, r3
 80137e8:	687b      	ldr	r3, [r7, #4]
 80137ea:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80137ee:	2103      	movs	r1, #3
 80137f0:	6878      	ldr	r0, [r7, #4]
 80137f2:	f000 f809 	bl	8013808 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80137f6:	3708      	adds	r7, #8
 80137f8:	46bd      	mov	sp, r7
 80137fa:	bd80      	pop	{r7, pc}
 80137fc:	080249fc 	.word	0x080249fc
 8013800:	08024ba0 	.word	0x08024ba0
 8013804:	08024a68 	.word	0x08024a68

08013808 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8013808:	b580      	push	{r7, lr}
 801380a:	b082      	sub	sp, #8
 801380c:	af00      	add	r7, sp, #0
 801380e:	6078      	str	r0, [r7, #4]
 8013810:	460b      	mov	r3, r1
 8013812:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8013814:	687b      	ldr	r3, [r7, #4]
 8013816:	2b00      	cmp	r3, #0
 8013818:	d106      	bne.n	8013828 <netif_issue_reports+0x20>
 801381a:	4b18      	ldr	r3, [pc, #96]	; (801387c <netif_issue_reports+0x74>)
 801381c:	f240 326d 	movw	r2, #877	; 0x36d
 8013820:	4917      	ldr	r1, [pc, #92]	; (8013880 <netif_issue_reports+0x78>)
 8013822:	4818      	ldr	r0, [pc, #96]	; (8013884 <netif_issue_reports+0x7c>)
 8013824:	f00d fc8c 	bl	8021140 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801382e:	f003 0304 	and.w	r3, r3, #4
 8013832:	2b00      	cmp	r3, #0
 8013834:	d01e      	beq.n	8013874 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801383c:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8013840:	2b00      	cmp	r3, #0
 8013842:	d017      	beq.n	8013874 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8013844:	78fb      	ldrb	r3, [r7, #3]
 8013846:	f003 0301 	and.w	r3, r3, #1
 801384a:	2b00      	cmp	r3, #0
 801384c:	d013      	beq.n	8013876 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	3304      	adds	r3, #4
 8013852:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8013854:	2b00      	cmp	r3, #0
 8013856:	d00e      	beq.n	8013876 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801385e:	f003 0308 	and.w	r3, r3, #8
 8013862:	2b00      	cmp	r3, #0
 8013864:	d007      	beq.n	8013876 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8013866:	687b      	ldr	r3, [r7, #4]
 8013868:	3304      	adds	r3, #4
 801386a:	4619      	mov	r1, r3
 801386c:	6878      	ldr	r0, [r7, #4]
 801386e:	f7fd fa59 	bl	8010d24 <etharp_request>
 8013872:	e000      	b.n	8013876 <netif_issue_reports+0x6e>
    return;
 8013874:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8013876:	3708      	adds	r7, #8
 8013878:	46bd      	mov	sp, r7
 801387a:	bd80      	pop	{r7, pc}
 801387c:	080249fc 	.word	0x080249fc
 8013880:	08024bbc 	.word	0x08024bbc
 8013884:	08024a68 	.word	0x08024a68

08013888 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8013888:	b580      	push	{r7, lr}
 801388a:	b082      	sub	sp, #8
 801388c:	af00      	add	r7, sp, #0
 801388e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	2b00      	cmp	r3, #0
 8013894:	d107      	bne.n	80138a6 <netif_set_down+0x1e>
 8013896:	4b12      	ldr	r3, [pc, #72]	; (80138e0 <netif_set_down+0x58>)
 8013898:	f240 329b 	movw	r2, #923	; 0x39b
 801389c:	4911      	ldr	r1, [pc, #68]	; (80138e4 <netif_set_down+0x5c>)
 801389e:	4812      	ldr	r0, [pc, #72]	; (80138e8 <netif_set_down+0x60>)
 80138a0:	f00d fc4e 	bl	8021140 <iprintf>
 80138a4:	e019      	b.n	80138da <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80138ac:	f003 0301 	and.w	r3, r3, #1
 80138b0:	2b00      	cmp	r3, #0
 80138b2:	d012      	beq.n	80138da <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80138ba:	f023 0301 	bic.w	r3, r3, #1
 80138be:	b2da      	uxtb	r2, r3
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80138cc:	f003 0308 	and.w	r3, r3, #8
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	d002      	beq.n	80138da <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 80138d4:	6878      	ldr	r0, [r7, #4]
 80138d6:	f7fc fde3 	bl	80104a0 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80138da:	3708      	adds	r7, #8
 80138dc:	46bd      	mov	sp, r7
 80138de:	bd80      	pop	{r7, pc}
 80138e0:	080249fc 	.word	0x080249fc
 80138e4:	08024be0 	.word	0x08024be0
 80138e8:	08024a68 	.word	0x08024a68

080138ec <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80138ec:	b580      	push	{r7, lr}
 80138ee:	b082      	sub	sp, #8
 80138f0:	af00      	add	r7, sp, #0
 80138f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d107      	bne.n	801390a <netif_set_link_up+0x1e>
 80138fa:	4b13      	ldr	r3, [pc, #76]	; (8013948 <netif_set_link_up+0x5c>)
 80138fc:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8013900:	4912      	ldr	r1, [pc, #72]	; (801394c <netif_set_link_up+0x60>)
 8013902:	4813      	ldr	r0, [pc, #76]	; (8013950 <netif_set_link_up+0x64>)
 8013904:	f00d fc1c 	bl	8021140 <iprintf>
 8013908:	e01b      	b.n	8013942 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 801390a:	687b      	ldr	r3, [r7, #4]
 801390c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013910:	f003 0304 	and.w	r3, r3, #4
 8013914:	2b00      	cmp	r3, #0
 8013916:	d114      	bne.n	8013942 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801391e:	f043 0304 	orr.w	r3, r3, #4
 8013922:	b2da      	uxtb	r2, r3
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801392a:	2103      	movs	r1, #3
 801392c:	6878      	ldr	r0, [r7, #4]
 801392e:	f7ff ff6b 	bl	8013808 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	69db      	ldr	r3, [r3, #28]
 8013936:	2b00      	cmp	r3, #0
 8013938:	d003      	beq.n	8013942 <netif_set_link_up+0x56>
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	69db      	ldr	r3, [r3, #28]
 801393e:	6878      	ldr	r0, [r7, #4]
 8013940:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8013942:	3708      	adds	r7, #8
 8013944:	46bd      	mov	sp, r7
 8013946:	bd80      	pop	{r7, pc}
 8013948:	080249fc 	.word	0x080249fc
 801394c:	08024c00 	.word	0x08024c00
 8013950:	08024a68 	.word	0x08024a68

08013954 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8013954:	b580      	push	{r7, lr}
 8013956:	b082      	sub	sp, #8
 8013958:	af00      	add	r7, sp, #0
 801395a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 801395c:	687b      	ldr	r3, [r7, #4]
 801395e:	2b00      	cmp	r3, #0
 8013960:	d107      	bne.n	8013972 <netif_set_link_down+0x1e>
 8013962:	4b11      	ldr	r3, [pc, #68]	; (80139a8 <netif_set_link_down+0x54>)
 8013964:	f240 4206 	movw	r2, #1030	; 0x406
 8013968:	4910      	ldr	r1, [pc, #64]	; (80139ac <netif_set_link_down+0x58>)
 801396a:	4811      	ldr	r0, [pc, #68]	; (80139b0 <netif_set_link_down+0x5c>)
 801396c:	f00d fbe8 	bl	8021140 <iprintf>
 8013970:	e017      	b.n	80139a2 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013978:	f003 0304 	and.w	r3, r3, #4
 801397c:	2b00      	cmp	r3, #0
 801397e:	d010      	beq.n	80139a2 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013986:	f023 0304 	bic.w	r3, r3, #4
 801398a:	b2da      	uxtb	r2, r3
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 8013992:	687b      	ldr	r3, [r7, #4]
 8013994:	69db      	ldr	r3, [r3, #28]
 8013996:	2b00      	cmp	r3, #0
 8013998:	d003      	beq.n	80139a2 <netif_set_link_down+0x4e>
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	69db      	ldr	r3, [r3, #28]
 801399e:	6878      	ldr	r0, [r7, #4]
 80139a0:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80139a2:	3708      	adds	r7, #8
 80139a4:	46bd      	mov	sp, r7
 80139a6:	bd80      	pop	{r7, pc}
 80139a8:	080249fc 	.word	0x080249fc
 80139ac:	08024c24 	.word	0x08024c24
 80139b0:	08024a68 	.word	0x08024a68

080139b4 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 80139b4:	b480      	push	{r7}
 80139b6:	b083      	sub	sp, #12
 80139b8:	af00      	add	r7, sp, #0
 80139ba:	6078      	str	r0, [r7, #4]
 80139bc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	d002      	beq.n	80139ca <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	683a      	ldr	r2, [r7, #0]
 80139c8:	61da      	str	r2, [r3, #28]
  }
}
 80139ca:	bf00      	nop
 80139cc:	370c      	adds	r7, #12
 80139ce:	46bd      	mov	sp, r7
 80139d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139d4:	4770      	bx	lr

080139d6 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 80139d6:	b480      	push	{r7}
 80139d8:	b085      	sub	sp, #20
 80139da:	af00      	add	r7, sp, #0
 80139dc:	60f8      	str	r0, [r7, #12]
 80139de:	60b9      	str	r1, [r7, #8]
 80139e0:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80139e2:	f06f 030b 	mvn.w	r3, #11
}
 80139e6:	4618      	mov	r0, r3
 80139e8:	3714      	adds	r7, #20
 80139ea:	46bd      	mov	sp, r7
 80139ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139f0:	4770      	bx	lr
	...

080139f4 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80139f4:	b480      	push	{r7}
 80139f6:	b085      	sub	sp, #20
 80139f8:	af00      	add	r7, sp, #0
 80139fa:	4603      	mov	r3, r0
 80139fc:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80139fe:	79fb      	ldrb	r3, [r7, #7]
 8013a00:	2b00      	cmp	r3, #0
 8013a02:	d013      	beq.n	8013a2c <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8013a04:	4b0d      	ldr	r3, [pc, #52]	; (8013a3c <netif_get_by_index+0x48>)
 8013a06:	681b      	ldr	r3, [r3, #0]
 8013a08:	60fb      	str	r3, [r7, #12]
 8013a0a:	e00c      	b.n	8013a26 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8013a0c:	68fb      	ldr	r3, [r7, #12]
 8013a0e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013a12:	3301      	adds	r3, #1
 8013a14:	b2db      	uxtb	r3, r3
 8013a16:	79fa      	ldrb	r2, [r7, #7]
 8013a18:	429a      	cmp	r2, r3
 8013a1a:	d101      	bne.n	8013a20 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8013a1c:	68fb      	ldr	r3, [r7, #12]
 8013a1e:	e006      	b.n	8013a2e <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8013a20:	68fb      	ldr	r3, [r7, #12]
 8013a22:	681b      	ldr	r3, [r3, #0]
 8013a24:	60fb      	str	r3, [r7, #12]
 8013a26:	68fb      	ldr	r3, [r7, #12]
 8013a28:	2b00      	cmp	r3, #0
 8013a2a:	d1ef      	bne.n	8013a0c <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8013a2c:	2300      	movs	r3, #0
}
 8013a2e:	4618      	mov	r0, r3
 8013a30:	3714      	adds	r7, #20
 8013a32:	46bd      	mov	sp, r7
 8013a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a38:	4770      	bx	lr
 8013a3a:	bf00      	nop
 8013a3c:	24048e70 	.word	0x24048e70

08013a40 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8013a40:	b580      	push	{r7, lr}
 8013a42:	b082      	sub	sp, #8
 8013a44:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8013a46:	f002 f8d7 	bl	8015bf8 <sys_arch_protect>
 8013a4a:	6038      	str	r0, [r7, #0]
 8013a4c:	4b0d      	ldr	r3, [pc, #52]	; (8013a84 <pbuf_free_ooseq+0x44>)
 8013a4e:	2200      	movs	r2, #0
 8013a50:	701a      	strb	r2, [r3, #0]
 8013a52:	6838      	ldr	r0, [r7, #0]
 8013a54:	f002 f8de 	bl	8015c14 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8013a58:	4b0b      	ldr	r3, [pc, #44]	; (8013a88 <pbuf_free_ooseq+0x48>)
 8013a5a:	681b      	ldr	r3, [r3, #0]
 8013a5c:	607b      	str	r3, [r7, #4]
 8013a5e:	e00a      	b.n	8013a76 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8013a60:	687b      	ldr	r3, [r7, #4]
 8013a62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013a64:	2b00      	cmp	r3, #0
 8013a66:	d003      	beq.n	8013a70 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8013a68:	6878      	ldr	r0, [r7, #4]
 8013a6a:	f003 fee3 	bl	8017834 <tcp_free_ooseq>
      return;
 8013a6e:	e005      	b.n	8013a7c <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	68db      	ldr	r3, [r3, #12]
 8013a74:	607b      	str	r3, [r7, #4]
 8013a76:	687b      	ldr	r3, [r7, #4]
 8013a78:	2b00      	cmp	r3, #0
 8013a7a:	d1f1      	bne.n	8013a60 <pbuf_free_ooseq+0x20>
    }
  }
}
 8013a7c:	3708      	adds	r7, #8
 8013a7e:	46bd      	mov	sp, r7
 8013a80:	bd80      	pop	{r7, pc}
 8013a82:	bf00      	nop
 8013a84:	24048e78 	.word	0x24048e78
 8013a88:	24048e88 	.word	0x24048e88

08013a8c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8013a8c:	b580      	push	{r7, lr}
 8013a8e:	b082      	sub	sp, #8
 8013a90:	af00      	add	r7, sp, #0
 8013a92:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8013a94:	f7ff ffd4 	bl	8013a40 <pbuf_free_ooseq>
}
 8013a98:	bf00      	nop
 8013a9a:	3708      	adds	r7, #8
 8013a9c:	46bd      	mov	sp, r7
 8013a9e:	bd80      	pop	{r7, pc}

08013aa0 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8013aa0:	b580      	push	{r7, lr}
 8013aa2:	b082      	sub	sp, #8
 8013aa4:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8013aa6:	f002 f8a7 	bl	8015bf8 <sys_arch_protect>
 8013aaa:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8013aac:	4b0f      	ldr	r3, [pc, #60]	; (8013aec <pbuf_pool_is_empty+0x4c>)
 8013aae:	781b      	ldrb	r3, [r3, #0]
 8013ab0:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8013ab2:	4b0e      	ldr	r3, [pc, #56]	; (8013aec <pbuf_pool_is_empty+0x4c>)
 8013ab4:	2201      	movs	r2, #1
 8013ab6:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8013ab8:	6878      	ldr	r0, [r7, #4]
 8013aba:	f002 f8ab 	bl	8015c14 <sys_arch_unprotect>

  if (!queued) {
 8013abe:	78fb      	ldrb	r3, [r7, #3]
 8013ac0:	2b00      	cmp	r3, #0
 8013ac2:	d10f      	bne.n	8013ae4 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8013ac4:	2100      	movs	r1, #0
 8013ac6:	480a      	ldr	r0, [pc, #40]	; (8013af0 <pbuf_pool_is_empty+0x50>)
 8013ac8:	f008 f9e0 	bl	801be8c <tcpip_try_callback>
 8013acc:	4603      	mov	r3, r0
 8013ace:	2b00      	cmp	r3, #0
 8013ad0:	d008      	beq.n	8013ae4 <pbuf_pool_is_empty+0x44>
 8013ad2:	f002 f891 	bl	8015bf8 <sys_arch_protect>
 8013ad6:	6078      	str	r0, [r7, #4]
 8013ad8:	4b04      	ldr	r3, [pc, #16]	; (8013aec <pbuf_pool_is_empty+0x4c>)
 8013ada:	2200      	movs	r2, #0
 8013adc:	701a      	strb	r2, [r3, #0]
 8013ade:	6878      	ldr	r0, [r7, #4]
 8013ae0:	f002 f898 	bl	8015c14 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8013ae4:	bf00      	nop
 8013ae6:	3708      	adds	r7, #8
 8013ae8:	46bd      	mov	sp, r7
 8013aea:	bd80      	pop	{r7, pc}
 8013aec:	24048e78 	.word	0x24048e78
 8013af0:	08013a8d 	.word	0x08013a8d

08013af4 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8013af4:	b480      	push	{r7}
 8013af6:	b085      	sub	sp, #20
 8013af8:	af00      	add	r7, sp, #0
 8013afa:	60f8      	str	r0, [r7, #12]
 8013afc:	60b9      	str	r1, [r7, #8]
 8013afe:	4611      	mov	r1, r2
 8013b00:	461a      	mov	r2, r3
 8013b02:	460b      	mov	r3, r1
 8013b04:	80fb      	strh	r3, [r7, #6]
 8013b06:	4613      	mov	r3, r2
 8013b08:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8013b0a:	68fb      	ldr	r3, [r7, #12]
 8013b0c:	2200      	movs	r2, #0
 8013b0e:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8013b10:	68fb      	ldr	r3, [r7, #12]
 8013b12:	68ba      	ldr	r2, [r7, #8]
 8013b14:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8013b16:	68fb      	ldr	r3, [r7, #12]
 8013b18:	88fa      	ldrh	r2, [r7, #6]
 8013b1a:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8013b1c:	68fb      	ldr	r3, [r7, #12]
 8013b1e:	88ba      	ldrh	r2, [r7, #4]
 8013b20:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8013b22:	8b3b      	ldrh	r3, [r7, #24]
 8013b24:	b2da      	uxtb	r2, r3
 8013b26:	68fb      	ldr	r3, [r7, #12]
 8013b28:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8013b2a:	68fb      	ldr	r3, [r7, #12]
 8013b2c:	7f3a      	ldrb	r2, [r7, #28]
 8013b2e:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8013b30:	68fb      	ldr	r3, [r7, #12]
 8013b32:	2201      	movs	r2, #1
 8013b34:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8013b36:	68fb      	ldr	r3, [r7, #12]
 8013b38:	2200      	movs	r2, #0
 8013b3a:	73da      	strb	r2, [r3, #15]
}
 8013b3c:	bf00      	nop
 8013b3e:	3714      	adds	r7, #20
 8013b40:	46bd      	mov	sp, r7
 8013b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b46:	4770      	bx	lr

08013b48 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8013b48:	b580      	push	{r7, lr}
 8013b4a:	b08c      	sub	sp, #48	; 0x30
 8013b4c:	af02      	add	r7, sp, #8
 8013b4e:	4603      	mov	r3, r0
 8013b50:	71fb      	strb	r3, [r7, #7]
 8013b52:	460b      	mov	r3, r1
 8013b54:	80bb      	strh	r3, [r7, #4]
 8013b56:	4613      	mov	r3, r2
 8013b58:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8013b5a:	79fb      	ldrb	r3, [r7, #7]
 8013b5c:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8013b5e:	887b      	ldrh	r3, [r7, #2]
 8013b60:	2b41      	cmp	r3, #65	; 0x41
 8013b62:	d00b      	beq.n	8013b7c <pbuf_alloc+0x34>
 8013b64:	2b41      	cmp	r3, #65	; 0x41
 8013b66:	dc02      	bgt.n	8013b6e <pbuf_alloc+0x26>
 8013b68:	2b01      	cmp	r3, #1
 8013b6a:	d007      	beq.n	8013b7c <pbuf_alloc+0x34>
 8013b6c:	e0c2      	b.n	8013cf4 <pbuf_alloc+0x1ac>
 8013b6e:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8013b72:	d00b      	beq.n	8013b8c <pbuf_alloc+0x44>
 8013b74:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8013b78:	d070      	beq.n	8013c5c <pbuf_alloc+0x114>
 8013b7a:	e0bb      	b.n	8013cf4 <pbuf_alloc+0x1ac>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8013b7c:	887a      	ldrh	r2, [r7, #2]
 8013b7e:	88bb      	ldrh	r3, [r7, #4]
 8013b80:	4619      	mov	r1, r3
 8013b82:	2000      	movs	r0, #0
 8013b84:	f000 f8d2 	bl	8013d2c <pbuf_alloc_reference>
 8013b88:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8013b8a:	e0bd      	b.n	8013d08 <pbuf_alloc+0x1c0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8013b8c:	2300      	movs	r3, #0
 8013b8e:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8013b90:	2300      	movs	r3, #0
 8013b92:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8013b94:	88bb      	ldrh	r3, [r7, #4]
 8013b96:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8013b98:	200c      	movs	r0, #12
 8013b9a:	f7ff fb0d 	bl	80131b8 <memp_malloc>
 8013b9e:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8013ba0:	693b      	ldr	r3, [r7, #16]
 8013ba2:	2b00      	cmp	r3, #0
 8013ba4:	d109      	bne.n	8013bba <pbuf_alloc+0x72>
          PBUF_POOL_IS_EMPTY();
 8013ba6:	f7ff ff7b 	bl	8013aa0 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8013baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bac:	2b00      	cmp	r3, #0
 8013bae:	d002      	beq.n	8013bb6 <pbuf_alloc+0x6e>
            pbuf_free(p);
 8013bb0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013bb2:	f000 fadb 	bl	801416c <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8013bb6:	2300      	movs	r3, #0
 8013bb8:	e0a7      	b.n	8013d0a <pbuf_alloc+0x1c2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8013bba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013bbc:	3303      	adds	r3, #3
 8013bbe:	b29b      	uxth	r3, r3
 8013bc0:	f023 0303 	bic.w	r3, r3, #3
 8013bc4:	b29b      	uxth	r3, r3
 8013bc6:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 8013bca:	b29b      	uxth	r3, r3
 8013bcc:	8b7a      	ldrh	r2, [r7, #26]
 8013bce:	4293      	cmp	r3, r2
 8013bd0:	bf28      	it	cs
 8013bd2:	4613      	movcs	r3, r2
 8013bd4:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8013bd6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013bd8:	3310      	adds	r3, #16
 8013bda:	693a      	ldr	r2, [r7, #16]
 8013bdc:	4413      	add	r3, r2
 8013bde:	3303      	adds	r3, #3
 8013be0:	f023 0303 	bic.w	r3, r3, #3
 8013be4:	4618      	mov	r0, r3
 8013be6:	89f9      	ldrh	r1, [r7, #14]
 8013be8:	8b7a      	ldrh	r2, [r7, #26]
 8013bea:	2300      	movs	r3, #0
 8013bec:	9301      	str	r3, [sp, #4]
 8013bee:	887b      	ldrh	r3, [r7, #2]
 8013bf0:	9300      	str	r3, [sp, #0]
 8013bf2:	460b      	mov	r3, r1
 8013bf4:	4601      	mov	r1, r0
 8013bf6:	6938      	ldr	r0, [r7, #16]
 8013bf8:	f7ff ff7c 	bl	8013af4 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8013bfc:	693b      	ldr	r3, [r7, #16]
 8013bfe:	685b      	ldr	r3, [r3, #4]
 8013c00:	f003 0303 	and.w	r3, r3, #3
 8013c04:	2b00      	cmp	r3, #0
 8013c06:	d006      	beq.n	8013c16 <pbuf_alloc+0xce>
 8013c08:	4b42      	ldr	r3, [pc, #264]	; (8013d14 <pbuf_alloc+0x1cc>)
 8013c0a:	f240 1201 	movw	r2, #257	; 0x101
 8013c0e:	4942      	ldr	r1, [pc, #264]	; (8013d18 <pbuf_alloc+0x1d0>)
 8013c10:	4842      	ldr	r0, [pc, #264]	; (8013d1c <pbuf_alloc+0x1d4>)
 8013c12:	f00d fa95 	bl	8021140 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8013c16:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013c18:	3303      	adds	r3, #3
 8013c1a:	f023 0303 	bic.w	r3, r3, #3
 8013c1e:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8013c22:	d106      	bne.n	8013c32 <pbuf_alloc+0xea>
 8013c24:	4b3b      	ldr	r3, [pc, #236]	; (8013d14 <pbuf_alloc+0x1cc>)
 8013c26:	f240 1203 	movw	r2, #259	; 0x103
 8013c2a:	493d      	ldr	r1, [pc, #244]	; (8013d20 <pbuf_alloc+0x1d8>)
 8013c2c:	483b      	ldr	r0, [pc, #236]	; (8013d1c <pbuf_alloc+0x1d4>)
 8013c2e:	f00d fa87 	bl	8021140 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8013c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c34:	2b00      	cmp	r3, #0
 8013c36:	d102      	bne.n	8013c3e <pbuf_alloc+0xf6>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8013c38:	693b      	ldr	r3, [r7, #16]
 8013c3a:	627b      	str	r3, [r7, #36]	; 0x24
 8013c3c:	e002      	b.n	8013c44 <pbuf_alloc+0xfc>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8013c3e:	69fb      	ldr	r3, [r7, #28]
 8013c40:	693a      	ldr	r2, [r7, #16]
 8013c42:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8013c44:	693b      	ldr	r3, [r7, #16]
 8013c46:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8013c48:	8b7a      	ldrh	r2, [r7, #26]
 8013c4a:	89fb      	ldrh	r3, [r7, #14]
 8013c4c:	1ad3      	subs	r3, r2, r3
 8013c4e:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8013c50:	2300      	movs	r3, #0
 8013c52:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8013c54:	8b7b      	ldrh	r3, [r7, #26]
 8013c56:	2b00      	cmp	r3, #0
 8013c58:	d19e      	bne.n	8013b98 <pbuf_alloc+0x50>
      break;
 8013c5a:	e055      	b.n	8013d08 <pbuf_alloc+0x1c0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8013c5c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013c5e:	3303      	adds	r3, #3
 8013c60:	b29b      	uxth	r3, r3
 8013c62:	f023 0303 	bic.w	r3, r3, #3
 8013c66:	b29a      	uxth	r2, r3
 8013c68:	88bb      	ldrh	r3, [r7, #4]
 8013c6a:	3303      	adds	r3, #3
 8013c6c:	b29b      	uxth	r3, r3
 8013c6e:	f023 0303 	bic.w	r3, r3, #3
 8013c72:	b29b      	uxth	r3, r3
 8013c74:	4413      	add	r3, r2
 8013c76:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8013c78:	8b3b      	ldrh	r3, [r7, #24]
 8013c7a:	3310      	adds	r3, #16
 8013c7c:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8013c7e:	8b3a      	ldrh	r2, [r7, #24]
 8013c80:	88bb      	ldrh	r3, [r7, #4]
 8013c82:	3303      	adds	r3, #3
 8013c84:	f023 0303 	bic.w	r3, r3, #3
 8013c88:	429a      	cmp	r2, r3
 8013c8a:	d306      	bcc.n	8013c9a <pbuf_alloc+0x152>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8013c8c:	8afa      	ldrh	r2, [r7, #22]
 8013c8e:	88bb      	ldrh	r3, [r7, #4]
 8013c90:	3303      	adds	r3, #3
 8013c92:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8013c96:	429a      	cmp	r2, r3
 8013c98:	d201      	bcs.n	8013c9e <pbuf_alloc+0x156>
        return NULL;
 8013c9a:	2300      	movs	r3, #0
 8013c9c:	e035      	b.n	8013d0a <pbuf_alloc+0x1c2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8013c9e:	8afb      	ldrh	r3, [r7, #22]
 8013ca0:	4618      	mov	r0, r3
 8013ca2:	f7ff f8e1 	bl	8012e68 <mem_malloc>
 8013ca6:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8013ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d101      	bne.n	8013cb2 <pbuf_alloc+0x16a>
        return NULL;
 8013cae:	2300      	movs	r3, #0
 8013cb0:	e02b      	b.n	8013d0a <pbuf_alloc+0x1c2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8013cb2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013cb4:	3310      	adds	r3, #16
 8013cb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013cb8:	4413      	add	r3, r2
 8013cba:	3303      	adds	r3, #3
 8013cbc:	f023 0303 	bic.w	r3, r3, #3
 8013cc0:	4618      	mov	r0, r3
 8013cc2:	88b9      	ldrh	r1, [r7, #4]
 8013cc4:	88ba      	ldrh	r2, [r7, #4]
 8013cc6:	2300      	movs	r3, #0
 8013cc8:	9301      	str	r3, [sp, #4]
 8013cca:	887b      	ldrh	r3, [r7, #2]
 8013ccc:	9300      	str	r3, [sp, #0]
 8013cce:	460b      	mov	r3, r1
 8013cd0:	4601      	mov	r1, r0
 8013cd2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013cd4:	f7ff ff0e 	bl	8013af4 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8013cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cda:	685b      	ldr	r3, [r3, #4]
 8013cdc:	f003 0303 	and.w	r3, r3, #3
 8013ce0:	2b00      	cmp	r3, #0
 8013ce2:	d010      	beq.n	8013d06 <pbuf_alloc+0x1be>
 8013ce4:	4b0b      	ldr	r3, [pc, #44]	; (8013d14 <pbuf_alloc+0x1cc>)
 8013ce6:	f240 1223 	movw	r2, #291	; 0x123
 8013cea:	490e      	ldr	r1, [pc, #56]	; (8013d24 <pbuf_alloc+0x1dc>)
 8013cec:	480b      	ldr	r0, [pc, #44]	; (8013d1c <pbuf_alloc+0x1d4>)
 8013cee:	f00d fa27 	bl	8021140 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8013cf2:	e008      	b.n	8013d06 <pbuf_alloc+0x1be>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8013cf4:	4b07      	ldr	r3, [pc, #28]	; (8013d14 <pbuf_alloc+0x1cc>)
 8013cf6:	f240 1227 	movw	r2, #295	; 0x127
 8013cfa:	490b      	ldr	r1, [pc, #44]	; (8013d28 <pbuf_alloc+0x1e0>)
 8013cfc:	4807      	ldr	r0, [pc, #28]	; (8013d1c <pbuf_alloc+0x1d4>)
 8013cfe:	f00d fa1f 	bl	8021140 <iprintf>
      return NULL;
 8013d02:	2300      	movs	r3, #0
 8013d04:	e001      	b.n	8013d0a <pbuf_alloc+0x1c2>
      break;
 8013d06:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8013d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8013d0a:	4618      	mov	r0, r3
 8013d0c:	3728      	adds	r7, #40	; 0x28
 8013d0e:	46bd      	mov	sp, r7
 8013d10:	bd80      	pop	{r7, pc}
 8013d12:	bf00      	nop
 8013d14:	08024c48 	.word	0x08024c48
 8013d18:	08024c98 	.word	0x08024c98
 8013d1c:	08024cc8 	.word	0x08024cc8
 8013d20:	08024cf0 	.word	0x08024cf0
 8013d24:	08024d24 	.word	0x08024d24
 8013d28:	08024d50 	.word	0x08024d50

08013d2c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8013d2c:	b580      	push	{r7, lr}
 8013d2e:	b086      	sub	sp, #24
 8013d30:	af02      	add	r7, sp, #8
 8013d32:	6078      	str	r0, [r7, #4]
 8013d34:	460b      	mov	r3, r1
 8013d36:	807b      	strh	r3, [r7, #2]
 8013d38:	4613      	mov	r3, r2
 8013d3a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8013d3c:	883b      	ldrh	r3, [r7, #0]
 8013d3e:	2b41      	cmp	r3, #65	; 0x41
 8013d40:	d009      	beq.n	8013d56 <pbuf_alloc_reference+0x2a>
 8013d42:	883b      	ldrh	r3, [r7, #0]
 8013d44:	2b01      	cmp	r3, #1
 8013d46:	d006      	beq.n	8013d56 <pbuf_alloc_reference+0x2a>
 8013d48:	4b0f      	ldr	r3, [pc, #60]	; (8013d88 <pbuf_alloc_reference+0x5c>)
 8013d4a:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8013d4e:	490f      	ldr	r1, [pc, #60]	; (8013d8c <pbuf_alloc_reference+0x60>)
 8013d50:	480f      	ldr	r0, [pc, #60]	; (8013d90 <pbuf_alloc_reference+0x64>)
 8013d52:	f00d f9f5 	bl	8021140 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8013d56:	200b      	movs	r0, #11
 8013d58:	f7ff fa2e 	bl	80131b8 <memp_malloc>
 8013d5c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8013d5e:	68fb      	ldr	r3, [r7, #12]
 8013d60:	2b00      	cmp	r3, #0
 8013d62:	d101      	bne.n	8013d68 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8013d64:	2300      	movs	r3, #0
 8013d66:	e00b      	b.n	8013d80 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8013d68:	8879      	ldrh	r1, [r7, #2]
 8013d6a:	887a      	ldrh	r2, [r7, #2]
 8013d6c:	2300      	movs	r3, #0
 8013d6e:	9301      	str	r3, [sp, #4]
 8013d70:	883b      	ldrh	r3, [r7, #0]
 8013d72:	9300      	str	r3, [sp, #0]
 8013d74:	460b      	mov	r3, r1
 8013d76:	6879      	ldr	r1, [r7, #4]
 8013d78:	68f8      	ldr	r0, [r7, #12]
 8013d7a:	f7ff febb 	bl	8013af4 <pbuf_init_alloced_pbuf>
  return p;
 8013d7e:	68fb      	ldr	r3, [r7, #12]
}
 8013d80:	4618      	mov	r0, r3
 8013d82:	3710      	adds	r7, #16
 8013d84:	46bd      	mov	sp, r7
 8013d86:	bd80      	pop	{r7, pc}
 8013d88:	08024c48 	.word	0x08024c48
 8013d8c:	08024d6c 	.word	0x08024d6c
 8013d90:	08024cc8 	.word	0x08024cc8

08013d94 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8013d94:	b580      	push	{r7, lr}
 8013d96:	b088      	sub	sp, #32
 8013d98:	af02      	add	r7, sp, #8
 8013d9a:	607b      	str	r3, [r7, #4]
 8013d9c:	4603      	mov	r3, r0
 8013d9e:	73fb      	strb	r3, [r7, #15]
 8013da0:	460b      	mov	r3, r1
 8013da2:	81bb      	strh	r3, [r7, #12]
 8013da4:	4613      	mov	r3, r2
 8013da6:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8013da8:	7bfb      	ldrb	r3, [r7, #15]
 8013daa:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8013dac:	8a7b      	ldrh	r3, [r7, #18]
 8013dae:	3303      	adds	r3, #3
 8013db0:	f023 0203 	bic.w	r2, r3, #3
 8013db4:	89bb      	ldrh	r3, [r7, #12]
 8013db6:	441a      	add	r2, r3
 8013db8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013dba:	429a      	cmp	r2, r3
 8013dbc:	d901      	bls.n	8013dc2 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8013dbe:	2300      	movs	r3, #0
 8013dc0:	e018      	b.n	8013df4 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8013dc2:	6a3b      	ldr	r3, [r7, #32]
 8013dc4:	2b00      	cmp	r3, #0
 8013dc6:	d007      	beq.n	8013dd8 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8013dc8:	8a7b      	ldrh	r3, [r7, #18]
 8013dca:	3303      	adds	r3, #3
 8013dcc:	f023 0303 	bic.w	r3, r3, #3
 8013dd0:	6a3a      	ldr	r2, [r7, #32]
 8013dd2:	4413      	add	r3, r2
 8013dd4:	617b      	str	r3, [r7, #20]
 8013dd6:	e001      	b.n	8013ddc <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8013dd8:	2300      	movs	r3, #0
 8013dda:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8013ddc:	6878      	ldr	r0, [r7, #4]
 8013dde:	89b9      	ldrh	r1, [r7, #12]
 8013de0:	89ba      	ldrh	r2, [r7, #12]
 8013de2:	2302      	movs	r3, #2
 8013de4:	9301      	str	r3, [sp, #4]
 8013de6:	897b      	ldrh	r3, [r7, #10]
 8013de8:	9300      	str	r3, [sp, #0]
 8013dea:	460b      	mov	r3, r1
 8013dec:	6979      	ldr	r1, [r7, #20]
 8013dee:	f7ff fe81 	bl	8013af4 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8013df2:	687b      	ldr	r3, [r7, #4]
}
 8013df4:	4618      	mov	r0, r3
 8013df6:	3718      	adds	r7, #24
 8013df8:	46bd      	mov	sp, r7
 8013dfa:	bd80      	pop	{r7, pc}

08013dfc <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8013dfc:	b580      	push	{r7, lr}
 8013dfe:	b084      	sub	sp, #16
 8013e00:	af00      	add	r7, sp, #0
 8013e02:	6078      	str	r0, [r7, #4]
 8013e04:	460b      	mov	r3, r1
 8013e06:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8013e08:	687b      	ldr	r3, [r7, #4]
 8013e0a:	2b00      	cmp	r3, #0
 8013e0c:	d106      	bne.n	8013e1c <pbuf_realloc+0x20>
 8013e0e:	4b3a      	ldr	r3, [pc, #232]	; (8013ef8 <pbuf_realloc+0xfc>)
 8013e10:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8013e14:	4939      	ldr	r1, [pc, #228]	; (8013efc <pbuf_realloc+0x100>)
 8013e16:	483a      	ldr	r0, [pc, #232]	; (8013f00 <pbuf_realloc+0x104>)
 8013e18:	f00d f992 	bl	8021140 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	891b      	ldrh	r3, [r3, #8]
 8013e20:	887a      	ldrh	r2, [r7, #2]
 8013e22:	429a      	cmp	r2, r3
 8013e24:	d264      	bcs.n	8013ef0 <pbuf_realloc+0xf4>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	891a      	ldrh	r2, [r3, #8]
 8013e2a:	887b      	ldrh	r3, [r7, #2]
 8013e2c:	1ad3      	subs	r3, r2, r3
 8013e2e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8013e30:	887b      	ldrh	r3, [r7, #2]
 8013e32:	817b      	strh	r3, [r7, #10]
  q = p;
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8013e38:	e018      	b.n	8013e6c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8013e3a:	68fb      	ldr	r3, [r7, #12]
 8013e3c:	895b      	ldrh	r3, [r3, #10]
 8013e3e:	897a      	ldrh	r2, [r7, #10]
 8013e40:	1ad3      	subs	r3, r2, r3
 8013e42:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8013e44:	68fb      	ldr	r3, [r7, #12]
 8013e46:	891a      	ldrh	r2, [r3, #8]
 8013e48:	893b      	ldrh	r3, [r7, #8]
 8013e4a:	1ad3      	subs	r3, r2, r3
 8013e4c:	b29a      	uxth	r2, r3
 8013e4e:	68fb      	ldr	r3, [r7, #12]
 8013e50:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8013e52:	68fb      	ldr	r3, [r7, #12]
 8013e54:	681b      	ldr	r3, [r3, #0]
 8013e56:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8013e58:	68fb      	ldr	r3, [r7, #12]
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	d106      	bne.n	8013e6c <pbuf_realloc+0x70>
 8013e5e:	4b26      	ldr	r3, [pc, #152]	; (8013ef8 <pbuf_realloc+0xfc>)
 8013e60:	f240 12af 	movw	r2, #431	; 0x1af
 8013e64:	4927      	ldr	r1, [pc, #156]	; (8013f04 <pbuf_realloc+0x108>)
 8013e66:	4826      	ldr	r0, [pc, #152]	; (8013f00 <pbuf_realloc+0x104>)
 8013e68:	f00d f96a 	bl	8021140 <iprintf>
  while (rem_len > q->len) {
 8013e6c:	68fb      	ldr	r3, [r7, #12]
 8013e6e:	895b      	ldrh	r3, [r3, #10]
 8013e70:	897a      	ldrh	r2, [r7, #10]
 8013e72:	429a      	cmp	r2, r3
 8013e74:	d8e1      	bhi.n	8013e3a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8013e76:	68fb      	ldr	r3, [r7, #12]
 8013e78:	7b1b      	ldrb	r3, [r3, #12]
 8013e7a:	f003 030f 	and.w	r3, r3, #15
 8013e7e:	2b00      	cmp	r3, #0
 8013e80:	d122      	bne.n	8013ec8 <pbuf_realloc+0xcc>
 8013e82:	68fb      	ldr	r3, [r7, #12]
 8013e84:	895b      	ldrh	r3, [r3, #10]
 8013e86:	897a      	ldrh	r2, [r7, #10]
 8013e88:	429a      	cmp	r2, r3
 8013e8a:	d01d      	beq.n	8013ec8 <pbuf_realloc+0xcc>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8013e8c:	68fb      	ldr	r3, [r7, #12]
 8013e8e:	7b5b      	ldrb	r3, [r3, #13]
 8013e90:	f003 0302 	and.w	r3, r3, #2
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	d117      	bne.n	8013ec8 <pbuf_realloc+0xcc>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8013e98:	68fb      	ldr	r3, [r7, #12]
 8013e9a:	685b      	ldr	r3, [r3, #4]
 8013e9c:	461a      	mov	r2, r3
 8013e9e:	68fb      	ldr	r3, [r7, #12]
 8013ea0:	1ad3      	subs	r3, r2, r3
 8013ea2:	b29a      	uxth	r2, r3
 8013ea4:	897b      	ldrh	r3, [r7, #10]
 8013ea6:	4413      	add	r3, r2
 8013ea8:	b29b      	uxth	r3, r3
 8013eaa:	4619      	mov	r1, r3
 8013eac:	68f8      	ldr	r0, [r7, #12]
 8013eae:	f7fe fecb 	bl	8012c48 <mem_trim>
 8013eb2:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8013eb4:	68fb      	ldr	r3, [r7, #12]
 8013eb6:	2b00      	cmp	r3, #0
 8013eb8:	d106      	bne.n	8013ec8 <pbuf_realloc+0xcc>
 8013eba:	4b0f      	ldr	r3, [pc, #60]	; (8013ef8 <pbuf_realloc+0xfc>)
 8013ebc:	f240 12bd 	movw	r2, #445	; 0x1bd
 8013ec0:	4911      	ldr	r1, [pc, #68]	; (8013f08 <pbuf_realloc+0x10c>)
 8013ec2:	480f      	ldr	r0, [pc, #60]	; (8013f00 <pbuf_realloc+0x104>)
 8013ec4:	f00d f93c 	bl	8021140 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8013ec8:	68fb      	ldr	r3, [r7, #12]
 8013eca:	897a      	ldrh	r2, [r7, #10]
 8013ecc:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8013ece:	68fb      	ldr	r3, [r7, #12]
 8013ed0:	895a      	ldrh	r2, [r3, #10]
 8013ed2:	68fb      	ldr	r3, [r7, #12]
 8013ed4:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8013ed6:	68fb      	ldr	r3, [r7, #12]
 8013ed8:	681b      	ldr	r3, [r3, #0]
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	d004      	beq.n	8013ee8 <pbuf_realloc+0xec>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8013ede:	68fb      	ldr	r3, [r7, #12]
 8013ee0:	681b      	ldr	r3, [r3, #0]
 8013ee2:	4618      	mov	r0, r3
 8013ee4:	f000 f942 	bl	801416c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8013ee8:	68fb      	ldr	r3, [r7, #12]
 8013eea:	2200      	movs	r2, #0
 8013eec:	601a      	str	r2, [r3, #0]
 8013eee:	e000      	b.n	8013ef2 <pbuf_realloc+0xf6>
    return;
 8013ef0:	bf00      	nop

}
 8013ef2:	3710      	adds	r7, #16
 8013ef4:	46bd      	mov	sp, r7
 8013ef6:	bd80      	pop	{r7, pc}
 8013ef8:	08024c48 	.word	0x08024c48
 8013efc:	08024d80 	.word	0x08024d80
 8013f00:	08024cc8 	.word	0x08024cc8
 8013f04:	08024d98 	.word	0x08024d98
 8013f08:	08024db0 	.word	0x08024db0

08013f0c <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8013f0c:	b580      	push	{r7, lr}
 8013f0e:	b086      	sub	sp, #24
 8013f10:	af00      	add	r7, sp, #0
 8013f12:	60f8      	str	r0, [r7, #12]
 8013f14:	60b9      	str	r1, [r7, #8]
 8013f16:	4613      	mov	r3, r2
 8013f18:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8013f1a:	68fb      	ldr	r3, [r7, #12]
 8013f1c:	2b00      	cmp	r3, #0
 8013f1e:	d106      	bne.n	8013f2e <pbuf_add_header_impl+0x22>
 8013f20:	4b2b      	ldr	r3, [pc, #172]	; (8013fd0 <pbuf_add_header_impl+0xc4>)
 8013f22:	f240 12df 	movw	r2, #479	; 0x1df
 8013f26:	492b      	ldr	r1, [pc, #172]	; (8013fd4 <pbuf_add_header_impl+0xc8>)
 8013f28:	482b      	ldr	r0, [pc, #172]	; (8013fd8 <pbuf_add_header_impl+0xcc>)
 8013f2a:	f00d f909 	bl	8021140 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8013f2e:	68fb      	ldr	r3, [r7, #12]
 8013f30:	2b00      	cmp	r3, #0
 8013f32:	d003      	beq.n	8013f3c <pbuf_add_header_impl+0x30>
 8013f34:	68bb      	ldr	r3, [r7, #8]
 8013f36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013f3a:	d301      	bcc.n	8013f40 <pbuf_add_header_impl+0x34>
    return 1;
 8013f3c:	2301      	movs	r3, #1
 8013f3e:	e043      	b.n	8013fc8 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8013f40:	68bb      	ldr	r3, [r7, #8]
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d101      	bne.n	8013f4a <pbuf_add_header_impl+0x3e>
    return 0;
 8013f46:	2300      	movs	r3, #0
 8013f48:	e03e      	b.n	8013fc8 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8013f4a:	68bb      	ldr	r3, [r7, #8]
 8013f4c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8013f4e:	68fb      	ldr	r3, [r7, #12]
 8013f50:	891a      	ldrh	r2, [r3, #8]
 8013f52:	8a7b      	ldrh	r3, [r7, #18]
 8013f54:	4413      	add	r3, r2
 8013f56:	b29b      	uxth	r3, r3
 8013f58:	8a7a      	ldrh	r2, [r7, #18]
 8013f5a:	429a      	cmp	r2, r3
 8013f5c:	d901      	bls.n	8013f62 <pbuf_add_header_impl+0x56>
    return 1;
 8013f5e:	2301      	movs	r3, #1
 8013f60:	e032      	b.n	8013fc8 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8013f62:	68fb      	ldr	r3, [r7, #12]
 8013f64:	7b1b      	ldrb	r3, [r3, #12]
 8013f66:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8013f68:	8a3b      	ldrh	r3, [r7, #16]
 8013f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013f6e:	2b00      	cmp	r3, #0
 8013f70:	d00c      	beq.n	8013f8c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8013f72:	68fb      	ldr	r3, [r7, #12]
 8013f74:	685a      	ldr	r2, [r3, #4]
 8013f76:	68bb      	ldr	r3, [r7, #8]
 8013f78:	425b      	negs	r3, r3
 8013f7a:	4413      	add	r3, r2
 8013f7c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8013f7e:	68fb      	ldr	r3, [r7, #12]
 8013f80:	3310      	adds	r3, #16
 8013f82:	697a      	ldr	r2, [r7, #20]
 8013f84:	429a      	cmp	r2, r3
 8013f86:	d20d      	bcs.n	8013fa4 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8013f88:	2301      	movs	r3, #1
 8013f8a:	e01d      	b.n	8013fc8 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8013f8c:	79fb      	ldrb	r3, [r7, #7]
 8013f8e:	2b00      	cmp	r3, #0
 8013f90:	d006      	beq.n	8013fa0 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8013f92:	68fb      	ldr	r3, [r7, #12]
 8013f94:	685a      	ldr	r2, [r3, #4]
 8013f96:	68bb      	ldr	r3, [r7, #8]
 8013f98:	425b      	negs	r3, r3
 8013f9a:	4413      	add	r3, r2
 8013f9c:	617b      	str	r3, [r7, #20]
 8013f9e:	e001      	b.n	8013fa4 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8013fa0:	2301      	movs	r3, #1
 8013fa2:	e011      	b.n	8013fc8 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8013fa4:	68fb      	ldr	r3, [r7, #12]
 8013fa6:	697a      	ldr	r2, [r7, #20]
 8013fa8:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8013faa:	68fb      	ldr	r3, [r7, #12]
 8013fac:	895a      	ldrh	r2, [r3, #10]
 8013fae:	8a7b      	ldrh	r3, [r7, #18]
 8013fb0:	4413      	add	r3, r2
 8013fb2:	b29a      	uxth	r2, r3
 8013fb4:	68fb      	ldr	r3, [r7, #12]
 8013fb6:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8013fb8:	68fb      	ldr	r3, [r7, #12]
 8013fba:	891a      	ldrh	r2, [r3, #8]
 8013fbc:	8a7b      	ldrh	r3, [r7, #18]
 8013fbe:	4413      	add	r3, r2
 8013fc0:	b29a      	uxth	r2, r3
 8013fc2:	68fb      	ldr	r3, [r7, #12]
 8013fc4:	811a      	strh	r2, [r3, #8]


  return 0;
 8013fc6:	2300      	movs	r3, #0
}
 8013fc8:	4618      	mov	r0, r3
 8013fca:	3718      	adds	r7, #24
 8013fcc:	46bd      	mov	sp, r7
 8013fce:	bd80      	pop	{r7, pc}
 8013fd0:	08024c48 	.word	0x08024c48
 8013fd4:	08024dcc 	.word	0x08024dcc
 8013fd8:	08024cc8 	.word	0x08024cc8

08013fdc <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8013fdc:	b580      	push	{r7, lr}
 8013fde:	b082      	sub	sp, #8
 8013fe0:	af00      	add	r7, sp, #0
 8013fe2:	6078      	str	r0, [r7, #4]
 8013fe4:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8013fe6:	2200      	movs	r2, #0
 8013fe8:	6839      	ldr	r1, [r7, #0]
 8013fea:	6878      	ldr	r0, [r7, #4]
 8013fec:	f7ff ff8e 	bl	8013f0c <pbuf_add_header_impl>
 8013ff0:	4603      	mov	r3, r0
}
 8013ff2:	4618      	mov	r0, r3
 8013ff4:	3708      	adds	r7, #8
 8013ff6:	46bd      	mov	sp, r7
 8013ff8:	bd80      	pop	{r7, pc}
	...

08013ffc <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8013ffc:	b580      	push	{r7, lr}
 8013ffe:	b084      	sub	sp, #16
 8014000:	af00      	add	r7, sp, #0
 8014002:	6078      	str	r0, [r7, #4]
 8014004:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8014006:	687b      	ldr	r3, [r7, #4]
 8014008:	2b00      	cmp	r3, #0
 801400a:	d106      	bne.n	801401a <pbuf_remove_header+0x1e>
 801400c:	4b20      	ldr	r3, [pc, #128]	; (8014090 <pbuf_remove_header+0x94>)
 801400e:	f240 224b 	movw	r2, #587	; 0x24b
 8014012:	4920      	ldr	r1, [pc, #128]	; (8014094 <pbuf_remove_header+0x98>)
 8014014:	4820      	ldr	r0, [pc, #128]	; (8014098 <pbuf_remove_header+0x9c>)
 8014016:	f00d f893 	bl	8021140 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	2b00      	cmp	r3, #0
 801401e:	d003      	beq.n	8014028 <pbuf_remove_header+0x2c>
 8014020:	683b      	ldr	r3, [r7, #0]
 8014022:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014026:	d301      	bcc.n	801402c <pbuf_remove_header+0x30>
    return 1;
 8014028:	2301      	movs	r3, #1
 801402a:	e02c      	b.n	8014086 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 801402c:	683b      	ldr	r3, [r7, #0]
 801402e:	2b00      	cmp	r3, #0
 8014030:	d101      	bne.n	8014036 <pbuf_remove_header+0x3a>
    return 0;
 8014032:	2300      	movs	r3, #0
 8014034:	e027      	b.n	8014086 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8014036:	683b      	ldr	r3, [r7, #0]
 8014038:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801403a:	687b      	ldr	r3, [r7, #4]
 801403c:	895b      	ldrh	r3, [r3, #10]
 801403e:	89fa      	ldrh	r2, [r7, #14]
 8014040:	429a      	cmp	r2, r3
 8014042:	d908      	bls.n	8014056 <pbuf_remove_header+0x5a>
 8014044:	4b12      	ldr	r3, [pc, #72]	; (8014090 <pbuf_remove_header+0x94>)
 8014046:	f240 2255 	movw	r2, #597	; 0x255
 801404a:	4914      	ldr	r1, [pc, #80]	; (801409c <pbuf_remove_header+0xa0>)
 801404c:	4812      	ldr	r0, [pc, #72]	; (8014098 <pbuf_remove_header+0x9c>)
 801404e:	f00d f877 	bl	8021140 <iprintf>
 8014052:	2301      	movs	r3, #1
 8014054:	e017      	b.n	8014086 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	685b      	ldr	r3, [r3, #4]
 801405a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 801405c:	687b      	ldr	r3, [r7, #4]
 801405e:	685a      	ldr	r2, [r3, #4]
 8014060:	683b      	ldr	r3, [r7, #0]
 8014062:	441a      	add	r2, r3
 8014064:	687b      	ldr	r3, [r7, #4]
 8014066:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8014068:	687b      	ldr	r3, [r7, #4]
 801406a:	895a      	ldrh	r2, [r3, #10]
 801406c:	89fb      	ldrh	r3, [r7, #14]
 801406e:	1ad3      	subs	r3, r2, r3
 8014070:	b29a      	uxth	r2, r3
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	891a      	ldrh	r2, [r3, #8]
 801407a:	89fb      	ldrh	r3, [r7, #14]
 801407c:	1ad3      	subs	r3, r2, r3
 801407e:	b29a      	uxth	r2, r3
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8014084:	2300      	movs	r3, #0
}
 8014086:	4618      	mov	r0, r3
 8014088:	3710      	adds	r7, #16
 801408a:	46bd      	mov	sp, r7
 801408c:	bd80      	pop	{r7, pc}
 801408e:	bf00      	nop
 8014090:	08024c48 	.word	0x08024c48
 8014094:	08024dcc 	.word	0x08024dcc
 8014098:	08024cc8 	.word	0x08024cc8
 801409c:	08024dd8 	.word	0x08024dd8

080140a0 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80140a0:	b580      	push	{r7, lr}
 80140a2:	b082      	sub	sp, #8
 80140a4:	af00      	add	r7, sp, #0
 80140a6:	6078      	str	r0, [r7, #4]
 80140a8:	460b      	mov	r3, r1
 80140aa:	807b      	strh	r3, [r7, #2]
 80140ac:	4613      	mov	r3, r2
 80140ae:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 80140b0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80140b4:	2b00      	cmp	r3, #0
 80140b6:	da08      	bge.n	80140ca <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 80140b8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80140bc:	425b      	negs	r3, r3
 80140be:	4619      	mov	r1, r3
 80140c0:	6878      	ldr	r0, [r7, #4]
 80140c2:	f7ff ff9b 	bl	8013ffc <pbuf_remove_header>
 80140c6:	4603      	mov	r3, r0
 80140c8:	e007      	b.n	80140da <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80140ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80140ce:	787a      	ldrb	r2, [r7, #1]
 80140d0:	4619      	mov	r1, r3
 80140d2:	6878      	ldr	r0, [r7, #4]
 80140d4:	f7ff ff1a 	bl	8013f0c <pbuf_add_header_impl>
 80140d8:	4603      	mov	r3, r0
  }
}
 80140da:	4618      	mov	r0, r3
 80140dc:	3708      	adds	r7, #8
 80140de:	46bd      	mov	sp, r7
 80140e0:	bd80      	pop	{r7, pc}

080140e2 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80140e2:	b580      	push	{r7, lr}
 80140e4:	b082      	sub	sp, #8
 80140e6:	af00      	add	r7, sp, #0
 80140e8:	6078      	str	r0, [r7, #4]
 80140ea:	460b      	mov	r3, r1
 80140ec:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80140ee:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80140f2:	2201      	movs	r2, #1
 80140f4:	4619      	mov	r1, r3
 80140f6:	6878      	ldr	r0, [r7, #4]
 80140f8:	f7ff ffd2 	bl	80140a0 <pbuf_header_impl>
 80140fc:	4603      	mov	r3, r0
}
 80140fe:	4618      	mov	r0, r3
 8014100:	3708      	adds	r7, #8
 8014102:	46bd      	mov	sp, r7
 8014104:	bd80      	pop	{r7, pc}

08014106 <pbuf_free_header>:
 *                   takes an u16_t not s16_t!
 * @return the new head pbuf
 */
struct pbuf *
pbuf_free_header(struct pbuf *q, u16_t size)
{
 8014106:	b580      	push	{r7, lr}
 8014108:	b086      	sub	sp, #24
 801410a:	af00      	add	r7, sp, #0
 801410c:	6078      	str	r0, [r7, #4]
 801410e:	460b      	mov	r3, r1
 8014110:	807b      	strh	r3, [r7, #2]
  struct pbuf *p = q;
 8014112:	687b      	ldr	r3, [r7, #4]
 8014114:	617b      	str	r3, [r7, #20]
  u16_t free_left = size;
 8014116:	887b      	ldrh	r3, [r7, #2]
 8014118:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 801411a:	e01c      	b.n	8014156 <pbuf_free_header+0x50>
    if (free_left >= p->len) {
 801411c:	697b      	ldr	r3, [r7, #20]
 801411e:	895b      	ldrh	r3, [r3, #10]
 8014120:	8a7a      	ldrh	r2, [r7, #18]
 8014122:	429a      	cmp	r2, r3
 8014124:	d310      	bcc.n	8014148 <pbuf_free_header+0x42>
      struct pbuf *f = p;
 8014126:	697b      	ldr	r3, [r7, #20]
 8014128:	60fb      	str	r3, [r7, #12]
      free_left = (u16_t)(free_left - p->len);
 801412a:	697b      	ldr	r3, [r7, #20]
 801412c:	895b      	ldrh	r3, [r3, #10]
 801412e:	8a7a      	ldrh	r2, [r7, #18]
 8014130:	1ad3      	subs	r3, r2, r3
 8014132:	827b      	strh	r3, [r7, #18]
      p = p->next;
 8014134:	697b      	ldr	r3, [r7, #20]
 8014136:	681b      	ldr	r3, [r3, #0]
 8014138:	617b      	str	r3, [r7, #20]
      f->next = 0;
 801413a:	68fb      	ldr	r3, [r7, #12]
 801413c:	2200      	movs	r2, #0
 801413e:	601a      	str	r2, [r3, #0]
      pbuf_free(f);
 8014140:	68f8      	ldr	r0, [r7, #12]
 8014142:	f000 f813 	bl	801416c <pbuf_free>
 8014146:	e006      	b.n	8014156 <pbuf_free_header+0x50>
    } else {
      pbuf_remove_header(p, free_left);
 8014148:	8a7b      	ldrh	r3, [r7, #18]
 801414a:	4619      	mov	r1, r3
 801414c:	6978      	ldr	r0, [r7, #20]
 801414e:	f7ff ff55 	bl	8013ffc <pbuf_remove_header>
      free_left = 0;
 8014152:	2300      	movs	r3, #0
 8014154:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 8014156:	8a7b      	ldrh	r3, [r7, #18]
 8014158:	2b00      	cmp	r3, #0
 801415a:	d002      	beq.n	8014162 <pbuf_free_header+0x5c>
 801415c:	697b      	ldr	r3, [r7, #20]
 801415e:	2b00      	cmp	r3, #0
 8014160:	d1dc      	bne.n	801411c <pbuf_free_header+0x16>
    }
  }
  return p;
 8014162:	697b      	ldr	r3, [r7, #20]
}
 8014164:	4618      	mov	r0, r3
 8014166:	3718      	adds	r7, #24
 8014168:	46bd      	mov	sp, r7
 801416a:	bd80      	pop	{r7, pc}

0801416c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 801416c:	b580      	push	{r7, lr}
 801416e:	b088      	sub	sp, #32
 8014170:	af00      	add	r7, sp, #0
 8014172:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8014174:	687b      	ldr	r3, [r7, #4]
 8014176:	2b00      	cmp	r3, #0
 8014178:	d10b      	bne.n	8014192 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801417a:	687b      	ldr	r3, [r7, #4]
 801417c:	2b00      	cmp	r3, #0
 801417e:	d106      	bne.n	801418e <pbuf_free+0x22>
 8014180:	4b3b      	ldr	r3, [pc, #236]	; (8014270 <pbuf_free+0x104>)
 8014182:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8014186:	493b      	ldr	r1, [pc, #236]	; (8014274 <pbuf_free+0x108>)
 8014188:	483b      	ldr	r0, [pc, #236]	; (8014278 <pbuf_free+0x10c>)
 801418a:	f00c ffd9 	bl	8021140 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801418e:	2300      	movs	r3, #0
 8014190:	e069      	b.n	8014266 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8014192:	2300      	movs	r3, #0
 8014194:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8014196:	e062      	b.n	801425e <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8014198:	f001 fd2e 	bl	8015bf8 <sys_arch_protect>
 801419c:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	7b9b      	ldrb	r3, [r3, #14]
 80141a2:	2b00      	cmp	r3, #0
 80141a4:	d106      	bne.n	80141b4 <pbuf_free+0x48>
 80141a6:	4b32      	ldr	r3, [pc, #200]	; (8014270 <pbuf_free+0x104>)
 80141a8:	f240 22f1 	movw	r2, #753	; 0x2f1
 80141ac:	4933      	ldr	r1, [pc, #204]	; (801427c <pbuf_free+0x110>)
 80141ae:	4832      	ldr	r0, [pc, #200]	; (8014278 <pbuf_free+0x10c>)
 80141b0:	f00c ffc6 	bl	8021140 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80141b4:	687b      	ldr	r3, [r7, #4]
 80141b6:	7b9b      	ldrb	r3, [r3, #14]
 80141b8:	3b01      	subs	r3, #1
 80141ba:	b2da      	uxtb	r2, r3
 80141bc:	687b      	ldr	r3, [r7, #4]
 80141be:	739a      	strb	r2, [r3, #14]
 80141c0:	687b      	ldr	r3, [r7, #4]
 80141c2:	7b9b      	ldrb	r3, [r3, #14]
 80141c4:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 80141c6:	69b8      	ldr	r0, [r7, #24]
 80141c8:	f001 fd24 	bl	8015c14 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80141cc:	7dfb      	ldrb	r3, [r7, #23]
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	d143      	bne.n	801425a <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	681b      	ldr	r3, [r3, #0]
 80141d6:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 80141d8:	687b      	ldr	r3, [r7, #4]
 80141da:	7b1b      	ldrb	r3, [r3, #12]
 80141dc:	f003 030f 	and.w	r3, r3, #15
 80141e0:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80141e2:	687b      	ldr	r3, [r7, #4]
 80141e4:	7b5b      	ldrb	r3, [r3, #13]
 80141e6:	f003 0302 	and.w	r3, r3, #2
 80141ea:	2b00      	cmp	r3, #0
 80141ec:	d011      	beq.n	8014212 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 80141ee:	687b      	ldr	r3, [r7, #4]
 80141f0:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80141f2:	68bb      	ldr	r3, [r7, #8]
 80141f4:	691b      	ldr	r3, [r3, #16]
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	d106      	bne.n	8014208 <pbuf_free+0x9c>
 80141fa:	4b1d      	ldr	r3, [pc, #116]	; (8014270 <pbuf_free+0x104>)
 80141fc:	f240 22ff 	movw	r2, #767	; 0x2ff
 8014200:	491f      	ldr	r1, [pc, #124]	; (8014280 <pbuf_free+0x114>)
 8014202:	481d      	ldr	r0, [pc, #116]	; (8014278 <pbuf_free+0x10c>)
 8014204:	f00c ff9c 	bl	8021140 <iprintf>
        pc->custom_free_function(p);
 8014208:	68bb      	ldr	r3, [r7, #8]
 801420a:	691b      	ldr	r3, [r3, #16]
 801420c:	6878      	ldr	r0, [r7, #4]
 801420e:	4798      	blx	r3
 8014210:	e01d      	b.n	801424e <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8014212:	7bfb      	ldrb	r3, [r7, #15]
 8014214:	2b02      	cmp	r3, #2
 8014216:	d104      	bne.n	8014222 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8014218:	6879      	ldr	r1, [r7, #4]
 801421a:	200c      	movs	r0, #12
 801421c:	f7ff f842 	bl	80132a4 <memp_free>
 8014220:	e015      	b.n	801424e <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8014222:	7bfb      	ldrb	r3, [r7, #15]
 8014224:	2b01      	cmp	r3, #1
 8014226:	d104      	bne.n	8014232 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8014228:	6879      	ldr	r1, [r7, #4]
 801422a:	200b      	movs	r0, #11
 801422c:	f7ff f83a 	bl	80132a4 <memp_free>
 8014230:	e00d      	b.n	801424e <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8014232:	7bfb      	ldrb	r3, [r7, #15]
 8014234:	2b00      	cmp	r3, #0
 8014236:	d103      	bne.n	8014240 <pbuf_free+0xd4>
          mem_free(p);
 8014238:	6878      	ldr	r0, [r7, #4]
 801423a:	f7fe fc75 	bl	8012b28 <mem_free>
 801423e:	e006      	b.n	801424e <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8014240:	4b0b      	ldr	r3, [pc, #44]	; (8014270 <pbuf_free+0x104>)
 8014242:	f240 320f 	movw	r2, #783	; 0x30f
 8014246:	490f      	ldr	r1, [pc, #60]	; (8014284 <pbuf_free+0x118>)
 8014248:	480b      	ldr	r0, [pc, #44]	; (8014278 <pbuf_free+0x10c>)
 801424a:	f00c ff79 	bl	8021140 <iprintf>
        }
      }
      count++;
 801424e:	7ffb      	ldrb	r3, [r7, #31]
 8014250:	3301      	adds	r3, #1
 8014252:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8014254:	693b      	ldr	r3, [r7, #16]
 8014256:	607b      	str	r3, [r7, #4]
 8014258:	e001      	b.n	801425e <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 801425a:	2300      	movs	r3, #0
 801425c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801425e:	687b      	ldr	r3, [r7, #4]
 8014260:	2b00      	cmp	r3, #0
 8014262:	d199      	bne.n	8014198 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8014264:	7ffb      	ldrb	r3, [r7, #31]
}
 8014266:	4618      	mov	r0, r3
 8014268:	3720      	adds	r7, #32
 801426a:	46bd      	mov	sp, r7
 801426c:	bd80      	pop	{r7, pc}
 801426e:	bf00      	nop
 8014270:	08024c48 	.word	0x08024c48
 8014274:	08024dcc 	.word	0x08024dcc
 8014278:	08024cc8 	.word	0x08024cc8
 801427c:	08024df8 	.word	0x08024df8
 8014280:	08024e10 	.word	0x08024e10
 8014284:	08024e34 	.word	0x08024e34

08014288 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8014288:	b480      	push	{r7}
 801428a:	b085      	sub	sp, #20
 801428c:	af00      	add	r7, sp, #0
 801428e:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8014290:	2300      	movs	r3, #0
 8014292:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8014294:	e005      	b.n	80142a2 <pbuf_clen+0x1a>
    ++len;
 8014296:	89fb      	ldrh	r3, [r7, #14]
 8014298:	3301      	adds	r3, #1
 801429a:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 801429c:	687b      	ldr	r3, [r7, #4]
 801429e:	681b      	ldr	r3, [r3, #0]
 80142a0:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80142a2:	687b      	ldr	r3, [r7, #4]
 80142a4:	2b00      	cmp	r3, #0
 80142a6:	d1f6      	bne.n	8014296 <pbuf_clen+0xe>
  }
  return len;
 80142a8:	89fb      	ldrh	r3, [r7, #14]
}
 80142aa:	4618      	mov	r0, r3
 80142ac:	3714      	adds	r7, #20
 80142ae:	46bd      	mov	sp, r7
 80142b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142b4:	4770      	bx	lr
	...

080142b8 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80142b8:	b580      	push	{r7, lr}
 80142ba:	b084      	sub	sp, #16
 80142bc:	af00      	add	r7, sp, #0
 80142be:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	2b00      	cmp	r3, #0
 80142c4:	d016      	beq.n	80142f4 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 80142c6:	f001 fc97 	bl	8015bf8 <sys_arch_protect>
 80142ca:	60f8      	str	r0, [r7, #12]
 80142cc:	687b      	ldr	r3, [r7, #4]
 80142ce:	7b9b      	ldrb	r3, [r3, #14]
 80142d0:	3301      	adds	r3, #1
 80142d2:	b2da      	uxtb	r2, r3
 80142d4:	687b      	ldr	r3, [r7, #4]
 80142d6:	739a      	strb	r2, [r3, #14]
 80142d8:	68f8      	ldr	r0, [r7, #12]
 80142da:	f001 fc9b 	bl	8015c14 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80142de:	687b      	ldr	r3, [r7, #4]
 80142e0:	7b9b      	ldrb	r3, [r3, #14]
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	d106      	bne.n	80142f4 <pbuf_ref+0x3c>
 80142e6:	4b05      	ldr	r3, [pc, #20]	; (80142fc <pbuf_ref+0x44>)
 80142e8:	f240 3242 	movw	r2, #834	; 0x342
 80142ec:	4904      	ldr	r1, [pc, #16]	; (8014300 <pbuf_ref+0x48>)
 80142ee:	4805      	ldr	r0, [pc, #20]	; (8014304 <pbuf_ref+0x4c>)
 80142f0:	f00c ff26 	bl	8021140 <iprintf>
  }
}
 80142f4:	bf00      	nop
 80142f6:	3710      	adds	r7, #16
 80142f8:	46bd      	mov	sp, r7
 80142fa:	bd80      	pop	{r7, pc}
 80142fc:	08024c48 	.word	0x08024c48
 8014300:	08024e48 	.word	0x08024e48
 8014304:	08024cc8 	.word	0x08024cc8

08014308 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8014308:	b580      	push	{r7, lr}
 801430a:	b084      	sub	sp, #16
 801430c:	af00      	add	r7, sp, #0
 801430e:	6078      	str	r0, [r7, #4]
 8014310:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	2b00      	cmp	r3, #0
 8014316:	d002      	beq.n	801431e <pbuf_cat+0x16>
 8014318:	683b      	ldr	r3, [r7, #0]
 801431a:	2b00      	cmp	r3, #0
 801431c:	d107      	bne.n	801432e <pbuf_cat+0x26>
 801431e:	4b20      	ldr	r3, [pc, #128]	; (80143a0 <pbuf_cat+0x98>)
 8014320:	f240 325a 	movw	r2, #858	; 0x35a
 8014324:	491f      	ldr	r1, [pc, #124]	; (80143a4 <pbuf_cat+0x9c>)
 8014326:	4820      	ldr	r0, [pc, #128]	; (80143a8 <pbuf_cat+0xa0>)
 8014328:	f00c ff0a 	bl	8021140 <iprintf>
 801432c:	e034      	b.n	8014398 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	60fb      	str	r3, [r7, #12]
 8014332:	e00a      	b.n	801434a <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8014334:	68fb      	ldr	r3, [r7, #12]
 8014336:	891a      	ldrh	r2, [r3, #8]
 8014338:	683b      	ldr	r3, [r7, #0]
 801433a:	891b      	ldrh	r3, [r3, #8]
 801433c:	4413      	add	r3, r2
 801433e:	b29a      	uxth	r2, r3
 8014340:	68fb      	ldr	r3, [r7, #12]
 8014342:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8014344:	68fb      	ldr	r3, [r7, #12]
 8014346:	681b      	ldr	r3, [r3, #0]
 8014348:	60fb      	str	r3, [r7, #12]
 801434a:	68fb      	ldr	r3, [r7, #12]
 801434c:	681b      	ldr	r3, [r3, #0]
 801434e:	2b00      	cmp	r3, #0
 8014350:	d1f0      	bne.n	8014334 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8014352:	68fb      	ldr	r3, [r7, #12]
 8014354:	891a      	ldrh	r2, [r3, #8]
 8014356:	68fb      	ldr	r3, [r7, #12]
 8014358:	895b      	ldrh	r3, [r3, #10]
 801435a:	429a      	cmp	r2, r3
 801435c:	d006      	beq.n	801436c <pbuf_cat+0x64>
 801435e:	4b10      	ldr	r3, [pc, #64]	; (80143a0 <pbuf_cat+0x98>)
 8014360:	f240 3262 	movw	r2, #866	; 0x362
 8014364:	4911      	ldr	r1, [pc, #68]	; (80143ac <pbuf_cat+0xa4>)
 8014366:	4810      	ldr	r0, [pc, #64]	; (80143a8 <pbuf_cat+0xa0>)
 8014368:	f00c feea 	bl	8021140 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 801436c:	68fb      	ldr	r3, [r7, #12]
 801436e:	681b      	ldr	r3, [r3, #0]
 8014370:	2b00      	cmp	r3, #0
 8014372:	d006      	beq.n	8014382 <pbuf_cat+0x7a>
 8014374:	4b0a      	ldr	r3, [pc, #40]	; (80143a0 <pbuf_cat+0x98>)
 8014376:	f240 3263 	movw	r2, #867	; 0x363
 801437a:	490d      	ldr	r1, [pc, #52]	; (80143b0 <pbuf_cat+0xa8>)
 801437c:	480a      	ldr	r0, [pc, #40]	; (80143a8 <pbuf_cat+0xa0>)
 801437e:	f00c fedf 	bl	8021140 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8014382:	68fb      	ldr	r3, [r7, #12]
 8014384:	891a      	ldrh	r2, [r3, #8]
 8014386:	683b      	ldr	r3, [r7, #0]
 8014388:	891b      	ldrh	r3, [r3, #8]
 801438a:	4413      	add	r3, r2
 801438c:	b29a      	uxth	r2, r3
 801438e:	68fb      	ldr	r3, [r7, #12]
 8014390:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8014392:	68fb      	ldr	r3, [r7, #12]
 8014394:	683a      	ldr	r2, [r7, #0]
 8014396:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8014398:	3710      	adds	r7, #16
 801439a:	46bd      	mov	sp, r7
 801439c:	bd80      	pop	{r7, pc}
 801439e:	bf00      	nop
 80143a0:	08024c48 	.word	0x08024c48
 80143a4:	08024e5c 	.word	0x08024e5c
 80143a8:	08024cc8 	.word	0x08024cc8
 80143ac:	08024e94 	.word	0x08024e94
 80143b0:	08024ec4 	.word	0x08024ec4

080143b4 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 80143b4:	b580      	push	{r7, lr}
 80143b6:	b082      	sub	sp, #8
 80143b8:	af00      	add	r7, sp, #0
 80143ba:	6078      	str	r0, [r7, #4]
 80143bc:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 80143be:	6839      	ldr	r1, [r7, #0]
 80143c0:	6878      	ldr	r0, [r7, #4]
 80143c2:	f7ff ffa1 	bl	8014308 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 80143c6:	6838      	ldr	r0, [r7, #0]
 80143c8:	f7ff ff76 	bl	80142b8 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 80143cc:	bf00      	nop
 80143ce:	3708      	adds	r7, #8
 80143d0:	46bd      	mov	sp, r7
 80143d2:	bd80      	pop	{r7, pc}

080143d4 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80143d4:	b580      	push	{r7, lr}
 80143d6:	b086      	sub	sp, #24
 80143d8:	af00      	add	r7, sp, #0
 80143da:	6078      	str	r0, [r7, #4]
 80143dc:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 80143de:	2300      	movs	r3, #0
 80143e0:	617b      	str	r3, [r7, #20]
 80143e2:	2300      	movs	r3, #0
 80143e4:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80143e6:	687b      	ldr	r3, [r7, #4]
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	d008      	beq.n	80143fe <pbuf_copy+0x2a>
 80143ec:	683b      	ldr	r3, [r7, #0]
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	d005      	beq.n	80143fe <pbuf_copy+0x2a>
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	891a      	ldrh	r2, [r3, #8]
 80143f6:	683b      	ldr	r3, [r7, #0]
 80143f8:	891b      	ldrh	r3, [r3, #8]
 80143fa:	429a      	cmp	r2, r3
 80143fc:	d209      	bcs.n	8014412 <pbuf_copy+0x3e>
 80143fe:	4b57      	ldr	r3, [pc, #348]	; (801455c <pbuf_copy+0x188>)
 8014400:	f240 32ca 	movw	r2, #970	; 0x3ca
 8014404:	4956      	ldr	r1, [pc, #344]	; (8014560 <pbuf_copy+0x18c>)
 8014406:	4857      	ldr	r0, [pc, #348]	; (8014564 <pbuf_copy+0x190>)
 8014408:	f00c fe9a 	bl	8021140 <iprintf>
 801440c:	f06f 030f 	mvn.w	r3, #15
 8014410:	e09f      	b.n	8014552 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8014412:	687b      	ldr	r3, [r7, #4]
 8014414:	895b      	ldrh	r3, [r3, #10]
 8014416:	461a      	mov	r2, r3
 8014418:	697b      	ldr	r3, [r7, #20]
 801441a:	1ad2      	subs	r2, r2, r3
 801441c:	683b      	ldr	r3, [r7, #0]
 801441e:	895b      	ldrh	r3, [r3, #10]
 8014420:	4619      	mov	r1, r3
 8014422:	693b      	ldr	r3, [r7, #16]
 8014424:	1acb      	subs	r3, r1, r3
 8014426:	429a      	cmp	r2, r3
 8014428:	d306      	bcc.n	8014438 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801442a:	683b      	ldr	r3, [r7, #0]
 801442c:	895b      	ldrh	r3, [r3, #10]
 801442e:	461a      	mov	r2, r3
 8014430:	693b      	ldr	r3, [r7, #16]
 8014432:	1ad3      	subs	r3, r2, r3
 8014434:	60fb      	str	r3, [r7, #12]
 8014436:	e005      	b.n	8014444 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8014438:	687b      	ldr	r3, [r7, #4]
 801443a:	895b      	ldrh	r3, [r3, #10]
 801443c:	461a      	mov	r2, r3
 801443e:	697b      	ldr	r3, [r7, #20]
 8014440:	1ad3      	subs	r3, r2, r3
 8014442:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	685a      	ldr	r2, [r3, #4]
 8014448:	697b      	ldr	r3, [r7, #20]
 801444a:	18d0      	adds	r0, r2, r3
 801444c:	683b      	ldr	r3, [r7, #0]
 801444e:	685a      	ldr	r2, [r3, #4]
 8014450:	693b      	ldr	r3, [r7, #16]
 8014452:	4413      	add	r3, r2
 8014454:	68fa      	ldr	r2, [r7, #12]
 8014456:	4619      	mov	r1, r3
 8014458:	f00c fa0d 	bl	8020876 <memcpy>
    offset_to += len;
 801445c:	697a      	ldr	r2, [r7, #20]
 801445e:	68fb      	ldr	r3, [r7, #12]
 8014460:	4413      	add	r3, r2
 8014462:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8014464:	693a      	ldr	r2, [r7, #16]
 8014466:	68fb      	ldr	r3, [r7, #12]
 8014468:	4413      	add	r3, r2
 801446a:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801446c:	687b      	ldr	r3, [r7, #4]
 801446e:	895b      	ldrh	r3, [r3, #10]
 8014470:	461a      	mov	r2, r3
 8014472:	697b      	ldr	r3, [r7, #20]
 8014474:	4293      	cmp	r3, r2
 8014476:	d906      	bls.n	8014486 <pbuf_copy+0xb2>
 8014478:	4b38      	ldr	r3, [pc, #224]	; (801455c <pbuf_copy+0x188>)
 801447a:	f240 32d9 	movw	r2, #985	; 0x3d9
 801447e:	493a      	ldr	r1, [pc, #232]	; (8014568 <pbuf_copy+0x194>)
 8014480:	4838      	ldr	r0, [pc, #224]	; (8014564 <pbuf_copy+0x190>)
 8014482:	f00c fe5d 	bl	8021140 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8014486:	683b      	ldr	r3, [r7, #0]
 8014488:	895b      	ldrh	r3, [r3, #10]
 801448a:	461a      	mov	r2, r3
 801448c:	693b      	ldr	r3, [r7, #16]
 801448e:	4293      	cmp	r3, r2
 8014490:	d906      	bls.n	80144a0 <pbuf_copy+0xcc>
 8014492:	4b32      	ldr	r3, [pc, #200]	; (801455c <pbuf_copy+0x188>)
 8014494:	f240 32da 	movw	r2, #986	; 0x3da
 8014498:	4934      	ldr	r1, [pc, #208]	; (801456c <pbuf_copy+0x198>)
 801449a:	4832      	ldr	r0, [pc, #200]	; (8014564 <pbuf_copy+0x190>)
 801449c:	f00c fe50 	bl	8021140 <iprintf>
    if (offset_from >= p_from->len) {
 80144a0:	683b      	ldr	r3, [r7, #0]
 80144a2:	895b      	ldrh	r3, [r3, #10]
 80144a4:	461a      	mov	r2, r3
 80144a6:	693b      	ldr	r3, [r7, #16]
 80144a8:	4293      	cmp	r3, r2
 80144aa:	d304      	bcc.n	80144b6 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 80144ac:	2300      	movs	r3, #0
 80144ae:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80144b0:	683b      	ldr	r3, [r7, #0]
 80144b2:	681b      	ldr	r3, [r3, #0]
 80144b4:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80144b6:	687b      	ldr	r3, [r7, #4]
 80144b8:	895b      	ldrh	r3, [r3, #10]
 80144ba:	461a      	mov	r2, r3
 80144bc:	697b      	ldr	r3, [r7, #20]
 80144be:	4293      	cmp	r3, r2
 80144c0:	d114      	bne.n	80144ec <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 80144c2:	2300      	movs	r3, #0
 80144c4:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	681b      	ldr	r3, [r3, #0]
 80144ca:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80144cc:	687b      	ldr	r3, [r7, #4]
 80144ce:	2b00      	cmp	r3, #0
 80144d0:	d10c      	bne.n	80144ec <pbuf_copy+0x118>
 80144d2:	683b      	ldr	r3, [r7, #0]
 80144d4:	2b00      	cmp	r3, #0
 80144d6:	d009      	beq.n	80144ec <pbuf_copy+0x118>
 80144d8:	4b20      	ldr	r3, [pc, #128]	; (801455c <pbuf_copy+0x188>)
 80144da:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 80144de:	4924      	ldr	r1, [pc, #144]	; (8014570 <pbuf_copy+0x19c>)
 80144e0:	4820      	ldr	r0, [pc, #128]	; (8014564 <pbuf_copy+0x190>)
 80144e2:	f00c fe2d 	bl	8021140 <iprintf>
 80144e6:	f06f 030f 	mvn.w	r3, #15
 80144ea:	e032      	b.n	8014552 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 80144ec:	683b      	ldr	r3, [r7, #0]
 80144ee:	2b00      	cmp	r3, #0
 80144f0:	d013      	beq.n	801451a <pbuf_copy+0x146>
 80144f2:	683b      	ldr	r3, [r7, #0]
 80144f4:	895a      	ldrh	r2, [r3, #10]
 80144f6:	683b      	ldr	r3, [r7, #0]
 80144f8:	891b      	ldrh	r3, [r3, #8]
 80144fa:	429a      	cmp	r2, r3
 80144fc:	d10d      	bne.n	801451a <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80144fe:	683b      	ldr	r3, [r7, #0]
 8014500:	681b      	ldr	r3, [r3, #0]
 8014502:	2b00      	cmp	r3, #0
 8014504:	d009      	beq.n	801451a <pbuf_copy+0x146>
 8014506:	4b15      	ldr	r3, [pc, #84]	; (801455c <pbuf_copy+0x188>)
 8014508:	f240 32ea 	movw	r2, #1002	; 0x3ea
 801450c:	4919      	ldr	r1, [pc, #100]	; (8014574 <pbuf_copy+0x1a0>)
 801450e:	4815      	ldr	r0, [pc, #84]	; (8014564 <pbuf_copy+0x190>)
 8014510:	f00c fe16 	bl	8021140 <iprintf>
 8014514:	f06f 0305 	mvn.w	r3, #5
 8014518:	e01b      	b.n	8014552 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801451a:	687b      	ldr	r3, [r7, #4]
 801451c:	2b00      	cmp	r3, #0
 801451e:	d013      	beq.n	8014548 <pbuf_copy+0x174>
 8014520:	687b      	ldr	r3, [r7, #4]
 8014522:	895a      	ldrh	r2, [r3, #10]
 8014524:	687b      	ldr	r3, [r7, #4]
 8014526:	891b      	ldrh	r3, [r3, #8]
 8014528:	429a      	cmp	r2, r3
 801452a:	d10d      	bne.n	8014548 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801452c:	687b      	ldr	r3, [r7, #4]
 801452e:	681b      	ldr	r3, [r3, #0]
 8014530:	2b00      	cmp	r3, #0
 8014532:	d009      	beq.n	8014548 <pbuf_copy+0x174>
 8014534:	4b09      	ldr	r3, [pc, #36]	; (801455c <pbuf_copy+0x188>)
 8014536:	f240 32ef 	movw	r2, #1007	; 0x3ef
 801453a:	490e      	ldr	r1, [pc, #56]	; (8014574 <pbuf_copy+0x1a0>)
 801453c:	4809      	ldr	r0, [pc, #36]	; (8014564 <pbuf_copy+0x190>)
 801453e:	f00c fdff 	bl	8021140 <iprintf>
 8014542:	f06f 0305 	mvn.w	r3, #5
 8014546:	e004      	b.n	8014552 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8014548:	683b      	ldr	r3, [r7, #0]
 801454a:	2b00      	cmp	r3, #0
 801454c:	f47f af61 	bne.w	8014412 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8014550:	2300      	movs	r3, #0
}
 8014552:	4618      	mov	r0, r3
 8014554:	3718      	adds	r7, #24
 8014556:	46bd      	mov	sp, r7
 8014558:	bd80      	pop	{r7, pc}
 801455a:	bf00      	nop
 801455c:	08024c48 	.word	0x08024c48
 8014560:	08024f10 	.word	0x08024f10
 8014564:	08024cc8 	.word	0x08024cc8
 8014568:	08024f40 	.word	0x08024f40
 801456c:	08024f58 	.word	0x08024f58
 8014570:	08024f74 	.word	0x08024f74
 8014574:	08024f84 	.word	0x08024f84

08014578 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8014578:	b580      	push	{r7, lr}
 801457a:	b088      	sub	sp, #32
 801457c:	af00      	add	r7, sp, #0
 801457e:	60f8      	str	r0, [r7, #12]
 8014580:	60b9      	str	r1, [r7, #8]
 8014582:	4611      	mov	r1, r2
 8014584:	461a      	mov	r2, r3
 8014586:	460b      	mov	r3, r1
 8014588:	80fb      	strh	r3, [r7, #6]
 801458a:	4613      	mov	r3, r2
 801458c:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 801458e:	2300      	movs	r3, #0
 8014590:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8014592:	2300      	movs	r3, #0
 8014594:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8014596:	68fb      	ldr	r3, [r7, #12]
 8014598:	2b00      	cmp	r3, #0
 801459a:	d108      	bne.n	80145ae <pbuf_copy_partial+0x36>
 801459c:	4b2b      	ldr	r3, [pc, #172]	; (801464c <pbuf_copy_partial+0xd4>)
 801459e:	f240 420a 	movw	r2, #1034	; 0x40a
 80145a2:	492b      	ldr	r1, [pc, #172]	; (8014650 <pbuf_copy_partial+0xd8>)
 80145a4:	482b      	ldr	r0, [pc, #172]	; (8014654 <pbuf_copy_partial+0xdc>)
 80145a6:	f00c fdcb 	bl	8021140 <iprintf>
 80145aa:	2300      	movs	r3, #0
 80145ac:	e04a      	b.n	8014644 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80145ae:	68bb      	ldr	r3, [r7, #8]
 80145b0:	2b00      	cmp	r3, #0
 80145b2:	d108      	bne.n	80145c6 <pbuf_copy_partial+0x4e>
 80145b4:	4b25      	ldr	r3, [pc, #148]	; (801464c <pbuf_copy_partial+0xd4>)
 80145b6:	f240 420b 	movw	r2, #1035	; 0x40b
 80145ba:	4927      	ldr	r1, [pc, #156]	; (8014658 <pbuf_copy_partial+0xe0>)
 80145bc:	4825      	ldr	r0, [pc, #148]	; (8014654 <pbuf_copy_partial+0xdc>)
 80145be:	f00c fdbf 	bl	8021140 <iprintf>
 80145c2:	2300      	movs	r3, #0
 80145c4:	e03e      	b.n	8014644 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80145c6:	68fb      	ldr	r3, [r7, #12]
 80145c8:	61fb      	str	r3, [r7, #28]
 80145ca:	e034      	b.n	8014636 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 80145cc:	88bb      	ldrh	r3, [r7, #4]
 80145ce:	2b00      	cmp	r3, #0
 80145d0:	d00a      	beq.n	80145e8 <pbuf_copy_partial+0x70>
 80145d2:	69fb      	ldr	r3, [r7, #28]
 80145d4:	895b      	ldrh	r3, [r3, #10]
 80145d6:	88ba      	ldrh	r2, [r7, #4]
 80145d8:	429a      	cmp	r2, r3
 80145da:	d305      	bcc.n	80145e8 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 80145dc:	69fb      	ldr	r3, [r7, #28]
 80145de:	895b      	ldrh	r3, [r3, #10]
 80145e0:	88ba      	ldrh	r2, [r7, #4]
 80145e2:	1ad3      	subs	r3, r2, r3
 80145e4:	80bb      	strh	r3, [r7, #4]
 80145e6:	e023      	b.n	8014630 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 80145e8:	69fb      	ldr	r3, [r7, #28]
 80145ea:	895a      	ldrh	r2, [r3, #10]
 80145ec:	88bb      	ldrh	r3, [r7, #4]
 80145ee:	1ad3      	subs	r3, r2, r3
 80145f0:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 80145f2:	8b3a      	ldrh	r2, [r7, #24]
 80145f4:	88fb      	ldrh	r3, [r7, #6]
 80145f6:	429a      	cmp	r2, r3
 80145f8:	d901      	bls.n	80145fe <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 80145fa:	88fb      	ldrh	r3, [r7, #6]
 80145fc:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 80145fe:	8b7b      	ldrh	r3, [r7, #26]
 8014600:	68ba      	ldr	r2, [r7, #8]
 8014602:	18d0      	adds	r0, r2, r3
 8014604:	69fb      	ldr	r3, [r7, #28]
 8014606:	685a      	ldr	r2, [r3, #4]
 8014608:	88bb      	ldrh	r3, [r7, #4]
 801460a:	4413      	add	r3, r2
 801460c:	8b3a      	ldrh	r2, [r7, #24]
 801460e:	4619      	mov	r1, r3
 8014610:	f00c f931 	bl	8020876 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8014614:	8afa      	ldrh	r2, [r7, #22]
 8014616:	8b3b      	ldrh	r3, [r7, #24]
 8014618:	4413      	add	r3, r2
 801461a:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 801461c:	8b7a      	ldrh	r2, [r7, #26]
 801461e:	8b3b      	ldrh	r3, [r7, #24]
 8014620:	4413      	add	r3, r2
 8014622:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8014624:	88fa      	ldrh	r2, [r7, #6]
 8014626:	8b3b      	ldrh	r3, [r7, #24]
 8014628:	1ad3      	subs	r3, r2, r3
 801462a:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 801462c:	2300      	movs	r3, #0
 801462e:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8014630:	69fb      	ldr	r3, [r7, #28]
 8014632:	681b      	ldr	r3, [r3, #0]
 8014634:	61fb      	str	r3, [r7, #28]
 8014636:	88fb      	ldrh	r3, [r7, #6]
 8014638:	2b00      	cmp	r3, #0
 801463a:	d002      	beq.n	8014642 <pbuf_copy_partial+0xca>
 801463c:	69fb      	ldr	r3, [r7, #28]
 801463e:	2b00      	cmp	r3, #0
 8014640:	d1c4      	bne.n	80145cc <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8014642:	8afb      	ldrh	r3, [r7, #22]
}
 8014644:	4618      	mov	r0, r3
 8014646:	3720      	adds	r7, #32
 8014648:	46bd      	mov	sp, r7
 801464a:	bd80      	pop	{r7, pc}
 801464c:	08024c48 	.word	0x08024c48
 8014650:	08024fb0 	.word	0x08024fb0
 8014654:	08024cc8 	.word	0x08024cc8
 8014658:	08024fd0 	.word	0x08024fd0

0801465c <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 801465c:	b580      	push	{r7, lr}
 801465e:	b084      	sub	sp, #16
 8014660:	af00      	add	r7, sp, #0
 8014662:	4603      	mov	r3, r0
 8014664:	603a      	str	r2, [r7, #0]
 8014666:	71fb      	strb	r3, [r7, #7]
 8014668:	460b      	mov	r3, r1
 801466a:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 801466c:	683b      	ldr	r3, [r7, #0]
 801466e:	8919      	ldrh	r1, [r3, #8]
 8014670:	88ba      	ldrh	r2, [r7, #4]
 8014672:	79fb      	ldrb	r3, [r7, #7]
 8014674:	4618      	mov	r0, r3
 8014676:	f7ff fa67 	bl	8013b48 <pbuf_alloc>
 801467a:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 801467c:	68fb      	ldr	r3, [r7, #12]
 801467e:	2b00      	cmp	r3, #0
 8014680:	d101      	bne.n	8014686 <pbuf_clone+0x2a>
    return NULL;
 8014682:	2300      	movs	r3, #0
 8014684:	e011      	b.n	80146aa <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8014686:	6839      	ldr	r1, [r7, #0]
 8014688:	68f8      	ldr	r0, [r7, #12]
 801468a:	f7ff fea3 	bl	80143d4 <pbuf_copy>
 801468e:	4603      	mov	r3, r0
 8014690:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8014692:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8014696:	2b00      	cmp	r3, #0
 8014698:	d006      	beq.n	80146a8 <pbuf_clone+0x4c>
 801469a:	4b06      	ldr	r3, [pc, #24]	; (80146b4 <pbuf_clone+0x58>)
 801469c:	f240 5224 	movw	r2, #1316	; 0x524
 80146a0:	4905      	ldr	r1, [pc, #20]	; (80146b8 <pbuf_clone+0x5c>)
 80146a2:	4806      	ldr	r0, [pc, #24]	; (80146bc <pbuf_clone+0x60>)
 80146a4:	f00c fd4c 	bl	8021140 <iprintf>
  return q;
 80146a8:	68fb      	ldr	r3, [r7, #12]
}
 80146aa:	4618      	mov	r0, r3
 80146ac:	3710      	adds	r7, #16
 80146ae:	46bd      	mov	sp, r7
 80146b0:	bd80      	pop	{r7, pc}
 80146b2:	bf00      	nop
 80146b4:	08024c48 	.word	0x08024c48
 80146b8:	080250dc 	.word	0x080250dc
 80146bc:	08024cc8 	.word	0x08024cc8

080146c0 <tryget_socket_unconn_nouse>:
#endif /* LWIP_NETCONN_FULLDUPLEX */

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn_nouse(int fd)
{
 80146c0:	b480      	push	{r7}
 80146c2:	b085      	sub	sp, #20
 80146c4:	af00      	add	r7, sp, #0
 80146c6:	6078      	str	r0, [r7, #4]
  int s = fd - LWIP_SOCKET_OFFSET;
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	60fb      	str	r3, [r7, #12]
  if ((s < 0) || (s >= NUM_SOCKETS)) {
 80146cc:	68fb      	ldr	r3, [r7, #12]
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	db02      	blt.n	80146d8 <tryget_socket_unconn_nouse+0x18>
 80146d2:	68fb      	ldr	r3, [r7, #12]
 80146d4:	2b03      	cmp	r3, #3
 80146d6:	dd01      	ble.n	80146dc <tryget_socket_unconn_nouse+0x1c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("tryget_socket_unconn(%d): invalid\n", fd));
    return NULL;
 80146d8:	2300      	movs	r3, #0
 80146da:	e003      	b.n	80146e4 <tryget_socket_unconn_nouse+0x24>
  }
  return &sockets[s];
 80146dc:	68fb      	ldr	r3, [r7, #12]
 80146de:	011b      	lsls	r3, r3, #4
 80146e0:	4a03      	ldr	r2, [pc, #12]	; (80146f0 <tryget_socket_unconn_nouse+0x30>)
 80146e2:	4413      	add	r3, r2
}
 80146e4:	4618      	mov	r0, r3
 80146e6:	3714      	adds	r7, #20
 80146e8:	46bd      	mov	sp, r7
 80146ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146ee:	4770      	bx	lr
 80146f0:	2404071c 	.word	0x2404071c

080146f4 <tryget_socket_unconn>:
}

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn(int fd)
{
 80146f4:	b580      	push	{r7, lr}
 80146f6:	b084      	sub	sp, #16
 80146f8:	af00      	add	r7, sp, #0
 80146fa:	6078      	str	r0, [r7, #4]
  struct lwip_sock *ret = tryget_socket_unconn_nouse(fd);
 80146fc:	6878      	ldr	r0, [r7, #4]
 80146fe:	f7ff ffdf 	bl	80146c0 <tryget_socket_unconn_nouse>
 8014702:	60f8      	str	r0, [r7, #12]
  if (ret != NULL) {
    if (!sock_inc_used(ret)) {
      return NULL;
    }
  }
  return ret;
 8014704:	68fb      	ldr	r3, [r7, #12]
}
 8014706:	4618      	mov	r0, r3
 8014708:	3710      	adds	r7, #16
 801470a:	46bd      	mov	sp, r7
 801470c:	bd80      	pop	{r7, pc}

0801470e <tryget_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
tryget_socket(int fd)
{
 801470e:	b580      	push	{r7, lr}
 8014710:	b084      	sub	sp, #16
 8014712:	af00      	add	r7, sp, #0
 8014714:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket_unconn(fd);
 8014716:	6878      	ldr	r0, [r7, #4]
 8014718:	f7ff ffec 	bl	80146f4 <tryget_socket_unconn>
 801471c:	60f8      	str	r0, [r7, #12]
  if (sock != NULL) {
 801471e:	68fb      	ldr	r3, [r7, #12]
 8014720:	2b00      	cmp	r3, #0
 8014722:	d005      	beq.n	8014730 <tryget_socket+0x22>
    if (sock->conn) {
 8014724:	68fb      	ldr	r3, [r7, #12]
 8014726:	681b      	ldr	r3, [r3, #0]
 8014728:	2b00      	cmp	r3, #0
 801472a:	d001      	beq.n	8014730 <tryget_socket+0x22>
      return sock;
 801472c:	68fb      	ldr	r3, [r7, #12]
 801472e:	e000      	b.n	8014732 <tryget_socket+0x24>
    }
    done_socket(sock);
  }
  return NULL;
 8014730:	2300      	movs	r3, #0
}
 8014732:	4618      	mov	r0, r3
 8014734:	3710      	adds	r7, #16
 8014736:	46bd      	mov	sp, r7
 8014738:	bd80      	pop	{r7, pc}
	...

0801473c <get_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
get_socket(int fd)
{
 801473c:	b580      	push	{r7, lr}
 801473e:	b084      	sub	sp, #16
 8014740:	af00      	add	r7, sp, #0
 8014742:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket(fd);
 8014744:	6878      	ldr	r0, [r7, #4]
 8014746:	f7ff ffe2 	bl	801470e <tryget_socket>
 801474a:	60f8      	str	r0, [r7, #12]
  if (!sock) {
 801474c:	68fb      	ldr	r3, [r7, #12]
 801474e:	2b00      	cmp	r3, #0
 8014750:	d104      	bne.n	801475c <get_socket+0x20>
    if ((fd < LWIP_SOCKET_OFFSET) || (fd >= (LWIP_SOCKET_OFFSET + NUM_SOCKETS))) {
      LWIP_DEBUGF(SOCKETS_DEBUG, ("get_socket(%d): invalid\n", fd));
    }
    set_errno(EBADF);
 8014752:	4b05      	ldr	r3, [pc, #20]	; (8014768 <get_socket+0x2c>)
 8014754:	2209      	movs	r2, #9
 8014756:	601a      	str	r2, [r3, #0]
    return NULL;
 8014758:	2300      	movs	r3, #0
 801475a:	e000      	b.n	801475e <get_socket+0x22>
  }
  return sock;
 801475c:	68fb      	ldr	r3, [r7, #12]
}
 801475e:	4618      	mov	r0, r3
 8014760:	3710      	adds	r7, #16
 8014762:	46bd      	mov	sp, r7
 8014764:	bd80      	pop	{r7, pc}
 8014766:	bf00      	nop
 8014768:	24048e7c 	.word	0x24048e7c

0801476c <alloc_socket>:
 *                 0 if socket has been created by socket()
 * @return the index of the new socket; -1 on error
 */
static int
alloc_socket(struct netconn *newconn, int accepted)
{
 801476c:	b580      	push	{r7, lr}
 801476e:	b084      	sub	sp, #16
 8014770:	af00      	add	r7, sp, #0
 8014772:	6078      	str	r0, [r7, #4]
 8014774:	6039      	str	r1, [r7, #0]
  int i;
  SYS_ARCH_DECL_PROTECT(lev);
  LWIP_UNUSED_ARG(accepted);

  /* allocate a new socket identifier */
  for (i = 0; i < NUM_SOCKETS; ++i) {
 8014776:	2300      	movs	r3, #0
 8014778:	60fb      	str	r3, [r7, #12]
 801477a:	e052      	b.n	8014822 <alloc_socket+0xb6>
    /* Protect socket array */
    SYS_ARCH_PROTECT(lev);
 801477c:	f001 fa3c 	bl	8015bf8 <sys_arch_protect>
 8014780:	60b8      	str	r0, [r7, #8]
    if (!sockets[i].conn) {
 8014782:	4a2c      	ldr	r2, [pc, #176]	; (8014834 <alloc_socket+0xc8>)
 8014784:	68fb      	ldr	r3, [r7, #12]
 8014786:	011b      	lsls	r3, r3, #4
 8014788:	4413      	add	r3, r2
 801478a:	681b      	ldr	r3, [r3, #0]
 801478c:	2b00      	cmp	r3, #0
 801478e:	d142      	bne.n	8014816 <alloc_socket+0xaa>
        continue;
      }
      sockets[i].fd_used    = 1;
      sockets[i].fd_free_pending = 0;
#endif
      sockets[i].conn       = newconn;
 8014790:	4a28      	ldr	r2, [pc, #160]	; (8014834 <alloc_socket+0xc8>)
 8014792:	68fb      	ldr	r3, [r7, #12]
 8014794:	011b      	lsls	r3, r3, #4
 8014796:	4413      	add	r3, r2
 8014798:	687a      	ldr	r2, [r7, #4]
 801479a:	601a      	str	r2, [r3, #0]
      /* The socket is not yet known to anyone, so no need to protect
         after having marked it as used. */
      SYS_ARCH_UNPROTECT(lev);
 801479c:	68b8      	ldr	r0, [r7, #8]
 801479e:	f001 fa39 	bl	8015c14 <sys_arch_unprotect>
      sockets[i].lastdata.pbuf = NULL;
 80147a2:	4a24      	ldr	r2, [pc, #144]	; (8014834 <alloc_socket+0xc8>)
 80147a4:	68fb      	ldr	r3, [r7, #12]
 80147a6:	011b      	lsls	r3, r3, #4
 80147a8:	4413      	add	r3, r2
 80147aa:	3304      	adds	r3, #4
 80147ac:	2200      	movs	r2, #0
 80147ae:	601a      	str	r2, [r3, #0]
#if LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL
      LWIP_ASSERT("sockets[i].select_waiting == 0", sockets[i].select_waiting == 0);
 80147b0:	4a20      	ldr	r2, [pc, #128]	; (8014834 <alloc_socket+0xc8>)
 80147b2:	68fb      	ldr	r3, [r7, #12]
 80147b4:	011b      	lsls	r3, r3, #4
 80147b6:	4413      	add	r3, r2
 80147b8:	330e      	adds	r3, #14
 80147ba:	781b      	ldrb	r3, [r3, #0]
 80147bc:	2b00      	cmp	r3, #0
 80147be:	d006      	beq.n	80147ce <alloc_socket+0x62>
 80147c0:	4b1d      	ldr	r3, [pc, #116]	; (8014838 <alloc_socket+0xcc>)
 80147c2:	f240 220e 	movw	r2, #526	; 0x20e
 80147c6:	491d      	ldr	r1, [pc, #116]	; (801483c <alloc_socket+0xd0>)
 80147c8:	481d      	ldr	r0, [pc, #116]	; (8014840 <alloc_socket+0xd4>)
 80147ca:	f00c fcb9 	bl	8021140 <iprintf>
      sockets[i].rcvevent   = 0;
 80147ce:	4a19      	ldr	r2, [pc, #100]	; (8014834 <alloc_socket+0xc8>)
 80147d0:	68fb      	ldr	r3, [r7, #12]
 80147d2:	011b      	lsls	r3, r3, #4
 80147d4:	4413      	add	r3, r2
 80147d6:	3308      	adds	r3, #8
 80147d8:	2200      	movs	r2, #0
 80147da:	801a      	strh	r2, [r3, #0]
      /* TCP sendbuf is empty, but the socket is not yet writable until connected
       * (unless it has been created by accept()). */
      sockets[i].sendevent  = (NETCONNTYPE_GROUP(newconn->type) == NETCONN_TCP ? (accepted != 0) : 1);
 80147dc:	687b      	ldr	r3, [r7, #4]
 80147de:	781b      	ldrb	r3, [r3, #0]
 80147e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80147e4:	2b10      	cmp	r3, #16
 80147e6:	d102      	bne.n	80147ee <alloc_socket+0x82>
 80147e8:	683b      	ldr	r3, [r7, #0]
 80147ea:	2b00      	cmp	r3, #0
 80147ec:	d001      	beq.n	80147f2 <alloc_socket+0x86>
 80147ee:	2301      	movs	r3, #1
 80147f0:	e000      	b.n	80147f4 <alloc_socket+0x88>
 80147f2:	2300      	movs	r3, #0
 80147f4:	b299      	uxth	r1, r3
 80147f6:	4a0f      	ldr	r2, [pc, #60]	; (8014834 <alloc_socket+0xc8>)
 80147f8:	68fb      	ldr	r3, [r7, #12]
 80147fa:	011b      	lsls	r3, r3, #4
 80147fc:	4413      	add	r3, r2
 80147fe:	330a      	adds	r3, #10
 8014800:	460a      	mov	r2, r1
 8014802:	801a      	strh	r2, [r3, #0]
      sockets[i].errevent   = 0;
 8014804:	4a0b      	ldr	r2, [pc, #44]	; (8014834 <alloc_socket+0xc8>)
 8014806:	68fb      	ldr	r3, [r7, #12]
 8014808:	011b      	lsls	r3, r3, #4
 801480a:	4413      	add	r3, r2
 801480c:	330c      	adds	r3, #12
 801480e:	2200      	movs	r2, #0
 8014810:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL */
      return i + LWIP_SOCKET_OFFSET;
 8014812:	68fb      	ldr	r3, [r7, #12]
 8014814:	e00a      	b.n	801482c <alloc_socket+0xc0>
    }
    SYS_ARCH_UNPROTECT(lev);
 8014816:	68b8      	ldr	r0, [r7, #8]
 8014818:	f001 f9fc 	bl	8015c14 <sys_arch_unprotect>
  for (i = 0; i < NUM_SOCKETS; ++i) {
 801481c:	68fb      	ldr	r3, [r7, #12]
 801481e:	3301      	adds	r3, #1
 8014820:	60fb      	str	r3, [r7, #12]
 8014822:	68fb      	ldr	r3, [r7, #12]
 8014824:	2b03      	cmp	r3, #3
 8014826:	dda9      	ble.n	801477c <alloc_socket+0x10>
  }
  return -1;
 8014828:	f04f 33ff 	mov.w	r3, #4294967295
}
 801482c:	4618      	mov	r0, r3
 801482e:	3710      	adds	r7, #16
 8014830:	46bd      	mov	sp, r7
 8014832:	bd80      	pop	{r7, pc}
 8014834:	2404071c 	.word	0x2404071c
 8014838:	080250f0 	.word	0x080250f0
 801483c:	08025144 	.word	0x08025144
 8014840:	08025164 	.word	0x08025164

08014844 <free_socket_locked>:
 * @param lastdata lastdata is stored here, must be freed externally
 */
static int
free_socket_locked(struct lwip_sock *sock, int is_tcp, struct netconn **conn,
                   union lwip_sock_lastdata *lastdata)
{
 8014844:	b480      	push	{r7}
 8014846:	b085      	sub	sp, #20
 8014848:	af00      	add	r7, sp, #0
 801484a:	60f8      	str	r0, [r7, #12]
 801484c:	60b9      	str	r1, [r7, #8]
 801484e:	607a      	str	r2, [r7, #4]
 8014850:	603b      	str	r3, [r7, #0]
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  LWIP_UNUSED_ARG(is_tcp);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  *lastdata = sock->lastdata;
 8014852:	683b      	ldr	r3, [r7, #0]
 8014854:	68fa      	ldr	r2, [r7, #12]
 8014856:	6852      	ldr	r2, [r2, #4]
 8014858:	601a      	str	r2, [r3, #0]
  sock->lastdata.pbuf = NULL;
 801485a:	68fb      	ldr	r3, [r7, #12]
 801485c:	2200      	movs	r2, #0
 801485e:	605a      	str	r2, [r3, #4]
  *conn = sock->conn;
 8014860:	68fb      	ldr	r3, [r7, #12]
 8014862:	681a      	ldr	r2, [r3, #0]
 8014864:	687b      	ldr	r3, [r7, #4]
 8014866:	601a      	str	r2, [r3, #0]
  sock->conn = NULL;
 8014868:	68fb      	ldr	r3, [r7, #12]
 801486a:	2200      	movs	r2, #0
 801486c:	601a      	str	r2, [r3, #0]
  return 1;
 801486e:	2301      	movs	r3, #1
}
 8014870:	4618      	mov	r0, r3
 8014872:	3714      	adds	r7, #20
 8014874:	46bd      	mov	sp, r7
 8014876:	f85d 7b04 	ldr.w	r7, [sp], #4
 801487a:	4770      	bx	lr

0801487c <free_socket_free_elements>:

/** Free a socket's leftover members.
 */
static void
free_socket_free_elements(int is_tcp, struct netconn *conn, union lwip_sock_lastdata *lastdata)
{
 801487c:	b580      	push	{r7, lr}
 801487e:	b084      	sub	sp, #16
 8014880:	af00      	add	r7, sp, #0
 8014882:	60f8      	str	r0, [r7, #12]
 8014884:	60b9      	str	r1, [r7, #8]
 8014886:	607a      	str	r2, [r7, #4]
  if (lastdata->pbuf != NULL) {
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	681b      	ldr	r3, [r3, #0]
 801488c:	2b00      	cmp	r3, #0
 801488e:	d00d      	beq.n	80148ac <free_socket_free_elements+0x30>
    if (is_tcp) {
 8014890:	68fb      	ldr	r3, [r7, #12]
 8014892:	2b00      	cmp	r3, #0
 8014894:	d005      	beq.n	80148a2 <free_socket_free_elements+0x26>
      pbuf_free(lastdata->pbuf);
 8014896:	687b      	ldr	r3, [r7, #4]
 8014898:	681b      	ldr	r3, [r3, #0]
 801489a:	4618      	mov	r0, r3
 801489c:	f7ff fc66 	bl	801416c <pbuf_free>
 80148a0:	e004      	b.n	80148ac <free_socket_free_elements+0x30>
    } else {
      netbuf_delete(lastdata->netbuf);
 80148a2:	687b      	ldr	r3, [r7, #4]
 80148a4:	681b      	ldr	r3, [r3, #0]
 80148a6:	4618      	mov	r0, r3
 80148a8:	f7fe fd26 	bl	80132f8 <netbuf_delete>
    }
  }
  if (conn != NULL) {
 80148ac:	68bb      	ldr	r3, [r7, #8]
 80148ae:	2b00      	cmp	r3, #0
 80148b0:	d002      	beq.n	80148b8 <free_socket_free_elements+0x3c>
    /* netconn_prepare_delete() has already been called, here we only free the conn */
    netconn_delete(conn);
 80148b2:	68b8      	ldr	r0, [r7, #8]
 80148b4:	f7f9 fa12 	bl	800dcdc <netconn_delete>
  }
}
 80148b8:	bf00      	nop
 80148ba:	3710      	adds	r7, #16
 80148bc:	46bd      	mov	sp, r7
 80148be:	bd80      	pop	{r7, pc}

080148c0 <free_socket>:
 * @param sock the socket to free
 * @param is_tcp != 0 for TCP sockets, used to free lastdata
 */
static void
free_socket(struct lwip_sock *sock, int is_tcp)
{
 80148c0:	b580      	push	{r7, lr}
 80148c2:	b086      	sub	sp, #24
 80148c4:	af00      	add	r7, sp, #0
 80148c6:	6078      	str	r0, [r7, #4]
 80148c8:	6039      	str	r1, [r7, #0]
  struct netconn *conn;
  union lwip_sock_lastdata lastdata;
  SYS_ARCH_DECL_PROTECT(lev);

  /* Protect socket array */
  SYS_ARCH_PROTECT(lev);
 80148ca:	f001 f995 	bl	8015bf8 <sys_arch_protect>
 80148ce:	6178      	str	r0, [r7, #20]

  freed = free_socket_locked(sock, is_tcp, &conn, &lastdata);
 80148d0:	f107 0308 	add.w	r3, r7, #8
 80148d4:	f107 020c 	add.w	r2, r7, #12
 80148d8:	6839      	ldr	r1, [r7, #0]
 80148da:	6878      	ldr	r0, [r7, #4]
 80148dc:	f7ff ffb2 	bl	8014844 <free_socket_locked>
 80148e0:	6138      	str	r0, [r7, #16]
  SYS_ARCH_UNPROTECT(lev);
 80148e2:	6978      	ldr	r0, [r7, #20]
 80148e4:	f001 f996 	bl	8015c14 <sys_arch_unprotect>
  /* don't use 'sock' after this line, as another task might have allocated it */

  if (freed) {
 80148e8:	693b      	ldr	r3, [r7, #16]
 80148ea:	2b00      	cmp	r3, #0
 80148ec:	d006      	beq.n	80148fc <free_socket+0x3c>
    free_socket_free_elements(is_tcp, conn, &lastdata);
 80148ee:	68fb      	ldr	r3, [r7, #12]
 80148f0:	f107 0208 	add.w	r2, r7, #8
 80148f4:	4619      	mov	r1, r3
 80148f6:	6838      	ldr	r0, [r7, #0]
 80148f8:	f7ff ffc0 	bl	801487c <free_socket_free_elements>
  }
}
 80148fc:	bf00      	nop
 80148fe:	3718      	adds	r7, #24
 8014900:	46bd      	mov	sp, r7
 8014902:	bd80      	pop	{r7, pc}

08014904 <lwip_close>:
  return 0;
}

int
lwip_close(int s)
{
 8014904:	b580      	push	{r7, lr}
 8014906:	b086      	sub	sp, #24
 8014908:	af00      	add	r7, sp, #0
 801490a:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock;
  int is_tcp = 0;
 801490c:	2300      	movs	r3, #0
 801490e:	617b      	str	r3, [r7, #20]
  err_t err;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_close(%d)\n", s));

  sock = get_socket(s);
 8014910:	6878      	ldr	r0, [r7, #4]
 8014912:	f7ff ff13 	bl	801473c <get_socket>
 8014916:	6138      	str	r0, [r7, #16]
  if (!sock) {
 8014918:	693b      	ldr	r3, [r7, #16]
 801491a:	2b00      	cmp	r3, #0
 801491c:	d102      	bne.n	8014924 <lwip_close+0x20>
    return -1;
 801491e:	f04f 33ff 	mov.w	r3, #4294967295
 8014922:	e039      	b.n	8014998 <lwip_close+0x94>
  }

  if (sock->conn != NULL) {
 8014924:	693b      	ldr	r3, [r7, #16]
 8014926:	681b      	ldr	r3, [r3, #0]
 8014928:	2b00      	cmp	r3, #0
 801492a:	d00b      	beq.n	8014944 <lwip_close+0x40>
    is_tcp = NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP;
 801492c:	693b      	ldr	r3, [r7, #16]
 801492e:	681b      	ldr	r3, [r3, #0]
 8014930:	781b      	ldrb	r3, [r3, #0]
 8014932:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014936:	2b10      	cmp	r3, #16
 8014938:	bf0c      	ite	eq
 801493a:	2301      	moveq	r3, #1
 801493c:	2300      	movne	r3, #0
 801493e:	b2db      	uxtb	r3, r3
 8014940:	617b      	str	r3, [r7, #20]
 8014942:	e00a      	b.n	801495a <lwip_close+0x56>
  } else {
    LWIP_ASSERT("sock->lastdata == NULL", sock->lastdata.pbuf == NULL);
 8014944:	693b      	ldr	r3, [r7, #16]
 8014946:	685b      	ldr	r3, [r3, #4]
 8014948:	2b00      	cmp	r3, #0
 801494a:	d006      	beq.n	801495a <lwip_close+0x56>
 801494c:	4b14      	ldr	r3, [pc, #80]	; (80149a0 <lwip_close+0x9c>)
 801494e:	f44f 7245 	mov.w	r2, #788	; 0x314
 8014952:	4914      	ldr	r1, [pc, #80]	; (80149a4 <lwip_close+0xa0>)
 8014954:	4814      	ldr	r0, [pc, #80]	; (80149a8 <lwip_close+0xa4>)
 8014956:	f00c fbf3 	bl	8021140 <iprintf>
#if LWIP_IPV6_MLD
  /* drop all possibly joined MLD6 memberships */
  lwip_socket_drop_registered_mld6_memberships(s);
#endif /* LWIP_IPV6_MLD */

  err = netconn_prepare_delete(sock->conn);
 801495a:	693b      	ldr	r3, [r7, #16]
 801495c:	681b      	ldr	r3, [r3, #0]
 801495e:	4618      	mov	r0, r3
 8014960:	f7f9 f998 	bl	800dc94 <netconn_prepare_delete>
 8014964:	4603      	mov	r3, r0
 8014966:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8014968:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801496c:	2b00      	cmp	r3, #0
 801496e:	d00e      	beq.n	801498e <lwip_close+0x8a>
    sock_set_errno(sock, err_to_errno(err));
 8014970:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014974:	4618      	mov	r0, r3
 8014976:	f7fb fa7d 	bl	800fe74 <err_to_errno>
 801497a:	60b8      	str	r0, [r7, #8]
 801497c:	68bb      	ldr	r3, [r7, #8]
 801497e:	2b00      	cmp	r3, #0
 8014980:	d002      	beq.n	8014988 <lwip_close+0x84>
 8014982:	4a0a      	ldr	r2, [pc, #40]	; (80149ac <lwip_close+0xa8>)
 8014984:	68bb      	ldr	r3, [r7, #8]
 8014986:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8014988:	f04f 33ff 	mov.w	r3, #4294967295
 801498c:	e004      	b.n	8014998 <lwip_close+0x94>
  }

  free_socket(sock, is_tcp);
 801498e:	6979      	ldr	r1, [r7, #20]
 8014990:	6938      	ldr	r0, [r7, #16]
 8014992:	f7ff ff95 	bl	80148c0 <free_socket>
  set_errno(0);
  return 0;
 8014996:	2300      	movs	r3, #0
}
 8014998:	4618      	mov	r0, r3
 801499a:	3718      	adds	r7, #24
 801499c:	46bd      	mov	sp, r7
 801499e:	bd80      	pop	{r7, pc}
 80149a0:	080250f0 	.word	0x080250f0
 80149a4:	080251d0 	.word	0x080251d0
 80149a8:	08025164 	.word	0x08025164
 80149ac:	24048e7c 	.word	0x24048e7c

080149b0 <lwip_connect>:

int
lwip_connect(int s, const struct sockaddr *name, socklen_t namelen)
{
 80149b0:	b580      	push	{r7, lr}
 80149b2:	b08c      	sub	sp, #48	; 0x30
 80149b4:	af00      	add	r7, sp, #0
 80149b6:	60f8      	str	r0, [r7, #12]
 80149b8:	60b9      	str	r1, [r7, #8]
 80149ba:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock;
  err_t err;

  sock = get_socket(s);
 80149bc:	68f8      	ldr	r0, [r7, #12]
 80149be:	f7ff febd 	bl	801473c <get_socket>
 80149c2:	62b8      	str	r0, [r7, #40]	; 0x28
  if (!sock) {
 80149c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80149c6:	2b00      	cmp	r3, #0
 80149c8:	d102      	bne.n	80149d0 <lwip_connect+0x20>
    return -1;
 80149ca:	f04f 33ff 	mov.w	r3, #4294967295
 80149ce:	e062      	b.n	8014a96 <lwip_connect+0xe6>
    done_socket(sock);
    return -1;
  }

  LWIP_UNUSED_ARG(namelen);
  if (name->sa_family == AF_UNSPEC) {
 80149d0:	68bb      	ldr	r3, [r7, #8]
 80149d2:	785b      	ldrb	r3, [r3, #1]
 80149d4:	2b00      	cmp	r3, #0
 80149d6:	d108      	bne.n	80149ea <lwip_connect+0x3a>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_connect(%d, AF_UNSPEC)\n", s));
    err = netconn_disconnect(sock->conn);
 80149d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80149da:	681b      	ldr	r3, [r3, #0]
 80149dc:	4618      	mov	r0, r3
 80149de:	f7f9 fa23 	bl	800de28 <netconn_disconnect>
 80149e2:	4603      	mov	r3, r0
 80149e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80149e8:	e039      	b.n	8014a5e <lwip_connect+0xae>
  } else {
    ip_addr_t remote_addr;
    u16_t remote_port;

    /* check size, family and alignment of 'name' */
    LWIP_ERROR("lwip_connect: invalid address", IS_SOCK_ADDR_LEN_VALID(namelen) &&
 80149ea:	687b      	ldr	r3, [r7, #4]
 80149ec:	2b10      	cmp	r3, #16
 80149ee:	d10c      	bne.n	8014a0a <lwip_connect+0x5a>
 80149f0:	68bb      	ldr	r3, [r7, #8]
 80149f2:	785b      	ldrb	r3, [r3, #1]
 80149f4:	2b00      	cmp	r3, #0
 80149f6:	d003      	beq.n	8014a00 <lwip_connect+0x50>
 80149f8:	68bb      	ldr	r3, [r7, #8]
 80149fa:	785b      	ldrb	r3, [r3, #1]
 80149fc:	2b02      	cmp	r3, #2
 80149fe:	d104      	bne.n	8014a0a <lwip_connect+0x5a>
 8014a00:	68bb      	ldr	r3, [r7, #8]
 8014a02:	f003 0303 	and.w	r3, r3, #3
 8014a06:	2b00      	cmp	r3, #0
 8014a08:	d014      	beq.n	8014a34 <lwip_connect+0x84>
 8014a0a:	4b25      	ldr	r3, [pc, #148]	; (8014aa0 <lwip_connect+0xf0>)
 8014a0c:	f240 3249 	movw	r2, #841	; 0x349
 8014a10:	4924      	ldr	r1, [pc, #144]	; (8014aa4 <lwip_connect+0xf4>)
 8014a12:	4825      	ldr	r0, [pc, #148]	; (8014aa8 <lwip_connect+0xf8>)
 8014a14:	f00c fb94 	bl	8021140 <iprintf>
 8014a18:	f06f 000f 	mvn.w	r0, #15
 8014a1c:	f7fb fa2a 	bl	800fe74 <err_to_errno>
 8014a20:	6238      	str	r0, [r7, #32]
 8014a22:	6a3b      	ldr	r3, [r7, #32]
 8014a24:	2b00      	cmp	r3, #0
 8014a26:	d002      	beq.n	8014a2e <lwip_connect+0x7e>
 8014a28:	4a20      	ldr	r2, [pc, #128]	; (8014aac <lwip_connect+0xfc>)
 8014a2a:	6a3b      	ldr	r3, [r7, #32]
 8014a2c:	6013      	str	r3, [r2, #0]
 8014a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8014a32:	e030      	b.n	8014a96 <lwip_connect+0xe6>
               IS_SOCK_ADDR_TYPE_VALID_OR_UNSPEC(name) && IS_SOCK_ADDR_ALIGNED(name),
               sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);

    SOCKADDR_TO_IPADDR_PORT(name, &remote_addr, remote_port);
 8014a34:	68bb      	ldr	r3, [r7, #8]
 8014a36:	685b      	ldr	r3, [r3, #4]
 8014a38:	617b      	str	r3, [r7, #20]
 8014a3a:	68bb      	ldr	r3, [r7, #8]
 8014a3c:	885b      	ldrh	r3, [r3, #2]
 8014a3e:	4618      	mov	r0, r3
 8014a40:	f7fb f9ea 	bl	800fe18 <lwip_htons>
 8014a44:	4603      	mov	r3, r0
 8014a46:	84fb      	strh	r3, [r7, #38]	; 0x26
      unmap_ipv4_mapped_ipv6(ip_2_ip4(&remote_addr), ip_2_ip6(&remote_addr));
      IP_SET_TYPE_VAL(remote_addr, IPADDR_TYPE_V4);
    }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

    err = netconn_connect(sock->conn, &remote_addr, remote_port);
 8014a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014a4a:	681b      	ldr	r3, [r3, #0]
 8014a4c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8014a4e:	f107 0114 	add.w	r1, r7, #20
 8014a52:	4618      	mov	r0, r3
 8014a54:	f7f9 f9b0 	bl	800ddb8 <netconn_connect>
 8014a58:	4603      	mov	r3, r0
 8014a5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  if (err != ERR_OK) {
 8014a5e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	d00e      	beq.n	8014a84 <lwip_connect+0xd4>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_connect(%d) failed, err=%d\n", s, err));
    sock_set_errno(sock, err_to_errno(err));
 8014a66:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8014a6a:	4618      	mov	r0, r3
 8014a6c:	f7fb fa02 	bl	800fe74 <err_to_errno>
 8014a70:	61b8      	str	r0, [r7, #24]
 8014a72:	69bb      	ldr	r3, [r7, #24]
 8014a74:	2b00      	cmp	r3, #0
 8014a76:	d002      	beq.n	8014a7e <lwip_connect+0xce>
 8014a78:	4a0c      	ldr	r2, [pc, #48]	; (8014aac <lwip_connect+0xfc>)
 8014a7a:	69bb      	ldr	r3, [r7, #24]
 8014a7c:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8014a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8014a82:	e008      	b.n	8014a96 <lwip_connect+0xe6>
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_connect(%d) succeeded\n", s));
  sock_set_errno(sock, 0);
 8014a84:	2300      	movs	r3, #0
 8014a86:	61fb      	str	r3, [r7, #28]
 8014a88:	69fb      	ldr	r3, [r7, #28]
 8014a8a:	2b00      	cmp	r3, #0
 8014a8c:	d002      	beq.n	8014a94 <lwip_connect+0xe4>
 8014a8e:	4a07      	ldr	r2, [pc, #28]	; (8014aac <lwip_connect+0xfc>)
 8014a90:	69fb      	ldr	r3, [r7, #28]
 8014a92:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 8014a94:	2300      	movs	r3, #0
}
 8014a96:	4618      	mov	r0, r3
 8014a98:	3730      	adds	r7, #48	; 0x30
 8014a9a:	46bd      	mov	sp, r7
 8014a9c:	bd80      	pop	{r7, pc}
 8014a9e:	bf00      	nop
 8014aa0:	080250f0 	.word	0x080250f0
 8014aa4:	080251e8 	.word	0x080251e8
 8014aa8:	08025164 	.word	0x08025164
 8014aac:	24048e7c 	.word	0x24048e7c

08014ab0 <lwip_recv_tcp>:
 * until "len" bytes are received or we're otherwise done.
 * Keeps sock->lastdata for peeking or partly copying.
 */
static ssize_t
lwip_recv_tcp(struct lwip_sock *sock, void *mem, size_t len, int flags)
{
 8014ab0:	b580      	push	{r7, lr}
 8014ab2:	b08c      	sub	sp, #48	; 0x30
 8014ab4:	af00      	add	r7, sp, #0
 8014ab6:	60f8      	str	r0, [r7, #12]
 8014ab8:	60b9      	str	r1, [r7, #8]
 8014aba:	607a      	str	r2, [r7, #4]
 8014abc:	603b      	str	r3, [r7, #0]
  u8_t apiflags = NETCONN_NOAUTORCVD;
 8014abe:	2308      	movs	r3, #8
 8014ac0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  ssize_t recvd = 0;
 8014ac4:	2300      	movs	r3, #0
 8014ac6:	62bb      	str	r3, [r7, #40]	; 0x28
  ssize_t recv_left = (len <= SSIZE_MAX) ? (ssize_t)len : SSIZE_MAX;
 8014ac8:	687b      	ldr	r3, [r7, #4]
 8014aca:	2b00      	cmp	r3, #0
 8014acc:	db01      	blt.n	8014ad2 <lwip_recv_tcp+0x22>
 8014ace:	687b      	ldr	r3, [r7, #4]
 8014ad0:	e001      	b.n	8014ad6 <lwip_recv_tcp+0x26>
 8014ad2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8014ad6:	627b      	str	r3, [r7, #36]	; 0x24

  LWIP_ASSERT("no socket given", sock != NULL);
 8014ad8:	68fb      	ldr	r3, [r7, #12]
 8014ada:	2b00      	cmp	r3, #0
 8014adc:	d106      	bne.n	8014aec <lwip_recv_tcp+0x3c>
 8014ade:	4b74      	ldr	r3, [pc, #464]	; (8014cb0 <lwip_recv_tcp+0x200>)
 8014ae0:	f240 329e 	movw	r2, #926	; 0x39e
 8014ae4:	4973      	ldr	r1, [pc, #460]	; (8014cb4 <lwip_recv_tcp+0x204>)
 8014ae6:	4874      	ldr	r0, [pc, #464]	; (8014cb8 <lwip_recv_tcp+0x208>)
 8014ae8:	f00c fb2a 	bl	8021140 <iprintf>
  LWIP_ASSERT("this should be checked internally", NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP);
 8014aec:	68fb      	ldr	r3, [r7, #12]
 8014aee:	681b      	ldr	r3, [r3, #0]
 8014af0:	781b      	ldrb	r3, [r3, #0]
 8014af2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014af6:	2b10      	cmp	r3, #16
 8014af8:	d006      	beq.n	8014b08 <lwip_recv_tcp+0x58>
 8014afa:	4b6d      	ldr	r3, [pc, #436]	; (8014cb0 <lwip_recv_tcp+0x200>)
 8014afc:	f240 329f 	movw	r2, #927	; 0x39f
 8014b00:	496e      	ldr	r1, [pc, #440]	; (8014cbc <lwip_recv_tcp+0x20c>)
 8014b02:	486d      	ldr	r0, [pc, #436]	; (8014cb8 <lwip_recv_tcp+0x208>)
 8014b04:	f00c fb1c 	bl	8021140 <iprintf>

  if (flags & MSG_DONTWAIT) {
 8014b08:	683b      	ldr	r3, [r7, #0]
 8014b0a:	f003 0308 	and.w	r3, r3, #8
 8014b0e:	2b00      	cmp	r3, #0
 8014b10:	d005      	beq.n	8014b1e <lwip_recv_tcp+0x6e>
    apiflags |= NETCONN_DONTBLOCK;
 8014b12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014b16:	f043 0304 	orr.w	r3, r3, #4
 8014b1a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    err_t err;
    u16_t copylen;

    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: top while sock->lastdata=%p\n", (void *)sock->lastdata.pbuf));
    /* Check if there is data left from the last recv operation. */
    if (sock->lastdata.pbuf) {
 8014b1e:	68fb      	ldr	r3, [r7, #12]
 8014b20:	685b      	ldr	r3, [r3, #4]
 8014b22:	2b00      	cmp	r3, #0
 8014b24:	d003      	beq.n	8014b2e <lwip_recv_tcp+0x7e>
      p = sock->lastdata.pbuf;
 8014b26:	68fb      	ldr	r3, [r7, #12]
 8014b28:	685b      	ldr	r3, [r3, #4]
 8014b2a:	617b      	str	r3, [r7, #20]
 8014b2c:	e036      	b.n	8014b9c <lwip_recv_tcp+0xec>
    } else {
      /* No data was left from the previous operation, so we try to get
         some from the network. */
      err = netconn_recv_tcp_pbuf_flags(sock->conn, &p, apiflags);
 8014b2e:	68fb      	ldr	r3, [r7, #12]
 8014b30:	681b      	ldr	r3, [r3, #0]
 8014b32:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8014b36:	f107 0114 	add.w	r1, r7, #20
 8014b3a:	4618      	mov	r0, r3
 8014b3c:	f7f9 fb48 	bl	800e1d0 <netconn_recv_tcp_pbuf_flags>
 8014b40:	4603      	mov	r3, r0
 8014b42:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: netconn_recv err=%d, pbuf=%p\n",
                                  err, (void *)p));

      if (err != ERR_OK) {
 8014b46:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8014b4a:	2b00      	cmp	r3, #0
 8014b4c:	d019      	beq.n	8014b82 <lwip_recv_tcp+0xd2>
        if (recvd > 0) {
 8014b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b50:	2b00      	cmp	r3, #0
 8014b52:	f300 808d 	bgt.w	8014c70 <lwip_recv_tcp+0x1c0>
          goto lwip_recv_tcp_done;
        }
        /* We should really do some error checking here. */
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: p == NULL, error is \"%s\"!\n",
                                    lwip_strerr(err)));
        sock_set_errno(sock, err_to_errno(err));
 8014b56:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8014b5a:	4618      	mov	r0, r3
 8014b5c:	f7fb f98a 	bl	800fe74 <err_to_errno>
 8014b60:	61f8      	str	r0, [r7, #28]
 8014b62:	69fb      	ldr	r3, [r7, #28]
 8014b64:	2b00      	cmp	r3, #0
 8014b66:	d002      	beq.n	8014b6e <lwip_recv_tcp+0xbe>
 8014b68:	4a55      	ldr	r2, [pc, #340]	; (8014cc0 <lwip_recv_tcp+0x210>)
 8014b6a:	69fb      	ldr	r3, [r7, #28]
 8014b6c:	6013      	str	r3, [r2, #0]
        if (err == ERR_CLSD) {
 8014b6e:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8014b72:	f113 0f0f 	cmn.w	r3, #15
 8014b76:	d101      	bne.n	8014b7c <lwip_recv_tcp+0xcc>
          return 0;
 8014b78:	2300      	movs	r3, #0
 8014b7a:	e094      	b.n	8014ca6 <lwip_recv_tcp+0x1f6>
        } else {
          return -1;
 8014b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8014b80:	e091      	b.n	8014ca6 <lwip_recv_tcp+0x1f6>
        }
      }
      LWIP_ASSERT("p != NULL", p != NULL);
 8014b82:	697b      	ldr	r3, [r7, #20]
 8014b84:	2b00      	cmp	r3, #0
 8014b86:	d106      	bne.n	8014b96 <lwip_recv_tcp+0xe6>
 8014b88:	4b49      	ldr	r3, [pc, #292]	; (8014cb0 <lwip_recv_tcp+0x200>)
 8014b8a:	f240 32c5 	movw	r2, #965	; 0x3c5
 8014b8e:	494d      	ldr	r1, [pc, #308]	; (8014cc4 <lwip_recv_tcp+0x214>)
 8014b90:	4849      	ldr	r0, [pc, #292]	; (8014cb8 <lwip_recv_tcp+0x208>)
 8014b92:	f00c fad5 	bl	8021140 <iprintf>
      sock->lastdata.pbuf = p;
 8014b96:	697a      	ldr	r2, [r7, #20]
 8014b98:	68fb      	ldr	r3, [r7, #12]
 8014b9a:	605a      	str	r2, [r3, #4]
    }

    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: buflen=%"U16_F" recv_left=%d off=%d\n",
                                p->tot_len, (int)recv_left, (int)recvd));

    if (recv_left > p->tot_len) {
 8014b9c:	697b      	ldr	r3, [r7, #20]
 8014b9e:	891b      	ldrh	r3, [r3, #8]
 8014ba0:	461a      	mov	r2, r3
 8014ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ba4:	4293      	cmp	r3, r2
 8014ba6:	dd03      	ble.n	8014bb0 <lwip_recv_tcp+0x100>
      copylen = p->tot_len;
 8014ba8:	697b      	ldr	r3, [r7, #20]
 8014baa:	891b      	ldrh	r3, [r3, #8]
 8014bac:	847b      	strh	r3, [r7, #34]	; 0x22
 8014bae:	e001      	b.n	8014bb4 <lwip_recv_tcp+0x104>
    } else {
      copylen = (u16_t)recv_left;
 8014bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014bb2:	847b      	strh	r3, [r7, #34]	; 0x22
    }
    if (recvd + copylen < recvd) {
 8014bb4:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8014bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014bb8:	4413      	add	r3, r2
 8014bba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014bbc:	429a      	cmp	r2, r3
 8014bbe:	dd03      	ble.n	8014bc8 <lwip_recv_tcp+0x118>
      /* overflow */
      copylen = (u16_t)(SSIZE_MAX - recvd);
 8014bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014bc2:	b29b      	uxth	r3, r3
 8014bc4:	43db      	mvns	r3, r3
 8014bc6:	847b      	strh	r3, [r7, #34]	; 0x22
    }

    /* copy the contents of the received buffer into
    the supplied memory pointer mem */
    pbuf_copy_partial(p, (u8_t *)mem + recvd, copylen, 0);
 8014bc8:	6978      	ldr	r0, [r7, #20]
 8014bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014bcc:	68ba      	ldr	r2, [r7, #8]
 8014bce:	18d1      	adds	r1, r2, r3
 8014bd0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8014bd2:	2300      	movs	r3, #0
 8014bd4:	f7ff fcd0 	bl	8014578 <pbuf_copy_partial>

    recvd += copylen;
 8014bd8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014bda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014bdc:	4413      	add	r3, r2
 8014bde:	62bb      	str	r3, [r7, #40]	; 0x28

    /* TCP combines multiple pbufs for one recv */
    LWIP_ASSERT("invalid copylen, len would underflow", recv_left >= copylen);
 8014be0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014be2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014be4:	429a      	cmp	r2, r3
 8014be6:	da06      	bge.n	8014bf6 <lwip_recv_tcp+0x146>
 8014be8:	4b31      	ldr	r3, [pc, #196]	; (8014cb0 <lwip_recv_tcp+0x200>)
 8014bea:	f240 32dd 	movw	r2, #989	; 0x3dd
 8014bee:	4936      	ldr	r1, [pc, #216]	; (8014cc8 <lwip_recv_tcp+0x218>)
 8014bf0:	4831      	ldr	r0, [pc, #196]	; (8014cb8 <lwip_recv_tcp+0x208>)
 8014bf2:	f00c faa5 	bl	8021140 <iprintf>
    recv_left -= copylen;
 8014bf6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014bf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014bfa:	1ad3      	subs	r3, r2, r3
 8014bfc:	627b      	str	r3, [r7, #36]	; 0x24

    /* Unless we peek the incoming message... */
    if ((flags & MSG_PEEK) == 0) {
 8014bfe:	683b      	ldr	r3, [r7, #0]
 8014c00:	f003 0301 	and.w	r3, r3, #1
 8014c04:	2b00      	cmp	r3, #0
 8014c06:	d123      	bne.n	8014c50 <lwip_recv_tcp+0x1a0>
      /* ... check if there is data left in the pbuf */
      LWIP_ASSERT("invalid copylen", p->tot_len >= copylen);
 8014c08:	697b      	ldr	r3, [r7, #20]
 8014c0a:	891b      	ldrh	r3, [r3, #8]
 8014c0c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8014c0e:	429a      	cmp	r2, r3
 8014c10:	d906      	bls.n	8014c20 <lwip_recv_tcp+0x170>
 8014c12:	4b27      	ldr	r3, [pc, #156]	; (8014cb0 <lwip_recv_tcp+0x200>)
 8014c14:	f240 32e3 	movw	r2, #995	; 0x3e3
 8014c18:	492c      	ldr	r1, [pc, #176]	; (8014ccc <lwip_recv_tcp+0x21c>)
 8014c1a:	4827      	ldr	r0, [pc, #156]	; (8014cb8 <lwip_recv_tcp+0x208>)
 8014c1c:	f00c fa90 	bl	8021140 <iprintf>
      if (p->tot_len - copylen > 0) {
 8014c20:	697b      	ldr	r3, [r7, #20]
 8014c22:	891b      	ldrh	r3, [r3, #8]
 8014c24:	461a      	mov	r2, r3
 8014c26:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014c28:	1ad3      	subs	r3, r2, r3
 8014c2a:	2b00      	cmp	r3, #0
 8014c2c:	dd09      	ble.n	8014c42 <lwip_recv_tcp+0x192>
        /* If so, it should be saved in the sock structure for the next recv call.
           We store the pbuf but hide/free the consumed data: */
        sock->lastdata.pbuf = pbuf_free_header(p, copylen);
 8014c2e:	697b      	ldr	r3, [r7, #20]
 8014c30:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8014c32:	4611      	mov	r1, r2
 8014c34:	4618      	mov	r0, r3
 8014c36:	f7ff fa66 	bl	8014106 <pbuf_free_header>
 8014c3a:	4602      	mov	r2, r0
 8014c3c:	68fb      	ldr	r3, [r7, #12]
 8014c3e:	605a      	str	r2, [r3, #4]
 8014c40:	e006      	b.n	8014c50 <lwip_recv_tcp+0x1a0>
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: lastdata now pbuf=%p\n", (void *)sock->lastdata.pbuf));
      } else {
        sock->lastdata.pbuf = NULL;
 8014c42:	68fb      	ldr	r3, [r7, #12]
 8014c44:	2200      	movs	r2, #0
 8014c46:	605a      	str	r2, [r3, #4]
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: deleting pbuf=%p\n", (void *)p));
        pbuf_free(p);
 8014c48:	697b      	ldr	r3, [r7, #20]
 8014c4a:	4618      	mov	r0, r3
 8014c4c:	f7ff fa8e 	bl	801416c <pbuf_free>
      }
    }
    /* once we have some data to return, only add more if we don't need to wait */
    apiflags |= NETCONN_DONTBLOCK | NETCONN_NOFIN;
 8014c50:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014c54:	f043 0314 	orr.w	r3, r3, #20
 8014c58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    /* @todo: do we need to support peeking more than one pbuf? */
  } while ((recv_left > 0) && !(flags & MSG_PEEK));
 8014c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c5e:	2b00      	cmp	r3, #0
 8014c60:	dd08      	ble.n	8014c74 <lwip_recv_tcp+0x1c4>
 8014c62:	683b      	ldr	r3, [r7, #0]
 8014c64:	f003 0301 	and.w	r3, r3, #1
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	f43f af58 	beq.w	8014b1e <lwip_recv_tcp+0x6e>
lwip_recv_tcp_done:
 8014c6e:	e001      	b.n	8014c74 <lwip_recv_tcp+0x1c4>
          goto lwip_recv_tcp_done;
 8014c70:	bf00      	nop
 8014c72:	e000      	b.n	8014c76 <lwip_recv_tcp+0x1c6>
lwip_recv_tcp_done:
 8014c74:	bf00      	nop
  if ((recvd > 0) && !(flags & MSG_PEEK)) {
 8014c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	dd0b      	ble.n	8014c94 <lwip_recv_tcp+0x1e4>
 8014c7c:	683b      	ldr	r3, [r7, #0]
 8014c7e:	f003 0301 	and.w	r3, r3, #1
 8014c82:	2b00      	cmp	r3, #0
 8014c84:	d106      	bne.n	8014c94 <lwip_recv_tcp+0x1e4>
    /* ensure window update after copying all data */
    netconn_tcp_recvd(sock->conn, (size_t)recvd);
 8014c86:	68fb      	ldr	r3, [r7, #12]
 8014c88:	681b      	ldr	r3, [r3, #0]
 8014c8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014c8c:	4611      	mov	r1, r2
 8014c8e:	4618      	mov	r0, r3
 8014c90:	f7f9 f9ec 	bl	800e06c <netconn_tcp_recvd>
  }
  sock_set_errno(sock, 0);
 8014c94:	2300      	movs	r3, #0
 8014c96:	61bb      	str	r3, [r7, #24]
 8014c98:	69bb      	ldr	r3, [r7, #24]
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	d002      	beq.n	8014ca4 <lwip_recv_tcp+0x1f4>
 8014c9e:	4a08      	ldr	r2, [pc, #32]	; (8014cc0 <lwip_recv_tcp+0x210>)
 8014ca0:	69bb      	ldr	r3, [r7, #24]
 8014ca2:	6013      	str	r3, [r2, #0]
  return recvd;
 8014ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8014ca6:	4618      	mov	r0, r3
 8014ca8:	3730      	adds	r7, #48	; 0x30
 8014caa:	46bd      	mov	sp, r7
 8014cac:	bd80      	pop	{r7, pc}
 8014cae:	bf00      	nop
 8014cb0:	080250f0 	.word	0x080250f0
 8014cb4:	08025208 	.word	0x08025208
 8014cb8:	08025164 	.word	0x08025164
 8014cbc:	08025218 	.word	0x08025218
 8014cc0:	24048e7c 	.word	0x24048e7c
 8014cc4:	0802523c 	.word	0x0802523c
 8014cc8:	08025248 	.word	0x08025248
 8014ccc:	08025270 	.word	0x08025270

08014cd0 <lwip_sock_make_addr>:

/* Convert a netbuf's address data to struct sockaddr */
static int
lwip_sock_make_addr(struct netconn *conn, ip_addr_t *fromaddr, u16_t port,
                    struct sockaddr *from, socklen_t *fromlen)
{
 8014cd0:	b590      	push	{r4, r7, lr}
 8014cd2:	b08b      	sub	sp, #44	; 0x2c
 8014cd4:	af00      	add	r7, sp, #0
 8014cd6:	60f8      	str	r0, [r7, #12]
 8014cd8:	60b9      	str	r1, [r7, #8]
 8014cda:	603b      	str	r3, [r7, #0]
 8014cdc:	4613      	mov	r3, r2
 8014cde:	80fb      	strh	r3, [r7, #6]
  int truncated = 0;
 8014ce0:	2300      	movs	r3, #0
 8014ce2:	627b      	str	r3, [r7, #36]	; 0x24
  union sockaddr_aligned saddr;

  LWIP_UNUSED_ARG(conn);

  LWIP_ASSERT("fromaddr != NULL", fromaddr != NULL);
 8014ce4:	68bb      	ldr	r3, [r7, #8]
 8014ce6:	2b00      	cmp	r3, #0
 8014ce8:	d106      	bne.n	8014cf8 <lwip_sock_make_addr+0x28>
 8014cea:	4b2b      	ldr	r3, [pc, #172]	; (8014d98 <lwip_sock_make_addr+0xc8>)
 8014cec:	f240 4207 	movw	r2, #1031	; 0x407
 8014cf0:	492a      	ldr	r1, [pc, #168]	; (8014d9c <lwip_sock_make_addr+0xcc>)
 8014cf2:	482b      	ldr	r0, [pc, #172]	; (8014da0 <lwip_sock_make_addr+0xd0>)
 8014cf4:	f00c fa24 	bl	8021140 <iprintf>
  LWIP_ASSERT("from != NULL", from != NULL);
 8014cf8:	683b      	ldr	r3, [r7, #0]
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	d106      	bne.n	8014d0c <lwip_sock_make_addr+0x3c>
 8014cfe:	4b26      	ldr	r3, [pc, #152]	; (8014d98 <lwip_sock_make_addr+0xc8>)
 8014d00:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8014d04:	4927      	ldr	r1, [pc, #156]	; (8014da4 <lwip_sock_make_addr+0xd4>)
 8014d06:	4826      	ldr	r0, [pc, #152]	; (8014da0 <lwip_sock_make_addr+0xd0>)
 8014d08:	f00c fa1a 	bl	8021140 <iprintf>
  LWIP_ASSERT("fromlen != NULL", fromlen != NULL);
 8014d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	d106      	bne.n	8014d20 <lwip_sock_make_addr+0x50>
 8014d12:	4b21      	ldr	r3, [pc, #132]	; (8014d98 <lwip_sock_make_addr+0xc8>)
 8014d14:	f240 4209 	movw	r2, #1033	; 0x409
 8014d18:	4923      	ldr	r1, [pc, #140]	; (8014da8 <lwip_sock_make_addr+0xd8>)
 8014d1a:	4821      	ldr	r0, [pc, #132]	; (8014da0 <lwip_sock_make_addr+0xd0>)
 8014d1c:	f00c fa10 	bl	8021140 <iprintf>
    ip4_2_ipv4_mapped_ipv6(ip_2_ip6(fromaddr), ip_2_ip4(fromaddr));
    IP_SET_TYPE(fromaddr, IPADDR_TYPE_V6);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  IPADDR_PORT_TO_SOCKADDR(&saddr, fromaddr, port);
 8014d20:	f107 0314 	add.w	r3, r7, #20
 8014d24:	2210      	movs	r2, #16
 8014d26:	701a      	strb	r2, [r3, #0]
 8014d28:	f107 0314 	add.w	r3, r7, #20
 8014d2c:	2202      	movs	r2, #2
 8014d2e:	705a      	strb	r2, [r3, #1]
 8014d30:	f107 0414 	add.w	r4, r7, #20
 8014d34:	88fb      	ldrh	r3, [r7, #6]
 8014d36:	4618      	mov	r0, r3
 8014d38:	f7fb f86e 	bl	800fe18 <lwip_htons>
 8014d3c:	4603      	mov	r3, r0
 8014d3e:	8063      	strh	r3, [r4, #2]
 8014d40:	f107 0314 	add.w	r3, r7, #20
 8014d44:	68ba      	ldr	r2, [r7, #8]
 8014d46:	6812      	ldr	r2, [r2, #0]
 8014d48:	605a      	str	r2, [r3, #4]
 8014d4a:	f107 0314 	add.w	r3, r7, #20
 8014d4e:	3308      	adds	r3, #8
 8014d50:	2208      	movs	r2, #8
 8014d52:	2100      	movs	r1, #0
 8014d54:	4618      	mov	r0, r3
 8014d56:	f00b fdb2 	bl	80208be <memset>
  if (*fromlen < saddr.sa.sa_len) {
 8014d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d5c:	681b      	ldr	r3, [r3, #0]
 8014d5e:	7d3a      	ldrb	r2, [r7, #20]
 8014d60:	4293      	cmp	r3, r2
 8014d62:	d202      	bcs.n	8014d6a <lwip_sock_make_addr+0x9a>
    truncated = 1;
 8014d64:	2301      	movs	r3, #1
 8014d66:	627b      	str	r3, [r7, #36]	; 0x24
 8014d68:	e008      	b.n	8014d7c <lwip_sock_make_addr+0xac>
  } else if (*fromlen > saddr.sa.sa_len) {
 8014d6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	7d3a      	ldrb	r2, [r7, #20]
 8014d70:	4293      	cmp	r3, r2
 8014d72:	d903      	bls.n	8014d7c <lwip_sock_make_addr+0xac>
    *fromlen = saddr.sa.sa_len;
 8014d74:	7d3b      	ldrb	r3, [r7, #20]
 8014d76:	461a      	mov	r2, r3
 8014d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d7a:	601a      	str	r2, [r3, #0]
  }
  MEMCPY(from, &saddr, *fromlen);
 8014d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d7e:	681a      	ldr	r2, [r3, #0]
 8014d80:	f107 0314 	add.w	r3, r7, #20
 8014d84:	4619      	mov	r1, r3
 8014d86:	6838      	ldr	r0, [r7, #0]
 8014d88:	f00b fd75 	bl	8020876 <memcpy>
  return truncated;
 8014d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8014d8e:	4618      	mov	r0, r3
 8014d90:	372c      	adds	r7, #44	; 0x2c
 8014d92:	46bd      	mov	sp, r7
 8014d94:	bd90      	pop	{r4, r7, pc}
 8014d96:	bf00      	nop
 8014d98:	080250f0 	.word	0x080250f0
 8014d9c:	08025280 	.word	0x08025280
 8014da0:	08025164 	.word	0x08025164
 8014da4:	08025294 	.word	0x08025294
 8014da8:	080252a4 	.word	0x080252a4

08014dac <lwip_recv_tcp_from>:

#if LWIP_TCP
/* Helper function to get a tcp socket's remote address info */
static int
lwip_recv_tcp_from(struct lwip_sock *sock, struct sockaddr *from, socklen_t *fromlen, const char *dbg_fn, int dbg_s, ssize_t dbg_ret)
{
 8014dac:	b580      	push	{r7, lr}
 8014dae:	b088      	sub	sp, #32
 8014db0:	af02      	add	r7, sp, #8
 8014db2:	60f8      	str	r0, [r7, #12]
 8014db4:	60b9      	str	r1, [r7, #8]
 8014db6:	607a      	str	r2, [r7, #4]
 8014db8:	603b      	str	r3, [r7, #0]
  if (sock == NULL) {
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	2b00      	cmp	r3, #0
 8014dbe:	d101      	bne.n	8014dc4 <lwip_recv_tcp_from+0x18>
    return 0;
 8014dc0:	2300      	movs	r3, #0
 8014dc2:	e021      	b.n	8014e08 <lwip_recv_tcp_from+0x5c>
  LWIP_UNUSED_ARG(dbg_fn);
  LWIP_UNUSED_ARG(dbg_s);
  LWIP_UNUSED_ARG(dbg_ret);

#if !SOCKETS_DEBUG
  if (from && fromlen)
 8014dc4:	68bb      	ldr	r3, [r7, #8]
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	d01d      	beq.n	8014e06 <lwip_recv_tcp_from+0x5a>
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	2b00      	cmp	r3, #0
 8014dce:	d01a      	beq.n	8014e06 <lwip_recv_tcp_from+0x5a>
#endif /* !SOCKETS_DEBUG */
  {
    /* get remote addr/port from tcp_pcb */
    u16_t port;
    ip_addr_t tmpaddr;
    netconn_getaddr(sock->conn, &tmpaddr, &port, 0);
 8014dd0:	68fb      	ldr	r3, [r7, #12]
 8014dd2:	6818      	ldr	r0, [r3, #0]
 8014dd4:	f107 0216 	add.w	r2, r7, #22
 8014dd8:	f107 0110 	add.w	r1, r7, #16
 8014ddc:	2300      	movs	r3, #0
 8014dde:	f7f8 ff99 	bl	800dd14 <netconn_getaddr>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("%s(%d):  addr=", dbg_fn, dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, tmpaddr);
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", port, (int)dbg_ret));
    if (from && fromlen) {
 8014de2:	68bb      	ldr	r3, [r7, #8]
 8014de4:	2b00      	cmp	r3, #0
 8014de6:	d00e      	beq.n	8014e06 <lwip_recv_tcp_from+0x5a>
 8014de8:	687b      	ldr	r3, [r7, #4]
 8014dea:	2b00      	cmp	r3, #0
 8014dec:	d00b      	beq.n	8014e06 <lwip_recv_tcp_from+0x5a>
      return lwip_sock_make_addr(sock->conn, &tmpaddr, port, from, fromlen);
 8014dee:	68fb      	ldr	r3, [r7, #12]
 8014df0:	6818      	ldr	r0, [r3, #0]
 8014df2:	8afa      	ldrh	r2, [r7, #22]
 8014df4:	f107 0110 	add.w	r1, r7, #16
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	9300      	str	r3, [sp, #0]
 8014dfc:	68bb      	ldr	r3, [r7, #8]
 8014dfe:	f7ff ff67 	bl	8014cd0 <lwip_sock_make_addr>
 8014e02:	4603      	mov	r3, r0
 8014e04:	e000      	b.n	8014e08 <lwip_recv_tcp_from+0x5c>
    }
  }
  return 0;
 8014e06:	2300      	movs	r3, #0
}
 8014e08:	4618      	mov	r0, r3
 8014e0a:	3718      	adds	r7, #24
 8014e0c:	46bd      	mov	sp, r7
 8014e0e:	bd80      	pop	{r7, pc}

08014e10 <lwip_recvfrom_udp_raw>:
/* Helper function to receive a netbuf from a udp or raw netconn.
 * Keeps sock->lastdata for peeking.
 */
static err_t
lwip_recvfrom_udp_raw(struct lwip_sock *sock, int flags, struct msghdr *msg, u16_t *datagram_len, int dbg_s)
{
 8014e10:	b590      	push	{r4, r7, lr}
 8014e12:	b08d      	sub	sp, #52	; 0x34
 8014e14:	af02      	add	r7, sp, #8
 8014e16:	60f8      	str	r0, [r7, #12]
 8014e18:	60b9      	str	r1, [r7, #8]
 8014e1a:	607a      	str	r2, [r7, #4]
 8014e1c:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t buflen, copylen, copied;
  int i;

  LWIP_UNUSED_ARG(dbg_s);
  LWIP_ERROR("lwip_recvfrom_udp_raw: invalid arguments", (msg->msg_iov != NULL) || (msg->msg_iovlen <= 0), return ERR_ARG;);
 8014e1e:	687b      	ldr	r3, [r7, #4]
 8014e20:	689b      	ldr	r3, [r3, #8]
 8014e22:	2b00      	cmp	r3, #0
 8014e24:	d10d      	bne.n	8014e42 <lwip_recvfrom_udp_raw+0x32>
 8014e26:	687b      	ldr	r3, [r7, #4]
 8014e28:	68db      	ldr	r3, [r3, #12]
 8014e2a:	2b00      	cmp	r3, #0
 8014e2c:	dd09      	ble.n	8014e42 <lwip_recvfrom_udp_raw+0x32>
 8014e2e:	4b5e      	ldr	r3, [pc, #376]	; (8014fa8 <lwip_recvfrom_udp_raw+0x198>)
 8014e30:	f240 4249 	movw	r2, #1097	; 0x449
 8014e34:	495d      	ldr	r1, [pc, #372]	; (8014fac <lwip_recvfrom_udp_raw+0x19c>)
 8014e36:	485e      	ldr	r0, [pc, #376]	; (8014fb0 <lwip_recvfrom_udp_raw+0x1a0>)
 8014e38:	f00c f982 	bl	8021140 <iprintf>
 8014e3c:	f06f 030f 	mvn.w	r3, #15
 8014e40:	e0ad      	b.n	8014f9e <lwip_recvfrom_udp_raw+0x18e>

  if (flags & MSG_DONTWAIT) {
 8014e42:	68bb      	ldr	r3, [r7, #8]
 8014e44:	f003 0308 	and.w	r3, r3, #8
 8014e48:	2b00      	cmp	r3, #0
 8014e4a:	d003      	beq.n	8014e54 <lwip_recvfrom_udp_raw+0x44>
    apiflags = NETCONN_DONTBLOCK;
 8014e4c:	2304      	movs	r3, #4
 8014e4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014e52:	e002      	b.n	8014e5a <lwip_recvfrom_udp_raw+0x4a>
  } else {
    apiflags = 0;
 8014e54:	2300      	movs	r3, #0
 8014e56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: top sock->lastdata=%p\n", (void *)sock->lastdata.netbuf));
  /* Check if there is data left from the last recv operation. */
  buf = sock->lastdata.netbuf;
 8014e5a:	68fb      	ldr	r3, [r7, #12]
 8014e5c:	685b      	ldr	r3, [r3, #4]
 8014e5e:	613b      	str	r3, [r7, #16]
  if (buf == NULL) {
 8014e60:	693b      	ldr	r3, [r7, #16]
 8014e62:	2b00      	cmp	r3, #0
 8014e64:	d11e      	bne.n	8014ea4 <lwip_recvfrom_udp_raw+0x94>
    /* No data was left from the previous operation, so we try to get
        some from the network. */
    err = netconn_recv_udp_raw_netbuf_flags(sock->conn, &buf, apiflags);
 8014e66:	68fb      	ldr	r3, [r7, #12]
 8014e68:	681b      	ldr	r3, [r3, #0]
 8014e6a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8014e6e:	f107 0110 	add.w	r1, r7, #16
 8014e72:	4618      	mov	r0, r3
 8014e74:	f7f9 f9d8 	bl	800e228 <netconn_recv_udp_raw_netbuf_flags>
 8014e78:	4603      	mov	r3, r0
 8014e7a:	76fb      	strb	r3, [r7, #27]
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: netconn_recv err=%d, netbuf=%p\n",
                                err, (void *)buf));

    if (err != ERR_OK) {
 8014e7c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8014e80:	2b00      	cmp	r3, #0
 8014e82:	d002      	beq.n	8014e8a <lwip_recvfrom_udp_raw+0x7a>
      return err;
 8014e84:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8014e88:	e089      	b.n	8014f9e <lwip_recvfrom_udp_raw+0x18e>
    }
    LWIP_ASSERT("buf != NULL", buf != NULL);
 8014e8a:	693b      	ldr	r3, [r7, #16]
 8014e8c:	2b00      	cmp	r3, #0
 8014e8e:	d106      	bne.n	8014e9e <lwip_recvfrom_udp_raw+0x8e>
 8014e90:	4b45      	ldr	r3, [pc, #276]	; (8014fa8 <lwip_recvfrom_udp_raw+0x198>)
 8014e92:	f240 425e 	movw	r2, #1118	; 0x45e
 8014e96:	4947      	ldr	r1, [pc, #284]	; (8014fb4 <lwip_recvfrom_udp_raw+0x1a4>)
 8014e98:	4845      	ldr	r0, [pc, #276]	; (8014fb0 <lwip_recvfrom_udp_raw+0x1a0>)
 8014e9a:	f00c f951 	bl	8021140 <iprintf>
    sock->lastdata.netbuf = buf;
 8014e9e:	693a      	ldr	r2, [r7, #16]
 8014ea0:	68fb      	ldr	r3, [r7, #12]
 8014ea2:	605a      	str	r2, [r3, #4]
  }
  buflen = buf->p->tot_len;
 8014ea4:	693b      	ldr	r3, [r7, #16]
 8014ea6:	681b      	ldr	r3, [r3, #0]
 8014ea8:	891b      	ldrh	r3, [r3, #8]
 8014eaa:	833b      	strh	r3, [r7, #24]
  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw: buflen=%"U16_F"\n", buflen));

  copied = 0;
 8014eac:	2300      	movs	r3, #0
 8014eae:	847b      	strh	r3, [r7, #34]	; 0x22
  /* copy the pbuf payload into the iovs */
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 8014eb0:	2300      	movs	r3, #0
 8014eb2:	61fb      	str	r3, [r7, #28]
 8014eb4:	e029      	b.n	8014f0a <lwip_recvfrom_udp_raw+0xfa>
    u16_t len_left = (u16_t)(buflen - copied);
 8014eb6:	8b3a      	ldrh	r2, [r7, #24]
 8014eb8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014eba:	1ad3      	subs	r3, r2, r3
 8014ebc:	82fb      	strh	r3, [r7, #22]
    if (msg->msg_iov[i].iov_len > len_left) {
 8014ebe:	687b      	ldr	r3, [r7, #4]
 8014ec0:	689a      	ldr	r2, [r3, #8]
 8014ec2:	69fb      	ldr	r3, [r7, #28]
 8014ec4:	00db      	lsls	r3, r3, #3
 8014ec6:	4413      	add	r3, r2
 8014ec8:	685a      	ldr	r2, [r3, #4]
 8014eca:	8afb      	ldrh	r3, [r7, #22]
 8014ecc:	429a      	cmp	r2, r3
 8014ece:	d902      	bls.n	8014ed6 <lwip_recvfrom_udp_raw+0xc6>
      copylen = len_left;
 8014ed0:	8afb      	ldrh	r3, [r7, #22]
 8014ed2:	84bb      	strh	r3, [r7, #36]	; 0x24
 8014ed4:	e006      	b.n	8014ee4 <lwip_recvfrom_udp_raw+0xd4>
    } else {
      copylen = (u16_t)msg->msg_iov[i].iov_len;
 8014ed6:	687b      	ldr	r3, [r7, #4]
 8014ed8:	689a      	ldr	r2, [r3, #8]
 8014eda:	69fb      	ldr	r3, [r7, #28]
 8014edc:	00db      	lsls	r3, r3, #3
 8014ede:	4413      	add	r3, r2
 8014ee0:	685b      	ldr	r3, [r3, #4]
 8014ee2:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* copy the contents of the received buffer into
        the supplied memory buffer */
    pbuf_copy_partial(buf->p, (u8_t *)msg->msg_iov[i].iov_base, copylen, copied);
 8014ee4:	693b      	ldr	r3, [r7, #16]
 8014ee6:	6818      	ldr	r0, [r3, #0]
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	689a      	ldr	r2, [r3, #8]
 8014eec:	69fb      	ldr	r3, [r7, #28]
 8014eee:	00db      	lsls	r3, r3, #3
 8014ef0:	4413      	add	r3, r2
 8014ef2:	6819      	ldr	r1, [r3, #0]
 8014ef4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014ef6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014ef8:	f7ff fb3e 	bl	8014578 <pbuf_copy_partial>
    copied = (u16_t)(copied + copylen);
 8014efc:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8014efe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014f00:	4413      	add	r3, r2
 8014f02:	847b      	strh	r3, [r7, #34]	; 0x22
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 8014f04:	69fb      	ldr	r3, [r7, #28]
 8014f06:	3301      	adds	r3, #1
 8014f08:	61fb      	str	r3, [r7, #28]
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	68db      	ldr	r3, [r3, #12]
 8014f0e:	69fa      	ldr	r2, [r7, #28]
 8014f10:	429a      	cmp	r2, r3
 8014f12:	da03      	bge.n	8014f1c <lwip_recvfrom_udp_raw+0x10c>
 8014f14:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8014f16:	8b3b      	ldrh	r3, [r7, #24]
 8014f18:	429a      	cmp	r2, r3
 8014f1a:	d3cc      	bcc.n	8014eb6 <lwip_recvfrom_udp_raw+0xa6>
  }

  /* Check to see from where the data was.*/
#if !SOCKETS_DEBUG
  if (msg->msg_name && msg->msg_namelen)
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	681b      	ldr	r3, [r3, #0]
 8014f20:	2b00      	cmp	r3, #0
 8014f22:	d01a      	beq.n	8014f5a <lwip_recvfrom_udp_raw+0x14a>
 8014f24:	687b      	ldr	r3, [r7, #4]
 8014f26:	685b      	ldr	r3, [r3, #4]
 8014f28:	2b00      	cmp	r3, #0
 8014f2a:	d016      	beq.n	8014f5a <lwip_recvfrom_udp_raw+0x14a>
#endif /* !SOCKETS_DEBUG */
  {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw(%d):  addr=", dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, *netbuf_fromaddr(buf));
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", netbuf_fromport(buf), copied));
    if (msg->msg_name && msg->msg_namelen) {
 8014f2c:	687b      	ldr	r3, [r7, #4]
 8014f2e:	681b      	ldr	r3, [r3, #0]
 8014f30:	2b00      	cmp	r3, #0
 8014f32:	d012      	beq.n	8014f5a <lwip_recvfrom_udp_raw+0x14a>
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	685b      	ldr	r3, [r3, #4]
 8014f38:	2b00      	cmp	r3, #0
 8014f3a:	d00e      	beq.n	8014f5a <lwip_recvfrom_udp_raw+0x14a>
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 8014f3c:	68fb      	ldr	r3, [r7, #12]
 8014f3e:	6818      	ldr	r0, [r3, #0]
 8014f40:	693b      	ldr	r3, [r7, #16]
 8014f42:	f103 0108 	add.w	r1, r3, #8
 8014f46:	693b      	ldr	r3, [r7, #16]
 8014f48:	899a      	ldrh	r2, [r3, #12]
                          (struct sockaddr *)msg->msg_name, &msg->msg_namelen);
 8014f4a:	687b      	ldr	r3, [r7, #4]
 8014f4c:	681c      	ldr	r4, [r3, #0]
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	3304      	adds	r3, #4
 8014f52:	9300      	str	r3, [sp, #0]
 8014f54:	4623      	mov	r3, r4
 8014f56:	f7ff febb 	bl	8014cd0 <lwip_sock_make_addr>
    }
  }

  /* Initialize flag output */
  msg->msg_flags = 0;
 8014f5a:	687b      	ldr	r3, [r7, #4]
 8014f5c:	2200      	movs	r2, #0
 8014f5e:	619a      	str	r2, [r3, #24]

  if (msg->msg_control) {
 8014f60:	687b      	ldr	r3, [r7, #4]
 8014f62:	691b      	ldr	r3, [r3, #16]
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	d007      	beq.n	8014f78 <lwip_recvfrom_udp_raw+0x168>
    u8_t wrote_msg = 0;
 8014f68:	2300      	movs	r3, #0
 8014f6a:	757b      	strb	r3, [r7, #21]
#endif /* LWIP_IPV4 */
      }
    }
#endif /* LWIP_NETBUF_RECVINFO */

    if (!wrote_msg) {
 8014f6c:	7d7b      	ldrb	r3, [r7, #21]
 8014f6e:	2b00      	cmp	r3, #0
 8014f70:	d102      	bne.n	8014f78 <lwip_recvfrom_udp_raw+0x168>
      msg->msg_controllen = 0;
 8014f72:	687b      	ldr	r3, [r7, #4]
 8014f74:	2200      	movs	r2, #0
 8014f76:	615a      	str	r2, [r3, #20]
    }
  }

  /* If we don't peek the incoming message: zero lastdata pointer and free the netbuf */
  if ((flags & MSG_PEEK) == 0) {
 8014f78:	68bb      	ldr	r3, [r7, #8]
 8014f7a:	f003 0301 	and.w	r3, r3, #1
 8014f7e:	2b00      	cmp	r3, #0
 8014f80:	d106      	bne.n	8014f90 <lwip_recvfrom_udp_raw+0x180>
    sock->lastdata.netbuf = NULL;
 8014f82:	68fb      	ldr	r3, [r7, #12]
 8014f84:	2200      	movs	r2, #0
 8014f86:	605a      	str	r2, [r3, #4]
    netbuf_delete(buf);
 8014f88:	693b      	ldr	r3, [r7, #16]
 8014f8a:	4618      	mov	r0, r3
 8014f8c:	f7fe f9b4 	bl	80132f8 <netbuf_delete>
  }
  if (datagram_len) {
 8014f90:	683b      	ldr	r3, [r7, #0]
 8014f92:	2b00      	cmp	r3, #0
 8014f94:	d002      	beq.n	8014f9c <lwip_recvfrom_udp_raw+0x18c>
    *datagram_len = buflen;
 8014f96:	683b      	ldr	r3, [r7, #0]
 8014f98:	8b3a      	ldrh	r2, [r7, #24]
 8014f9a:	801a      	strh	r2, [r3, #0]
  }
  return ERR_OK;
 8014f9c:	2300      	movs	r3, #0
}
 8014f9e:	4618      	mov	r0, r3
 8014fa0:	372c      	adds	r7, #44	; 0x2c
 8014fa2:	46bd      	mov	sp, r7
 8014fa4:	bd90      	pop	{r4, r7, pc}
 8014fa6:	bf00      	nop
 8014fa8:	080250f0 	.word	0x080250f0
 8014fac:	080252b4 	.word	0x080252b4
 8014fb0:	08025164 	.word	0x08025164
 8014fb4:	080252e0 	.word	0x080252e0

08014fb8 <lwip_recvfrom>:

ssize_t
lwip_recvfrom(int s, void *mem, size_t len, int flags,
              struct sockaddr *from, socklen_t *fromlen)
{
 8014fb8:	b580      	push	{r7, lr}
 8014fba:	b096      	sub	sp, #88	; 0x58
 8014fbc:	af02      	add	r7, sp, #8
 8014fbe:	60f8      	str	r0, [r7, #12]
 8014fc0:	60b9      	str	r1, [r7, #8]
 8014fc2:	607a      	str	r2, [r7, #4]
 8014fc4:	603b      	str	r3, [r7, #0]
  struct lwip_sock *sock;
  ssize_t ret;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom(%d, %p, %"SZT_F", 0x%x, ..)\n", s, mem, len, flags));
  sock = get_socket(s);
 8014fc6:	68f8      	ldr	r0, [r7, #12]
 8014fc8:	f7ff fbb8 	bl	801473c <get_socket>
 8014fcc:	64f8      	str	r0, [r7, #76]	; 0x4c
  if (!sock) {
 8014fce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014fd0:	2b00      	cmp	r3, #0
 8014fd2:	d102      	bne.n	8014fda <lwip_recvfrom+0x22>
    return -1;
 8014fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8014fd8:	e077      	b.n	80150ca <lwip_recvfrom+0x112>
  }
#if LWIP_TCP
  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 8014fda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014fdc:	681b      	ldr	r3, [r3, #0]
 8014fde:	781b      	ldrb	r3, [r3, #0]
 8014fe0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014fe4:	2b10      	cmp	r3, #16
 8014fe6:	d112      	bne.n	801500e <lwip_recvfrom+0x56>
    ret = lwip_recv_tcp(sock, mem, len, flags);
 8014fe8:	683b      	ldr	r3, [r7, #0]
 8014fea:	687a      	ldr	r2, [r7, #4]
 8014fec:	68b9      	ldr	r1, [r7, #8]
 8014fee:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8014ff0:	f7ff fd5e 	bl	8014ab0 <lwip_recv_tcp>
 8014ff4:	6478      	str	r0, [r7, #68]	; 0x44
    lwip_recv_tcp_from(sock, from, fromlen, "lwip_recvfrom", s, ret);
 8014ff6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014ff8:	9301      	str	r3, [sp, #4]
 8014ffa:	68fb      	ldr	r3, [r7, #12]
 8014ffc:	9300      	str	r3, [sp, #0]
 8014ffe:	4b35      	ldr	r3, [pc, #212]	; (80150d4 <lwip_recvfrom+0x11c>)
 8015000:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8015002:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8015004:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8015006:	f7ff fed1 	bl	8014dac <lwip_recv_tcp_from>
    done_socket(sock);
    return ret;
 801500a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801500c:	e05d      	b.n	80150ca <lwip_recvfrom+0x112>
  } else
#endif
  {
    u16_t datagram_len = 0;
 801500e:	2300      	movs	r3, #0
 8015010:	877b      	strh	r3, [r7, #58]	; 0x3a
    struct iovec vec;
    struct msghdr msg;
    err_t err;
    vec.iov_base = mem;
 8015012:	68bb      	ldr	r3, [r7, #8]
 8015014:	633b      	str	r3, [r7, #48]	; 0x30
    vec.iov_len = len;
 8015016:	687b      	ldr	r3, [r7, #4]
 8015018:	637b      	str	r3, [r7, #52]	; 0x34
    msg.msg_control = NULL;
 801501a:	2300      	movs	r3, #0
 801501c:	627b      	str	r3, [r7, #36]	; 0x24
    msg.msg_controllen = 0;
 801501e:	2300      	movs	r3, #0
 8015020:	62bb      	str	r3, [r7, #40]	; 0x28
    msg.msg_flags = 0;
 8015022:	2300      	movs	r3, #0
 8015024:	62fb      	str	r3, [r7, #44]	; 0x2c
    msg.msg_iov = &vec;
 8015026:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801502a:	61fb      	str	r3, [r7, #28]
    msg.msg_iovlen = 1;
 801502c:	2301      	movs	r3, #1
 801502e:	623b      	str	r3, [r7, #32]
    msg.msg_name = from;
 8015030:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8015032:	617b      	str	r3, [r7, #20]
    msg.msg_namelen = (fromlen ? *fromlen : 0);
 8015034:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015036:	2b00      	cmp	r3, #0
 8015038:	d002      	beq.n	8015040 <lwip_recvfrom+0x88>
 801503a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801503c:	681b      	ldr	r3, [r3, #0]
 801503e:	e000      	b.n	8015042 <lwip_recvfrom+0x8a>
 8015040:	2300      	movs	r3, #0
 8015042:	61bb      	str	r3, [r7, #24]
    err = lwip_recvfrom_udp_raw(sock, flags, &msg, &datagram_len, s);
 8015044:	f107 013a 	add.w	r1, r7, #58	; 0x3a
 8015048:	f107 0214 	add.w	r2, r7, #20
 801504c:	68fb      	ldr	r3, [r7, #12]
 801504e:	9300      	str	r3, [sp, #0]
 8015050:	460b      	mov	r3, r1
 8015052:	6839      	ldr	r1, [r7, #0]
 8015054:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8015056:	f7ff fedb 	bl	8014e10 <lwip_recvfrom_udp_raw>
 801505a:	4603      	mov	r3, r0
 801505c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    if (err != ERR_OK) {
 8015060:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8015064:	2b00      	cmp	r3, #0
 8015066:	d00e      	beq.n	8015086 <lwip_recvfrom+0xce>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom[UDP/RAW](%d): buf == NULL, error is \"%s\"!\n",
                                  s, lwip_strerr(err)));
      sock_set_errno(sock, err_to_errno(err));
 8015068:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 801506c:	4618      	mov	r0, r3
 801506e:	f7fa ff01 	bl	800fe74 <err_to_errno>
 8015072:	63f8      	str	r0, [r7, #60]	; 0x3c
 8015074:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015076:	2b00      	cmp	r3, #0
 8015078:	d002      	beq.n	8015080 <lwip_recvfrom+0xc8>
 801507a:	4a17      	ldr	r2, [pc, #92]	; (80150d8 <lwip_recvfrom+0x120>)
 801507c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801507e:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 8015080:	f04f 33ff 	mov.w	r3, #4294967295
 8015084:	e021      	b.n	80150ca <lwip_recvfrom+0x112>
    }
    ret = (ssize_t)LWIP_MIN(LWIP_MIN(len, datagram_len), SSIZE_MAX);
 8015086:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8015088:	461a      	mov	r2, r3
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	4293      	cmp	r3, r2
 801508e:	bf28      	it	cs
 8015090:	4613      	movcs	r3, r2
 8015092:	4a12      	ldr	r2, [pc, #72]	; (80150dc <lwip_recvfrom+0x124>)
 8015094:	4293      	cmp	r3, r2
 8015096:	d806      	bhi.n	80150a6 <lwip_recvfrom+0xee>
 8015098:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801509a:	461a      	mov	r2, r3
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	4293      	cmp	r3, r2
 80150a0:	bf28      	it	cs
 80150a2:	4613      	movcs	r3, r2
 80150a4:	e001      	b.n	80150aa <lwip_recvfrom+0xf2>
 80150a6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80150aa:	647b      	str	r3, [r7, #68]	; 0x44
    if (fromlen) {
 80150ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	d002      	beq.n	80150b8 <lwip_recvfrom+0x100>
      *fromlen = msg.msg_namelen;
 80150b2:	69ba      	ldr	r2, [r7, #24]
 80150b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80150b6:	601a      	str	r2, [r3, #0]
    }
  }

  sock_set_errno(sock, 0);
 80150b8:	2300      	movs	r3, #0
 80150ba:	643b      	str	r3, [r7, #64]	; 0x40
 80150bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80150be:	2b00      	cmp	r3, #0
 80150c0:	d002      	beq.n	80150c8 <lwip_recvfrom+0x110>
 80150c2:	4a05      	ldr	r2, [pc, #20]	; (80150d8 <lwip_recvfrom+0x120>)
 80150c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80150c6:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return ret;
 80150c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 80150ca:	4618      	mov	r0, r3
 80150cc:	3750      	adds	r7, #80	; 0x50
 80150ce:	46bd      	mov	sp, r7
 80150d0:	bd80      	pop	{r7, pc}
 80150d2:	bf00      	nop
 80150d4:	080252ec 	.word	0x080252ec
 80150d8:	24048e7c 	.word	0x24048e7c
 80150dc:	7ffffffe 	.word	0x7ffffffe

080150e0 <lwip_recv>:
  return lwip_recvmsg(s, &msg, 0);
}

ssize_t
lwip_recv(int s, void *mem, size_t len, int flags)
{
 80150e0:	b580      	push	{r7, lr}
 80150e2:	b086      	sub	sp, #24
 80150e4:	af02      	add	r7, sp, #8
 80150e6:	60f8      	str	r0, [r7, #12]
 80150e8:	60b9      	str	r1, [r7, #8]
 80150ea:	607a      	str	r2, [r7, #4]
 80150ec:	603b      	str	r3, [r7, #0]
  return lwip_recvfrom(s, mem, len, flags, NULL, NULL);
 80150ee:	2300      	movs	r3, #0
 80150f0:	9301      	str	r3, [sp, #4]
 80150f2:	2300      	movs	r3, #0
 80150f4:	9300      	str	r3, [sp, #0]
 80150f6:	683b      	ldr	r3, [r7, #0]
 80150f8:	687a      	ldr	r2, [r7, #4]
 80150fa:	68b9      	ldr	r1, [r7, #8]
 80150fc:	68f8      	ldr	r0, [r7, #12]
 80150fe:	f7ff ff5b 	bl	8014fb8 <lwip_recvfrom>
 8015102:	4603      	mov	r3, r0
}
 8015104:	4618      	mov	r0, r3
 8015106:	3710      	adds	r7, #16
 8015108:	46bd      	mov	sp, r7
 801510a:	bd80      	pop	{r7, pc}

0801510c <lwip_send>:
#endif /* LWIP_UDP || LWIP_RAW */
}

ssize_t
lwip_send(int s, const void *data, size_t size, int flags)
{
 801510c:	b580      	push	{r7, lr}
 801510e:	b08a      	sub	sp, #40	; 0x28
 8015110:	af02      	add	r7, sp, #8
 8015112:	60f8      	str	r0, [r7, #12]
 8015114:	60b9      	str	r1, [r7, #8]
 8015116:	607a      	str	r2, [r7, #4]
 8015118:	603b      	str	r3, [r7, #0]
  size_t written;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_send(%d, data=%p, size=%"SZT_F", flags=0x%x)\n",
                              s, data, size, flags));

  sock = get_socket(s);
 801511a:	68f8      	ldr	r0, [r7, #12]
 801511c:	f7ff fb0e 	bl	801473c <get_socket>
 8015120:	61f8      	str	r0, [r7, #28]
  if (!sock) {
 8015122:	69fb      	ldr	r3, [r7, #28]
 8015124:	2b00      	cmp	r3, #0
 8015126:	d102      	bne.n	801512e <lwip_send+0x22>
    return -1;
 8015128:	f04f 33ff 	mov.w	r3, #4294967295
 801512c:	e046      	b.n	80151bc <lwip_send+0xb0>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) != NETCONN_TCP) {
 801512e:	69fb      	ldr	r3, [r7, #28]
 8015130:	681b      	ldr	r3, [r3, #0]
 8015132:	781b      	ldrb	r3, [r3, #0]
 8015134:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8015138:	2b10      	cmp	r3, #16
 801513a:	d00b      	beq.n	8015154 <lwip_send+0x48>
#if (LWIP_UDP || LWIP_RAW)
    done_socket(sock);
    return lwip_sendto(s, data, size, flags, NULL, 0);
 801513c:	2300      	movs	r3, #0
 801513e:	9301      	str	r3, [sp, #4]
 8015140:	2300      	movs	r3, #0
 8015142:	9300      	str	r3, [sp, #0]
 8015144:	683b      	ldr	r3, [r7, #0]
 8015146:	687a      	ldr	r2, [r7, #4]
 8015148:	68b9      	ldr	r1, [r7, #8]
 801514a:	68f8      	ldr	r0, [r7, #12]
 801514c:	f000 f83c 	bl	80151c8 <lwip_sendto>
 8015150:	4603      	mov	r3, r0
 8015152:	e033      	b.n	80151bc <lwip_send+0xb0>
    return -1;
#endif /* (LWIP_UDP || LWIP_RAW) */
  }

  write_flags = (u8_t)(NETCONN_COPY |
                       ((flags & MSG_MORE)     ? NETCONN_MORE      : 0) |
 8015154:	683b      	ldr	r3, [r7, #0]
 8015156:	f003 0310 	and.w	r3, r3, #16
  write_flags = (u8_t)(NETCONN_COPY |
 801515a:	2b00      	cmp	r3, #0
 801515c:	d001      	beq.n	8015162 <lwip_send+0x56>
 801515e:	2203      	movs	r2, #3
 8015160:	e000      	b.n	8015164 <lwip_send+0x58>
 8015162:	2201      	movs	r2, #1
                       ((flags & MSG_MORE)     ? NETCONN_MORE      : 0) |
 8015164:	683b      	ldr	r3, [r7, #0]
 8015166:	105b      	asrs	r3, r3, #1
 8015168:	b25b      	sxtb	r3, r3
 801516a:	f003 0304 	and.w	r3, r3, #4
 801516e:	b25b      	sxtb	r3, r3
 8015170:	4313      	orrs	r3, r2
 8015172:	b25b      	sxtb	r3, r3
  write_flags = (u8_t)(NETCONN_COPY |
 8015174:	76fb      	strb	r3, [r7, #27]
                       ((flags & MSG_DONTWAIT) ? NETCONN_DONTBLOCK : 0));
  written = 0;
 8015176:	2300      	movs	r3, #0
 8015178:	613b      	str	r3, [r7, #16]
  err = netconn_write_partly(sock->conn, data, size, write_flags, &written);
 801517a:	69fb      	ldr	r3, [r7, #28]
 801517c:	6818      	ldr	r0, [r3, #0]
 801517e:	7efa      	ldrb	r2, [r7, #27]
 8015180:	f107 0310 	add.w	r3, r7, #16
 8015184:	9300      	str	r3, [sp, #0]
 8015186:	4613      	mov	r3, r2
 8015188:	687a      	ldr	r2, [r7, #4]
 801518a:	68b9      	ldr	r1, [r7, #8]
 801518c:	f7f9 f8a6 	bl	800e2dc <netconn_write_partly>
 8015190:	4603      	mov	r3, r0
 8015192:	76bb      	strb	r3, [r7, #26]

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_send(%d) err=%d written=%"SZT_F"\n", s, err, written));
  sock_set_errno(sock, err_to_errno(err));
 8015194:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8015198:	4618      	mov	r0, r3
 801519a:	f7fa fe6b 	bl	800fe74 <err_to_errno>
 801519e:	6178      	str	r0, [r7, #20]
 80151a0:	697b      	ldr	r3, [r7, #20]
 80151a2:	2b00      	cmp	r3, #0
 80151a4:	d002      	beq.n	80151ac <lwip_send+0xa0>
 80151a6:	4a07      	ldr	r2, [pc, #28]	; (80151c4 <lwip_send+0xb8>)
 80151a8:	697b      	ldr	r3, [r7, #20]
 80151aa:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  /* casting 'written' to ssize_t is OK here since the netconn API limits it to SSIZE_MAX */
  return (err == ERR_OK ? (ssize_t)written : -1);
 80151ac:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80151b0:	2b00      	cmp	r3, #0
 80151b2:	d101      	bne.n	80151b8 <lwip_send+0xac>
 80151b4:	693b      	ldr	r3, [r7, #16]
 80151b6:	e001      	b.n	80151bc <lwip_send+0xb0>
 80151b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80151bc:	4618      	mov	r0, r3
 80151be:	3720      	adds	r7, #32
 80151c0:	46bd      	mov	sp, r7
 80151c2:	bd80      	pop	{r7, pc}
 80151c4:	24048e7c 	.word	0x24048e7c

080151c8 <lwip_sendto>:
}

ssize_t
lwip_sendto(int s, const void *data, size_t size, int flags,
            const struct sockaddr *to, socklen_t tolen)
{
 80151c8:	b580      	push	{r7, lr}
 80151ca:	b08e      	sub	sp, #56	; 0x38
 80151cc:	af00      	add	r7, sp, #0
 80151ce:	60f8      	str	r0, [r7, #12]
 80151d0:	60b9      	str	r1, [r7, #8]
 80151d2:	607a      	str	r2, [r7, #4]
 80151d4:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t short_size;
  u16_t remote_port;
  struct netbuf buf;

  sock = get_socket(s);
 80151d6:	68f8      	ldr	r0, [r7, #12]
 80151d8:	f7ff fab0 	bl	801473c <get_socket>
 80151dc:	6338      	str	r0, [r7, #48]	; 0x30
  if (!sock) {
 80151de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80151e0:	2b00      	cmp	r3, #0
 80151e2:	d102      	bne.n	80151ea <lwip_sendto+0x22>
    return -1;
 80151e4:	f04f 33ff 	mov.w	r3, #4294967295
 80151e8:	e093      	b.n	8015312 <lwip_sendto+0x14a>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 80151ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80151ec:	681b      	ldr	r3, [r3, #0]
 80151ee:	781b      	ldrb	r3, [r3, #0]
 80151f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80151f4:	2b10      	cmp	r3, #16
 80151f6:	d107      	bne.n	8015208 <lwip_sendto+0x40>
#if LWIP_TCP
    done_socket(sock);
    return lwip_send(s, data, size, flags);
 80151f8:	683b      	ldr	r3, [r7, #0]
 80151fa:	687a      	ldr	r2, [r7, #4]
 80151fc:	68b9      	ldr	r1, [r7, #8]
 80151fe:	68f8      	ldr	r0, [r7, #12]
 8015200:	f7ff ff84 	bl	801510c <lwip_send>
 8015204:	4603      	mov	r3, r0
 8015206:	e084      	b.n	8015312 <lwip_sendto+0x14a>
    done_socket(sock);
    return -1;
#endif /* LWIP_TCP */
  }

  if (size > LWIP_MIN(0xFFFF, SSIZE_MAX)) {
 8015208:	687b      	ldr	r3, [r7, #4]
 801520a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801520e:	d30a      	bcc.n	8015226 <lwip_sendto+0x5e>
    /* cannot fit into one datagram (at least for us) */
    sock_set_errno(sock, EMSGSIZE);
 8015210:	235a      	movs	r3, #90	; 0x5a
 8015212:	623b      	str	r3, [r7, #32]
 8015214:	6a3b      	ldr	r3, [r7, #32]
 8015216:	2b00      	cmp	r3, #0
 8015218:	d002      	beq.n	8015220 <lwip_sendto+0x58>
 801521a:	4a40      	ldr	r2, [pc, #256]	; (801531c <lwip_sendto+0x154>)
 801521c:	6a3b      	ldr	r3, [r7, #32]
 801521e:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8015220:	f04f 33ff 	mov.w	r3, #4294967295
 8015224:	e075      	b.n	8015312 <lwip_sendto+0x14a>
  }
  short_size = (u16_t)size;
 8015226:	687b      	ldr	r3, [r7, #4]
 8015228:	85fb      	strh	r3, [r7, #46]	; 0x2e
  LWIP_ERROR("lwip_sendto: invalid address", (((to == NULL) && (tolen == 0)) ||
 801522a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801522c:	2b00      	cmp	r3, #0
 801522e:	d102      	bne.n	8015236 <lwip_sendto+0x6e>
 8015230:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015232:	2b00      	cmp	r3, #0
 8015234:	d023      	beq.n	801527e <lwip_sendto+0xb6>
 8015236:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015238:	2b10      	cmp	r3, #16
 801523a:	d10b      	bne.n	8015254 <lwip_sendto+0x8c>
 801523c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801523e:	2b00      	cmp	r3, #0
 8015240:	d008      	beq.n	8015254 <lwip_sendto+0x8c>
 8015242:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015244:	785b      	ldrb	r3, [r3, #1]
 8015246:	2b02      	cmp	r3, #2
 8015248:	d104      	bne.n	8015254 <lwip_sendto+0x8c>
 801524a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801524c:	f003 0303 	and.w	r3, r3, #3
 8015250:	2b00      	cmp	r3, #0
 8015252:	d014      	beq.n	801527e <lwip_sendto+0xb6>
 8015254:	4b32      	ldr	r3, [pc, #200]	; (8015320 <lwip_sendto+0x158>)
 8015256:	f240 6255 	movw	r2, #1621	; 0x655
 801525a:	4932      	ldr	r1, [pc, #200]	; (8015324 <lwip_sendto+0x15c>)
 801525c:	4832      	ldr	r0, [pc, #200]	; (8015328 <lwip_sendto+0x160>)
 801525e:	f00b ff6f 	bl	8021140 <iprintf>
 8015262:	f06f 000f 	mvn.w	r0, #15
 8015266:	f7fa fe05 	bl	800fe74 <err_to_errno>
 801526a:	62b8      	str	r0, [r7, #40]	; 0x28
 801526c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801526e:	2b00      	cmp	r3, #0
 8015270:	d002      	beq.n	8015278 <lwip_sendto+0xb0>
 8015272:	4a2a      	ldr	r2, [pc, #168]	; (801531c <lwip_sendto+0x154>)
 8015274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015276:	6013      	str	r3, [r2, #0]
 8015278:	f04f 33ff 	mov.w	r3, #4294967295
 801527c:	e049      	b.n	8015312 <lwip_sendto+0x14a>
              ((to != NULL) && (IS_SOCK_ADDR_TYPE_VALID(to) && IS_SOCK_ADDR_ALIGNED(to))))),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(tolen);

  /* initialize a buffer */
  buf.p = buf.ptr = NULL;
 801527e:	2300      	movs	r3, #0
 8015280:	617b      	str	r3, [r7, #20]
 8015282:	697b      	ldr	r3, [r7, #20]
 8015284:	613b      	str	r3, [r7, #16]
#if LWIP_CHECKSUM_ON_COPY
  buf.flags = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
  if (to) {
 8015286:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015288:	2b00      	cmp	r3, #0
 801528a:	d00a      	beq.n	80152a2 <lwip_sendto+0xda>
    SOCKADDR_TO_IPADDR_PORT(to, &buf.addr, remote_port);
 801528c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801528e:	685b      	ldr	r3, [r3, #4]
 8015290:	61bb      	str	r3, [r7, #24]
 8015292:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015294:	885b      	ldrh	r3, [r3, #2]
 8015296:	4618      	mov	r0, r3
 8015298:	f7fa fdbe 	bl	800fe18 <lwip_htons>
 801529c:	4603      	mov	r3, r0
 801529e:	86bb      	strh	r3, [r7, #52]	; 0x34
 80152a0:	e003      	b.n	80152aa <lwip_sendto+0xe2>
  } else {
    remote_port = 0;
 80152a2:	2300      	movs	r3, #0
 80152a4:	86bb      	strh	r3, [r7, #52]	; 0x34
    ip_addr_set_any(NETCONNTYPE_ISIPV6(netconn_type(sock->conn)), &buf.addr);
 80152a6:	2300      	movs	r3, #0
 80152a8:	61bb      	str	r3, [r7, #24]
  }
  netbuf_fromport(&buf) = remote_port;
 80152aa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80152ac:	83bb      	strh	r3, [r7, #28]
      MEMCPY(buf.p->payload, data, short_size);
    }
    err = ERR_OK;
  }
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  err = netbuf_ref(&buf, data, short_size);
 80152ae:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80152b0:	f107 0310 	add.w	r3, r7, #16
 80152b4:	68b9      	ldr	r1, [r7, #8]
 80152b6:	4618      	mov	r0, r3
 80152b8:	f7fe f866 	bl	8013388 <netbuf_ref>
 80152bc:	4603      	mov	r3, r0
 80152be:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (err == ERR_OK) {
 80152c2:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80152c6:	2b00      	cmp	r3, #0
 80152c8:	d10a      	bne.n	80152e0 <lwip_sendto+0x118>
      IP_SET_TYPE_VAL(buf.addr, IPADDR_TYPE_V4);
    }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

    /* send the data */
    err = netconn_send(sock->conn, &buf);
 80152ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80152cc:	681b      	ldr	r3, [r3, #0]
 80152ce:	f107 0210 	add.w	r2, r7, #16
 80152d2:	4611      	mov	r1, r2
 80152d4:	4618      	mov	r0, r3
 80152d6:	f7f8 ffd3 	bl	800e280 <netconn_send>
 80152da:	4603      	mov	r3, r0
 80152dc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }

  /* deallocated the buffer */
  netbuf_free(&buf);
 80152e0:	f107 0310 	add.w	r3, r7, #16
 80152e4:	4618      	mov	r0, r3
 80152e6:	f7fe f827 	bl	8013338 <netbuf_free>

  sock_set_errno(sock, err_to_errno(err));
 80152ea:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80152ee:	4618      	mov	r0, r3
 80152f0:	f7fa fdc0 	bl	800fe74 <err_to_errno>
 80152f4:	6278      	str	r0, [r7, #36]	; 0x24
 80152f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80152f8:	2b00      	cmp	r3, #0
 80152fa:	d002      	beq.n	8015302 <lwip_sendto+0x13a>
 80152fc:	4a07      	ldr	r2, [pc, #28]	; (801531c <lwip_sendto+0x154>)
 80152fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015300:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return (err == ERR_OK ? short_size : -1);
 8015302:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8015306:	2b00      	cmp	r3, #0
 8015308:	d101      	bne.n	801530e <lwip_sendto+0x146>
 801530a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801530c:	e001      	b.n	8015312 <lwip_sendto+0x14a>
 801530e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015312:	4618      	mov	r0, r3
 8015314:	3738      	adds	r7, #56	; 0x38
 8015316:	46bd      	mov	sp, r7
 8015318:	bd80      	pop	{r7, pc}
 801531a:	bf00      	nop
 801531c:	24048e7c 	.word	0x24048e7c
 8015320:	080250f0 	.word	0x080250f0
 8015324:	080253f0 	.word	0x080253f0
 8015328:	08025164 	.word	0x08025164

0801532c <lwip_socket>:

int
lwip_socket(int domain, int type, int protocol)
{
 801532c:	b580      	push	{r7, lr}
 801532e:	b086      	sub	sp, #24
 8015330:	af00      	add	r7, sp, #0
 8015332:	60f8      	str	r0, [r7, #12]
 8015334:	60b9      	str	r1, [r7, #8]
 8015336:	607a      	str	r2, [r7, #4]
  int i;

  LWIP_UNUSED_ARG(domain); /* @todo: check this */

  /* create a netconn */
  switch (type) {
 8015338:	68bb      	ldr	r3, [r7, #8]
 801533a:	2b02      	cmp	r3, #2
 801533c:	d00d      	beq.n	801535a <lwip_socket+0x2e>
 801533e:	2b03      	cmp	r3, #3
 8015340:	d002      	beq.n	8015348 <lwip_socket+0x1c>
 8015342:	2b01      	cmp	r3, #1
 8015344:	d016      	beq.n	8015374 <lwip_socket+0x48>
 8015346:	e01c      	b.n	8015382 <lwip_socket+0x56>
    case SOCK_RAW:
      conn = netconn_new_with_proto_and_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_RAW),
 8015348:	687b      	ldr	r3, [r7, #4]
 801534a:	b2db      	uxtb	r3, r3
 801534c:	4a21      	ldr	r2, [pc, #132]	; (80153d4 <lwip_socket+0xa8>)
 801534e:	4619      	mov	r1, r3
 8015350:	2040      	movs	r0, #64	; 0x40
 8015352:	f7f8 fc25 	bl	800dba0 <netconn_new_with_proto_and_callback>
 8015356:	6178      	str	r0, [r7, #20]
             (u8_t)protocol, DEFAULT_SOCKET_EVENTCB);
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_RAW, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 8015358:	e019      	b.n	801538e <lwip_socket+0x62>
    case SOCK_DGRAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain,
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	2b88      	cmp	r3, #136	; 0x88
 801535e:	d101      	bne.n	8015364 <lwip_socket+0x38>
 8015360:	2321      	movs	r3, #33	; 0x21
 8015362:	e000      	b.n	8015366 <lwip_socket+0x3a>
 8015364:	2320      	movs	r3, #32
 8015366:	4a1b      	ldr	r2, [pc, #108]	; (80153d4 <lwip_socket+0xa8>)
 8015368:	2100      	movs	r1, #0
 801536a:	4618      	mov	r0, r3
 801536c:	f7f8 fc18 	bl	800dba0 <netconn_new_with_proto_and_callback>
 8015370:	6178      	str	r0, [r7, #20]
      if (conn) {
        /* netconn layer enables pktinfo by default, sockets default to off */
        conn->flags &= ~NETCONN_FLAG_PKTINFO;
      }
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 8015372:	e00c      	b.n	801538e <lwip_socket+0x62>
    case SOCK_STREAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_TCP), DEFAULT_SOCKET_EVENTCB);
 8015374:	4a17      	ldr	r2, [pc, #92]	; (80153d4 <lwip_socket+0xa8>)
 8015376:	2100      	movs	r1, #0
 8015378:	2010      	movs	r0, #16
 801537a:	f7f8 fc11 	bl	800dba0 <netconn_new_with_proto_and_callback>
 801537e:	6178      	str	r0, [r7, #20]
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_STREAM, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 8015380:	e005      	b.n	801538e <lwip_socket+0x62>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%d, %d/UNKNOWN, %d) = -1\n",
                                  domain, type, protocol));
      set_errno(EINVAL);
 8015382:	4b15      	ldr	r3, [pc, #84]	; (80153d8 <lwip_socket+0xac>)
 8015384:	2216      	movs	r2, #22
 8015386:	601a      	str	r2, [r3, #0]
      return -1;
 8015388:	f04f 33ff 	mov.w	r3, #4294967295
 801538c:	e01e      	b.n	80153cc <lwip_socket+0xa0>
  }

  if (!conn) {
 801538e:	697b      	ldr	r3, [r7, #20]
 8015390:	2b00      	cmp	r3, #0
 8015392:	d105      	bne.n	80153a0 <lwip_socket+0x74>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("-1 / ENOBUFS (could not create netconn)\n"));
    set_errno(ENOBUFS);
 8015394:	4b10      	ldr	r3, [pc, #64]	; (80153d8 <lwip_socket+0xac>)
 8015396:	2269      	movs	r2, #105	; 0x69
 8015398:	601a      	str	r2, [r3, #0]
    return -1;
 801539a:	f04f 33ff 	mov.w	r3, #4294967295
 801539e:	e015      	b.n	80153cc <lwip_socket+0xa0>
  }

  i = alloc_socket(conn, 0);
 80153a0:	2100      	movs	r1, #0
 80153a2:	6978      	ldr	r0, [r7, #20]
 80153a4:	f7ff f9e2 	bl	801476c <alloc_socket>
 80153a8:	6138      	str	r0, [r7, #16]

  if (i == -1) {
 80153aa:	693b      	ldr	r3, [r7, #16]
 80153ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80153b0:	d108      	bne.n	80153c4 <lwip_socket+0x98>
    netconn_delete(conn);
 80153b2:	6978      	ldr	r0, [r7, #20]
 80153b4:	f7f8 fc92 	bl	800dcdc <netconn_delete>
    set_errno(ENFILE);
 80153b8:	4b07      	ldr	r3, [pc, #28]	; (80153d8 <lwip_socket+0xac>)
 80153ba:	2217      	movs	r2, #23
 80153bc:	601a      	str	r2, [r3, #0]
    return -1;
 80153be:	f04f 33ff 	mov.w	r3, #4294967295
 80153c2:	e003      	b.n	80153cc <lwip_socket+0xa0>
  }
  conn->socket = i;
 80153c4:	697b      	ldr	r3, [r7, #20]
 80153c6:	693a      	ldr	r2, [r7, #16]
 80153c8:	619a      	str	r2, [r3, #24]
  done_socket(&sockets[i - LWIP_SOCKET_OFFSET]);
  LWIP_DEBUGF(SOCKETS_DEBUG, ("%d\n", i));
  set_errno(0);
  return i;
 80153ca:	693b      	ldr	r3, [r7, #16]
}
 80153cc:	4618      	mov	r0, r3
 80153ce:	3718      	adds	r7, #24
 80153d0:	46bd      	mov	sp, r7
 80153d2:	bd80      	pop	{r7, pc}
 80153d4:	08015465 	.word	0x08015465
 80153d8:	24048e7c 	.word	0x24048e7c

080153dc <lwip_poll_should_wake>:
 * Check whether event_callback should wake up a thread waiting in
 * lwip_poll.
 */
static int
lwip_poll_should_wake(const struct lwip_select_cb *scb, int fd, int has_recvevent, int has_sendevent, int has_errevent)
{
 80153dc:	b480      	push	{r7}
 80153de:	b087      	sub	sp, #28
 80153e0:	af00      	add	r7, sp, #0
 80153e2:	60f8      	str	r0, [r7, #12]
 80153e4:	60b9      	str	r1, [r7, #8]
 80153e6:	607a      	str	r2, [r7, #4]
 80153e8:	603b      	str	r3, [r7, #0]
  nfds_t fdi;
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 80153ea:	2300      	movs	r3, #0
 80153ec:	617b      	str	r3, [r7, #20]
 80153ee:	e02c      	b.n	801544a <lwip_poll_should_wake+0x6e>
    const struct pollfd *pollfd = &scb->poll_fds[fdi];
 80153f0:	68fb      	ldr	r3, [r7, #12]
 80153f2:	695a      	ldr	r2, [r3, #20]
 80153f4:	697b      	ldr	r3, [r7, #20]
 80153f6:	00db      	lsls	r3, r3, #3
 80153f8:	4413      	add	r3, r2
 80153fa:	613b      	str	r3, [r7, #16]
    if (pollfd->fd == fd) {
 80153fc:	693b      	ldr	r3, [r7, #16]
 80153fe:	681b      	ldr	r3, [r3, #0]
 8015400:	68ba      	ldr	r2, [r7, #8]
 8015402:	429a      	cmp	r2, r3
 8015404:	d11e      	bne.n	8015444 <lwip_poll_should_wake+0x68>
      /* Do not update pollfd->revents right here;
         that would be a data race because lwip_pollscan
         accesses revents without protecting. */
      if (has_recvevent && (pollfd->events & POLLIN) != 0) {
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	2b00      	cmp	r3, #0
 801540a:	d009      	beq.n	8015420 <lwip_poll_should_wake+0x44>
 801540c:	693b      	ldr	r3, [r7, #16]
 801540e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8015412:	b29b      	uxth	r3, r3
 8015414:	f003 0301 	and.w	r3, r3, #1
 8015418:	2b00      	cmp	r3, #0
 801541a:	d001      	beq.n	8015420 <lwip_poll_should_wake+0x44>
        return 1;
 801541c:	2301      	movs	r3, #1
 801541e:	e01a      	b.n	8015456 <lwip_poll_should_wake+0x7a>
      }
      if (has_sendevent && (pollfd->events & POLLOUT) != 0) {
 8015420:	683b      	ldr	r3, [r7, #0]
 8015422:	2b00      	cmp	r3, #0
 8015424:	d009      	beq.n	801543a <lwip_poll_should_wake+0x5e>
 8015426:	693b      	ldr	r3, [r7, #16]
 8015428:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801542c:	b29b      	uxth	r3, r3
 801542e:	f003 0302 	and.w	r3, r3, #2
 8015432:	2b00      	cmp	r3, #0
 8015434:	d001      	beq.n	801543a <lwip_poll_should_wake+0x5e>
        return 1;
 8015436:	2301      	movs	r3, #1
 8015438:	e00d      	b.n	8015456 <lwip_poll_should_wake+0x7a>
      }
      if (has_errevent) {
 801543a:	6a3b      	ldr	r3, [r7, #32]
 801543c:	2b00      	cmp	r3, #0
 801543e:	d001      	beq.n	8015444 <lwip_poll_should_wake+0x68>
        /* POLLERR is output only. */
        return 1;
 8015440:	2301      	movs	r3, #1
 8015442:	e008      	b.n	8015456 <lwip_poll_should_wake+0x7a>
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 8015444:	697b      	ldr	r3, [r7, #20]
 8015446:	3301      	adds	r3, #1
 8015448:	617b      	str	r3, [r7, #20]
 801544a:	68fb      	ldr	r3, [r7, #12]
 801544c:	699b      	ldr	r3, [r3, #24]
 801544e:	697a      	ldr	r2, [r7, #20]
 8015450:	429a      	cmp	r2, r3
 8015452:	d3cd      	bcc.n	80153f0 <lwip_poll_should_wake+0x14>
      }
    }
  }
  return 0;
 8015454:	2300      	movs	r3, #0
}
 8015456:	4618      	mov	r0, r3
 8015458:	371c      	adds	r7, #28
 801545a:	46bd      	mov	sp, r7
 801545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015460:	4770      	bx	lr
	...

08015464 <event_callback>:
 *   NETCONN_EVT_ERROR
 * This requirement will be asserted in select_check_waiters()
 */
static void
event_callback(struct netconn *conn, enum netconn_evt evt, u16_t len)
{
 8015464:	b580      	push	{r7, lr}
 8015466:	b08a      	sub	sp, #40	; 0x28
 8015468:	af00      	add	r7, sp, #0
 801546a:	6078      	str	r0, [r7, #4]
 801546c:	460b      	mov	r3, r1
 801546e:	70fb      	strb	r3, [r7, #3]
 8015470:	4613      	mov	r3, r2
 8015472:	803b      	strh	r3, [r7, #0]
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_UNUSED_ARG(len);

  /* Get socket */
  if (conn) {
 8015474:	687b      	ldr	r3, [r7, #4]
 8015476:	2b00      	cmp	r3, #0
 8015478:	f000 80a4 	beq.w	80155c4 <event_callback+0x160>
    s = conn->socket;
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	699b      	ldr	r3, [r3, #24]
 8015480:	627b      	str	r3, [r7, #36]	; 0x24
    if (s < 0) {
 8015482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015484:	2b00      	cmp	r3, #0
 8015486:	da18      	bge.n	80154ba <event_callback+0x56>
      /* Data comes in right away after an accept, even though
       * the server task might not have created a new socket yet.
       * Just count down (or up) if that's the case and we
       * will use the data later. Note that only receive events
       * can happen before the new socket is set up. */
      SYS_ARCH_PROTECT(lev);
 8015488:	f000 fbb6 	bl	8015bf8 <sys_arch_protect>
 801548c:	61f8      	str	r0, [r7, #28]
      if (conn->socket < 0) {
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	699b      	ldr	r3, [r3, #24]
 8015492:	2b00      	cmp	r3, #0
 8015494:	da0b      	bge.n	80154ae <event_callback+0x4a>
        if (evt == NETCONN_EVT_RCVPLUS) {
 8015496:	78fb      	ldrb	r3, [r7, #3]
 8015498:	2b00      	cmp	r3, #0
 801549a:	d104      	bne.n	80154a6 <event_callback+0x42>
          /* conn->socket is -1 on initialization
             lwip_accept adjusts sock->recvevent if conn->socket < -1 */
          conn->socket--;
 801549c:	687b      	ldr	r3, [r7, #4]
 801549e:	699b      	ldr	r3, [r3, #24]
 80154a0:	1e5a      	subs	r2, r3, #1
 80154a2:	687b      	ldr	r3, [r7, #4]
 80154a4:	619a      	str	r2, [r3, #24]
        }
        SYS_ARCH_UNPROTECT(lev);
 80154a6:	69f8      	ldr	r0, [r7, #28]
 80154a8:	f000 fbb4 	bl	8015c14 <sys_arch_unprotect>
        return;
 80154ac:	e08d      	b.n	80155ca <event_callback+0x166>
      }
      s = conn->socket;
 80154ae:	687b      	ldr	r3, [r7, #4]
 80154b0:	699b      	ldr	r3, [r3, #24]
 80154b2:	627b      	str	r3, [r7, #36]	; 0x24
      SYS_ARCH_UNPROTECT(lev);
 80154b4:	69f8      	ldr	r0, [r7, #28]
 80154b6:	f000 fbad 	bl	8015c14 <sys_arch_unprotect>
    }

    sock = get_socket(s);
 80154ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80154bc:	f7ff f93e 	bl	801473c <get_socket>
 80154c0:	61b8      	str	r0, [r7, #24]
    if (!sock) {
 80154c2:	69bb      	ldr	r3, [r7, #24]
 80154c4:	2b00      	cmp	r3, #0
 80154c6:	d07f      	beq.n	80155c8 <event_callback+0x164>
    }
  } else {
    return;
  }

  check_waiters = 1;
 80154c8:	2301      	movs	r3, #1
 80154ca:	623b      	str	r3, [r7, #32]
  SYS_ARCH_PROTECT(lev);
 80154cc:	f000 fb94 	bl	8015bf8 <sys_arch_protect>
 80154d0:	61f8      	str	r0, [r7, #28]
  /* Set event as required */
  switch (evt) {
 80154d2:	78fb      	ldrb	r3, [r7, #3]
 80154d4:	2b04      	cmp	r3, #4
 80154d6:	d83e      	bhi.n	8015556 <event_callback+0xf2>
 80154d8:	a201      	add	r2, pc, #4	; (adr r2, 80154e0 <event_callback+0x7c>)
 80154da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80154de:	bf00      	nop
 80154e0:	080154f5 	.word	0x080154f5
 80154e4:	08015517 	.word	0x08015517
 80154e8:	0801552f 	.word	0x0801552f
 80154ec:	08015543 	.word	0x08015543
 80154f0:	0801554f 	.word	0x0801554f
    case NETCONN_EVT_RCVPLUS:
      sock->rcvevent++;
 80154f4:	69bb      	ldr	r3, [r7, #24]
 80154f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80154fa:	b29b      	uxth	r3, r3
 80154fc:	3301      	adds	r3, #1
 80154fe:	b29b      	uxth	r3, r3
 8015500:	b21a      	sxth	r2, r3
 8015502:	69bb      	ldr	r3, [r7, #24]
 8015504:	811a      	strh	r2, [r3, #8]
      if (sock->rcvevent > 1) {
 8015506:	69bb      	ldr	r3, [r7, #24]
 8015508:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 801550c:	2b01      	cmp	r3, #1
 801550e:	dd2a      	ble.n	8015566 <event_callback+0x102>
        check_waiters = 0;
 8015510:	2300      	movs	r3, #0
 8015512:	623b      	str	r3, [r7, #32]
      }
      break;
 8015514:	e027      	b.n	8015566 <event_callback+0x102>
    case NETCONN_EVT_RCVMINUS:
      sock->rcvevent--;
 8015516:	69bb      	ldr	r3, [r7, #24]
 8015518:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 801551c:	b29b      	uxth	r3, r3
 801551e:	3b01      	subs	r3, #1
 8015520:	b29b      	uxth	r3, r3
 8015522:	b21a      	sxth	r2, r3
 8015524:	69bb      	ldr	r3, [r7, #24]
 8015526:	811a      	strh	r2, [r3, #8]
      check_waiters = 0;
 8015528:	2300      	movs	r3, #0
 801552a:	623b      	str	r3, [r7, #32]
      break;
 801552c:	e01c      	b.n	8015568 <event_callback+0x104>
    case NETCONN_EVT_SENDPLUS:
      if (sock->sendevent) {
 801552e:	69bb      	ldr	r3, [r7, #24]
 8015530:	895b      	ldrh	r3, [r3, #10]
 8015532:	2b00      	cmp	r3, #0
 8015534:	d001      	beq.n	801553a <event_callback+0xd6>
        check_waiters = 0;
 8015536:	2300      	movs	r3, #0
 8015538:	623b      	str	r3, [r7, #32]
      }
      sock->sendevent = 1;
 801553a:	69bb      	ldr	r3, [r7, #24]
 801553c:	2201      	movs	r2, #1
 801553e:	815a      	strh	r2, [r3, #10]
      break;
 8015540:	e012      	b.n	8015568 <event_callback+0x104>
    case NETCONN_EVT_SENDMINUS:
      sock->sendevent = 0;
 8015542:	69bb      	ldr	r3, [r7, #24]
 8015544:	2200      	movs	r2, #0
 8015546:	815a      	strh	r2, [r3, #10]
      check_waiters = 0;
 8015548:	2300      	movs	r3, #0
 801554a:	623b      	str	r3, [r7, #32]
      break;
 801554c:	e00c      	b.n	8015568 <event_callback+0x104>
    case NETCONN_EVT_ERROR:
      sock->errevent = 1;
 801554e:	69bb      	ldr	r3, [r7, #24]
 8015550:	2201      	movs	r2, #1
 8015552:	819a      	strh	r2, [r3, #12]
      break;
 8015554:	e008      	b.n	8015568 <event_callback+0x104>
    default:
      LWIP_ASSERT("unknown event", 0);
 8015556:	4b1e      	ldr	r3, [pc, #120]	; (80155d0 <event_callback+0x16c>)
 8015558:	f44f 621f 	mov.w	r2, #2544	; 0x9f0
 801555c:	491d      	ldr	r1, [pc, #116]	; (80155d4 <event_callback+0x170>)
 801555e:	481e      	ldr	r0, [pc, #120]	; (80155d8 <event_callback+0x174>)
 8015560:	f00b fdee 	bl	8021140 <iprintf>
      break;
 8015564:	e000      	b.n	8015568 <event_callback+0x104>
      break;
 8015566:	bf00      	nop
  }

  if (sock->select_waiting && check_waiters) {
 8015568:	69bb      	ldr	r3, [r7, #24]
 801556a:	7b9b      	ldrb	r3, [r3, #14]
 801556c:	2b00      	cmp	r3, #0
 801556e:	d025      	beq.n	80155bc <event_callback+0x158>
 8015570:	6a3b      	ldr	r3, [r7, #32]
 8015572:	2b00      	cmp	r3, #0
 8015574:	d022      	beq.n	80155bc <event_callback+0x158>
    /* Save which events are active */
    int has_recvevent, has_sendevent, has_errevent;
    has_recvevent = sock->rcvevent > 0;
 8015576:	69bb      	ldr	r3, [r7, #24]
 8015578:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 801557c:	2b00      	cmp	r3, #0
 801557e:	bfcc      	ite	gt
 8015580:	2301      	movgt	r3, #1
 8015582:	2300      	movle	r3, #0
 8015584:	b2db      	uxtb	r3, r3
 8015586:	617b      	str	r3, [r7, #20]
    has_sendevent = sock->sendevent != 0;
 8015588:	69bb      	ldr	r3, [r7, #24]
 801558a:	895b      	ldrh	r3, [r3, #10]
 801558c:	2b00      	cmp	r3, #0
 801558e:	bf14      	ite	ne
 8015590:	2301      	movne	r3, #1
 8015592:	2300      	moveq	r3, #0
 8015594:	b2db      	uxtb	r3, r3
 8015596:	613b      	str	r3, [r7, #16]
    has_errevent = sock->errevent != 0;
 8015598:	69bb      	ldr	r3, [r7, #24]
 801559a:	899b      	ldrh	r3, [r3, #12]
 801559c:	2b00      	cmp	r3, #0
 801559e:	bf14      	ite	ne
 80155a0:	2301      	movne	r3, #1
 80155a2:	2300      	moveq	r3, #0
 80155a4:	b2db      	uxtb	r3, r3
 80155a6:	60fb      	str	r3, [r7, #12]
    SYS_ARCH_UNPROTECT(lev);
 80155a8:	69f8      	ldr	r0, [r7, #28]
 80155aa:	f000 fb33 	bl	8015c14 <sys_arch_unprotect>
    /* Check any select calls waiting on this socket */
    select_check_waiters(s, has_recvevent, has_sendevent, has_errevent);
 80155ae:	68fb      	ldr	r3, [r7, #12]
 80155b0:	693a      	ldr	r2, [r7, #16]
 80155b2:	6979      	ldr	r1, [r7, #20]
 80155b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80155b6:	f000 f811 	bl	80155dc <select_check_waiters>
  if (sock->select_waiting && check_waiters) {
 80155ba:	e006      	b.n	80155ca <event_callback+0x166>
  } else {
    SYS_ARCH_UNPROTECT(lev);
 80155bc:	69f8      	ldr	r0, [r7, #28]
 80155be:	f000 fb29 	bl	8015c14 <sys_arch_unprotect>
 80155c2:	e002      	b.n	80155ca <event_callback+0x166>
    return;
 80155c4:	bf00      	nop
 80155c6:	e000      	b.n	80155ca <event_callback+0x166>
      return;
 80155c8:	bf00      	nop
  }
  done_socket(sock);
}
 80155ca:	3728      	adds	r7, #40	; 0x28
 80155cc:	46bd      	mov	sp, r7
 80155ce:	bd80      	pop	{r7, pc}
 80155d0:	080250f0 	.word	0x080250f0
 80155d4:	0802548c 	.word	0x0802548c
 80155d8:	08025164 	.word	0x08025164

080155dc <select_check_waiters>:
 * of the loop, thus creating a possibility where a thread could modify the
 * select_cb_list during our UNPROTECT/PROTECT. We use a generational counter to
 * detect this change and restart the list walk. The list is expected to be small
 */
static void select_check_waiters(int s, int has_recvevent, int has_sendevent, int has_errevent)
{
 80155dc:	b580      	push	{r7, lr}
 80155de:	b088      	sub	sp, #32
 80155e0:	af02      	add	r7, sp, #8
 80155e2:	60f8      	str	r0, [r7, #12]
 80155e4:	60b9      	str	r1, [r7, #8]
 80155e6:	607a      	str	r2, [r7, #4]
 80155e8:	603b      	str	r3, [r7, #0]
  SYS_ARCH_PROTECT(lev);
again:
  /* remember the state of select_cb_list to detect changes */
  last_select_cb_ctr = select_cb_ctr;
#endif /* !LWIP_TCPIP_CORE_LOCKING */
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 80155ea:	4b3d      	ldr	r3, [pc, #244]	; (80156e0 <select_check_waiters+0x104>)
 80155ec:	681b      	ldr	r3, [r3, #0]
 80155ee:	617b      	str	r3, [r7, #20]
 80155f0:	e06f      	b.n	80156d2 <select_check_waiters+0xf6>
    if (scb->sem_signalled == 0) {
 80155f2:	697b      	ldr	r3, [r7, #20]
 80155f4:	69db      	ldr	r3, [r3, #28]
 80155f6:	2b00      	cmp	r3, #0
 80155f8:	d168      	bne.n	80156cc <select_check_waiters+0xf0>
      /* semaphore not signalled yet */
      int do_signal = 0;
 80155fa:	2300      	movs	r3, #0
 80155fc:	613b      	str	r3, [r7, #16]
#if LWIP_SOCKET_POLL
      if (scb->poll_fds != NULL) {
 80155fe:	697b      	ldr	r3, [r7, #20]
 8015600:	695b      	ldr	r3, [r3, #20]
 8015602:	2b00      	cmp	r3, #0
 8015604:	d009      	beq.n	801561a <select_check_waiters+0x3e>
        do_signal = lwip_poll_should_wake(scb, s, has_recvevent, has_sendevent, has_errevent);
 8015606:	683b      	ldr	r3, [r7, #0]
 8015608:	9300      	str	r3, [sp, #0]
 801560a:	687b      	ldr	r3, [r7, #4]
 801560c:	68ba      	ldr	r2, [r7, #8]
 801560e:	68f9      	ldr	r1, [r7, #12]
 8015610:	6978      	ldr	r0, [r7, #20]
 8015612:	f7ff fee3 	bl	80153dc <lwip_poll_should_wake>
 8015616:	6138      	str	r0, [r7, #16]
 8015618:	e04d      	b.n	80156b6 <select_check_waiters+0xda>
      else
#endif /* LWIP_SOCKET_SELECT && LWIP_SOCKET_POLL */
#if LWIP_SOCKET_SELECT
      {
        /* Test this select call for our socket */
        if (has_recvevent) {
 801561a:	68bb      	ldr	r3, [r7, #8]
 801561c:	2b00      	cmp	r3, #0
 801561e:	d014      	beq.n	801564a <select_check_waiters+0x6e>
          if (scb->readset && FD_ISSET(s, scb->readset)) {
 8015620:	697b      	ldr	r3, [r7, #20]
 8015622:	689b      	ldr	r3, [r3, #8]
 8015624:	2b00      	cmp	r3, #0
 8015626:	d010      	beq.n	801564a <select_check_waiters+0x6e>
 8015628:	697b      	ldr	r3, [r7, #20]
 801562a:	689b      	ldr	r3, [r3, #8]
 801562c:	68fa      	ldr	r2, [r7, #12]
 801562e:	0952      	lsrs	r2, r2, #5
 8015630:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015634:	68fa      	ldr	r2, [r7, #12]
 8015636:	f002 021f 	and.w	r2, r2, #31
 801563a:	2101      	movs	r1, #1
 801563c:	fa01 f202 	lsl.w	r2, r1, r2
 8015640:	4013      	ands	r3, r2
 8015642:	2b00      	cmp	r3, #0
 8015644:	d001      	beq.n	801564a <select_check_waiters+0x6e>
            do_signal = 1;
 8015646:	2301      	movs	r3, #1
 8015648:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_sendevent) {
 801564a:	687b      	ldr	r3, [r7, #4]
 801564c:	2b00      	cmp	r3, #0
 801564e:	d017      	beq.n	8015680 <select_check_waiters+0xa4>
          if (!do_signal && scb->writeset && FD_ISSET(s, scb->writeset)) {
 8015650:	693b      	ldr	r3, [r7, #16]
 8015652:	2b00      	cmp	r3, #0
 8015654:	d114      	bne.n	8015680 <select_check_waiters+0xa4>
 8015656:	697b      	ldr	r3, [r7, #20]
 8015658:	68db      	ldr	r3, [r3, #12]
 801565a:	2b00      	cmp	r3, #0
 801565c:	d010      	beq.n	8015680 <select_check_waiters+0xa4>
 801565e:	697b      	ldr	r3, [r7, #20]
 8015660:	68db      	ldr	r3, [r3, #12]
 8015662:	68fa      	ldr	r2, [r7, #12]
 8015664:	0952      	lsrs	r2, r2, #5
 8015666:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801566a:	68fa      	ldr	r2, [r7, #12]
 801566c:	f002 021f 	and.w	r2, r2, #31
 8015670:	2101      	movs	r1, #1
 8015672:	fa01 f202 	lsl.w	r2, r1, r2
 8015676:	4013      	ands	r3, r2
 8015678:	2b00      	cmp	r3, #0
 801567a:	d001      	beq.n	8015680 <select_check_waiters+0xa4>
            do_signal = 1;
 801567c:	2301      	movs	r3, #1
 801567e:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_errevent) {
 8015680:	683b      	ldr	r3, [r7, #0]
 8015682:	2b00      	cmp	r3, #0
 8015684:	d017      	beq.n	80156b6 <select_check_waiters+0xda>
          if (!do_signal && scb->exceptset && FD_ISSET(s, scb->exceptset)) {
 8015686:	693b      	ldr	r3, [r7, #16]
 8015688:	2b00      	cmp	r3, #0
 801568a:	d114      	bne.n	80156b6 <select_check_waiters+0xda>
 801568c:	697b      	ldr	r3, [r7, #20]
 801568e:	691b      	ldr	r3, [r3, #16]
 8015690:	2b00      	cmp	r3, #0
 8015692:	d010      	beq.n	80156b6 <select_check_waiters+0xda>
 8015694:	697b      	ldr	r3, [r7, #20]
 8015696:	691b      	ldr	r3, [r3, #16]
 8015698:	68fa      	ldr	r2, [r7, #12]
 801569a:	0952      	lsrs	r2, r2, #5
 801569c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80156a0:	68fa      	ldr	r2, [r7, #12]
 80156a2:	f002 021f 	and.w	r2, r2, #31
 80156a6:	2101      	movs	r1, #1
 80156a8:	fa01 f202 	lsl.w	r2, r1, r2
 80156ac:	4013      	ands	r3, r2
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d001      	beq.n	80156b6 <select_check_waiters+0xda>
            do_signal = 1;
 80156b2:	2301      	movs	r3, #1
 80156b4:	613b      	str	r3, [r7, #16]
          }
        }
      }
#endif /* LWIP_SOCKET_SELECT */
      if (do_signal) {
 80156b6:	693b      	ldr	r3, [r7, #16]
 80156b8:	2b00      	cmp	r3, #0
 80156ba:	d007      	beq.n	80156cc <select_check_waiters+0xf0>
        scb->sem_signalled = 1;
 80156bc:	697b      	ldr	r3, [r7, #20]
 80156be:	2201      	movs	r2, #1
 80156c0:	61da      	str	r2, [r3, #28]
        /* For !LWIP_TCPIP_CORE_LOCKING, we don't call SYS_ARCH_UNPROTECT() before signaling
           the semaphore, as this might lead to the select thread taking itself off the list,
           invalidating the semaphore. */
        sys_sem_signal(SELECT_SEM_PTR(scb->sem));
 80156c2:	697b      	ldr	r3, [r7, #20]
 80156c4:	3320      	adds	r3, #32
 80156c6:	4618      	mov	r0, r3
 80156c8:	f000 f9f2 	bl	8015ab0 <sys_sem_signal>
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 80156cc:	697b      	ldr	r3, [r7, #20]
 80156ce:	681b      	ldr	r3, [r3, #0]
 80156d0:	617b      	str	r3, [r7, #20]
 80156d2:	697b      	ldr	r3, [r7, #20]
 80156d4:	2b00      	cmp	r3, #0
 80156d6:	d18c      	bne.n	80155f2 <select_check_waiters+0x16>
    /* remember the state of select_cb_list to detect changes */
    last_select_cb_ctr = select_cb_ctr;
  }
  SYS_ARCH_UNPROTECT(lev);
#endif
}
 80156d8:	bf00      	nop
 80156da:	3718      	adds	r7, #24
 80156dc:	46bd      	mov	sp, r7
 80156de:	bd80      	pop	{r7, pc}
 80156e0:	2404075c 	.word	0x2404075c

080156e4 <lwip_fcntl>:
 * The flag O_NONBLOCK and access modes are supported for F_GETFL, only
 * the flag O_NONBLOCK is implemented for F_SETFL.
 */
int
lwip_fcntl(int s, int cmd, int val)
{
 80156e4:	b580      	push	{r7, lr}
 80156e6:	b08c      	sub	sp, #48	; 0x30
 80156e8:	af00      	add	r7, sp, #0
 80156ea:	60f8      	str	r0, [r7, #12]
 80156ec:	60b9      	str	r1, [r7, #8]
 80156ee:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock = get_socket(s);
 80156f0:	68f8      	ldr	r0, [r7, #12]
 80156f2:	f7ff f823 	bl	801473c <get_socket>
 80156f6:	6278      	str	r0, [r7, #36]	; 0x24
  int ret = -1;
 80156f8:	f04f 33ff 	mov.w	r3, #4294967295
 80156fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  int op_mode = 0;
 80156fe:	2300      	movs	r3, #0
 8015700:	62bb      	str	r3, [r7, #40]	; 0x28

  if (!sock) {
 8015702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015704:	2b00      	cmp	r3, #0
 8015706:	d102      	bne.n	801570e <lwip_fcntl+0x2a>
    return -1;
 8015708:	f04f 33ff 	mov.w	r3, #4294967295
 801570c:	e08a      	b.n	8015824 <lwip_fcntl+0x140>
  }

  switch (cmd) {
 801570e:	68bb      	ldr	r3, [r7, #8]
 8015710:	2b03      	cmp	r3, #3
 8015712:	d002      	beq.n	801571a <lwip_fcntl+0x36>
 8015714:	2b04      	cmp	r3, #4
 8015716:	d043      	beq.n	80157a0 <lwip_fcntl+0xbc>
 8015718:	e077      	b.n	801580a <lwip_fcntl+0x126>
    case F_GETFL:
      ret = netconn_is_nonblocking(sock->conn) ? O_NONBLOCK : 0;
 801571a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801571c:	681b      	ldr	r3, [r3, #0]
 801571e:	7f1b      	ldrb	r3, [r3, #28]
 8015720:	105b      	asrs	r3, r3, #1
 8015722:	f003 0301 	and.w	r3, r3, #1
 8015726:	62fb      	str	r3, [r7, #44]	; 0x2c
      sock_set_errno(sock, 0);
 8015728:	2300      	movs	r3, #0
 801572a:	61bb      	str	r3, [r7, #24]
 801572c:	69bb      	ldr	r3, [r7, #24]
 801572e:	2b00      	cmp	r3, #0
 8015730:	d002      	beq.n	8015738 <lwip_fcntl+0x54>
 8015732:	4a3e      	ldr	r2, [pc, #248]	; (801582c <lwip_fcntl+0x148>)
 8015734:	69bb      	ldr	r3, [r7, #24]
 8015736:	6013      	str	r3, [r2, #0]

      if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 8015738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801573a:	681b      	ldr	r3, [r3, #0]
 801573c:	781b      	ldrb	r3, [r3, #0]
 801573e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8015742:	2b10      	cmp	r3, #16
 8015744:	d123      	bne.n	801578e <lwip_fcntl+0xaa>
#if LWIP_TCPIP_CORE_LOCKING
        LOCK_TCPIP_CORE();
 8015746:	483a      	ldr	r0, [pc, #232]	; (8015830 <lwip_fcntl+0x14c>)
 8015748:	f000 fa14 	bl	8015b74 <sys_mutex_lock>
        /* the proper thing to do here would be to get into the tcpip_thread,
           but locking should be OK as well since we only *read* some flags */
        SYS_ARCH_PROTECT(lev);
#endif
#if LWIP_TCP
        if (sock->conn->pcb.tcp) {
 801574c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801574e:	681b      	ldr	r3, [r3, #0]
 8015750:	685b      	ldr	r3, [r3, #4]
 8015752:	2b00      	cmp	r3, #0
 8015754:	d017      	beq.n	8015786 <lwip_fcntl+0xa2>
          if (!(sock->conn->pcb.tcp->flags & TF_RXCLOSED)) {
 8015756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015758:	681b      	ldr	r3, [r3, #0]
 801575a:	685b      	ldr	r3, [r3, #4]
 801575c:	8b5b      	ldrh	r3, [r3, #26]
 801575e:	f003 0310 	and.w	r3, r3, #16
 8015762:	2b00      	cmp	r3, #0
 8015764:	d103      	bne.n	801576e <lwip_fcntl+0x8a>
            op_mode |= O_RDONLY;
 8015766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015768:	f043 0302 	orr.w	r3, r3, #2
 801576c:	62bb      	str	r3, [r7, #40]	; 0x28
          }
          if (!(sock->conn->pcb.tcp->flags & TF_FIN)) {
 801576e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015770:	681b      	ldr	r3, [r3, #0]
 8015772:	685b      	ldr	r3, [r3, #4]
 8015774:	8b5b      	ldrh	r3, [r3, #26]
 8015776:	f003 0320 	and.w	r3, r3, #32
 801577a:	2b00      	cmp	r3, #0
 801577c:	d103      	bne.n	8015786 <lwip_fcntl+0xa2>
            op_mode |= O_WRONLY;
 801577e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015780:	f043 0304 	orr.w	r3, r3, #4
 8015784:	62bb      	str	r3, [r7, #40]	; 0x28
          }
        }
#endif
#if LWIP_TCPIP_CORE_LOCKING
        UNLOCK_TCPIP_CORE();
 8015786:	482a      	ldr	r0, [pc, #168]	; (8015830 <lwip_fcntl+0x14c>)
 8015788:	f000 fa03 	bl	8015b92 <sys_mutex_unlock>
 801578c:	e003      	b.n	8015796 <lwip_fcntl+0xb2>
#else
        SYS_ARCH_UNPROTECT(lev);
#endif
      } else {
        op_mode |= O_RDWR;
 801578e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015790:	f043 0306 	orr.w	r3, r3, #6
 8015794:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* ensure O_RDWR for (O_RDONLY|O_WRONLY) != O_RDWR cases */
      ret |= (op_mode == (O_RDONLY | O_WRONLY)) ? O_RDWR : op_mode;
 8015796:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801579a:	4313      	orrs	r3, r2
 801579c:	62fb      	str	r3, [r7, #44]	; 0x2c

      break;
 801579e:	e040      	b.n	8015822 <lwip_fcntl+0x13e>
    case F_SETFL:
      /* Bits corresponding to the file access mode and the file creation flags [..] that are set in arg shall be ignored */
      val &= ~(O_RDONLY | O_WRONLY | O_RDWR);
 80157a0:	687b      	ldr	r3, [r7, #4]
 80157a2:	f023 0306 	bic.w	r3, r3, #6
 80157a6:	607b      	str	r3, [r7, #4]
      if ((val & ~O_NONBLOCK) == 0) {
 80157a8:	687b      	ldr	r3, [r7, #4]
 80157aa:	f023 0301 	bic.w	r3, r3, #1
 80157ae:	2b00      	cmp	r3, #0
 80157b0:	d122      	bne.n	80157f8 <lwip_fcntl+0x114>
        /* only O_NONBLOCK, all other bits are zero */
        netconn_set_nonblocking(sock->conn, val & O_NONBLOCK);
 80157b2:	687b      	ldr	r3, [r7, #4]
 80157b4:	f003 0301 	and.w	r3, r3, #1
 80157b8:	2b00      	cmp	r3, #0
 80157ba:	d009      	beq.n	80157d0 <lwip_fcntl+0xec>
 80157bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157be:	681b      	ldr	r3, [r3, #0]
 80157c0:	7f1a      	ldrb	r2, [r3, #28]
 80157c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157c4:	681b      	ldr	r3, [r3, #0]
 80157c6:	f042 0202 	orr.w	r2, r2, #2
 80157ca:	b2d2      	uxtb	r2, r2
 80157cc:	771a      	strb	r2, [r3, #28]
 80157ce:	e008      	b.n	80157e2 <lwip_fcntl+0xfe>
 80157d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157d2:	681b      	ldr	r3, [r3, #0]
 80157d4:	7f1a      	ldrb	r2, [r3, #28]
 80157d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157d8:	681b      	ldr	r3, [r3, #0]
 80157da:	f022 0202 	bic.w	r2, r2, #2
 80157de:	b2d2      	uxtb	r2, r2
 80157e0:	771a      	strb	r2, [r3, #28]
        ret = 0;
 80157e2:	2300      	movs	r3, #0
 80157e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        sock_set_errno(sock, 0);
 80157e6:	2300      	movs	r3, #0
 80157e8:	61fb      	str	r3, [r7, #28]
 80157ea:	69fb      	ldr	r3, [r7, #28]
 80157ec:	2b00      	cmp	r3, #0
 80157ee:	d015      	beq.n	801581c <lwip_fcntl+0x138>
 80157f0:	4a0e      	ldr	r2, [pc, #56]	; (801582c <lwip_fcntl+0x148>)
 80157f2:	69fb      	ldr	r3, [r7, #28]
 80157f4:	6013      	str	r3, [r2, #0]
      } else {
        sock_set_errno(sock, ENOSYS); /* not yet implemented */
      }
      break;
 80157f6:	e011      	b.n	801581c <lwip_fcntl+0x138>
        sock_set_errno(sock, ENOSYS); /* not yet implemented */
 80157f8:	2326      	movs	r3, #38	; 0x26
 80157fa:	623b      	str	r3, [r7, #32]
 80157fc:	6a3b      	ldr	r3, [r7, #32]
 80157fe:	2b00      	cmp	r3, #0
 8015800:	d00c      	beq.n	801581c <lwip_fcntl+0x138>
 8015802:	4a0a      	ldr	r2, [pc, #40]	; (801582c <lwip_fcntl+0x148>)
 8015804:	6a3b      	ldr	r3, [r7, #32]
 8015806:	6013      	str	r3, [r2, #0]
      break;
 8015808:	e008      	b.n	801581c <lwip_fcntl+0x138>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_fcntl(%d, UNIMPL: %d, %d)\n", s, cmd, val));
      sock_set_errno(sock, ENOSYS); /* not yet implemented */
 801580a:	2326      	movs	r3, #38	; 0x26
 801580c:	617b      	str	r3, [r7, #20]
 801580e:	697b      	ldr	r3, [r7, #20]
 8015810:	2b00      	cmp	r3, #0
 8015812:	d005      	beq.n	8015820 <lwip_fcntl+0x13c>
 8015814:	4a05      	ldr	r2, [pc, #20]	; (801582c <lwip_fcntl+0x148>)
 8015816:	697b      	ldr	r3, [r7, #20]
 8015818:	6013      	str	r3, [r2, #0]
      break;
 801581a:	e001      	b.n	8015820 <lwip_fcntl+0x13c>
      break;
 801581c:	bf00      	nop
 801581e:	e000      	b.n	8015822 <lwip_fcntl+0x13e>
      break;
 8015820:	bf00      	nop
  }
  done_socket(sock);
  return ret;
 8015822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8015824:	4618      	mov	r0, r3
 8015826:	3730      	adds	r7, #48	; 0x30
 8015828:	46bd      	mov	sp, r7
 801582a:	bd80      	pop	{r7, pc}
 801582c:	24048e7c 	.word	0x24048e7c
 8015830:	24048ea0 	.word	0x24048ea0

08015834 <lwip_inet_pton>:
  return ret;
}

int
lwip_inet_pton(int af, const char *src, void *dst)
{
 8015834:	b580      	push	{r7, lr}
 8015836:	b086      	sub	sp, #24
 8015838:	af00      	add	r7, sp, #0
 801583a:	60f8      	str	r0, [r7, #12]
 801583c:	60b9      	str	r1, [r7, #8]
 801583e:	607a      	str	r2, [r7, #4]
  int err;
  switch (af) {
 8015840:	68fb      	ldr	r3, [r7, #12]
 8015842:	2b02      	cmp	r3, #2
 8015844:	d105      	bne.n	8015852 <lwip_inet_pton+0x1e>
#if LWIP_IPV4
    case AF_INET:
      err = ip4addr_aton(src, (ip4_addr_t *)dst);
 8015846:	6879      	ldr	r1, [r7, #4]
 8015848:	68b8      	ldr	r0, [r7, #8]
 801584a:	f7fc f8b1 	bl	80119b0 <ip4addr_aton>
 801584e:	6178      	str	r0, [r7, #20]
      break;
 8015850:	e006      	b.n	8015860 <lwip_inet_pton+0x2c>
      }
      break;
    }
#endif
    default:
      err = -1;
 8015852:	f04f 33ff 	mov.w	r3, #4294967295
 8015856:	617b      	str	r3, [r7, #20]
      set_errno(EAFNOSUPPORT);
 8015858:	4b04      	ldr	r3, [pc, #16]	; (801586c <lwip_inet_pton+0x38>)
 801585a:	2261      	movs	r2, #97	; 0x61
 801585c:	601a      	str	r2, [r3, #0]
      break;
 801585e:	bf00      	nop
  }
  return err;
 8015860:	697b      	ldr	r3, [r7, #20]
}
 8015862:	4618      	mov	r0, r3
 8015864:	3718      	adds	r7, #24
 8015866:	46bd      	mov	sp, r7
 8015868:	bd80      	pop	{r7, pc}
 801586a:	bf00      	nop
 801586c:	24048e7c 	.word	0x24048e7c

08015870 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8015870:	b580      	push	{r7, lr}
 8015872:	b086      	sub	sp, #24
 8015874:	af00      	add	r7, sp, #0
 8015876:	6078      	str	r0, [r7, #4]
 8015878:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801587a:	683b      	ldr	r3, [r7, #0]
 801587c:	60bb      	str	r3, [r7, #8]
 801587e:	2304      	movs	r3, #4
 8015880:	60fb      	str	r3, [r7, #12]
 8015882:	2300      	movs	r3, #0
 8015884:	613b      	str	r3, [r7, #16]
 8015886:	2300      	movs	r3, #0
 8015888:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801588a:	f107 0308 	add.w	r3, r7, #8
 801588e:	2100      	movs	r1, #0
 8015890:	4618      	mov	r0, r3
 8015892:	f7f5 fb38 	bl	800af06 <osMessageCreate>
 8015896:	4602      	mov	r2, r0
 8015898:	687b      	ldr	r3, [r7, #4]
 801589a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	681b      	ldr	r3, [r3, #0]
 80158a0:	2b00      	cmp	r3, #0
 80158a2:	d102      	bne.n	80158aa <sys_mbox_new+0x3a>
    return ERR_MEM;
 80158a4:	f04f 33ff 	mov.w	r3, #4294967295
 80158a8:	e000      	b.n	80158ac <sys_mbox_new+0x3c>

  return ERR_OK;
 80158aa:	2300      	movs	r3, #0
}
 80158ac:	4618      	mov	r0, r3
 80158ae:	3718      	adds	r7, #24
 80158b0:	46bd      	mov	sp, r7
 80158b2:	bd80      	pop	{r7, pc}

080158b4 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 80158b4:	b580      	push	{r7, lr}
 80158b6:	b082      	sub	sp, #8
 80158b8:	af00      	add	r7, sp, #0
 80158ba:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 80158bc:	687b      	ldr	r3, [r7, #4]
 80158be:	681b      	ldr	r3, [r3, #0]
 80158c0:	4618      	mov	r0, r3
 80158c2:	f7f5 fbfd 	bl	800b0c0 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 80158c6:	687b      	ldr	r3, [r7, #4]
 80158c8:	681b      	ldr	r3, [r3, #0]
 80158ca:	4618      	mov	r0, r3
 80158cc:	f7f5 fc0e 	bl	800b0ec <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 80158d0:	bf00      	nop
 80158d2:	3708      	adds	r7, #8
 80158d4:	46bd      	mov	sp, r7
 80158d6:	bd80      	pop	{r7, pc}

080158d8 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 80158d8:	b580      	push	{r7, lr}
 80158da:	b084      	sub	sp, #16
 80158dc:	af00      	add	r7, sp, #0
 80158de:	6078      	str	r0, [r7, #4]
 80158e0:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 80158e2:	687b      	ldr	r3, [r7, #4]
 80158e4:	681b      	ldr	r3, [r3, #0]
 80158e6:	6839      	ldr	r1, [r7, #0]
 80158e8:	2200      	movs	r2, #0
 80158ea:	4618      	mov	r0, r3
 80158ec:	f7f5 fb34 	bl	800af58 <osMessagePut>
 80158f0:	4603      	mov	r3, r0
 80158f2:	2b00      	cmp	r3, #0
 80158f4:	d102      	bne.n	80158fc <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 80158f6:	2300      	movs	r3, #0
 80158f8:	73fb      	strb	r3, [r7, #15]
 80158fa:	e001      	b.n	8015900 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 80158fc:	23ff      	movs	r3, #255	; 0xff
 80158fe:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8015900:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015904:	4618      	mov	r0, r3
 8015906:	3710      	adds	r7, #16
 8015908:	46bd      	mov	sp, r7
 801590a:	bd80      	pop	{r7, pc}

0801590c <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801590c:	b580      	push	{r7, lr}
 801590e:	b08c      	sub	sp, #48	; 0x30
 8015910:	af00      	add	r7, sp, #0
 8015912:	61f8      	str	r0, [r7, #28]
 8015914:	61b9      	str	r1, [r7, #24]
 8015916:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8015918:	f7f5 f91d 	bl	800ab56 <osKernelSysTick>
 801591c:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801591e:	697b      	ldr	r3, [r7, #20]
 8015920:	2b00      	cmp	r3, #0
 8015922:	d017      	beq.n	8015954 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8015924:	69fb      	ldr	r3, [r7, #28]
 8015926:	6819      	ldr	r1, [r3, #0]
 8015928:	f107 0320 	add.w	r3, r7, #32
 801592c:	697a      	ldr	r2, [r7, #20]
 801592e:	4618      	mov	r0, r3
 8015930:	f7f5 fb52 	bl	800afd8 <osMessageGet>

    if(event.status == osEventMessage)
 8015934:	6a3b      	ldr	r3, [r7, #32]
 8015936:	2b10      	cmp	r3, #16
 8015938:	d109      	bne.n	801594e <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801593a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801593c:	461a      	mov	r2, r3
 801593e:	69bb      	ldr	r3, [r7, #24]
 8015940:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 8015942:	f7f5 f908 	bl	800ab56 <osKernelSysTick>
 8015946:	4602      	mov	r2, r0
 8015948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801594a:	1ad3      	subs	r3, r2, r3
 801594c:	e019      	b.n	8015982 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801594e:	f04f 33ff 	mov.w	r3, #4294967295
 8015952:	e016      	b.n	8015982 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 8015954:	69fb      	ldr	r3, [r7, #28]
 8015956:	6819      	ldr	r1, [r3, #0]
 8015958:	463b      	mov	r3, r7
 801595a:	f04f 32ff 	mov.w	r2, #4294967295
 801595e:	4618      	mov	r0, r3
 8015960:	f7f5 fb3a 	bl	800afd8 <osMessageGet>
 8015964:	f107 0320 	add.w	r3, r7, #32
 8015968:	463a      	mov	r2, r7
 801596a:	ca07      	ldmia	r2, {r0, r1, r2}
 801596c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8015970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015972:	461a      	mov	r2, r3
 8015974:	69bb      	ldr	r3, [r7, #24]
 8015976:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8015978:	f7f5 f8ed 	bl	800ab56 <osKernelSysTick>
 801597c:	4602      	mov	r2, r0
 801597e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015980:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8015982:	4618      	mov	r0, r3
 8015984:	3730      	adds	r7, #48	; 0x30
 8015986:	46bd      	mov	sp, r7
 8015988:	bd80      	pop	{r7, pc}

0801598a <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801598a:	b580      	push	{r7, lr}
 801598c:	b086      	sub	sp, #24
 801598e:	af00      	add	r7, sp, #0
 8015990:	6078      	str	r0, [r7, #4]
 8015992:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 8015994:	687b      	ldr	r3, [r7, #4]
 8015996:	6819      	ldr	r1, [r3, #0]
 8015998:	f107 030c 	add.w	r3, r7, #12
 801599c:	2200      	movs	r2, #0
 801599e:	4618      	mov	r0, r3
 80159a0:	f7f5 fb1a 	bl	800afd8 <osMessageGet>

  if(event.status == osEventMessage)
 80159a4:	68fb      	ldr	r3, [r7, #12]
 80159a6:	2b10      	cmp	r3, #16
 80159a8:	d105      	bne.n	80159b6 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 80159aa:	693b      	ldr	r3, [r7, #16]
 80159ac:	461a      	mov	r2, r3
 80159ae:	683b      	ldr	r3, [r7, #0]
 80159b0:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 80159b2:	2300      	movs	r3, #0
 80159b4:	e001      	b.n	80159ba <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 80159b6:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 80159ba:	4618      	mov	r0, r3
 80159bc:	3718      	adds	r7, #24
 80159be:	46bd      	mov	sp, r7
 80159c0:	bd80      	pop	{r7, pc}

080159c2 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 80159c2:	b480      	push	{r7}
 80159c4:	b083      	sub	sp, #12
 80159c6:	af00      	add	r7, sp, #0
 80159c8:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 80159ca:	687b      	ldr	r3, [r7, #4]
 80159cc:	681b      	ldr	r3, [r3, #0]
 80159ce:	2b00      	cmp	r3, #0
 80159d0:	d101      	bne.n	80159d6 <sys_mbox_valid+0x14>
    return 0;
 80159d2:	2300      	movs	r3, #0
 80159d4:	e000      	b.n	80159d8 <sys_mbox_valid+0x16>
  else
    return 1;
 80159d6:	2301      	movs	r3, #1
}
 80159d8:	4618      	mov	r0, r3
 80159da:	370c      	adds	r7, #12
 80159dc:	46bd      	mov	sp, r7
 80159de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159e2:	4770      	bx	lr

080159e4 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 80159e4:	b480      	push	{r7}
 80159e6:	b083      	sub	sp, #12
 80159e8:	af00      	add	r7, sp, #0
 80159ea:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 80159ec:	687b      	ldr	r3, [r7, #4]
 80159ee:	2200      	movs	r2, #0
 80159f0:	601a      	str	r2, [r3, #0]
}
 80159f2:	bf00      	nop
 80159f4:	370c      	adds	r7, #12
 80159f6:	46bd      	mov	sp, r7
 80159f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159fc:	4770      	bx	lr

080159fe <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 80159fe:	b580      	push	{r7, lr}
 8015a00:	b084      	sub	sp, #16
 8015a02:	af00      	add	r7, sp, #0
 8015a04:	6078      	str	r0, [r7, #4]
 8015a06:	460b      	mov	r3, r1
 8015a08:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 8015a0a:	2300      	movs	r3, #0
 8015a0c:	60bb      	str	r3, [r7, #8]
 8015a0e:	2300      	movs	r3, #0
 8015a10:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 8015a12:	f107 0308 	add.w	r3, r7, #8
 8015a16:	2101      	movs	r1, #1
 8015a18:	4618      	mov	r0, r3
 8015a1a:	f7f5 f9a9 	bl	800ad70 <osSemaphoreCreate>
 8015a1e:	4602      	mov	r2, r0
 8015a20:	687b      	ldr	r3, [r7, #4]
 8015a22:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 8015a24:	687b      	ldr	r3, [r7, #4]
 8015a26:	681b      	ldr	r3, [r3, #0]
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	d102      	bne.n	8015a32 <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8015a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8015a30:	e009      	b.n	8015a46 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 8015a32:	78fb      	ldrb	r3, [r7, #3]
 8015a34:	2b00      	cmp	r3, #0
 8015a36:	d105      	bne.n	8015a44 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	681b      	ldr	r3, [r3, #0]
 8015a3c:	2100      	movs	r1, #0
 8015a3e:	4618      	mov	r0, r3
 8015a40:	f7f5 f9ca 	bl	800add8 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 8015a44:	2300      	movs	r3, #0
}
 8015a46:	4618      	mov	r0, r3
 8015a48:	3710      	adds	r7, #16
 8015a4a:	46bd      	mov	sp, r7
 8015a4c:	bd80      	pop	{r7, pc}

08015a4e <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 8015a4e:	b580      	push	{r7, lr}
 8015a50:	b084      	sub	sp, #16
 8015a52:	af00      	add	r7, sp, #0
 8015a54:	6078      	str	r0, [r7, #4]
 8015a56:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 8015a58:	f7f5 f87d 	bl	800ab56 <osKernelSysTick>
 8015a5c:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8015a5e:	683b      	ldr	r3, [r7, #0]
 8015a60:	2b00      	cmp	r3, #0
 8015a62:	d011      	beq.n	8015a88 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 8015a64:	687b      	ldr	r3, [r7, #4]
 8015a66:	681b      	ldr	r3, [r3, #0]
 8015a68:	6839      	ldr	r1, [r7, #0]
 8015a6a:	4618      	mov	r0, r3
 8015a6c:	f7f5 f9b4 	bl	800add8 <osSemaphoreWait>
 8015a70:	4603      	mov	r3, r0
 8015a72:	2b00      	cmp	r3, #0
 8015a74:	d105      	bne.n	8015a82 <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 8015a76:	f7f5 f86e 	bl	800ab56 <osKernelSysTick>
 8015a7a:	4602      	mov	r2, r0
 8015a7c:	68fb      	ldr	r3, [r7, #12]
 8015a7e:	1ad3      	subs	r3, r2, r3
 8015a80:	e012      	b.n	8015aa8 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 8015a82:	f04f 33ff 	mov.w	r3, #4294967295
 8015a86:	e00f      	b.n	8015aa8 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 8015a88:	bf00      	nop
 8015a8a:	687b      	ldr	r3, [r7, #4]
 8015a8c:	681b      	ldr	r3, [r3, #0]
 8015a8e:	f04f 31ff 	mov.w	r1, #4294967295
 8015a92:	4618      	mov	r0, r3
 8015a94:	f7f5 f9a0 	bl	800add8 <osSemaphoreWait>
 8015a98:	4603      	mov	r3, r0
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	d1f5      	bne.n	8015a8a <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 8015a9e:	f7f5 f85a 	bl	800ab56 <osKernelSysTick>
 8015aa2:	4602      	mov	r2, r0
 8015aa4:	68fb      	ldr	r3, [r7, #12]
 8015aa6:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8015aa8:	4618      	mov	r0, r3
 8015aaa:	3710      	adds	r7, #16
 8015aac:	46bd      	mov	sp, r7
 8015aae:	bd80      	pop	{r7, pc}

08015ab0 <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 8015ab0:	b580      	push	{r7, lr}
 8015ab2:	b082      	sub	sp, #8
 8015ab4:	af00      	add	r7, sp, #0
 8015ab6:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	681b      	ldr	r3, [r3, #0]
 8015abc:	4618      	mov	r0, r3
 8015abe:	f7f5 f9d9 	bl	800ae74 <osSemaphoreRelease>
}
 8015ac2:	bf00      	nop
 8015ac4:	3708      	adds	r7, #8
 8015ac6:	46bd      	mov	sp, r7
 8015ac8:	bd80      	pop	{r7, pc}

08015aca <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 8015aca:	b580      	push	{r7, lr}
 8015acc:	b082      	sub	sp, #8
 8015ace:	af00      	add	r7, sp, #0
 8015ad0:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 8015ad2:	687b      	ldr	r3, [r7, #4]
 8015ad4:	681b      	ldr	r3, [r3, #0]
 8015ad6:	4618      	mov	r0, r3
 8015ad8:	f7f5 fa02 	bl	800aee0 <osSemaphoreDelete>
}
 8015adc:	bf00      	nop
 8015ade:	3708      	adds	r7, #8
 8015ae0:	46bd      	mov	sp, r7
 8015ae2:	bd80      	pop	{r7, pc}

08015ae4 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 8015ae4:	b480      	push	{r7}
 8015ae6:	b083      	sub	sp, #12
 8015ae8:	af00      	add	r7, sp, #0
 8015aea:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 8015aec:	687b      	ldr	r3, [r7, #4]
 8015aee:	681b      	ldr	r3, [r3, #0]
 8015af0:	2b00      	cmp	r3, #0
 8015af2:	d101      	bne.n	8015af8 <sys_sem_valid+0x14>
    return 0;
 8015af4:	2300      	movs	r3, #0
 8015af6:	e000      	b.n	8015afa <sys_sem_valid+0x16>
  else
    return 1;
 8015af8:	2301      	movs	r3, #1
}
 8015afa:	4618      	mov	r0, r3
 8015afc:	370c      	adds	r7, #12
 8015afe:	46bd      	mov	sp, r7
 8015b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b04:	4770      	bx	lr

08015b06 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 8015b06:	b480      	push	{r7}
 8015b08:	b083      	sub	sp, #12
 8015b0a:	af00      	add	r7, sp, #0
 8015b0c:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	2200      	movs	r2, #0
 8015b12:	601a      	str	r2, [r3, #0]
}
 8015b14:	bf00      	nop
 8015b16:	370c      	adds	r7, #12
 8015b18:	46bd      	mov	sp, r7
 8015b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b1e:	4770      	bx	lr

08015b20 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8015b20:	b580      	push	{r7, lr}
 8015b22:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8015b24:	4803      	ldr	r0, [pc, #12]	; (8015b34 <sys_init+0x14>)
 8015b26:	f7f5 f886 	bl	800ac36 <osMutexCreate>
 8015b2a:	4602      	mov	r2, r0
 8015b2c:	4b02      	ldr	r3, [pc, #8]	; (8015b38 <sys_init+0x18>)
 8015b2e:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8015b30:	bf00      	nop
 8015b32:	bd80      	pop	{r7, pc}
 8015b34:	08027208 	.word	0x08027208
 8015b38:	24048e80 	.word	0x24048e80

08015b3c <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8015b3c:	b580      	push	{r7, lr}
 8015b3e:	b084      	sub	sp, #16
 8015b40:	af00      	add	r7, sp, #0
 8015b42:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8015b44:	2300      	movs	r3, #0
 8015b46:	60bb      	str	r3, [r7, #8]
 8015b48:	2300      	movs	r3, #0
 8015b4a:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8015b4c:	f107 0308 	add.w	r3, r7, #8
 8015b50:	4618      	mov	r0, r3
 8015b52:	f7f5 f870 	bl	800ac36 <osMutexCreate>
 8015b56:	4602      	mov	r2, r0
 8015b58:	687b      	ldr	r3, [r7, #4]
 8015b5a:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8015b5c:	687b      	ldr	r3, [r7, #4]
 8015b5e:	681b      	ldr	r3, [r3, #0]
 8015b60:	2b00      	cmp	r3, #0
 8015b62:	d102      	bne.n	8015b6a <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8015b64:	f04f 33ff 	mov.w	r3, #4294967295
 8015b68:	e000      	b.n	8015b6c <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8015b6a:	2300      	movs	r3, #0
}
 8015b6c:	4618      	mov	r0, r3
 8015b6e:	3710      	adds	r7, #16
 8015b70:	46bd      	mov	sp, r7
 8015b72:	bd80      	pop	{r7, pc}

08015b74 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8015b74:	b580      	push	{r7, lr}
 8015b76:	b082      	sub	sp, #8
 8015b78:	af00      	add	r7, sp, #0
 8015b7a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8015b7c:	687b      	ldr	r3, [r7, #4]
 8015b7e:	681b      	ldr	r3, [r3, #0]
 8015b80:	f04f 31ff 	mov.w	r1, #4294967295
 8015b84:	4618      	mov	r0, r3
 8015b86:	f7f5 f86f 	bl	800ac68 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 8015b8a:	bf00      	nop
 8015b8c:	3708      	adds	r7, #8
 8015b8e:	46bd      	mov	sp, r7
 8015b90:	bd80      	pop	{r7, pc}

08015b92 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8015b92:	b580      	push	{r7, lr}
 8015b94:	b082      	sub	sp, #8
 8015b96:	af00      	add	r7, sp, #0
 8015b98:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8015b9a:	687b      	ldr	r3, [r7, #4]
 8015b9c:	681b      	ldr	r3, [r3, #0]
 8015b9e:	4618      	mov	r0, r3
 8015ba0:	f7f5 f8b0 	bl	800ad04 <osMutexRelease>
}
 8015ba4:	bf00      	nop
 8015ba6:	3708      	adds	r7, #8
 8015ba8:	46bd      	mov	sp, r7
 8015baa:	bd80      	pop	{r7, pc}

08015bac <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8015bac:	b580      	push	{r7, lr}
 8015bae:	b08c      	sub	sp, #48	; 0x30
 8015bb0:	af00      	add	r7, sp, #0
 8015bb2:	60f8      	str	r0, [r7, #12]
 8015bb4:	60b9      	str	r1, [r7, #8]
 8015bb6:	607a      	str	r2, [r7, #4]
 8015bb8:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8015bba:	f107 0314 	add.w	r3, r7, #20
 8015bbe:	2200      	movs	r2, #0
 8015bc0:	601a      	str	r2, [r3, #0]
 8015bc2:	605a      	str	r2, [r3, #4]
 8015bc4:	609a      	str	r2, [r3, #8]
 8015bc6:	60da      	str	r2, [r3, #12]
 8015bc8:	611a      	str	r2, [r3, #16]
 8015bca:	615a      	str	r2, [r3, #20]
 8015bcc:	619a      	str	r2, [r3, #24]
 8015bce:	68fb      	ldr	r3, [r7, #12]
 8015bd0:	617b      	str	r3, [r7, #20]
 8015bd2:	68bb      	ldr	r3, [r7, #8]
 8015bd4:	61bb      	str	r3, [r7, #24]
 8015bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015bd8:	b21b      	sxth	r3, r3
 8015bda:	83bb      	strh	r3, [r7, #28]
 8015bdc:	683b      	ldr	r3, [r7, #0]
 8015bde:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 8015be0:	f107 0314 	add.w	r3, r7, #20
 8015be4:	6879      	ldr	r1, [r7, #4]
 8015be6:	4618      	mov	r0, r3
 8015be8:	f7f4 ffc5 	bl	800ab76 <osThreadCreate>
 8015bec:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8015bee:	4618      	mov	r0, r3
 8015bf0:	3730      	adds	r7, #48	; 0x30
 8015bf2:	46bd      	mov	sp, r7
 8015bf4:	bd80      	pop	{r7, pc}
	...

08015bf8 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8015bf8:	b580      	push	{r7, lr}
 8015bfa:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8015bfc:	4b04      	ldr	r3, [pc, #16]	; (8015c10 <sys_arch_protect+0x18>)
 8015bfe:	681b      	ldr	r3, [r3, #0]
 8015c00:	f04f 31ff 	mov.w	r1, #4294967295
 8015c04:	4618      	mov	r0, r3
 8015c06:	f7f5 f82f 	bl	800ac68 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8015c0a:	2301      	movs	r3, #1
}
 8015c0c:	4618      	mov	r0, r3
 8015c0e:	bd80      	pop	{r7, pc}
 8015c10:	24048e80 	.word	0x24048e80

08015c14 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8015c14:	b580      	push	{r7, lr}
 8015c16:	b082      	sub	sp, #8
 8015c18:	af00      	add	r7, sp, #0
 8015c1a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8015c1c:	4b04      	ldr	r3, [pc, #16]	; (8015c30 <sys_arch_unprotect+0x1c>)
 8015c1e:	681b      	ldr	r3, [r3, #0]
 8015c20:	4618      	mov	r0, r3
 8015c22:	f7f5 f86f 	bl	800ad04 <osMutexRelease>
}
 8015c26:	bf00      	nop
 8015c28:	3708      	adds	r7, #8
 8015c2a:	46bd      	mov	sp, r7
 8015c2c:	bd80      	pop	{r7, pc}
 8015c2e:	bf00      	nop
 8015c30:	24048e80 	.word	0x24048e80

08015c34 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8015c34:	b580      	push	{r7, lr}
 8015c36:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8015c38:	f00b fa9a 	bl	8021170 <rand>
 8015c3c:	4603      	mov	r3, r0
 8015c3e:	b29b      	uxth	r3, r3
 8015c40:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8015c44:	b29b      	uxth	r3, r3
 8015c46:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8015c4a:	b29a      	uxth	r2, r3
 8015c4c:	4b01      	ldr	r3, [pc, #4]	; (8015c54 <tcp_init+0x20>)
 8015c4e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8015c50:	bf00      	nop
 8015c52:	bd80      	pop	{r7, pc}
 8015c54:	24000028 	.word	0x24000028

08015c58 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8015c58:	b580      	push	{r7, lr}
 8015c5a:	b082      	sub	sp, #8
 8015c5c:	af00      	add	r7, sp, #0
 8015c5e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8015c60:	687b      	ldr	r3, [r7, #4]
 8015c62:	7d1b      	ldrb	r3, [r3, #20]
 8015c64:	2b01      	cmp	r3, #1
 8015c66:	d105      	bne.n	8015c74 <tcp_free+0x1c>
 8015c68:	4b06      	ldr	r3, [pc, #24]	; (8015c84 <tcp_free+0x2c>)
 8015c6a:	22d4      	movs	r2, #212	; 0xd4
 8015c6c:	4906      	ldr	r1, [pc, #24]	; (8015c88 <tcp_free+0x30>)
 8015c6e:	4807      	ldr	r0, [pc, #28]	; (8015c8c <tcp_free+0x34>)
 8015c70:	f00b fa66 	bl	8021140 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8015c74:	6879      	ldr	r1, [r7, #4]
 8015c76:	2001      	movs	r0, #1
 8015c78:	f7fd fb14 	bl	80132a4 <memp_free>
}
 8015c7c:	bf00      	nop
 8015c7e:	3708      	adds	r7, #8
 8015c80:	46bd      	mov	sp, r7
 8015c82:	bd80      	pop	{r7, pc}
 8015c84:	08025558 	.word	0x08025558
 8015c88:	080255a8 	.word	0x080255a8
 8015c8c:	080255bc 	.word	0x080255bc

08015c90 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8015c90:	b580      	push	{r7, lr}
 8015c92:	b082      	sub	sp, #8
 8015c94:	af00      	add	r7, sp, #0
 8015c96:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8015c98:	687b      	ldr	r3, [r7, #4]
 8015c9a:	7d1b      	ldrb	r3, [r3, #20]
 8015c9c:	2b01      	cmp	r3, #1
 8015c9e:	d105      	bne.n	8015cac <tcp_free_listen+0x1c>
 8015ca0:	4b06      	ldr	r3, [pc, #24]	; (8015cbc <tcp_free_listen+0x2c>)
 8015ca2:	22df      	movs	r2, #223	; 0xdf
 8015ca4:	4906      	ldr	r1, [pc, #24]	; (8015cc0 <tcp_free_listen+0x30>)
 8015ca6:	4807      	ldr	r0, [pc, #28]	; (8015cc4 <tcp_free_listen+0x34>)
 8015ca8:	f00b fa4a 	bl	8021140 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8015cac:	6879      	ldr	r1, [r7, #4]
 8015cae:	2002      	movs	r0, #2
 8015cb0:	f7fd faf8 	bl	80132a4 <memp_free>
}
 8015cb4:	bf00      	nop
 8015cb6:	3708      	adds	r7, #8
 8015cb8:	46bd      	mov	sp, r7
 8015cba:	bd80      	pop	{r7, pc}
 8015cbc:	08025558 	.word	0x08025558
 8015cc0:	080255e4 	.word	0x080255e4
 8015cc4:	080255bc 	.word	0x080255bc

08015cc8 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8015cc8:	b580      	push	{r7, lr}
 8015cca:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8015ccc:	f001 f850 	bl	8016d70 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8015cd0:	4b07      	ldr	r3, [pc, #28]	; (8015cf0 <tcp_tmr+0x28>)
 8015cd2:	781b      	ldrb	r3, [r3, #0]
 8015cd4:	3301      	adds	r3, #1
 8015cd6:	b2da      	uxtb	r2, r3
 8015cd8:	4b05      	ldr	r3, [pc, #20]	; (8015cf0 <tcp_tmr+0x28>)
 8015cda:	701a      	strb	r2, [r3, #0]
 8015cdc:	4b04      	ldr	r3, [pc, #16]	; (8015cf0 <tcp_tmr+0x28>)
 8015cde:	781b      	ldrb	r3, [r3, #0]
 8015ce0:	f003 0301 	and.w	r3, r3, #1
 8015ce4:	2b00      	cmp	r3, #0
 8015ce6:	d001      	beq.n	8015cec <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8015ce8:	f000 fd04 	bl	80166f4 <tcp_slowtmr>
  }
}
 8015cec:	bf00      	nop
 8015cee:	bd80      	pop	{r7, pc}
 8015cf0:	24040760 	.word	0x24040760

08015cf4 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8015cf4:	b580      	push	{r7, lr}
 8015cf6:	b084      	sub	sp, #16
 8015cf8:	af00      	add	r7, sp, #0
 8015cfa:	6078      	str	r0, [r7, #4]
 8015cfc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8015cfe:	683b      	ldr	r3, [r7, #0]
 8015d00:	2b00      	cmp	r3, #0
 8015d02:	d105      	bne.n	8015d10 <tcp_remove_listener+0x1c>
 8015d04:	4b0d      	ldr	r3, [pc, #52]	; (8015d3c <tcp_remove_listener+0x48>)
 8015d06:	22ff      	movs	r2, #255	; 0xff
 8015d08:	490d      	ldr	r1, [pc, #52]	; (8015d40 <tcp_remove_listener+0x4c>)
 8015d0a:	480e      	ldr	r0, [pc, #56]	; (8015d44 <tcp_remove_listener+0x50>)
 8015d0c:	f00b fa18 	bl	8021140 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8015d10:	687b      	ldr	r3, [r7, #4]
 8015d12:	60fb      	str	r3, [r7, #12]
 8015d14:	e00a      	b.n	8015d2c <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8015d16:	68fb      	ldr	r3, [r7, #12]
 8015d18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8015d1a:	683a      	ldr	r2, [r7, #0]
 8015d1c:	429a      	cmp	r2, r3
 8015d1e:	d102      	bne.n	8015d26 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8015d20:	68fb      	ldr	r3, [r7, #12]
 8015d22:	2200      	movs	r2, #0
 8015d24:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8015d26:	68fb      	ldr	r3, [r7, #12]
 8015d28:	68db      	ldr	r3, [r3, #12]
 8015d2a:	60fb      	str	r3, [r7, #12]
 8015d2c:	68fb      	ldr	r3, [r7, #12]
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d1f1      	bne.n	8015d16 <tcp_remove_listener+0x22>
    }
  }
}
 8015d32:	bf00      	nop
 8015d34:	3710      	adds	r7, #16
 8015d36:	46bd      	mov	sp, r7
 8015d38:	bd80      	pop	{r7, pc}
 8015d3a:	bf00      	nop
 8015d3c:	08025558 	.word	0x08025558
 8015d40:	08025600 	.word	0x08025600
 8015d44:	080255bc 	.word	0x080255bc

08015d48 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8015d48:	b580      	push	{r7, lr}
 8015d4a:	b084      	sub	sp, #16
 8015d4c:	af00      	add	r7, sp, #0
 8015d4e:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8015d50:	687b      	ldr	r3, [r7, #4]
 8015d52:	2b00      	cmp	r3, #0
 8015d54:	d106      	bne.n	8015d64 <tcp_listen_closed+0x1c>
 8015d56:	4b14      	ldr	r3, [pc, #80]	; (8015da8 <tcp_listen_closed+0x60>)
 8015d58:	f240 1211 	movw	r2, #273	; 0x111
 8015d5c:	4913      	ldr	r1, [pc, #76]	; (8015dac <tcp_listen_closed+0x64>)
 8015d5e:	4814      	ldr	r0, [pc, #80]	; (8015db0 <tcp_listen_closed+0x68>)
 8015d60:	f00b f9ee 	bl	8021140 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8015d64:	687b      	ldr	r3, [r7, #4]
 8015d66:	7d1b      	ldrb	r3, [r3, #20]
 8015d68:	2b01      	cmp	r3, #1
 8015d6a:	d006      	beq.n	8015d7a <tcp_listen_closed+0x32>
 8015d6c:	4b0e      	ldr	r3, [pc, #56]	; (8015da8 <tcp_listen_closed+0x60>)
 8015d6e:	f44f 7289 	mov.w	r2, #274	; 0x112
 8015d72:	4910      	ldr	r1, [pc, #64]	; (8015db4 <tcp_listen_closed+0x6c>)
 8015d74:	480e      	ldr	r0, [pc, #56]	; (8015db0 <tcp_listen_closed+0x68>)
 8015d76:	f00b f9e3 	bl	8021140 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8015d7a:	2301      	movs	r3, #1
 8015d7c:	60fb      	str	r3, [r7, #12]
 8015d7e:	e00b      	b.n	8015d98 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8015d80:	4a0d      	ldr	r2, [pc, #52]	; (8015db8 <tcp_listen_closed+0x70>)
 8015d82:	68fb      	ldr	r3, [r7, #12]
 8015d84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015d88:	681b      	ldr	r3, [r3, #0]
 8015d8a:	6879      	ldr	r1, [r7, #4]
 8015d8c:	4618      	mov	r0, r3
 8015d8e:	f7ff ffb1 	bl	8015cf4 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8015d92:	68fb      	ldr	r3, [r7, #12]
 8015d94:	3301      	adds	r3, #1
 8015d96:	60fb      	str	r3, [r7, #12]
 8015d98:	68fb      	ldr	r3, [r7, #12]
 8015d9a:	2b03      	cmp	r3, #3
 8015d9c:	d9f0      	bls.n	8015d80 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8015d9e:	bf00      	nop
 8015da0:	3710      	adds	r7, #16
 8015da2:	46bd      	mov	sp, r7
 8015da4:	bd80      	pop	{r7, pc}
 8015da6:	bf00      	nop
 8015da8:	08025558 	.word	0x08025558
 8015dac:	08025628 	.word	0x08025628
 8015db0:	080255bc 	.word	0x080255bc
 8015db4:	08025634 	.word	0x08025634
 8015db8:	08027228 	.word	0x08027228

08015dbc <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8015dbc:	b5b0      	push	{r4, r5, r7, lr}
 8015dbe:	b088      	sub	sp, #32
 8015dc0:	af04      	add	r7, sp, #16
 8015dc2:	6078      	str	r0, [r7, #4]
 8015dc4:	460b      	mov	r3, r1
 8015dc6:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	2b00      	cmp	r3, #0
 8015dcc:	d106      	bne.n	8015ddc <tcp_close_shutdown+0x20>
 8015dce:	4b61      	ldr	r3, [pc, #388]	; (8015f54 <tcp_close_shutdown+0x198>)
 8015dd0:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8015dd4:	4960      	ldr	r1, [pc, #384]	; (8015f58 <tcp_close_shutdown+0x19c>)
 8015dd6:	4861      	ldr	r0, [pc, #388]	; (8015f5c <tcp_close_shutdown+0x1a0>)
 8015dd8:	f00b f9b2 	bl	8021140 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8015ddc:	78fb      	ldrb	r3, [r7, #3]
 8015dde:	2b00      	cmp	r3, #0
 8015de0:	d066      	beq.n	8015eb0 <tcp_close_shutdown+0xf4>
 8015de2:	687b      	ldr	r3, [r7, #4]
 8015de4:	7d1b      	ldrb	r3, [r3, #20]
 8015de6:	2b04      	cmp	r3, #4
 8015de8:	d003      	beq.n	8015df2 <tcp_close_shutdown+0x36>
 8015dea:	687b      	ldr	r3, [r7, #4]
 8015dec:	7d1b      	ldrb	r3, [r3, #20]
 8015dee:	2b07      	cmp	r3, #7
 8015df0:	d15e      	bne.n	8015eb0 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8015df2:	687b      	ldr	r3, [r7, #4]
 8015df4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015df6:	2b00      	cmp	r3, #0
 8015df8:	d104      	bne.n	8015e04 <tcp_close_shutdown+0x48>
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015dfe:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8015e02:	d055      	beq.n	8015eb0 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	8b5b      	ldrh	r3, [r3, #26]
 8015e08:	f003 0310 	and.w	r3, r3, #16
 8015e0c:	2b00      	cmp	r3, #0
 8015e0e:	d106      	bne.n	8015e1e <tcp_close_shutdown+0x62>
 8015e10:	4b50      	ldr	r3, [pc, #320]	; (8015f54 <tcp_close_shutdown+0x198>)
 8015e12:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8015e16:	4952      	ldr	r1, [pc, #328]	; (8015f60 <tcp_close_shutdown+0x1a4>)
 8015e18:	4850      	ldr	r0, [pc, #320]	; (8015f5c <tcp_close_shutdown+0x1a0>)
 8015e1a:	f00b f991 	bl	8021140 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8015e1e:	687b      	ldr	r3, [r7, #4]
 8015e20:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8015e26:	687d      	ldr	r5, [r7, #4]
 8015e28:	687b      	ldr	r3, [r7, #4]
 8015e2a:	3304      	adds	r3, #4
 8015e2c:	687a      	ldr	r2, [r7, #4]
 8015e2e:	8ad2      	ldrh	r2, [r2, #22]
 8015e30:	6879      	ldr	r1, [r7, #4]
 8015e32:	8b09      	ldrh	r1, [r1, #24]
 8015e34:	9102      	str	r1, [sp, #8]
 8015e36:	9201      	str	r2, [sp, #4]
 8015e38:	9300      	str	r3, [sp, #0]
 8015e3a:	462b      	mov	r3, r5
 8015e3c:	4622      	mov	r2, r4
 8015e3e:	4601      	mov	r1, r0
 8015e40:	6878      	ldr	r0, [r7, #4]
 8015e42:	f005 fd71 	bl	801b928 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8015e46:	6878      	ldr	r0, [r7, #4]
 8015e48:	f001 fb40 	bl	80174cc <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8015e4c:	4b45      	ldr	r3, [pc, #276]	; (8015f64 <tcp_close_shutdown+0x1a8>)
 8015e4e:	681b      	ldr	r3, [r3, #0]
 8015e50:	687a      	ldr	r2, [r7, #4]
 8015e52:	429a      	cmp	r2, r3
 8015e54:	d105      	bne.n	8015e62 <tcp_close_shutdown+0xa6>
 8015e56:	4b43      	ldr	r3, [pc, #268]	; (8015f64 <tcp_close_shutdown+0x1a8>)
 8015e58:	681b      	ldr	r3, [r3, #0]
 8015e5a:	68db      	ldr	r3, [r3, #12]
 8015e5c:	4a41      	ldr	r2, [pc, #260]	; (8015f64 <tcp_close_shutdown+0x1a8>)
 8015e5e:	6013      	str	r3, [r2, #0]
 8015e60:	e013      	b.n	8015e8a <tcp_close_shutdown+0xce>
 8015e62:	4b40      	ldr	r3, [pc, #256]	; (8015f64 <tcp_close_shutdown+0x1a8>)
 8015e64:	681b      	ldr	r3, [r3, #0]
 8015e66:	60fb      	str	r3, [r7, #12]
 8015e68:	e00c      	b.n	8015e84 <tcp_close_shutdown+0xc8>
 8015e6a:	68fb      	ldr	r3, [r7, #12]
 8015e6c:	68db      	ldr	r3, [r3, #12]
 8015e6e:	687a      	ldr	r2, [r7, #4]
 8015e70:	429a      	cmp	r2, r3
 8015e72:	d104      	bne.n	8015e7e <tcp_close_shutdown+0xc2>
 8015e74:	687b      	ldr	r3, [r7, #4]
 8015e76:	68da      	ldr	r2, [r3, #12]
 8015e78:	68fb      	ldr	r3, [r7, #12]
 8015e7a:	60da      	str	r2, [r3, #12]
 8015e7c:	e005      	b.n	8015e8a <tcp_close_shutdown+0xce>
 8015e7e:	68fb      	ldr	r3, [r7, #12]
 8015e80:	68db      	ldr	r3, [r3, #12]
 8015e82:	60fb      	str	r3, [r7, #12]
 8015e84:	68fb      	ldr	r3, [r7, #12]
 8015e86:	2b00      	cmp	r3, #0
 8015e88:	d1ef      	bne.n	8015e6a <tcp_close_shutdown+0xae>
 8015e8a:	687b      	ldr	r3, [r7, #4]
 8015e8c:	2200      	movs	r2, #0
 8015e8e:	60da      	str	r2, [r3, #12]
 8015e90:	4b35      	ldr	r3, [pc, #212]	; (8015f68 <tcp_close_shutdown+0x1ac>)
 8015e92:	2201      	movs	r2, #1
 8015e94:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8015e96:	4b35      	ldr	r3, [pc, #212]	; (8015f6c <tcp_close_shutdown+0x1b0>)
 8015e98:	681b      	ldr	r3, [r3, #0]
 8015e9a:	687a      	ldr	r2, [r7, #4]
 8015e9c:	429a      	cmp	r2, r3
 8015e9e:	d102      	bne.n	8015ea6 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8015ea0:	f003 ffd2 	bl	8019e48 <tcp_trigger_input_pcb_close>
 8015ea4:	e002      	b.n	8015eac <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8015ea6:	6878      	ldr	r0, [r7, #4]
 8015ea8:	f7ff fed6 	bl	8015c58 <tcp_free>
      }
      return ERR_OK;
 8015eac:	2300      	movs	r3, #0
 8015eae:	e04d      	b.n	8015f4c <tcp_close_shutdown+0x190>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8015eb0:	687b      	ldr	r3, [r7, #4]
 8015eb2:	7d1b      	ldrb	r3, [r3, #20]
 8015eb4:	2b01      	cmp	r3, #1
 8015eb6:	d02d      	beq.n	8015f14 <tcp_close_shutdown+0x158>
 8015eb8:	2b02      	cmp	r3, #2
 8015eba:	d036      	beq.n	8015f2a <tcp_close_shutdown+0x16e>
 8015ebc:	2b00      	cmp	r3, #0
 8015ebe:	d13f      	bne.n	8015f40 <tcp_close_shutdown+0x184>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8015ec0:	687b      	ldr	r3, [r7, #4]
 8015ec2:	8adb      	ldrh	r3, [r3, #22]
 8015ec4:	2b00      	cmp	r3, #0
 8015ec6:	d021      	beq.n	8015f0c <tcp_close_shutdown+0x150>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8015ec8:	4b29      	ldr	r3, [pc, #164]	; (8015f70 <tcp_close_shutdown+0x1b4>)
 8015eca:	681b      	ldr	r3, [r3, #0]
 8015ecc:	687a      	ldr	r2, [r7, #4]
 8015ece:	429a      	cmp	r2, r3
 8015ed0:	d105      	bne.n	8015ede <tcp_close_shutdown+0x122>
 8015ed2:	4b27      	ldr	r3, [pc, #156]	; (8015f70 <tcp_close_shutdown+0x1b4>)
 8015ed4:	681b      	ldr	r3, [r3, #0]
 8015ed6:	68db      	ldr	r3, [r3, #12]
 8015ed8:	4a25      	ldr	r2, [pc, #148]	; (8015f70 <tcp_close_shutdown+0x1b4>)
 8015eda:	6013      	str	r3, [r2, #0]
 8015edc:	e013      	b.n	8015f06 <tcp_close_shutdown+0x14a>
 8015ede:	4b24      	ldr	r3, [pc, #144]	; (8015f70 <tcp_close_shutdown+0x1b4>)
 8015ee0:	681b      	ldr	r3, [r3, #0]
 8015ee2:	60bb      	str	r3, [r7, #8]
 8015ee4:	e00c      	b.n	8015f00 <tcp_close_shutdown+0x144>
 8015ee6:	68bb      	ldr	r3, [r7, #8]
 8015ee8:	68db      	ldr	r3, [r3, #12]
 8015eea:	687a      	ldr	r2, [r7, #4]
 8015eec:	429a      	cmp	r2, r3
 8015eee:	d104      	bne.n	8015efa <tcp_close_shutdown+0x13e>
 8015ef0:	687b      	ldr	r3, [r7, #4]
 8015ef2:	68da      	ldr	r2, [r3, #12]
 8015ef4:	68bb      	ldr	r3, [r7, #8]
 8015ef6:	60da      	str	r2, [r3, #12]
 8015ef8:	e005      	b.n	8015f06 <tcp_close_shutdown+0x14a>
 8015efa:	68bb      	ldr	r3, [r7, #8]
 8015efc:	68db      	ldr	r3, [r3, #12]
 8015efe:	60bb      	str	r3, [r7, #8]
 8015f00:	68bb      	ldr	r3, [r7, #8]
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	d1ef      	bne.n	8015ee6 <tcp_close_shutdown+0x12a>
 8015f06:	687b      	ldr	r3, [r7, #4]
 8015f08:	2200      	movs	r2, #0
 8015f0a:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8015f0c:	6878      	ldr	r0, [r7, #4]
 8015f0e:	f7ff fea3 	bl	8015c58 <tcp_free>
      break;
 8015f12:	e01a      	b.n	8015f4a <tcp_close_shutdown+0x18e>
    case LISTEN:
      tcp_listen_closed(pcb);
 8015f14:	6878      	ldr	r0, [r7, #4]
 8015f16:	f7ff ff17 	bl	8015d48 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8015f1a:	6879      	ldr	r1, [r7, #4]
 8015f1c:	4815      	ldr	r0, [pc, #84]	; (8015f74 <tcp_close_shutdown+0x1b8>)
 8015f1e:	f001 fb25 	bl	801756c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8015f22:	6878      	ldr	r0, [r7, #4]
 8015f24:	f7ff feb4 	bl	8015c90 <tcp_free_listen>
      break;
 8015f28:	e00f      	b.n	8015f4a <tcp_close_shutdown+0x18e>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8015f2a:	6879      	ldr	r1, [r7, #4]
 8015f2c:	480d      	ldr	r0, [pc, #52]	; (8015f64 <tcp_close_shutdown+0x1a8>)
 8015f2e:	f001 fb1d 	bl	801756c <tcp_pcb_remove>
 8015f32:	4b0d      	ldr	r3, [pc, #52]	; (8015f68 <tcp_close_shutdown+0x1ac>)
 8015f34:	2201      	movs	r2, #1
 8015f36:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8015f38:	6878      	ldr	r0, [r7, #4]
 8015f3a:	f7ff fe8d 	bl	8015c58 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8015f3e:	e004      	b.n	8015f4a <tcp_close_shutdown+0x18e>
    default:
      return tcp_close_shutdown_fin(pcb);
 8015f40:	6878      	ldr	r0, [r7, #4]
 8015f42:	f000 f819 	bl	8015f78 <tcp_close_shutdown_fin>
 8015f46:	4603      	mov	r3, r0
 8015f48:	e000      	b.n	8015f4c <tcp_close_shutdown+0x190>
  }
  return ERR_OK;
 8015f4a:	2300      	movs	r3, #0
}
 8015f4c:	4618      	mov	r0, r3
 8015f4e:	3710      	adds	r7, #16
 8015f50:	46bd      	mov	sp, r7
 8015f52:	bdb0      	pop	{r4, r5, r7, pc}
 8015f54:	08025558 	.word	0x08025558
 8015f58:	0802564c 	.word	0x0802564c
 8015f5c:	080255bc 	.word	0x080255bc
 8015f60:	0802566c 	.word	0x0802566c
 8015f64:	24048e88 	.word	0x24048e88
 8015f68:	24048e84 	.word	0x24048e84
 8015f6c:	24048e9c 	.word	0x24048e9c
 8015f70:	24048e94 	.word	0x24048e94
 8015f74:	24048e90 	.word	0x24048e90

08015f78 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8015f78:	b580      	push	{r7, lr}
 8015f7a:	b084      	sub	sp, #16
 8015f7c:	af00      	add	r7, sp, #0
 8015f7e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8015f80:	687b      	ldr	r3, [r7, #4]
 8015f82:	2b00      	cmp	r3, #0
 8015f84:	d106      	bne.n	8015f94 <tcp_close_shutdown_fin+0x1c>
 8015f86:	4b2c      	ldr	r3, [pc, #176]	; (8016038 <tcp_close_shutdown_fin+0xc0>)
 8015f88:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8015f8c:	492b      	ldr	r1, [pc, #172]	; (801603c <tcp_close_shutdown_fin+0xc4>)
 8015f8e:	482c      	ldr	r0, [pc, #176]	; (8016040 <tcp_close_shutdown_fin+0xc8>)
 8015f90:	f00b f8d6 	bl	8021140 <iprintf>

  switch (pcb->state) {
 8015f94:	687b      	ldr	r3, [r7, #4]
 8015f96:	7d1b      	ldrb	r3, [r3, #20]
 8015f98:	2b04      	cmp	r3, #4
 8015f9a:	d010      	beq.n	8015fbe <tcp_close_shutdown_fin+0x46>
 8015f9c:	2b07      	cmp	r3, #7
 8015f9e:	d01b      	beq.n	8015fd8 <tcp_close_shutdown_fin+0x60>
 8015fa0:	2b03      	cmp	r3, #3
 8015fa2:	d126      	bne.n	8015ff2 <tcp_close_shutdown_fin+0x7a>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8015fa4:	6878      	ldr	r0, [r7, #4]
 8015fa6:	f004 fdbb 	bl	801ab20 <tcp_send_fin>
 8015faa:	4603      	mov	r3, r0
 8015fac:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015fae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015fb2:	2b00      	cmp	r3, #0
 8015fb4:	d11f      	bne.n	8015ff6 <tcp_close_shutdown_fin+0x7e>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	2205      	movs	r2, #5
 8015fba:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015fbc:	e01b      	b.n	8015ff6 <tcp_close_shutdown_fin+0x7e>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8015fbe:	6878      	ldr	r0, [r7, #4]
 8015fc0:	f004 fdae 	bl	801ab20 <tcp_send_fin>
 8015fc4:	4603      	mov	r3, r0
 8015fc6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015fc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015fcc:	2b00      	cmp	r3, #0
 8015fce:	d114      	bne.n	8015ffa <tcp_close_shutdown_fin+0x82>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8015fd0:	687b      	ldr	r3, [r7, #4]
 8015fd2:	2205      	movs	r2, #5
 8015fd4:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015fd6:	e010      	b.n	8015ffa <tcp_close_shutdown_fin+0x82>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8015fd8:	6878      	ldr	r0, [r7, #4]
 8015fda:	f004 fda1 	bl	801ab20 <tcp_send_fin>
 8015fde:	4603      	mov	r3, r0
 8015fe0:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015fe6:	2b00      	cmp	r3, #0
 8015fe8:	d109      	bne.n	8015ffe <tcp_close_shutdown_fin+0x86>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8015fea:	687b      	ldr	r3, [r7, #4]
 8015fec:	2209      	movs	r2, #9
 8015fee:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015ff0:	e005      	b.n	8015ffe <tcp_close_shutdown_fin+0x86>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8015ff2:	2300      	movs	r3, #0
 8015ff4:	e01c      	b.n	8016030 <tcp_close_shutdown_fin+0xb8>
      break;
 8015ff6:	bf00      	nop
 8015ff8:	e002      	b.n	8016000 <tcp_close_shutdown_fin+0x88>
      break;
 8015ffa:	bf00      	nop
 8015ffc:	e000      	b.n	8016000 <tcp_close_shutdown_fin+0x88>
      break;
 8015ffe:	bf00      	nop
  }

  if (err == ERR_OK) {
 8016000:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016004:	2b00      	cmp	r3, #0
 8016006:	d103      	bne.n	8016010 <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8016008:	6878      	ldr	r0, [r7, #4]
 801600a:	f004 fec7 	bl	801ad9c <tcp_output>
 801600e:	e00d      	b.n	801602c <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 8016010:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016018:	d108      	bne.n	801602c <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 801601a:	687b      	ldr	r3, [r7, #4]
 801601c:	8b5b      	ldrh	r3, [r3, #26]
 801601e:	f043 0308 	orr.w	r3, r3, #8
 8016022:	b29a      	uxth	r2, r3
 8016024:	687b      	ldr	r3, [r7, #4]
 8016026:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8016028:	2300      	movs	r3, #0
 801602a:	e001      	b.n	8016030 <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 801602c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016030:	4618      	mov	r0, r3
 8016032:	3710      	adds	r7, #16
 8016034:	46bd      	mov	sp, r7
 8016036:	bd80      	pop	{r7, pc}
 8016038:	08025558 	.word	0x08025558
 801603c:	08025628 	.word	0x08025628
 8016040:	080255bc 	.word	0x080255bc

08016044 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8016044:	b580      	push	{r7, lr}
 8016046:	b082      	sub	sp, #8
 8016048:	af00      	add	r7, sp, #0
 801604a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 801604c:	687b      	ldr	r3, [r7, #4]
 801604e:	2b00      	cmp	r3, #0
 8016050:	d109      	bne.n	8016066 <tcp_close+0x22>
 8016052:	4b0f      	ldr	r3, [pc, #60]	; (8016090 <tcp_close+0x4c>)
 8016054:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8016058:	490e      	ldr	r1, [pc, #56]	; (8016094 <tcp_close+0x50>)
 801605a:	480f      	ldr	r0, [pc, #60]	; (8016098 <tcp_close+0x54>)
 801605c:	f00b f870 	bl	8021140 <iprintf>
 8016060:	f06f 030f 	mvn.w	r3, #15
 8016064:	e00f      	b.n	8016086 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8016066:	687b      	ldr	r3, [r7, #4]
 8016068:	7d1b      	ldrb	r3, [r3, #20]
 801606a:	2b01      	cmp	r3, #1
 801606c:	d006      	beq.n	801607c <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 801606e:	687b      	ldr	r3, [r7, #4]
 8016070:	8b5b      	ldrh	r3, [r3, #26]
 8016072:	f043 0310 	orr.w	r3, r3, #16
 8016076:	b29a      	uxth	r2, r3
 8016078:	687b      	ldr	r3, [r7, #4]
 801607a:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 801607c:	2101      	movs	r1, #1
 801607e:	6878      	ldr	r0, [r7, #4]
 8016080:	f7ff fe9c 	bl	8015dbc <tcp_close_shutdown>
 8016084:	4603      	mov	r3, r0
}
 8016086:	4618      	mov	r0, r3
 8016088:	3708      	adds	r7, #8
 801608a:	46bd      	mov	sp, r7
 801608c:	bd80      	pop	{r7, pc}
 801608e:	bf00      	nop
 8016090:	08025558 	.word	0x08025558
 8016094:	08025688 	.word	0x08025688
 8016098:	080255bc 	.word	0x080255bc

0801609c <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 801609c:	b580      	push	{r7, lr}
 801609e:	b084      	sub	sp, #16
 80160a0:	af00      	add	r7, sp, #0
 80160a2:	60f8      	str	r0, [r7, #12]
 80160a4:	60b9      	str	r1, [r7, #8]
 80160a6:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 80160a8:	68fb      	ldr	r3, [r7, #12]
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	d109      	bne.n	80160c2 <tcp_shutdown+0x26>
 80160ae:	4b25      	ldr	r3, [pc, #148]	; (8016144 <tcp_shutdown+0xa8>)
 80160b0:	f240 2207 	movw	r2, #519	; 0x207
 80160b4:	4924      	ldr	r1, [pc, #144]	; (8016148 <tcp_shutdown+0xac>)
 80160b6:	4825      	ldr	r0, [pc, #148]	; (801614c <tcp_shutdown+0xb0>)
 80160b8:	f00b f842 	bl	8021140 <iprintf>
 80160bc:	f06f 030f 	mvn.w	r3, #15
 80160c0:	e03c      	b.n	801613c <tcp_shutdown+0xa0>

  if (pcb->state == LISTEN) {
 80160c2:	68fb      	ldr	r3, [r7, #12]
 80160c4:	7d1b      	ldrb	r3, [r3, #20]
 80160c6:	2b01      	cmp	r3, #1
 80160c8:	d102      	bne.n	80160d0 <tcp_shutdown+0x34>
    return ERR_CONN;
 80160ca:	f06f 030a 	mvn.w	r3, #10
 80160ce:	e035      	b.n	801613c <tcp_shutdown+0xa0>
  }
  if (shut_rx) {
 80160d0:	68bb      	ldr	r3, [r7, #8]
 80160d2:	2b00      	cmp	r3, #0
 80160d4:	d01b      	beq.n	801610e <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80160d6:	68fb      	ldr	r3, [r7, #12]
 80160d8:	8b5b      	ldrh	r3, [r3, #26]
 80160da:	f043 0310 	orr.w	r3, r3, #16
 80160de:	b29a      	uxth	r2, r3
 80160e0:	68fb      	ldr	r3, [r7, #12]
 80160e2:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 80160e4:	687b      	ldr	r3, [r7, #4]
 80160e6:	2b00      	cmp	r3, #0
 80160e8:	d005      	beq.n	80160f6 <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 80160ea:	2101      	movs	r1, #1
 80160ec:	68f8      	ldr	r0, [r7, #12]
 80160ee:	f7ff fe65 	bl	8015dbc <tcp_close_shutdown>
 80160f2:	4603      	mov	r3, r0
 80160f4:	e022      	b.n	801613c <tcp_shutdown+0xa0>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 80160f6:	68fb      	ldr	r3, [r7, #12]
 80160f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80160fa:	2b00      	cmp	r3, #0
 80160fc:	d007      	beq.n	801610e <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 80160fe:	68fb      	ldr	r3, [r7, #12]
 8016100:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016102:	4618      	mov	r0, r3
 8016104:	f7fe f832 	bl	801416c <pbuf_free>
      pcb->refused_data = NULL;
 8016108:	68fb      	ldr	r3, [r7, #12]
 801610a:	2200      	movs	r2, #0
 801610c:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }
  if (shut_tx) {
 801610e:	687b      	ldr	r3, [r7, #4]
 8016110:	2b00      	cmp	r3, #0
 8016112:	d012      	beq.n	801613a <tcp_shutdown+0x9e>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 8016114:	68fb      	ldr	r3, [r7, #12]
 8016116:	7d1b      	ldrb	r3, [r3, #20]
 8016118:	2b03      	cmp	r3, #3
 801611a:	db0b      	blt.n	8016134 <tcp_shutdown+0x98>
 801611c:	2b04      	cmp	r3, #4
 801611e:	dd01      	ble.n	8016124 <tcp_shutdown+0x88>
 8016120:	2b07      	cmp	r3, #7
 8016122:	d107      	bne.n	8016134 <tcp_shutdown+0x98>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 8016124:	68bb      	ldr	r3, [r7, #8]
 8016126:	b2db      	uxtb	r3, r3
 8016128:	4619      	mov	r1, r3
 801612a:	68f8      	ldr	r0, [r7, #12]
 801612c:	f7ff fe46 	bl	8015dbc <tcp_close_shutdown>
 8016130:	4603      	mov	r3, r0
 8016132:	e003      	b.n	801613c <tcp_shutdown+0xa0>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 8016134:	f06f 030a 	mvn.w	r3, #10
 8016138:	e000      	b.n	801613c <tcp_shutdown+0xa0>
    }
  }
  return ERR_OK;
 801613a:	2300      	movs	r3, #0
}
 801613c:	4618      	mov	r0, r3
 801613e:	3710      	adds	r7, #16
 8016140:	46bd      	mov	sp, r7
 8016142:	bd80      	pop	{r7, pc}
 8016144:	08025558 	.word	0x08025558
 8016148:	080256a0 	.word	0x080256a0
 801614c:	080255bc 	.word	0x080255bc

08016150 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8016150:	b580      	push	{r7, lr}
 8016152:	b08e      	sub	sp, #56	; 0x38
 8016154:	af04      	add	r7, sp, #16
 8016156:	6078      	str	r0, [r7, #4]
 8016158:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801615a:	687b      	ldr	r3, [r7, #4]
 801615c:	2b00      	cmp	r3, #0
 801615e:	d107      	bne.n	8016170 <tcp_abandon+0x20>
 8016160:	4b52      	ldr	r3, [pc, #328]	; (80162ac <tcp_abandon+0x15c>)
 8016162:	f240 223d 	movw	r2, #573	; 0x23d
 8016166:	4952      	ldr	r1, [pc, #328]	; (80162b0 <tcp_abandon+0x160>)
 8016168:	4852      	ldr	r0, [pc, #328]	; (80162b4 <tcp_abandon+0x164>)
 801616a:	f00a ffe9 	bl	8021140 <iprintf>
 801616e:	e099      	b.n	80162a4 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8016170:	687b      	ldr	r3, [r7, #4]
 8016172:	7d1b      	ldrb	r3, [r3, #20]
 8016174:	2b01      	cmp	r3, #1
 8016176:	d106      	bne.n	8016186 <tcp_abandon+0x36>
 8016178:	4b4c      	ldr	r3, [pc, #304]	; (80162ac <tcp_abandon+0x15c>)
 801617a:	f240 2241 	movw	r2, #577	; 0x241
 801617e:	494e      	ldr	r1, [pc, #312]	; (80162b8 <tcp_abandon+0x168>)
 8016180:	484c      	ldr	r0, [pc, #304]	; (80162b4 <tcp_abandon+0x164>)
 8016182:	f00a ffdd 	bl	8021140 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8016186:	687b      	ldr	r3, [r7, #4]
 8016188:	7d1b      	ldrb	r3, [r3, #20]
 801618a:	2b0a      	cmp	r3, #10
 801618c:	d107      	bne.n	801619e <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801618e:	6879      	ldr	r1, [r7, #4]
 8016190:	484a      	ldr	r0, [pc, #296]	; (80162bc <tcp_abandon+0x16c>)
 8016192:	f001 f9eb 	bl	801756c <tcp_pcb_remove>
    tcp_free(pcb);
 8016196:	6878      	ldr	r0, [r7, #4]
 8016198:	f7ff fd5e 	bl	8015c58 <tcp_free>
 801619c:	e082      	b.n	80162a4 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 801619e:	2300      	movs	r3, #0
 80161a0:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 80161a2:	2300      	movs	r3, #0
 80161a4:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80161aa:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 80161ac:	687b      	ldr	r3, [r7, #4]
 80161ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80161b0:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 80161b2:	687b      	ldr	r3, [r7, #4]
 80161b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80161b8:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 80161ba:	687b      	ldr	r3, [r7, #4]
 80161bc:	691b      	ldr	r3, [r3, #16]
 80161be:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 80161c0:	687b      	ldr	r3, [r7, #4]
 80161c2:	7d1b      	ldrb	r3, [r3, #20]
 80161c4:	2b00      	cmp	r3, #0
 80161c6:	d126      	bne.n	8016216 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 80161c8:	687b      	ldr	r3, [r7, #4]
 80161ca:	8adb      	ldrh	r3, [r3, #22]
 80161cc:	2b00      	cmp	r3, #0
 80161ce:	d02e      	beq.n	801622e <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80161d0:	4b3b      	ldr	r3, [pc, #236]	; (80162c0 <tcp_abandon+0x170>)
 80161d2:	681b      	ldr	r3, [r3, #0]
 80161d4:	687a      	ldr	r2, [r7, #4]
 80161d6:	429a      	cmp	r2, r3
 80161d8:	d105      	bne.n	80161e6 <tcp_abandon+0x96>
 80161da:	4b39      	ldr	r3, [pc, #228]	; (80162c0 <tcp_abandon+0x170>)
 80161dc:	681b      	ldr	r3, [r3, #0]
 80161de:	68db      	ldr	r3, [r3, #12]
 80161e0:	4a37      	ldr	r2, [pc, #220]	; (80162c0 <tcp_abandon+0x170>)
 80161e2:	6013      	str	r3, [r2, #0]
 80161e4:	e013      	b.n	801620e <tcp_abandon+0xbe>
 80161e6:	4b36      	ldr	r3, [pc, #216]	; (80162c0 <tcp_abandon+0x170>)
 80161e8:	681b      	ldr	r3, [r3, #0]
 80161ea:	61fb      	str	r3, [r7, #28]
 80161ec:	e00c      	b.n	8016208 <tcp_abandon+0xb8>
 80161ee:	69fb      	ldr	r3, [r7, #28]
 80161f0:	68db      	ldr	r3, [r3, #12]
 80161f2:	687a      	ldr	r2, [r7, #4]
 80161f4:	429a      	cmp	r2, r3
 80161f6:	d104      	bne.n	8016202 <tcp_abandon+0xb2>
 80161f8:	687b      	ldr	r3, [r7, #4]
 80161fa:	68da      	ldr	r2, [r3, #12]
 80161fc:	69fb      	ldr	r3, [r7, #28]
 80161fe:	60da      	str	r2, [r3, #12]
 8016200:	e005      	b.n	801620e <tcp_abandon+0xbe>
 8016202:	69fb      	ldr	r3, [r7, #28]
 8016204:	68db      	ldr	r3, [r3, #12]
 8016206:	61fb      	str	r3, [r7, #28]
 8016208:	69fb      	ldr	r3, [r7, #28]
 801620a:	2b00      	cmp	r3, #0
 801620c:	d1ef      	bne.n	80161ee <tcp_abandon+0x9e>
 801620e:	687b      	ldr	r3, [r7, #4]
 8016210:	2200      	movs	r2, #0
 8016212:	60da      	str	r2, [r3, #12]
 8016214:	e00b      	b.n	801622e <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8016216:	683b      	ldr	r3, [r7, #0]
 8016218:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 801621a:	687b      	ldr	r3, [r7, #4]
 801621c:	8adb      	ldrh	r3, [r3, #22]
 801621e:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8016220:	6879      	ldr	r1, [r7, #4]
 8016222:	4828      	ldr	r0, [pc, #160]	; (80162c4 <tcp_abandon+0x174>)
 8016224:	f001 f9a2 	bl	801756c <tcp_pcb_remove>
 8016228:	4b27      	ldr	r3, [pc, #156]	; (80162c8 <tcp_abandon+0x178>)
 801622a:	2201      	movs	r2, #1
 801622c:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 801622e:	687b      	ldr	r3, [r7, #4]
 8016230:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016232:	2b00      	cmp	r3, #0
 8016234:	d004      	beq.n	8016240 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8016236:	687b      	ldr	r3, [r7, #4]
 8016238:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801623a:	4618      	mov	r0, r3
 801623c:	f000 fe78 	bl	8016f30 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8016240:	687b      	ldr	r3, [r7, #4]
 8016242:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016244:	2b00      	cmp	r3, #0
 8016246:	d004      	beq.n	8016252 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8016248:	687b      	ldr	r3, [r7, #4]
 801624a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801624c:	4618      	mov	r0, r3
 801624e:	f000 fe6f 	bl	8016f30 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8016252:	687b      	ldr	r3, [r7, #4]
 8016254:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016256:	2b00      	cmp	r3, #0
 8016258:	d004      	beq.n	8016264 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 801625a:	687b      	ldr	r3, [r7, #4]
 801625c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801625e:	4618      	mov	r0, r3
 8016260:	f000 fe66 	bl	8016f30 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8016264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016266:	2b00      	cmp	r3, #0
 8016268:	d00e      	beq.n	8016288 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801626a:	6879      	ldr	r1, [r7, #4]
 801626c:	687b      	ldr	r3, [r7, #4]
 801626e:	3304      	adds	r3, #4
 8016270:	687a      	ldr	r2, [r7, #4]
 8016272:	8b12      	ldrh	r2, [r2, #24]
 8016274:	9202      	str	r2, [sp, #8]
 8016276:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8016278:	9201      	str	r2, [sp, #4]
 801627a:	9300      	str	r3, [sp, #0]
 801627c:	460b      	mov	r3, r1
 801627e:	697a      	ldr	r2, [r7, #20]
 8016280:	69b9      	ldr	r1, [r7, #24]
 8016282:	6878      	ldr	r0, [r7, #4]
 8016284:	f005 fb50 	bl	801b928 <tcp_rst>
    }
    last_state = pcb->state;
 8016288:	687b      	ldr	r3, [r7, #4]
 801628a:	7d1b      	ldrb	r3, [r3, #20]
 801628c:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801628e:	6878      	ldr	r0, [r7, #4]
 8016290:	f7ff fce2 	bl	8015c58 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8016294:	693b      	ldr	r3, [r7, #16]
 8016296:	2b00      	cmp	r3, #0
 8016298:	d004      	beq.n	80162a4 <tcp_abandon+0x154>
 801629a:	693b      	ldr	r3, [r7, #16]
 801629c:	f06f 010c 	mvn.w	r1, #12
 80162a0:	68f8      	ldr	r0, [r7, #12]
 80162a2:	4798      	blx	r3
  }
}
 80162a4:	3728      	adds	r7, #40	; 0x28
 80162a6:	46bd      	mov	sp, r7
 80162a8:	bd80      	pop	{r7, pc}
 80162aa:	bf00      	nop
 80162ac:	08025558 	.word	0x08025558
 80162b0:	080256bc 	.word	0x080256bc
 80162b4:	080255bc 	.word	0x080255bc
 80162b8:	080256d8 	.word	0x080256d8
 80162bc:	24048e98 	.word	0x24048e98
 80162c0:	24048e94 	.word	0x24048e94
 80162c4:	24048e88 	.word	0x24048e88
 80162c8:	24048e84 	.word	0x24048e84

080162cc <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80162cc:	b580      	push	{r7, lr}
 80162ce:	b082      	sub	sp, #8
 80162d0:	af00      	add	r7, sp, #0
 80162d2:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80162d4:	2101      	movs	r1, #1
 80162d6:	6878      	ldr	r0, [r7, #4]
 80162d8:	f7ff ff3a 	bl	8016150 <tcp_abandon>
}
 80162dc:	bf00      	nop
 80162de:	3708      	adds	r7, #8
 80162e0:	46bd      	mov	sp, r7
 80162e2:	bd80      	pop	{r7, pc}

080162e4 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80162e4:	b580      	push	{r7, lr}
 80162e6:	b084      	sub	sp, #16
 80162e8:	af00      	add	r7, sp, #0
 80162ea:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80162ec:	687b      	ldr	r3, [r7, #4]
 80162ee:	2b00      	cmp	r3, #0
 80162f0:	d106      	bne.n	8016300 <tcp_update_rcv_ann_wnd+0x1c>
 80162f2:	4b25      	ldr	r3, [pc, #148]	; (8016388 <tcp_update_rcv_ann_wnd+0xa4>)
 80162f4:	f240 32a6 	movw	r2, #934	; 0x3a6
 80162f8:	4924      	ldr	r1, [pc, #144]	; (801638c <tcp_update_rcv_ann_wnd+0xa8>)
 80162fa:	4825      	ldr	r0, [pc, #148]	; (8016390 <tcp_update_rcv_ann_wnd+0xac>)
 80162fc:	f00a ff20 	bl	8021140 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016304:	687a      	ldr	r2, [r7, #4]
 8016306:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8016308:	4413      	add	r3, r2
 801630a:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 801630c:	687b      	ldr	r3, [r7, #4]
 801630e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016310:	687a      	ldr	r2, [r7, #4]
 8016312:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8016314:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8016318:	bf28      	it	cs
 801631a:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 801631e:	b292      	uxth	r2, r2
 8016320:	4413      	add	r3, r2
 8016322:	68fa      	ldr	r2, [r7, #12]
 8016324:	1ad3      	subs	r3, r2, r3
 8016326:	2b00      	cmp	r3, #0
 8016328:	db08      	blt.n	801633c <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 801632a:	687b      	ldr	r3, [r7, #4]
 801632c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8016332:	687b      	ldr	r3, [r7, #4]
 8016334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016336:	68fa      	ldr	r2, [r7, #12]
 8016338:	1ad3      	subs	r3, r2, r3
 801633a:	e020      	b.n	801637e <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 801633c:	687b      	ldr	r3, [r7, #4]
 801633e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016340:	687b      	ldr	r3, [r7, #4]
 8016342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016344:	1ad3      	subs	r3, r2, r3
 8016346:	2b00      	cmp	r3, #0
 8016348:	dd03      	ble.n	8016352 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 801634a:	687b      	ldr	r3, [r7, #4]
 801634c:	2200      	movs	r2, #0
 801634e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8016350:	e014      	b.n	801637c <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8016352:	687b      	ldr	r3, [r7, #4]
 8016354:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016356:	687b      	ldr	r3, [r7, #4]
 8016358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801635a:	1ad3      	subs	r3, r2, r3
 801635c:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801635e:	68bb      	ldr	r3, [r7, #8]
 8016360:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8016364:	d306      	bcc.n	8016374 <tcp_update_rcv_ann_wnd+0x90>
 8016366:	4b08      	ldr	r3, [pc, #32]	; (8016388 <tcp_update_rcv_ann_wnd+0xa4>)
 8016368:	f240 32b6 	movw	r2, #950	; 0x3b6
 801636c:	4909      	ldr	r1, [pc, #36]	; (8016394 <tcp_update_rcv_ann_wnd+0xb0>)
 801636e:	4808      	ldr	r0, [pc, #32]	; (8016390 <tcp_update_rcv_ann_wnd+0xac>)
 8016370:	f00a fee6 	bl	8021140 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8016374:	68bb      	ldr	r3, [r7, #8]
 8016376:	b29a      	uxth	r2, r3
 8016378:	687b      	ldr	r3, [r7, #4]
 801637a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 801637c:	2300      	movs	r3, #0
  }
}
 801637e:	4618      	mov	r0, r3
 8016380:	3710      	adds	r7, #16
 8016382:	46bd      	mov	sp, r7
 8016384:	bd80      	pop	{r7, pc}
 8016386:	bf00      	nop
 8016388:	08025558 	.word	0x08025558
 801638c:	080257d4 	.word	0x080257d4
 8016390:	080255bc 	.word	0x080255bc
 8016394:	080257f8 	.word	0x080257f8

08016398 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8016398:	b580      	push	{r7, lr}
 801639a:	b084      	sub	sp, #16
 801639c:	af00      	add	r7, sp, #0
 801639e:	6078      	str	r0, [r7, #4]
 80163a0:	460b      	mov	r3, r1
 80163a2:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 80163a4:	687b      	ldr	r3, [r7, #4]
 80163a6:	2b00      	cmp	r3, #0
 80163a8:	d107      	bne.n	80163ba <tcp_recved+0x22>
 80163aa:	4b1f      	ldr	r3, [pc, #124]	; (8016428 <tcp_recved+0x90>)
 80163ac:	f240 32cf 	movw	r2, #975	; 0x3cf
 80163b0:	491e      	ldr	r1, [pc, #120]	; (801642c <tcp_recved+0x94>)
 80163b2:	481f      	ldr	r0, [pc, #124]	; (8016430 <tcp_recved+0x98>)
 80163b4:	f00a fec4 	bl	8021140 <iprintf>
 80163b8:	e032      	b.n	8016420 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80163ba:	687b      	ldr	r3, [r7, #4]
 80163bc:	7d1b      	ldrb	r3, [r3, #20]
 80163be:	2b01      	cmp	r3, #1
 80163c0:	d106      	bne.n	80163d0 <tcp_recved+0x38>
 80163c2:	4b19      	ldr	r3, [pc, #100]	; (8016428 <tcp_recved+0x90>)
 80163c4:	f240 32d3 	movw	r2, #979	; 0x3d3
 80163c8:	491a      	ldr	r1, [pc, #104]	; (8016434 <tcp_recved+0x9c>)
 80163ca:	4819      	ldr	r0, [pc, #100]	; (8016430 <tcp_recved+0x98>)
 80163cc:	f00a feb8 	bl	8021140 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 80163d0:	687b      	ldr	r3, [r7, #4]
 80163d2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80163d4:	887b      	ldrh	r3, [r7, #2]
 80163d6:	4413      	add	r3, r2
 80163d8:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 80163da:	89fb      	ldrh	r3, [r7, #14]
 80163dc:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80163e0:	d804      	bhi.n	80163ec <tcp_recved+0x54>
 80163e2:	687b      	ldr	r3, [r7, #4]
 80163e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80163e6:	89fa      	ldrh	r2, [r7, #14]
 80163e8:	429a      	cmp	r2, r3
 80163ea:	d204      	bcs.n	80163f6 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80163ec:	687b      	ldr	r3, [r7, #4]
 80163ee:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80163f2:	851a      	strh	r2, [r3, #40]	; 0x28
 80163f4:	e002      	b.n	80163fc <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 80163f6:	687b      	ldr	r3, [r7, #4]
 80163f8:	89fa      	ldrh	r2, [r7, #14]
 80163fa:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 80163fc:	6878      	ldr	r0, [r7, #4]
 80163fe:	f7ff ff71 	bl	80162e4 <tcp_update_rcv_ann_wnd>
 8016402:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8016404:	68bb      	ldr	r3, [r7, #8]
 8016406:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 801640a:	d309      	bcc.n	8016420 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 801640c:	687b      	ldr	r3, [r7, #4]
 801640e:	8b5b      	ldrh	r3, [r3, #26]
 8016410:	f043 0302 	orr.w	r3, r3, #2
 8016414:	b29a      	uxth	r2, r3
 8016416:	687b      	ldr	r3, [r7, #4]
 8016418:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801641a:	6878      	ldr	r0, [r7, #4]
 801641c:	f004 fcbe 	bl	801ad9c <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8016420:	3710      	adds	r7, #16
 8016422:	46bd      	mov	sp, r7
 8016424:	bd80      	pop	{r7, pc}
 8016426:	bf00      	nop
 8016428:	08025558 	.word	0x08025558
 801642c:	08025814 	.word	0x08025814
 8016430:	080255bc 	.word	0x080255bc
 8016434:	0802582c 	.word	0x0802582c

08016438 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8016438:	b480      	push	{r7}
 801643a:	b083      	sub	sp, #12
 801643c:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 801643e:	2300      	movs	r3, #0
 8016440:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8016442:	4b1e      	ldr	r3, [pc, #120]	; (80164bc <tcp_new_port+0x84>)
 8016444:	881b      	ldrh	r3, [r3, #0]
 8016446:	3301      	adds	r3, #1
 8016448:	b29a      	uxth	r2, r3
 801644a:	4b1c      	ldr	r3, [pc, #112]	; (80164bc <tcp_new_port+0x84>)
 801644c:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 801644e:	4b1b      	ldr	r3, [pc, #108]	; (80164bc <tcp_new_port+0x84>)
 8016450:	881b      	ldrh	r3, [r3, #0]
 8016452:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016456:	4293      	cmp	r3, r2
 8016458:	d103      	bne.n	8016462 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 801645a:	4b18      	ldr	r3, [pc, #96]	; (80164bc <tcp_new_port+0x84>)
 801645c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8016460:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8016462:	2300      	movs	r3, #0
 8016464:	71fb      	strb	r3, [r7, #7]
 8016466:	e01e      	b.n	80164a6 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8016468:	79fb      	ldrb	r3, [r7, #7]
 801646a:	4a15      	ldr	r2, [pc, #84]	; (80164c0 <tcp_new_port+0x88>)
 801646c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016470:	681b      	ldr	r3, [r3, #0]
 8016472:	603b      	str	r3, [r7, #0]
 8016474:	e011      	b.n	801649a <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8016476:	683b      	ldr	r3, [r7, #0]
 8016478:	8ada      	ldrh	r2, [r3, #22]
 801647a:	4b10      	ldr	r3, [pc, #64]	; (80164bc <tcp_new_port+0x84>)
 801647c:	881b      	ldrh	r3, [r3, #0]
 801647e:	429a      	cmp	r2, r3
 8016480:	d108      	bne.n	8016494 <tcp_new_port+0x5c>
        n++;
 8016482:	88bb      	ldrh	r3, [r7, #4]
 8016484:	3301      	adds	r3, #1
 8016486:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8016488:	88bb      	ldrh	r3, [r7, #4]
 801648a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801648e:	d3d8      	bcc.n	8016442 <tcp_new_port+0xa>
          return 0;
 8016490:	2300      	movs	r3, #0
 8016492:	e00d      	b.n	80164b0 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8016494:	683b      	ldr	r3, [r7, #0]
 8016496:	68db      	ldr	r3, [r3, #12]
 8016498:	603b      	str	r3, [r7, #0]
 801649a:	683b      	ldr	r3, [r7, #0]
 801649c:	2b00      	cmp	r3, #0
 801649e:	d1ea      	bne.n	8016476 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 80164a0:	79fb      	ldrb	r3, [r7, #7]
 80164a2:	3301      	adds	r3, #1
 80164a4:	71fb      	strb	r3, [r7, #7]
 80164a6:	79fb      	ldrb	r3, [r7, #7]
 80164a8:	2b03      	cmp	r3, #3
 80164aa:	d9dd      	bls.n	8016468 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 80164ac:	4b03      	ldr	r3, [pc, #12]	; (80164bc <tcp_new_port+0x84>)
 80164ae:	881b      	ldrh	r3, [r3, #0]
}
 80164b0:	4618      	mov	r0, r3
 80164b2:	370c      	adds	r7, #12
 80164b4:	46bd      	mov	sp, r7
 80164b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164ba:	4770      	bx	lr
 80164bc:	24000028 	.word	0x24000028
 80164c0:	08027228 	.word	0x08027228

080164c4 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 80164c4:	b580      	push	{r7, lr}
 80164c6:	b08a      	sub	sp, #40	; 0x28
 80164c8:	af00      	add	r7, sp, #0
 80164ca:	60f8      	str	r0, [r7, #12]
 80164cc:	60b9      	str	r1, [r7, #8]
 80164ce:	603b      	str	r3, [r7, #0]
 80164d0:	4613      	mov	r3, r2
 80164d2:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 80164d4:	2300      	movs	r3, #0
 80164d6:	627b      	str	r3, [r7, #36]	; 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 80164d8:	68fb      	ldr	r3, [r7, #12]
 80164da:	2b00      	cmp	r3, #0
 80164dc:	d109      	bne.n	80164f2 <tcp_connect+0x2e>
 80164de:	4b7d      	ldr	r3, [pc, #500]	; (80166d4 <tcp_connect+0x210>)
 80164e0:	f240 4235 	movw	r2, #1077	; 0x435
 80164e4:	497c      	ldr	r1, [pc, #496]	; (80166d8 <tcp_connect+0x214>)
 80164e6:	487d      	ldr	r0, [pc, #500]	; (80166dc <tcp_connect+0x218>)
 80164e8:	f00a fe2a 	bl	8021140 <iprintf>
 80164ec:	f06f 030f 	mvn.w	r3, #15
 80164f0:	e0ec      	b.n	80166cc <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 80164f2:	68bb      	ldr	r3, [r7, #8]
 80164f4:	2b00      	cmp	r3, #0
 80164f6:	d109      	bne.n	801650c <tcp_connect+0x48>
 80164f8:	4b76      	ldr	r3, [pc, #472]	; (80166d4 <tcp_connect+0x210>)
 80164fa:	f240 4236 	movw	r2, #1078	; 0x436
 80164fe:	4978      	ldr	r1, [pc, #480]	; (80166e0 <tcp_connect+0x21c>)
 8016500:	4876      	ldr	r0, [pc, #472]	; (80166dc <tcp_connect+0x218>)
 8016502:	f00a fe1d 	bl	8021140 <iprintf>
 8016506:	f06f 030f 	mvn.w	r3, #15
 801650a:	e0df      	b.n	80166cc <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 801650c:	68fb      	ldr	r3, [r7, #12]
 801650e:	7d1b      	ldrb	r3, [r3, #20]
 8016510:	2b00      	cmp	r3, #0
 8016512:	d009      	beq.n	8016528 <tcp_connect+0x64>
 8016514:	4b6f      	ldr	r3, [pc, #444]	; (80166d4 <tcp_connect+0x210>)
 8016516:	f44f 6287 	mov.w	r2, #1080	; 0x438
 801651a:	4972      	ldr	r1, [pc, #456]	; (80166e4 <tcp_connect+0x220>)
 801651c:	486f      	ldr	r0, [pc, #444]	; (80166dc <tcp_connect+0x218>)
 801651e:	f00a fe0f 	bl	8021140 <iprintf>
 8016522:	f06f 0309 	mvn.w	r3, #9
 8016526:	e0d1      	b.n	80166cc <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8016528:	68bb      	ldr	r3, [r7, #8]
 801652a:	2b00      	cmp	r3, #0
 801652c:	d002      	beq.n	8016534 <tcp_connect+0x70>
 801652e:	68bb      	ldr	r3, [r7, #8]
 8016530:	681b      	ldr	r3, [r3, #0]
 8016532:	e000      	b.n	8016536 <tcp_connect+0x72>
 8016534:	2300      	movs	r3, #0
 8016536:	68fa      	ldr	r2, [r7, #12]
 8016538:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 801653a:	68fb      	ldr	r3, [r7, #12]
 801653c:	88fa      	ldrh	r2, [r7, #6]
 801653e:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8016540:	68fb      	ldr	r3, [r7, #12]
 8016542:	7a1b      	ldrb	r3, [r3, #8]
 8016544:	2b00      	cmp	r3, #0
 8016546:	d006      	beq.n	8016556 <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 8016548:	68fb      	ldr	r3, [r7, #12]
 801654a:	7a1b      	ldrb	r3, [r3, #8]
 801654c:	4618      	mov	r0, r3
 801654e:	f7fd fa51 	bl	80139f4 <netif_get_by_index>
 8016552:	6278      	str	r0, [r7, #36]	; 0x24
 8016554:	e005      	b.n	8016562 <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8016556:	68fb      	ldr	r3, [r7, #12]
 8016558:	3304      	adds	r3, #4
 801655a:	4618      	mov	r0, r3
 801655c:	f7fa ff52 	bl	8011404 <ip4_route>
 8016560:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if (netif == NULL) {
 8016562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016564:	2b00      	cmp	r3, #0
 8016566:	d102      	bne.n	801656e <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 8016568:	f06f 0303 	mvn.w	r3, #3
 801656c:	e0ae      	b.n	80166cc <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 801656e:	68fb      	ldr	r3, [r7, #12]
 8016570:	2b00      	cmp	r3, #0
 8016572:	d003      	beq.n	801657c <tcp_connect+0xb8>
 8016574:	68fb      	ldr	r3, [r7, #12]
 8016576:	681b      	ldr	r3, [r3, #0]
 8016578:	2b00      	cmp	r3, #0
 801657a:	d111      	bne.n	80165a0 <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 801657c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801657e:	2b00      	cmp	r3, #0
 8016580:	d002      	beq.n	8016588 <tcp_connect+0xc4>
 8016582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016584:	3304      	adds	r3, #4
 8016586:	e000      	b.n	801658a <tcp_connect+0xc6>
 8016588:	2300      	movs	r3, #0
 801658a:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 801658c:	69fb      	ldr	r3, [r7, #28]
 801658e:	2b00      	cmp	r3, #0
 8016590:	d102      	bne.n	8016598 <tcp_connect+0xd4>
      return ERR_RTE;
 8016592:	f06f 0303 	mvn.w	r3, #3
 8016596:	e099      	b.n	80166cc <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8016598:	69fb      	ldr	r3, [r7, #28]
 801659a:	681a      	ldr	r2, [r3, #0]
 801659c:	68fb      	ldr	r3, [r7, #12]
 801659e:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 80165a0:	68fb      	ldr	r3, [r7, #12]
 80165a2:	8adb      	ldrh	r3, [r3, #22]
 80165a4:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 80165a6:	68fb      	ldr	r3, [r7, #12]
 80165a8:	8adb      	ldrh	r3, [r3, #22]
 80165aa:	2b00      	cmp	r3, #0
 80165ac:	d10c      	bne.n	80165c8 <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 80165ae:	f7ff ff43 	bl	8016438 <tcp_new_port>
 80165b2:	4603      	mov	r3, r0
 80165b4:	461a      	mov	r2, r3
 80165b6:	68fb      	ldr	r3, [r7, #12]
 80165b8:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 80165ba:	68fb      	ldr	r3, [r7, #12]
 80165bc:	8adb      	ldrh	r3, [r3, #22]
 80165be:	2b00      	cmp	r3, #0
 80165c0:	d102      	bne.n	80165c8 <tcp_connect+0x104>
      return ERR_BUF;
 80165c2:	f06f 0301 	mvn.w	r3, #1
 80165c6:	e081      	b.n	80166cc <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 80165c8:	68f8      	ldr	r0, [r7, #12]
 80165ca:	f001 f863 	bl	8017694 <tcp_next_iss>
 80165ce:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 80165d0:	68fb      	ldr	r3, [r7, #12]
 80165d2:	2200      	movs	r2, #0
 80165d4:	625a      	str	r2, [r3, #36]	; 0x24
  pcb->snd_nxt = iss;
 80165d6:	68fb      	ldr	r3, [r7, #12]
 80165d8:	697a      	ldr	r2, [r7, #20]
 80165da:	651a      	str	r2, [r3, #80]	; 0x50
  pcb->lastack = iss - 1;
 80165dc:	697b      	ldr	r3, [r7, #20]
 80165de:	1e5a      	subs	r2, r3, #1
 80165e0:	68fb      	ldr	r3, [r7, #12]
 80165e2:	645a      	str	r2, [r3, #68]	; 0x44
  pcb->snd_wl2 = iss - 1;
 80165e4:	697b      	ldr	r3, [r7, #20]
 80165e6:	1e5a      	subs	r2, r3, #1
 80165e8:	68fb      	ldr	r3, [r7, #12]
 80165ea:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 80165ec:	697b      	ldr	r3, [r7, #20]
 80165ee:	1e5a      	subs	r2, r3, #1
 80165f0:	68fb      	ldr	r3, [r7, #12]
 80165f2:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 80165f4:	68fb      	ldr	r3, [r7, #12]
 80165f6:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80165fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80165fc:	68fb      	ldr	r3, [r7, #12]
 80165fe:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8016600:	68fb      	ldr	r3, [r7, #12]
 8016602:	851a      	strh	r2, [r3, #40]	; 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8016604:	68fb      	ldr	r3, [r7, #12]
 8016606:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016608:	68fb      	ldr	r3, [r7, #12]
 801660a:	62da      	str	r2, [r3, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 801660c:	68fb      	ldr	r3, [r7, #12]
 801660e:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8016612:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 8016616:	68fb      	ldr	r3, [r7, #12]
 8016618:	f44f 7206 	mov.w	r2, #536	; 0x218
 801661c:	865a      	strh	r2, [r3, #50]	; 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 801661e:	68fb      	ldr	r3, [r7, #12]
 8016620:	8e58      	ldrh	r0, [r3, #50]	; 0x32
 8016622:	68fb      	ldr	r3, [r7, #12]
 8016624:	3304      	adds	r3, #4
 8016626:	461a      	mov	r2, r3
 8016628:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801662a:	f001 f859 	bl	80176e0 <tcp_eff_send_mss_netif>
 801662e:	4603      	mov	r3, r0
 8016630:	461a      	mov	r2, r3
 8016632:	68fb      	ldr	r3, [r7, #12]
 8016634:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 8016636:	68fb      	ldr	r3, [r7, #12]
 8016638:	2201      	movs	r2, #1
 801663a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 801663e:	68fb      	ldr	r3, [r7, #12]
 8016640:	683a      	ldr	r2, [r7, #0]
 8016642:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 8016646:	2102      	movs	r1, #2
 8016648:	68f8      	ldr	r0, [r7, #12]
 801664a:	f004 fab9 	bl	801abc0 <tcp_enqueue_flags>
 801664e:	4603      	mov	r3, r0
 8016650:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 8016652:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016656:	2b00      	cmp	r3, #0
 8016658:	d136      	bne.n	80166c8 <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 801665a:	68fb      	ldr	r3, [r7, #12]
 801665c:	2202      	movs	r2, #2
 801665e:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 8016660:	8b7b      	ldrh	r3, [r7, #26]
 8016662:	2b00      	cmp	r3, #0
 8016664:	d021      	beq.n	80166aa <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 8016666:	4b20      	ldr	r3, [pc, #128]	; (80166e8 <tcp_connect+0x224>)
 8016668:	681b      	ldr	r3, [r3, #0]
 801666a:	68fa      	ldr	r2, [r7, #12]
 801666c:	429a      	cmp	r2, r3
 801666e:	d105      	bne.n	801667c <tcp_connect+0x1b8>
 8016670:	4b1d      	ldr	r3, [pc, #116]	; (80166e8 <tcp_connect+0x224>)
 8016672:	681b      	ldr	r3, [r3, #0]
 8016674:	68db      	ldr	r3, [r3, #12]
 8016676:	4a1c      	ldr	r2, [pc, #112]	; (80166e8 <tcp_connect+0x224>)
 8016678:	6013      	str	r3, [r2, #0]
 801667a:	e013      	b.n	80166a4 <tcp_connect+0x1e0>
 801667c:	4b1a      	ldr	r3, [pc, #104]	; (80166e8 <tcp_connect+0x224>)
 801667e:	681b      	ldr	r3, [r3, #0]
 8016680:	623b      	str	r3, [r7, #32]
 8016682:	e00c      	b.n	801669e <tcp_connect+0x1da>
 8016684:	6a3b      	ldr	r3, [r7, #32]
 8016686:	68db      	ldr	r3, [r3, #12]
 8016688:	68fa      	ldr	r2, [r7, #12]
 801668a:	429a      	cmp	r2, r3
 801668c:	d104      	bne.n	8016698 <tcp_connect+0x1d4>
 801668e:	68fb      	ldr	r3, [r7, #12]
 8016690:	68da      	ldr	r2, [r3, #12]
 8016692:	6a3b      	ldr	r3, [r7, #32]
 8016694:	60da      	str	r2, [r3, #12]
 8016696:	e005      	b.n	80166a4 <tcp_connect+0x1e0>
 8016698:	6a3b      	ldr	r3, [r7, #32]
 801669a:	68db      	ldr	r3, [r3, #12]
 801669c:	623b      	str	r3, [r7, #32]
 801669e:	6a3b      	ldr	r3, [r7, #32]
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	d1ef      	bne.n	8016684 <tcp_connect+0x1c0>
 80166a4:	68fb      	ldr	r3, [r7, #12]
 80166a6:	2200      	movs	r2, #0
 80166a8:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 80166aa:	4b10      	ldr	r3, [pc, #64]	; (80166ec <tcp_connect+0x228>)
 80166ac:	681a      	ldr	r2, [r3, #0]
 80166ae:	68fb      	ldr	r3, [r7, #12]
 80166b0:	60da      	str	r2, [r3, #12]
 80166b2:	4a0e      	ldr	r2, [pc, #56]	; (80166ec <tcp_connect+0x228>)
 80166b4:	68fb      	ldr	r3, [r7, #12]
 80166b6:	6013      	str	r3, [r2, #0]
 80166b8:	f005 fcac 	bl	801c014 <tcp_timer_needed>
 80166bc:	4b0c      	ldr	r3, [pc, #48]	; (80166f0 <tcp_connect+0x22c>)
 80166be:	2201      	movs	r2, #1
 80166c0:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 80166c2:	68f8      	ldr	r0, [r7, #12]
 80166c4:	f004 fb6a 	bl	801ad9c <tcp_output>
  }
  return ret;
 80166c8:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 80166cc:	4618      	mov	r0, r3
 80166ce:	3728      	adds	r7, #40	; 0x28
 80166d0:	46bd      	mov	sp, r7
 80166d2:	bd80      	pop	{r7, pc}
 80166d4:	08025558 	.word	0x08025558
 80166d8:	08025854 	.word	0x08025854
 80166dc:	080255bc 	.word	0x080255bc
 80166e0:	08025870 	.word	0x08025870
 80166e4:	0802588c 	.word	0x0802588c
 80166e8:	24048e94 	.word	0x24048e94
 80166ec:	24048e88 	.word	0x24048e88
 80166f0:	24048e84 	.word	0x24048e84

080166f4 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80166f4:	b5b0      	push	{r4, r5, r7, lr}
 80166f6:	b090      	sub	sp, #64	; 0x40
 80166f8:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80166fa:	2300      	movs	r3, #0
 80166fc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8016700:	4b94      	ldr	r3, [pc, #592]	; (8016954 <tcp_slowtmr+0x260>)
 8016702:	681b      	ldr	r3, [r3, #0]
 8016704:	3301      	adds	r3, #1
 8016706:	4a93      	ldr	r2, [pc, #588]	; (8016954 <tcp_slowtmr+0x260>)
 8016708:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 801670a:	4b93      	ldr	r3, [pc, #588]	; (8016958 <tcp_slowtmr+0x264>)
 801670c:	781b      	ldrb	r3, [r3, #0]
 801670e:	3301      	adds	r3, #1
 8016710:	b2da      	uxtb	r2, r3
 8016712:	4b91      	ldr	r3, [pc, #580]	; (8016958 <tcp_slowtmr+0x264>)
 8016714:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8016716:	2300      	movs	r3, #0
 8016718:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 801671a:	4b90      	ldr	r3, [pc, #576]	; (801695c <tcp_slowtmr+0x268>)
 801671c:	681b      	ldr	r3, [r3, #0]
 801671e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8016720:	e29d      	b.n	8016c5e <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8016722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016724:	7d1b      	ldrb	r3, [r3, #20]
 8016726:	2b00      	cmp	r3, #0
 8016728:	d106      	bne.n	8016738 <tcp_slowtmr+0x44>
 801672a:	4b8d      	ldr	r3, [pc, #564]	; (8016960 <tcp_slowtmr+0x26c>)
 801672c:	f240 42be 	movw	r2, #1214	; 0x4be
 8016730:	498c      	ldr	r1, [pc, #560]	; (8016964 <tcp_slowtmr+0x270>)
 8016732:	488d      	ldr	r0, [pc, #564]	; (8016968 <tcp_slowtmr+0x274>)
 8016734:	f00a fd04 	bl	8021140 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8016738:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801673a:	7d1b      	ldrb	r3, [r3, #20]
 801673c:	2b01      	cmp	r3, #1
 801673e:	d106      	bne.n	801674e <tcp_slowtmr+0x5a>
 8016740:	4b87      	ldr	r3, [pc, #540]	; (8016960 <tcp_slowtmr+0x26c>)
 8016742:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8016746:	4989      	ldr	r1, [pc, #548]	; (801696c <tcp_slowtmr+0x278>)
 8016748:	4887      	ldr	r0, [pc, #540]	; (8016968 <tcp_slowtmr+0x274>)
 801674a:	f00a fcf9 	bl	8021140 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801674e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016750:	7d1b      	ldrb	r3, [r3, #20]
 8016752:	2b0a      	cmp	r3, #10
 8016754:	d106      	bne.n	8016764 <tcp_slowtmr+0x70>
 8016756:	4b82      	ldr	r3, [pc, #520]	; (8016960 <tcp_slowtmr+0x26c>)
 8016758:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 801675c:	4984      	ldr	r1, [pc, #528]	; (8016970 <tcp_slowtmr+0x27c>)
 801675e:	4882      	ldr	r0, [pc, #520]	; (8016968 <tcp_slowtmr+0x274>)
 8016760:	f00a fcee 	bl	8021140 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8016764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016766:	7f9a      	ldrb	r2, [r3, #30]
 8016768:	4b7b      	ldr	r3, [pc, #492]	; (8016958 <tcp_slowtmr+0x264>)
 801676a:	781b      	ldrb	r3, [r3, #0]
 801676c:	429a      	cmp	r2, r3
 801676e:	d105      	bne.n	801677c <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8016770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016772:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8016774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016776:	68db      	ldr	r3, [r3, #12]
 8016778:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 801677a:	e270      	b.n	8016c5e <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 801677c:	4b76      	ldr	r3, [pc, #472]	; (8016958 <tcp_slowtmr+0x264>)
 801677e:	781a      	ldrb	r2, [r3, #0]
 8016780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016782:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8016784:	2300      	movs	r3, #0
 8016786:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 801678a:	2300      	movs	r3, #0
 801678c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8016790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016792:	7d1b      	ldrb	r3, [r3, #20]
 8016794:	2b02      	cmp	r3, #2
 8016796:	d10a      	bne.n	80167ae <tcp_slowtmr+0xba>
 8016798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801679a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801679e:	2b05      	cmp	r3, #5
 80167a0:	d905      	bls.n	80167ae <tcp_slowtmr+0xba>
      ++pcb_remove;
 80167a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80167a6:	3301      	adds	r3, #1
 80167a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80167ac:	e11e      	b.n	80169ec <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 80167ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80167b0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80167b4:	2b0b      	cmp	r3, #11
 80167b6:	d905      	bls.n	80167c4 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 80167b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80167bc:	3301      	adds	r3, #1
 80167be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80167c2:	e113      	b.n	80169ec <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 80167c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80167c6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80167ca:	2b00      	cmp	r3, #0
 80167cc:	d075      	beq.n	80168ba <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 80167ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80167d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80167d2:	2b00      	cmp	r3, #0
 80167d4:	d006      	beq.n	80167e4 <tcp_slowtmr+0xf0>
 80167d6:	4b62      	ldr	r3, [pc, #392]	; (8016960 <tcp_slowtmr+0x26c>)
 80167d8:	f240 42d4 	movw	r2, #1236	; 0x4d4
 80167dc:	4965      	ldr	r1, [pc, #404]	; (8016974 <tcp_slowtmr+0x280>)
 80167de:	4862      	ldr	r0, [pc, #392]	; (8016968 <tcp_slowtmr+0x274>)
 80167e0:	f00a fcae 	bl	8021140 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80167e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80167e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80167e8:	2b00      	cmp	r3, #0
 80167ea:	d106      	bne.n	80167fa <tcp_slowtmr+0x106>
 80167ec:	4b5c      	ldr	r3, [pc, #368]	; (8016960 <tcp_slowtmr+0x26c>)
 80167ee:	f240 42d5 	movw	r2, #1237	; 0x4d5
 80167f2:	4961      	ldr	r1, [pc, #388]	; (8016978 <tcp_slowtmr+0x284>)
 80167f4:	485c      	ldr	r0, [pc, #368]	; (8016968 <tcp_slowtmr+0x274>)
 80167f6:	f00a fca3 	bl	8021140 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80167fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80167fc:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8016800:	2b0b      	cmp	r3, #11
 8016802:	d905      	bls.n	8016810 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8016804:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016808:	3301      	adds	r3, #1
 801680a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801680e:	e0ed      	b.n	80169ec <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8016810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016812:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8016816:	3b01      	subs	r3, #1
 8016818:	4a58      	ldr	r2, [pc, #352]	; (801697c <tcp_slowtmr+0x288>)
 801681a:	5cd3      	ldrb	r3, [r2, r3]
 801681c:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 801681e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016820:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8016824:	7c7a      	ldrb	r2, [r7, #17]
 8016826:	429a      	cmp	r2, r3
 8016828:	d907      	bls.n	801683a <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 801682a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801682c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8016830:	3301      	adds	r3, #1
 8016832:	b2da      	uxtb	r2, r3
 8016834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016836:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 801683a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801683c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8016840:	7c7a      	ldrb	r2, [r7, #17]
 8016842:	429a      	cmp	r2, r3
 8016844:	f200 80d2 	bhi.w	80169ec <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8016848:	2301      	movs	r3, #1
 801684a:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 801684c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801684e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016852:	2b00      	cmp	r3, #0
 8016854:	d108      	bne.n	8016868 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8016856:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016858:	f005 f95a 	bl	801bb10 <tcp_zero_window_probe>
 801685c:	4603      	mov	r3, r0
 801685e:	2b00      	cmp	r3, #0
 8016860:	d014      	beq.n	801688c <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8016862:	2300      	movs	r3, #0
 8016864:	623b      	str	r3, [r7, #32]
 8016866:	e011      	b.n	801688c <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8016868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801686a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801686e:	4619      	mov	r1, r3
 8016870:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016872:	f004 f80d 	bl	801a890 <tcp_split_unsent_seg>
 8016876:	4603      	mov	r3, r0
 8016878:	2b00      	cmp	r3, #0
 801687a:	d107      	bne.n	801688c <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 801687c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801687e:	f004 fa8d 	bl	801ad9c <tcp_output>
 8016882:	4603      	mov	r3, r0
 8016884:	2b00      	cmp	r3, #0
 8016886:	d101      	bne.n	801688c <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8016888:	2300      	movs	r3, #0
 801688a:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 801688c:	6a3b      	ldr	r3, [r7, #32]
 801688e:	2b00      	cmp	r3, #0
 8016890:	f000 80ac 	beq.w	80169ec <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8016894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016896:	2200      	movs	r2, #0
 8016898:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801689c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801689e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80168a2:	2b06      	cmp	r3, #6
 80168a4:	f200 80a2 	bhi.w	80169ec <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 80168a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80168aa:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80168ae:	3301      	adds	r3, #1
 80168b0:	b2da      	uxtb	r2, r3
 80168b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80168b4:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 80168b8:	e098      	b.n	80169ec <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 80168ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80168bc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80168c0:	2b00      	cmp	r3, #0
 80168c2:	db0f      	blt.n	80168e4 <tcp_slowtmr+0x1f0>
 80168c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80168c6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80168ca:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80168ce:	4293      	cmp	r3, r2
 80168d0:	d008      	beq.n	80168e4 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 80168d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80168d4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80168d8:	b29b      	uxth	r3, r3
 80168da:	3301      	adds	r3, #1
 80168dc:	b29b      	uxth	r3, r3
 80168de:	b21a      	sxth	r2, r3
 80168e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80168e2:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 80168e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80168e6:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 80168ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80168ec:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80168f0:	429a      	cmp	r2, r3
 80168f2:	db7b      	blt.n	80169ec <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80168f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80168f6:	f004 fd49 	bl	801b38c <tcp_rexmit_rto_prepare>
 80168fa:	4603      	mov	r3, r0
 80168fc:	2b00      	cmp	r3, #0
 80168fe:	d007      	beq.n	8016910 <tcp_slowtmr+0x21c>
 8016900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016902:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016904:	2b00      	cmp	r3, #0
 8016906:	d171      	bne.n	80169ec <tcp_slowtmr+0x2f8>
 8016908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801690a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801690c:	2b00      	cmp	r3, #0
 801690e:	d06d      	beq.n	80169ec <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8016910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016912:	7d1b      	ldrb	r3, [r3, #20]
 8016914:	2b02      	cmp	r3, #2
 8016916:	d03a      	beq.n	801698e <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8016918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801691a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801691e:	2b0c      	cmp	r3, #12
 8016920:	bf28      	it	cs
 8016922:	230c      	movcs	r3, #12
 8016924:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8016926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016928:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801692c:	10db      	asrs	r3, r3, #3
 801692e:	b21b      	sxth	r3, r3
 8016930:	461a      	mov	r2, r3
 8016932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016934:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8016938:	4413      	add	r3, r2
 801693a:	7efa      	ldrb	r2, [r7, #27]
 801693c:	4910      	ldr	r1, [pc, #64]	; (8016980 <tcp_slowtmr+0x28c>)
 801693e:	5c8a      	ldrb	r2, [r1, r2]
 8016940:	4093      	lsls	r3, r2
 8016942:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8016944:	697b      	ldr	r3, [r7, #20]
 8016946:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 801694a:	4293      	cmp	r3, r2
 801694c:	dc1a      	bgt.n	8016984 <tcp_slowtmr+0x290>
 801694e:	697b      	ldr	r3, [r7, #20]
 8016950:	b21a      	sxth	r2, r3
 8016952:	e019      	b.n	8016988 <tcp_slowtmr+0x294>
 8016954:	24048e8c 	.word	0x24048e8c
 8016958:	24040761 	.word	0x24040761
 801695c:	24048e88 	.word	0x24048e88
 8016960:	08025558 	.word	0x08025558
 8016964:	080258bc 	.word	0x080258bc
 8016968:	080255bc 	.word	0x080255bc
 801696c:	080258e8 	.word	0x080258e8
 8016970:	08025914 	.word	0x08025914
 8016974:	08025944 	.word	0x08025944
 8016978:	08025978 	.word	0x08025978
 801697c:	08027220 	.word	0x08027220
 8016980:	08027210 	.word	0x08027210
 8016984:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8016988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801698a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 801698e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016990:	2200      	movs	r2, #0
 8016992:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8016994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016996:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801699a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801699c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80169a0:	4293      	cmp	r3, r2
 80169a2:	bf28      	it	cs
 80169a4:	4613      	movcs	r3, r2
 80169a6:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80169a8:	8a7b      	ldrh	r3, [r7, #18]
 80169aa:	085b      	lsrs	r3, r3, #1
 80169ac:	b29a      	uxth	r2, r3
 80169ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169b0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80169b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169b6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80169ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80169be:	005b      	lsls	r3, r3, #1
 80169c0:	b29b      	uxth	r3, r3
 80169c2:	429a      	cmp	r2, r3
 80169c4:	d206      	bcs.n	80169d4 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 80169c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80169ca:	005b      	lsls	r3, r3, #1
 80169cc:	b29a      	uxth	r2, r3
 80169ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169d0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 80169d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169d6:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80169d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169da:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 80169de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169e0:	2200      	movs	r2, #0
 80169e2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 80169e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80169e8:	f004 fd40 	bl	801b46c <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 80169ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169ee:	7d1b      	ldrb	r3, [r3, #20]
 80169f0:	2b06      	cmp	r3, #6
 80169f2:	d111      	bne.n	8016a18 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 80169f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169f6:	8b5b      	ldrh	r3, [r3, #26]
 80169f8:	f003 0310 	and.w	r3, r3, #16
 80169fc:	2b00      	cmp	r3, #0
 80169fe:	d00b      	beq.n	8016a18 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016a00:	4b9c      	ldr	r3, [pc, #624]	; (8016c74 <tcp_slowtmr+0x580>)
 8016a02:	681a      	ldr	r2, [r3, #0]
 8016a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a06:	6a1b      	ldr	r3, [r3, #32]
 8016a08:	1ad3      	subs	r3, r2, r3
 8016a0a:	2b28      	cmp	r3, #40	; 0x28
 8016a0c:	d904      	bls.n	8016a18 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8016a0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016a12:	3301      	adds	r3, #1
 8016a14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8016a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a1a:	7a5b      	ldrb	r3, [r3, #9]
 8016a1c:	f003 0308 	and.w	r3, r3, #8
 8016a20:	2b00      	cmp	r3, #0
 8016a22:	d04a      	beq.n	8016aba <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 8016a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a26:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8016a28:	2b04      	cmp	r3, #4
 8016a2a:	d003      	beq.n	8016a34 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8016a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a2e:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8016a30:	2b07      	cmp	r3, #7
 8016a32:	d142      	bne.n	8016aba <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016a34:	4b8f      	ldr	r3, [pc, #572]	; (8016c74 <tcp_slowtmr+0x580>)
 8016a36:	681a      	ldr	r2, [r3, #0]
 8016a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a3a:	6a1b      	ldr	r3, [r3, #32]
 8016a3c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8016a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a40:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8016a44:	4b8c      	ldr	r3, [pc, #560]	; (8016c78 <tcp_slowtmr+0x584>)
 8016a46:	440b      	add	r3, r1
 8016a48:	498c      	ldr	r1, [pc, #560]	; (8016c7c <tcp_slowtmr+0x588>)
 8016a4a:	fba1 1303 	umull	r1, r3, r1, r3
 8016a4e:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016a50:	429a      	cmp	r2, r3
 8016a52:	d90a      	bls.n	8016a6a <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8016a54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016a58:	3301      	adds	r3, #1
 8016a5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8016a5e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016a62:	3301      	adds	r3, #1
 8016a64:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8016a68:	e027      	b.n	8016aba <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016a6a:	4b82      	ldr	r3, [pc, #520]	; (8016c74 <tcp_slowtmr+0x580>)
 8016a6c:	681a      	ldr	r2, [r3, #0]
 8016a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a70:	6a1b      	ldr	r3, [r3, #32]
 8016a72:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8016a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a76:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8016a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a7c:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8016a80:	4618      	mov	r0, r3
 8016a82:	4b7f      	ldr	r3, [pc, #508]	; (8016c80 <tcp_slowtmr+0x58c>)
 8016a84:	fb03 f300 	mul.w	r3, r3, r0
 8016a88:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8016a8a:	497c      	ldr	r1, [pc, #496]	; (8016c7c <tcp_slowtmr+0x588>)
 8016a8c:	fba1 1303 	umull	r1, r3, r1, r3
 8016a90:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016a92:	429a      	cmp	r2, r3
 8016a94:	d911      	bls.n	8016aba <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 8016a96:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016a98:	f004 fffa 	bl	801ba90 <tcp_keepalive>
 8016a9c:	4603      	mov	r3, r0
 8016a9e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 8016aa2:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8016aa6:	2b00      	cmp	r3, #0
 8016aa8:	d107      	bne.n	8016aba <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 8016aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016aac:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8016ab0:	3301      	adds	r3, #1
 8016ab2:	b2da      	uxtb	r2, r3
 8016ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ab6:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8016aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016abc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016abe:	2b00      	cmp	r3, #0
 8016ac0:	d011      	beq.n	8016ae6 <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8016ac2:	4b6c      	ldr	r3, [pc, #432]	; (8016c74 <tcp_slowtmr+0x580>)
 8016ac4:	681a      	ldr	r2, [r3, #0]
 8016ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ac8:	6a1b      	ldr	r3, [r3, #32]
 8016aca:	1ad2      	subs	r2, r2, r3
 8016acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ace:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8016ad2:	4619      	mov	r1, r3
 8016ad4:	460b      	mov	r3, r1
 8016ad6:	005b      	lsls	r3, r3, #1
 8016ad8:	440b      	add	r3, r1
 8016ada:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8016adc:	429a      	cmp	r2, r3
 8016ade:	d302      	bcc.n	8016ae6 <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8016ae0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016ae2:	f000 fea7 	bl	8017834 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8016ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ae8:	7d1b      	ldrb	r3, [r3, #20]
 8016aea:	2b03      	cmp	r3, #3
 8016aec:	d10b      	bne.n	8016b06 <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016aee:	4b61      	ldr	r3, [pc, #388]	; (8016c74 <tcp_slowtmr+0x580>)
 8016af0:	681a      	ldr	r2, [r3, #0]
 8016af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016af4:	6a1b      	ldr	r3, [r3, #32]
 8016af6:	1ad3      	subs	r3, r2, r3
 8016af8:	2b28      	cmp	r3, #40	; 0x28
 8016afa:	d904      	bls.n	8016b06 <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8016afc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016b00:	3301      	adds	r3, #1
 8016b02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8016b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b08:	7d1b      	ldrb	r3, [r3, #20]
 8016b0a:	2b09      	cmp	r3, #9
 8016b0c:	d10b      	bne.n	8016b26 <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8016b0e:	4b59      	ldr	r3, [pc, #356]	; (8016c74 <tcp_slowtmr+0x580>)
 8016b10:	681a      	ldr	r2, [r3, #0]
 8016b12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b14:	6a1b      	ldr	r3, [r3, #32]
 8016b16:	1ad3      	subs	r3, r2, r3
 8016b18:	2bf0      	cmp	r3, #240	; 0xf0
 8016b1a:	d904      	bls.n	8016b26 <tcp_slowtmr+0x432>
        ++pcb_remove;
 8016b1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016b20:	3301      	adds	r3, #1
 8016b22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8016b26:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016b2a:	2b00      	cmp	r3, #0
 8016b2c:	d060      	beq.n	8016bf0 <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8016b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016b34:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8016b36:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016b38:	f000 fcc8 	bl	80174cc <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8016b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016b3e:	2b00      	cmp	r3, #0
 8016b40:	d010      	beq.n	8016b64 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8016b42:	4b50      	ldr	r3, [pc, #320]	; (8016c84 <tcp_slowtmr+0x590>)
 8016b44:	681b      	ldr	r3, [r3, #0]
 8016b46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016b48:	429a      	cmp	r2, r3
 8016b4a:	d106      	bne.n	8016b5a <tcp_slowtmr+0x466>
 8016b4c:	4b4e      	ldr	r3, [pc, #312]	; (8016c88 <tcp_slowtmr+0x594>)
 8016b4e:	f240 526d 	movw	r2, #1389	; 0x56d
 8016b52:	494e      	ldr	r1, [pc, #312]	; (8016c8c <tcp_slowtmr+0x598>)
 8016b54:	484e      	ldr	r0, [pc, #312]	; (8016c90 <tcp_slowtmr+0x59c>)
 8016b56:	f00a faf3 	bl	8021140 <iprintf>
        prev->next = pcb->next;
 8016b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b5c:	68da      	ldr	r2, [r3, #12]
 8016b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016b60:	60da      	str	r2, [r3, #12]
 8016b62:	e00f      	b.n	8016b84 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8016b64:	4b47      	ldr	r3, [pc, #284]	; (8016c84 <tcp_slowtmr+0x590>)
 8016b66:	681b      	ldr	r3, [r3, #0]
 8016b68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016b6a:	429a      	cmp	r2, r3
 8016b6c:	d006      	beq.n	8016b7c <tcp_slowtmr+0x488>
 8016b6e:	4b46      	ldr	r3, [pc, #280]	; (8016c88 <tcp_slowtmr+0x594>)
 8016b70:	f240 5271 	movw	r2, #1393	; 0x571
 8016b74:	4947      	ldr	r1, [pc, #284]	; (8016c94 <tcp_slowtmr+0x5a0>)
 8016b76:	4846      	ldr	r0, [pc, #280]	; (8016c90 <tcp_slowtmr+0x59c>)
 8016b78:	f00a fae2 	bl	8021140 <iprintf>
        tcp_active_pcbs = pcb->next;
 8016b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b7e:	68db      	ldr	r3, [r3, #12]
 8016b80:	4a40      	ldr	r2, [pc, #256]	; (8016c84 <tcp_slowtmr+0x590>)
 8016b82:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8016b84:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016b88:	2b00      	cmp	r3, #0
 8016b8a:	d013      	beq.n	8016bb4 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8016b8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b8e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8016b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b92:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8016b94:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8016b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b98:	3304      	adds	r3, #4
 8016b9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016b9c:	8ad2      	ldrh	r2, [r2, #22]
 8016b9e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8016ba0:	8b09      	ldrh	r1, [r1, #24]
 8016ba2:	9102      	str	r1, [sp, #8]
 8016ba4:	9201      	str	r2, [sp, #4]
 8016ba6:	9300      	str	r3, [sp, #0]
 8016ba8:	462b      	mov	r3, r5
 8016baa:	4622      	mov	r2, r4
 8016bac:	4601      	mov	r1, r0
 8016bae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016bb0:	f004 feba 	bl	801b928 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8016bb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016bb6:	691b      	ldr	r3, [r3, #16]
 8016bb8:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8016bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016bbc:	7d1b      	ldrb	r3, [r3, #20]
 8016bbe:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8016bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016bc2:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8016bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016bc6:	68db      	ldr	r3, [r3, #12]
 8016bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8016bca:	6838      	ldr	r0, [r7, #0]
 8016bcc:	f7ff f844 	bl	8015c58 <tcp_free>

      tcp_active_pcbs_changed = 0;
 8016bd0:	4b31      	ldr	r3, [pc, #196]	; (8016c98 <tcp_slowtmr+0x5a4>)
 8016bd2:	2200      	movs	r2, #0
 8016bd4:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8016bd6:	68fb      	ldr	r3, [r7, #12]
 8016bd8:	2b00      	cmp	r3, #0
 8016bda:	d004      	beq.n	8016be6 <tcp_slowtmr+0x4f2>
 8016bdc:	68fb      	ldr	r3, [r7, #12]
 8016bde:	f06f 010c 	mvn.w	r1, #12
 8016be2:	68b8      	ldr	r0, [r7, #8]
 8016be4:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8016be6:	4b2c      	ldr	r3, [pc, #176]	; (8016c98 <tcp_slowtmr+0x5a4>)
 8016be8:	781b      	ldrb	r3, [r3, #0]
 8016bea:	2b00      	cmp	r3, #0
 8016bec:	d037      	beq.n	8016c5e <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 8016bee:	e592      	b.n	8016716 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8016bf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016bf2:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8016bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016bf6:	68db      	ldr	r3, [r3, #12]
 8016bf8:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8016bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016bfc:	7f1b      	ldrb	r3, [r3, #28]
 8016bfe:	3301      	adds	r3, #1
 8016c00:	b2da      	uxtb	r2, r3
 8016c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c04:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8016c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c08:	7f1a      	ldrb	r2, [r3, #28]
 8016c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c0c:	7f5b      	ldrb	r3, [r3, #29]
 8016c0e:	429a      	cmp	r2, r3
 8016c10:	d325      	bcc.n	8016c5e <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 8016c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c14:	2200      	movs	r2, #0
 8016c16:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8016c18:	4b1f      	ldr	r3, [pc, #124]	; (8016c98 <tcp_slowtmr+0x5a4>)
 8016c1a:	2200      	movs	r2, #0
 8016c1c:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8016c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c20:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016c24:	2b00      	cmp	r3, #0
 8016c26:	d00b      	beq.n	8016c40 <tcp_slowtmr+0x54c>
 8016c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016c2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016c30:	6912      	ldr	r2, [r2, #16]
 8016c32:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016c34:	4610      	mov	r0, r2
 8016c36:	4798      	blx	r3
 8016c38:	4603      	mov	r3, r0
 8016c3a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8016c3e:	e002      	b.n	8016c46 <tcp_slowtmr+0x552>
 8016c40:	2300      	movs	r3, #0
 8016c42:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8016c46:	4b14      	ldr	r3, [pc, #80]	; (8016c98 <tcp_slowtmr+0x5a4>)
 8016c48:	781b      	ldrb	r3, [r3, #0]
 8016c4a:	2b00      	cmp	r3, #0
 8016c4c:	d000      	beq.n	8016c50 <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 8016c4e:	e562      	b.n	8016716 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8016c50:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8016c54:	2b00      	cmp	r3, #0
 8016c56:	d102      	bne.n	8016c5e <tcp_slowtmr+0x56a>
          tcp_output(prev);
 8016c58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016c5a:	f004 f89f 	bl	801ad9c <tcp_output>
  while (pcb != NULL) {
 8016c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016c60:	2b00      	cmp	r3, #0
 8016c62:	f47f ad5e 	bne.w	8016722 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8016c66:	2300      	movs	r3, #0
 8016c68:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8016c6a:	4b0c      	ldr	r3, [pc, #48]	; (8016c9c <tcp_slowtmr+0x5a8>)
 8016c6c:	681b      	ldr	r3, [r3, #0]
 8016c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8016c70:	e069      	b.n	8016d46 <tcp_slowtmr+0x652>
 8016c72:	bf00      	nop
 8016c74:	24048e8c 	.word	0x24048e8c
 8016c78:	000a4cb8 	.word	0x000a4cb8
 8016c7c:	10624dd3 	.word	0x10624dd3
 8016c80:	000124f8 	.word	0x000124f8
 8016c84:	24048e88 	.word	0x24048e88
 8016c88:	08025558 	.word	0x08025558
 8016c8c:	080259b0 	.word	0x080259b0
 8016c90:	080255bc 	.word	0x080255bc
 8016c94:	080259dc 	.word	0x080259dc
 8016c98:	24048e84 	.word	0x24048e84
 8016c9c:	24048e98 	.word	0x24048e98
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8016ca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ca2:	7d1b      	ldrb	r3, [r3, #20]
 8016ca4:	2b0a      	cmp	r3, #10
 8016ca6:	d006      	beq.n	8016cb6 <tcp_slowtmr+0x5c2>
 8016ca8:	4b2a      	ldr	r3, [pc, #168]	; (8016d54 <tcp_slowtmr+0x660>)
 8016caa:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8016cae:	492a      	ldr	r1, [pc, #168]	; (8016d58 <tcp_slowtmr+0x664>)
 8016cb0:	482a      	ldr	r0, [pc, #168]	; (8016d5c <tcp_slowtmr+0x668>)
 8016cb2:	f00a fa45 	bl	8021140 <iprintf>
    pcb_remove = 0;
 8016cb6:	2300      	movs	r3, #0
 8016cb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8016cbc:	4b28      	ldr	r3, [pc, #160]	; (8016d60 <tcp_slowtmr+0x66c>)
 8016cbe:	681a      	ldr	r2, [r3, #0]
 8016cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016cc2:	6a1b      	ldr	r3, [r3, #32]
 8016cc4:	1ad3      	subs	r3, r2, r3
 8016cc6:	2bf0      	cmp	r3, #240	; 0xf0
 8016cc8:	d904      	bls.n	8016cd4 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8016cca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016cce:	3301      	adds	r3, #1
 8016cd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8016cd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	d02f      	beq.n	8016d3c <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8016cdc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016cde:	f000 fbf5 	bl	80174cc <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8016ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ce4:	2b00      	cmp	r3, #0
 8016ce6:	d010      	beq.n	8016d0a <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8016ce8:	4b1e      	ldr	r3, [pc, #120]	; (8016d64 <tcp_slowtmr+0x670>)
 8016cea:	681b      	ldr	r3, [r3, #0]
 8016cec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016cee:	429a      	cmp	r2, r3
 8016cf0:	d106      	bne.n	8016d00 <tcp_slowtmr+0x60c>
 8016cf2:	4b18      	ldr	r3, [pc, #96]	; (8016d54 <tcp_slowtmr+0x660>)
 8016cf4:	f240 52af 	movw	r2, #1455	; 0x5af
 8016cf8:	491b      	ldr	r1, [pc, #108]	; (8016d68 <tcp_slowtmr+0x674>)
 8016cfa:	4818      	ldr	r0, [pc, #96]	; (8016d5c <tcp_slowtmr+0x668>)
 8016cfc:	f00a fa20 	bl	8021140 <iprintf>
        prev->next = pcb->next;
 8016d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d02:	68da      	ldr	r2, [r3, #12]
 8016d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d06:	60da      	str	r2, [r3, #12]
 8016d08:	e00f      	b.n	8016d2a <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8016d0a:	4b16      	ldr	r3, [pc, #88]	; (8016d64 <tcp_slowtmr+0x670>)
 8016d0c:	681b      	ldr	r3, [r3, #0]
 8016d0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016d10:	429a      	cmp	r2, r3
 8016d12:	d006      	beq.n	8016d22 <tcp_slowtmr+0x62e>
 8016d14:	4b0f      	ldr	r3, [pc, #60]	; (8016d54 <tcp_slowtmr+0x660>)
 8016d16:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8016d1a:	4914      	ldr	r1, [pc, #80]	; (8016d6c <tcp_slowtmr+0x678>)
 8016d1c:	480f      	ldr	r0, [pc, #60]	; (8016d5c <tcp_slowtmr+0x668>)
 8016d1e:	f00a fa0f 	bl	8021140 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8016d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d24:	68db      	ldr	r3, [r3, #12]
 8016d26:	4a0f      	ldr	r2, [pc, #60]	; (8016d64 <tcp_slowtmr+0x670>)
 8016d28:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8016d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d2c:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8016d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d30:	68db      	ldr	r3, [r3, #12]
 8016d32:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8016d34:	69f8      	ldr	r0, [r7, #28]
 8016d36:	f7fe ff8f 	bl	8015c58 <tcp_free>
 8016d3a:	e004      	b.n	8016d46 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8016d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d3e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8016d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d42:	68db      	ldr	r3, [r3, #12]
 8016d44:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8016d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d48:	2b00      	cmp	r3, #0
 8016d4a:	d1a9      	bne.n	8016ca0 <tcp_slowtmr+0x5ac>
    }
  }
}
 8016d4c:	bf00      	nop
 8016d4e:	3730      	adds	r7, #48	; 0x30
 8016d50:	46bd      	mov	sp, r7
 8016d52:	bdb0      	pop	{r4, r5, r7, pc}
 8016d54:	08025558 	.word	0x08025558
 8016d58:	08025a08 	.word	0x08025a08
 8016d5c:	080255bc 	.word	0x080255bc
 8016d60:	24048e8c 	.word	0x24048e8c
 8016d64:	24048e98 	.word	0x24048e98
 8016d68:	08025a38 	.word	0x08025a38
 8016d6c:	08025a60 	.word	0x08025a60

08016d70 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8016d70:	b580      	push	{r7, lr}
 8016d72:	b082      	sub	sp, #8
 8016d74:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8016d76:	4b2d      	ldr	r3, [pc, #180]	; (8016e2c <tcp_fasttmr+0xbc>)
 8016d78:	781b      	ldrb	r3, [r3, #0]
 8016d7a:	3301      	adds	r3, #1
 8016d7c:	b2da      	uxtb	r2, r3
 8016d7e:	4b2b      	ldr	r3, [pc, #172]	; (8016e2c <tcp_fasttmr+0xbc>)
 8016d80:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8016d82:	4b2b      	ldr	r3, [pc, #172]	; (8016e30 <tcp_fasttmr+0xc0>)
 8016d84:	681b      	ldr	r3, [r3, #0]
 8016d86:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8016d88:	e048      	b.n	8016e1c <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8016d8a:	687b      	ldr	r3, [r7, #4]
 8016d8c:	7f9a      	ldrb	r2, [r3, #30]
 8016d8e:	4b27      	ldr	r3, [pc, #156]	; (8016e2c <tcp_fasttmr+0xbc>)
 8016d90:	781b      	ldrb	r3, [r3, #0]
 8016d92:	429a      	cmp	r2, r3
 8016d94:	d03f      	beq.n	8016e16 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8016d96:	4b25      	ldr	r3, [pc, #148]	; (8016e2c <tcp_fasttmr+0xbc>)
 8016d98:	781a      	ldrb	r2, [r3, #0]
 8016d9a:	687b      	ldr	r3, [r7, #4]
 8016d9c:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8016d9e:	687b      	ldr	r3, [r7, #4]
 8016da0:	8b5b      	ldrh	r3, [r3, #26]
 8016da2:	f003 0301 	and.w	r3, r3, #1
 8016da6:	2b00      	cmp	r3, #0
 8016da8:	d010      	beq.n	8016dcc <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8016daa:	687b      	ldr	r3, [r7, #4]
 8016dac:	8b5b      	ldrh	r3, [r3, #26]
 8016dae:	f043 0302 	orr.w	r3, r3, #2
 8016db2:	b29a      	uxth	r2, r3
 8016db4:	687b      	ldr	r3, [r7, #4]
 8016db6:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8016db8:	6878      	ldr	r0, [r7, #4]
 8016dba:	f003 ffef 	bl	801ad9c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016dbe:	687b      	ldr	r3, [r7, #4]
 8016dc0:	8b5b      	ldrh	r3, [r3, #26]
 8016dc2:	f023 0303 	bic.w	r3, r3, #3
 8016dc6:	b29a      	uxth	r2, r3
 8016dc8:	687b      	ldr	r3, [r7, #4]
 8016dca:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8016dcc:	687b      	ldr	r3, [r7, #4]
 8016dce:	8b5b      	ldrh	r3, [r3, #26]
 8016dd0:	f003 0308 	and.w	r3, r3, #8
 8016dd4:	2b00      	cmp	r3, #0
 8016dd6:	d009      	beq.n	8016dec <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8016dd8:	687b      	ldr	r3, [r7, #4]
 8016dda:	8b5b      	ldrh	r3, [r3, #26]
 8016ddc:	f023 0308 	bic.w	r3, r3, #8
 8016de0:	b29a      	uxth	r2, r3
 8016de2:	687b      	ldr	r3, [r7, #4]
 8016de4:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8016de6:	6878      	ldr	r0, [r7, #4]
 8016de8:	f7ff f8c6 	bl	8015f78 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8016dec:	687b      	ldr	r3, [r7, #4]
 8016dee:	68db      	ldr	r3, [r3, #12]
 8016df0:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8016df2:	687b      	ldr	r3, [r7, #4]
 8016df4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016df6:	2b00      	cmp	r3, #0
 8016df8:	d00a      	beq.n	8016e10 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8016dfa:	4b0e      	ldr	r3, [pc, #56]	; (8016e34 <tcp_fasttmr+0xc4>)
 8016dfc:	2200      	movs	r2, #0
 8016dfe:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8016e00:	6878      	ldr	r0, [r7, #4]
 8016e02:	f000 f819 	bl	8016e38 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8016e06:	4b0b      	ldr	r3, [pc, #44]	; (8016e34 <tcp_fasttmr+0xc4>)
 8016e08:	781b      	ldrb	r3, [r3, #0]
 8016e0a:	2b00      	cmp	r3, #0
 8016e0c:	d000      	beq.n	8016e10 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8016e0e:	e7b8      	b.n	8016d82 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8016e10:	683b      	ldr	r3, [r7, #0]
 8016e12:	607b      	str	r3, [r7, #4]
 8016e14:	e002      	b.n	8016e1c <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8016e16:	687b      	ldr	r3, [r7, #4]
 8016e18:	68db      	ldr	r3, [r3, #12]
 8016e1a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8016e1c:	687b      	ldr	r3, [r7, #4]
 8016e1e:	2b00      	cmp	r3, #0
 8016e20:	d1b3      	bne.n	8016d8a <tcp_fasttmr+0x1a>
    }
  }
}
 8016e22:	bf00      	nop
 8016e24:	3708      	adds	r7, #8
 8016e26:	46bd      	mov	sp, r7
 8016e28:	bd80      	pop	{r7, pc}
 8016e2a:	bf00      	nop
 8016e2c:	24040761 	.word	0x24040761
 8016e30:	24048e88 	.word	0x24048e88
 8016e34:	24048e84 	.word	0x24048e84

08016e38 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8016e38:	b590      	push	{r4, r7, lr}
 8016e3a:	b085      	sub	sp, #20
 8016e3c:	af00      	add	r7, sp, #0
 8016e3e:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	2b00      	cmp	r3, #0
 8016e44:	d109      	bne.n	8016e5a <tcp_process_refused_data+0x22>
 8016e46:	4b37      	ldr	r3, [pc, #220]	; (8016f24 <tcp_process_refused_data+0xec>)
 8016e48:	f240 6209 	movw	r2, #1545	; 0x609
 8016e4c:	4936      	ldr	r1, [pc, #216]	; (8016f28 <tcp_process_refused_data+0xf0>)
 8016e4e:	4837      	ldr	r0, [pc, #220]	; (8016f2c <tcp_process_refused_data+0xf4>)
 8016e50:	f00a f976 	bl	8021140 <iprintf>
 8016e54:	f06f 030f 	mvn.w	r3, #15
 8016e58:	e060      	b.n	8016f1c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8016e5a:	687b      	ldr	r3, [r7, #4]
 8016e5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016e5e:	7b5b      	ldrb	r3, [r3, #13]
 8016e60:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016e66:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8016e68:	687b      	ldr	r3, [r7, #4]
 8016e6a:	2200      	movs	r2, #0
 8016e6c:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8016e6e:	687b      	ldr	r3, [r7, #4]
 8016e70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8016e74:	2b00      	cmp	r3, #0
 8016e76:	d00b      	beq.n	8016e90 <tcp_process_refused_data+0x58>
 8016e78:	687b      	ldr	r3, [r7, #4]
 8016e7a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8016e7e:	687b      	ldr	r3, [r7, #4]
 8016e80:	6918      	ldr	r0, [r3, #16]
 8016e82:	2300      	movs	r3, #0
 8016e84:	68ba      	ldr	r2, [r7, #8]
 8016e86:	6879      	ldr	r1, [r7, #4]
 8016e88:	47a0      	blx	r4
 8016e8a:	4603      	mov	r3, r0
 8016e8c:	73fb      	strb	r3, [r7, #15]
 8016e8e:	e007      	b.n	8016ea0 <tcp_process_refused_data+0x68>
 8016e90:	2300      	movs	r3, #0
 8016e92:	68ba      	ldr	r2, [r7, #8]
 8016e94:	6879      	ldr	r1, [r7, #4]
 8016e96:	2000      	movs	r0, #0
 8016e98:	f000 f8a2 	bl	8016fe0 <tcp_recv_null>
 8016e9c:	4603      	mov	r3, r0
 8016e9e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8016ea0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016ea4:	2b00      	cmp	r3, #0
 8016ea6:	d12a      	bne.n	8016efe <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8016ea8:	7bbb      	ldrb	r3, [r7, #14]
 8016eaa:	f003 0320 	and.w	r3, r3, #32
 8016eae:	2b00      	cmp	r3, #0
 8016eb0:	d033      	beq.n	8016f1a <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8016eb2:	687b      	ldr	r3, [r7, #4]
 8016eb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016eb6:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8016eba:	d005      	beq.n	8016ec8 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8016ebc:	687b      	ldr	r3, [r7, #4]
 8016ebe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016ec0:	3301      	adds	r3, #1
 8016ec2:	b29a      	uxth	r2, r3
 8016ec4:	687b      	ldr	r3, [r7, #4]
 8016ec6:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8016ec8:	687b      	ldr	r3, [r7, #4]
 8016eca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8016ece:	2b00      	cmp	r3, #0
 8016ed0:	d00b      	beq.n	8016eea <tcp_process_refused_data+0xb2>
 8016ed2:	687b      	ldr	r3, [r7, #4]
 8016ed4:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8016ed8:	687b      	ldr	r3, [r7, #4]
 8016eda:	6918      	ldr	r0, [r3, #16]
 8016edc:	2300      	movs	r3, #0
 8016ede:	2200      	movs	r2, #0
 8016ee0:	6879      	ldr	r1, [r7, #4]
 8016ee2:	47a0      	blx	r4
 8016ee4:	4603      	mov	r3, r0
 8016ee6:	73fb      	strb	r3, [r7, #15]
 8016ee8:	e001      	b.n	8016eee <tcp_process_refused_data+0xb6>
 8016eea:	2300      	movs	r3, #0
 8016eec:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8016eee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016ef2:	f113 0f0d 	cmn.w	r3, #13
 8016ef6:	d110      	bne.n	8016f1a <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8016ef8:	f06f 030c 	mvn.w	r3, #12
 8016efc:	e00e      	b.n	8016f1c <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8016efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016f02:	f113 0f0d 	cmn.w	r3, #13
 8016f06:	d102      	bne.n	8016f0e <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8016f08:	f06f 030c 	mvn.w	r3, #12
 8016f0c:	e006      	b.n	8016f1c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8016f0e:	687b      	ldr	r3, [r7, #4]
 8016f10:	68ba      	ldr	r2, [r7, #8]
 8016f12:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8016f14:	f06f 0304 	mvn.w	r3, #4
 8016f18:	e000      	b.n	8016f1c <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8016f1a:	2300      	movs	r3, #0
}
 8016f1c:	4618      	mov	r0, r3
 8016f1e:	3714      	adds	r7, #20
 8016f20:	46bd      	mov	sp, r7
 8016f22:	bd90      	pop	{r4, r7, pc}
 8016f24:	08025558 	.word	0x08025558
 8016f28:	08025a88 	.word	0x08025a88
 8016f2c:	080255bc 	.word	0x080255bc

08016f30 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8016f30:	b580      	push	{r7, lr}
 8016f32:	b084      	sub	sp, #16
 8016f34:	af00      	add	r7, sp, #0
 8016f36:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8016f38:	e007      	b.n	8016f4a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8016f3a:	687b      	ldr	r3, [r7, #4]
 8016f3c:	681b      	ldr	r3, [r3, #0]
 8016f3e:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8016f40:	6878      	ldr	r0, [r7, #4]
 8016f42:	f000 f809 	bl	8016f58 <tcp_seg_free>
    seg = next;
 8016f46:	68fb      	ldr	r3, [r7, #12]
 8016f48:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8016f4a:	687b      	ldr	r3, [r7, #4]
 8016f4c:	2b00      	cmp	r3, #0
 8016f4e:	d1f4      	bne.n	8016f3a <tcp_segs_free+0xa>
  }
}
 8016f50:	bf00      	nop
 8016f52:	3710      	adds	r7, #16
 8016f54:	46bd      	mov	sp, r7
 8016f56:	bd80      	pop	{r7, pc}

08016f58 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8016f58:	b580      	push	{r7, lr}
 8016f5a:	b082      	sub	sp, #8
 8016f5c:	af00      	add	r7, sp, #0
 8016f5e:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8016f60:	687b      	ldr	r3, [r7, #4]
 8016f62:	2b00      	cmp	r3, #0
 8016f64:	d00c      	beq.n	8016f80 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8016f66:	687b      	ldr	r3, [r7, #4]
 8016f68:	685b      	ldr	r3, [r3, #4]
 8016f6a:	2b00      	cmp	r3, #0
 8016f6c:	d004      	beq.n	8016f78 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8016f6e:	687b      	ldr	r3, [r7, #4]
 8016f70:	685b      	ldr	r3, [r3, #4]
 8016f72:	4618      	mov	r0, r3
 8016f74:	f7fd f8fa 	bl	801416c <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8016f78:	6879      	ldr	r1, [r7, #4]
 8016f7a:	2003      	movs	r0, #3
 8016f7c:	f7fc f992 	bl	80132a4 <memp_free>
  }
}
 8016f80:	bf00      	nop
 8016f82:	3708      	adds	r7, #8
 8016f84:	46bd      	mov	sp, r7
 8016f86:	bd80      	pop	{r7, pc}

08016f88 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8016f88:	b580      	push	{r7, lr}
 8016f8a:	b084      	sub	sp, #16
 8016f8c:	af00      	add	r7, sp, #0
 8016f8e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8016f90:	687b      	ldr	r3, [r7, #4]
 8016f92:	2b00      	cmp	r3, #0
 8016f94:	d106      	bne.n	8016fa4 <tcp_seg_copy+0x1c>
 8016f96:	4b0f      	ldr	r3, [pc, #60]	; (8016fd4 <tcp_seg_copy+0x4c>)
 8016f98:	f240 6282 	movw	r2, #1666	; 0x682
 8016f9c:	490e      	ldr	r1, [pc, #56]	; (8016fd8 <tcp_seg_copy+0x50>)
 8016f9e:	480f      	ldr	r0, [pc, #60]	; (8016fdc <tcp_seg_copy+0x54>)
 8016fa0:	f00a f8ce 	bl	8021140 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8016fa4:	2003      	movs	r0, #3
 8016fa6:	f7fc f907 	bl	80131b8 <memp_malloc>
 8016faa:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8016fac:	68fb      	ldr	r3, [r7, #12]
 8016fae:	2b00      	cmp	r3, #0
 8016fb0:	d101      	bne.n	8016fb6 <tcp_seg_copy+0x2e>
    return NULL;
 8016fb2:	2300      	movs	r3, #0
 8016fb4:	e00a      	b.n	8016fcc <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8016fb6:	2210      	movs	r2, #16
 8016fb8:	6879      	ldr	r1, [r7, #4]
 8016fba:	68f8      	ldr	r0, [r7, #12]
 8016fbc:	f009 fc5b 	bl	8020876 <memcpy>
  pbuf_ref(cseg->p);
 8016fc0:	68fb      	ldr	r3, [r7, #12]
 8016fc2:	685b      	ldr	r3, [r3, #4]
 8016fc4:	4618      	mov	r0, r3
 8016fc6:	f7fd f977 	bl	80142b8 <pbuf_ref>
  return cseg;
 8016fca:	68fb      	ldr	r3, [r7, #12]
}
 8016fcc:	4618      	mov	r0, r3
 8016fce:	3710      	adds	r7, #16
 8016fd0:	46bd      	mov	sp, r7
 8016fd2:	bd80      	pop	{r7, pc}
 8016fd4:	08025558 	.word	0x08025558
 8016fd8:	08025acc 	.word	0x08025acc
 8016fdc:	080255bc 	.word	0x080255bc

08016fe0 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8016fe0:	b580      	push	{r7, lr}
 8016fe2:	b084      	sub	sp, #16
 8016fe4:	af00      	add	r7, sp, #0
 8016fe6:	60f8      	str	r0, [r7, #12]
 8016fe8:	60b9      	str	r1, [r7, #8]
 8016fea:	607a      	str	r2, [r7, #4]
 8016fec:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8016fee:	68bb      	ldr	r3, [r7, #8]
 8016ff0:	2b00      	cmp	r3, #0
 8016ff2:	d109      	bne.n	8017008 <tcp_recv_null+0x28>
 8016ff4:	4b12      	ldr	r3, [pc, #72]	; (8017040 <tcp_recv_null+0x60>)
 8016ff6:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8016ffa:	4912      	ldr	r1, [pc, #72]	; (8017044 <tcp_recv_null+0x64>)
 8016ffc:	4812      	ldr	r0, [pc, #72]	; (8017048 <tcp_recv_null+0x68>)
 8016ffe:	f00a f89f 	bl	8021140 <iprintf>
 8017002:	f06f 030f 	mvn.w	r3, #15
 8017006:	e016      	b.n	8017036 <tcp_recv_null+0x56>

  if (p != NULL) {
 8017008:	687b      	ldr	r3, [r7, #4]
 801700a:	2b00      	cmp	r3, #0
 801700c:	d009      	beq.n	8017022 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 801700e:	687b      	ldr	r3, [r7, #4]
 8017010:	891b      	ldrh	r3, [r3, #8]
 8017012:	4619      	mov	r1, r3
 8017014:	68b8      	ldr	r0, [r7, #8]
 8017016:	f7ff f9bf 	bl	8016398 <tcp_recved>
    pbuf_free(p);
 801701a:	6878      	ldr	r0, [r7, #4]
 801701c:	f7fd f8a6 	bl	801416c <pbuf_free>
 8017020:	e008      	b.n	8017034 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8017022:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017026:	2b00      	cmp	r3, #0
 8017028:	d104      	bne.n	8017034 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 801702a:	68b8      	ldr	r0, [r7, #8]
 801702c:	f7ff f80a 	bl	8016044 <tcp_close>
 8017030:	4603      	mov	r3, r0
 8017032:	e000      	b.n	8017036 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8017034:	2300      	movs	r3, #0
}
 8017036:	4618      	mov	r0, r3
 8017038:	3710      	adds	r7, #16
 801703a:	46bd      	mov	sp, r7
 801703c:	bd80      	pop	{r7, pc}
 801703e:	bf00      	nop
 8017040:	08025558 	.word	0x08025558
 8017044:	08025ae8 	.word	0x08025ae8
 8017048:	080255bc 	.word	0x080255bc

0801704c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 801704c:	b580      	push	{r7, lr}
 801704e:	b086      	sub	sp, #24
 8017050:	af00      	add	r7, sp, #0
 8017052:	4603      	mov	r3, r0
 8017054:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8017056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801705a:	2b00      	cmp	r3, #0
 801705c:	db01      	blt.n	8017062 <tcp_kill_prio+0x16>
 801705e:	79fb      	ldrb	r3, [r7, #7]
 8017060:	e000      	b.n	8017064 <tcp_kill_prio+0x18>
 8017062:	237f      	movs	r3, #127	; 0x7f
 8017064:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8017066:	7afb      	ldrb	r3, [r7, #11]
 8017068:	2b00      	cmp	r3, #0
 801706a:	d034      	beq.n	80170d6 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 801706c:	7afb      	ldrb	r3, [r7, #11]
 801706e:	3b01      	subs	r3, #1
 8017070:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8017072:	2300      	movs	r3, #0
 8017074:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8017076:	2300      	movs	r3, #0
 8017078:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801707a:	4b19      	ldr	r3, [pc, #100]	; (80170e0 <tcp_kill_prio+0x94>)
 801707c:	681b      	ldr	r3, [r3, #0]
 801707e:	617b      	str	r3, [r7, #20]
 8017080:	e01f      	b.n	80170c2 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8017082:	697b      	ldr	r3, [r7, #20]
 8017084:	7d5b      	ldrb	r3, [r3, #21]
 8017086:	7afa      	ldrb	r2, [r7, #11]
 8017088:	429a      	cmp	r2, r3
 801708a:	d80c      	bhi.n	80170a6 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801708c:	697b      	ldr	r3, [r7, #20]
 801708e:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8017090:	7afa      	ldrb	r2, [r7, #11]
 8017092:	429a      	cmp	r2, r3
 8017094:	d112      	bne.n	80170bc <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8017096:	4b13      	ldr	r3, [pc, #76]	; (80170e4 <tcp_kill_prio+0x98>)
 8017098:	681a      	ldr	r2, [r3, #0]
 801709a:	697b      	ldr	r3, [r7, #20]
 801709c:	6a1b      	ldr	r3, [r3, #32]
 801709e:	1ad3      	subs	r3, r2, r3
 80170a0:	68fa      	ldr	r2, [r7, #12]
 80170a2:	429a      	cmp	r2, r3
 80170a4:	d80a      	bhi.n	80170bc <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 80170a6:	4b0f      	ldr	r3, [pc, #60]	; (80170e4 <tcp_kill_prio+0x98>)
 80170a8:	681a      	ldr	r2, [r3, #0]
 80170aa:	697b      	ldr	r3, [r7, #20]
 80170ac:	6a1b      	ldr	r3, [r3, #32]
 80170ae:	1ad3      	subs	r3, r2, r3
 80170b0:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 80170b2:	697b      	ldr	r3, [r7, #20]
 80170b4:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 80170b6:	697b      	ldr	r3, [r7, #20]
 80170b8:	7d5b      	ldrb	r3, [r3, #21]
 80170ba:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80170bc:	697b      	ldr	r3, [r7, #20]
 80170be:	68db      	ldr	r3, [r3, #12]
 80170c0:	617b      	str	r3, [r7, #20]
 80170c2:	697b      	ldr	r3, [r7, #20]
 80170c4:	2b00      	cmp	r3, #0
 80170c6:	d1dc      	bne.n	8017082 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 80170c8:	693b      	ldr	r3, [r7, #16]
 80170ca:	2b00      	cmp	r3, #0
 80170cc:	d004      	beq.n	80170d8 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80170ce:	6938      	ldr	r0, [r7, #16]
 80170d0:	f7ff f8fc 	bl	80162cc <tcp_abort>
 80170d4:	e000      	b.n	80170d8 <tcp_kill_prio+0x8c>
    return;
 80170d6:	bf00      	nop
  }
}
 80170d8:	3718      	adds	r7, #24
 80170da:	46bd      	mov	sp, r7
 80170dc:	bd80      	pop	{r7, pc}
 80170de:	bf00      	nop
 80170e0:	24048e88 	.word	0x24048e88
 80170e4:	24048e8c 	.word	0x24048e8c

080170e8 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 80170e8:	b580      	push	{r7, lr}
 80170ea:	b086      	sub	sp, #24
 80170ec:	af00      	add	r7, sp, #0
 80170ee:	4603      	mov	r3, r0
 80170f0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80170f2:	79fb      	ldrb	r3, [r7, #7]
 80170f4:	2b08      	cmp	r3, #8
 80170f6:	d009      	beq.n	801710c <tcp_kill_state+0x24>
 80170f8:	79fb      	ldrb	r3, [r7, #7]
 80170fa:	2b09      	cmp	r3, #9
 80170fc:	d006      	beq.n	801710c <tcp_kill_state+0x24>
 80170fe:	4b1a      	ldr	r3, [pc, #104]	; (8017168 <tcp_kill_state+0x80>)
 8017100:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8017104:	4919      	ldr	r1, [pc, #100]	; (801716c <tcp_kill_state+0x84>)
 8017106:	481a      	ldr	r0, [pc, #104]	; (8017170 <tcp_kill_state+0x88>)
 8017108:	f00a f81a 	bl	8021140 <iprintf>

  inactivity = 0;
 801710c:	2300      	movs	r3, #0
 801710e:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8017110:	2300      	movs	r3, #0
 8017112:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017114:	4b17      	ldr	r3, [pc, #92]	; (8017174 <tcp_kill_state+0x8c>)
 8017116:	681b      	ldr	r3, [r3, #0]
 8017118:	617b      	str	r3, [r7, #20]
 801711a:	e017      	b.n	801714c <tcp_kill_state+0x64>
    if (pcb->state == state) {
 801711c:	697b      	ldr	r3, [r7, #20]
 801711e:	7d1b      	ldrb	r3, [r3, #20]
 8017120:	79fa      	ldrb	r2, [r7, #7]
 8017122:	429a      	cmp	r2, r3
 8017124:	d10f      	bne.n	8017146 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017126:	4b14      	ldr	r3, [pc, #80]	; (8017178 <tcp_kill_state+0x90>)
 8017128:	681a      	ldr	r2, [r3, #0]
 801712a:	697b      	ldr	r3, [r7, #20]
 801712c:	6a1b      	ldr	r3, [r3, #32]
 801712e:	1ad3      	subs	r3, r2, r3
 8017130:	68fa      	ldr	r2, [r7, #12]
 8017132:	429a      	cmp	r2, r3
 8017134:	d807      	bhi.n	8017146 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8017136:	4b10      	ldr	r3, [pc, #64]	; (8017178 <tcp_kill_state+0x90>)
 8017138:	681a      	ldr	r2, [r3, #0]
 801713a:	697b      	ldr	r3, [r7, #20]
 801713c:	6a1b      	ldr	r3, [r3, #32]
 801713e:	1ad3      	subs	r3, r2, r3
 8017140:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8017142:	697b      	ldr	r3, [r7, #20]
 8017144:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017146:	697b      	ldr	r3, [r7, #20]
 8017148:	68db      	ldr	r3, [r3, #12]
 801714a:	617b      	str	r3, [r7, #20]
 801714c:	697b      	ldr	r3, [r7, #20]
 801714e:	2b00      	cmp	r3, #0
 8017150:	d1e4      	bne.n	801711c <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8017152:	693b      	ldr	r3, [r7, #16]
 8017154:	2b00      	cmp	r3, #0
 8017156:	d003      	beq.n	8017160 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8017158:	2100      	movs	r1, #0
 801715a:	6938      	ldr	r0, [r7, #16]
 801715c:	f7fe fff8 	bl	8016150 <tcp_abandon>
  }
}
 8017160:	bf00      	nop
 8017162:	3718      	adds	r7, #24
 8017164:	46bd      	mov	sp, r7
 8017166:	bd80      	pop	{r7, pc}
 8017168:	08025558 	.word	0x08025558
 801716c:	08025b04 	.word	0x08025b04
 8017170:	080255bc 	.word	0x080255bc
 8017174:	24048e88 	.word	0x24048e88
 8017178:	24048e8c 	.word	0x24048e8c

0801717c <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 801717c:	b580      	push	{r7, lr}
 801717e:	b084      	sub	sp, #16
 8017180:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8017182:	2300      	movs	r3, #0
 8017184:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8017186:	2300      	movs	r3, #0
 8017188:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801718a:	4b12      	ldr	r3, [pc, #72]	; (80171d4 <tcp_kill_timewait+0x58>)
 801718c:	681b      	ldr	r3, [r3, #0]
 801718e:	60fb      	str	r3, [r7, #12]
 8017190:	e012      	b.n	80171b8 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017192:	4b11      	ldr	r3, [pc, #68]	; (80171d8 <tcp_kill_timewait+0x5c>)
 8017194:	681a      	ldr	r2, [r3, #0]
 8017196:	68fb      	ldr	r3, [r7, #12]
 8017198:	6a1b      	ldr	r3, [r3, #32]
 801719a:	1ad3      	subs	r3, r2, r3
 801719c:	687a      	ldr	r2, [r7, #4]
 801719e:	429a      	cmp	r2, r3
 80171a0:	d807      	bhi.n	80171b2 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 80171a2:	4b0d      	ldr	r3, [pc, #52]	; (80171d8 <tcp_kill_timewait+0x5c>)
 80171a4:	681a      	ldr	r2, [r3, #0]
 80171a6:	68fb      	ldr	r3, [r7, #12]
 80171a8:	6a1b      	ldr	r3, [r3, #32]
 80171aa:	1ad3      	subs	r3, r2, r3
 80171ac:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 80171ae:	68fb      	ldr	r3, [r7, #12]
 80171b0:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80171b2:	68fb      	ldr	r3, [r7, #12]
 80171b4:	68db      	ldr	r3, [r3, #12]
 80171b6:	60fb      	str	r3, [r7, #12]
 80171b8:	68fb      	ldr	r3, [r7, #12]
 80171ba:	2b00      	cmp	r3, #0
 80171bc:	d1e9      	bne.n	8017192 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 80171be:	68bb      	ldr	r3, [r7, #8]
 80171c0:	2b00      	cmp	r3, #0
 80171c2:	d002      	beq.n	80171ca <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80171c4:	68b8      	ldr	r0, [r7, #8]
 80171c6:	f7ff f881 	bl	80162cc <tcp_abort>
  }
}
 80171ca:	bf00      	nop
 80171cc:	3710      	adds	r7, #16
 80171ce:	46bd      	mov	sp, r7
 80171d0:	bd80      	pop	{r7, pc}
 80171d2:	bf00      	nop
 80171d4:	24048e98 	.word	0x24048e98
 80171d8:	24048e8c 	.word	0x24048e8c

080171dc <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 80171dc:	b580      	push	{r7, lr}
 80171de:	b082      	sub	sp, #8
 80171e0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 80171e2:	4b10      	ldr	r3, [pc, #64]	; (8017224 <tcp_handle_closepend+0x48>)
 80171e4:	681b      	ldr	r3, [r3, #0]
 80171e6:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80171e8:	e014      	b.n	8017214 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 80171ea:	687b      	ldr	r3, [r7, #4]
 80171ec:	68db      	ldr	r3, [r3, #12]
 80171ee:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 80171f0:	687b      	ldr	r3, [r7, #4]
 80171f2:	8b5b      	ldrh	r3, [r3, #26]
 80171f4:	f003 0308 	and.w	r3, r3, #8
 80171f8:	2b00      	cmp	r3, #0
 80171fa:	d009      	beq.n	8017210 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 80171fc:	687b      	ldr	r3, [r7, #4]
 80171fe:	8b5b      	ldrh	r3, [r3, #26]
 8017200:	f023 0308 	bic.w	r3, r3, #8
 8017204:	b29a      	uxth	r2, r3
 8017206:	687b      	ldr	r3, [r7, #4]
 8017208:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 801720a:	6878      	ldr	r0, [r7, #4]
 801720c:	f7fe feb4 	bl	8015f78 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8017210:	683b      	ldr	r3, [r7, #0]
 8017212:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8017214:	687b      	ldr	r3, [r7, #4]
 8017216:	2b00      	cmp	r3, #0
 8017218:	d1e7      	bne.n	80171ea <tcp_handle_closepend+0xe>
  }
}
 801721a:	bf00      	nop
 801721c:	3708      	adds	r7, #8
 801721e:	46bd      	mov	sp, r7
 8017220:	bd80      	pop	{r7, pc}
 8017222:	bf00      	nop
 8017224:	24048e88 	.word	0x24048e88

08017228 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8017228:	b580      	push	{r7, lr}
 801722a:	b084      	sub	sp, #16
 801722c:	af00      	add	r7, sp, #0
 801722e:	4603      	mov	r3, r0
 8017230:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017232:	2001      	movs	r0, #1
 8017234:	f7fb ffc0 	bl	80131b8 <memp_malloc>
 8017238:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 801723a:	68fb      	ldr	r3, [r7, #12]
 801723c:	2b00      	cmp	r3, #0
 801723e:	d126      	bne.n	801728e <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8017240:	f7ff ffcc 	bl	80171dc <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8017244:	f7ff ff9a 	bl	801717c <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017248:	2001      	movs	r0, #1
 801724a:	f7fb ffb5 	bl	80131b8 <memp_malloc>
 801724e:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8017250:	68fb      	ldr	r3, [r7, #12]
 8017252:	2b00      	cmp	r3, #0
 8017254:	d11b      	bne.n	801728e <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8017256:	2009      	movs	r0, #9
 8017258:	f7ff ff46 	bl	80170e8 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801725c:	2001      	movs	r0, #1
 801725e:	f7fb ffab 	bl	80131b8 <memp_malloc>
 8017262:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8017264:	68fb      	ldr	r3, [r7, #12]
 8017266:	2b00      	cmp	r3, #0
 8017268:	d111      	bne.n	801728e <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 801726a:	2008      	movs	r0, #8
 801726c:	f7ff ff3c 	bl	80170e8 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017270:	2001      	movs	r0, #1
 8017272:	f7fb ffa1 	bl	80131b8 <memp_malloc>
 8017276:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8017278:	68fb      	ldr	r3, [r7, #12]
 801727a:	2b00      	cmp	r3, #0
 801727c:	d107      	bne.n	801728e <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 801727e:	79fb      	ldrb	r3, [r7, #7]
 8017280:	4618      	mov	r0, r3
 8017282:	f7ff fee3 	bl	801704c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017286:	2001      	movs	r0, #1
 8017288:	f7fb ff96 	bl	80131b8 <memp_malloc>
 801728c:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 801728e:	68fb      	ldr	r3, [r7, #12]
 8017290:	2b00      	cmp	r3, #0
 8017292:	d03f      	beq.n	8017314 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8017294:	229c      	movs	r2, #156	; 0x9c
 8017296:	2100      	movs	r1, #0
 8017298:	68f8      	ldr	r0, [r7, #12]
 801729a:	f009 fb10 	bl	80208be <memset>
    pcb->prio = prio;
 801729e:	68fb      	ldr	r3, [r7, #12]
 80172a0:	79fa      	ldrb	r2, [r7, #7]
 80172a2:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 80172a4:	68fb      	ldr	r3, [r7, #12]
 80172a6:	f44f 6286 	mov.w	r2, #1072	; 0x430
 80172aa:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 80172ae:	68fb      	ldr	r3, [r7, #12]
 80172b0:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80172b4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80172b6:	68fb      	ldr	r3, [r7, #12]
 80172b8:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80172ba:	68fb      	ldr	r3, [r7, #12]
 80172bc:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 80172be:	68fb      	ldr	r3, [r7, #12]
 80172c0:	22ff      	movs	r2, #255	; 0xff
 80172c2:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 80172c4:	68fb      	ldr	r3, [r7, #12]
 80172c6:	f44f 7206 	mov.w	r2, #536	; 0x218
 80172ca:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 80172cc:	68fb      	ldr	r3, [r7, #12]
 80172ce:	2206      	movs	r2, #6
 80172d0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 80172d4:	68fb      	ldr	r3, [r7, #12]
 80172d6:	2206      	movs	r2, #6
 80172d8:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 80172da:	68fb      	ldr	r3, [r7, #12]
 80172dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80172e0:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 80172e2:	68fb      	ldr	r3, [r7, #12]
 80172e4:	2201      	movs	r2, #1
 80172e6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 80172ea:	4b0d      	ldr	r3, [pc, #52]	; (8017320 <tcp_alloc+0xf8>)
 80172ec:	681a      	ldr	r2, [r3, #0]
 80172ee:	68fb      	ldr	r3, [r7, #12]
 80172f0:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 80172f2:	4b0c      	ldr	r3, [pc, #48]	; (8017324 <tcp_alloc+0xfc>)
 80172f4:	781a      	ldrb	r2, [r3, #0]
 80172f6:	68fb      	ldr	r3, [r7, #12]
 80172f8:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80172fa:	68fb      	ldr	r3, [r7, #12]
 80172fc:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8017300:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8017304:	68fb      	ldr	r3, [r7, #12]
 8017306:	4a08      	ldr	r2, [pc, #32]	; (8017328 <tcp_alloc+0x100>)
 8017308:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 801730c:	68fb      	ldr	r3, [r7, #12]
 801730e:	4a07      	ldr	r2, [pc, #28]	; (801732c <tcp_alloc+0x104>)
 8017310:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8017314:	68fb      	ldr	r3, [r7, #12]
}
 8017316:	4618      	mov	r0, r3
 8017318:	3710      	adds	r7, #16
 801731a:	46bd      	mov	sp, r7
 801731c:	bd80      	pop	{r7, pc}
 801731e:	bf00      	nop
 8017320:	24048e8c 	.word	0x24048e8c
 8017324:	24040761 	.word	0x24040761
 8017328:	08016fe1 	.word	0x08016fe1
 801732c:	006ddd00 	.word	0x006ddd00

08017330 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8017330:	b580      	push	{r7, lr}
 8017332:	b084      	sub	sp, #16
 8017334:	af00      	add	r7, sp, #0
 8017336:	4603      	mov	r3, r0
 8017338:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 801733a:	2040      	movs	r0, #64	; 0x40
 801733c:	f7ff ff74 	bl	8017228 <tcp_alloc>
 8017340:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8017342:	68fb      	ldr	r3, [r7, #12]
}
 8017344:	4618      	mov	r0, r3
 8017346:	3710      	adds	r7, #16
 8017348:	46bd      	mov	sp, r7
 801734a:	bd80      	pop	{r7, pc}

0801734c <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 801734c:	b480      	push	{r7}
 801734e:	b083      	sub	sp, #12
 8017350:	af00      	add	r7, sp, #0
 8017352:	6078      	str	r0, [r7, #4]
 8017354:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8017356:	687b      	ldr	r3, [r7, #4]
 8017358:	2b00      	cmp	r3, #0
 801735a:	d002      	beq.n	8017362 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 801735c:	687b      	ldr	r3, [r7, #4]
 801735e:	683a      	ldr	r2, [r7, #0]
 8017360:	611a      	str	r2, [r3, #16]
  }
}
 8017362:	bf00      	nop
 8017364:	370c      	adds	r7, #12
 8017366:	46bd      	mov	sp, r7
 8017368:	f85d 7b04 	ldr.w	r7, [sp], #4
 801736c:	4770      	bx	lr
	...

08017370 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8017370:	b580      	push	{r7, lr}
 8017372:	b082      	sub	sp, #8
 8017374:	af00      	add	r7, sp, #0
 8017376:	6078      	str	r0, [r7, #4]
 8017378:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801737a:	687b      	ldr	r3, [r7, #4]
 801737c:	2b00      	cmp	r3, #0
 801737e:	d00e      	beq.n	801739e <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8017380:	687b      	ldr	r3, [r7, #4]
 8017382:	7d1b      	ldrb	r3, [r3, #20]
 8017384:	2b01      	cmp	r3, #1
 8017386:	d106      	bne.n	8017396 <tcp_recv+0x26>
 8017388:	4b07      	ldr	r3, [pc, #28]	; (80173a8 <tcp_recv+0x38>)
 801738a:	f240 72df 	movw	r2, #2015	; 0x7df
 801738e:	4907      	ldr	r1, [pc, #28]	; (80173ac <tcp_recv+0x3c>)
 8017390:	4807      	ldr	r0, [pc, #28]	; (80173b0 <tcp_recv+0x40>)
 8017392:	f009 fed5 	bl	8021140 <iprintf>
    pcb->recv = recv;
 8017396:	687b      	ldr	r3, [r7, #4]
 8017398:	683a      	ldr	r2, [r7, #0]
 801739a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 801739e:	bf00      	nop
 80173a0:	3708      	adds	r7, #8
 80173a2:	46bd      	mov	sp, r7
 80173a4:	bd80      	pop	{r7, pc}
 80173a6:	bf00      	nop
 80173a8:	08025558 	.word	0x08025558
 80173ac:	08025b14 	.word	0x08025b14
 80173b0:	080255bc 	.word	0x080255bc

080173b4 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 80173b4:	b580      	push	{r7, lr}
 80173b6:	b082      	sub	sp, #8
 80173b8:	af00      	add	r7, sp, #0
 80173ba:	6078      	str	r0, [r7, #4]
 80173bc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80173be:	687b      	ldr	r3, [r7, #4]
 80173c0:	2b00      	cmp	r3, #0
 80173c2:	d00e      	beq.n	80173e2 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 80173c4:	687b      	ldr	r3, [r7, #4]
 80173c6:	7d1b      	ldrb	r3, [r3, #20]
 80173c8:	2b01      	cmp	r3, #1
 80173ca:	d106      	bne.n	80173da <tcp_sent+0x26>
 80173cc:	4b07      	ldr	r3, [pc, #28]	; (80173ec <tcp_sent+0x38>)
 80173ce:	f240 72f3 	movw	r2, #2035	; 0x7f3
 80173d2:	4907      	ldr	r1, [pc, #28]	; (80173f0 <tcp_sent+0x3c>)
 80173d4:	4807      	ldr	r0, [pc, #28]	; (80173f4 <tcp_sent+0x40>)
 80173d6:	f009 feb3 	bl	8021140 <iprintf>
    pcb->sent = sent;
 80173da:	687b      	ldr	r3, [r7, #4]
 80173dc:	683a      	ldr	r2, [r7, #0]
 80173de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 80173e2:	bf00      	nop
 80173e4:	3708      	adds	r7, #8
 80173e6:	46bd      	mov	sp, r7
 80173e8:	bd80      	pop	{r7, pc}
 80173ea:	bf00      	nop
 80173ec:	08025558 	.word	0x08025558
 80173f0:	08025b3c 	.word	0x08025b3c
 80173f4:	080255bc 	.word	0x080255bc

080173f8 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 80173f8:	b580      	push	{r7, lr}
 80173fa:	b082      	sub	sp, #8
 80173fc:	af00      	add	r7, sp, #0
 80173fe:	6078      	str	r0, [r7, #4]
 8017400:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8017402:	687b      	ldr	r3, [r7, #4]
 8017404:	2b00      	cmp	r3, #0
 8017406:	d00e      	beq.n	8017426 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8017408:	687b      	ldr	r3, [r7, #4]
 801740a:	7d1b      	ldrb	r3, [r3, #20]
 801740c:	2b01      	cmp	r3, #1
 801740e:	d106      	bne.n	801741e <tcp_err+0x26>
 8017410:	4b07      	ldr	r3, [pc, #28]	; (8017430 <tcp_err+0x38>)
 8017412:	f640 020d 	movw	r2, #2061	; 0x80d
 8017416:	4907      	ldr	r1, [pc, #28]	; (8017434 <tcp_err+0x3c>)
 8017418:	4807      	ldr	r0, [pc, #28]	; (8017438 <tcp_err+0x40>)
 801741a:	f009 fe91 	bl	8021140 <iprintf>
    pcb->errf = err;
 801741e:	687b      	ldr	r3, [r7, #4]
 8017420:	683a      	ldr	r2, [r7, #0]
 8017422:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 8017426:	bf00      	nop
 8017428:	3708      	adds	r7, #8
 801742a:	46bd      	mov	sp, r7
 801742c:	bd80      	pop	{r7, pc}
 801742e:	bf00      	nop
 8017430:	08025558 	.word	0x08025558
 8017434:	08025b64 	.word	0x08025b64
 8017438:	080255bc 	.word	0x080255bc

0801743c <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 801743c:	b480      	push	{r7}
 801743e:	b085      	sub	sp, #20
 8017440:	af00      	add	r7, sp, #0
 8017442:	6078      	str	r0, [r7, #4]
 8017444:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8017446:	687b      	ldr	r3, [r7, #4]
 8017448:	2b00      	cmp	r3, #0
 801744a:	d008      	beq.n	801745e <tcp_accept+0x22>
 801744c:	687b      	ldr	r3, [r7, #4]
 801744e:	7d1b      	ldrb	r3, [r3, #20]
 8017450:	2b01      	cmp	r3, #1
 8017452:	d104      	bne.n	801745e <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8017454:	687b      	ldr	r3, [r7, #4]
 8017456:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8017458:	68fb      	ldr	r3, [r7, #12]
 801745a:	683a      	ldr	r2, [r7, #0]
 801745c:	619a      	str	r2, [r3, #24]
  }
}
 801745e:	bf00      	nop
 8017460:	3714      	adds	r7, #20
 8017462:	46bd      	mov	sp, r7
 8017464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017468:	4770      	bx	lr
	...

0801746c <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 801746c:	b580      	push	{r7, lr}
 801746e:	b084      	sub	sp, #16
 8017470:	af00      	add	r7, sp, #0
 8017472:	60f8      	str	r0, [r7, #12]
 8017474:	60b9      	str	r1, [r7, #8]
 8017476:	4613      	mov	r3, r2
 8017478:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 801747a:	68fb      	ldr	r3, [r7, #12]
 801747c:	2b00      	cmp	r3, #0
 801747e:	d107      	bne.n	8017490 <tcp_poll+0x24>
 8017480:	4b0e      	ldr	r3, [pc, #56]	; (80174bc <tcp_poll+0x50>)
 8017482:	f640 023d 	movw	r2, #2109	; 0x83d
 8017486:	490e      	ldr	r1, [pc, #56]	; (80174c0 <tcp_poll+0x54>)
 8017488:	480e      	ldr	r0, [pc, #56]	; (80174c4 <tcp_poll+0x58>)
 801748a:	f009 fe59 	bl	8021140 <iprintf>
 801748e:	e011      	b.n	80174b4 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8017490:	68fb      	ldr	r3, [r7, #12]
 8017492:	7d1b      	ldrb	r3, [r3, #20]
 8017494:	2b01      	cmp	r3, #1
 8017496:	d106      	bne.n	80174a6 <tcp_poll+0x3a>
 8017498:	4b08      	ldr	r3, [pc, #32]	; (80174bc <tcp_poll+0x50>)
 801749a:	f640 023e 	movw	r2, #2110	; 0x83e
 801749e:	490a      	ldr	r1, [pc, #40]	; (80174c8 <tcp_poll+0x5c>)
 80174a0:	4808      	ldr	r0, [pc, #32]	; (80174c4 <tcp_poll+0x58>)
 80174a2:	f009 fe4d 	bl	8021140 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 80174a6:	68fb      	ldr	r3, [r7, #12]
 80174a8:	68ba      	ldr	r2, [r7, #8]
 80174aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 80174ae:	68fb      	ldr	r3, [r7, #12]
 80174b0:	79fa      	ldrb	r2, [r7, #7]
 80174b2:	775a      	strb	r2, [r3, #29]
}
 80174b4:	3710      	adds	r7, #16
 80174b6:	46bd      	mov	sp, r7
 80174b8:	bd80      	pop	{r7, pc}
 80174ba:	bf00      	nop
 80174bc:	08025558 	.word	0x08025558
 80174c0:	08025b8c 	.word	0x08025b8c
 80174c4:	080255bc 	.word	0x080255bc
 80174c8:	08025ba4 	.word	0x08025ba4

080174cc <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80174cc:	b580      	push	{r7, lr}
 80174ce:	b082      	sub	sp, #8
 80174d0:	af00      	add	r7, sp, #0
 80174d2:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80174d4:	687b      	ldr	r3, [r7, #4]
 80174d6:	2b00      	cmp	r3, #0
 80174d8:	d107      	bne.n	80174ea <tcp_pcb_purge+0x1e>
 80174da:	4b21      	ldr	r3, [pc, #132]	; (8017560 <tcp_pcb_purge+0x94>)
 80174dc:	f640 0251 	movw	r2, #2129	; 0x851
 80174e0:	4920      	ldr	r1, [pc, #128]	; (8017564 <tcp_pcb_purge+0x98>)
 80174e2:	4821      	ldr	r0, [pc, #132]	; (8017568 <tcp_pcb_purge+0x9c>)
 80174e4:	f009 fe2c 	bl	8021140 <iprintf>
 80174e8:	e037      	b.n	801755a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 80174ea:	687b      	ldr	r3, [r7, #4]
 80174ec:	7d1b      	ldrb	r3, [r3, #20]
 80174ee:	2b00      	cmp	r3, #0
 80174f0:	d033      	beq.n	801755a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 80174f2:	687b      	ldr	r3, [r7, #4]
 80174f4:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 80174f6:	2b0a      	cmp	r3, #10
 80174f8:	d02f      	beq.n	801755a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 80174fa:	687b      	ldr	r3, [r7, #4]
 80174fc:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 80174fe:	2b01      	cmp	r3, #1
 8017500:	d02b      	beq.n	801755a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8017502:	687b      	ldr	r3, [r7, #4]
 8017504:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8017506:	2b00      	cmp	r3, #0
 8017508:	d007      	beq.n	801751a <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 801750a:	687b      	ldr	r3, [r7, #4]
 801750c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801750e:	4618      	mov	r0, r3
 8017510:	f7fc fe2c 	bl	801416c <pbuf_free>
      pcb->refused_data = NULL;
 8017514:	687b      	ldr	r3, [r7, #4]
 8017516:	2200      	movs	r2, #0
 8017518:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801751a:	687b      	ldr	r3, [r7, #4]
 801751c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801751e:	2b00      	cmp	r3, #0
 8017520:	d002      	beq.n	8017528 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8017522:	6878      	ldr	r0, [r7, #4]
 8017524:	f000 f986 	bl	8017834 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8017528:	687b      	ldr	r3, [r7, #4]
 801752a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801752e:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8017530:	687b      	ldr	r3, [r7, #4]
 8017532:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017534:	4618      	mov	r0, r3
 8017536:	f7ff fcfb 	bl	8016f30 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 801753a:	687b      	ldr	r3, [r7, #4]
 801753c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801753e:	4618      	mov	r0, r3
 8017540:	f7ff fcf6 	bl	8016f30 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8017544:	687b      	ldr	r3, [r7, #4]
 8017546:	2200      	movs	r2, #0
 8017548:	66da      	str	r2, [r3, #108]	; 0x6c
 801754a:	687b      	ldr	r3, [r7, #4]
 801754c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801754e:	687b      	ldr	r3, [r7, #4]
 8017550:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8017552:	687b      	ldr	r3, [r7, #4]
 8017554:	2200      	movs	r2, #0
 8017556:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 801755a:	3708      	adds	r7, #8
 801755c:	46bd      	mov	sp, r7
 801755e:	bd80      	pop	{r7, pc}
 8017560:	08025558 	.word	0x08025558
 8017564:	08025bc4 	.word	0x08025bc4
 8017568:	080255bc 	.word	0x080255bc

0801756c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 801756c:	b580      	push	{r7, lr}
 801756e:	b084      	sub	sp, #16
 8017570:	af00      	add	r7, sp, #0
 8017572:	6078      	str	r0, [r7, #4]
 8017574:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8017576:	683b      	ldr	r3, [r7, #0]
 8017578:	2b00      	cmp	r3, #0
 801757a:	d106      	bne.n	801758a <tcp_pcb_remove+0x1e>
 801757c:	4b3e      	ldr	r3, [pc, #248]	; (8017678 <tcp_pcb_remove+0x10c>)
 801757e:	f640 0283 	movw	r2, #2179	; 0x883
 8017582:	493e      	ldr	r1, [pc, #248]	; (801767c <tcp_pcb_remove+0x110>)
 8017584:	483e      	ldr	r0, [pc, #248]	; (8017680 <tcp_pcb_remove+0x114>)
 8017586:	f009 fddb 	bl	8021140 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801758a:	687b      	ldr	r3, [r7, #4]
 801758c:	2b00      	cmp	r3, #0
 801758e:	d106      	bne.n	801759e <tcp_pcb_remove+0x32>
 8017590:	4b39      	ldr	r3, [pc, #228]	; (8017678 <tcp_pcb_remove+0x10c>)
 8017592:	f640 0284 	movw	r2, #2180	; 0x884
 8017596:	493b      	ldr	r1, [pc, #236]	; (8017684 <tcp_pcb_remove+0x118>)
 8017598:	4839      	ldr	r0, [pc, #228]	; (8017680 <tcp_pcb_remove+0x114>)
 801759a:	f009 fdd1 	bl	8021140 <iprintf>

  TCP_RMV(pcblist, pcb);
 801759e:	687b      	ldr	r3, [r7, #4]
 80175a0:	681b      	ldr	r3, [r3, #0]
 80175a2:	683a      	ldr	r2, [r7, #0]
 80175a4:	429a      	cmp	r2, r3
 80175a6:	d105      	bne.n	80175b4 <tcp_pcb_remove+0x48>
 80175a8:	687b      	ldr	r3, [r7, #4]
 80175aa:	681b      	ldr	r3, [r3, #0]
 80175ac:	68da      	ldr	r2, [r3, #12]
 80175ae:	687b      	ldr	r3, [r7, #4]
 80175b0:	601a      	str	r2, [r3, #0]
 80175b2:	e013      	b.n	80175dc <tcp_pcb_remove+0x70>
 80175b4:	687b      	ldr	r3, [r7, #4]
 80175b6:	681b      	ldr	r3, [r3, #0]
 80175b8:	60fb      	str	r3, [r7, #12]
 80175ba:	e00c      	b.n	80175d6 <tcp_pcb_remove+0x6a>
 80175bc:	68fb      	ldr	r3, [r7, #12]
 80175be:	68db      	ldr	r3, [r3, #12]
 80175c0:	683a      	ldr	r2, [r7, #0]
 80175c2:	429a      	cmp	r2, r3
 80175c4:	d104      	bne.n	80175d0 <tcp_pcb_remove+0x64>
 80175c6:	683b      	ldr	r3, [r7, #0]
 80175c8:	68da      	ldr	r2, [r3, #12]
 80175ca:	68fb      	ldr	r3, [r7, #12]
 80175cc:	60da      	str	r2, [r3, #12]
 80175ce:	e005      	b.n	80175dc <tcp_pcb_remove+0x70>
 80175d0:	68fb      	ldr	r3, [r7, #12]
 80175d2:	68db      	ldr	r3, [r3, #12]
 80175d4:	60fb      	str	r3, [r7, #12]
 80175d6:	68fb      	ldr	r3, [r7, #12]
 80175d8:	2b00      	cmp	r3, #0
 80175da:	d1ef      	bne.n	80175bc <tcp_pcb_remove+0x50>
 80175dc:	683b      	ldr	r3, [r7, #0]
 80175de:	2200      	movs	r2, #0
 80175e0:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80175e2:	6838      	ldr	r0, [r7, #0]
 80175e4:	f7ff ff72 	bl	80174cc <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 80175e8:	683b      	ldr	r3, [r7, #0]
 80175ea:	7d1b      	ldrb	r3, [r3, #20]
 80175ec:	2b0a      	cmp	r3, #10
 80175ee:	d013      	beq.n	8017618 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 80175f0:	683b      	ldr	r3, [r7, #0]
 80175f2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 80175f4:	2b01      	cmp	r3, #1
 80175f6:	d00f      	beq.n	8017618 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 80175f8:	683b      	ldr	r3, [r7, #0]
 80175fa:	8b5b      	ldrh	r3, [r3, #26]
 80175fc:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8017600:	2b00      	cmp	r3, #0
 8017602:	d009      	beq.n	8017618 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8017604:	683b      	ldr	r3, [r7, #0]
 8017606:	8b5b      	ldrh	r3, [r3, #26]
 8017608:	f043 0302 	orr.w	r3, r3, #2
 801760c:	b29a      	uxth	r2, r3
 801760e:	683b      	ldr	r3, [r7, #0]
 8017610:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8017612:	6838      	ldr	r0, [r7, #0]
 8017614:	f003 fbc2 	bl	801ad9c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8017618:	683b      	ldr	r3, [r7, #0]
 801761a:	7d1b      	ldrb	r3, [r3, #20]
 801761c:	2b01      	cmp	r3, #1
 801761e:	d020      	beq.n	8017662 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8017620:	683b      	ldr	r3, [r7, #0]
 8017622:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017624:	2b00      	cmp	r3, #0
 8017626:	d006      	beq.n	8017636 <tcp_pcb_remove+0xca>
 8017628:	4b13      	ldr	r3, [pc, #76]	; (8017678 <tcp_pcb_remove+0x10c>)
 801762a:	f640 0293 	movw	r2, #2195	; 0x893
 801762e:	4916      	ldr	r1, [pc, #88]	; (8017688 <tcp_pcb_remove+0x11c>)
 8017630:	4813      	ldr	r0, [pc, #76]	; (8017680 <tcp_pcb_remove+0x114>)
 8017632:	f009 fd85 	bl	8021140 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8017636:	683b      	ldr	r3, [r7, #0]
 8017638:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801763a:	2b00      	cmp	r3, #0
 801763c:	d006      	beq.n	801764c <tcp_pcb_remove+0xe0>
 801763e:	4b0e      	ldr	r3, [pc, #56]	; (8017678 <tcp_pcb_remove+0x10c>)
 8017640:	f640 0294 	movw	r2, #2196	; 0x894
 8017644:	4911      	ldr	r1, [pc, #68]	; (801768c <tcp_pcb_remove+0x120>)
 8017646:	480e      	ldr	r0, [pc, #56]	; (8017680 <tcp_pcb_remove+0x114>)
 8017648:	f009 fd7a 	bl	8021140 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 801764c:	683b      	ldr	r3, [r7, #0]
 801764e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017650:	2b00      	cmp	r3, #0
 8017652:	d006      	beq.n	8017662 <tcp_pcb_remove+0xf6>
 8017654:	4b08      	ldr	r3, [pc, #32]	; (8017678 <tcp_pcb_remove+0x10c>)
 8017656:	f640 0296 	movw	r2, #2198	; 0x896
 801765a:	490d      	ldr	r1, [pc, #52]	; (8017690 <tcp_pcb_remove+0x124>)
 801765c:	4808      	ldr	r0, [pc, #32]	; (8017680 <tcp_pcb_remove+0x114>)
 801765e:	f009 fd6f 	bl	8021140 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8017662:	683b      	ldr	r3, [r7, #0]
 8017664:	2200      	movs	r2, #0
 8017666:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8017668:	683b      	ldr	r3, [r7, #0]
 801766a:	2200      	movs	r2, #0
 801766c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801766e:	bf00      	nop
 8017670:	3710      	adds	r7, #16
 8017672:	46bd      	mov	sp, r7
 8017674:	bd80      	pop	{r7, pc}
 8017676:	bf00      	nop
 8017678:	08025558 	.word	0x08025558
 801767c:	08025be0 	.word	0x08025be0
 8017680:	080255bc 	.word	0x080255bc
 8017684:	08025bfc 	.word	0x08025bfc
 8017688:	08025c1c 	.word	0x08025c1c
 801768c:	08025c34 	.word	0x08025c34
 8017690:	08025c50 	.word	0x08025c50

08017694 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8017694:	b580      	push	{r7, lr}
 8017696:	b082      	sub	sp, #8
 8017698:	af00      	add	r7, sp, #0
 801769a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 801769c:	687b      	ldr	r3, [r7, #4]
 801769e:	2b00      	cmp	r3, #0
 80176a0:	d106      	bne.n	80176b0 <tcp_next_iss+0x1c>
 80176a2:	4b0a      	ldr	r3, [pc, #40]	; (80176cc <tcp_next_iss+0x38>)
 80176a4:	f640 02af 	movw	r2, #2223	; 0x8af
 80176a8:	4909      	ldr	r1, [pc, #36]	; (80176d0 <tcp_next_iss+0x3c>)
 80176aa:	480a      	ldr	r0, [pc, #40]	; (80176d4 <tcp_next_iss+0x40>)
 80176ac:	f009 fd48 	bl	8021140 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80176b0:	4b09      	ldr	r3, [pc, #36]	; (80176d8 <tcp_next_iss+0x44>)
 80176b2:	681a      	ldr	r2, [r3, #0]
 80176b4:	4b09      	ldr	r3, [pc, #36]	; (80176dc <tcp_next_iss+0x48>)
 80176b6:	681b      	ldr	r3, [r3, #0]
 80176b8:	4413      	add	r3, r2
 80176ba:	4a07      	ldr	r2, [pc, #28]	; (80176d8 <tcp_next_iss+0x44>)
 80176bc:	6013      	str	r3, [r2, #0]
  return iss;
 80176be:	4b06      	ldr	r3, [pc, #24]	; (80176d8 <tcp_next_iss+0x44>)
 80176c0:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80176c2:	4618      	mov	r0, r3
 80176c4:	3708      	adds	r7, #8
 80176c6:	46bd      	mov	sp, r7
 80176c8:	bd80      	pop	{r7, pc}
 80176ca:	bf00      	nop
 80176cc:	08025558 	.word	0x08025558
 80176d0:	08025c68 	.word	0x08025c68
 80176d4:	080255bc 	.word	0x080255bc
 80176d8:	2400002c 	.word	0x2400002c
 80176dc:	24048e8c 	.word	0x24048e8c

080176e0 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 80176e0:	b580      	push	{r7, lr}
 80176e2:	b086      	sub	sp, #24
 80176e4:	af00      	add	r7, sp, #0
 80176e6:	4603      	mov	r3, r0
 80176e8:	60b9      	str	r1, [r7, #8]
 80176ea:	607a      	str	r2, [r7, #4]
 80176ec:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80176ee:	687b      	ldr	r3, [r7, #4]
 80176f0:	2b00      	cmp	r3, #0
 80176f2:	d106      	bne.n	8017702 <tcp_eff_send_mss_netif+0x22>
 80176f4:	4b14      	ldr	r3, [pc, #80]	; (8017748 <tcp_eff_send_mss_netif+0x68>)
 80176f6:	f640 02c5 	movw	r2, #2245	; 0x8c5
 80176fa:	4914      	ldr	r1, [pc, #80]	; (801774c <tcp_eff_send_mss_netif+0x6c>)
 80176fc:	4814      	ldr	r0, [pc, #80]	; (8017750 <tcp_eff_send_mss_netif+0x70>)
 80176fe:	f009 fd1f 	bl	8021140 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8017702:	68bb      	ldr	r3, [r7, #8]
 8017704:	2b00      	cmp	r3, #0
 8017706:	d101      	bne.n	801770c <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8017708:	89fb      	ldrh	r3, [r7, #14]
 801770a:	e019      	b.n	8017740 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 801770c:	68bb      	ldr	r3, [r7, #8]
 801770e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8017710:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8017712:	8afb      	ldrh	r3, [r7, #22]
 8017714:	2b00      	cmp	r3, #0
 8017716:	d012      	beq.n	801773e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8017718:	2328      	movs	r3, #40	; 0x28
 801771a:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801771c:	8afa      	ldrh	r2, [r7, #22]
 801771e:	8abb      	ldrh	r3, [r7, #20]
 8017720:	429a      	cmp	r2, r3
 8017722:	d904      	bls.n	801772e <tcp_eff_send_mss_netif+0x4e>
 8017724:	8afa      	ldrh	r2, [r7, #22]
 8017726:	8abb      	ldrh	r3, [r7, #20]
 8017728:	1ad3      	subs	r3, r2, r3
 801772a:	b29b      	uxth	r3, r3
 801772c:	e000      	b.n	8017730 <tcp_eff_send_mss_netif+0x50>
 801772e:	2300      	movs	r3, #0
 8017730:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8017732:	8a7a      	ldrh	r2, [r7, #18]
 8017734:	89fb      	ldrh	r3, [r7, #14]
 8017736:	4293      	cmp	r3, r2
 8017738:	bf28      	it	cs
 801773a:	4613      	movcs	r3, r2
 801773c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801773e:	89fb      	ldrh	r3, [r7, #14]
}
 8017740:	4618      	mov	r0, r3
 8017742:	3718      	adds	r7, #24
 8017744:	46bd      	mov	sp, r7
 8017746:	bd80      	pop	{r7, pc}
 8017748:	08025558 	.word	0x08025558
 801774c:	08025c84 	.word	0x08025c84
 8017750:	080255bc 	.word	0x080255bc

08017754 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8017754:	b580      	push	{r7, lr}
 8017756:	b084      	sub	sp, #16
 8017758:	af00      	add	r7, sp, #0
 801775a:	6078      	str	r0, [r7, #4]
 801775c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801775e:	683b      	ldr	r3, [r7, #0]
 8017760:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8017762:	687b      	ldr	r3, [r7, #4]
 8017764:	2b00      	cmp	r3, #0
 8017766:	d119      	bne.n	801779c <tcp_netif_ip_addr_changed_pcblist+0x48>
 8017768:	4b10      	ldr	r3, [pc, #64]	; (80177ac <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801776a:	f44f 6210 	mov.w	r2, #2304	; 0x900
 801776e:	4910      	ldr	r1, [pc, #64]	; (80177b0 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8017770:	4810      	ldr	r0, [pc, #64]	; (80177b4 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8017772:	f009 fce5 	bl	8021140 <iprintf>

  while (pcb != NULL) {
 8017776:	e011      	b.n	801779c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8017778:	68fb      	ldr	r3, [r7, #12]
 801777a:	681a      	ldr	r2, [r3, #0]
 801777c:	687b      	ldr	r3, [r7, #4]
 801777e:	681b      	ldr	r3, [r3, #0]
 8017780:	429a      	cmp	r2, r3
 8017782:	d108      	bne.n	8017796 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8017784:	68fb      	ldr	r3, [r7, #12]
 8017786:	68db      	ldr	r3, [r3, #12]
 8017788:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801778a:	68f8      	ldr	r0, [r7, #12]
 801778c:	f7fe fd9e 	bl	80162cc <tcp_abort>
      pcb = next;
 8017790:	68bb      	ldr	r3, [r7, #8]
 8017792:	60fb      	str	r3, [r7, #12]
 8017794:	e002      	b.n	801779c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8017796:	68fb      	ldr	r3, [r7, #12]
 8017798:	68db      	ldr	r3, [r3, #12]
 801779a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 801779c:	68fb      	ldr	r3, [r7, #12]
 801779e:	2b00      	cmp	r3, #0
 80177a0:	d1ea      	bne.n	8017778 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80177a2:	bf00      	nop
 80177a4:	3710      	adds	r7, #16
 80177a6:	46bd      	mov	sp, r7
 80177a8:	bd80      	pop	{r7, pc}
 80177aa:	bf00      	nop
 80177ac:	08025558 	.word	0x08025558
 80177b0:	08025cac 	.word	0x08025cac
 80177b4:	080255bc 	.word	0x080255bc

080177b8 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80177b8:	b580      	push	{r7, lr}
 80177ba:	b084      	sub	sp, #16
 80177bc:	af00      	add	r7, sp, #0
 80177be:	6078      	str	r0, [r7, #4]
 80177c0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80177c2:	687b      	ldr	r3, [r7, #4]
 80177c4:	2b00      	cmp	r3, #0
 80177c6:	d02a      	beq.n	801781e <tcp_netif_ip_addr_changed+0x66>
 80177c8:	687b      	ldr	r3, [r7, #4]
 80177ca:	681b      	ldr	r3, [r3, #0]
 80177cc:	2b00      	cmp	r3, #0
 80177ce:	d026      	beq.n	801781e <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80177d0:	4b15      	ldr	r3, [pc, #84]	; (8017828 <tcp_netif_ip_addr_changed+0x70>)
 80177d2:	681b      	ldr	r3, [r3, #0]
 80177d4:	4619      	mov	r1, r3
 80177d6:	6878      	ldr	r0, [r7, #4]
 80177d8:	f7ff ffbc 	bl	8017754 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80177dc:	4b13      	ldr	r3, [pc, #76]	; (801782c <tcp_netif_ip_addr_changed+0x74>)
 80177de:	681b      	ldr	r3, [r3, #0]
 80177e0:	4619      	mov	r1, r3
 80177e2:	6878      	ldr	r0, [r7, #4]
 80177e4:	f7ff ffb6 	bl	8017754 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80177e8:	683b      	ldr	r3, [r7, #0]
 80177ea:	2b00      	cmp	r3, #0
 80177ec:	d017      	beq.n	801781e <tcp_netif_ip_addr_changed+0x66>
 80177ee:	683b      	ldr	r3, [r7, #0]
 80177f0:	681b      	ldr	r3, [r3, #0]
 80177f2:	2b00      	cmp	r3, #0
 80177f4:	d013      	beq.n	801781e <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80177f6:	4b0e      	ldr	r3, [pc, #56]	; (8017830 <tcp_netif_ip_addr_changed+0x78>)
 80177f8:	681b      	ldr	r3, [r3, #0]
 80177fa:	60fb      	str	r3, [r7, #12]
 80177fc:	e00c      	b.n	8017818 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80177fe:	68fb      	ldr	r3, [r7, #12]
 8017800:	681a      	ldr	r2, [r3, #0]
 8017802:	687b      	ldr	r3, [r7, #4]
 8017804:	681b      	ldr	r3, [r3, #0]
 8017806:	429a      	cmp	r2, r3
 8017808:	d103      	bne.n	8017812 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801780a:	683b      	ldr	r3, [r7, #0]
 801780c:	681a      	ldr	r2, [r3, #0]
 801780e:	68fb      	ldr	r3, [r7, #12]
 8017810:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8017812:	68fb      	ldr	r3, [r7, #12]
 8017814:	68db      	ldr	r3, [r3, #12]
 8017816:	60fb      	str	r3, [r7, #12]
 8017818:	68fb      	ldr	r3, [r7, #12]
 801781a:	2b00      	cmp	r3, #0
 801781c:	d1ef      	bne.n	80177fe <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801781e:	bf00      	nop
 8017820:	3710      	adds	r7, #16
 8017822:	46bd      	mov	sp, r7
 8017824:	bd80      	pop	{r7, pc}
 8017826:	bf00      	nop
 8017828:	24048e88 	.word	0x24048e88
 801782c:	24048e94 	.word	0x24048e94
 8017830:	24048e90 	.word	0x24048e90

08017834 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8017834:	b580      	push	{r7, lr}
 8017836:	b082      	sub	sp, #8
 8017838:	af00      	add	r7, sp, #0
 801783a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 801783c:	687b      	ldr	r3, [r7, #4]
 801783e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017840:	2b00      	cmp	r3, #0
 8017842:	d007      	beq.n	8017854 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8017844:	687b      	ldr	r3, [r7, #4]
 8017846:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017848:	4618      	mov	r0, r3
 801784a:	f7ff fb71 	bl	8016f30 <tcp_segs_free>
    pcb->ooseq = NULL;
 801784e:	687b      	ldr	r3, [r7, #4]
 8017850:	2200      	movs	r2, #0
 8017852:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8017854:	bf00      	nop
 8017856:	3708      	adds	r7, #8
 8017858:	46bd      	mov	sp, r7
 801785a:	bd80      	pop	{r7, pc}

0801785c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 801785c:	b590      	push	{r4, r7, lr}
 801785e:	b08d      	sub	sp, #52	; 0x34
 8017860:	af04      	add	r7, sp, #16
 8017862:	6078      	str	r0, [r7, #4]
 8017864:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8017866:	687b      	ldr	r3, [r7, #4]
 8017868:	2b00      	cmp	r3, #0
 801786a:	d105      	bne.n	8017878 <tcp_input+0x1c>
 801786c:	4b9b      	ldr	r3, [pc, #620]	; (8017adc <tcp_input+0x280>)
 801786e:	2283      	movs	r2, #131	; 0x83
 8017870:	499b      	ldr	r1, [pc, #620]	; (8017ae0 <tcp_input+0x284>)
 8017872:	489c      	ldr	r0, [pc, #624]	; (8017ae4 <tcp_input+0x288>)
 8017874:	f009 fc64 	bl	8021140 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8017878:	687b      	ldr	r3, [r7, #4]
 801787a:	685b      	ldr	r3, [r3, #4]
 801787c:	4a9a      	ldr	r2, [pc, #616]	; (8017ae8 <tcp_input+0x28c>)
 801787e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8017880:	687b      	ldr	r3, [r7, #4]
 8017882:	895b      	ldrh	r3, [r3, #10]
 8017884:	2b13      	cmp	r3, #19
 8017886:	f240 83c4 	bls.w	8018012 <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801788a:	4b98      	ldr	r3, [pc, #608]	; (8017aec <tcp_input+0x290>)
 801788c:	695a      	ldr	r2, [r3, #20]
 801788e:	4b97      	ldr	r3, [pc, #604]	; (8017aec <tcp_input+0x290>)
 8017890:	681b      	ldr	r3, [r3, #0]
 8017892:	4619      	mov	r1, r3
 8017894:	4610      	mov	r0, r2
 8017896:	f7fa f849 	bl	801192c <ip4_addr_isbroadcast_u32>
 801789a:	4603      	mov	r3, r0
 801789c:	2b00      	cmp	r3, #0
 801789e:	f040 83ba 	bne.w	8018016 <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80178a2:	4b92      	ldr	r3, [pc, #584]	; (8017aec <tcp_input+0x290>)
 80178a4:	695b      	ldr	r3, [r3, #20]
 80178a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80178aa:	2be0      	cmp	r3, #224	; 0xe0
 80178ac:	f000 83b3 	beq.w	8018016 <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80178b0:	4b8d      	ldr	r3, [pc, #564]	; (8017ae8 <tcp_input+0x28c>)
 80178b2:	681b      	ldr	r3, [r3, #0]
 80178b4:	899b      	ldrh	r3, [r3, #12]
 80178b6:	b29b      	uxth	r3, r3
 80178b8:	4618      	mov	r0, r3
 80178ba:	f7f8 faad 	bl	800fe18 <lwip_htons>
 80178be:	4603      	mov	r3, r0
 80178c0:	0b1b      	lsrs	r3, r3, #12
 80178c2:	b29b      	uxth	r3, r3
 80178c4:	b2db      	uxtb	r3, r3
 80178c6:	009b      	lsls	r3, r3, #2
 80178c8:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80178ca:	7cbb      	ldrb	r3, [r7, #18]
 80178cc:	2b13      	cmp	r3, #19
 80178ce:	f240 83a2 	bls.w	8018016 <tcp_input+0x7ba>
 80178d2:	7cbb      	ldrb	r3, [r7, #18]
 80178d4:	b29a      	uxth	r2, r3
 80178d6:	687b      	ldr	r3, [r7, #4]
 80178d8:	891b      	ldrh	r3, [r3, #8]
 80178da:	429a      	cmp	r2, r3
 80178dc:	f200 839b 	bhi.w	8018016 <tcp_input+0x7ba>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80178e0:	7cbb      	ldrb	r3, [r7, #18]
 80178e2:	b29b      	uxth	r3, r3
 80178e4:	3b14      	subs	r3, #20
 80178e6:	b29a      	uxth	r2, r3
 80178e8:	4b81      	ldr	r3, [pc, #516]	; (8017af0 <tcp_input+0x294>)
 80178ea:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80178ec:	4b81      	ldr	r3, [pc, #516]	; (8017af4 <tcp_input+0x298>)
 80178ee:	2200      	movs	r2, #0
 80178f0:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80178f2:	687b      	ldr	r3, [r7, #4]
 80178f4:	895a      	ldrh	r2, [r3, #10]
 80178f6:	7cbb      	ldrb	r3, [r7, #18]
 80178f8:	b29b      	uxth	r3, r3
 80178fa:	429a      	cmp	r2, r3
 80178fc:	d309      	bcc.n	8017912 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80178fe:	4b7c      	ldr	r3, [pc, #496]	; (8017af0 <tcp_input+0x294>)
 8017900:	881a      	ldrh	r2, [r3, #0]
 8017902:	4b7d      	ldr	r3, [pc, #500]	; (8017af8 <tcp_input+0x29c>)
 8017904:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8017906:	7cbb      	ldrb	r3, [r7, #18]
 8017908:	4619      	mov	r1, r3
 801790a:	6878      	ldr	r0, [r7, #4]
 801790c:	f7fc fb76 	bl	8013ffc <pbuf_remove_header>
 8017910:	e04e      	b.n	80179b0 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8017912:	687b      	ldr	r3, [r7, #4]
 8017914:	681b      	ldr	r3, [r3, #0]
 8017916:	2b00      	cmp	r3, #0
 8017918:	d105      	bne.n	8017926 <tcp_input+0xca>
 801791a:	4b70      	ldr	r3, [pc, #448]	; (8017adc <tcp_input+0x280>)
 801791c:	22c2      	movs	r2, #194	; 0xc2
 801791e:	4977      	ldr	r1, [pc, #476]	; (8017afc <tcp_input+0x2a0>)
 8017920:	4870      	ldr	r0, [pc, #448]	; (8017ae4 <tcp_input+0x288>)
 8017922:	f009 fc0d 	bl	8021140 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8017926:	2114      	movs	r1, #20
 8017928:	6878      	ldr	r0, [r7, #4]
 801792a:	f7fc fb67 	bl	8013ffc <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801792e:	687b      	ldr	r3, [r7, #4]
 8017930:	895a      	ldrh	r2, [r3, #10]
 8017932:	4b71      	ldr	r3, [pc, #452]	; (8017af8 <tcp_input+0x29c>)
 8017934:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8017936:	4b6e      	ldr	r3, [pc, #440]	; (8017af0 <tcp_input+0x294>)
 8017938:	881a      	ldrh	r2, [r3, #0]
 801793a:	4b6f      	ldr	r3, [pc, #444]	; (8017af8 <tcp_input+0x29c>)
 801793c:	881b      	ldrh	r3, [r3, #0]
 801793e:	1ad3      	subs	r3, r2, r3
 8017940:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8017942:	4b6d      	ldr	r3, [pc, #436]	; (8017af8 <tcp_input+0x29c>)
 8017944:	881b      	ldrh	r3, [r3, #0]
 8017946:	4619      	mov	r1, r3
 8017948:	6878      	ldr	r0, [r7, #4]
 801794a:	f7fc fb57 	bl	8013ffc <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801794e:	687b      	ldr	r3, [r7, #4]
 8017950:	681b      	ldr	r3, [r3, #0]
 8017952:	895b      	ldrh	r3, [r3, #10]
 8017954:	8a3a      	ldrh	r2, [r7, #16]
 8017956:	429a      	cmp	r2, r3
 8017958:	f200 835f 	bhi.w	801801a <tcp_input+0x7be>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801795c:	687b      	ldr	r3, [r7, #4]
 801795e:	681b      	ldr	r3, [r3, #0]
 8017960:	685b      	ldr	r3, [r3, #4]
 8017962:	4a64      	ldr	r2, [pc, #400]	; (8017af4 <tcp_input+0x298>)
 8017964:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8017966:	687b      	ldr	r3, [r7, #4]
 8017968:	681b      	ldr	r3, [r3, #0]
 801796a:	8a3a      	ldrh	r2, [r7, #16]
 801796c:	4611      	mov	r1, r2
 801796e:	4618      	mov	r0, r3
 8017970:	f7fc fb44 	bl	8013ffc <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8017974:	687b      	ldr	r3, [r7, #4]
 8017976:	891a      	ldrh	r2, [r3, #8]
 8017978:	8a3b      	ldrh	r3, [r7, #16]
 801797a:	1ad3      	subs	r3, r2, r3
 801797c:	b29a      	uxth	r2, r3
 801797e:	687b      	ldr	r3, [r7, #4]
 8017980:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8017982:	687b      	ldr	r3, [r7, #4]
 8017984:	895b      	ldrh	r3, [r3, #10]
 8017986:	2b00      	cmp	r3, #0
 8017988:	d005      	beq.n	8017996 <tcp_input+0x13a>
 801798a:	4b54      	ldr	r3, [pc, #336]	; (8017adc <tcp_input+0x280>)
 801798c:	22df      	movs	r2, #223	; 0xdf
 801798e:	495c      	ldr	r1, [pc, #368]	; (8017b00 <tcp_input+0x2a4>)
 8017990:	4854      	ldr	r0, [pc, #336]	; (8017ae4 <tcp_input+0x288>)
 8017992:	f009 fbd5 	bl	8021140 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8017996:	687b      	ldr	r3, [r7, #4]
 8017998:	891a      	ldrh	r2, [r3, #8]
 801799a:	687b      	ldr	r3, [r7, #4]
 801799c:	681b      	ldr	r3, [r3, #0]
 801799e:	891b      	ldrh	r3, [r3, #8]
 80179a0:	429a      	cmp	r2, r3
 80179a2:	d005      	beq.n	80179b0 <tcp_input+0x154>
 80179a4:	4b4d      	ldr	r3, [pc, #308]	; (8017adc <tcp_input+0x280>)
 80179a6:	22e0      	movs	r2, #224	; 0xe0
 80179a8:	4956      	ldr	r1, [pc, #344]	; (8017b04 <tcp_input+0x2a8>)
 80179aa:	484e      	ldr	r0, [pc, #312]	; (8017ae4 <tcp_input+0x288>)
 80179ac:	f009 fbc8 	bl	8021140 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80179b0:	4b4d      	ldr	r3, [pc, #308]	; (8017ae8 <tcp_input+0x28c>)
 80179b2:	681b      	ldr	r3, [r3, #0]
 80179b4:	881b      	ldrh	r3, [r3, #0]
 80179b6:	b29a      	uxth	r2, r3
 80179b8:	4b4b      	ldr	r3, [pc, #300]	; (8017ae8 <tcp_input+0x28c>)
 80179ba:	681c      	ldr	r4, [r3, #0]
 80179bc:	4610      	mov	r0, r2
 80179be:	f7f8 fa2b 	bl	800fe18 <lwip_htons>
 80179c2:	4603      	mov	r3, r0
 80179c4:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80179c6:	4b48      	ldr	r3, [pc, #288]	; (8017ae8 <tcp_input+0x28c>)
 80179c8:	681b      	ldr	r3, [r3, #0]
 80179ca:	885b      	ldrh	r3, [r3, #2]
 80179cc:	b29a      	uxth	r2, r3
 80179ce:	4b46      	ldr	r3, [pc, #280]	; (8017ae8 <tcp_input+0x28c>)
 80179d0:	681c      	ldr	r4, [r3, #0]
 80179d2:	4610      	mov	r0, r2
 80179d4:	f7f8 fa20 	bl	800fe18 <lwip_htons>
 80179d8:	4603      	mov	r3, r0
 80179da:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80179dc:	4b42      	ldr	r3, [pc, #264]	; (8017ae8 <tcp_input+0x28c>)
 80179de:	681b      	ldr	r3, [r3, #0]
 80179e0:	685a      	ldr	r2, [r3, #4]
 80179e2:	4b41      	ldr	r3, [pc, #260]	; (8017ae8 <tcp_input+0x28c>)
 80179e4:	681c      	ldr	r4, [r3, #0]
 80179e6:	4610      	mov	r0, r2
 80179e8:	f7f8 fa2b 	bl	800fe42 <lwip_htonl>
 80179ec:	4603      	mov	r3, r0
 80179ee:	6063      	str	r3, [r4, #4]
 80179f0:	6863      	ldr	r3, [r4, #4]
 80179f2:	4a45      	ldr	r2, [pc, #276]	; (8017b08 <tcp_input+0x2ac>)
 80179f4:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 80179f6:	4b3c      	ldr	r3, [pc, #240]	; (8017ae8 <tcp_input+0x28c>)
 80179f8:	681b      	ldr	r3, [r3, #0]
 80179fa:	689a      	ldr	r2, [r3, #8]
 80179fc:	4b3a      	ldr	r3, [pc, #232]	; (8017ae8 <tcp_input+0x28c>)
 80179fe:	681c      	ldr	r4, [r3, #0]
 8017a00:	4610      	mov	r0, r2
 8017a02:	f7f8 fa1e 	bl	800fe42 <lwip_htonl>
 8017a06:	4603      	mov	r3, r0
 8017a08:	60a3      	str	r3, [r4, #8]
 8017a0a:	68a3      	ldr	r3, [r4, #8]
 8017a0c:	4a3f      	ldr	r2, [pc, #252]	; (8017b0c <tcp_input+0x2b0>)
 8017a0e:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8017a10:	4b35      	ldr	r3, [pc, #212]	; (8017ae8 <tcp_input+0x28c>)
 8017a12:	681b      	ldr	r3, [r3, #0]
 8017a14:	89db      	ldrh	r3, [r3, #14]
 8017a16:	b29a      	uxth	r2, r3
 8017a18:	4b33      	ldr	r3, [pc, #204]	; (8017ae8 <tcp_input+0x28c>)
 8017a1a:	681c      	ldr	r4, [r3, #0]
 8017a1c:	4610      	mov	r0, r2
 8017a1e:	f7f8 f9fb 	bl	800fe18 <lwip_htons>
 8017a22:	4603      	mov	r3, r0
 8017a24:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8017a26:	4b30      	ldr	r3, [pc, #192]	; (8017ae8 <tcp_input+0x28c>)
 8017a28:	681b      	ldr	r3, [r3, #0]
 8017a2a:	899b      	ldrh	r3, [r3, #12]
 8017a2c:	b29b      	uxth	r3, r3
 8017a2e:	4618      	mov	r0, r3
 8017a30:	f7f8 f9f2 	bl	800fe18 <lwip_htons>
 8017a34:	4603      	mov	r3, r0
 8017a36:	b2db      	uxtb	r3, r3
 8017a38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8017a3c:	b2da      	uxtb	r2, r3
 8017a3e:	4b34      	ldr	r3, [pc, #208]	; (8017b10 <tcp_input+0x2b4>)
 8017a40:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8017a42:	687b      	ldr	r3, [r7, #4]
 8017a44:	891a      	ldrh	r2, [r3, #8]
 8017a46:	4b33      	ldr	r3, [pc, #204]	; (8017b14 <tcp_input+0x2b8>)
 8017a48:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8017a4a:	4b31      	ldr	r3, [pc, #196]	; (8017b10 <tcp_input+0x2b4>)
 8017a4c:	781b      	ldrb	r3, [r3, #0]
 8017a4e:	f003 0303 	and.w	r3, r3, #3
 8017a52:	2b00      	cmp	r3, #0
 8017a54:	d00c      	beq.n	8017a70 <tcp_input+0x214>
    tcplen++;
 8017a56:	4b2f      	ldr	r3, [pc, #188]	; (8017b14 <tcp_input+0x2b8>)
 8017a58:	881b      	ldrh	r3, [r3, #0]
 8017a5a:	3301      	adds	r3, #1
 8017a5c:	b29a      	uxth	r2, r3
 8017a5e:	4b2d      	ldr	r3, [pc, #180]	; (8017b14 <tcp_input+0x2b8>)
 8017a60:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8017a62:	687b      	ldr	r3, [r7, #4]
 8017a64:	891a      	ldrh	r2, [r3, #8]
 8017a66:	4b2b      	ldr	r3, [pc, #172]	; (8017b14 <tcp_input+0x2b8>)
 8017a68:	881b      	ldrh	r3, [r3, #0]
 8017a6a:	429a      	cmp	r2, r3
 8017a6c:	f200 82d7 	bhi.w	801801e <tcp_input+0x7c2>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8017a70:	2300      	movs	r3, #0
 8017a72:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017a74:	4b28      	ldr	r3, [pc, #160]	; (8017b18 <tcp_input+0x2bc>)
 8017a76:	681b      	ldr	r3, [r3, #0]
 8017a78:	61fb      	str	r3, [r7, #28]
 8017a7a:	e09d      	b.n	8017bb8 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8017a7c:	69fb      	ldr	r3, [r7, #28]
 8017a7e:	7d1b      	ldrb	r3, [r3, #20]
 8017a80:	2b00      	cmp	r3, #0
 8017a82:	d105      	bne.n	8017a90 <tcp_input+0x234>
 8017a84:	4b15      	ldr	r3, [pc, #84]	; (8017adc <tcp_input+0x280>)
 8017a86:	22fb      	movs	r2, #251	; 0xfb
 8017a88:	4924      	ldr	r1, [pc, #144]	; (8017b1c <tcp_input+0x2c0>)
 8017a8a:	4816      	ldr	r0, [pc, #88]	; (8017ae4 <tcp_input+0x288>)
 8017a8c:	f009 fb58 	bl	8021140 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8017a90:	69fb      	ldr	r3, [r7, #28]
 8017a92:	7d1b      	ldrb	r3, [r3, #20]
 8017a94:	2b0a      	cmp	r3, #10
 8017a96:	d105      	bne.n	8017aa4 <tcp_input+0x248>
 8017a98:	4b10      	ldr	r3, [pc, #64]	; (8017adc <tcp_input+0x280>)
 8017a9a:	22fc      	movs	r2, #252	; 0xfc
 8017a9c:	4920      	ldr	r1, [pc, #128]	; (8017b20 <tcp_input+0x2c4>)
 8017a9e:	4811      	ldr	r0, [pc, #68]	; (8017ae4 <tcp_input+0x288>)
 8017aa0:	f009 fb4e 	bl	8021140 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8017aa4:	69fb      	ldr	r3, [r7, #28]
 8017aa6:	7d1b      	ldrb	r3, [r3, #20]
 8017aa8:	2b01      	cmp	r3, #1
 8017aaa:	d105      	bne.n	8017ab8 <tcp_input+0x25c>
 8017aac:	4b0b      	ldr	r3, [pc, #44]	; (8017adc <tcp_input+0x280>)
 8017aae:	22fd      	movs	r2, #253	; 0xfd
 8017ab0:	491c      	ldr	r1, [pc, #112]	; (8017b24 <tcp_input+0x2c8>)
 8017ab2:	480c      	ldr	r0, [pc, #48]	; (8017ae4 <tcp_input+0x288>)
 8017ab4:	f009 fb44 	bl	8021140 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017ab8:	69fb      	ldr	r3, [r7, #28]
 8017aba:	7a1b      	ldrb	r3, [r3, #8]
 8017abc:	2b00      	cmp	r3, #0
 8017abe:	d033      	beq.n	8017b28 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017ac0:	69fb      	ldr	r3, [r7, #28]
 8017ac2:	7a1a      	ldrb	r2, [r3, #8]
 8017ac4:	4b09      	ldr	r3, [pc, #36]	; (8017aec <tcp_input+0x290>)
 8017ac6:	685b      	ldr	r3, [r3, #4]
 8017ac8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017acc:	3301      	adds	r3, #1
 8017ace:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017ad0:	429a      	cmp	r2, r3
 8017ad2:	d029      	beq.n	8017b28 <tcp_input+0x2cc>
      prev = pcb;
 8017ad4:	69fb      	ldr	r3, [r7, #28]
 8017ad6:	61bb      	str	r3, [r7, #24]
      continue;
 8017ad8:	e06b      	b.n	8017bb2 <tcp_input+0x356>
 8017ada:	bf00      	nop
 8017adc:	08025ce0 	.word	0x08025ce0
 8017ae0:	08025d34 	.word	0x08025d34
 8017ae4:	08025d4c 	.word	0x08025d4c
 8017ae8:	24040774 	.word	0x24040774
 8017aec:	24045dc0 	.word	0x24045dc0
 8017af0:	24040778 	.word	0x24040778
 8017af4:	2404077c 	.word	0x2404077c
 8017af8:	2404077a 	.word	0x2404077a
 8017afc:	08025d74 	.word	0x08025d74
 8017b00:	08025d84 	.word	0x08025d84
 8017b04:	08025d90 	.word	0x08025d90
 8017b08:	24040784 	.word	0x24040784
 8017b0c:	24040788 	.word	0x24040788
 8017b10:	24040790 	.word	0x24040790
 8017b14:	2404078e 	.word	0x2404078e
 8017b18:	24048e88 	.word	0x24048e88
 8017b1c:	08025db0 	.word	0x08025db0
 8017b20:	08025dd8 	.word	0x08025dd8
 8017b24:	08025e04 	.word	0x08025e04
    }

    if (pcb->remote_port == tcphdr->src &&
 8017b28:	69fb      	ldr	r3, [r7, #28]
 8017b2a:	8b1a      	ldrh	r2, [r3, #24]
 8017b2c:	4b94      	ldr	r3, [pc, #592]	; (8017d80 <tcp_input+0x524>)
 8017b2e:	681b      	ldr	r3, [r3, #0]
 8017b30:	881b      	ldrh	r3, [r3, #0]
 8017b32:	b29b      	uxth	r3, r3
 8017b34:	429a      	cmp	r2, r3
 8017b36:	d13a      	bne.n	8017bae <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8017b38:	69fb      	ldr	r3, [r7, #28]
 8017b3a:	8ada      	ldrh	r2, [r3, #22]
 8017b3c:	4b90      	ldr	r3, [pc, #576]	; (8017d80 <tcp_input+0x524>)
 8017b3e:	681b      	ldr	r3, [r3, #0]
 8017b40:	885b      	ldrh	r3, [r3, #2]
 8017b42:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8017b44:	429a      	cmp	r2, r3
 8017b46:	d132      	bne.n	8017bae <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8017b48:	69fb      	ldr	r3, [r7, #28]
 8017b4a:	685a      	ldr	r2, [r3, #4]
 8017b4c:	4b8d      	ldr	r3, [pc, #564]	; (8017d84 <tcp_input+0x528>)
 8017b4e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8017b50:	429a      	cmp	r2, r3
 8017b52:	d12c      	bne.n	8017bae <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8017b54:	69fb      	ldr	r3, [r7, #28]
 8017b56:	681a      	ldr	r2, [r3, #0]
 8017b58:	4b8a      	ldr	r3, [pc, #552]	; (8017d84 <tcp_input+0x528>)
 8017b5a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8017b5c:	429a      	cmp	r2, r3
 8017b5e:	d126      	bne.n	8017bae <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8017b60:	69fb      	ldr	r3, [r7, #28]
 8017b62:	68db      	ldr	r3, [r3, #12]
 8017b64:	69fa      	ldr	r2, [r7, #28]
 8017b66:	429a      	cmp	r2, r3
 8017b68:	d106      	bne.n	8017b78 <tcp_input+0x31c>
 8017b6a:	4b87      	ldr	r3, [pc, #540]	; (8017d88 <tcp_input+0x52c>)
 8017b6c:	f240 120d 	movw	r2, #269	; 0x10d
 8017b70:	4986      	ldr	r1, [pc, #536]	; (8017d8c <tcp_input+0x530>)
 8017b72:	4887      	ldr	r0, [pc, #540]	; (8017d90 <tcp_input+0x534>)
 8017b74:	f009 fae4 	bl	8021140 <iprintf>
      if (prev != NULL) {
 8017b78:	69bb      	ldr	r3, [r7, #24]
 8017b7a:	2b00      	cmp	r3, #0
 8017b7c:	d00a      	beq.n	8017b94 <tcp_input+0x338>
        prev->next = pcb->next;
 8017b7e:	69fb      	ldr	r3, [r7, #28]
 8017b80:	68da      	ldr	r2, [r3, #12]
 8017b82:	69bb      	ldr	r3, [r7, #24]
 8017b84:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8017b86:	4b83      	ldr	r3, [pc, #524]	; (8017d94 <tcp_input+0x538>)
 8017b88:	681a      	ldr	r2, [r3, #0]
 8017b8a:	69fb      	ldr	r3, [r7, #28]
 8017b8c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8017b8e:	4a81      	ldr	r2, [pc, #516]	; (8017d94 <tcp_input+0x538>)
 8017b90:	69fb      	ldr	r3, [r7, #28]
 8017b92:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8017b94:	69fb      	ldr	r3, [r7, #28]
 8017b96:	68db      	ldr	r3, [r3, #12]
 8017b98:	69fa      	ldr	r2, [r7, #28]
 8017b9a:	429a      	cmp	r2, r3
 8017b9c:	d111      	bne.n	8017bc2 <tcp_input+0x366>
 8017b9e:	4b7a      	ldr	r3, [pc, #488]	; (8017d88 <tcp_input+0x52c>)
 8017ba0:	f240 1215 	movw	r2, #277	; 0x115
 8017ba4:	497c      	ldr	r1, [pc, #496]	; (8017d98 <tcp_input+0x53c>)
 8017ba6:	487a      	ldr	r0, [pc, #488]	; (8017d90 <tcp_input+0x534>)
 8017ba8:	f009 faca 	bl	8021140 <iprintf>
      break;
 8017bac:	e009      	b.n	8017bc2 <tcp_input+0x366>
    }
    prev = pcb;
 8017bae:	69fb      	ldr	r3, [r7, #28]
 8017bb0:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017bb2:	69fb      	ldr	r3, [r7, #28]
 8017bb4:	68db      	ldr	r3, [r3, #12]
 8017bb6:	61fb      	str	r3, [r7, #28]
 8017bb8:	69fb      	ldr	r3, [r7, #28]
 8017bba:	2b00      	cmp	r3, #0
 8017bbc:	f47f af5e 	bne.w	8017a7c <tcp_input+0x220>
 8017bc0:	e000      	b.n	8017bc4 <tcp_input+0x368>
      break;
 8017bc2:	bf00      	nop
  }

  if (pcb == NULL) {
 8017bc4:	69fb      	ldr	r3, [r7, #28]
 8017bc6:	2b00      	cmp	r3, #0
 8017bc8:	f040 8095 	bne.w	8017cf6 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017bcc:	4b73      	ldr	r3, [pc, #460]	; (8017d9c <tcp_input+0x540>)
 8017bce:	681b      	ldr	r3, [r3, #0]
 8017bd0:	61fb      	str	r3, [r7, #28]
 8017bd2:	e03f      	b.n	8017c54 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8017bd4:	69fb      	ldr	r3, [r7, #28]
 8017bd6:	7d1b      	ldrb	r3, [r3, #20]
 8017bd8:	2b0a      	cmp	r3, #10
 8017bda:	d006      	beq.n	8017bea <tcp_input+0x38e>
 8017bdc:	4b6a      	ldr	r3, [pc, #424]	; (8017d88 <tcp_input+0x52c>)
 8017bde:	f240 121f 	movw	r2, #287	; 0x11f
 8017be2:	496f      	ldr	r1, [pc, #444]	; (8017da0 <tcp_input+0x544>)
 8017be4:	486a      	ldr	r0, [pc, #424]	; (8017d90 <tcp_input+0x534>)
 8017be6:	f009 faab 	bl	8021140 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017bea:	69fb      	ldr	r3, [r7, #28]
 8017bec:	7a1b      	ldrb	r3, [r3, #8]
 8017bee:	2b00      	cmp	r3, #0
 8017bf0:	d009      	beq.n	8017c06 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017bf2:	69fb      	ldr	r3, [r7, #28]
 8017bf4:	7a1a      	ldrb	r2, [r3, #8]
 8017bf6:	4b63      	ldr	r3, [pc, #396]	; (8017d84 <tcp_input+0x528>)
 8017bf8:	685b      	ldr	r3, [r3, #4]
 8017bfa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017bfe:	3301      	adds	r3, #1
 8017c00:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017c02:	429a      	cmp	r2, r3
 8017c04:	d122      	bne.n	8017c4c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8017c06:	69fb      	ldr	r3, [r7, #28]
 8017c08:	8b1a      	ldrh	r2, [r3, #24]
 8017c0a:	4b5d      	ldr	r3, [pc, #372]	; (8017d80 <tcp_input+0x524>)
 8017c0c:	681b      	ldr	r3, [r3, #0]
 8017c0e:	881b      	ldrh	r3, [r3, #0]
 8017c10:	b29b      	uxth	r3, r3
 8017c12:	429a      	cmp	r2, r3
 8017c14:	d11b      	bne.n	8017c4e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8017c16:	69fb      	ldr	r3, [r7, #28]
 8017c18:	8ada      	ldrh	r2, [r3, #22]
 8017c1a:	4b59      	ldr	r3, [pc, #356]	; (8017d80 <tcp_input+0x524>)
 8017c1c:	681b      	ldr	r3, [r3, #0]
 8017c1e:	885b      	ldrh	r3, [r3, #2]
 8017c20:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8017c22:	429a      	cmp	r2, r3
 8017c24:	d113      	bne.n	8017c4e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8017c26:	69fb      	ldr	r3, [r7, #28]
 8017c28:	685a      	ldr	r2, [r3, #4]
 8017c2a:	4b56      	ldr	r3, [pc, #344]	; (8017d84 <tcp_input+0x528>)
 8017c2c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8017c2e:	429a      	cmp	r2, r3
 8017c30:	d10d      	bne.n	8017c4e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8017c32:	69fb      	ldr	r3, [r7, #28]
 8017c34:	681a      	ldr	r2, [r3, #0]
 8017c36:	4b53      	ldr	r3, [pc, #332]	; (8017d84 <tcp_input+0x528>)
 8017c38:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8017c3a:	429a      	cmp	r2, r3
 8017c3c:	d107      	bne.n	8017c4e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8017c3e:	69f8      	ldr	r0, [r7, #28]
 8017c40:	f000 fb52 	bl	80182e8 <tcp_timewait_input>
        }
        pbuf_free(p);
 8017c44:	6878      	ldr	r0, [r7, #4]
 8017c46:	f7fc fa91 	bl	801416c <pbuf_free>
        return;
 8017c4a:	e1ee      	b.n	801802a <tcp_input+0x7ce>
        continue;
 8017c4c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017c4e:	69fb      	ldr	r3, [r7, #28]
 8017c50:	68db      	ldr	r3, [r3, #12]
 8017c52:	61fb      	str	r3, [r7, #28]
 8017c54:	69fb      	ldr	r3, [r7, #28]
 8017c56:	2b00      	cmp	r3, #0
 8017c58:	d1bc      	bne.n	8017bd4 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8017c5a:	2300      	movs	r3, #0
 8017c5c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8017c5e:	4b51      	ldr	r3, [pc, #324]	; (8017da4 <tcp_input+0x548>)
 8017c60:	681b      	ldr	r3, [r3, #0]
 8017c62:	617b      	str	r3, [r7, #20]
 8017c64:	e02a      	b.n	8017cbc <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8017c66:	697b      	ldr	r3, [r7, #20]
 8017c68:	7a1b      	ldrb	r3, [r3, #8]
 8017c6a:	2b00      	cmp	r3, #0
 8017c6c:	d00c      	beq.n	8017c88 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017c6e:	697b      	ldr	r3, [r7, #20]
 8017c70:	7a1a      	ldrb	r2, [r3, #8]
 8017c72:	4b44      	ldr	r3, [pc, #272]	; (8017d84 <tcp_input+0x528>)
 8017c74:	685b      	ldr	r3, [r3, #4]
 8017c76:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017c7a:	3301      	adds	r3, #1
 8017c7c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8017c7e:	429a      	cmp	r2, r3
 8017c80:	d002      	beq.n	8017c88 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8017c82:	697b      	ldr	r3, [r7, #20]
 8017c84:	61bb      	str	r3, [r7, #24]
        continue;
 8017c86:	e016      	b.n	8017cb6 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8017c88:	697b      	ldr	r3, [r7, #20]
 8017c8a:	8ada      	ldrh	r2, [r3, #22]
 8017c8c:	4b3c      	ldr	r3, [pc, #240]	; (8017d80 <tcp_input+0x524>)
 8017c8e:	681b      	ldr	r3, [r3, #0]
 8017c90:	885b      	ldrh	r3, [r3, #2]
 8017c92:	b29b      	uxth	r3, r3
 8017c94:	429a      	cmp	r2, r3
 8017c96:	d10c      	bne.n	8017cb2 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8017c98:	697b      	ldr	r3, [r7, #20]
 8017c9a:	681a      	ldr	r2, [r3, #0]
 8017c9c:	4b39      	ldr	r3, [pc, #228]	; (8017d84 <tcp_input+0x528>)
 8017c9e:	695b      	ldr	r3, [r3, #20]
 8017ca0:	429a      	cmp	r2, r3
 8017ca2:	d00f      	beq.n	8017cc4 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8017ca4:	697b      	ldr	r3, [r7, #20]
 8017ca6:	2b00      	cmp	r3, #0
 8017ca8:	d00d      	beq.n	8017cc6 <tcp_input+0x46a>
 8017caa:	697b      	ldr	r3, [r7, #20]
 8017cac:	681b      	ldr	r3, [r3, #0]
 8017cae:	2b00      	cmp	r3, #0
 8017cb0:	d009      	beq.n	8017cc6 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8017cb2:	697b      	ldr	r3, [r7, #20]
 8017cb4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8017cb6:	697b      	ldr	r3, [r7, #20]
 8017cb8:	68db      	ldr	r3, [r3, #12]
 8017cba:	617b      	str	r3, [r7, #20]
 8017cbc:	697b      	ldr	r3, [r7, #20]
 8017cbe:	2b00      	cmp	r3, #0
 8017cc0:	d1d1      	bne.n	8017c66 <tcp_input+0x40a>
 8017cc2:	e000      	b.n	8017cc6 <tcp_input+0x46a>
            break;
 8017cc4:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8017cc6:	697b      	ldr	r3, [r7, #20]
 8017cc8:	2b00      	cmp	r3, #0
 8017cca:	d014      	beq.n	8017cf6 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8017ccc:	69bb      	ldr	r3, [r7, #24]
 8017cce:	2b00      	cmp	r3, #0
 8017cd0:	d00a      	beq.n	8017ce8 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8017cd2:	697b      	ldr	r3, [r7, #20]
 8017cd4:	68da      	ldr	r2, [r3, #12]
 8017cd6:	69bb      	ldr	r3, [r7, #24]
 8017cd8:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8017cda:	4b32      	ldr	r3, [pc, #200]	; (8017da4 <tcp_input+0x548>)
 8017cdc:	681a      	ldr	r2, [r3, #0]
 8017cde:	697b      	ldr	r3, [r7, #20]
 8017ce0:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8017ce2:	4a30      	ldr	r2, [pc, #192]	; (8017da4 <tcp_input+0x548>)
 8017ce4:	697b      	ldr	r3, [r7, #20]
 8017ce6:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8017ce8:	6978      	ldr	r0, [r7, #20]
 8017cea:	f000 f9ff 	bl	80180ec <tcp_listen_input>
      }
      pbuf_free(p);
 8017cee:	6878      	ldr	r0, [r7, #4]
 8017cf0:	f7fc fa3c 	bl	801416c <pbuf_free>
      return;
 8017cf4:	e199      	b.n	801802a <tcp_input+0x7ce>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8017cf6:	69fb      	ldr	r3, [r7, #28]
 8017cf8:	2b00      	cmp	r3, #0
 8017cfa:	f000 8160 	beq.w	8017fbe <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8017cfe:	4b2a      	ldr	r3, [pc, #168]	; (8017da8 <tcp_input+0x54c>)
 8017d00:	2200      	movs	r2, #0
 8017d02:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8017d04:	687b      	ldr	r3, [r7, #4]
 8017d06:	891a      	ldrh	r2, [r3, #8]
 8017d08:	4b27      	ldr	r3, [pc, #156]	; (8017da8 <tcp_input+0x54c>)
 8017d0a:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8017d0c:	4a26      	ldr	r2, [pc, #152]	; (8017da8 <tcp_input+0x54c>)
 8017d0e:	687b      	ldr	r3, [r7, #4]
 8017d10:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8017d12:	4b1b      	ldr	r3, [pc, #108]	; (8017d80 <tcp_input+0x524>)
 8017d14:	681b      	ldr	r3, [r3, #0]
 8017d16:	4a24      	ldr	r2, [pc, #144]	; (8017da8 <tcp_input+0x54c>)
 8017d18:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8017d1a:	4b24      	ldr	r3, [pc, #144]	; (8017dac <tcp_input+0x550>)
 8017d1c:	2200      	movs	r2, #0
 8017d1e:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8017d20:	4b23      	ldr	r3, [pc, #140]	; (8017db0 <tcp_input+0x554>)
 8017d22:	2200      	movs	r2, #0
 8017d24:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8017d26:	4b23      	ldr	r3, [pc, #140]	; (8017db4 <tcp_input+0x558>)
 8017d28:	2200      	movs	r2, #0
 8017d2a:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8017d2c:	4b22      	ldr	r3, [pc, #136]	; (8017db8 <tcp_input+0x55c>)
 8017d2e:	781b      	ldrb	r3, [r3, #0]
 8017d30:	f003 0308 	and.w	r3, r3, #8
 8017d34:	2b00      	cmp	r3, #0
 8017d36:	d006      	beq.n	8017d46 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 8017d38:	687b      	ldr	r3, [r7, #4]
 8017d3a:	7b5b      	ldrb	r3, [r3, #13]
 8017d3c:	f043 0301 	orr.w	r3, r3, #1
 8017d40:	b2da      	uxtb	r2, r3
 8017d42:	687b      	ldr	r3, [r7, #4]
 8017d44:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8017d46:	69fb      	ldr	r3, [r7, #28]
 8017d48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8017d4a:	2b00      	cmp	r3, #0
 8017d4c:	d038      	beq.n	8017dc0 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8017d4e:	69f8      	ldr	r0, [r7, #28]
 8017d50:	f7ff f872 	bl	8016e38 <tcp_process_refused_data>
 8017d54:	4603      	mov	r3, r0
 8017d56:	f113 0f0d 	cmn.w	r3, #13
 8017d5a:	d007      	beq.n	8017d6c <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8017d5c:	69fb      	ldr	r3, [r7, #28]
 8017d5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8017d60:	2b00      	cmp	r3, #0
 8017d62:	d02d      	beq.n	8017dc0 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8017d64:	4b15      	ldr	r3, [pc, #84]	; (8017dbc <tcp_input+0x560>)
 8017d66:	881b      	ldrh	r3, [r3, #0]
 8017d68:	2b00      	cmp	r3, #0
 8017d6a:	d029      	beq.n	8017dc0 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8017d6c:	69fb      	ldr	r3, [r7, #28]
 8017d6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017d70:	2b00      	cmp	r3, #0
 8017d72:	f040 8104 	bne.w	8017f7e <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8017d76:	69f8      	ldr	r0, [r7, #28]
 8017d78:	f003 fe28 	bl	801b9cc <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8017d7c:	e0ff      	b.n	8017f7e <tcp_input+0x722>
 8017d7e:	bf00      	nop
 8017d80:	24040774 	.word	0x24040774
 8017d84:	24045dc0 	.word	0x24045dc0
 8017d88:	08025ce0 	.word	0x08025ce0
 8017d8c:	08025e2c 	.word	0x08025e2c
 8017d90:	08025d4c 	.word	0x08025d4c
 8017d94:	24048e88 	.word	0x24048e88
 8017d98:	08025e58 	.word	0x08025e58
 8017d9c:	24048e98 	.word	0x24048e98
 8017da0:	08025e84 	.word	0x08025e84
 8017da4:	24048e90 	.word	0x24048e90
 8017da8:	24040764 	.word	0x24040764
 8017dac:	24040794 	.word	0x24040794
 8017db0:	24040791 	.word	0x24040791
 8017db4:	2404078c 	.word	0x2404078c
 8017db8:	24040790 	.word	0x24040790
 8017dbc:	2404078e 	.word	0x2404078e
      }
    }
    tcp_input_pcb = pcb;
 8017dc0:	4a9b      	ldr	r2, [pc, #620]	; (8018030 <tcp_input+0x7d4>)
 8017dc2:	69fb      	ldr	r3, [r7, #28]
 8017dc4:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8017dc6:	69f8      	ldr	r0, [r7, #28]
 8017dc8:	f000 fb0a 	bl	80183e0 <tcp_process>
 8017dcc:	4603      	mov	r3, r0
 8017dce:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8017dd0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017dd4:	f113 0f0d 	cmn.w	r3, #13
 8017dd8:	f000 80d3 	beq.w	8017f82 <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 8017ddc:	4b95      	ldr	r3, [pc, #596]	; (8018034 <tcp_input+0x7d8>)
 8017dde:	781b      	ldrb	r3, [r3, #0]
 8017de0:	f003 0308 	and.w	r3, r3, #8
 8017de4:	2b00      	cmp	r3, #0
 8017de6:	d015      	beq.n	8017e14 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8017de8:	69fb      	ldr	r3, [r7, #28]
 8017dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8017dee:	2b00      	cmp	r3, #0
 8017df0:	d008      	beq.n	8017e04 <tcp_input+0x5a8>
 8017df2:	69fb      	ldr	r3, [r7, #28]
 8017df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8017df8:	69fa      	ldr	r2, [r7, #28]
 8017dfa:	6912      	ldr	r2, [r2, #16]
 8017dfc:	f06f 010d 	mvn.w	r1, #13
 8017e00:	4610      	mov	r0, r2
 8017e02:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8017e04:	69f9      	ldr	r1, [r7, #28]
 8017e06:	488c      	ldr	r0, [pc, #560]	; (8018038 <tcp_input+0x7dc>)
 8017e08:	f7ff fbb0 	bl	801756c <tcp_pcb_remove>
        tcp_free(pcb);
 8017e0c:	69f8      	ldr	r0, [r7, #28]
 8017e0e:	f7fd ff23 	bl	8015c58 <tcp_free>
 8017e12:	e0c1      	b.n	8017f98 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 8017e14:	2300      	movs	r3, #0
 8017e16:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8017e18:	4b88      	ldr	r3, [pc, #544]	; (801803c <tcp_input+0x7e0>)
 8017e1a:	881b      	ldrh	r3, [r3, #0]
 8017e1c:	2b00      	cmp	r3, #0
 8017e1e:	d01d      	beq.n	8017e5c <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8017e20:	4b86      	ldr	r3, [pc, #536]	; (801803c <tcp_input+0x7e0>)
 8017e22:	881b      	ldrh	r3, [r3, #0]
 8017e24:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8017e26:	69fb      	ldr	r3, [r7, #28]
 8017e28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8017e2c:	2b00      	cmp	r3, #0
 8017e2e:	d00a      	beq.n	8017e46 <tcp_input+0x5ea>
 8017e30:	69fb      	ldr	r3, [r7, #28]
 8017e32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8017e36:	69fa      	ldr	r2, [r7, #28]
 8017e38:	6910      	ldr	r0, [r2, #16]
 8017e3a:	89fa      	ldrh	r2, [r7, #14]
 8017e3c:	69f9      	ldr	r1, [r7, #28]
 8017e3e:	4798      	blx	r3
 8017e40:	4603      	mov	r3, r0
 8017e42:	74fb      	strb	r3, [r7, #19]
 8017e44:	e001      	b.n	8017e4a <tcp_input+0x5ee>
 8017e46:	2300      	movs	r3, #0
 8017e48:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8017e4a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017e4e:	f113 0f0d 	cmn.w	r3, #13
 8017e52:	f000 8098 	beq.w	8017f86 <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 8017e56:	4b79      	ldr	r3, [pc, #484]	; (801803c <tcp_input+0x7e0>)
 8017e58:	2200      	movs	r2, #0
 8017e5a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8017e5c:	69f8      	ldr	r0, [r7, #28]
 8017e5e:	f000 f905 	bl	801806c <tcp_input_delayed_close>
 8017e62:	4603      	mov	r3, r0
 8017e64:	2b00      	cmp	r3, #0
 8017e66:	f040 8090 	bne.w	8017f8a <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8017e6a:	4b75      	ldr	r3, [pc, #468]	; (8018040 <tcp_input+0x7e4>)
 8017e6c:	681b      	ldr	r3, [r3, #0]
 8017e6e:	2b00      	cmp	r3, #0
 8017e70:	d041      	beq.n	8017ef6 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8017e72:	69fb      	ldr	r3, [r7, #28]
 8017e74:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8017e76:	2b00      	cmp	r3, #0
 8017e78:	d006      	beq.n	8017e88 <tcp_input+0x62c>
 8017e7a:	4b72      	ldr	r3, [pc, #456]	; (8018044 <tcp_input+0x7e8>)
 8017e7c:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8017e80:	4971      	ldr	r1, [pc, #452]	; (8018048 <tcp_input+0x7ec>)
 8017e82:	4872      	ldr	r0, [pc, #456]	; (801804c <tcp_input+0x7f0>)
 8017e84:	f009 f95c 	bl	8021140 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8017e88:	69fb      	ldr	r3, [r7, #28]
 8017e8a:	8b5b      	ldrh	r3, [r3, #26]
 8017e8c:	f003 0310 	and.w	r3, r3, #16
 8017e90:	2b00      	cmp	r3, #0
 8017e92:	d008      	beq.n	8017ea6 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8017e94:	4b6a      	ldr	r3, [pc, #424]	; (8018040 <tcp_input+0x7e4>)
 8017e96:	681b      	ldr	r3, [r3, #0]
 8017e98:	4618      	mov	r0, r3
 8017e9a:	f7fc f967 	bl	801416c <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8017e9e:	69f8      	ldr	r0, [r7, #28]
 8017ea0:	f7fe fa14 	bl	80162cc <tcp_abort>
            goto aborted;
 8017ea4:	e078      	b.n	8017f98 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8017ea6:	69fb      	ldr	r3, [r7, #28]
 8017ea8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8017eac:	2b00      	cmp	r3, #0
 8017eae:	d00c      	beq.n	8017eca <tcp_input+0x66e>
 8017eb0:	69fb      	ldr	r3, [r7, #28]
 8017eb2:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8017eb6:	69fb      	ldr	r3, [r7, #28]
 8017eb8:	6918      	ldr	r0, [r3, #16]
 8017eba:	4b61      	ldr	r3, [pc, #388]	; (8018040 <tcp_input+0x7e4>)
 8017ebc:	681a      	ldr	r2, [r3, #0]
 8017ebe:	2300      	movs	r3, #0
 8017ec0:	69f9      	ldr	r1, [r7, #28]
 8017ec2:	47a0      	blx	r4
 8017ec4:	4603      	mov	r3, r0
 8017ec6:	74fb      	strb	r3, [r7, #19]
 8017ec8:	e008      	b.n	8017edc <tcp_input+0x680>
 8017eca:	4b5d      	ldr	r3, [pc, #372]	; (8018040 <tcp_input+0x7e4>)
 8017ecc:	681a      	ldr	r2, [r3, #0]
 8017ece:	2300      	movs	r3, #0
 8017ed0:	69f9      	ldr	r1, [r7, #28]
 8017ed2:	2000      	movs	r0, #0
 8017ed4:	f7ff f884 	bl	8016fe0 <tcp_recv_null>
 8017ed8:	4603      	mov	r3, r0
 8017eda:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8017edc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017ee0:	f113 0f0d 	cmn.w	r3, #13
 8017ee4:	d053      	beq.n	8017f8e <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8017ee6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017eea:	2b00      	cmp	r3, #0
 8017eec:	d003      	beq.n	8017ef6 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8017eee:	4b54      	ldr	r3, [pc, #336]	; (8018040 <tcp_input+0x7e4>)
 8017ef0:	681a      	ldr	r2, [r3, #0]
 8017ef2:	69fb      	ldr	r3, [r7, #28]
 8017ef4:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8017ef6:	4b4f      	ldr	r3, [pc, #316]	; (8018034 <tcp_input+0x7d8>)
 8017ef8:	781b      	ldrb	r3, [r3, #0]
 8017efa:	f003 0320 	and.w	r3, r3, #32
 8017efe:	2b00      	cmp	r3, #0
 8017f00:	d030      	beq.n	8017f64 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 8017f02:	69fb      	ldr	r3, [r7, #28]
 8017f04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8017f06:	2b00      	cmp	r3, #0
 8017f08:	d009      	beq.n	8017f1e <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8017f0a:	69fb      	ldr	r3, [r7, #28]
 8017f0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8017f0e:	7b5a      	ldrb	r2, [r3, #13]
 8017f10:	69fb      	ldr	r3, [r7, #28]
 8017f12:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8017f14:	f042 0220 	orr.w	r2, r2, #32
 8017f18:	b2d2      	uxtb	r2, r2
 8017f1a:	735a      	strb	r2, [r3, #13]
 8017f1c:	e022      	b.n	8017f64 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8017f1e:	69fb      	ldr	r3, [r7, #28]
 8017f20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017f22:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8017f26:	d005      	beq.n	8017f34 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 8017f28:	69fb      	ldr	r3, [r7, #28]
 8017f2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017f2c:	3301      	adds	r3, #1
 8017f2e:	b29a      	uxth	r2, r3
 8017f30:	69fb      	ldr	r3, [r7, #28]
 8017f32:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8017f34:	69fb      	ldr	r3, [r7, #28]
 8017f36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8017f3a:	2b00      	cmp	r3, #0
 8017f3c:	d00b      	beq.n	8017f56 <tcp_input+0x6fa>
 8017f3e:	69fb      	ldr	r3, [r7, #28]
 8017f40:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8017f44:	69fb      	ldr	r3, [r7, #28]
 8017f46:	6918      	ldr	r0, [r3, #16]
 8017f48:	2300      	movs	r3, #0
 8017f4a:	2200      	movs	r2, #0
 8017f4c:	69f9      	ldr	r1, [r7, #28]
 8017f4e:	47a0      	blx	r4
 8017f50:	4603      	mov	r3, r0
 8017f52:	74fb      	strb	r3, [r7, #19]
 8017f54:	e001      	b.n	8017f5a <tcp_input+0x6fe>
 8017f56:	2300      	movs	r3, #0
 8017f58:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8017f5a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017f5e:	f113 0f0d 	cmn.w	r3, #13
 8017f62:	d016      	beq.n	8017f92 <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8017f64:	4b32      	ldr	r3, [pc, #200]	; (8018030 <tcp_input+0x7d4>)
 8017f66:	2200      	movs	r2, #0
 8017f68:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8017f6a:	69f8      	ldr	r0, [r7, #28]
 8017f6c:	f000 f87e 	bl	801806c <tcp_input_delayed_close>
 8017f70:	4603      	mov	r3, r0
 8017f72:	2b00      	cmp	r3, #0
 8017f74:	d10f      	bne.n	8017f96 <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8017f76:	69f8      	ldr	r0, [r7, #28]
 8017f78:	f002 ff10 	bl	801ad9c <tcp_output>
 8017f7c:	e00c      	b.n	8017f98 <tcp_input+0x73c>
        goto aborted;
 8017f7e:	bf00      	nop
 8017f80:	e00a      	b.n	8017f98 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8017f82:	bf00      	nop
 8017f84:	e008      	b.n	8017f98 <tcp_input+0x73c>
              goto aborted;
 8017f86:	bf00      	nop
 8017f88:	e006      	b.n	8017f98 <tcp_input+0x73c>
          goto aborted;
 8017f8a:	bf00      	nop
 8017f8c:	e004      	b.n	8017f98 <tcp_input+0x73c>
            goto aborted;
 8017f8e:	bf00      	nop
 8017f90:	e002      	b.n	8017f98 <tcp_input+0x73c>
              goto aborted;
 8017f92:	bf00      	nop
 8017f94:	e000      	b.n	8017f98 <tcp_input+0x73c>
          goto aborted;
 8017f96:	bf00      	nop
    tcp_input_pcb = NULL;
 8017f98:	4b25      	ldr	r3, [pc, #148]	; (8018030 <tcp_input+0x7d4>)
 8017f9a:	2200      	movs	r2, #0
 8017f9c:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8017f9e:	4b28      	ldr	r3, [pc, #160]	; (8018040 <tcp_input+0x7e4>)
 8017fa0:	2200      	movs	r2, #0
 8017fa2:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8017fa4:	4b2a      	ldr	r3, [pc, #168]	; (8018050 <tcp_input+0x7f4>)
 8017fa6:	685b      	ldr	r3, [r3, #4]
 8017fa8:	2b00      	cmp	r3, #0
 8017faa:	d03d      	beq.n	8018028 <tcp_input+0x7cc>
      pbuf_free(inseg.p);
 8017fac:	4b28      	ldr	r3, [pc, #160]	; (8018050 <tcp_input+0x7f4>)
 8017fae:	685b      	ldr	r3, [r3, #4]
 8017fb0:	4618      	mov	r0, r3
 8017fb2:	f7fc f8db 	bl	801416c <pbuf_free>
      inseg.p = NULL;
 8017fb6:	4b26      	ldr	r3, [pc, #152]	; (8018050 <tcp_input+0x7f4>)
 8017fb8:	2200      	movs	r2, #0
 8017fba:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8017fbc:	e034      	b.n	8018028 <tcp_input+0x7cc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8017fbe:	4b25      	ldr	r3, [pc, #148]	; (8018054 <tcp_input+0x7f8>)
 8017fc0:	681b      	ldr	r3, [r3, #0]
 8017fc2:	899b      	ldrh	r3, [r3, #12]
 8017fc4:	b29b      	uxth	r3, r3
 8017fc6:	4618      	mov	r0, r3
 8017fc8:	f7f7 ff26 	bl	800fe18 <lwip_htons>
 8017fcc:	4603      	mov	r3, r0
 8017fce:	b2db      	uxtb	r3, r3
 8017fd0:	f003 0304 	and.w	r3, r3, #4
 8017fd4:	2b00      	cmp	r3, #0
 8017fd6:	d118      	bne.n	801800a <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017fd8:	4b1f      	ldr	r3, [pc, #124]	; (8018058 <tcp_input+0x7fc>)
 8017fda:	6819      	ldr	r1, [r3, #0]
 8017fdc:	4b1f      	ldr	r3, [pc, #124]	; (801805c <tcp_input+0x800>)
 8017fde:	881b      	ldrh	r3, [r3, #0]
 8017fe0:	461a      	mov	r2, r3
 8017fe2:	4b1f      	ldr	r3, [pc, #124]	; (8018060 <tcp_input+0x804>)
 8017fe4:	681b      	ldr	r3, [r3, #0]
 8017fe6:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017fe8:	4b1a      	ldr	r3, [pc, #104]	; (8018054 <tcp_input+0x7f8>)
 8017fea:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017fec:	885b      	ldrh	r3, [r3, #2]
 8017fee:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017ff0:	4a18      	ldr	r2, [pc, #96]	; (8018054 <tcp_input+0x7f8>)
 8017ff2:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017ff4:	8812      	ldrh	r2, [r2, #0]
 8017ff6:	b292      	uxth	r2, r2
 8017ff8:	9202      	str	r2, [sp, #8]
 8017ffa:	9301      	str	r3, [sp, #4]
 8017ffc:	4b19      	ldr	r3, [pc, #100]	; (8018064 <tcp_input+0x808>)
 8017ffe:	9300      	str	r3, [sp, #0]
 8018000:	4b19      	ldr	r3, [pc, #100]	; (8018068 <tcp_input+0x80c>)
 8018002:	4602      	mov	r2, r0
 8018004:	2000      	movs	r0, #0
 8018006:	f003 fc8f 	bl	801b928 <tcp_rst>
    pbuf_free(p);
 801800a:	6878      	ldr	r0, [r7, #4]
 801800c:	f7fc f8ae 	bl	801416c <pbuf_free>
  return;
 8018010:	e00a      	b.n	8018028 <tcp_input+0x7cc>
    goto dropped;
 8018012:	bf00      	nop
 8018014:	e004      	b.n	8018020 <tcp_input+0x7c4>
dropped:
 8018016:	bf00      	nop
 8018018:	e002      	b.n	8018020 <tcp_input+0x7c4>
      goto dropped;
 801801a:	bf00      	nop
 801801c:	e000      	b.n	8018020 <tcp_input+0x7c4>
      goto dropped;
 801801e:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8018020:	6878      	ldr	r0, [r7, #4]
 8018022:	f7fc f8a3 	bl	801416c <pbuf_free>
 8018026:	e000      	b.n	801802a <tcp_input+0x7ce>
  return;
 8018028:	bf00      	nop
}
 801802a:	3724      	adds	r7, #36	; 0x24
 801802c:	46bd      	mov	sp, r7
 801802e:	bd90      	pop	{r4, r7, pc}
 8018030:	24048e9c 	.word	0x24048e9c
 8018034:	24040791 	.word	0x24040791
 8018038:	24048e88 	.word	0x24048e88
 801803c:	2404078c 	.word	0x2404078c
 8018040:	24040794 	.word	0x24040794
 8018044:	08025ce0 	.word	0x08025ce0
 8018048:	08025eb4 	.word	0x08025eb4
 801804c:	08025d4c 	.word	0x08025d4c
 8018050:	24040764 	.word	0x24040764
 8018054:	24040774 	.word	0x24040774
 8018058:	24040788 	.word	0x24040788
 801805c:	2404078e 	.word	0x2404078e
 8018060:	24040784 	.word	0x24040784
 8018064:	24045dd0 	.word	0x24045dd0
 8018068:	24045dd4 	.word	0x24045dd4

0801806c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 801806c:	b580      	push	{r7, lr}
 801806e:	b082      	sub	sp, #8
 8018070:	af00      	add	r7, sp, #0
 8018072:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8018074:	687b      	ldr	r3, [r7, #4]
 8018076:	2b00      	cmp	r3, #0
 8018078:	d106      	bne.n	8018088 <tcp_input_delayed_close+0x1c>
 801807a:	4b17      	ldr	r3, [pc, #92]	; (80180d8 <tcp_input_delayed_close+0x6c>)
 801807c:	f240 225a 	movw	r2, #602	; 0x25a
 8018080:	4916      	ldr	r1, [pc, #88]	; (80180dc <tcp_input_delayed_close+0x70>)
 8018082:	4817      	ldr	r0, [pc, #92]	; (80180e0 <tcp_input_delayed_close+0x74>)
 8018084:	f009 f85c 	bl	8021140 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8018088:	4b16      	ldr	r3, [pc, #88]	; (80180e4 <tcp_input_delayed_close+0x78>)
 801808a:	781b      	ldrb	r3, [r3, #0]
 801808c:	f003 0310 	and.w	r3, r3, #16
 8018090:	2b00      	cmp	r3, #0
 8018092:	d01c      	beq.n	80180ce <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8018094:	687b      	ldr	r3, [r7, #4]
 8018096:	8b5b      	ldrh	r3, [r3, #26]
 8018098:	f003 0310 	and.w	r3, r3, #16
 801809c:	2b00      	cmp	r3, #0
 801809e:	d10d      	bne.n	80180bc <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80180a0:	687b      	ldr	r3, [r7, #4]
 80180a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80180a6:	2b00      	cmp	r3, #0
 80180a8:	d008      	beq.n	80180bc <tcp_input_delayed_close+0x50>
 80180aa:	687b      	ldr	r3, [r7, #4]
 80180ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80180b0:	687a      	ldr	r2, [r7, #4]
 80180b2:	6912      	ldr	r2, [r2, #16]
 80180b4:	f06f 010e 	mvn.w	r1, #14
 80180b8:	4610      	mov	r0, r2
 80180ba:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80180bc:	6879      	ldr	r1, [r7, #4]
 80180be:	480a      	ldr	r0, [pc, #40]	; (80180e8 <tcp_input_delayed_close+0x7c>)
 80180c0:	f7ff fa54 	bl	801756c <tcp_pcb_remove>
    tcp_free(pcb);
 80180c4:	6878      	ldr	r0, [r7, #4]
 80180c6:	f7fd fdc7 	bl	8015c58 <tcp_free>
    return 1;
 80180ca:	2301      	movs	r3, #1
 80180cc:	e000      	b.n	80180d0 <tcp_input_delayed_close+0x64>
  }
  return 0;
 80180ce:	2300      	movs	r3, #0
}
 80180d0:	4618      	mov	r0, r3
 80180d2:	3708      	adds	r7, #8
 80180d4:	46bd      	mov	sp, r7
 80180d6:	bd80      	pop	{r7, pc}
 80180d8:	08025ce0 	.word	0x08025ce0
 80180dc:	08025ed0 	.word	0x08025ed0
 80180e0:	08025d4c 	.word	0x08025d4c
 80180e4:	24040791 	.word	0x24040791
 80180e8:	24048e88 	.word	0x24048e88

080180ec <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 80180ec:	b590      	push	{r4, r7, lr}
 80180ee:	b08b      	sub	sp, #44	; 0x2c
 80180f0:	af04      	add	r7, sp, #16
 80180f2:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 80180f4:	4b6f      	ldr	r3, [pc, #444]	; (80182b4 <tcp_listen_input+0x1c8>)
 80180f6:	781b      	ldrb	r3, [r3, #0]
 80180f8:	f003 0304 	and.w	r3, r3, #4
 80180fc:	2b00      	cmp	r3, #0
 80180fe:	f040 80d3 	bne.w	80182a8 <tcp_listen_input+0x1bc>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8018102:	687b      	ldr	r3, [r7, #4]
 8018104:	2b00      	cmp	r3, #0
 8018106:	d106      	bne.n	8018116 <tcp_listen_input+0x2a>
 8018108:	4b6b      	ldr	r3, [pc, #428]	; (80182b8 <tcp_listen_input+0x1cc>)
 801810a:	f240 2281 	movw	r2, #641	; 0x281
 801810e:	496b      	ldr	r1, [pc, #428]	; (80182bc <tcp_listen_input+0x1d0>)
 8018110:	486b      	ldr	r0, [pc, #428]	; (80182c0 <tcp_listen_input+0x1d4>)
 8018112:	f009 f815 	bl	8021140 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8018116:	4b67      	ldr	r3, [pc, #412]	; (80182b4 <tcp_listen_input+0x1c8>)
 8018118:	781b      	ldrb	r3, [r3, #0]
 801811a:	f003 0310 	and.w	r3, r3, #16
 801811e:	2b00      	cmp	r3, #0
 8018120:	d019      	beq.n	8018156 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018122:	4b68      	ldr	r3, [pc, #416]	; (80182c4 <tcp_listen_input+0x1d8>)
 8018124:	6819      	ldr	r1, [r3, #0]
 8018126:	4b68      	ldr	r3, [pc, #416]	; (80182c8 <tcp_listen_input+0x1dc>)
 8018128:	881b      	ldrh	r3, [r3, #0]
 801812a:	461a      	mov	r2, r3
 801812c:	4b67      	ldr	r3, [pc, #412]	; (80182cc <tcp_listen_input+0x1e0>)
 801812e:	681b      	ldr	r3, [r3, #0]
 8018130:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018132:	4b67      	ldr	r3, [pc, #412]	; (80182d0 <tcp_listen_input+0x1e4>)
 8018134:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018136:	885b      	ldrh	r3, [r3, #2]
 8018138:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801813a:	4a65      	ldr	r2, [pc, #404]	; (80182d0 <tcp_listen_input+0x1e4>)
 801813c:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801813e:	8812      	ldrh	r2, [r2, #0]
 8018140:	b292      	uxth	r2, r2
 8018142:	9202      	str	r2, [sp, #8]
 8018144:	9301      	str	r3, [sp, #4]
 8018146:	4b63      	ldr	r3, [pc, #396]	; (80182d4 <tcp_listen_input+0x1e8>)
 8018148:	9300      	str	r3, [sp, #0]
 801814a:	4b63      	ldr	r3, [pc, #396]	; (80182d8 <tcp_listen_input+0x1ec>)
 801814c:	4602      	mov	r2, r0
 801814e:	6878      	ldr	r0, [r7, #4]
 8018150:	f003 fbea 	bl	801b928 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8018154:	e0aa      	b.n	80182ac <tcp_listen_input+0x1c0>
  } else if (flags & TCP_SYN) {
 8018156:	4b57      	ldr	r3, [pc, #348]	; (80182b4 <tcp_listen_input+0x1c8>)
 8018158:	781b      	ldrb	r3, [r3, #0]
 801815a:	f003 0302 	and.w	r3, r3, #2
 801815e:	2b00      	cmp	r3, #0
 8018160:	f000 80a4 	beq.w	80182ac <tcp_listen_input+0x1c0>
    npcb = tcp_alloc(pcb->prio);
 8018164:	687b      	ldr	r3, [r7, #4]
 8018166:	7d5b      	ldrb	r3, [r3, #21]
 8018168:	4618      	mov	r0, r3
 801816a:	f7ff f85d 	bl	8017228 <tcp_alloc>
 801816e:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8018170:	697b      	ldr	r3, [r7, #20]
 8018172:	2b00      	cmp	r3, #0
 8018174:	d111      	bne.n	801819a <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8018176:	687b      	ldr	r3, [r7, #4]
 8018178:	699b      	ldr	r3, [r3, #24]
 801817a:	2b00      	cmp	r3, #0
 801817c:	d00a      	beq.n	8018194 <tcp_listen_input+0xa8>
 801817e:	687b      	ldr	r3, [r7, #4]
 8018180:	699b      	ldr	r3, [r3, #24]
 8018182:	687a      	ldr	r2, [r7, #4]
 8018184:	6910      	ldr	r0, [r2, #16]
 8018186:	f04f 32ff 	mov.w	r2, #4294967295
 801818a:	2100      	movs	r1, #0
 801818c:	4798      	blx	r3
 801818e:	4603      	mov	r3, r0
 8018190:	73bb      	strb	r3, [r7, #14]
      return;
 8018192:	e08c      	b.n	80182ae <tcp_listen_input+0x1c2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8018194:	23f0      	movs	r3, #240	; 0xf0
 8018196:	73bb      	strb	r3, [r7, #14]
      return;
 8018198:	e089      	b.n	80182ae <tcp_listen_input+0x1c2>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801819a:	4b50      	ldr	r3, [pc, #320]	; (80182dc <tcp_listen_input+0x1f0>)
 801819c:	695a      	ldr	r2, [r3, #20]
 801819e:	697b      	ldr	r3, [r7, #20]
 80181a0:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80181a2:	4b4e      	ldr	r3, [pc, #312]	; (80182dc <tcp_listen_input+0x1f0>)
 80181a4:	691a      	ldr	r2, [r3, #16]
 80181a6:	697b      	ldr	r3, [r7, #20]
 80181a8:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 80181aa:	687b      	ldr	r3, [r7, #4]
 80181ac:	8ada      	ldrh	r2, [r3, #22]
 80181ae:	697b      	ldr	r3, [r7, #20]
 80181b0:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 80181b2:	4b47      	ldr	r3, [pc, #284]	; (80182d0 <tcp_listen_input+0x1e4>)
 80181b4:	681b      	ldr	r3, [r3, #0]
 80181b6:	881b      	ldrh	r3, [r3, #0]
 80181b8:	b29a      	uxth	r2, r3
 80181ba:	697b      	ldr	r3, [r7, #20]
 80181bc:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 80181be:	697b      	ldr	r3, [r7, #20]
 80181c0:	2203      	movs	r2, #3
 80181c2:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 80181c4:	4b41      	ldr	r3, [pc, #260]	; (80182cc <tcp_listen_input+0x1e0>)
 80181c6:	681b      	ldr	r3, [r3, #0]
 80181c8:	1c5a      	adds	r2, r3, #1
 80181ca:	697b      	ldr	r3, [r7, #20]
 80181cc:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80181ce:	697b      	ldr	r3, [r7, #20]
 80181d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80181d2:	697b      	ldr	r3, [r7, #20]
 80181d4:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 80181d6:	6978      	ldr	r0, [r7, #20]
 80181d8:	f7ff fa5c 	bl	8017694 <tcp_next_iss>
 80181dc:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 80181de:	697b      	ldr	r3, [r7, #20]
 80181e0:	693a      	ldr	r2, [r7, #16]
 80181e2:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 80181e4:	697b      	ldr	r3, [r7, #20]
 80181e6:	693a      	ldr	r2, [r7, #16]
 80181e8:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 80181ea:	697b      	ldr	r3, [r7, #20]
 80181ec:	693a      	ldr	r2, [r7, #16]
 80181ee:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 80181f0:	697b      	ldr	r3, [r7, #20]
 80181f2:	693a      	ldr	r2, [r7, #16]
 80181f4:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80181f6:	4b35      	ldr	r3, [pc, #212]	; (80182cc <tcp_listen_input+0x1e0>)
 80181f8:	681b      	ldr	r3, [r3, #0]
 80181fa:	1e5a      	subs	r2, r3, #1
 80181fc:	697b      	ldr	r3, [r7, #20]
 80181fe:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8018200:	687b      	ldr	r3, [r7, #4]
 8018202:	691a      	ldr	r2, [r3, #16]
 8018204:	697b      	ldr	r3, [r7, #20]
 8018206:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8018208:	697b      	ldr	r3, [r7, #20]
 801820a:	687a      	ldr	r2, [r7, #4]
 801820c:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801820e:	687b      	ldr	r3, [r7, #4]
 8018210:	7a5b      	ldrb	r3, [r3, #9]
 8018212:	f003 030c 	and.w	r3, r3, #12
 8018216:	b2da      	uxtb	r2, r3
 8018218:	697b      	ldr	r3, [r7, #20]
 801821a:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 801821c:	687b      	ldr	r3, [r7, #4]
 801821e:	7a1a      	ldrb	r2, [r3, #8]
 8018220:	697b      	ldr	r3, [r7, #20]
 8018222:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8018224:	4b2e      	ldr	r3, [pc, #184]	; (80182e0 <tcp_listen_input+0x1f4>)
 8018226:	681a      	ldr	r2, [r3, #0]
 8018228:	697b      	ldr	r3, [r7, #20]
 801822a:	60da      	str	r2, [r3, #12]
 801822c:	4a2c      	ldr	r2, [pc, #176]	; (80182e0 <tcp_listen_input+0x1f4>)
 801822e:	697b      	ldr	r3, [r7, #20]
 8018230:	6013      	str	r3, [r2, #0]
 8018232:	f003 feef 	bl	801c014 <tcp_timer_needed>
 8018236:	4b2b      	ldr	r3, [pc, #172]	; (80182e4 <tcp_listen_input+0x1f8>)
 8018238:	2201      	movs	r2, #1
 801823a:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 801823c:	6978      	ldr	r0, [r7, #20]
 801823e:	f001 fd8f 	bl	8019d60 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8018242:	4b23      	ldr	r3, [pc, #140]	; (80182d0 <tcp_listen_input+0x1e4>)
 8018244:	681b      	ldr	r3, [r3, #0]
 8018246:	89db      	ldrh	r3, [r3, #14]
 8018248:	b29a      	uxth	r2, r3
 801824a:	697b      	ldr	r3, [r7, #20]
 801824c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8018250:	697b      	ldr	r3, [r7, #20]
 8018252:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8018256:	697b      	ldr	r3, [r7, #20]
 8018258:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801825c:	697b      	ldr	r3, [r7, #20]
 801825e:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8018260:	697b      	ldr	r3, [r7, #20]
 8018262:	3304      	adds	r3, #4
 8018264:	4618      	mov	r0, r3
 8018266:	f7f9 f8cd 	bl	8011404 <ip4_route>
 801826a:	4601      	mov	r1, r0
 801826c:	697b      	ldr	r3, [r7, #20]
 801826e:	3304      	adds	r3, #4
 8018270:	461a      	mov	r2, r3
 8018272:	4620      	mov	r0, r4
 8018274:	f7ff fa34 	bl	80176e0 <tcp_eff_send_mss_netif>
 8018278:	4603      	mov	r3, r0
 801827a:	461a      	mov	r2, r3
 801827c:	697b      	ldr	r3, [r7, #20]
 801827e:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8018280:	2112      	movs	r1, #18
 8018282:	6978      	ldr	r0, [r7, #20]
 8018284:	f002 fc9c 	bl	801abc0 <tcp_enqueue_flags>
 8018288:	4603      	mov	r3, r0
 801828a:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 801828c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018290:	2b00      	cmp	r3, #0
 8018292:	d004      	beq.n	801829e <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8018294:	2100      	movs	r1, #0
 8018296:	6978      	ldr	r0, [r7, #20]
 8018298:	f7fd ff5a 	bl	8016150 <tcp_abandon>
      return;
 801829c:	e007      	b.n	80182ae <tcp_listen_input+0x1c2>
    tcp_output(npcb);
 801829e:	6978      	ldr	r0, [r7, #20]
 80182a0:	f002 fd7c 	bl	801ad9c <tcp_output>
  return;
 80182a4:	bf00      	nop
 80182a6:	e001      	b.n	80182ac <tcp_listen_input+0x1c0>
    return;
 80182a8:	bf00      	nop
 80182aa:	e000      	b.n	80182ae <tcp_listen_input+0x1c2>
  return;
 80182ac:	bf00      	nop
}
 80182ae:	371c      	adds	r7, #28
 80182b0:	46bd      	mov	sp, r7
 80182b2:	bd90      	pop	{r4, r7, pc}
 80182b4:	24040790 	.word	0x24040790
 80182b8:	08025ce0 	.word	0x08025ce0
 80182bc:	08025ef8 	.word	0x08025ef8
 80182c0:	08025d4c 	.word	0x08025d4c
 80182c4:	24040788 	.word	0x24040788
 80182c8:	2404078e 	.word	0x2404078e
 80182cc:	24040784 	.word	0x24040784
 80182d0:	24040774 	.word	0x24040774
 80182d4:	24045dd0 	.word	0x24045dd0
 80182d8:	24045dd4 	.word	0x24045dd4
 80182dc:	24045dc0 	.word	0x24045dc0
 80182e0:	24048e88 	.word	0x24048e88
 80182e4:	24048e84 	.word	0x24048e84

080182e8 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 80182e8:	b580      	push	{r7, lr}
 80182ea:	b086      	sub	sp, #24
 80182ec:	af04      	add	r7, sp, #16
 80182ee:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 80182f0:	4b30      	ldr	r3, [pc, #192]	; (80183b4 <tcp_timewait_input+0xcc>)
 80182f2:	781b      	ldrb	r3, [r3, #0]
 80182f4:	f003 0304 	and.w	r3, r3, #4
 80182f8:	2b00      	cmp	r3, #0
 80182fa:	d154      	bne.n	80183a6 <tcp_timewait_input+0xbe>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 80182fc:	687b      	ldr	r3, [r7, #4]
 80182fe:	2b00      	cmp	r3, #0
 8018300:	d106      	bne.n	8018310 <tcp_timewait_input+0x28>
 8018302:	4b2d      	ldr	r3, [pc, #180]	; (80183b8 <tcp_timewait_input+0xd0>)
 8018304:	f240 22ee 	movw	r2, #750	; 0x2ee
 8018308:	492c      	ldr	r1, [pc, #176]	; (80183bc <tcp_timewait_input+0xd4>)
 801830a:	482d      	ldr	r0, [pc, #180]	; (80183c0 <tcp_timewait_input+0xd8>)
 801830c:	f008 ff18 	bl	8021140 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8018310:	4b28      	ldr	r3, [pc, #160]	; (80183b4 <tcp_timewait_input+0xcc>)
 8018312:	781b      	ldrb	r3, [r3, #0]
 8018314:	f003 0302 	and.w	r3, r3, #2
 8018318:	2b00      	cmp	r3, #0
 801831a:	d02a      	beq.n	8018372 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 801831c:	4b29      	ldr	r3, [pc, #164]	; (80183c4 <tcp_timewait_input+0xdc>)
 801831e:	681a      	ldr	r2, [r3, #0]
 8018320:	687b      	ldr	r3, [r7, #4]
 8018322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018324:	1ad3      	subs	r3, r2, r3
 8018326:	2b00      	cmp	r3, #0
 8018328:	db2d      	blt.n	8018386 <tcp_timewait_input+0x9e>
 801832a:	4b26      	ldr	r3, [pc, #152]	; (80183c4 <tcp_timewait_input+0xdc>)
 801832c:	681a      	ldr	r2, [r3, #0]
 801832e:	687b      	ldr	r3, [r7, #4]
 8018330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018332:	6879      	ldr	r1, [r7, #4]
 8018334:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8018336:	440b      	add	r3, r1
 8018338:	1ad3      	subs	r3, r2, r3
 801833a:	2b00      	cmp	r3, #0
 801833c:	dc23      	bgt.n	8018386 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801833e:	4b22      	ldr	r3, [pc, #136]	; (80183c8 <tcp_timewait_input+0xe0>)
 8018340:	6819      	ldr	r1, [r3, #0]
 8018342:	4b22      	ldr	r3, [pc, #136]	; (80183cc <tcp_timewait_input+0xe4>)
 8018344:	881b      	ldrh	r3, [r3, #0]
 8018346:	461a      	mov	r2, r3
 8018348:	4b1e      	ldr	r3, [pc, #120]	; (80183c4 <tcp_timewait_input+0xdc>)
 801834a:	681b      	ldr	r3, [r3, #0]
 801834c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801834e:	4b20      	ldr	r3, [pc, #128]	; (80183d0 <tcp_timewait_input+0xe8>)
 8018350:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018352:	885b      	ldrh	r3, [r3, #2]
 8018354:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018356:	4a1e      	ldr	r2, [pc, #120]	; (80183d0 <tcp_timewait_input+0xe8>)
 8018358:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801835a:	8812      	ldrh	r2, [r2, #0]
 801835c:	b292      	uxth	r2, r2
 801835e:	9202      	str	r2, [sp, #8]
 8018360:	9301      	str	r3, [sp, #4]
 8018362:	4b1c      	ldr	r3, [pc, #112]	; (80183d4 <tcp_timewait_input+0xec>)
 8018364:	9300      	str	r3, [sp, #0]
 8018366:	4b1c      	ldr	r3, [pc, #112]	; (80183d8 <tcp_timewait_input+0xf0>)
 8018368:	4602      	mov	r2, r0
 801836a:	6878      	ldr	r0, [r7, #4]
 801836c:	f003 fadc 	bl	801b928 <tcp_rst>
      return;
 8018370:	e01c      	b.n	80183ac <tcp_timewait_input+0xc4>
    }
  } else if (flags & TCP_FIN) {
 8018372:	4b10      	ldr	r3, [pc, #64]	; (80183b4 <tcp_timewait_input+0xcc>)
 8018374:	781b      	ldrb	r3, [r3, #0]
 8018376:	f003 0301 	and.w	r3, r3, #1
 801837a:	2b00      	cmp	r3, #0
 801837c:	d003      	beq.n	8018386 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801837e:	4b17      	ldr	r3, [pc, #92]	; (80183dc <tcp_timewait_input+0xf4>)
 8018380:	681a      	ldr	r2, [r3, #0]
 8018382:	687b      	ldr	r3, [r7, #4]
 8018384:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8018386:	4b11      	ldr	r3, [pc, #68]	; (80183cc <tcp_timewait_input+0xe4>)
 8018388:	881b      	ldrh	r3, [r3, #0]
 801838a:	2b00      	cmp	r3, #0
 801838c:	d00d      	beq.n	80183aa <tcp_timewait_input+0xc2>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 801838e:	687b      	ldr	r3, [r7, #4]
 8018390:	8b5b      	ldrh	r3, [r3, #26]
 8018392:	f043 0302 	orr.w	r3, r3, #2
 8018396:	b29a      	uxth	r2, r3
 8018398:	687b      	ldr	r3, [r7, #4]
 801839a:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801839c:	6878      	ldr	r0, [r7, #4]
 801839e:	f002 fcfd 	bl	801ad9c <tcp_output>
  }
  return;
 80183a2:	bf00      	nop
 80183a4:	e001      	b.n	80183aa <tcp_timewait_input+0xc2>
    return;
 80183a6:	bf00      	nop
 80183a8:	e000      	b.n	80183ac <tcp_timewait_input+0xc4>
  return;
 80183aa:	bf00      	nop
}
 80183ac:	3708      	adds	r7, #8
 80183ae:	46bd      	mov	sp, r7
 80183b0:	bd80      	pop	{r7, pc}
 80183b2:	bf00      	nop
 80183b4:	24040790 	.word	0x24040790
 80183b8:	08025ce0 	.word	0x08025ce0
 80183bc:	08025f18 	.word	0x08025f18
 80183c0:	08025d4c 	.word	0x08025d4c
 80183c4:	24040784 	.word	0x24040784
 80183c8:	24040788 	.word	0x24040788
 80183cc:	2404078e 	.word	0x2404078e
 80183d0:	24040774 	.word	0x24040774
 80183d4:	24045dd0 	.word	0x24045dd0
 80183d8:	24045dd4 	.word	0x24045dd4
 80183dc:	24048e8c 	.word	0x24048e8c

080183e0 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 80183e0:	b590      	push	{r4, r7, lr}
 80183e2:	b08d      	sub	sp, #52	; 0x34
 80183e4:	af04      	add	r7, sp, #16
 80183e6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 80183e8:	2300      	movs	r3, #0
 80183ea:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 80183ec:	2300      	movs	r3, #0
 80183ee:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 80183f0:	687b      	ldr	r3, [r7, #4]
 80183f2:	2b00      	cmp	r3, #0
 80183f4:	d106      	bne.n	8018404 <tcp_process+0x24>
 80183f6:	4ba5      	ldr	r3, [pc, #660]	; (801868c <tcp_process+0x2ac>)
 80183f8:	f44f 7247 	mov.w	r2, #796	; 0x31c
 80183fc:	49a4      	ldr	r1, [pc, #656]	; (8018690 <tcp_process+0x2b0>)
 80183fe:	48a5      	ldr	r0, [pc, #660]	; (8018694 <tcp_process+0x2b4>)
 8018400:	f008 fe9e 	bl	8021140 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8018404:	4ba4      	ldr	r3, [pc, #656]	; (8018698 <tcp_process+0x2b8>)
 8018406:	781b      	ldrb	r3, [r3, #0]
 8018408:	f003 0304 	and.w	r3, r3, #4
 801840c:	2b00      	cmp	r3, #0
 801840e:	d04e      	beq.n	80184ae <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8018410:	687b      	ldr	r3, [r7, #4]
 8018412:	7d1b      	ldrb	r3, [r3, #20]
 8018414:	2b02      	cmp	r3, #2
 8018416:	d108      	bne.n	801842a <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8018418:	687b      	ldr	r3, [r7, #4]
 801841a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801841c:	4b9f      	ldr	r3, [pc, #636]	; (801869c <tcp_process+0x2bc>)
 801841e:	681b      	ldr	r3, [r3, #0]
 8018420:	429a      	cmp	r2, r3
 8018422:	d123      	bne.n	801846c <tcp_process+0x8c>
        acceptable = 1;
 8018424:	2301      	movs	r3, #1
 8018426:	76fb      	strb	r3, [r7, #27]
 8018428:	e020      	b.n	801846c <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 801842a:	687b      	ldr	r3, [r7, #4]
 801842c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801842e:	4b9c      	ldr	r3, [pc, #624]	; (80186a0 <tcp_process+0x2c0>)
 8018430:	681b      	ldr	r3, [r3, #0]
 8018432:	429a      	cmp	r2, r3
 8018434:	d102      	bne.n	801843c <tcp_process+0x5c>
        acceptable = 1;
 8018436:	2301      	movs	r3, #1
 8018438:	76fb      	strb	r3, [r7, #27]
 801843a:	e017      	b.n	801846c <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801843c:	4b98      	ldr	r3, [pc, #608]	; (80186a0 <tcp_process+0x2c0>)
 801843e:	681a      	ldr	r2, [r3, #0]
 8018440:	687b      	ldr	r3, [r7, #4]
 8018442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018444:	1ad3      	subs	r3, r2, r3
 8018446:	2b00      	cmp	r3, #0
 8018448:	db10      	blt.n	801846c <tcp_process+0x8c>
 801844a:	4b95      	ldr	r3, [pc, #596]	; (80186a0 <tcp_process+0x2c0>)
 801844c:	681a      	ldr	r2, [r3, #0]
 801844e:	687b      	ldr	r3, [r7, #4]
 8018450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018452:	6879      	ldr	r1, [r7, #4]
 8018454:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8018456:	440b      	add	r3, r1
 8018458:	1ad3      	subs	r3, r2, r3
 801845a:	2b00      	cmp	r3, #0
 801845c:	dc06      	bgt.n	801846c <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 801845e:	687b      	ldr	r3, [r7, #4]
 8018460:	8b5b      	ldrh	r3, [r3, #26]
 8018462:	f043 0302 	orr.w	r3, r3, #2
 8018466:	b29a      	uxth	r2, r3
 8018468:	687b      	ldr	r3, [r7, #4]
 801846a:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 801846c:	7efb      	ldrb	r3, [r7, #27]
 801846e:	2b00      	cmp	r3, #0
 8018470:	d01b      	beq.n	80184aa <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8018472:	687b      	ldr	r3, [r7, #4]
 8018474:	7d1b      	ldrb	r3, [r3, #20]
 8018476:	2b00      	cmp	r3, #0
 8018478:	d106      	bne.n	8018488 <tcp_process+0xa8>
 801847a:	4b84      	ldr	r3, [pc, #528]	; (801868c <tcp_process+0x2ac>)
 801847c:	f44f 724e 	mov.w	r2, #824	; 0x338
 8018480:	4988      	ldr	r1, [pc, #544]	; (80186a4 <tcp_process+0x2c4>)
 8018482:	4884      	ldr	r0, [pc, #528]	; (8018694 <tcp_process+0x2b4>)
 8018484:	f008 fe5c 	bl	8021140 <iprintf>
      recv_flags |= TF_RESET;
 8018488:	4b87      	ldr	r3, [pc, #540]	; (80186a8 <tcp_process+0x2c8>)
 801848a:	781b      	ldrb	r3, [r3, #0]
 801848c:	f043 0308 	orr.w	r3, r3, #8
 8018490:	b2da      	uxtb	r2, r3
 8018492:	4b85      	ldr	r3, [pc, #532]	; (80186a8 <tcp_process+0x2c8>)
 8018494:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8018496:	687b      	ldr	r3, [r7, #4]
 8018498:	8b5b      	ldrh	r3, [r3, #26]
 801849a:	f023 0301 	bic.w	r3, r3, #1
 801849e:	b29a      	uxth	r2, r3
 80184a0:	687b      	ldr	r3, [r7, #4]
 80184a2:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 80184a4:	f06f 030d 	mvn.w	r3, #13
 80184a8:	e37a      	b.n	8018ba0 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 80184aa:	2300      	movs	r3, #0
 80184ac:	e378      	b.n	8018ba0 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80184ae:	4b7a      	ldr	r3, [pc, #488]	; (8018698 <tcp_process+0x2b8>)
 80184b0:	781b      	ldrb	r3, [r3, #0]
 80184b2:	f003 0302 	and.w	r3, r3, #2
 80184b6:	2b00      	cmp	r3, #0
 80184b8:	d010      	beq.n	80184dc <tcp_process+0xfc>
 80184ba:	687b      	ldr	r3, [r7, #4]
 80184bc:	7d1b      	ldrb	r3, [r3, #20]
 80184be:	2b02      	cmp	r3, #2
 80184c0:	d00c      	beq.n	80184dc <tcp_process+0xfc>
 80184c2:	687b      	ldr	r3, [r7, #4]
 80184c4:	7d1b      	ldrb	r3, [r3, #20]
 80184c6:	2b03      	cmp	r3, #3
 80184c8:	d008      	beq.n	80184dc <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80184ca:	687b      	ldr	r3, [r7, #4]
 80184cc:	8b5b      	ldrh	r3, [r3, #26]
 80184ce:	f043 0302 	orr.w	r3, r3, #2
 80184d2:	b29a      	uxth	r2, r3
 80184d4:	687b      	ldr	r3, [r7, #4]
 80184d6:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80184d8:	2300      	movs	r3, #0
 80184da:	e361      	b.n	8018ba0 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80184dc:	687b      	ldr	r3, [r7, #4]
 80184de:	8b5b      	ldrh	r3, [r3, #26]
 80184e0:	f003 0310 	and.w	r3, r3, #16
 80184e4:	2b00      	cmp	r3, #0
 80184e6:	d103      	bne.n	80184f0 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 80184e8:	4b70      	ldr	r3, [pc, #448]	; (80186ac <tcp_process+0x2cc>)
 80184ea:	681a      	ldr	r2, [r3, #0]
 80184ec:	687b      	ldr	r3, [r7, #4]
 80184ee:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80184f0:	687b      	ldr	r3, [r7, #4]
 80184f2:	2200      	movs	r2, #0
 80184f4:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 80184f8:	687b      	ldr	r3, [r7, #4]
 80184fa:	2200      	movs	r2, #0
 80184fc:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8018500:	6878      	ldr	r0, [r7, #4]
 8018502:	f001 fc2d 	bl	8019d60 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8018506:	687b      	ldr	r3, [r7, #4]
 8018508:	7d1b      	ldrb	r3, [r3, #20]
 801850a:	3b02      	subs	r3, #2
 801850c:	2b07      	cmp	r3, #7
 801850e:	f200 8337 	bhi.w	8018b80 <tcp_process+0x7a0>
 8018512:	a201      	add	r2, pc, #4	; (adr r2, 8018518 <tcp_process+0x138>)
 8018514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018518:	08018539 	.word	0x08018539
 801851c:	08018769 	.word	0x08018769
 8018520:	080188e1 	.word	0x080188e1
 8018524:	0801890b 	.word	0x0801890b
 8018528:	08018a2f 	.word	0x08018a2f
 801852c:	080188e1 	.word	0x080188e1
 8018530:	08018abb 	.word	0x08018abb
 8018534:	08018b4b 	.word	0x08018b4b
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8018538:	4b57      	ldr	r3, [pc, #348]	; (8018698 <tcp_process+0x2b8>)
 801853a:	781b      	ldrb	r3, [r3, #0]
 801853c:	f003 0310 	and.w	r3, r3, #16
 8018540:	2b00      	cmp	r3, #0
 8018542:	f000 80e4 	beq.w	801870e <tcp_process+0x32e>
 8018546:	4b54      	ldr	r3, [pc, #336]	; (8018698 <tcp_process+0x2b8>)
 8018548:	781b      	ldrb	r3, [r3, #0]
 801854a:	f003 0302 	and.w	r3, r3, #2
 801854e:	2b00      	cmp	r3, #0
 8018550:	f000 80dd 	beq.w	801870e <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8018554:	687b      	ldr	r3, [r7, #4]
 8018556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018558:	1c5a      	adds	r2, r3, #1
 801855a:	4b50      	ldr	r3, [pc, #320]	; (801869c <tcp_process+0x2bc>)
 801855c:	681b      	ldr	r3, [r3, #0]
 801855e:	429a      	cmp	r2, r3
 8018560:	f040 80d5 	bne.w	801870e <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8018564:	4b4e      	ldr	r3, [pc, #312]	; (80186a0 <tcp_process+0x2c0>)
 8018566:	681b      	ldr	r3, [r3, #0]
 8018568:	1c5a      	adds	r2, r3, #1
 801856a:	687b      	ldr	r3, [r7, #4]
 801856c:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801856e:	687b      	ldr	r3, [r7, #4]
 8018570:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018572:	687b      	ldr	r3, [r7, #4]
 8018574:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8018576:	4b49      	ldr	r3, [pc, #292]	; (801869c <tcp_process+0x2bc>)
 8018578:	681a      	ldr	r2, [r3, #0]
 801857a:	687b      	ldr	r3, [r7, #4]
 801857c:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801857e:	4b4c      	ldr	r3, [pc, #304]	; (80186b0 <tcp_process+0x2d0>)
 8018580:	681b      	ldr	r3, [r3, #0]
 8018582:	89db      	ldrh	r3, [r3, #14]
 8018584:	b29a      	uxth	r2, r3
 8018586:	687b      	ldr	r3, [r7, #4]
 8018588:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 801858c:	687b      	ldr	r3, [r7, #4]
 801858e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8018592:	687b      	ldr	r3, [r7, #4]
 8018594:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8018598:	4b41      	ldr	r3, [pc, #260]	; (80186a0 <tcp_process+0x2c0>)
 801859a:	681b      	ldr	r3, [r3, #0]
 801859c:	1e5a      	subs	r2, r3, #1
 801859e:	687b      	ldr	r3, [r7, #4]
 80185a0:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 80185a2:	687b      	ldr	r3, [r7, #4]
 80185a4:	2204      	movs	r2, #4
 80185a6:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 80185a8:	687b      	ldr	r3, [r7, #4]
 80185aa:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80185ac:	687b      	ldr	r3, [r7, #4]
 80185ae:	3304      	adds	r3, #4
 80185b0:	4618      	mov	r0, r3
 80185b2:	f7f8 ff27 	bl	8011404 <ip4_route>
 80185b6:	4601      	mov	r1, r0
 80185b8:	687b      	ldr	r3, [r7, #4]
 80185ba:	3304      	adds	r3, #4
 80185bc:	461a      	mov	r2, r3
 80185be:	4620      	mov	r0, r4
 80185c0:	f7ff f88e 	bl	80176e0 <tcp_eff_send_mss_netif>
 80185c4:	4603      	mov	r3, r0
 80185c6:	461a      	mov	r2, r3
 80185c8:	687b      	ldr	r3, [r7, #4]
 80185ca:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80185cc:	687b      	ldr	r3, [r7, #4]
 80185ce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80185d0:	009a      	lsls	r2, r3, #2
 80185d2:	687b      	ldr	r3, [r7, #4]
 80185d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80185d6:	005b      	lsls	r3, r3, #1
 80185d8:	f241 111c 	movw	r1, #4380	; 0x111c
 80185dc:	428b      	cmp	r3, r1
 80185de:	bf38      	it	cc
 80185e0:	460b      	movcc	r3, r1
 80185e2:	429a      	cmp	r2, r3
 80185e4:	d204      	bcs.n	80185f0 <tcp_process+0x210>
 80185e6:	687b      	ldr	r3, [r7, #4]
 80185e8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80185ea:	009b      	lsls	r3, r3, #2
 80185ec:	b29b      	uxth	r3, r3
 80185ee:	e00d      	b.n	801860c <tcp_process+0x22c>
 80185f0:	687b      	ldr	r3, [r7, #4]
 80185f2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80185f4:	005b      	lsls	r3, r3, #1
 80185f6:	f241 121c 	movw	r2, #4380	; 0x111c
 80185fa:	4293      	cmp	r3, r2
 80185fc:	d904      	bls.n	8018608 <tcp_process+0x228>
 80185fe:	687b      	ldr	r3, [r7, #4]
 8018600:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018602:	005b      	lsls	r3, r3, #1
 8018604:	b29b      	uxth	r3, r3
 8018606:	e001      	b.n	801860c <tcp_process+0x22c>
 8018608:	f241 131c 	movw	r3, #4380	; 0x111c
 801860c:	687a      	ldr	r2, [r7, #4]
 801860e:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8018612:	687b      	ldr	r3, [r7, #4]
 8018614:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018618:	2b00      	cmp	r3, #0
 801861a:	d106      	bne.n	801862a <tcp_process+0x24a>
 801861c:	4b1b      	ldr	r3, [pc, #108]	; (801868c <tcp_process+0x2ac>)
 801861e:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8018622:	4924      	ldr	r1, [pc, #144]	; (80186b4 <tcp_process+0x2d4>)
 8018624:	481b      	ldr	r0, [pc, #108]	; (8018694 <tcp_process+0x2b4>)
 8018626:	f008 fd8b 	bl	8021140 <iprintf>
        --pcb->snd_queuelen;
 801862a:	687b      	ldr	r3, [r7, #4]
 801862c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018630:	3b01      	subs	r3, #1
 8018632:	b29a      	uxth	r2, r3
 8018634:	687b      	ldr	r3, [r7, #4]
 8018636:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801863a:	687b      	ldr	r3, [r7, #4]
 801863c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801863e:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8018640:	69fb      	ldr	r3, [r7, #28]
 8018642:	2b00      	cmp	r3, #0
 8018644:	d111      	bne.n	801866a <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8018646:	687b      	ldr	r3, [r7, #4]
 8018648:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801864a:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801864c:	69fb      	ldr	r3, [r7, #28]
 801864e:	2b00      	cmp	r3, #0
 8018650:	d106      	bne.n	8018660 <tcp_process+0x280>
 8018652:	4b0e      	ldr	r3, [pc, #56]	; (801868c <tcp_process+0x2ac>)
 8018654:	f44f 725d 	mov.w	r2, #884	; 0x374
 8018658:	4917      	ldr	r1, [pc, #92]	; (80186b8 <tcp_process+0x2d8>)
 801865a:	480e      	ldr	r0, [pc, #56]	; (8018694 <tcp_process+0x2b4>)
 801865c:	f008 fd70 	bl	8021140 <iprintf>
          pcb->unsent = rseg->next;
 8018660:	69fb      	ldr	r3, [r7, #28]
 8018662:	681a      	ldr	r2, [r3, #0]
 8018664:	687b      	ldr	r3, [r7, #4]
 8018666:	66da      	str	r2, [r3, #108]	; 0x6c
 8018668:	e003      	b.n	8018672 <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 801866a:	69fb      	ldr	r3, [r7, #28]
 801866c:	681a      	ldr	r2, [r3, #0]
 801866e:	687b      	ldr	r3, [r7, #4]
 8018670:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8018672:	69f8      	ldr	r0, [r7, #28]
 8018674:	f7fe fc70 	bl	8016f58 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8018678:	687b      	ldr	r3, [r7, #4]
 801867a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801867c:	2b00      	cmp	r3, #0
 801867e:	d11d      	bne.n	80186bc <tcp_process+0x2dc>
          pcb->rtime = -1;
 8018680:	687b      	ldr	r3, [r7, #4]
 8018682:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018686:	861a      	strh	r2, [r3, #48]	; 0x30
 8018688:	e01f      	b.n	80186ca <tcp_process+0x2ea>
 801868a:	bf00      	nop
 801868c:	08025ce0 	.word	0x08025ce0
 8018690:	08025f38 	.word	0x08025f38
 8018694:	08025d4c 	.word	0x08025d4c
 8018698:	24040790 	.word	0x24040790
 801869c:	24040788 	.word	0x24040788
 80186a0:	24040784 	.word	0x24040784
 80186a4:	08025f54 	.word	0x08025f54
 80186a8:	24040791 	.word	0x24040791
 80186ac:	24048e8c 	.word	0x24048e8c
 80186b0:	24040774 	.word	0x24040774
 80186b4:	08025f74 	.word	0x08025f74
 80186b8:	08025f8c 	.word	0x08025f8c
        } else {
          pcb->rtime = 0;
 80186bc:	687b      	ldr	r3, [r7, #4]
 80186be:	2200      	movs	r2, #0
 80186c0:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 80186c2:	687b      	ldr	r3, [r7, #4]
 80186c4:	2200      	movs	r2, #0
 80186c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80186ca:	687b      	ldr	r3, [r7, #4]
 80186cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80186d0:	2b00      	cmp	r3, #0
 80186d2:	d00a      	beq.n	80186ea <tcp_process+0x30a>
 80186d4:	687b      	ldr	r3, [r7, #4]
 80186d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80186da:	687a      	ldr	r2, [r7, #4]
 80186dc:	6910      	ldr	r0, [r2, #16]
 80186de:	2200      	movs	r2, #0
 80186e0:	6879      	ldr	r1, [r7, #4]
 80186e2:	4798      	blx	r3
 80186e4:	4603      	mov	r3, r0
 80186e6:	76bb      	strb	r3, [r7, #26]
 80186e8:	e001      	b.n	80186ee <tcp_process+0x30e>
 80186ea:	2300      	movs	r3, #0
 80186ec:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80186ee:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80186f2:	f113 0f0d 	cmn.w	r3, #13
 80186f6:	d102      	bne.n	80186fe <tcp_process+0x31e>
          return ERR_ABRT;
 80186f8:	f06f 030c 	mvn.w	r3, #12
 80186fc:	e250      	b.n	8018ba0 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 80186fe:	687b      	ldr	r3, [r7, #4]
 8018700:	8b5b      	ldrh	r3, [r3, #26]
 8018702:	f043 0302 	orr.w	r3, r3, #2
 8018706:	b29a      	uxth	r2, r3
 8018708:	687b      	ldr	r3, [r7, #4]
 801870a:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 801870c:	e23a      	b.n	8018b84 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801870e:	4b9d      	ldr	r3, [pc, #628]	; (8018984 <tcp_process+0x5a4>)
 8018710:	781b      	ldrb	r3, [r3, #0]
 8018712:	f003 0310 	and.w	r3, r3, #16
 8018716:	2b00      	cmp	r3, #0
 8018718:	f000 8234 	beq.w	8018b84 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801871c:	4b9a      	ldr	r3, [pc, #616]	; (8018988 <tcp_process+0x5a8>)
 801871e:	6819      	ldr	r1, [r3, #0]
 8018720:	4b9a      	ldr	r3, [pc, #616]	; (801898c <tcp_process+0x5ac>)
 8018722:	881b      	ldrh	r3, [r3, #0]
 8018724:	461a      	mov	r2, r3
 8018726:	4b9a      	ldr	r3, [pc, #616]	; (8018990 <tcp_process+0x5b0>)
 8018728:	681b      	ldr	r3, [r3, #0]
 801872a:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801872c:	4b99      	ldr	r3, [pc, #612]	; (8018994 <tcp_process+0x5b4>)
 801872e:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018730:	885b      	ldrh	r3, [r3, #2]
 8018732:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018734:	4a97      	ldr	r2, [pc, #604]	; (8018994 <tcp_process+0x5b4>)
 8018736:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018738:	8812      	ldrh	r2, [r2, #0]
 801873a:	b292      	uxth	r2, r2
 801873c:	9202      	str	r2, [sp, #8]
 801873e:	9301      	str	r3, [sp, #4]
 8018740:	4b95      	ldr	r3, [pc, #596]	; (8018998 <tcp_process+0x5b8>)
 8018742:	9300      	str	r3, [sp, #0]
 8018744:	4b95      	ldr	r3, [pc, #596]	; (801899c <tcp_process+0x5bc>)
 8018746:	4602      	mov	r2, r0
 8018748:	6878      	ldr	r0, [r7, #4]
 801874a:	f003 f8ed 	bl	801b928 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801874e:	687b      	ldr	r3, [r7, #4]
 8018750:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8018754:	2b05      	cmp	r3, #5
 8018756:	f200 8215 	bhi.w	8018b84 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801875a:	687b      	ldr	r3, [r7, #4]
 801875c:	2200      	movs	r2, #0
 801875e:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8018760:	6878      	ldr	r0, [r7, #4]
 8018762:	f002 feab 	bl	801b4bc <tcp_rexmit_rto>
      break;
 8018766:	e20d      	b.n	8018b84 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8018768:	4b86      	ldr	r3, [pc, #536]	; (8018984 <tcp_process+0x5a4>)
 801876a:	781b      	ldrb	r3, [r3, #0]
 801876c:	f003 0310 	and.w	r3, r3, #16
 8018770:	2b00      	cmp	r3, #0
 8018772:	f000 80a1 	beq.w	80188b8 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018776:	4b84      	ldr	r3, [pc, #528]	; (8018988 <tcp_process+0x5a8>)
 8018778:	681a      	ldr	r2, [r3, #0]
 801877a:	687b      	ldr	r3, [r7, #4]
 801877c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801877e:	1ad3      	subs	r3, r2, r3
 8018780:	3b01      	subs	r3, #1
 8018782:	2b00      	cmp	r3, #0
 8018784:	db7e      	blt.n	8018884 <tcp_process+0x4a4>
 8018786:	4b80      	ldr	r3, [pc, #512]	; (8018988 <tcp_process+0x5a8>)
 8018788:	681a      	ldr	r2, [r3, #0]
 801878a:	687b      	ldr	r3, [r7, #4]
 801878c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801878e:	1ad3      	subs	r3, r2, r3
 8018790:	2b00      	cmp	r3, #0
 8018792:	dc77      	bgt.n	8018884 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8018794:	687b      	ldr	r3, [r7, #4]
 8018796:	2204      	movs	r2, #4
 8018798:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801879a:	687b      	ldr	r3, [r7, #4]
 801879c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801879e:	2b00      	cmp	r3, #0
 80187a0:	d102      	bne.n	80187a8 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80187a2:	23fa      	movs	r3, #250	; 0xfa
 80187a4:	76bb      	strb	r3, [r7, #26]
 80187a6:	e01d      	b.n	80187e4 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80187a8:	687b      	ldr	r3, [r7, #4]
 80187aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80187ac:	699b      	ldr	r3, [r3, #24]
 80187ae:	2b00      	cmp	r3, #0
 80187b0:	d106      	bne.n	80187c0 <tcp_process+0x3e0>
 80187b2:	4b7b      	ldr	r3, [pc, #492]	; (80189a0 <tcp_process+0x5c0>)
 80187b4:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 80187b8:	497a      	ldr	r1, [pc, #488]	; (80189a4 <tcp_process+0x5c4>)
 80187ba:	487b      	ldr	r0, [pc, #492]	; (80189a8 <tcp_process+0x5c8>)
 80187bc:	f008 fcc0 	bl	8021140 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80187c0:	687b      	ldr	r3, [r7, #4]
 80187c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80187c4:	699b      	ldr	r3, [r3, #24]
 80187c6:	2b00      	cmp	r3, #0
 80187c8:	d00a      	beq.n	80187e0 <tcp_process+0x400>
 80187ca:	687b      	ldr	r3, [r7, #4]
 80187cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80187ce:	699b      	ldr	r3, [r3, #24]
 80187d0:	687a      	ldr	r2, [r7, #4]
 80187d2:	6910      	ldr	r0, [r2, #16]
 80187d4:	2200      	movs	r2, #0
 80187d6:	6879      	ldr	r1, [r7, #4]
 80187d8:	4798      	blx	r3
 80187da:	4603      	mov	r3, r0
 80187dc:	76bb      	strb	r3, [r7, #26]
 80187de:	e001      	b.n	80187e4 <tcp_process+0x404>
 80187e0:	23f0      	movs	r3, #240	; 0xf0
 80187e2:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80187e4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80187e8:	2b00      	cmp	r3, #0
 80187ea:	d00a      	beq.n	8018802 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80187ec:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80187f0:	f113 0f0d 	cmn.w	r3, #13
 80187f4:	d002      	beq.n	80187fc <tcp_process+0x41c>
              tcp_abort(pcb);
 80187f6:	6878      	ldr	r0, [r7, #4]
 80187f8:	f7fd fd68 	bl	80162cc <tcp_abort>
            }
            return ERR_ABRT;
 80187fc:	f06f 030c 	mvn.w	r3, #12
 8018800:	e1ce      	b.n	8018ba0 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8018802:	6878      	ldr	r0, [r7, #4]
 8018804:	f000 fae0 	bl	8018dc8 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8018808:	4b68      	ldr	r3, [pc, #416]	; (80189ac <tcp_process+0x5cc>)
 801880a:	881b      	ldrh	r3, [r3, #0]
 801880c:	2b00      	cmp	r3, #0
 801880e:	d005      	beq.n	801881c <tcp_process+0x43c>
            recv_acked--;
 8018810:	4b66      	ldr	r3, [pc, #408]	; (80189ac <tcp_process+0x5cc>)
 8018812:	881b      	ldrh	r3, [r3, #0]
 8018814:	3b01      	subs	r3, #1
 8018816:	b29a      	uxth	r2, r3
 8018818:	4b64      	ldr	r3, [pc, #400]	; (80189ac <tcp_process+0x5cc>)
 801881a:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801881c:	687b      	ldr	r3, [r7, #4]
 801881e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018820:	009a      	lsls	r2, r3, #2
 8018822:	687b      	ldr	r3, [r7, #4]
 8018824:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018826:	005b      	lsls	r3, r3, #1
 8018828:	f241 111c 	movw	r1, #4380	; 0x111c
 801882c:	428b      	cmp	r3, r1
 801882e:	bf38      	it	cc
 8018830:	460b      	movcc	r3, r1
 8018832:	429a      	cmp	r2, r3
 8018834:	d204      	bcs.n	8018840 <tcp_process+0x460>
 8018836:	687b      	ldr	r3, [r7, #4]
 8018838:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801883a:	009b      	lsls	r3, r3, #2
 801883c:	b29b      	uxth	r3, r3
 801883e:	e00d      	b.n	801885c <tcp_process+0x47c>
 8018840:	687b      	ldr	r3, [r7, #4]
 8018842:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018844:	005b      	lsls	r3, r3, #1
 8018846:	f241 121c 	movw	r2, #4380	; 0x111c
 801884a:	4293      	cmp	r3, r2
 801884c:	d904      	bls.n	8018858 <tcp_process+0x478>
 801884e:	687b      	ldr	r3, [r7, #4]
 8018850:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018852:	005b      	lsls	r3, r3, #1
 8018854:	b29b      	uxth	r3, r3
 8018856:	e001      	b.n	801885c <tcp_process+0x47c>
 8018858:	f241 131c 	movw	r3, #4380	; 0x111c
 801885c:	687a      	ldr	r2, [r7, #4]
 801885e:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8018862:	4b53      	ldr	r3, [pc, #332]	; (80189b0 <tcp_process+0x5d0>)
 8018864:	781b      	ldrb	r3, [r3, #0]
 8018866:	f003 0320 	and.w	r3, r3, #32
 801886a:	2b00      	cmp	r3, #0
 801886c:	d037      	beq.n	80188de <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801886e:	687b      	ldr	r3, [r7, #4]
 8018870:	8b5b      	ldrh	r3, [r3, #26]
 8018872:	f043 0302 	orr.w	r3, r3, #2
 8018876:	b29a      	uxth	r2, r3
 8018878:	687b      	ldr	r3, [r7, #4]
 801887a:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 801887c:	687b      	ldr	r3, [r7, #4]
 801887e:	2207      	movs	r2, #7
 8018880:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8018882:	e02c      	b.n	80188de <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018884:	4b40      	ldr	r3, [pc, #256]	; (8018988 <tcp_process+0x5a8>)
 8018886:	6819      	ldr	r1, [r3, #0]
 8018888:	4b40      	ldr	r3, [pc, #256]	; (801898c <tcp_process+0x5ac>)
 801888a:	881b      	ldrh	r3, [r3, #0]
 801888c:	461a      	mov	r2, r3
 801888e:	4b40      	ldr	r3, [pc, #256]	; (8018990 <tcp_process+0x5b0>)
 8018890:	681b      	ldr	r3, [r3, #0]
 8018892:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018894:	4b3f      	ldr	r3, [pc, #252]	; (8018994 <tcp_process+0x5b4>)
 8018896:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018898:	885b      	ldrh	r3, [r3, #2]
 801889a:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801889c:	4a3d      	ldr	r2, [pc, #244]	; (8018994 <tcp_process+0x5b4>)
 801889e:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80188a0:	8812      	ldrh	r2, [r2, #0]
 80188a2:	b292      	uxth	r2, r2
 80188a4:	9202      	str	r2, [sp, #8]
 80188a6:	9301      	str	r3, [sp, #4]
 80188a8:	4b3b      	ldr	r3, [pc, #236]	; (8018998 <tcp_process+0x5b8>)
 80188aa:	9300      	str	r3, [sp, #0]
 80188ac:	4b3b      	ldr	r3, [pc, #236]	; (801899c <tcp_process+0x5bc>)
 80188ae:	4602      	mov	r2, r0
 80188b0:	6878      	ldr	r0, [r7, #4]
 80188b2:	f003 f839 	bl	801b928 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80188b6:	e167      	b.n	8018b88 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80188b8:	4b32      	ldr	r3, [pc, #200]	; (8018984 <tcp_process+0x5a4>)
 80188ba:	781b      	ldrb	r3, [r3, #0]
 80188bc:	f003 0302 	and.w	r3, r3, #2
 80188c0:	2b00      	cmp	r3, #0
 80188c2:	f000 8161 	beq.w	8018b88 <tcp_process+0x7a8>
 80188c6:	687b      	ldr	r3, [r7, #4]
 80188c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80188ca:	1e5a      	subs	r2, r3, #1
 80188cc:	4b30      	ldr	r3, [pc, #192]	; (8018990 <tcp_process+0x5b0>)
 80188ce:	681b      	ldr	r3, [r3, #0]
 80188d0:	429a      	cmp	r2, r3
 80188d2:	f040 8159 	bne.w	8018b88 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80188d6:	6878      	ldr	r0, [r7, #4]
 80188d8:	f002 fe12 	bl	801b500 <tcp_rexmit>
      break;
 80188dc:	e154      	b.n	8018b88 <tcp_process+0x7a8>
 80188de:	e153      	b.n	8018b88 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80188e0:	6878      	ldr	r0, [r7, #4]
 80188e2:	f000 fa71 	bl	8018dc8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80188e6:	4b32      	ldr	r3, [pc, #200]	; (80189b0 <tcp_process+0x5d0>)
 80188e8:	781b      	ldrb	r3, [r3, #0]
 80188ea:	f003 0320 	and.w	r3, r3, #32
 80188ee:	2b00      	cmp	r3, #0
 80188f0:	f000 814c 	beq.w	8018b8c <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80188f4:	687b      	ldr	r3, [r7, #4]
 80188f6:	8b5b      	ldrh	r3, [r3, #26]
 80188f8:	f043 0302 	orr.w	r3, r3, #2
 80188fc:	b29a      	uxth	r2, r3
 80188fe:	687b      	ldr	r3, [r7, #4]
 8018900:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8018902:	687b      	ldr	r3, [r7, #4]
 8018904:	2207      	movs	r2, #7
 8018906:	751a      	strb	r2, [r3, #20]
      }
      break;
 8018908:	e140      	b.n	8018b8c <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801890a:	6878      	ldr	r0, [r7, #4]
 801890c:	f000 fa5c 	bl	8018dc8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8018910:	4b27      	ldr	r3, [pc, #156]	; (80189b0 <tcp_process+0x5d0>)
 8018912:	781b      	ldrb	r3, [r3, #0]
 8018914:	f003 0320 	and.w	r3, r3, #32
 8018918:	2b00      	cmp	r3, #0
 801891a:	d071      	beq.n	8018a00 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801891c:	4b19      	ldr	r3, [pc, #100]	; (8018984 <tcp_process+0x5a4>)
 801891e:	781b      	ldrb	r3, [r3, #0]
 8018920:	f003 0310 	and.w	r3, r3, #16
 8018924:	2b00      	cmp	r3, #0
 8018926:	d060      	beq.n	80189ea <tcp_process+0x60a>
 8018928:	687b      	ldr	r3, [r7, #4]
 801892a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801892c:	4b16      	ldr	r3, [pc, #88]	; (8018988 <tcp_process+0x5a8>)
 801892e:	681b      	ldr	r3, [r3, #0]
 8018930:	429a      	cmp	r2, r3
 8018932:	d15a      	bne.n	80189ea <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8018934:	687b      	ldr	r3, [r7, #4]
 8018936:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018938:	2b00      	cmp	r3, #0
 801893a:	d156      	bne.n	80189ea <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 801893c:	687b      	ldr	r3, [r7, #4]
 801893e:	8b5b      	ldrh	r3, [r3, #26]
 8018940:	f043 0302 	orr.w	r3, r3, #2
 8018944:	b29a      	uxth	r2, r3
 8018946:	687b      	ldr	r3, [r7, #4]
 8018948:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801894a:	6878      	ldr	r0, [r7, #4]
 801894c:	f7fe fdbe 	bl	80174cc <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8018950:	4b18      	ldr	r3, [pc, #96]	; (80189b4 <tcp_process+0x5d4>)
 8018952:	681b      	ldr	r3, [r3, #0]
 8018954:	687a      	ldr	r2, [r7, #4]
 8018956:	429a      	cmp	r2, r3
 8018958:	d105      	bne.n	8018966 <tcp_process+0x586>
 801895a:	4b16      	ldr	r3, [pc, #88]	; (80189b4 <tcp_process+0x5d4>)
 801895c:	681b      	ldr	r3, [r3, #0]
 801895e:	68db      	ldr	r3, [r3, #12]
 8018960:	4a14      	ldr	r2, [pc, #80]	; (80189b4 <tcp_process+0x5d4>)
 8018962:	6013      	str	r3, [r2, #0]
 8018964:	e02e      	b.n	80189c4 <tcp_process+0x5e4>
 8018966:	4b13      	ldr	r3, [pc, #76]	; (80189b4 <tcp_process+0x5d4>)
 8018968:	681b      	ldr	r3, [r3, #0]
 801896a:	617b      	str	r3, [r7, #20]
 801896c:	e027      	b.n	80189be <tcp_process+0x5de>
 801896e:	697b      	ldr	r3, [r7, #20]
 8018970:	68db      	ldr	r3, [r3, #12]
 8018972:	687a      	ldr	r2, [r7, #4]
 8018974:	429a      	cmp	r2, r3
 8018976:	d11f      	bne.n	80189b8 <tcp_process+0x5d8>
 8018978:	687b      	ldr	r3, [r7, #4]
 801897a:	68da      	ldr	r2, [r3, #12]
 801897c:	697b      	ldr	r3, [r7, #20]
 801897e:	60da      	str	r2, [r3, #12]
 8018980:	e020      	b.n	80189c4 <tcp_process+0x5e4>
 8018982:	bf00      	nop
 8018984:	24040790 	.word	0x24040790
 8018988:	24040788 	.word	0x24040788
 801898c:	2404078e 	.word	0x2404078e
 8018990:	24040784 	.word	0x24040784
 8018994:	24040774 	.word	0x24040774
 8018998:	24045dd0 	.word	0x24045dd0
 801899c:	24045dd4 	.word	0x24045dd4
 80189a0:	08025ce0 	.word	0x08025ce0
 80189a4:	08025fa0 	.word	0x08025fa0
 80189a8:	08025d4c 	.word	0x08025d4c
 80189ac:	2404078c 	.word	0x2404078c
 80189b0:	24040791 	.word	0x24040791
 80189b4:	24048e88 	.word	0x24048e88
 80189b8:	697b      	ldr	r3, [r7, #20]
 80189ba:	68db      	ldr	r3, [r3, #12]
 80189bc:	617b      	str	r3, [r7, #20]
 80189be:	697b      	ldr	r3, [r7, #20]
 80189c0:	2b00      	cmp	r3, #0
 80189c2:	d1d4      	bne.n	801896e <tcp_process+0x58e>
 80189c4:	687b      	ldr	r3, [r7, #4]
 80189c6:	2200      	movs	r2, #0
 80189c8:	60da      	str	r2, [r3, #12]
 80189ca:	4b77      	ldr	r3, [pc, #476]	; (8018ba8 <tcp_process+0x7c8>)
 80189cc:	2201      	movs	r2, #1
 80189ce:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80189d0:	687b      	ldr	r3, [r7, #4]
 80189d2:	220a      	movs	r2, #10
 80189d4:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80189d6:	4b75      	ldr	r3, [pc, #468]	; (8018bac <tcp_process+0x7cc>)
 80189d8:	681a      	ldr	r2, [r3, #0]
 80189da:	687b      	ldr	r3, [r7, #4]
 80189dc:	60da      	str	r2, [r3, #12]
 80189de:	4a73      	ldr	r2, [pc, #460]	; (8018bac <tcp_process+0x7cc>)
 80189e0:	687b      	ldr	r3, [r7, #4]
 80189e2:	6013      	str	r3, [r2, #0]
 80189e4:	f003 fb16 	bl	801c014 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 80189e8:	e0d2      	b.n	8018b90 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 80189ea:	687b      	ldr	r3, [r7, #4]
 80189ec:	8b5b      	ldrh	r3, [r3, #26]
 80189ee:	f043 0302 	orr.w	r3, r3, #2
 80189f2:	b29a      	uxth	r2, r3
 80189f4:	687b      	ldr	r3, [r7, #4]
 80189f6:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 80189f8:	687b      	ldr	r3, [r7, #4]
 80189fa:	2208      	movs	r2, #8
 80189fc:	751a      	strb	r2, [r3, #20]
      break;
 80189fe:	e0c7      	b.n	8018b90 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018a00:	4b6b      	ldr	r3, [pc, #428]	; (8018bb0 <tcp_process+0x7d0>)
 8018a02:	781b      	ldrb	r3, [r3, #0]
 8018a04:	f003 0310 	and.w	r3, r3, #16
 8018a08:	2b00      	cmp	r3, #0
 8018a0a:	f000 80c1 	beq.w	8018b90 <tcp_process+0x7b0>
 8018a0e:	687b      	ldr	r3, [r7, #4]
 8018a10:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018a12:	4b68      	ldr	r3, [pc, #416]	; (8018bb4 <tcp_process+0x7d4>)
 8018a14:	681b      	ldr	r3, [r3, #0]
 8018a16:	429a      	cmp	r2, r3
 8018a18:	f040 80ba 	bne.w	8018b90 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8018a1c:	687b      	ldr	r3, [r7, #4]
 8018a1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018a20:	2b00      	cmp	r3, #0
 8018a22:	f040 80b5 	bne.w	8018b90 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8018a26:	687b      	ldr	r3, [r7, #4]
 8018a28:	2206      	movs	r2, #6
 8018a2a:	751a      	strb	r2, [r3, #20]
      break;
 8018a2c:	e0b0      	b.n	8018b90 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8018a2e:	6878      	ldr	r0, [r7, #4]
 8018a30:	f000 f9ca 	bl	8018dc8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8018a34:	4b60      	ldr	r3, [pc, #384]	; (8018bb8 <tcp_process+0x7d8>)
 8018a36:	781b      	ldrb	r3, [r3, #0]
 8018a38:	f003 0320 	and.w	r3, r3, #32
 8018a3c:	2b00      	cmp	r3, #0
 8018a3e:	f000 80a9 	beq.w	8018b94 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8018a42:	687b      	ldr	r3, [r7, #4]
 8018a44:	8b5b      	ldrh	r3, [r3, #26]
 8018a46:	f043 0302 	orr.w	r3, r3, #2
 8018a4a:	b29a      	uxth	r2, r3
 8018a4c:	687b      	ldr	r3, [r7, #4]
 8018a4e:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8018a50:	6878      	ldr	r0, [r7, #4]
 8018a52:	f7fe fd3b 	bl	80174cc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8018a56:	4b59      	ldr	r3, [pc, #356]	; (8018bbc <tcp_process+0x7dc>)
 8018a58:	681b      	ldr	r3, [r3, #0]
 8018a5a:	687a      	ldr	r2, [r7, #4]
 8018a5c:	429a      	cmp	r2, r3
 8018a5e:	d105      	bne.n	8018a6c <tcp_process+0x68c>
 8018a60:	4b56      	ldr	r3, [pc, #344]	; (8018bbc <tcp_process+0x7dc>)
 8018a62:	681b      	ldr	r3, [r3, #0]
 8018a64:	68db      	ldr	r3, [r3, #12]
 8018a66:	4a55      	ldr	r2, [pc, #340]	; (8018bbc <tcp_process+0x7dc>)
 8018a68:	6013      	str	r3, [r2, #0]
 8018a6a:	e013      	b.n	8018a94 <tcp_process+0x6b4>
 8018a6c:	4b53      	ldr	r3, [pc, #332]	; (8018bbc <tcp_process+0x7dc>)
 8018a6e:	681b      	ldr	r3, [r3, #0]
 8018a70:	613b      	str	r3, [r7, #16]
 8018a72:	e00c      	b.n	8018a8e <tcp_process+0x6ae>
 8018a74:	693b      	ldr	r3, [r7, #16]
 8018a76:	68db      	ldr	r3, [r3, #12]
 8018a78:	687a      	ldr	r2, [r7, #4]
 8018a7a:	429a      	cmp	r2, r3
 8018a7c:	d104      	bne.n	8018a88 <tcp_process+0x6a8>
 8018a7e:	687b      	ldr	r3, [r7, #4]
 8018a80:	68da      	ldr	r2, [r3, #12]
 8018a82:	693b      	ldr	r3, [r7, #16]
 8018a84:	60da      	str	r2, [r3, #12]
 8018a86:	e005      	b.n	8018a94 <tcp_process+0x6b4>
 8018a88:	693b      	ldr	r3, [r7, #16]
 8018a8a:	68db      	ldr	r3, [r3, #12]
 8018a8c:	613b      	str	r3, [r7, #16]
 8018a8e:	693b      	ldr	r3, [r7, #16]
 8018a90:	2b00      	cmp	r3, #0
 8018a92:	d1ef      	bne.n	8018a74 <tcp_process+0x694>
 8018a94:	687b      	ldr	r3, [r7, #4]
 8018a96:	2200      	movs	r2, #0
 8018a98:	60da      	str	r2, [r3, #12]
 8018a9a:	4b43      	ldr	r3, [pc, #268]	; (8018ba8 <tcp_process+0x7c8>)
 8018a9c:	2201      	movs	r2, #1
 8018a9e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8018aa0:	687b      	ldr	r3, [r7, #4]
 8018aa2:	220a      	movs	r2, #10
 8018aa4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8018aa6:	4b41      	ldr	r3, [pc, #260]	; (8018bac <tcp_process+0x7cc>)
 8018aa8:	681a      	ldr	r2, [r3, #0]
 8018aaa:	687b      	ldr	r3, [r7, #4]
 8018aac:	60da      	str	r2, [r3, #12]
 8018aae:	4a3f      	ldr	r2, [pc, #252]	; (8018bac <tcp_process+0x7cc>)
 8018ab0:	687b      	ldr	r3, [r7, #4]
 8018ab2:	6013      	str	r3, [r2, #0]
 8018ab4:	f003 faae 	bl	801c014 <tcp_timer_needed>
      }
      break;
 8018ab8:	e06c      	b.n	8018b94 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8018aba:	6878      	ldr	r0, [r7, #4]
 8018abc:	f000 f984 	bl	8018dc8 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8018ac0:	4b3b      	ldr	r3, [pc, #236]	; (8018bb0 <tcp_process+0x7d0>)
 8018ac2:	781b      	ldrb	r3, [r3, #0]
 8018ac4:	f003 0310 	and.w	r3, r3, #16
 8018ac8:	2b00      	cmp	r3, #0
 8018aca:	d065      	beq.n	8018b98 <tcp_process+0x7b8>
 8018acc:	687b      	ldr	r3, [r7, #4]
 8018ace:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018ad0:	4b38      	ldr	r3, [pc, #224]	; (8018bb4 <tcp_process+0x7d4>)
 8018ad2:	681b      	ldr	r3, [r3, #0]
 8018ad4:	429a      	cmp	r2, r3
 8018ad6:	d15f      	bne.n	8018b98 <tcp_process+0x7b8>
 8018ad8:	687b      	ldr	r3, [r7, #4]
 8018ada:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018adc:	2b00      	cmp	r3, #0
 8018ade:	d15b      	bne.n	8018b98 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8018ae0:	6878      	ldr	r0, [r7, #4]
 8018ae2:	f7fe fcf3 	bl	80174cc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8018ae6:	4b35      	ldr	r3, [pc, #212]	; (8018bbc <tcp_process+0x7dc>)
 8018ae8:	681b      	ldr	r3, [r3, #0]
 8018aea:	687a      	ldr	r2, [r7, #4]
 8018aec:	429a      	cmp	r2, r3
 8018aee:	d105      	bne.n	8018afc <tcp_process+0x71c>
 8018af0:	4b32      	ldr	r3, [pc, #200]	; (8018bbc <tcp_process+0x7dc>)
 8018af2:	681b      	ldr	r3, [r3, #0]
 8018af4:	68db      	ldr	r3, [r3, #12]
 8018af6:	4a31      	ldr	r2, [pc, #196]	; (8018bbc <tcp_process+0x7dc>)
 8018af8:	6013      	str	r3, [r2, #0]
 8018afa:	e013      	b.n	8018b24 <tcp_process+0x744>
 8018afc:	4b2f      	ldr	r3, [pc, #188]	; (8018bbc <tcp_process+0x7dc>)
 8018afe:	681b      	ldr	r3, [r3, #0]
 8018b00:	60fb      	str	r3, [r7, #12]
 8018b02:	e00c      	b.n	8018b1e <tcp_process+0x73e>
 8018b04:	68fb      	ldr	r3, [r7, #12]
 8018b06:	68db      	ldr	r3, [r3, #12]
 8018b08:	687a      	ldr	r2, [r7, #4]
 8018b0a:	429a      	cmp	r2, r3
 8018b0c:	d104      	bne.n	8018b18 <tcp_process+0x738>
 8018b0e:	687b      	ldr	r3, [r7, #4]
 8018b10:	68da      	ldr	r2, [r3, #12]
 8018b12:	68fb      	ldr	r3, [r7, #12]
 8018b14:	60da      	str	r2, [r3, #12]
 8018b16:	e005      	b.n	8018b24 <tcp_process+0x744>
 8018b18:	68fb      	ldr	r3, [r7, #12]
 8018b1a:	68db      	ldr	r3, [r3, #12]
 8018b1c:	60fb      	str	r3, [r7, #12]
 8018b1e:	68fb      	ldr	r3, [r7, #12]
 8018b20:	2b00      	cmp	r3, #0
 8018b22:	d1ef      	bne.n	8018b04 <tcp_process+0x724>
 8018b24:	687b      	ldr	r3, [r7, #4]
 8018b26:	2200      	movs	r2, #0
 8018b28:	60da      	str	r2, [r3, #12]
 8018b2a:	4b1f      	ldr	r3, [pc, #124]	; (8018ba8 <tcp_process+0x7c8>)
 8018b2c:	2201      	movs	r2, #1
 8018b2e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8018b30:	687b      	ldr	r3, [r7, #4]
 8018b32:	220a      	movs	r2, #10
 8018b34:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8018b36:	4b1d      	ldr	r3, [pc, #116]	; (8018bac <tcp_process+0x7cc>)
 8018b38:	681a      	ldr	r2, [r3, #0]
 8018b3a:	687b      	ldr	r3, [r7, #4]
 8018b3c:	60da      	str	r2, [r3, #12]
 8018b3e:	4a1b      	ldr	r2, [pc, #108]	; (8018bac <tcp_process+0x7cc>)
 8018b40:	687b      	ldr	r3, [r7, #4]
 8018b42:	6013      	str	r3, [r2, #0]
 8018b44:	f003 fa66 	bl	801c014 <tcp_timer_needed>
      }
      break;
 8018b48:	e026      	b.n	8018b98 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8018b4a:	6878      	ldr	r0, [r7, #4]
 8018b4c:	f000 f93c 	bl	8018dc8 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8018b50:	4b17      	ldr	r3, [pc, #92]	; (8018bb0 <tcp_process+0x7d0>)
 8018b52:	781b      	ldrb	r3, [r3, #0]
 8018b54:	f003 0310 	and.w	r3, r3, #16
 8018b58:	2b00      	cmp	r3, #0
 8018b5a:	d01f      	beq.n	8018b9c <tcp_process+0x7bc>
 8018b5c:	687b      	ldr	r3, [r7, #4]
 8018b5e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018b60:	4b14      	ldr	r3, [pc, #80]	; (8018bb4 <tcp_process+0x7d4>)
 8018b62:	681b      	ldr	r3, [r3, #0]
 8018b64:	429a      	cmp	r2, r3
 8018b66:	d119      	bne.n	8018b9c <tcp_process+0x7bc>
 8018b68:	687b      	ldr	r3, [r7, #4]
 8018b6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018b6c:	2b00      	cmp	r3, #0
 8018b6e:	d115      	bne.n	8018b9c <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8018b70:	4b11      	ldr	r3, [pc, #68]	; (8018bb8 <tcp_process+0x7d8>)
 8018b72:	781b      	ldrb	r3, [r3, #0]
 8018b74:	f043 0310 	orr.w	r3, r3, #16
 8018b78:	b2da      	uxtb	r2, r3
 8018b7a:	4b0f      	ldr	r3, [pc, #60]	; (8018bb8 <tcp_process+0x7d8>)
 8018b7c:	701a      	strb	r2, [r3, #0]
      }
      break;
 8018b7e:	e00d      	b.n	8018b9c <tcp_process+0x7bc>
    default:
      break;
 8018b80:	bf00      	nop
 8018b82:	e00c      	b.n	8018b9e <tcp_process+0x7be>
      break;
 8018b84:	bf00      	nop
 8018b86:	e00a      	b.n	8018b9e <tcp_process+0x7be>
      break;
 8018b88:	bf00      	nop
 8018b8a:	e008      	b.n	8018b9e <tcp_process+0x7be>
      break;
 8018b8c:	bf00      	nop
 8018b8e:	e006      	b.n	8018b9e <tcp_process+0x7be>
      break;
 8018b90:	bf00      	nop
 8018b92:	e004      	b.n	8018b9e <tcp_process+0x7be>
      break;
 8018b94:	bf00      	nop
 8018b96:	e002      	b.n	8018b9e <tcp_process+0x7be>
      break;
 8018b98:	bf00      	nop
 8018b9a:	e000      	b.n	8018b9e <tcp_process+0x7be>
      break;
 8018b9c:	bf00      	nop
  }
  return ERR_OK;
 8018b9e:	2300      	movs	r3, #0
}
 8018ba0:	4618      	mov	r0, r3
 8018ba2:	3724      	adds	r7, #36	; 0x24
 8018ba4:	46bd      	mov	sp, r7
 8018ba6:	bd90      	pop	{r4, r7, pc}
 8018ba8:	24048e84 	.word	0x24048e84
 8018bac:	24048e98 	.word	0x24048e98
 8018bb0:	24040790 	.word	0x24040790
 8018bb4:	24040788 	.word	0x24040788
 8018bb8:	24040791 	.word	0x24040791
 8018bbc:	24048e88 	.word	0x24048e88

08018bc0 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8018bc0:	b590      	push	{r4, r7, lr}
 8018bc2:	b085      	sub	sp, #20
 8018bc4:	af00      	add	r7, sp, #0
 8018bc6:	6078      	str	r0, [r7, #4]
 8018bc8:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8018bca:	687b      	ldr	r3, [r7, #4]
 8018bcc:	2b00      	cmp	r3, #0
 8018bce:	d106      	bne.n	8018bde <tcp_oos_insert_segment+0x1e>
 8018bd0:	4b3b      	ldr	r3, [pc, #236]	; (8018cc0 <tcp_oos_insert_segment+0x100>)
 8018bd2:	f240 421f 	movw	r2, #1055	; 0x41f
 8018bd6:	493b      	ldr	r1, [pc, #236]	; (8018cc4 <tcp_oos_insert_segment+0x104>)
 8018bd8:	483b      	ldr	r0, [pc, #236]	; (8018cc8 <tcp_oos_insert_segment+0x108>)
 8018bda:	f008 fab1 	bl	8021140 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8018bde:	687b      	ldr	r3, [r7, #4]
 8018be0:	68db      	ldr	r3, [r3, #12]
 8018be2:	899b      	ldrh	r3, [r3, #12]
 8018be4:	b29b      	uxth	r3, r3
 8018be6:	4618      	mov	r0, r3
 8018be8:	f7f7 f916 	bl	800fe18 <lwip_htons>
 8018bec:	4603      	mov	r3, r0
 8018bee:	b2db      	uxtb	r3, r3
 8018bf0:	f003 0301 	and.w	r3, r3, #1
 8018bf4:	2b00      	cmp	r3, #0
 8018bf6:	d028      	beq.n	8018c4a <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8018bf8:	6838      	ldr	r0, [r7, #0]
 8018bfa:	f7fe f999 	bl	8016f30 <tcp_segs_free>
    next = NULL;
 8018bfe:	2300      	movs	r3, #0
 8018c00:	603b      	str	r3, [r7, #0]
 8018c02:	e056      	b.n	8018cb2 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8018c04:	683b      	ldr	r3, [r7, #0]
 8018c06:	68db      	ldr	r3, [r3, #12]
 8018c08:	899b      	ldrh	r3, [r3, #12]
 8018c0a:	b29b      	uxth	r3, r3
 8018c0c:	4618      	mov	r0, r3
 8018c0e:	f7f7 f903 	bl	800fe18 <lwip_htons>
 8018c12:	4603      	mov	r3, r0
 8018c14:	b2db      	uxtb	r3, r3
 8018c16:	f003 0301 	and.w	r3, r3, #1
 8018c1a:	2b00      	cmp	r3, #0
 8018c1c:	d00d      	beq.n	8018c3a <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8018c1e:	687b      	ldr	r3, [r7, #4]
 8018c20:	68db      	ldr	r3, [r3, #12]
 8018c22:	899b      	ldrh	r3, [r3, #12]
 8018c24:	b29c      	uxth	r4, r3
 8018c26:	2001      	movs	r0, #1
 8018c28:	f7f7 f8f6 	bl	800fe18 <lwip_htons>
 8018c2c:	4603      	mov	r3, r0
 8018c2e:	461a      	mov	r2, r3
 8018c30:	687b      	ldr	r3, [r7, #4]
 8018c32:	68db      	ldr	r3, [r3, #12]
 8018c34:	4322      	orrs	r2, r4
 8018c36:	b292      	uxth	r2, r2
 8018c38:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8018c3a:	683b      	ldr	r3, [r7, #0]
 8018c3c:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8018c3e:	683b      	ldr	r3, [r7, #0]
 8018c40:	681b      	ldr	r3, [r3, #0]
 8018c42:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8018c44:	68f8      	ldr	r0, [r7, #12]
 8018c46:	f7fe f987 	bl	8016f58 <tcp_seg_free>
    while (next &&
 8018c4a:	683b      	ldr	r3, [r7, #0]
 8018c4c:	2b00      	cmp	r3, #0
 8018c4e:	d00e      	beq.n	8018c6e <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8018c50:	687b      	ldr	r3, [r7, #4]
 8018c52:	891b      	ldrh	r3, [r3, #8]
 8018c54:	461a      	mov	r2, r3
 8018c56:	4b1d      	ldr	r3, [pc, #116]	; (8018ccc <tcp_oos_insert_segment+0x10c>)
 8018c58:	681b      	ldr	r3, [r3, #0]
 8018c5a:	441a      	add	r2, r3
 8018c5c:	683b      	ldr	r3, [r7, #0]
 8018c5e:	68db      	ldr	r3, [r3, #12]
 8018c60:	685b      	ldr	r3, [r3, #4]
 8018c62:	6839      	ldr	r1, [r7, #0]
 8018c64:	8909      	ldrh	r1, [r1, #8]
 8018c66:	440b      	add	r3, r1
 8018c68:	1ad3      	subs	r3, r2, r3
    while (next &&
 8018c6a:	2b00      	cmp	r3, #0
 8018c6c:	daca      	bge.n	8018c04 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8018c6e:	683b      	ldr	r3, [r7, #0]
 8018c70:	2b00      	cmp	r3, #0
 8018c72:	d01e      	beq.n	8018cb2 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8018c74:	687b      	ldr	r3, [r7, #4]
 8018c76:	891b      	ldrh	r3, [r3, #8]
 8018c78:	461a      	mov	r2, r3
 8018c7a:	4b14      	ldr	r3, [pc, #80]	; (8018ccc <tcp_oos_insert_segment+0x10c>)
 8018c7c:	681b      	ldr	r3, [r3, #0]
 8018c7e:	441a      	add	r2, r3
 8018c80:	683b      	ldr	r3, [r7, #0]
 8018c82:	68db      	ldr	r3, [r3, #12]
 8018c84:	685b      	ldr	r3, [r3, #4]
 8018c86:	1ad3      	subs	r3, r2, r3
    if (next &&
 8018c88:	2b00      	cmp	r3, #0
 8018c8a:	dd12      	ble.n	8018cb2 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8018c8c:	683b      	ldr	r3, [r7, #0]
 8018c8e:	68db      	ldr	r3, [r3, #12]
 8018c90:	685b      	ldr	r3, [r3, #4]
 8018c92:	b29a      	uxth	r2, r3
 8018c94:	4b0d      	ldr	r3, [pc, #52]	; (8018ccc <tcp_oos_insert_segment+0x10c>)
 8018c96:	681b      	ldr	r3, [r3, #0]
 8018c98:	b29b      	uxth	r3, r3
 8018c9a:	1ad3      	subs	r3, r2, r3
 8018c9c:	b29a      	uxth	r2, r3
 8018c9e:	687b      	ldr	r3, [r7, #4]
 8018ca0:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8018ca2:	687b      	ldr	r3, [r7, #4]
 8018ca4:	685a      	ldr	r2, [r3, #4]
 8018ca6:	687b      	ldr	r3, [r7, #4]
 8018ca8:	891b      	ldrh	r3, [r3, #8]
 8018caa:	4619      	mov	r1, r3
 8018cac:	4610      	mov	r0, r2
 8018cae:	f7fb f8a5 	bl	8013dfc <pbuf_realloc>
    }
  }
  cseg->next = next;
 8018cb2:	687b      	ldr	r3, [r7, #4]
 8018cb4:	683a      	ldr	r2, [r7, #0]
 8018cb6:	601a      	str	r2, [r3, #0]
}
 8018cb8:	bf00      	nop
 8018cba:	3714      	adds	r7, #20
 8018cbc:	46bd      	mov	sp, r7
 8018cbe:	bd90      	pop	{r4, r7, pc}
 8018cc0:	08025ce0 	.word	0x08025ce0
 8018cc4:	08025fc0 	.word	0x08025fc0
 8018cc8:	08025d4c 	.word	0x08025d4c
 8018ccc:	24040784 	.word	0x24040784

08018cd0 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8018cd0:	b5b0      	push	{r4, r5, r7, lr}
 8018cd2:	b086      	sub	sp, #24
 8018cd4:	af00      	add	r7, sp, #0
 8018cd6:	60f8      	str	r0, [r7, #12]
 8018cd8:	60b9      	str	r1, [r7, #8]
 8018cda:	607a      	str	r2, [r7, #4]
 8018cdc:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8018cde:	e03e      	b.n	8018d5e <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8018ce0:	68bb      	ldr	r3, [r7, #8]
 8018ce2:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8018ce4:	68bb      	ldr	r3, [r7, #8]
 8018ce6:	681b      	ldr	r3, [r3, #0]
 8018ce8:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8018cea:	697b      	ldr	r3, [r7, #20]
 8018cec:	685b      	ldr	r3, [r3, #4]
 8018cee:	4618      	mov	r0, r3
 8018cf0:	f7fb faca 	bl	8014288 <pbuf_clen>
 8018cf4:	4603      	mov	r3, r0
 8018cf6:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8018cf8:	68fb      	ldr	r3, [r7, #12]
 8018cfa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018cfe:	8a7a      	ldrh	r2, [r7, #18]
 8018d00:	429a      	cmp	r2, r3
 8018d02:	d906      	bls.n	8018d12 <tcp_free_acked_segments+0x42>
 8018d04:	4b2a      	ldr	r3, [pc, #168]	; (8018db0 <tcp_free_acked_segments+0xe0>)
 8018d06:	f240 4257 	movw	r2, #1111	; 0x457
 8018d0a:	492a      	ldr	r1, [pc, #168]	; (8018db4 <tcp_free_acked_segments+0xe4>)
 8018d0c:	482a      	ldr	r0, [pc, #168]	; (8018db8 <tcp_free_acked_segments+0xe8>)
 8018d0e:	f008 fa17 	bl	8021140 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8018d12:	68fb      	ldr	r3, [r7, #12]
 8018d14:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8018d18:	8a7b      	ldrh	r3, [r7, #18]
 8018d1a:	1ad3      	subs	r3, r2, r3
 8018d1c:	b29a      	uxth	r2, r3
 8018d1e:	68fb      	ldr	r3, [r7, #12]
 8018d20:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8018d24:	697b      	ldr	r3, [r7, #20]
 8018d26:	891a      	ldrh	r2, [r3, #8]
 8018d28:	4b24      	ldr	r3, [pc, #144]	; (8018dbc <tcp_free_acked_segments+0xec>)
 8018d2a:	881b      	ldrh	r3, [r3, #0]
 8018d2c:	4413      	add	r3, r2
 8018d2e:	b29a      	uxth	r2, r3
 8018d30:	4b22      	ldr	r3, [pc, #136]	; (8018dbc <tcp_free_acked_segments+0xec>)
 8018d32:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8018d34:	6978      	ldr	r0, [r7, #20]
 8018d36:	f7fe f90f 	bl	8016f58 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8018d3a:	68fb      	ldr	r3, [r7, #12]
 8018d3c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018d40:	2b00      	cmp	r3, #0
 8018d42:	d00c      	beq.n	8018d5e <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8018d44:	68bb      	ldr	r3, [r7, #8]
 8018d46:	2b00      	cmp	r3, #0
 8018d48:	d109      	bne.n	8018d5e <tcp_free_acked_segments+0x8e>
 8018d4a:	683b      	ldr	r3, [r7, #0]
 8018d4c:	2b00      	cmp	r3, #0
 8018d4e:	d106      	bne.n	8018d5e <tcp_free_acked_segments+0x8e>
 8018d50:	4b17      	ldr	r3, [pc, #92]	; (8018db0 <tcp_free_acked_segments+0xe0>)
 8018d52:	f240 4262 	movw	r2, #1122	; 0x462
 8018d56:	491a      	ldr	r1, [pc, #104]	; (8018dc0 <tcp_free_acked_segments+0xf0>)
 8018d58:	4817      	ldr	r0, [pc, #92]	; (8018db8 <tcp_free_acked_segments+0xe8>)
 8018d5a:	f008 f9f1 	bl	8021140 <iprintf>
  while (seg_list != NULL &&
 8018d5e:	68bb      	ldr	r3, [r7, #8]
 8018d60:	2b00      	cmp	r3, #0
 8018d62:	d020      	beq.n	8018da6 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8018d64:	68bb      	ldr	r3, [r7, #8]
 8018d66:	68db      	ldr	r3, [r3, #12]
 8018d68:	685b      	ldr	r3, [r3, #4]
 8018d6a:	4618      	mov	r0, r3
 8018d6c:	f7f7 f869 	bl	800fe42 <lwip_htonl>
 8018d70:	4604      	mov	r4, r0
 8018d72:	68bb      	ldr	r3, [r7, #8]
 8018d74:	891b      	ldrh	r3, [r3, #8]
 8018d76:	461d      	mov	r5, r3
 8018d78:	68bb      	ldr	r3, [r7, #8]
 8018d7a:	68db      	ldr	r3, [r3, #12]
 8018d7c:	899b      	ldrh	r3, [r3, #12]
 8018d7e:	b29b      	uxth	r3, r3
 8018d80:	4618      	mov	r0, r3
 8018d82:	f7f7 f849 	bl	800fe18 <lwip_htons>
 8018d86:	4603      	mov	r3, r0
 8018d88:	b2db      	uxtb	r3, r3
 8018d8a:	f003 0303 	and.w	r3, r3, #3
 8018d8e:	2b00      	cmp	r3, #0
 8018d90:	d001      	beq.n	8018d96 <tcp_free_acked_segments+0xc6>
 8018d92:	2301      	movs	r3, #1
 8018d94:	e000      	b.n	8018d98 <tcp_free_acked_segments+0xc8>
 8018d96:	2300      	movs	r3, #0
 8018d98:	442b      	add	r3, r5
 8018d9a:	18e2      	adds	r2, r4, r3
 8018d9c:	4b09      	ldr	r3, [pc, #36]	; (8018dc4 <tcp_free_acked_segments+0xf4>)
 8018d9e:	681b      	ldr	r3, [r3, #0]
 8018da0:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8018da2:	2b00      	cmp	r3, #0
 8018da4:	dd9c      	ble.n	8018ce0 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8018da6:	68bb      	ldr	r3, [r7, #8]
}
 8018da8:	4618      	mov	r0, r3
 8018daa:	3718      	adds	r7, #24
 8018dac:	46bd      	mov	sp, r7
 8018dae:	bdb0      	pop	{r4, r5, r7, pc}
 8018db0:	08025ce0 	.word	0x08025ce0
 8018db4:	08025fe8 	.word	0x08025fe8
 8018db8:	08025d4c 	.word	0x08025d4c
 8018dbc:	2404078c 	.word	0x2404078c
 8018dc0:	08026010 	.word	0x08026010
 8018dc4:	24040788 	.word	0x24040788

08018dc8 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8018dc8:	b5b0      	push	{r4, r5, r7, lr}
 8018dca:	b094      	sub	sp, #80	; 0x50
 8018dcc:	af00      	add	r7, sp, #0
 8018dce:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8018dd0:	2300      	movs	r3, #0
 8018dd2:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8018dd4:	687b      	ldr	r3, [r7, #4]
 8018dd6:	2b00      	cmp	r3, #0
 8018dd8:	d106      	bne.n	8018de8 <tcp_receive+0x20>
 8018dda:	4ba6      	ldr	r3, [pc, #664]	; (8019074 <tcp_receive+0x2ac>)
 8018ddc:	f240 427b 	movw	r2, #1147	; 0x47b
 8018de0:	49a5      	ldr	r1, [pc, #660]	; (8019078 <tcp_receive+0x2b0>)
 8018de2:	48a6      	ldr	r0, [pc, #664]	; (801907c <tcp_receive+0x2b4>)
 8018de4:	f008 f9ac 	bl	8021140 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8018de8:	687b      	ldr	r3, [r7, #4]
 8018dea:	7d1b      	ldrb	r3, [r3, #20]
 8018dec:	2b03      	cmp	r3, #3
 8018dee:	d806      	bhi.n	8018dfe <tcp_receive+0x36>
 8018df0:	4ba0      	ldr	r3, [pc, #640]	; (8019074 <tcp_receive+0x2ac>)
 8018df2:	f240 427c 	movw	r2, #1148	; 0x47c
 8018df6:	49a2      	ldr	r1, [pc, #648]	; (8019080 <tcp_receive+0x2b8>)
 8018df8:	48a0      	ldr	r0, [pc, #640]	; (801907c <tcp_receive+0x2b4>)
 8018dfa:	f008 f9a1 	bl	8021140 <iprintf>

  if (flags & TCP_ACK) {
 8018dfe:	4ba1      	ldr	r3, [pc, #644]	; (8019084 <tcp_receive+0x2bc>)
 8018e00:	781b      	ldrb	r3, [r3, #0]
 8018e02:	f003 0310 	and.w	r3, r3, #16
 8018e06:	2b00      	cmp	r3, #0
 8018e08:	f000 8263 	beq.w	80192d2 <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8018e0c:	687b      	ldr	r3, [r7, #4]
 8018e0e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8018e12:	461a      	mov	r2, r3
 8018e14:	687b      	ldr	r3, [r7, #4]
 8018e16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8018e18:	4413      	add	r3, r2
 8018e1a:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8018e1c:	687b      	ldr	r3, [r7, #4]
 8018e1e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8018e20:	4b99      	ldr	r3, [pc, #612]	; (8019088 <tcp_receive+0x2c0>)
 8018e22:	681b      	ldr	r3, [r3, #0]
 8018e24:	1ad3      	subs	r3, r2, r3
 8018e26:	2b00      	cmp	r3, #0
 8018e28:	db1b      	blt.n	8018e62 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8018e2a:	687b      	ldr	r3, [r7, #4]
 8018e2c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8018e2e:	4b96      	ldr	r3, [pc, #600]	; (8019088 <tcp_receive+0x2c0>)
 8018e30:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8018e32:	429a      	cmp	r2, r3
 8018e34:	d106      	bne.n	8018e44 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8018e36:	687b      	ldr	r3, [r7, #4]
 8018e38:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8018e3a:	4b94      	ldr	r3, [pc, #592]	; (801908c <tcp_receive+0x2c4>)
 8018e3c:	681b      	ldr	r3, [r3, #0]
 8018e3e:	1ad3      	subs	r3, r2, r3
 8018e40:	2b00      	cmp	r3, #0
 8018e42:	db0e      	blt.n	8018e62 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8018e44:	687b      	ldr	r3, [r7, #4]
 8018e46:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8018e48:	4b90      	ldr	r3, [pc, #576]	; (801908c <tcp_receive+0x2c4>)
 8018e4a:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8018e4c:	429a      	cmp	r2, r3
 8018e4e:	d125      	bne.n	8018e9c <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8018e50:	4b8f      	ldr	r3, [pc, #572]	; (8019090 <tcp_receive+0x2c8>)
 8018e52:	681b      	ldr	r3, [r3, #0]
 8018e54:	89db      	ldrh	r3, [r3, #14]
 8018e56:	b29a      	uxth	r2, r3
 8018e58:	687b      	ldr	r3, [r7, #4]
 8018e5a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8018e5e:	429a      	cmp	r2, r3
 8018e60:	d91c      	bls.n	8018e9c <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8018e62:	4b8b      	ldr	r3, [pc, #556]	; (8019090 <tcp_receive+0x2c8>)
 8018e64:	681b      	ldr	r3, [r3, #0]
 8018e66:	89db      	ldrh	r3, [r3, #14]
 8018e68:	b29a      	uxth	r2, r3
 8018e6a:	687b      	ldr	r3, [r7, #4]
 8018e6c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8018e70:	687b      	ldr	r3, [r7, #4]
 8018e72:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8018e76:	687b      	ldr	r3, [r7, #4]
 8018e78:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8018e7c:	429a      	cmp	r2, r3
 8018e7e:	d205      	bcs.n	8018e8c <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8018e80:	687b      	ldr	r3, [r7, #4]
 8018e82:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8018e86:	687b      	ldr	r3, [r7, #4]
 8018e88:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8018e8c:	4b7e      	ldr	r3, [pc, #504]	; (8019088 <tcp_receive+0x2c0>)
 8018e8e:	681a      	ldr	r2, [r3, #0]
 8018e90:	687b      	ldr	r3, [r7, #4]
 8018e92:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8018e94:	4b7d      	ldr	r3, [pc, #500]	; (801908c <tcp_receive+0x2c4>)
 8018e96:	681a      	ldr	r2, [r3, #0]
 8018e98:	687b      	ldr	r3, [r7, #4]
 8018e9a:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8018e9c:	4b7b      	ldr	r3, [pc, #492]	; (801908c <tcp_receive+0x2c4>)
 8018e9e:	681a      	ldr	r2, [r3, #0]
 8018ea0:	687b      	ldr	r3, [r7, #4]
 8018ea2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018ea4:	1ad3      	subs	r3, r2, r3
 8018ea6:	2b00      	cmp	r3, #0
 8018ea8:	dc58      	bgt.n	8018f5c <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8018eaa:	4b7a      	ldr	r3, [pc, #488]	; (8019094 <tcp_receive+0x2cc>)
 8018eac:	881b      	ldrh	r3, [r3, #0]
 8018eae:	2b00      	cmp	r3, #0
 8018eb0:	d14b      	bne.n	8018f4a <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8018eb2:	687b      	ldr	r3, [r7, #4]
 8018eb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8018eb6:	687a      	ldr	r2, [r7, #4]
 8018eb8:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8018ebc:	4413      	add	r3, r2
 8018ebe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018ec0:	429a      	cmp	r2, r3
 8018ec2:	d142      	bne.n	8018f4a <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8018ec4:	687b      	ldr	r3, [r7, #4]
 8018ec6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8018eca:	2b00      	cmp	r3, #0
 8018ecc:	db3d      	blt.n	8018f4a <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8018ece:	687b      	ldr	r3, [r7, #4]
 8018ed0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8018ed2:	4b6e      	ldr	r3, [pc, #440]	; (801908c <tcp_receive+0x2c4>)
 8018ed4:	681b      	ldr	r3, [r3, #0]
 8018ed6:	429a      	cmp	r2, r3
 8018ed8:	d137      	bne.n	8018f4a <tcp_receive+0x182>
              found_dupack = 1;
 8018eda:	2301      	movs	r3, #1
 8018edc:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8018ede:	687b      	ldr	r3, [r7, #4]
 8018ee0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8018ee4:	2bff      	cmp	r3, #255	; 0xff
 8018ee6:	d007      	beq.n	8018ef8 <tcp_receive+0x130>
                ++pcb->dupacks;
 8018ee8:	687b      	ldr	r3, [r7, #4]
 8018eea:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8018eee:	3301      	adds	r3, #1
 8018ef0:	b2da      	uxtb	r2, r3
 8018ef2:	687b      	ldr	r3, [r7, #4]
 8018ef4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8018ef8:	687b      	ldr	r3, [r7, #4]
 8018efa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8018efe:	2b03      	cmp	r3, #3
 8018f00:	d91b      	bls.n	8018f3a <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8018f02:	687b      	ldr	r3, [r7, #4]
 8018f04:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8018f08:	687b      	ldr	r3, [r7, #4]
 8018f0a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018f0c:	4413      	add	r3, r2
 8018f0e:	b29a      	uxth	r2, r3
 8018f10:	687b      	ldr	r3, [r7, #4]
 8018f12:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8018f16:	429a      	cmp	r2, r3
 8018f18:	d30a      	bcc.n	8018f30 <tcp_receive+0x168>
 8018f1a:	687b      	ldr	r3, [r7, #4]
 8018f1c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8018f20:	687b      	ldr	r3, [r7, #4]
 8018f22:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018f24:	4413      	add	r3, r2
 8018f26:	b29a      	uxth	r2, r3
 8018f28:	687b      	ldr	r3, [r7, #4]
 8018f2a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8018f2e:	e004      	b.n	8018f3a <tcp_receive+0x172>
 8018f30:	687b      	ldr	r3, [r7, #4]
 8018f32:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018f36:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8018f3a:	687b      	ldr	r3, [r7, #4]
 8018f3c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8018f40:	2b02      	cmp	r3, #2
 8018f42:	d902      	bls.n	8018f4a <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8018f44:	6878      	ldr	r0, [r7, #4]
 8018f46:	f002 fb47 	bl	801b5d8 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8018f4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8018f4c:	2b00      	cmp	r3, #0
 8018f4e:	f040 8160 	bne.w	8019212 <tcp_receive+0x44a>
        pcb->dupacks = 0;
 8018f52:	687b      	ldr	r3, [r7, #4]
 8018f54:	2200      	movs	r2, #0
 8018f56:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8018f5a:	e15a      	b.n	8019212 <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018f5c:	4b4b      	ldr	r3, [pc, #300]	; (801908c <tcp_receive+0x2c4>)
 8018f5e:	681a      	ldr	r2, [r3, #0]
 8018f60:	687b      	ldr	r3, [r7, #4]
 8018f62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018f64:	1ad3      	subs	r3, r2, r3
 8018f66:	3b01      	subs	r3, #1
 8018f68:	2b00      	cmp	r3, #0
 8018f6a:	f2c0 814d 	blt.w	8019208 <tcp_receive+0x440>
 8018f6e:	4b47      	ldr	r3, [pc, #284]	; (801908c <tcp_receive+0x2c4>)
 8018f70:	681a      	ldr	r2, [r3, #0]
 8018f72:	687b      	ldr	r3, [r7, #4]
 8018f74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8018f76:	1ad3      	subs	r3, r2, r3
 8018f78:	2b00      	cmp	r3, #0
 8018f7a:	f300 8145 	bgt.w	8019208 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8018f7e:	687b      	ldr	r3, [r7, #4]
 8018f80:	8b5b      	ldrh	r3, [r3, #26]
 8018f82:	f003 0304 	and.w	r3, r3, #4
 8018f86:	2b00      	cmp	r3, #0
 8018f88:	d010      	beq.n	8018fac <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8018f8a:	687b      	ldr	r3, [r7, #4]
 8018f8c:	8b5b      	ldrh	r3, [r3, #26]
 8018f8e:	f023 0304 	bic.w	r3, r3, #4
 8018f92:	b29a      	uxth	r2, r3
 8018f94:	687b      	ldr	r3, [r7, #4]
 8018f96:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8018f98:	687b      	ldr	r3, [r7, #4]
 8018f9a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8018f9e:	687b      	ldr	r3, [r7, #4]
 8018fa0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8018fa4:	687b      	ldr	r3, [r7, #4]
 8018fa6:	2200      	movs	r2, #0
 8018fa8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8018fac:	687b      	ldr	r3, [r7, #4]
 8018fae:	2200      	movs	r2, #0
 8018fb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8018fb4:	687b      	ldr	r3, [r7, #4]
 8018fb6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8018fba:	10db      	asrs	r3, r3, #3
 8018fbc:	b21b      	sxth	r3, r3
 8018fbe:	b29a      	uxth	r2, r3
 8018fc0:	687b      	ldr	r3, [r7, #4]
 8018fc2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8018fc6:	b29b      	uxth	r3, r3
 8018fc8:	4413      	add	r3, r2
 8018fca:	b29b      	uxth	r3, r3
 8018fcc:	b21a      	sxth	r2, r3
 8018fce:	687b      	ldr	r3, [r7, #4]
 8018fd0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8018fd4:	4b2d      	ldr	r3, [pc, #180]	; (801908c <tcp_receive+0x2c4>)
 8018fd6:	681b      	ldr	r3, [r3, #0]
 8018fd8:	b29a      	uxth	r2, r3
 8018fda:	687b      	ldr	r3, [r7, #4]
 8018fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018fde:	b29b      	uxth	r3, r3
 8018fe0:	1ad3      	subs	r3, r2, r3
 8018fe2:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8018fe4:	687b      	ldr	r3, [r7, #4]
 8018fe6:	2200      	movs	r2, #0
 8018fe8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8018fec:	4b27      	ldr	r3, [pc, #156]	; (801908c <tcp_receive+0x2c4>)
 8018fee:	681a      	ldr	r2, [r3, #0]
 8018ff0:	687b      	ldr	r3, [r7, #4]
 8018ff2:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8018ff4:	687b      	ldr	r3, [r7, #4]
 8018ff6:	7d1b      	ldrb	r3, [r3, #20]
 8018ff8:	2b03      	cmp	r3, #3
 8018ffa:	f240 8096 	bls.w	801912a <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 8018ffe:	687b      	ldr	r3, [r7, #4]
 8019000:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8019004:	687b      	ldr	r3, [r7, #4]
 8019006:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801900a:	429a      	cmp	r2, r3
 801900c:	d244      	bcs.n	8019098 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801900e:	687b      	ldr	r3, [r7, #4]
 8019010:	8b5b      	ldrh	r3, [r3, #26]
 8019012:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8019016:	2b00      	cmp	r3, #0
 8019018:	d001      	beq.n	801901e <tcp_receive+0x256>
 801901a:	2301      	movs	r3, #1
 801901c:	e000      	b.n	8019020 <tcp_receive+0x258>
 801901e:	2302      	movs	r3, #2
 8019020:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8019024:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8019028:	b29a      	uxth	r2, r3
 801902a:	687b      	ldr	r3, [r7, #4]
 801902c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801902e:	fb12 f303 	smulbb	r3, r2, r3
 8019032:	b29b      	uxth	r3, r3
 8019034:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8019036:	4293      	cmp	r3, r2
 8019038:	bf28      	it	cs
 801903a:	4613      	movcs	r3, r2
 801903c:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 801903e:	687b      	ldr	r3, [r7, #4]
 8019040:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8019044:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8019046:	4413      	add	r3, r2
 8019048:	b29a      	uxth	r2, r3
 801904a:	687b      	ldr	r3, [r7, #4]
 801904c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8019050:	429a      	cmp	r2, r3
 8019052:	d309      	bcc.n	8019068 <tcp_receive+0x2a0>
 8019054:	687b      	ldr	r3, [r7, #4]
 8019056:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801905a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801905c:	4413      	add	r3, r2
 801905e:	b29a      	uxth	r2, r3
 8019060:	687b      	ldr	r3, [r7, #4]
 8019062:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8019066:	e060      	b.n	801912a <tcp_receive+0x362>
 8019068:	687b      	ldr	r3, [r7, #4]
 801906a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801906e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8019072:	e05a      	b.n	801912a <tcp_receive+0x362>
 8019074:	08025ce0 	.word	0x08025ce0
 8019078:	08026030 	.word	0x08026030
 801907c:	08025d4c 	.word	0x08025d4c
 8019080:	0802604c 	.word	0x0802604c
 8019084:	24040790 	.word	0x24040790
 8019088:	24040784 	.word	0x24040784
 801908c:	24040788 	.word	0x24040788
 8019090:	24040774 	.word	0x24040774
 8019094:	2404078e 	.word	0x2404078e
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8019098:	687b      	ldr	r3, [r7, #4]
 801909a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801909e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80190a0:	4413      	add	r3, r2
 80190a2:	b29a      	uxth	r2, r3
 80190a4:	687b      	ldr	r3, [r7, #4]
 80190a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80190aa:	429a      	cmp	r2, r3
 80190ac:	d309      	bcc.n	80190c2 <tcp_receive+0x2fa>
 80190ae:	687b      	ldr	r3, [r7, #4]
 80190b0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80190b4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80190b6:	4413      	add	r3, r2
 80190b8:	b29a      	uxth	r2, r3
 80190ba:	687b      	ldr	r3, [r7, #4]
 80190bc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80190c0:	e004      	b.n	80190cc <tcp_receive+0x304>
 80190c2:	687b      	ldr	r3, [r7, #4]
 80190c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80190c8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80190cc:	687b      	ldr	r3, [r7, #4]
 80190ce:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80190d2:	687b      	ldr	r3, [r7, #4]
 80190d4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80190d8:	429a      	cmp	r2, r3
 80190da:	d326      	bcc.n	801912a <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 80190dc:	687b      	ldr	r3, [r7, #4]
 80190de:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80190e2:	687b      	ldr	r3, [r7, #4]
 80190e4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80190e8:	1ad3      	subs	r3, r2, r3
 80190ea:	b29a      	uxth	r2, r3
 80190ec:	687b      	ldr	r3, [r7, #4]
 80190ee:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 80190f2:	687b      	ldr	r3, [r7, #4]
 80190f4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80190f8:	687b      	ldr	r3, [r7, #4]
 80190fa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80190fc:	4413      	add	r3, r2
 80190fe:	b29a      	uxth	r2, r3
 8019100:	687b      	ldr	r3, [r7, #4]
 8019102:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8019106:	429a      	cmp	r2, r3
 8019108:	d30a      	bcc.n	8019120 <tcp_receive+0x358>
 801910a:	687b      	ldr	r3, [r7, #4]
 801910c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8019110:	687b      	ldr	r3, [r7, #4]
 8019112:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019114:	4413      	add	r3, r2
 8019116:	b29a      	uxth	r2, r3
 8019118:	687b      	ldr	r3, [r7, #4]
 801911a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801911e:	e004      	b.n	801912a <tcp_receive+0x362>
 8019120:	687b      	ldr	r3, [r7, #4]
 8019122:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019126:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801912a:	687b      	ldr	r3, [r7, #4]
 801912c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 801912e:	687b      	ldr	r3, [r7, #4]
 8019130:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019132:	4a98      	ldr	r2, [pc, #608]	; (8019394 <tcp_receive+0x5cc>)
 8019134:	6878      	ldr	r0, [r7, #4]
 8019136:	f7ff fdcb 	bl	8018cd0 <tcp_free_acked_segments>
 801913a:	4602      	mov	r2, r0
 801913c:	687b      	ldr	r3, [r7, #4]
 801913e:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8019140:	687b      	ldr	r3, [r7, #4]
 8019142:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8019144:	687b      	ldr	r3, [r7, #4]
 8019146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019148:	4a93      	ldr	r2, [pc, #588]	; (8019398 <tcp_receive+0x5d0>)
 801914a:	6878      	ldr	r0, [r7, #4]
 801914c:	f7ff fdc0 	bl	8018cd0 <tcp_free_acked_segments>
 8019150:	4602      	mov	r2, r0
 8019152:	687b      	ldr	r3, [r7, #4]
 8019154:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8019156:	687b      	ldr	r3, [r7, #4]
 8019158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801915a:	2b00      	cmp	r3, #0
 801915c:	d104      	bne.n	8019168 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 801915e:	687b      	ldr	r3, [r7, #4]
 8019160:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019164:	861a      	strh	r2, [r3, #48]	; 0x30
 8019166:	e002      	b.n	801916e <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8019168:	687b      	ldr	r3, [r7, #4]
 801916a:	2200      	movs	r2, #0
 801916c:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 801916e:	687b      	ldr	r3, [r7, #4]
 8019170:	2200      	movs	r2, #0
 8019172:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8019174:	687b      	ldr	r3, [r7, #4]
 8019176:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019178:	2b00      	cmp	r3, #0
 801917a:	d103      	bne.n	8019184 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 801917c:	687b      	ldr	r3, [r7, #4]
 801917e:	2200      	movs	r2, #0
 8019180:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8019184:	687b      	ldr	r3, [r7, #4]
 8019186:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 801918a:	4b84      	ldr	r3, [pc, #528]	; (801939c <tcp_receive+0x5d4>)
 801918c:	881b      	ldrh	r3, [r3, #0]
 801918e:	4413      	add	r3, r2
 8019190:	b29a      	uxth	r2, r3
 8019192:	687b      	ldr	r3, [r7, #4]
 8019194:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8019198:	687b      	ldr	r3, [r7, #4]
 801919a:	8b5b      	ldrh	r3, [r3, #26]
 801919c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80191a0:	2b00      	cmp	r3, #0
 80191a2:	d035      	beq.n	8019210 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 80191a4:	687b      	ldr	r3, [r7, #4]
 80191a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80191a8:	2b00      	cmp	r3, #0
 80191aa:	d118      	bne.n	80191de <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 80191ac:	687b      	ldr	r3, [r7, #4]
 80191ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80191b0:	2b00      	cmp	r3, #0
 80191b2:	d00c      	beq.n	80191ce <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 80191b4:	687b      	ldr	r3, [r7, #4]
 80191b6:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80191b8:	687b      	ldr	r3, [r7, #4]
 80191ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80191bc:	68db      	ldr	r3, [r3, #12]
 80191be:	685b      	ldr	r3, [r3, #4]
 80191c0:	4618      	mov	r0, r3
 80191c2:	f7f6 fe3e 	bl	800fe42 <lwip_htonl>
 80191c6:	4603      	mov	r3, r0
 80191c8:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 80191ca:	2b00      	cmp	r3, #0
 80191cc:	dc20      	bgt.n	8019210 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 80191ce:	687b      	ldr	r3, [r7, #4]
 80191d0:	8b5b      	ldrh	r3, [r3, #26]
 80191d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80191d6:	b29a      	uxth	r2, r3
 80191d8:	687b      	ldr	r3, [r7, #4]
 80191da:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80191dc:	e018      	b.n	8019210 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 80191de:	687b      	ldr	r3, [r7, #4]
 80191e0:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80191e2:	687b      	ldr	r3, [r7, #4]
 80191e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80191e6:	68db      	ldr	r3, [r3, #12]
 80191e8:	685b      	ldr	r3, [r3, #4]
 80191ea:	4618      	mov	r0, r3
 80191ec:	f7f6 fe29 	bl	800fe42 <lwip_htonl>
 80191f0:	4603      	mov	r3, r0
 80191f2:	1ae3      	subs	r3, r4, r3
 80191f4:	2b00      	cmp	r3, #0
 80191f6:	dc0b      	bgt.n	8019210 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 80191f8:	687b      	ldr	r3, [r7, #4]
 80191fa:	8b5b      	ldrh	r3, [r3, #26]
 80191fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8019200:	b29a      	uxth	r2, r3
 8019202:	687b      	ldr	r3, [r7, #4]
 8019204:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8019206:	e003      	b.n	8019210 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8019208:	6878      	ldr	r0, [r7, #4]
 801920a:	f002 fbdf 	bl	801b9cc <tcp_send_empty_ack>
 801920e:	e000      	b.n	8019212 <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8019210:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8019212:	687b      	ldr	r3, [r7, #4]
 8019214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8019216:	2b00      	cmp	r3, #0
 8019218:	d05b      	beq.n	80192d2 <tcp_receive+0x50a>
 801921a:	687b      	ldr	r3, [r7, #4]
 801921c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801921e:	4b60      	ldr	r3, [pc, #384]	; (80193a0 <tcp_receive+0x5d8>)
 8019220:	681b      	ldr	r3, [r3, #0]
 8019222:	1ad3      	subs	r3, r2, r3
 8019224:	2b00      	cmp	r3, #0
 8019226:	da54      	bge.n	80192d2 <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8019228:	4b5e      	ldr	r3, [pc, #376]	; (80193a4 <tcp_receive+0x5dc>)
 801922a:	681b      	ldr	r3, [r3, #0]
 801922c:	b29a      	uxth	r2, r3
 801922e:	687b      	ldr	r3, [r7, #4]
 8019230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8019232:	b29b      	uxth	r3, r3
 8019234:	1ad3      	subs	r3, r2, r3
 8019236:	b29b      	uxth	r3, r3
 8019238:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 801923c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8019240:	687b      	ldr	r3, [r7, #4]
 8019242:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8019246:	10db      	asrs	r3, r3, #3
 8019248:	b21b      	sxth	r3, r3
 801924a:	b29b      	uxth	r3, r3
 801924c:	1ad3      	subs	r3, r2, r3
 801924e:	b29b      	uxth	r3, r3
 8019250:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8019254:	687b      	ldr	r3, [r7, #4]
 8019256:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801925a:	b29a      	uxth	r2, r3
 801925c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8019260:	4413      	add	r3, r2
 8019262:	b29b      	uxth	r3, r3
 8019264:	b21a      	sxth	r2, r3
 8019266:	687b      	ldr	r3, [r7, #4]
 8019268:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 801926a:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 801926e:	2b00      	cmp	r3, #0
 8019270:	da05      	bge.n	801927e <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8019272:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8019276:	425b      	negs	r3, r3
 8019278:	b29b      	uxth	r3, r3
 801927a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 801927e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8019282:	687b      	ldr	r3, [r7, #4]
 8019284:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8019288:	109b      	asrs	r3, r3, #2
 801928a:	b21b      	sxth	r3, r3
 801928c:	b29b      	uxth	r3, r3
 801928e:	1ad3      	subs	r3, r2, r3
 8019290:	b29b      	uxth	r3, r3
 8019292:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8019296:	687b      	ldr	r3, [r7, #4]
 8019298:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801929c:	b29a      	uxth	r2, r3
 801929e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80192a2:	4413      	add	r3, r2
 80192a4:	b29b      	uxth	r3, r3
 80192a6:	b21a      	sxth	r2, r3
 80192a8:	687b      	ldr	r3, [r7, #4]
 80192aa:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80192ac:	687b      	ldr	r3, [r7, #4]
 80192ae:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80192b2:	10db      	asrs	r3, r3, #3
 80192b4:	b21b      	sxth	r3, r3
 80192b6:	b29a      	uxth	r2, r3
 80192b8:	687b      	ldr	r3, [r7, #4]
 80192ba:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80192be:	b29b      	uxth	r3, r3
 80192c0:	4413      	add	r3, r2
 80192c2:	b29b      	uxth	r3, r3
 80192c4:	b21a      	sxth	r2, r3
 80192c6:	687b      	ldr	r3, [r7, #4]
 80192c8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80192cc:	687b      	ldr	r3, [r7, #4]
 80192ce:	2200      	movs	r2, #0
 80192d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80192d2:	4b35      	ldr	r3, [pc, #212]	; (80193a8 <tcp_receive+0x5e0>)
 80192d4:	881b      	ldrh	r3, [r3, #0]
 80192d6:	2b00      	cmp	r3, #0
 80192d8:	f000 84e1 	beq.w	8019c9e <tcp_receive+0xed6>
 80192dc:	687b      	ldr	r3, [r7, #4]
 80192de:	7d1b      	ldrb	r3, [r3, #20]
 80192e0:	2b06      	cmp	r3, #6
 80192e2:	f200 84dc 	bhi.w	8019c9e <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80192e6:	687b      	ldr	r3, [r7, #4]
 80192e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80192ea:	4b30      	ldr	r3, [pc, #192]	; (80193ac <tcp_receive+0x5e4>)
 80192ec:	681b      	ldr	r3, [r3, #0]
 80192ee:	1ad3      	subs	r3, r2, r3
 80192f0:	3b01      	subs	r3, #1
 80192f2:	2b00      	cmp	r3, #0
 80192f4:	f2c0 808e 	blt.w	8019414 <tcp_receive+0x64c>
 80192f8:	687b      	ldr	r3, [r7, #4]
 80192fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80192fc:	4b2a      	ldr	r3, [pc, #168]	; (80193a8 <tcp_receive+0x5e0>)
 80192fe:	881b      	ldrh	r3, [r3, #0]
 8019300:	4619      	mov	r1, r3
 8019302:	4b2a      	ldr	r3, [pc, #168]	; (80193ac <tcp_receive+0x5e4>)
 8019304:	681b      	ldr	r3, [r3, #0]
 8019306:	440b      	add	r3, r1
 8019308:	1ad3      	subs	r3, r2, r3
 801930a:	3301      	adds	r3, #1
 801930c:	2b00      	cmp	r3, #0
 801930e:	f300 8081 	bgt.w	8019414 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8019312:	4b27      	ldr	r3, [pc, #156]	; (80193b0 <tcp_receive+0x5e8>)
 8019314:	685b      	ldr	r3, [r3, #4]
 8019316:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8019318:	687b      	ldr	r3, [r7, #4]
 801931a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801931c:	4b23      	ldr	r3, [pc, #140]	; (80193ac <tcp_receive+0x5e4>)
 801931e:	681b      	ldr	r3, [r3, #0]
 8019320:	1ad3      	subs	r3, r2, r3
 8019322:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8019324:	4b22      	ldr	r3, [pc, #136]	; (80193b0 <tcp_receive+0x5e8>)
 8019326:	685b      	ldr	r3, [r3, #4]
 8019328:	2b00      	cmp	r3, #0
 801932a:	d106      	bne.n	801933a <tcp_receive+0x572>
 801932c:	4b21      	ldr	r3, [pc, #132]	; (80193b4 <tcp_receive+0x5ec>)
 801932e:	f240 5294 	movw	r2, #1428	; 0x594
 8019332:	4921      	ldr	r1, [pc, #132]	; (80193b8 <tcp_receive+0x5f0>)
 8019334:	4821      	ldr	r0, [pc, #132]	; (80193bc <tcp_receive+0x5f4>)
 8019336:	f007 ff03 	bl	8021140 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801933a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801933c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8019340:	4293      	cmp	r3, r2
 8019342:	d906      	bls.n	8019352 <tcp_receive+0x58a>
 8019344:	4b1b      	ldr	r3, [pc, #108]	; (80193b4 <tcp_receive+0x5ec>)
 8019346:	f240 5295 	movw	r2, #1429	; 0x595
 801934a:	491d      	ldr	r1, [pc, #116]	; (80193c0 <tcp_receive+0x5f8>)
 801934c:	481b      	ldr	r0, [pc, #108]	; (80193bc <tcp_receive+0x5f4>)
 801934e:	f007 fef7 	bl	8021140 <iprintf>
      off = (u16_t)off32;
 8019352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019354:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8019358:	4b15      	ldr	r3, [pc, #84]	; (80193b0 <tcp_receive+0x5e8>)
 801935a:	685b      	ldr	r3, [r3, #4]
 801935c:	891b      	ldrh	r3, [r3, #8]
 801935e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019362:	429a      	cmp	r2, r3
 8019364:	d906      	bls.n	8019374 <tcp_receive+0x5ac>
 8019366:	4b13      	ldr	r3, [pc, #76]	; (80193b4 <tcp_receive+0x5ec>)
 8019368:	f240 5297 	movw	r2, #1431	; 0x597
 801936c:	4915      	ldr	r1, [pc, #84]	; (80193c4 <tcp_receive+0x5fc>)
 801936e:	4813      	ldr	r0, [pc, #76]	; (80193bc <tcp_receive+0x5f4>)
 8019370:	f007 fee6 	bl	8021140 <iprintf>
      inseg.len -= off;
 8019374:	4b0e      	ldr	r3, [pc, #56]	; (80193b0 <tcp_receive+0x5e8>)
 8019376:	891a      	ldrh	r2, [r3, #8]
 8019378:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801937c:	1ad3      	subs	r3, r2, r3
 801937e:	b29a      	uxth	r2, r3
 8019380:	4b0b      	ldr	r3, [pc, #44]	; (80193b0 <tcp_receive+0x5e8>)
 8019382:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8019384:	4b0a      	ldr	r3, [pc, #40]	; (80193b0 <tcp_receive+0x5e8>)
 8019386:	685b      	ldr	r3, [r3, #4]
 8019388:	891a      	ldrh	r2, [r3, #8]
 801938a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801938e:	1ad3      	subs	r3, r2, r3
 8019390:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8019392:	e029      	b.n	80193e8 <tcp_receive+0x620>
 8019394:	08026068 	.word	0x08026068
 8019398:	08026070 	.word	0x08026070
 801939c:	2404078c 	.word	0x2404078c
 80193a0:	24040788 	.word	0x24040788
 80193a4:	24048e8c 	.word	0x24048e8c
 80193a8:	2404078e 	.word	0x2404078e
 80193ac:	24040784 	.word	0x24040784
 80193b0:	24040764 	.word	0x24040764
 80193b4:	08025ce0 	.word	0x08025ce0
 80193b8:	08026078 	.word	0x08026078
 80193bc:	08025d4c 	.word	0x08025d4c
 80193c0:	08026088 	.word	0x08026088
 80193c4:	08026098 	.word	0x08026098
        off -= p->len;
 80193c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80193ca:	895b      	ldrh	r3, [r3, #10]
 80193cc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80193d0:	1ad3      	subs	r3, r2, r3
 80193d2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 80193d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80193d8:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80193da:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 80193dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80193de:	2200      	movs	r2, #0
 80193e0:	815a      	strh	r2, [r3, #10]
        p = p->next;
 80193e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80193e4:	681b      	ldr	r3, [r3, #0]
 80193e6:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 80193e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80193ea:	895b      	ldrh	r3, [r3, #10]
 80193ec:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80193f0:	429a      	cmp	r2, r3
 80193f2:	d8e9      	bhi.n	80193c8 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 80193f4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80193f8:	4619      	mov	r1, r3
 80193fa:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80193fc:	f7fa fdfe 	bl	8013ffc <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8019400:	687b      	ldr	r3, [r7, #4]
 8019402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019404:	4a91      	ldr	r2, [pc, #580]	; (801964c <tcp_receive+0x884>)
 8019406:	6013      	str	r3, [r2, #0]
 8019408:	4b91      	ldr	r3, [pc, #580]	; (8019650 <tcp_receive+0x888>)
 801940a:	68db      	ldr	r3, [r3, #12]
 801940c:	4a8f      	ldr	r2, [pc, #572]	; (801964c <tcp_receive+0x884>)
 801940e:	6812      	ldr	r2, [r2, #0]
 8019410:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8019412:	e00d      	b.n	8019430 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8019414:	4b8d      	ldr	r3, [pc, #564]	; (801964c <tcp_receive+0x884>)
 8019416:	681a      	ldr	r2, [r3, #0]
 8019418:	687b      	ldr	r3, [r7, #4]
 801941a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801941c:	1ad3      	subs	r3, r2, r3
 801941e:	2b00      	cmp	r3, #0
 8019420:	da06      	bge.n	8019430 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8019422:	687b      	ldr	r3, [r7, #4]
 8019424:	8b5b      	ldrh	r3, [r3, #26]
 8019426:	f043 0302 	orr.w	r3, r3, #2
 801942a:	b29a      	uxth	r2, r3
 801942c:	687b      	ldr	r3, [r7, #4]
 801942e:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8019430:	4b86      	ldr	r3, [pc, #536]	; (801964c <tcp_receive+0x884>)
 8019432:	681a      	ldr	r2, [r3, #0]
 8019434:	687b      	ldr	r3, [r7, #4]
 8019436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019438:	1ad3      	subs	r3, r2, r3
 801943a:	2b00      	cmp	r3, #0
 801943c:	f2c0 842a 	blt.w	8019c94 <tcp_receive+0xecc>
 8019440:	4b82      	ldr	r3, [pc, #520]	; (801964c <tcp_receive+0x884>)
 8019442:	681a      	ldr	r2, [r3, #0]
 8019444:	687b      	ldr	r3, [r7, #4]
 8019446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019448:	6879      	ldr	r1, [r7, #4]
 801944a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801944c:	440b      	add	r3, r1
 801944e:	1ad3      	subs	r3, r2, r3
 8019450:	3301      	adds	r3, #1
 8019452:	2b00      	cmp	r3, #0
 8019454:	f300 841e 	bgt.w	8019c94 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8019458:	687b      	ldr	r3, [r7, #4]
 801945a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801945c:	4b7b      	ldr	r3, [pc, #492]	; (801964c <tcp_receive+0x884>)
 801945e:	681b      	ldr	r3, [r3, #0]
 8019460:	429a      	cmp	r2, r3
 8019462:	f040 829a 	bne.w	801999a <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8019466:	4b7a      	ldr	r3, [pc, #488]	; (8019650 <tcp_receive+0x888>)
 8019468:	891c      	ldrh	r4, [r3, #8]
 801946a:	4b79      	ldr	r3, [pc, #484]	; (8019650 <tcp_receive+0x888>)
 801946c:	68db      	ldr	r3, [r3, #12]
 801946e:	899b      	ldrh	r3, [r3, #12]
 8019470:	b29b      	uxth	r3, r3
 8019472:	4618      	mov	r0, r3
 8019474:	f7f6 fcd0 	bl	800fe18 <lwip_htons>
 8019478:	4603      	mov	r3, r0
 801947a:	b2db      	uxtb	r3, r3
 801947c:	f003 0303 	and.w	r3, r3, #3
 8019480:	2b00      	cmp	r3, #0
 8019482:	d001      	beq.n	8019488 <tcp_receive+0x6c0>
 8019484:	2301      	movs	r3, #1
 8019486:	e000      	b.n	801948a <tcp_receive+0x6c2>
 8019488:	2300      	movs	r3, #0
 801948a:	4423      	add	r3, r4
 801948c:	b29a      	uxth	r2, r3
 801948e:	4b71      	ldr	r3, [pc, #452]	; (8019654 <tcp_receive+0x88c>)
 8019490:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8019492:	687b      	ldr	r3, [r7, #4]
 8019494:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8019496:	4b6f      	ldr	r3, [pc, #444]	; (8019654 <tcp_receive+0x88c>)
 8019498:	881b      	ldrh	r3, [r3, #0]
 801949a:	429a      	cmp	r2, r3
 801949c:	d275      	bcs.n	801958a <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801949e:	4b6c      	ldr	r3, [pc, #432]	; (8019650 <tcp_receive+0x888>)
 80194a0:	68db      	ldr	r3, [r3, #12]
 80194a2:	899b      	ldrh	r3, [r3, #12]
 80194a4:	b29b      	uxth	r3, r3
 80194a6:	4618      	mov	r0, r3
 80194a8:	f7f6 fcb6 	bl	800fe18 <lwip_htons>
 80194ac:	4603      	mov	r3, r0
 80194ae:	b2db      	uxtb	r3, r3
 80194b0:	f003 0301 	and.w	r3, r3, #1
 80194b4:	2b00      	cmp	r3, #0
 80194b6:	d01f      	beq.n	80194f8 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80194b8:	4b65      	ldr	r3, [pc, #404]	; (8019650 <tcp_receive+0x888>)
 80194ba:	68db      	ldr	r3, [r3, #12]
 80194bc:	899b      	ldrh	r3, [r3, #12]
 80194be:	b29b      	uxth	r3, r3
 80194c0:	b21b      	sxth	r3, r3
 80194c2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80194c6:	b21c      	sxth	r4, r3
 80194c8:	4b61      	ldr	r3, [pc, #388]	; (8019650 <tcp_receive+0x888>)
 80194ca:	68db      	ldr	r3, [r3, #12]
 80194cc:	899b      	ldrh	r3, [r3, #12]
 80194ce:	b29b      	uxth	r3, r3
 80194d0:	4618      	mov	r0, r3
 80194d2:	f7f6 fca1 	bl	800fe18 <lwip_htons>
 80194d6:	4603      	mov	r3, r0
 80194d8:	b2db      	uxtb	r3, r3
 80194da:	b29b      	uxth	r3, r3
 80194dc:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80194e0:	b29b      	uxth	r3, r3
 80194e2:	4618      	mov	r0, r3
 80194e4:	f7f6 fc98 	bl	800fe18 <lwip_htons>
 80194e8:	4603      	mov	r3, r0
 80194ea:	b21b      	sxth	r3, r3
 80194ec:	4323      	orrs	r3, r4
 80194ee:	b21a      	sxth	r2, r3
 80194f0:	4b57      	ldr	r3, [pc, #348]	; (8019650 <tcp_receive+0x888>)
 80194f2:	68db      	ldr	r3, [r3, #12]
 80194f4:	b292      	uxth	r2, r2
 80194f6:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80194f8:	687b      	ldr	r3, [r7, #4]
 80194fa:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80194fc:	4b54      	ldr	r3, [pc, #336]	; (8019650 <tcp_receive+0x888>)
 80194fe:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8019500:	4b53      	ldr	r3, [pc, #332]	; (8019650 <tcp_receive+0x888>)
 8019502:	68db      	ldr	r3, [r3, #12]
 8019504:	899b      	ldrh	r3, [r3, #12]
 8019506:	b29b      	uxth	r3, r3
 8019508:	4618      	mov	r0, r3
 801950a:	f7f6 fc85 	bl	800fe18 <lwip_htons>
 801950e:	4603      	mov	r3, r0
 8019510:	b2db      	uxtb	r3, r3
 8019512:	f003 0302 	and.w	r3, r3, #2
 8019516:	2b00      	cmp	r3, #0
 8019518:	d005      	beq.n	8019526 <tcp_receive+0x75e>
            inseg.len -= 1;
 801951a:	4b4d      	ldr	r3, [pc, #308]	; (8019650 <tcp_receive+0x888>)
 801951c:	891b      	ldrh	r3, [r3, #8]
 801951e:	3b01      	subs	r3, #1
 8019520:	b29a      	uxth	r2, r3
 8019522:	4b4b      	ldr	r3, [pc, #300]	; (8019650 <tcp_receive+0x888>)
 8019524:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8019526:	4b4a      	ldr	r3, [pc, #296]	; (8019650 <tcp_receive+0x888>)
 8019528:	685a      	ldr	r2, [r3, #4]
 801952a:	4b49      	ldr	r3, [pc, #292]	; (8019650 <tcp_receive+0x888>)
 801952c:	891b      	ldrh	r3, [r3, #8]
 801952e:	4619      	mov	r1, r3
 8019530:	4610      	mov	r0, r2
 8019532:	f7fa fc63 	bl	8013dfc <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8019536:	4b46      	ldr	r3, [pc, #280]	; (8019650 <tcp_receive+0x888>)
 8019538:	891c      	ldrh	r4, [r3, #8]
 801953a:	4b45      	ldr	r3, [pc, #276]	; (8019650 <tcp_receive+0x888>)
 801953c:	68db      	ldr	r3, [r3, #12]
 801953e:	899b      	ldrh	r3, [r3, #12]
 8019540:	b29b      	uxth	r3, r3
 8019542:	4618      	mov	r0, r3
 8019544:	f7f6 fc68 	bl	800fe18 <lwip_htons>
 8019548:	4603      	mov	r3, r0
 801954a:	b2db      	uxtb	r3, r3
 801954c:	f003 0303 	and.w	r3, r3, #3
 8019550:	2b00      	cmp	r3, #0
 8019552:	d001      	beq.n	8019558 <tcp_receive+0x790>
 8019554:	2301      	movs	r3, #1
 8019556:	e000      	b.n	801955a <tcp_receive+0x792>
 8019558:	2300      	movs	r3, #0
 801955a:	4423      	add	r3, r4
 801955c:	b29a      	uxth	r2, r3
 801955e:	4b3d      	ldr	r3, [pc, #244]	; (8019654 <tcp_receive+0x88c>)
 8019560:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8019562:	4b3c      	ldr	r3, [pc, #240]	; (8019654 <tcp_receive+0x88c>)
 8019564:	881b      	ldrh	r3, [r3, #0]
 8019566:	461a      	mov	r2, r3
 8019568:	4b38      	ldr	r3, [pc, #224]	; (801964c <tcp_receive+0x884>)
 801956a:	681b      	ldr	r3, [r3, #0]
 801956c:	441a      	add	r2, r3
 801956e:	687b      	ldr	r3, [r7, #4]
 8019570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019572:	6879      	ldr	r1, [r7, #4]
 8019574:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8019576:	440b      	add	r3, r1
 8019578:	429a      	cmp	r2, r3
 801957a:	d006      	beq.n	801958a <tcp_receive+0x7c2>
 801957c:	4b36      	ldr	r3, [pc, #216]	; (8019658 <tcp_receive+0x890>)
 801957e:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8019582:	4936      	ldr	r1, [pc, #216]	; (801965c <tcp_receive+0x894>)
 8019584:	4836      	ldr	r0, [pc, #216]	; (8019660 <tcp_receive+0x898>)
 8019586:	f007 fddb 	bl	8021140 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801958a:	687b      	ldr	r3, [r7, #4]
 801958c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801958e:	2b00      	cmp	r3, #0
 8019590:	f000 80e7 	beq.w	8019762 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8019594:	4b2e      	ldr	r3, [pc, #184]	; (8019650 <tcp_receive+0x888>)
 8019596:	68db      	ldr	r3, [r3, #12]
 8019598:	899b      	ldrh	r3, [r3, #12]
 801959a:	b29b      	uxth	r3, r3
 801959c:	4618      	mov	r0, r3
 801959e:	f7f6 fc3b 	bl	800fe18 <lwip_htons>
 80195a2:	4603      	mov	r3, r0
 80195a4:	b2db      	uxtb	r3, r3
 80195a6:	f003 0301 	and.w	r3, r3, #1
 80195aa:	2b00      	cmp	r3, #0
 80195ac:	d010      	beq.n	80195d0 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80195ae:	e00a      	b.n	80195c6 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80195b0:	687b      	ldr	r3, [r7, #4]
 80195b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80195b4:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80195b6:	687b      	ldr	r3, [r7, #4]
 80195b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80195ba:	681a      	ldr	r2, [r3, #0]
 80195bc:	687b      	ldr	r3, [r7, #4]
 80195be:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 80195c0:	68f8      	ldr	r0, [r7, #12]
 80195c2:	f7fd fcc9 	bl	8016f58 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80195c6:	687b      	ldr	r3, [r7, #4]
 80195c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80195ca:	2b00      	cmp	r3, #0
 80195cc:	d1f0      	bne.n	80195b0 <tcp_receive+0x7e8>
 80195ce:	e0c8      	b.n	8019762 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80195d0:	687b      	ldr	r3, [r7, #4]
 80195d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80195d4:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80195d6:	e052      	b.n	801967e <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80195d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80195da:	68db      	ldr	r3, [r3, #12]
 80195dc:	899b      	ldrh	r3, [r3, #12]
 80195de:	b29b      	uxth	r3, r3
 80195e0:	4618      	mov	r0, r3
 80195e2:	f7f6 fc19 	bl	800fe18 <lwip_htons>
 80195e6:	4603      	mov	r3, r0
 80195e8:	b2db      	uxtb	r3, r3
 80195ea:	f003 0301 	and.w	r3, r3, #1
 80195ee:	2b00      	cmp	r3, #0
 80195f0:	d03d      	beq.n	801966e <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80195f2:	4b17      	ldr	r3, [pc, #92]	; (8019650 <tcp_receive+0x888>)
 80195f4:	68db      	ldr	r3, [r3, #12]
 80195f6:	899b      	ldrh	r3, [r3, #12]
 80195f8:	b29b      	uxth	r3, r3
 80195fa:	4618      	mov	r0, r3
 80195fc:	f7f6 fc0c 	bl	800fe18 <lwip_htons>
 8019600:	4603      	mov	r3, r0
 8019602:	b2db      	uxtb	r3, r3
 8019604:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8019608:	2b00      	cmp	r3, #0
 801960a:	d130      	bne.n	801966e <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801960c:	4b10      	ldr	r3, [pc, #64]	; (8019650 <tcp_receive+0x888>)
 801960e:	68db      	ldr	r3, [r3, #12]
 8019610:	899b      	ldrh	r3, [r3, #12]
 8019612:	b29c      	uxth	r4, r3
 8019614:	2001      	movs	r0, #1
 8019616:	f7f6 fbff 	bl	800fe18 <lwip_htons>
 801961a:	4603      	mov	r3, r0
 801961c:	461a      	mov	r2, r3
 801961e:	4b0c      	ldr	r3, [pc, #48]	; (8019650 <tcp_receive+0x888>)
 8019620:	68db      	ldr	r3, [r3, #12]
 8019622:	4322      	orrs	r2, r4
 8019624:	b292      	uxth	r2, r2
 8019626:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8019628:	4b09      	ldr	r3, [pc, #36]	; (8019650 <tcp_receive+0x888>)
 801962a:	891c      	ldrh	r4, [r3, #8]
 801962c:	4b08      	ldr	r3, [pc, #32]	; (8019650 <tcp_receive+0x888>)
 801962e:	68db      	ldr	r3, [r3, #12]
 8019630:	899b      	ldrh	r3, [r3, #12]
 8019632:	b29b      	uxth	r3, r3
 8019634:	4618      	mov	r0, r3
 8019636:	f7f6 fbef 	bl	800fe18 <lwip_htons>
 801963a:	4603      	mov	r3, r0
 801963c:	b2db      	uxtb	r3, r3
 801963e:	f003 0303 	and.w	r3, r3, #3
 8019642:	2b00      	cmp	r3, #0
 8019644:	d00e      	beq.n	8019664 <tcp_receive+0x89c>
 8019646:	2301      	movs	r3, #1
 8019648:	e00d      	b.n	8019666 <tcp_receive+0x89e>
 801964a:	bf00      	nop
 801964c:	24040784 	.word	0x24040784
 8019650:	24040764 	.word	0x24040764
 8019654:	2404078e 	.word	0x2404078e
 8019658:	08025ce0 	.word	0x08025ce0
 801965c:	080260a8 	.word	0x080260a8
 8019660:	08025d4c 	.word	0x08025d4c
 8019664:	2300      	movs	r3, #0
 8019666:	4423      	add	r3, r4
 8019668:	b29a      	uxth	r2, r3
 801966a:	4b98      	ldr	r3, [pc, #608]	; (80198cc <tcp_receive+0xb04>)
 801966c:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801966e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019670:	613b      	str	r3, [r7, #16]
              next = next->next;
 8019672:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019674:	681b      	ldr	r3, [r3, #0]
 8019676:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8019678:	6938      	ldr	r0, [r7, #16]
 801967a:	f7fd fc6d 	bl	8016f58 <tcp_seg_free>
            while (next &&
 801967e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019680:	2b00      	cmp	r3, #0
 8019682:	d00e      	beq.n	80196a2 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8019684:	4b91      	ldr	r3, [pc, #580]	; (80198cc <tcp_receive+0xb04>)
 8019686:	881b      	ldrh	r3, [r3, #0]
 8019688:	461a      	mov	r2, r3
 801968a:	4b91      	ldr	r3, [pc, #580]	; (80198d0 <tcp_receive+0xb08>)
 801968c:	681b      	ldr	r3, [r3, #0]
 801968e:	441a      	add	r2, r3
 8019690:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019692:	68db      	ldr	r3, [r3, #12]
 8019694:	685b      	ldr	r3, [r3, #4]
 8019696:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8019698:	8909      	ldrh	r1, [r1, #8]
 801969a:	440b      	add	r3, r1
 801969c:	1ad3      	subs	r3, r2, r3
            while (next &&
 801969e:	2b00      	cmp	r3, #0
 80196a0:	da9a      	bge.n	80195d8 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80196a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80196a4:	2b00      	cmp	r3, #0
 80196a6:	d059      	beq.n	801975c <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 80196a8:	4b88      	ldr	r3, [pc, #544]	; (80198cc <tcp_receive+0xb04>)
 80196aa:	881b      	ldrh	r3, [r3, #0]
 80196ac:	461a      	mov	r2, r3
 80196ae:	4b88      	ldr	r3, [pc, #544]	; (80198d0 <tcp_receive+0xb08>)
 80196b0:	681b      	ldr	r3, [r3, #0]
 80196b2:	441a      	add	r2, r3
 80196b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80196b6:	68db      	ldr	r3, [r3, #12]
 80196b8:	685b      	ldr	r3, [r3, #4]
 80196ba:	1ad3      	subs	r3, r2, r3
            if (next &&
 80196bc:	2b00      	cmp	r3, #0
 80196be:	dd4d      	ble.n	801975c <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80196c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80196c2:	68db      	ldr	r3, [r3, #12]
 80196c4:	685b      	ldr	r3, [r3, #4]
 80196c6:	b29a      	uxth	r2, r3
 80196c8:	4b81      	ldr	r3, [pc, #516]	; (80198d0 <tcp_receive+0xb08>)
 80196ca:	681b      	ldr	r3, [r3, #0]
 80196cc:	b29b      	uxth	r3, r3
 80196ce:	1ad3      	subs	r3, r2, r3
 80196d0:	b29a      	uxth	r2, r3
 80196d2:	4b80      	ldr	r3, [pc, #512]	; (80198d4 <tcp_receive+0xb0c>)
 80196d4:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80196d6:	4b7f      	ldr	r3, [pc, #508]	; (80198d4 <tcp_receive+0xb0c>)
 80196d8:	68db      	ldr	r3, [r3, #12]
 80196da:	899b      	ldrh	r3, [r3, #12]
 80196dc:	b29b      	uxth	r3, r3
 80196de:	4618      	mov	r0, r3
 80196e0:	f7f6 fb9a 	bl	800fe18 <lwip_htons>
 80196e4:	4603      	mov	r3, r0
 80196e6:	b2db      	uxtb	r3, r3
 80196e8:	f003 0302 	and.w	r3, r3, #2
 80196ec:	2b00      	cmp	r3, #0
 80196ee:	d005      	beq.n	80196fc <tcp_receive+0x934>
                inseg.len -= 1;
 80196f0:	4b78      	ldr	r3, [pc, #480]	; (80198d4 <tcp_receive+0xb0c>)
 80196f2:	891b      	ldrh	r3, [r3, #8]
 80196f4:	3b01      	subs	r3, #1
 80196f6:	b29a      	uxth	r2, r3
 80196f8:	4b76      	ldr	r3, [pc, #472]	; (80198d4 <tcp_receive+0xb0c>)
 80196fa:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80196fc:	4b75      	ldr	r3, [pc, #468]	; (80198d4 <tcp_receive+0xb0c>)
 80196fe:	685a      	ldr	r2, [r3, #4]
 8019700:	4b74      	ldr	r3, [pc, #464]	; (80198d4 <tcp_receive+0xb0c>)
 8019702:	891b      	ldrh	r3, [r3, #8]
 8019704:	4619      	mov	r1, r3
 8019706:	4610      	mov	r0, r2
 8019708:	f7fa fb78 	bl	8013dfc <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801970c:	4b71      	ldr	r3, [pc, #452]	; (80198d4 <tcp_receive+0xb0c>)
 801970e:	891c      	ldrh	r4, [r3, #8]
 8019710:	4b70      	ldr	r3, [pc, #448]	; (80198d4 <tcp_receive+0xb0c>)
 8019712:	68db      	ldr	r3, [r3, #12]
 8019714:	899b      	ldrh	r3, [r3, #12]
 8019716:	b29b      	uxth	r3, r3
 8019718:	4618      	mov	r0, r3
 801971a:	f7f6 fb7d 	bl	800fe18 <lwip_htons>
 801971e:	4603      	mov	r3, r0
 8019720:	b2db      	uxtb	r3, r3
 8019722:	f003 0303 	and.w	r3, r3, #3
 8019726:	2b00      	cmp	r3, #0
 8019728:	d001      	beq.n	801972e <tcp_receive+0x966>
 801972a:	2301      	movs	r3, #1
 801972c:	e000      	b.n	8019730 <tcp_receive+0x968>
 801972e:	2300      	movs	r3, #0
 8019730:	4423      	add	r3, r4
 8019732:	b29a      	uxth	r2, r3
 8019734:	4b65      	ldr	r3, [pc, #404]	; (80198cc <tcp_receive+0xb04>)
 8019736:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8019738:	4b64      	ldr	r3, [pc, #400]	; (80198cc <tcp_receive+0xb04>)
 801973a:	881b      	ldrh	r3, [r3, #0]
 801973c:	461a      	mov	r2, r3
 801973e:	4b64      	ldr	r3, [pc, #400]	; (80198d0 <tcp_receive+0xb08>)
 8019740:	681b      	ldr	r3, [r3, #0]
 8019742:	441a      	add	r2, r3
 8019744:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019746:	68db      	ldr	r3, [r3, #12]
 8019748:	685b      	ldr	r3, [r3, #4]
 801974a:	429a      	cmp	r2, r3
 801974c:	d006      	beq.n	801975c <tcp_receive+0x994>
 801974e:	4b62      	ldr	r3, [pc, #392]	; (80198d8 <tcp_receive+0xb10>)
 8019750:	f240 52fd 	movw	r2, #1533	; 0x5fd
 8019754:	4961      	ldr	r1, [pc, #388]	; (80198dc <tcp_receive+0xb14>)
 8019756:	4862      	ldr	r0, [pc, #392]	; (80198e0 <tcp_receive+0xb18>)
 8019758:	f007 fcf2 	bl	8021140 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801975c:	687b      	ldr	r3, [r7, #4]
 801975e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8019760:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8019762:	4b5a      	ldr	r3, [pc, #360]	; (80198cc <tcp_receive+0xb04>)
 8019764:	881b      	ldrh	r3, [r3, #0]
 8019766:	461a      	mov	r2, r3
 8019768:	4b59      	ldr	r3, [pc, #356]	; (80198d0 <tcp_receive+0xb08>)
 801976a:	681b      	ldr	r3, [r3, #0]
 801976c:	441a      	add	r2, r3
 801976e:	687b      	ldr	r3, [r7, #4]
 8019770:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8019772:	687b      	ldr	r3, [r7, #4]
 8019774:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8019776:	4b55      	ldr	r3, [pc, #340]	; (80198cc <tcp_receive+0xb04>)
 8019778:	881b      	ldrh	r3, [r3, #0]
 801977a:	429a      	cmp	r2, r3
 801977c:	d206      	bcs.n	801978c <tcp_receive+0x9c4>
 801977e:	4b56      	ldr	r3, [pc, #344]	; (80198d8 <tcp_receive+0xb10>)
 8019780:	f240 6207 	movw	r2, #1543	; 0x607
 8019784:	4957      	ldr	r1, [pc, #348]	; (80198e4 <tcp_receive+0xb1c>)
 8019786:	4856      	ldr	r0, [pc, #344]	; (80198e0 <tcp_receive+0xb18>)
 8019788:	f007 fcda 	bl	8021140 <iprintf>
        pcb->rcv_wnd -= tcplen;
 801978c:	687b      	ldr	r3, [r7, #4]
 801978e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8019790:	4b4e      	ldr	r3, [pc, #312]	; (80198cc <tcp_receive+0xb04>)
 8019792:	881b      	ldrh	r3, [r3, #0]
 8019794:	1ad3      	subs	r3, r2, r3
 8019796:	b29a      	uxth	r2, r3
 8019798:	687b      	ldr	r3, [r7, #4]
 801979a:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801979c:	6878      	ldr	r0, [r7, #4]
 801979e:	f7fc fda1 	bl	80162e4 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80197a2:	4b4c      	ldr	r3, [pc, #304]	; (80198d4 <tcp_receive+0xb0c>)
 80197a4:	685b      	ldr	r3, [r3, #4]
 80197a6:	891b      	ldrh	r3, [r3, #8]
 80197a8:	2b00      	cmp	r3, #0
 80197aa:	d006      	beq.n	80197ba <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80197ac:	4b49      	ldr	r3, [pc, #292]	; (80198d4 <tcp_receive+0xb0c>)
 80197ae:	685b      	ldr	r3, [r3, #4]
 80197b0:	4a4d      	ldr	r2, [pc, #308]	; (80198e8 <tcp_receive+0xb20>)
 80197b2:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80197b4:	4b47      	ldr	r3, [pc, #284]	; (80198d4 <tcp_receive+0xb0c>)
 80197b6:	2200      	movs	r2, #0
 80197b8:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80197ba:	4b46      	ldr	r3, [pc, #280]	; (80198d4 <tcp_receive+0xb0c>)
 80197bc:	68db      	ldr	r3, [r3, #12]
 80197be:	899b      	ldrh	r3, [r3, #12]
 80197c0:	b29b      	uxth	r3, r3
 80197c2:	4618      	mov	r0, r3
 80197c4:	f7f6 fb28 	bl	800fe18 <lwip_htons>
 80197c8:	4603      	mov	r3, r0
 80197ca:	b2db      	uxtb	r3, r3
 80197cc:	f003 0301 	and.w	r3, r3, #1
 80197d0:	2b00      	cmp	r3, #0
 80197d2:	f000 80b8 	beq.w	8019946 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80197d6:	4b45      	ldr	r3, [pc, #276]	; (80198ec <tcp_receive+0xb24>)
 80197d8:	781b      	ldrb	r3, [r3, #0]
 80197da:	f043 0320 	orr.w	r3, r3, #32
 80197de:	b2da      	uxtb	r2, r3
 80197e0:	4b42      	ldr	r3, [pc, #264]	; (80198ec <tcp_receive+0xb24>)
 80197e2:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80197e4:	e0af      	b.n	8019946 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80197e6:	687b      	ldr	r3, [r7, #4]
 80197e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80197ea:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80197ec:	687b      	ldr	r3, [r7, #4]
 80197ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80197f0:	68db      	ldr	r3, [r3, #12]
 80197f2:	685b      	ldr	r3, [r3, #4]
 80197f4:	4a36      	ldr	r2, [pc, #216]	; (80198d0 <tcp_receive+0xb08>)
 80197f6:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80197f8:	68bb      	ldr	r3, [r7, #8]
 80197fa:	891b      	ldrh	r3, [r3, #8]
 80197fc:	461c      	mov	r4, r3
 80197fe:	68bb      	ldr	r3, [r7, #8]
 8019800:	68db      	ldr	r3, [r3, #12]
 8019802:	899b      	ldrh	r3, [r3, #12]
 8019804:	b29b      	uxth	r3, r3
 8019806:	4618      	mov	r0, r3
 8019808:	f7f6 fb06 	bl	800fe18 <lwip_htons>
 801980c:	4603      	mov	r3, r0
 801980e:	b2db      	uxtb	r3, r3
 8019810:	f003 0303 	and.w	r3, r3, #3
 8019814:	2b00      	cmp	r3, #0
 8019816:	d001      	beq.n	801981c <tcp_receive+0xa54>
 8019818:	2301      	movs	r3, #1
 801981a:	e000      	b.n	801981e <tcp_receive+0xa56>
 801981c:	2300      	movs	r3, #0
 801981e:	191a      	adds	r2, r3, r4
 8019820:	687b      	ldr	r3, [r7, #4]
 8019822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019824:	441a      	add	r2, r3
 8019826:	687b      	ldr	r3, [r7, #4]
 8019828:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801982a:	687b      	ldr	r3, [r7, #4]
 801982c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801982e:	461c      	mov	r4, r3
 8019830:	68bb      	ldr	r3, [r7, #8]
 8019832:	891b      	ldrh	r3, [r3, #8]
 8019834:	461d      	mov	r5, r3
 8019836:	68bb      	ldr	r3, [r7, #8]
 8019838:	68db      	ldr	r3, [r3, #12]
 801983a:	899b      	ldrh	r3, [r3, #12]
 801983c:	b29b      	uxth	r3, r3
 801983e:	4618      	mov	r0, r3
 8019840:	f7f6 faea 	bl	800fe18 <lwip_htons>
 8019844:	4603      	mov	r3, r0
 8019846:	b2db      	uxtb	r3, r3
 8019848:	f003 0303 	and.w	r3, r3, #3
 801984c:	2b00      	cmp	r3, #0
 801984e:	d001      	beq.n	8019854 <tcp_receive+0xa8c>
 8019850:	2301      	movs	r3, #1
 8019852:	e000      	b.n	8019856 <tcp_receive+0xa8e>
 8019854:	2300      	movs	r3, #0
 8019856:	442b      	add	r3, r5
 8019858:	429c      	cmp	r4, r3
 801985a:	d206      	bcs.n	801986a <tcp_receive+0xaa2>
 801985c:	4b1e      	ldr	r3, [pc, #120]	; (80198d8 <tcp_receive+0xb10>)
 801985e:	f240 622c 	movw	r2, #1580	; 0x62c
 8019862:	4923      	ldr	r1, [pc, #140]	; (80198f0 <tcp_receive+0xb28>)
 8019864:	481e      	ldr	r0, [pc, #120]	; (80198e0 <tcp_receive+0xb18>)
 8019866:	f007 fc6b 	bl	8021140 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801986a:	68bb      	ldr	r3, [r7, #8]
 801986c:	891b      	ldrh	r3, [r3, #8]
 801986e:	461c      	mov	r4, r3
 8019870:	68bb      	ldr	r3, [r7, #8]
 8019872:	68db      	ldr	r3, [r3, #12]
 8019874:	899b      	ldrh	r3, [r3, #12]
 8019876:	b29b      	uxth	r3, r3
 8019878:	4618      	mov	r0, r3
 801987a:	f7f6 facd 	bl	800fe18 <lwip_htons>
 801987e:	4603      	mov	r3, r0
 8019880:	b2db      	uxtb	r3, r3
 8019882:	f003 0303 	and.w	r3, r3, #3
 8019886:	2b00      	cmp	r3, #0
 8019888:	d001      	beq.n	801988e <tcp_receive+0xac6>
 801988a:	2301      	movs	r3, #1
 801988c:	e000      	b.n	8019890 <tcp_receive+0xac8>
 801988e:	2300      	movs	r3, #0
 8019890:	1919      	adds	r1, r3, r4
 8019892:	687b      	ldr	r3, [r7, #4]
 8019894:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8019896:	b28b      	uxth	r3, r1
 8019898:	1ad3      	subs	r3, r2, r3
 801989a:	b29a      	uxth	r2, r3
 801989c:	687b      	ldr	r3, [r7, #4]
 801989e:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80198a0:	6878      	ldr	r0, [r7, #4]
 80198a2:	f7fc fd1f 	bl	80162e4 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80198a6:	68bb      	ldr	r3, [r7, #8]
 80198a8:	685b      	ldr	r3, [r3, #4]
 80198aa:	891b      	ldrh	r3, [r3, #8]
 80198ac:	2b00      	cmp	r3, #0
 80198ae:	d028      	beq.n	8019902 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80198b0:	4b0d      	ldr	r3, [pc, #52]	; (80198e8 <tcp_receive+0xb20>)
 80198b2:	681b      	ldr	r3, [r3, #0]
 80198b4:	2b00      	cmp	r3, #0
 80198b6:	d01d      	beq.n	80198f4 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80198b8:	4b0b      	ldr	r3, [pc, #44]	; (80198e8 <tcp_receive+0xb20>)
 80198ba:	681a      	ldr	r2, [r3, #0]
 80198bc:	68bb      	ldr	r3, [r7, #8]
 80198be:	685b      	ldr	r3, [r3, #4]
 80198c0:	4619      	mov	r1, r3
 80198c2:	4610      	mov	r0, r2
 80198c4:	f7fa fd20 	bl	8014308 <pbuf_cat>
 80198c8:	e018      	b.n	80198fc <tcp_receive+0xb34>
 80198ca:	bf00      	nop
 80198cc:	2404078e 	.word	0x2404078e
 80198d0:	24040784 	.word	0x24040784
 80198d4:	24040764 	.word	0x24040764
 80198d8:	08025ce0 	.word	0x08025ce0
 80198dc:	080260e0 	.word	0x080260e0
 80198e0:	08025d4c 	.word	0x08025d4c
 80198e4:	0802611c 	.word	0x0802611c
 80198e8:	24040794 	.word	0x24040794
 80198ec:	24040791 	.word	0x24040791
 80198f0:	0802613c 	.word	0x0802613c
            } else {
              recv_data = cseg->p;
 80198f4:	68bb      	ldr	r3, [r7, #8]
 80198f6:	685b      	ldr	r3, [r3, #4]
 80198f8:	4a70      	ldr	r2, [pc, #448]	; (8019abc <tcp_receive+0xcf4>)
 80198fa:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80198fc:	68bb      	ldr	r3, [r7, #8]
 80198fe:	2200      	movs	r2, #0
 8019900:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8019902:	68bb      	ldr	r3, [r7, #8]
 8019904:	68db      	ldr	r3, [r3, #12]
 8019906:	899b      	ldrh	r3, [r3, #12]
 8019908:	b29b      	uxth	r3, r3
 801990a:	4618      	mov	r0, r3
 801990c:	f7f6 fa84 	bl	800fe18 <lwip_htons>
 8019910:	4603      	mov	r3, r0
 8019912:	b2db      	uxtb	r3, r3
 8019914:	f003 0301 	and.w	r3, r3, #1
 8019918:	2b00      	cmp	r3, #0
 801991a:	d00d      	beq.n	8019938 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 801991c:	4b68      	ldr	r3, [pc, #416]	; (8019ac0 <tcp_receive+0xcf8>)
 801991e:	781b      	ldrb	r3, [r3, #0]
 8019920:	f043 0320 	orr.w	r3, r3, #32
 8019924:	b2da      	uxtb	r2, r3
 8019926:	4b66      	ldr	r3, [pc, #408]	; (8019ac0 <tcp_receive+0xcf8>)
 8019928:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801992a:	687b      	ldr	r3, [r7, #4]
 801992c:	7d1b      	ldrb	r3, [r3, #20]
 801992e:	2b04      	cmp	r3, #4
 8019930:	d102      	bne.n	8019938 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8019932:	687b      	ldr	r3, [r7, #4]
 8019934:	2207      	movs	r2, #7
 8019936:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8019938:	68bb      	ldr	r3, [r7, #8]
 801993a:	681a      	ldr	r2, [r3, #0]
 801993c:	687b      	ldr	r3, [r7, #4]
 801993e:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8019940:	68b8      	ldr	r0, [r7, #8]
 8019942:	f7fd fb09 	bl	8016f58 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8019946:	687b      	ldr	r3, [r7, #4]
 8019948:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801994a:	2b00      	cmp	r3, #0
 801994c:	d008      	beq.n	8019960 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801994e:	687b      	ldr	r3, [r7, #4]
 8019950:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019952:	68db      	ldr	r3, [r3, #12]
 8019954:	685a      	ldr	r2, [r3, #4]
 8019956:	687b      	ldr	r3, [r7, #4]
 8019958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 801995a:	429a      	cmp	r2, r3
 801995c:	f43f af43 	beq.w	80197e6 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8019960:	687b      	ldr	r3, [r7, #4]
 8019962:	8b5b      	ldrh	r3, [r3, #26]
 8019964:	f003 0301 	and.w	r3, r3, #1
 8019968:	2b00      	cmp	r3, #0
 801996a:	d00e      	beq.n	801998a <tcp_receive+0xbc2>
 801996c:	687b      	ldr	r3, [r7, #4]
 801996e:	8b5b      	ldrh	r3, [r3, #26]
 8019970:	f023 0301 	bic.w	r3, r3, #1
 8019974:	b29a      	uxth	r2, r3
 8019976:	687b      	ldr	r3, [r7, #4]
 8019978:	835a      	strh	r2, [r3, #26]
 801997a:	687b      	ldr	r3, [r7, #4]
 801997c:	8b5b      	ldrh	r3, [r3, #26]
 801997e:	f043 0302 	orr.w	r3, r3, #2
 8019982:	b29a      	uxth	r2, r3
 8019984:	687b      	ldr	r3, [r7, #4]
 8019986:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8019988:	e188      	b.n	8019c9c <tcp_receive+0xed4>
        tcp_ack(pcb);
 801998a:	687b      	ldr	r3, [r7, #4]
 801998c:	8b5b      	ldrh	r3, [r3, #26]
 801998e:	f043 0301 	orr.w	r3, r3, #1
 8019992:	b29a      	uxth	r2, r3
 8019994:	687b      	ldr	r3, [r7, #4]
 8019996:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8019998:	e180      	b.n	8019c9c <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801999a:	687b      	ldr	r3, [r7, #4]
 801999c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801999e:	2b00      	cmp	r3, #0
 80199a0:	d106      	bne.n	80199b0 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80199a2:	4848      	ldr	r0, [pc, #288]	; (8019ac4 <tcp_receive+0xcfc>)
 80199a4:	f7fd faf0 	bl	8016f88 <tcp_seg_copy>
 80199a8:	4602      	mov	r2, r0
 80199aa:	687b      	ldr	r3, [r7, #4]
 80199ac:	675a      	str	r2, [r3, #116]	; 0x74
 80199ae:	e16d      	b.n	8019c8c <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80199b0:	2300      	movs	r3, #0
 80199b2:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80199b4:	687b      	ldr	r3, [r7, #4]
 80199b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80199b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80199ba:	e157      	b.n	8019c6c <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 80199bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80199be:	68db      	ldr	r3, [r3, #12]
 80199c0:	685a      	ldr	r2, [r3, #4]
 80199c2:	4b41      	ldr	r3, [pc, #260]	; (8019ac8 <tcp_receive+0xd00>)
 80199c4:	681b      	ldr	r3, [r3, #0]
 80199c6:	429a      	cmp	r2, r3
 80199c8:	d11d      	bne.n	8019a06 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80199ca:	4b3e      	ldr	r3, [pc, #248]	; (8019ac4 <tcp_receive+0xcfc>)
 80199cc:	891a      	ldrh	r2, [r3, #8]
 80199ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80199d0:	891b      	ldrh	r3, [r3, #8]
 80199d2:	429a      	cmp	r2, r3
 80199d4:	f240 814f 	bls.w	8019c76 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80199d8:	483a      	ldr	r0, [pc, #232]	; (8019ac4 <tcp_receive+0xcfc>)
 80199da:	f7fd fad5 	bl	8016f88 <tcp_seg_copy>
 80199de:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80199e0:	697b      	ldr	r3, [r7, #20]
 80199e2:	2b00      	cmp	r3, #0
 80199e4:	f000 8149 	beq.w	8019c7a <tcp_receive+0xeb2>
                  if (prev != NULL) {
 80199e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80199ea:	2b00      	cmp	r3, #0
 80199ec:	d003      	beq.n	80199f6 <tcp_receive+0xc2e>
                    prev->next = cseg;
 80199ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80199f0:	697a      	ldr	r2, [r7, #20]
 80199f2:	601a      	str	r2, [r3, #0]
 80199f4:	e002      	b.n	80199fc <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 80199f6:	687b      	ldr	r3, [r7, #4]
 80199f8:	697a      	ldr	r2, [r7, #20]
 80199fa:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 80199fc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80199fe:	6978      	ldr	r0, [r7, #20]
 8019a00:	f7ff f8de 	bl	8018bc0 <tcp_oos_insert_segment>
                }
                break;
 8019a04:	e139      	b.n	8019c7a <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8019a06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019a08:	2b00      	cmp	r3, #0
 8019a0a:	d117      	bne.n	8019a3c <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8019a0c:	4b2e      	ldr	r3, [pc, #184]	; (8019ac8 <tcp_receive+0xd00>)
 8019a0e:	681a      	ldr	r2, [r3, #0]
 8019a10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019a12:	68db      	ldr	r3, [r3, #12]
 8019a14:	685b      	ldr	r3, [r3, #4]
 8019a16:	1ad3      	subs	r3, r2, r3
 8019a18:	2b00      	cmp	r3, #0
 8019a1a:	da57      	bge.n	8019acc <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8019a1c:	4829      	ldr	r0, [pc, #164]	; (8019ac4 <tcp_receive+0xcfc>)
 8019a1e:	f7fd fab3 	bl	8016f88 <tcp_seg_copy>
 8019a22:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8019a24:	69bb      	ldr	r3, [r7, #24]
 8019a26:	2b00      	cmp	r3, #0
 8019a28:	f000 8129 	beq.w	8019c7e <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8019a2c:	687b      	ldr	r3, [r7, #4]
 8019a2e:	69ba      	ldr	r2, [r7, #24]
 8019a30:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8019a32:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8019a34:	69b8      	ldr	r0, [r7, #24]
 8019a36:	f7ff f8c3 	bl	8018bc0 <tcp_oos_insert_segment>
                  }
                  break;
 8019a3a:	e120      	b.n	8019c7e <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8019a3c:	4b22      	ldr	r3, [pc, #136]	; (8019ac8 <tcp_receive+0xd00>)
 8019a3e:	681a      	ldr	r2, [r3, #0]
 8019a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019a42:	68db      	ldr	r3, [r3, #12]
 8019a44:	685b      	ldr	r3, [r3, #4]
 8019a46:	1ad3      	subs	r3, r2, r3
 8019a48:	3b01      	subs	r3, #1
 8019a4a:	2b00      	cmp	r3, #0
 8019a4c:	db3e      	blt.n	8019acc <tcp_receive+0xd04>
 8019a4e:	4b1e      	ldr	r3, [pc, #120]	; (8019ac8 <tcp_receive+0xd00>)
 8019a50:	681a      	ldr	r2, [r3, #0]
 8019a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019a54:	68db      	ldr	r3, [r3, #12]
 8019a56:	685b      	ldr	r3, [r3, #4]
 8019a58:	1ad3      	subs	r3, r2, r3
 8019a5a:	3301      	adds	r3, #1
 8019a5c:	2b00      	cmp	r3, #0
 8019a5e:	dc35      	bgt.n	8019acc <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8019a60:	4818      	ldr	r0, [pc, #96]	; (8019ac4 <tcp_receive+0xcfc>)
 8019a62:	f7fd fa91 	bl	8016f88 <tcp_seg_copy>
 8019a66:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8019a68:	69fb      	ldr	r3, [r7, #28]
 8019a6a:	2b00      	cmp	r3, #0
 8019a6c:	f000 8109 	beq.w	8019c82 <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8019a70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019a72:	68db      	ldr	r3, [r3, #12]
 8019a74:	685b      	ldr	r3, [r3, #4]
 8019a76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8019a78:	8912      	ldrh	r2, [r2, #8]
 8019a7a:	441a      	add	r2, r3
 8019a7c:	4b12      	ldr	r3, [pc, #72]	; (8019ac8 <tcp_receive+0xd00>)
 8019a7e:	681b      	ldr	r3, [r3, #0]
 8019a80:	1ad3      	subs	r3, r2, r3
 8019a82:	2b00      	cmp	r3, #0
 8019a84:	dd12      	ble.n	8019aac <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8019a86:	4b10      	ldr	r3, [pc, #64]	; (8019ac8 <tcp_receive+0xd00>)
 8019a88:	681b      	ldr	r3, [r3, #0]
 8019a8a:	b29a      	uxth	r2, r3
 8019a8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019a8e:	68db      	ldr	r3, [r3, #12]
 8019a90:	685b      	ldr	r3, [r3, #4]
 8019a92:	b29b      	uxth	r3, r3
 8019a94:	1ad3      	subs	r3, r2, r3
 8019a96:	b29a      	uxth	r2, r3
 8019a98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019a9a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8019a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019a9e:	685a      	ldr	r2, [r3, #4]
 8019aa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019aa2:	891b      	ldrh	r3, [r3, #8]
 8019aa4:	4619      	mov	r1, r3
 8019aa6:	4610      	mov	r0, r2
 8019aa8:	f7fa f9a8 	bl	8013dfc <pbuf_realloc>
                    }
                    prev->next = cseg;
 8019aac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019aae:	69fa      	ldr	r2, [r7, #28]
 8019ab0:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8019ab2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8019ab4:	69f8      	ldr	r0, [r7, #28]
 8019ab6:	f7ff f883 	bl	8018bc0 <tcp_oos_insert_segment>
                  }
                  break;
 8019aba:	e0e2      	b.n	8019c82 <tcp_receive+0xeba>
 8019abc:	24040794 	.word	0x24040794
 8019ac0:	24040791 	.word	0x24040791
 8019ac4:	24040764 	.word	0x24040764
 8019ac8:	24040784 	.word	0x24040784
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8019acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019ace:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8019ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019ad2:	681b      	ldr	r3, [r3, #0]
 8019ad4:	2b00      	cmp	r3, #0
 8019ad6:	f040 80c6 	bne.w	8019c66 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8019ada:	4b80      	ldr	r3, [pc, #512]	; (8019cdc <tcp_receive+0xf14>)
 8019adc:	681a      	ldr	r2, [r3, #0]
 8019ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019ae0:	68db      	ldr	r3, [r3, #12]
 8019ae2:	685b      	ldr	r3, [r3, #4]
 8019ae4:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8019ae6:	2b00      	cmp	r3, #0
 8019ae8:	f340 80bd 	ble.w	8019c66 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8019aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019aee:	68db      	ldr	r3, [r3, #12]
 8019af0:	899b      	ldrh	r3, [r3, #12]
 8019af2:	b29b      	uxth	r3, r3
 8019af4:	4618      	mov	r0, r3
 8019af6:	f7f6 f98f 	bl	800fe18 <lwip_htons>
 8019afa:	4603      	mov	r3, r0
 8019afc:	b2db      	uxtb	r3, r3
 8019afe:	f003 0301 	and.w	r3, r3, #1
 8019b02:	2b00      	cmp	r3, #0
 8019b04:	f040 80bf 	bne.w	8019c86 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8019b08:	4875      	ldr	r0, [pc, #468]	; (8019ce0 <tcp_receive+0xf18>)
 8019b0a:	f7fd fa3d 	bl	8016f88 <tcp_seg_copy>
 8019b0e:	4602      	mov	r2, r0
 8019b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b12:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8019b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b16:	681b      	ldr	r3, [r3, #0]
 8019b18:	2b00      	cmp	r3, #0
 8019b1a:	f000 80b6 	beq.w	8019c8a <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8019b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b20:	68db      	ldr	r3, [r3, #12]
 8019b22:	685b      	ldr	r3, [r3, #4]
 8019b24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019b26:	8912      	ldrh	r2, [r2, #8]
 8019b28:	441a      	add	r2, r3
 8019b2a:	4b6c      	ldr	r3, [pc, #432]	; (8019cdc <tcp_receive+0xf14>)
 8019b2c:	681b      	ldr	r3, [r3, #0]
 8019b2e:	1ad3      	subs	r3, r2, r3
 8019b30:	2b00      	cmp	r3, #0
 8019b32:	dd12      	ble.n	8019b5a <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8019b34:	4b69      	ldr	r3, [pc, #420]	; (8019cdc <tcp_receive+0xf14>)
 8019b36:	681b      	ldr	r3, [r3, #0]
 8019b38:	b29a      	uxth	r2, r3
 8019b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b3c:	68db      	ldr	r3, [r3, #12]
 8019b3e:	685b      	ldr	r3, [r3, #4]
 8019b40:	b29b      	uxth	r3, r3
 8019b42:	1ad3      	subs	r3, r2, r3
 8019b44:	b29a      	uxth	r2, r3
 8019b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b48:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8019b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b4c:	685a      	ldr	r2, [r3, #4]
 8019b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b50:	891b      	ldrh	r3, [r3, #8]
 8019b52:	4619      	mov	r1, r3
 8019b54:	4610      	mov	r0, r2
 8019b56:	f7fa f951 	bl	8013dfc <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8019b5a:	4b62      	ldr	r3, [pc, #392]	; (8019ce4 <tcp_receive+0xf1c>)
 8019b5c:	881b      	ldrh	r3, [r3, #0]
 8019b5e:	461a      	mov	r2, r3
 8019b60:	4b5e      	ldr	r3, [pc, #376]	; (8019cdc <tcp_receive+0xf14>)
 8019b62:	681b      	ldr	r3, [r3, #0]
 8019b64:	441a      	add	r2, r3
 8019b66:	687b      	ldr	r3, [r7, #4]
 8019b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019b6a:	6879      	ldr	r1, [r7, #4]
 8019b6c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8019b6e:	440b      	add	r3, r1
 8019b70:	1ad3      	subs	r3, r2, r3
 8019b72:	2b00      	cmp	r3, #0
 8019b74:	f340 8089 	ble.w	8019c8a <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8019b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b7a:	681b      	ldr	r3, [r3, #0]
 8019b7c:	68db      	ldr	r3, [r3, #12]
 8019b7e:	899b      	ldrh	r3, [r3, #12]
 8019b80:	b29b      	uxth	r3, r3
 8019b82:	4618      	mov	r0, r3
 8019b84:	f7f6 f948 	bl	800fe18 <lwip_htons>
 8019b88:	4603      	mov	r3, r0
 8019b8a:	b2db      	uxtb	r3, r3
 8019b8c:	f003 0301 	and.w	r3, r3, #1
 8019b90:	2b00      	cmp	r3, #0
 8019b92:	d022      	beq.n	8019bda <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8019b94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b96:	681b      	ldr	r3, [r3, #0]
 8019b98:	68db      	ldr	r3, [r3, #12]
 8019b9a:	899b      	ldrh	r3, [r3, #12]
 8019b9c:	b29b      	uxth	r3, r3
 8019b9e:	b21b      	sxth	r3, r3
 8019ba0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8019ba4:	b21c      	sxth	r4, r3
 8019ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019ba8:	681b      	ldr	r3, [r3, #0]
 8019baa:	68db      	ldr	r3, [r3, #12]
 8019bac:	899b      	ldrh	r3, [r3, #12]
 8019bae:	b29b      	uxth	r3, r3
 8019bb0:	4618      	mov	r0, r3
 8019bb2:	f7f6 f931 	bl	800fe18 <lwip_htons>
 8019bb6:	4603      	mov	r3, r0
 8019bb8:	b2db      	uxtb	r3, r3
 8019bba:	b29b      	uxth	r3, r3
 8019bbc:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8019bc0:	b29b      	uxth	r3, r3
 8019bc2:	4618      	mov	r0, r3
 8019bc4:	f7f6 f928 	bl	800fe18 <lwip_htons>
 8019bc8:	4603      	mov	r3, r0
 8019bca:	b21b      	sxth	r3, r3
 8019bcc:	4323      	orrs	r3, r4
 8019bce:	b21a      	sxth	r2, r3
 8019bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019bd2:	681b      	ldr	r3, [r3, #0]
 8019bd4:	68db      	ldr	r3, [r3, #12]
 8019bd6:	b292      	uxth	r2, r2
 8019bd8:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8019bda:	687b      	ldr	r3, [r7, #4]
 8019bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019bde:	b29a      	uxth	r2, r3
 8019be0:	687b      	ldr	r3, [r7, #4]
 8019be2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8019be4:	4413      	add	r3, r2
 8019be6:	b299      	uxth	r1, r3
 8019be8:	4b3c      	ldr	r3, [pc, #240]	; (8019cdc <tcp_receive+0xf14>)
 8019bea:	681b      	ldr	r3, [r3, #0]
 8019bec:	b29a      	uxth	r2, r3
 8019bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019bf0:	681b      	ldr	r3, [r3, #0]
 8019bf2:	1a8a      	subs	r2, r1, r2
 8019bf4:	b292      	uxth	r2, r2
 8019bf6:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8019bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019bfa:	681b      	ldr	r3, [r3, #0]
 8019bfc:	685a      	ldr	r2, [r3, #4]
 8019bfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019c00:	681b      	ldr	r3, [r3, #0]
 8019c02:	891b      	ldrh	r3, [r3, #8]
 8019c04:	4619      	mov	r1, r3
 8019c06:	4610      	mov	r0, r2
 8019c08:	f7fa f8f8 	bl	8013dfc <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8019c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019c0e:	681b      	ldr	r3, [r3, #0]
 8019c10:	891c      	ldrh	r4, [r3, #8]
 8019c12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019c14:	681b      	ldr	r3, [r3, #0]
 8019c16:	68db      	ldr	r3, [r3, #12]
 8019c18:	899b      	ldrh	r3, [r3, #12]
 8019c1a:	b29b      	uxth	r3, r3
 8019c1c:	4618      	mov	r0, r3
 8019c1e:	f7f6 f8fb 	bl	800fe18 <lwip_htons>
 8019c22:	4603      	mov	r3, r0
 8019c24:	b2db      	uxtb	r3, r3
 8019c26:	f003 0303 	and.w	r3, r3, #3
 8019c2a:	2b00      	cmp	r3, #0
 8019c2c:	d001      	beq.n	8019c32 <tcp_receive+0xe6a>
 8019c2e:	2301      	movs	r3, #1
 8019c30:	e000      	b.n	8019c34 <tcp_receive+0xe6c>
 8019c32:	2300      	movs	r3, #0
 8019c34:	4423      	add	r3, r4
 8019c36:	b29a      	uxth	r2, r3
 8019c38:	4b2a      	ldr	r3, [pc, #168]	; (8019ce4 <tcp_receive+0xf1c>)
 8019c3a:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8019c3c:	4b29      	ldr	r3, [pc, #164]	; (8019ce4 <tcp_receive+0xf1c>)
 8019c3e:	881b      	ldrh	r3, [r3, #0]
 8019c40:	461a      	mov	r2, r3
 8019c42:	4b26      	ldr	r3, [pc, #152]	; (8019cdc <tcp_receive+0xf14>)
 8019c44:	681b      	ldr	r3, [r3, #0]
 8019c46:	441a      	add	r2, r3
 8019c48:	687b      	ldr	r3, [r7, #4]
 8019c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019c4c:	6879      	ldr	r1, [r7, #4]
 8019c4e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8019c50:	440b      	add	r3, r1
 8019c52:	429a      	cmp	r2, r3
 8019c54:	d019      	beq.n	8019c8a <tcp_receive+0xec2>
 8019c56:	4b24      	ldr	r3, [pc, #144]	; (8019ce8 <tcp_receive+0xf20>)
 8019c58:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8019c5c:	4923      	ldr	r1, [pc, #140]	; (8019cec <tcp_receive+0xf24>)
 8019c5e:	4824      	ldr	r0, [pc, #144]	; (8019cf0 <tcp_receive+0xf28>)
 8019c60:	f007 fa6e 	bl	8021140 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8019c64:	e011      	b.n	8019c8a <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8019c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019c68:	681b      	ldr	r3, [r3, #0]
 8019c6a:	63bb      	str	r3, [r7, #56]	; 0x38
 8019c6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019c6e:	2b00      	cmp	r3, #0
 8019c70:	f47f aea4 	bne.w	80199bc <tcp_receive+0xbf4>
 8019c74:	e00a      	b.n	8019c8c <tcp_receive+0xec4>
                break;
 8019c76:	bf00      	nop
 8019c78:	e008      	b.n	8019c8c <tcp_receive+0xec4>
                break;
 8019c7a:	bf00      	nop
 8019c7c:	e006      	b.n	8019c8c <tcp_receive+0xec4>
                  break;
 8019c7e:	bf00      	nop
 8019c80:	e004      	b.n	8019c8c <tcp_receive+0xec4>
                  break;
 8019c82:	bf00      	nop
 8019c84:	e002      	b.n	8019c8c <tcp_receive+0xec4>
                  break;
 8019c86:	bf00      	nop
 8019c88:	e000      	b.n	8019c8c <tcp_receive+0xec4>
                break;
 8019c8a:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8019c8c:	6878      	ldr	r0, [r7, #4]
 8019c8e:	f001 fe9d 	bl	801b9cc <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8019c92:	e003      	b.n	8019c9c <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8019c94:	6878      	ldr	r0, [r7, #4]
 8019c96:	f001 fe99 	bl	801b9cc <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8019c9a:	e01a      	b.n	8019cd2 <tcp_receive+0xf0a>
 8019c9c:	e019      	b.n	8019cd2 <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8019c9e:	4b0f      	ldr	r3, [pc, #60]	; (8019cdc <tcp_receive+0xf14>)
 8019ca0:	681a      	ldr	r2, [r3, #0]
 8019ca2:	687b      	ldr	r3, [r7, #4]
 8019ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019ca6:	1ad3      	subs	r3, r2, r3
 8019ca8:	2b00      	cmp	r3, #0
 8019caa:	db0a      	blt.n	8019cc2 <tcp_receive+0xefa>
 8019cac:	4b0b      	ldr	r3, [pc, #44]	; (8019cdc <tcp_receive+0xf14>)
 8019cae:	681a      	ldr	r2, [r3, #0]
 8019cb0:	687b      	ldr	r3, [r7, #4]
 8019cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019cb4:	6879      	ldr	r1, [r7, #4]
 8019cb6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8019cb8:	440b      	add	r3, r1
 8019cba:	1ad3      	subs	r3, r2, r3
 8019cbc:	3301      	adds	r3, #1
 8019cbe:	2b00      	cmp	r3, #0
 8019cc0:	dd07      	ble.n	8019cd2 <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 8019cc2:	687b      	ldr	r3, [r7, #4]
 8019cc4:	8b5b      	ldrh	r3, [r3, #26]
 8019cc6:	f043 0302 	orr.w	r3, r3, #2
 8019cca:	b29a      	uxth	r2, r3
 8019ccc:	687b      	ldr	r3, [r7, #4]
 8019cce:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8019cd0:	e7ff      	b.n	8019cd2 <tcp_receive+0xf0a>
 8019cd2:	bf00      	nop
 8019cd4:	3750      	adds	r7, #80	; 0x50
 8019cd6:	46bd      	mov	sp, r7
 8019cd8:	bdb0      	pop	{r4, r5, r7, pc}
 8019cda:	bf00      	nop
 8019cdc:	24040784 	.word	0x24040784
 8019ce0:	24040764 	.word	0x24040764
 8019ce4:	2404078e 	.word	0x2404078e
 8019ce8:	08025ce0 	.word	0x08025ce0
 8019cec:	080260a8 	.word	0x080260a8
 8019cf0:	08025d4c 	.word	0x08025d4c

08019cf4 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8019cf4:	b480      	push	{r7}
 8019cf6:	b083      	sub	sp, #12
 8019cf8:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8019cfa:	4b15      	ldr	r3, [pc, #84]	; (8019d50 <tcp_get_next_optbyte+0x5c>)
 8019cfc:	881b      	ldrh	r3, [r3, #0]
 8019cfe:	1c5a      	adds	r2, r3, #1
 8019d00:	b291      	uxth	r1, r2
 8019d02:	4a13      	ldr	r2, [pc, #76]	; (8019d50 <tcp_get_next_optbyte+0x5c>)
 8019d04:	8011      	strh	r1, [r2, #0]
 8019d06:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8019d08:	4b12      	ldr	r3, [pc, #72]	; (8019d54 <tcp_get_next_optbyte+0x60>)
 8019d0a:	681b      	ldr	r3, [r3, #0]
 8019d0c:	2b00      	cmp	r3, #0
 8019d0e:	d004      	beq.n	8019d1a <tcp_get_next_optbyte+0x26>
 8019d10:	4b11      	ldr	r3, [pc, #68]	; (8019d58 <tcp_get_next_optbyte+0x64>)
 8019d12:	881b      	ldrh	r3, [r3, #0]
 8019d14:	88fa      	ldrh	r2, [r7, #6]
 8019d16:	429a      	cmp	r2, r3
 8019d18:	d208      	bcs.n	8019d2c <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8019d1a:	4b10      	ldr	r3, [pc, #64]	; (8019d5c <tcp_get_next_optbyte+0x68>)
 8019d1c:	681b      	ldr	r3, [r3, #0]
 8019d1e:	3314      	adds	r3, #20
 8019d20:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8019d22:	88fb      	ldrh	r3, [r7, #6]
 8019d24:	683a      	ldr	r2, [r7, #0]
 8019d26:	4413      	add	r3, r2
 8019d28:	781b      	ldrb	r3, [r3, #0]
 8019d2a:	e00b      	b.n	8019d44 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8019d2c:	88fb      	ldrh	r3, [r7, #6]
 8019d2e:	b2da      	uxtb	r2, r3
 8019d30:	4b09      	ldr	r3, [pc, #36]	; (8019d58 <tcp_get_next_optbyte+0x64>)
 8019d32:	881b      	ldrh	r3, [r3, #0]
 8019d34:	b2db      	uxtb	r3, r3
 8019d36:	1ad3      	subs	r3, r2, r3
 8019d38:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8019d3a:	4b06      	ldr	r3, [pc, #24]	; (8019d54 <tcp_get_next_optbyte+0x60>)
 8019d3c:	681a      	ldr	r2, [r3, #0]
 8019d3e:	797b      	ldrb	r3, [r7, #5]
 8019d40:	4413      	add	r3, r2
 8019d42:	781b      	ldrb	r3, [r3, #0]
  }
}
 8019d44:	4618      	mov	r0, r3
 8019d46:	370c      	adds	r7, #12
 8019d48:	46bd      	mov	sp, r7
 8019d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d4e:	4770      	bx	lr
 8019d50:	24040780 	.word	0x24040780
 8019d54:	2404077c 	.word	0x2404077c
 8019d58:	2404077a 	.word	0x2404077a
 8019d5c:	24040774 	.word	0x24040774

08019d60 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8019d60:	b580      	push	{r7, lr}
 8019d62:	b084      	sub	sp, #16
 8019d64:	af00      	add	r7, sp, #0
 8019d66:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8019d68:	687b      	ldr	r3, [r7, #4]
 8019d6a:	2b00      	cmp	r3, #0
 8019d6c:	d106      	bne.n	8019d7c <tcp_parseopt+0x1c>
 8019d6e:	4b31      	ldr	r3, [pc, #196]	; (8019e34 <tcp_parseopt+0xd4>)
 8019d70:	f240 727d 	movw	r2, #1917	; 0x77d
 8019d74:	4930      	ldr	r1, [pc, #192]	; (8019e38 <tcp_parseopt+0xd8>)
 8019d76:	4831      	ldr	r0, [pc, #196]	; (8019e3c <tcp_parseopt+0xdc>)
 8019d78:	f007 f9e2 	bl	8021140 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8019d7c:	4b30      	ldr	r3, [pc, #192]	; (8019e40 <tcp_parseopt+0xe0>)
 8019d7e:	881b      	ldrh	r3, [r3, #0]
 8019d80:	2b00      	cmp	r3, #0
 8019d82:	d053      	beq.n	8019e2c <tcp_parseopt+0xcc>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8019d84:	4b2f      	ldr	r3, [pc, #188]	; (8019e44 <tcp_parseopt+0xe4>)
 8019d86:	2200      	movs	r2, #0
 8019d88:	801a      	strh	r2, [r3, #0]
 8019d8a:	e043      	b.n	8019e14 <tcp_parseopt+0xb4>
      u8_t opt = tcp_get_next_optbyte();
 8019d8c:	f7ff ffb2 	bl	8019cf4 <tcp_get_next_optbyte>
 8019d90:	4603      	mov	r3, r0
 8019d92:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8019d94:	7bfb      	ldrb	r3, [r7, #15]
 8019d96:	2b01      	cmp	r3, #1
 8019d98:	d03c      	beq.n	8019e14 <tcp_parseopt+0xb4>
 8019d9a:	2b02      	cmp	r3, #2
 8019d9c:	d002      	beq.n	8019da4 <tcp_parseopt+0x44>
 8019d9e:	2b00      	cmp	r3, #0
 8019da0:	d03f      	beq.n	8019e22 <tcp_parseopt+0xc2>
 8019da2:	e026      	b.n	8019df2 <tcp_parseopt+0x92>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8019da4:	f7ff ffa6 	bl	8019cf4 <tcp_get_next_optbyte>
 8019da8:	4603      	mov	r3, r0
 8019daa:	2b04      	cmp	r3, #4
 8019dac:	d13b      	bne.n	8019e26 <tcp_parseopt+0xc6>
 8019dae:	4b25      	ldr	r3, [pc, #148]	; (8019e44 <tcp_parseopt+0xe4>)
 8019db0:	881b      	ldrh	r3, [r3, #0]
 8019db2:	3302      	adds	r3, #2
 8019db4:	4a22      	ldr	r2, [pc, #136]	; (8019e40 <tcp_parseopt+0xe0>)
 8019db6:	8812      	ldrh	r2, [r2, #0]
 8019db8:	4293      	cmp	r3, r2
 8019dba:	dc34      	bgt.n	8019e26 <tcp_parseopt+0xc6>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8019dbc:	f7ff ff9a 	bl	8019cf4 <tcp_get_next_optbyte>
 8019dc0:	4603      	mov	r3, r0
 8019dc2:	b29b      	uxth	r3, r3
 8019dc4:	021b      	lsls	r3, r3, #8
 8019dc6:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8019dc8:	f7ff ff94 	bl	8019cf4 <tcp_get_next_optbyte>
 8019dcc:	4603      	mov	r3, r0
 8019dce:	b29a      	uxth	r2, r3
 8019dd0:	89bb      	ldrh	r3, [r7, #12]
 8019dd2:	4313      	orrs	r3, r2
 8019dd4:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8019dd6:	89bb      	ldrh	r3, [r7, #12]
 8019dd8:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8019ddc:	d804      	bhi.n	8019de8 <tcp_parseopt+0x88>
 8019dde:	89bb      	ldrh	r3, [r7, #12]
 8019de0:	2b00      	cmp	r3, #0
 8019de2:	d001      	beq.n	8019de8 <tcp_parseopt+0x88>
 8019de4:	89ba      	ldrh	r2, [r7, #12]
 8019de6:	e001      	b.n	8019dec <tcp_parseopt+0x8c>
 8019de8:	f44f 7206 	mov.w	r2, #536	; 0x218
 8019dec:	687b      	ldr	r3, [r7, #4]
 8019dee:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8019df0:	e010      	b.n	8019e14 <tcp_parseopt+0xb4>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8019df2:	f7ff ff7f 	bl	8019cf4 <tcp_get_next_optbyte>
 8019df6:	4603      	mov	r3, r0
 8019df8:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8019dfa:	7afb      	ldrb	r3, [r7, #11]
 8019dfc:	2b01      	cmp	r3, #1
 8019dfe:	d914      	bls.n	8019e2a <tcp_parseopt+0xca>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8019e00:	7afb      	ldrb	r3, [r7, #11]
 8019e02:	b29a      	uxth	r2, r3
 8019e04:	4b0f      	ldr	r3, [pc, #60]	; (8019e44 <tcp_parseopt+0xe4>)
 8019e06:	881b      	ldrh	r3, [r3, #0]
 8019e08:	4413      	add	r3, r2
 8019e0a:	b29b      	uxth	r3, r3
 8019e0c:	3b02      	subs	r3, #2
 8019e0e:	b29a      	uxth	r2, r3
 8019e10:	4b0c      	ldr	r3, [pc, #48]	; (8019e44 <tcp_parseopt+0xe4>)
 8019e12:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8019e14:	4b0b      	ldr	r3, [pc, #44]	; (8019e44 <tcp_parseopt+0xe4>)
 8019e16:	881a      	ldrh	r2, [r3, #0]
 8019e18:	4b09      	ldr	r3, [pc, #36]	; (8019e40 <tcp_parseopt+0xe0>)
 8019e1a:	881b      	ldrh	r3, [r3, #0]
 8019e1c:	429a      	cmp	r2, r3
 8019e1e:	d3b5      	bcc.n	8019d8c <tcp_parseopt+0x2c>
 8019e20:	e004      	b.n	8019e2c <tcp_parseopt+0xcc>
          return;
 8019e22:	bf00      	nop
 8019e24:	e002      	b.n	8019e2c <tcp_parseopt+0xcc>
            return;
 8019e26:	bf00      	nop
 8019e28:	e000      	b.n	8019e2c <tcp_parseopt+0xcc>
            return;
 8019e2a:	bf00      	nop
      }
    }
  }
}
 8019e2c:	3710      	adds	r7, #16
 8019e2e:	46bd      	mov	sp, r7
 8019e30:	bd80      	pop	{r7, pc}
 8019e32:	bf00      	nop
 8019e34:	08025ce0 	.word	0x08025ce0
 8019e38:	08026164 	.word	0x08026164
 8019e3c:	08025d4c 	.word	0x08025d4c
 8019e40:	24040778 	.word	0x24040778
 8019e44:	24040780 	.word	0x24040780

08019e48 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8019e48:	b480      	push	{r7}
 8019e4a:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8019e4c:	4b05      	ldr	r3, [pc, #20]	; (8019e64 <tcp_trigger_input_pcb_close+0x1c>)
 8019e4e:	781b      	ldrb	r3, [r3, #0]
 8019e50:	f043 0310 	orr.w	r3, r3, #16
 8019e54:	b2da      	uxtb	r2, r3
 8019e56:	4b03      	ldr	r3, [pc, #12]	; (8019e64 <tcp_trigger_input_pcb_close+0x1c>)
 8019e58:	701a      	strb	r2, [r3, #0]
}
 8019e5a:	bf00      	nop
 8019e5c:	46bd      	mov	sp, r7
 8019e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e62:	4770      	bx	lr
 8019e64:	24040791 	.word	0x24040791

08019e68 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8019e68:	b580      	push	{r7, lr}
 8019e6a:	b084      	sub	sp, #16
 8019e6c:	af00      	add	r7, sp, #0
 8019e6e:	60f8      	str	r0, [r7, #12]
 8019e70:	60b9      	str	r1, [r7, #8]
 8019e72:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8019e74:	68fb      	ldr	r3, [r7, #12]
 8019e76:	2b00      	cmp	r3, #0
 8019e78:	d00a      	beq.n	8019e90 <tcp_route+0x28>
 8019e7a:	68fb      	ldr	r3, [r7, #12]
 8019e7c:	7a1b      	ldrb	r3, [r3, #8]
 8019e7e:	2b00      	cmp	r3, #0
 8019e80:	d006      	beq.n	8019e90 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8019e82:	68fb      	ldr	r3, [r7, #12]
 8019e84:	7a1b      	ldrb	r3, [r3, #8]
 8019e86:	4618      	mov	r0, r3
 8019e88:	f7f9 fdb4 	bl	80139f4 <netif_get_by_index>
 8019e8c:	4603      	mov	r3, r0
 8019e8e:	e003      	b.n	8019e98 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8019e90:	6878      	ldr	r0, [r7, #4]
 8019e92:	f7f7 fab7 	bl	8011404 <ip4_route>
 8019e96:	4603      	mov	r3, r0
  }
}
 8019e98:	4618      	mov	r0, r3
 8019e9a:	3710      	adds	r7, #16
 8019e9c:	46bd      	mov	sp, r7
 8019e9e:	bd80      	pop	{r7, pc}

08019ea0 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8019ea0:	b590      	push	{r4, r7, lr}
 8019ea2:	b087      	sub	sp, #28
 8019ea4:	af00      	add	r7, sp, #0
 8019ea6:	60f8      	str	r0, [r7, #12]
 8019ea8:	60b9      	str	r1, [r7, #8]
 8019eaa:	603b      	str	r3, [r7, #0]
 8019eac:	4613      	mov	r3, r2
 8019eae:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8019eb0:	68fb      	ldr	r3, [r7, #12]
 8019eb2:	2b00      	cmp	r3, #0
 8019eb4:	d105      	bne.n	8019ec2 <tcp_create_segment+0x22>
 8019eb6:	4b44      	ldr	r3, [pc, #272]	; (8019fc8 <tcp_create_segment+0x128>)
 8019eb8:	22a3      	movs	r2, #163	; 0xa3
 8019eba:	4944      	ldr	r1, [pc, #272]	; (8019fcc <tcp_create_segment+0x12c>)
 8019ebc:	4844      	ldr	r0, [pc, #272]	; (8019fd0 <tcp_create_segment+0x130>)
 8019ebe:	f007 f93f 	bl	8021140 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8019ec2:	68bb      	ldr	r3, [r7, #8]
 8019ec4:	2b00      	cmp	r3, #0
 8019ec6:	d105      	bne.n	8019ed4 <tcp_create_segment+0x34>
 8019ec8:	4b3f      	ldr	r3, [pc, #252]	; (8019fc8 <tcp_create_segment+0x128>)
 8019eca:	22a4      	movs	r2, #164	; 0xa4
 8019ecc:	4941      	ldr	r1, [pc, #260]	; (8019fd4 <tcp_create_segment+0x134>)
 8019ece:	4840      	ldr	r0, [pc, #256]	; (8019fd0 <tcp_create_segment+0x130>)
 8019ed0:	f007 f936 	bl	8021140 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019ed4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8019ed8:	009b      	lsls	r3, r3, #2
 8019eda:	b2db      	uxtb	r3, r3
 8019edc:	f003 0304 	and.w	r3, r3, #4
 8019ee0:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8019ee2:	2003      	movs	r0, #3
 8019ee4:	f7f9 f968 	bl	80131b8 <memp_malloc>
 8019ee8:	6138      	str	r0, [r7, #16]
 8019eea:	693b      	ldr	r3, [r7, #16]
 8019eec:	2b00      	cmp	r3, #0
 8019eee:	d104      	bne.n	8019efa <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8019ef0:	68b8      	ldr	r0, [r7, #8]
 8019ef2:	f7fa f93b 	bl	801416c <pbuf_free>
    return NULL;
 8019ef6:	2300      	movs	r3, #0
 8019ef8:	e061      	b.n	8019fbe <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8019efa:	693b      	ldr	r3, [r7, #16]
 8019efc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8019f00:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8019f02:	693b      	ldr	r3, [r7, #16]
 8019f04:	2200      	movs	r2, #0
 8019f06:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8019f08:	693b      	ldr	r3, [r7, #16]
 8019f0a:	68ba      	ldr	r2, [r7, #8]
 8019f0c:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8019f0e:	68bb      	ldr	r3, [r7, #8]
 8019f10:	891a      	ldrh	r2, [r3, #8]
 8019f12:	7dfb      	ldrb	r3, [r7, #23]
 8019f14:	b29b      	uxth	r3, r3
 8019f16:	429a      	cmp	r2, r3
 8019f18:	d205      	bcs.n	8019f26 <tcp_create_segment+0x86>
 8019f1a:	4b2b      	ldr	r3, [pc, #172]	; (8019fc8 <tcp_create_segment+0x128>)
 8019f1c:	22b0      	movs	r2, #176	; 0xb0
 8019f1e:	492e      	ldr	r1, [pc, #184]	; (8019fd8 <tcp_create_segment+0x138>)
 8019f20:	482b      	ldr	r0, [pc, #172]	; (8019fd0 <tcp_create_segment+0x130>)
 8019f22:	f007 f90d 	bl	8021140 <iprintf>
  seg->len = p->tot_len - optlen;
 8019f26:	68bb      	ldr	r3, [r7, #8]
 8019f28:	891a      	ldrh	r2, [r3, #8]
 8019f2a:	7dfb      	ldrb	r3, [r7, #23]
 8019f2c:	b29b      	uxth	r3, r3
 8019f2e:	1ad3      	subs	r3, r2, r3
 8019f30:	b29a      	uxth	r2, r3
 8019f32:	693b      	ldr	r3, [r7, #16]
 8019f34:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8019f36:	2114      	movs	r1, #20
 8019f38:	68b8      	ldr	r0, [r7, #8]
 8019f3a:	f7fa f84f 	bl	8013fdc <pbuf_add_header>
 8019f3e:	4603      	mov	r3, r0
 8019f40:	2b00      	cmp	r3, #0
 8019f42:	d004      	beq.n	8019f4e <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8019f44:	6938      	ldr	r0, [r7, #16]
 8019f46:	f7fd f807 	bl	8016f58 <tcp_seg_free>
    return NULL;
 8019f4a:	2300      	movs	r3, #0
 8019f4c:	e037      	b.n	8019fbe <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8019f4e:	693b      	ldr	r3, [r7, #16]
 8019f50:	685b      	ldr	r3, [r3, #4]
 8019f52:	685a      	ldr	r2, [r3, #4]
 8019f54:	693b      	ldr	r3, [r7, #16]
 8019f56:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8019f58:	68fb      	ldr	r3, [r7, #12]
 8019f5a:	8ada      	ldrh	r2, [r3, #22]
 8019f5c:	693b      	ldr	r3, [r7, #16]
 8019f5e:	68dc      	ldr	r4, [r3, #12]
 8019f60:	4610      	mov	r0, r2
 8019f62:	f7f5 ff59 	bl	800fe18 <lwip_htons>
 8019f66:	4603      	mov	r3, r0
 8019f68:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8019f6a:	68fb      	ldr	r3, [r7, #12]
 8019f6c:	8b1a      	ldrh	r2, [r3, #24]
 8019f6e:	693b      	ldr	r3, [r7, #16]
 8019f70:	68dc      	ldr	r4, [r3, #12]
 8019f72:	4610      	mov	r0, r2
 8019f74:	f7f5 ff50 	bl	800fe18 <lwip_htons>
 8019f78:	4603      	mov	r3, r0
 8019f7a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8019f7c:	693b      	ldr	r3, [r7, #16]
 8019f7e:	68dc      	ldr	r4, [r3, #12]
 8019f80:	6838      	ldr	r0, [r7, #0]
 8019f82:	f7f5 ff5e 	bl	800fe42 <lwip_htonl>
 8019f86:	4603      	mov	r3, r0
 8019f88:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8019f8a:	7dfb      	ldrb	r3, [r7, #23]
 8019f8c:	089b      	lsrs	r3, r3, #2
 8019f8e:	b2db      	uxtb	r3, r3
 8019f90:	b29b      	uxth	r3, r3
 8019f92:	3305      	adds	r3, #5
 8019f94:	b29b      	uxth	r3, r3
 8019f96:	031b      	lsls	r3, r3, #12
 8019f98:	b29a      	uxth	r2, r3
 8019f9a:	79fb      	ldrb	r3, [r7, #7]
 8019f9c:	b29b      	uxth	r3, r3
 8019f9e:	4313      	orrs	r3, r2
 8019fa0:	b29a      	uxth	r2, r3
 8019fa2:	693b      	ldr	r3, [r7, #16]
 8019fa4:	68dc      	ldr	r4, [r3, #12]
 8019fa6:	4610      	mov	r0, r2
 8019fa8:	f7f5 ff36 	bl	800fe18 <lwip_htons>
 8019fac:	4603      	mov	r3, r0
 8019fae:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8019fb0:	693b      	ldr	r3, [r7, #16]
 8019fb2:	68db      	ldr	r3, [r3, #12]
 8019fb4:	2200      	movs	r2, #0
 8019fb6:	749a      	strb	r2, [r3, #18]
 8019fb8:	2200      	movs	r2, #0
 8019fba:	74da      	strb	r2, [r3, #19]
  return seg;
 8019fbc:	693b      	ldr	r3, [r7, #16]
}
 8019fbe:	4618      	mov	r0, r3
 8019fc0:	371c      	adds	r7, #28
 8019fc2:	46bd      	mov	sp, r7
 8019fc4:	bd90      	pop	{r4, r7, pc}
 8019fc6:	bf00      	nop
 8019fc8:	08026180 	.word	0x08026180
 8019fcc:	080261d4 	.word	0x080261d4
 8019fd0:	080261f4 	.word	0x080261f4
 8019fd4:	0802621c 	.word	0x0802621c
 8019fd8:	08026240 	.word	0x08026240

08019fdc <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8019fdc:	b580      	push	{r7, lr}
 8019fde:	b086      	sub	sp, #24
 8019fe0:	af00      	add	r7, sp, #0
 8019fe2:	607b      	str	r3, [r7, #4]
 8019fe4:	4603      	mov	r3, r0
 8019fe6:	73fb      	strb	r3, [r7, #15]
 8019fe8:	460b      	mov	r3, r1
 8019fea:	81bb      	strh	r3, [r7, #12]
 8019fec:	4613      	mov	r3, r2
 8019fee:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8019ff0:	89bb      	ldrh	r3, [r7, #12]
 8019ff2:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8019ff4:	687b      	ldr	r3, [r7, #4]
 8019ff6:	2b00      	cmp	r3, #0
 8019ff8:	d105      	bne.n	801a006 <tcp_pbuf_prealloc+0x2a>
 8019ffa:	4b30      	ldr	r3, [pc, #192]	; (801a0bc <tcp_pbuf_prealloc+0xe0>)
 8019ffc:	22e8      	movs	r2, #232	; 0xe8
 8019ffe:	4930      	ldr	r1, [pc, #192]	; (801a0c0 <tcp_pbuf_prealloc+0xe4>)
 801a000:	4830      	ldr	r0, [pc, #192]	; (801a0c4 <tcp_pbuf_prealloc+0xe8>)
 801a002:	f007 f89d 	bl	8021140 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801a006:	6a3b      	ldr	r3, [r7, #32]
 801a008:	2b00      	cmp	r3, #0
 801a00a:	d105      	bne.n	801a018 <tcp_pbuf_prealloc+0x3c>
 801a00c:	4b2b      	ldr	r3, [pc, #172]	; (801a0bc <tcp_pbuf_prealloc+0xe0>)
 801a00e:	22e9      	movs	r2, #233	; 0xe9
 801a010:	492d      	ldr	r1, [pc, #180]	; (801a0c8 <tcp_pbuf_prealloc+0xec>)
 801a012:	482c      	ldr	r0, [pc, #176]	; (801a0c4 <tcp_pbuf_prealloc+0xe8>)
 801a014:	f007 f894 	bl	8021140 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 801a018:	89ba      	ldrh	r2, [r7, #12]
 801a01a:	897b      	ldrh	r3, [r7, #10]
 801a01c:	429a      	cmp	r2, r3
 801a01e:	d221      	bcs.n	801a064 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801a020:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801a024:	f003 0302 	and.w	r3, r3, #2
 801a028:	2b00      	cmp	r3, #0
 801a02a:	d111      	bne.n	801a050 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 801a02c:	6a3b      	ldr	r3, [r7, #32]
 801a02e:	8b5b      	ldrh	r3, [r3, #26]
 801a030:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801a034:	2b00      	cmp	r3, #0
 801a036:	d115      	bne.n	801a064 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 801a038:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801a03c:	2b00      	cmp	r3, #0
 801a03e:	d007      	beq.n	801a050 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 801a040:	6a3b      	ldr	r3, [r7, #32]
 801a042:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 801a044:	2b00      	cmp	r3, #0
 801a046:	d103      	bne.n	801a050 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 801a048:	6a3b      	ldr	r3, [r7, #32]
 801a04a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 801a04c:	2b00      	cmp	r3, #0
 801a04e:	d009      	beq.n	801a064 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 801a050:	89bb      	ldrh	r3, [r7, #12]
 801a052:	f203 231b 	addw	r3, r3, #539	; 0x21b
 801a056:	f023 0203 	bic.w	r2, r3, #3
 801a05a:	897b      	ldrh	r3, [r7, #10]
 801a05c:	4293      	cmp	r3, r2
 801a05e:	bf28      	it	cs
 801a060:	4613      	movcs	r3, r2
 801a062:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 801a064:	8af9      	ldrh	r1, [r7, #22]
 801a066:	7bfb      	ldrb	r3, [r7, #15]
 801a068:	f44f 7220 	mov.w	r2, #640	; 0x280
 801a06c:	4618      	mov	r0, r3
 801a06e:	f7f9 fd6b 	bl	8013b48 <pbuf_alloc>
 801a072:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801a074:	693b      	ldr	r3, [r7, #16]
 801a076:	2b00      	cmp	r3, #0
 801a078:	d101      	bne.n	801a07e <tcp_pbuf_prealloc+0xa2>
    return NULL;
 801a07a:	2300      	movs	r3, #0
 801a07c:	e019      	b.n	801a0b2 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801a07e:	693b      	ldr	r3, [r7, #16]
 801a080:	681b      	ldr	r3, [r3, #0]
 801a082:	2b00      	cmp	r3, #0
 801a084:	d006      	beq.n	801a094 <tcp_pbuf_prealloc+0xb8>
 801a086:	4b0d      	ldr	r3, [pc, #52]	; (801a0bc <tcp_pbuf_prealloc+0xe0>)
 801a088:	f240 120b 	movw	r2, #267	; 0x10b
 801a08c:	490f      	ldr	r1, [pc, #60]	; (801a0cc <tcp_pbuf_prealloc+0xf0>)
 801a08e:	480d      	ldr	r0, [pc, #52]	; (801a0c4 <tcp_pbuf_prealloc+0xe8>)
 801a090:	f007 f856 	bl	8021140 <iprintf>
  *oversize = p->len - length;
 801a094:	693b      	ldr	r3, [r7, #16]
 801a096:	895a      	ldrh	r2, [r3, #10]
 801a098:	89bb      	ldrh	r3, [r7, #12]
 801a09a:	1ad3      	subs	r3, r2, r3
 801a09c:	b29a      	uxth	r2, r3
 801a09e:	687b      	ldr	r3, [r7, #4]
 801a0a0:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 801a0a2:	693b      	ldr	r3, [r7, #16]
 801a0a4:	89ba      	ldrh	r2, [r7, #12]
 801a0a6:	811a      	strh	r2, [r3, #8]
 801a0a8:	693b      	ldr	r3, [r7, #16]
 801a0aa:	891a      	ldrh	r2, [r3, #8]
 801a0ac:	693b      	ldr	r3, [r7, #16]
 801a0ae:	815a      	strh	r2, [r3, #10]
  return p;
 801a0b0:	693b      	ldr	r3, [r7, #16]
}
 801a0b2:	4618      	mov	r0, r3
 801a0b4:	3718      	adds	r7, #24
 801a0b6:	46bd      	mov	sp, r7
 801a0b8:	bd80      	pop	{r7, pc}
 801a0ba:	bf00      	nop
 801a0bc:	08026180 	.word	0x08026180
 801a0c0:	08026258 	.word	0x08026258
 801a0c4:	080261f4 	.word	0x080261f4
 801a0c8:	0802627c 	.word	0x0802627c
 801a0cc:	0802629c 	.word	0x0802629c

0801a0d0 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 801a0d0:	b580      	push	{r7, lr}
 801a0d2:	b082      	sub	sp, #8
 801a0d4:	af00      	add	r7, sp, #0
 801a0d6:	6078      	str	r0, [r7, #4]
 801a0d8:	460b      	mov	r3, r1
 801a0da:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 801a0dc:	687b      	ldr	r3, [r7, #4]
 801a0de:	2b00      	cmp	r3, #0
 801a0e0:	d106      	bne.n	801a0f0 <tcp_write_checks+0x20>
 801a0e2:	4b33      	ldr	r3, [pc, #204]	; (801a1b0 <tcp_write_checks+0xe0>)
 801a0e4:	f240 1233 	movw	r2, #307	; 0x133
 801a0e8:	4932      	ldr	r1, [pc, #200]	; (801a1b4 <tcp_write_checks+0xe4>)
 801a0ea:	4833      	ldr	r0, [pc, #204]	; (801a1b8 <tcp_write_checks+0xe8>)
 801a0ec:	f007 f828 	bl	8021140 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 801a0f0:	687b      	ldr	r3, [r7, #4]
 801a0f2:	7d1b      	ldrb	r3, [r3, #20]
 801a0f4:	2b04      	cmp	r3, #4
 801a0f6:	d00e      	beq.n	801a116 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 801a0f8:	687b      	ldr	r3, [r7, #4]
 801a0fa:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 801a0fc:	2b07      	cmp	r3, #7
 801a0fe:	d00a      	beq.n	801a116 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 801a100:	687b      	ldr	r3, [r7, #4]
 801a102:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 801a104:	2b02      	cmp	r3, #2
 801a106:	d006      	beq.n	801a116 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 801a108:	687b      	ldr	r3, [r7, #4]
 801a10a:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 801a10c:	2b03      	cmp	r3, #3
 801a10e:	d002      	beq.n	801a116 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 801a110:	f06f 030a 	mvn.w	r3, #10
 801a114:	e048      	b.n	801a1a8 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 801a116:	887b      	ldrh	r3, [r7, #2]
 801a118:	2b00      	cmp	r3, #0
 801a11a:	d101      	bne.n	801a120 <tcp_write_checks+0x50>
    return ERR_OK;
 801a11c:	2300      	movs	r3, #0
 801a11e:	e043      	b.n	801a1a8 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 801a120:	687b      	ldr	r3, [r7, #4]
 801a122:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801a126:	887a      	ldrh	r2, [r7, #2]
 801a128:	429a      	cmp	r2, r3
 801a12a:	d909      	bls.n	801a140 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a12c:	687b      	ldr	r3, [r7, #4]
 801a12e:	8b5b      	ldrh	r3, [r3, #26]
 801a130:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a134:	b29a      	uxth	r2, r3
 801a136:	687b      	ldr	r3, [r7, #4]
 801a138:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 801a13a:	f04f 33ff 	mov.w	r3, #4294967295
 801a13e:	e033      	b.n	801a1a8 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 801a140:	687b      	ldr	r3, [r7, #4]
 801a142:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a146:	2b08      	cmp	r3, #8
 801a148:	d909      	bls.n	801a15e <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a14a:	687b      	ldr	r3, [r7, #4]
 801a14c:	8b5b      	ldrh	r3, [r3, #26]
 801a14e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a152:	b29a      	uxth	r2, r3
 801a154:	687b      	ldr	r3, [r7, #4]
 801a156:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 801a158:	f04f 33ff 	mov.w	r3, #4294967295
 801a15c:	e024      	b.n	801a1a8 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 801a15e:	687b      	ldr	r3, [r7, #4]
 801a160:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a164:	2b00      	cmp	r3, #0
 801a166:	d00f      	beq.n	801a188 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801a168:	687b      	ldr	r3, [r7, #4]
 801a16a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a16c:	2b00      	cmp	r3, #0
 801a16e:	d11a      	bne.n	801a1a6 <tcp_write_checks+0xd6>
 801a170:	687b      	ldr	r3, [r7, #4]
 801a172:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a174:	2b00      	cmp	r3, #0
 801a176:	d116      	bne.n	801a1a6 <tcp_write_checks+0xd6>
 801a178:	4b0d      	ldr	r3, [pc, #52]	; (801a1b0 <tcp_write_checks+0xe0>)
 801a17a:	f44f 72ab 	mov.w	r2, #342	; 0x156
 801a17e:	490f      	ldr	r1, [pc, #60]	; (801a1bc <tcp_write_checks+0xec>)
 801a180:	480d      	ldr	r0, [pc, #52]	; (801a1b8 <tcp_write_checks+0xe8>)
 801a182:	f006 ffdd 	bl	8021140 <iprintf>
 801a186:	e00e      	b.n	801a1a6 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801a188:	687b      	ldr	r3, [r7, #4]
 801a18a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a18c:	2b00      	cmp	r3, #0
 801a18e:	d103      	bne.n	801a198 <tcp_write_checks+0xc8>
 801a190:	687b      	ldr	r3, [r7, #4]
 801a192:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a194:	2b00      	cmp	r3, #0
 801a196:	d006      	beq.n	801a1a6 <tcp_write_checks+0xd6>
 801a198:	4b05      	ldr	r3, [pc, #20]	; (801a1b0 <tcp_write_checks+0xe0>)
 801a19a:	f240 1259 	movw	r2, #345	; 0x159
 801a19e:	4908      	ldr	r1, [pc, #32]	; (801a1c0 <tcp_write_checks+0xf0>)
 801a1a0:	4805      	ldr	r0, [pc, #20]	; (801a1b8 <tcp_write_checks+0xe8>)
 801a1a2:	f006 ffcd 	bl	8021140 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 801a1a6:	2300      	movs	r3, #0
}
 801a1a8:	4618      	mov	r0, r3
 801a1aa:	3708      	adds	r7, #8
 801a1ac:	46bd      	mov	sp, r7
 801a1ae:	bd80      	pop	{r7, pc}
 801a1b0:	08026180 	.word	0x08026180
 801a1b4:	080262b0 	.word	0x080262b0
 801a1b8:	080261f4 	.word	0x080261f4
 801a1bc:	080262d0 	.word	0x080262d0
 801a1c0:	0802630c 	.word	0x0802630c

0801a1c4 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 801a1c4:	b590      	push	{r4, r7, lr}
 801a1c6:	b09b      	sub	sp, #108	; 0x6c
 801a1c8:	af04      	add	r7, sp, #16
 801a1ca:	60f8      	str	r0, [r7, #12]
 801a1cc:	60b9      	str	r1, [r7, #8]
 801a1ce:	4611      	mov	r1, r2
 801a1d0:	461a      	mov	r2, r3
 801a1d2:	460b      	mov	r3, r1
 801a1d4:	80fb      	strh	r3, [r7, #6]
 801a1d6:	4613      	mov	r3, r2
 801a1d8:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 801a1da:	2300      	movs	r3, #0
 801a1dc:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801a1de:	2300      	movs	r3, #0
 801a1e0:	653b      	str	r3, [r7, #80]	; 0x50
 801a1e2:	2300      	movs	r3, #0
 801a1e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 801a1e6:	2300      	movs	r3, #0
 801a1e8:	64bb      	str	r3, [r7, #72]	; 0x48
 801a1ea:	2300      	movs	r3, #0
 801a1ec:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 801a1ee:	2300      	movs	r3, #0
 801a1f0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 801a1f4:	2300      	movs	r3, #0
 801a1f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 801a1fa:	2300      	movs	r3, #0
 801a1fc:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 801a1fe:	2300      	movs	r3, #0
 801a200:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 801a202:	2300      	movs	r3, #0
 801a204:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801a206:	68fb      	ldr	r3, [r7, #12]
 801a208:	2b00      	cmp	r3, #0
 801a20a:	d109      	bne.n	801a220 <tcp_write+0x5c>
 801a20c:	4ba5      	ldr	r3, [pc, #660]	; (801a4a4 <tcp_write+0x2e0>)
 801a20e:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 801a212:	49a5      	ldr	r1, [pc, #660]	; (801a4a8 <tcp_write+0x2e4>)
 801a214:	48a5      	ldr	r0, [pc, #660]	; (801a4ac <tcp_write+0x2e8>)
 801a216:	f006 ff93 	bl	8021140 <iprintf>
 801a21a:	f06f 030f 	mvn.w	r3, #15
 801a21e:	e32c      	b.n	801a87a <tcp_write+0x6b6>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 801a220:	68fb      	ldr	r3, [r7, #12]
 801a222:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801a226:	085b      	lsrs	r3, r3, #1
 801a228:	b29a      	uxth	r2, r3
 801a22a:	68fb      	ldr	r3, [r7, #12]
 801a22c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a22e:	4293      	cmp	r3, r2
 801a230:	bf28      	it	cs
 801a232:	4613      	movcs	r3, r2
 801a234:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 801a236:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a238:	2b00      	cmp	r3, #0
 801a23a:	d102      	bne.n	801a242 <tcp_write+0x7e>
 801a23c:	68fb      	ldr	r3, [r7, #12]
 801a23e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a240:	e000      	b.n	801a244 <tcp_write+0x80>
 801a242:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a244:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801a246:	68bb      	ldr	r3, [r7, #8]
 801a248:	2b00      	cmp	r3, #0
 801a24a:	d109      	bne.n	801a260 <tcp_write+0x9c>
 801a24c:	4b95      	ldr	r3, [pc, #596]	; (801a4a4 <tcp_write+0x2e0>)
 801a24e:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 801a252:	4997      	ldr	r1, [pc, #604]	; (801a4b0 <tcp_write+0x2ec>)
 801a254:	4895      	ldr	r0, [pc, #596]	; (801a4ac <tcp_write+0x2e8>)
 801a256:	f006 ff73 	bl	8021140 <iprintf>
 801a25a:	f06f 030f 	mvn.w	r3, #15
 801a25e:	e30c      	b.n	801a87a <tcp_write+0x6b6>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 801a260:	88fb      	ldrh	r3, [r7, #6]
 801a262:	4619      	mov	r1, r3
 801a264:	68f8      	ldr	r0, [r7, #12]
 801a266:	f7ff ff33 	bl	801a0d0 <tcp_write_checks>
 801a26a:	4603      	mov	r3, r0
 801a26c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 801a270:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801a274:	2b00      	cmp	r3, #0
 801a276:	d002      	beq.n	801a27e <tcp_write+0xba>
    return err;
 801a278:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801a27c:	e2fd      	b.n	801a87a <tcp_write+0x6b6>
  }
  queuelen = pcb->snd_queuelen;
 801a27e:	68fb      	ldr	r3, [r7, #12]
 801a280:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a284:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801a288:	2300      	movs	r3, #0
 801a28a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 801a28e:	68fb      	ldr	r3, [r7, #12]
 801a290:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a292:	2b00      	cmp	r3, #0
 801a294:	f000 80f7 	beq.w	801a486 <tcp_write+0x2c2>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801a298:	68fb      	ldr	r3, [r7, #12]
 801a29a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a29c:	653b      	str	r3, [r7, #80]	; 0x50
 801a29e:	e002      	b.n	801a2a6 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 801a2a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a2a2:	681b      	ldr	r3, [r3, #0]
 801a2a4:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801a2a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a2a8:	681b      	ldr	r3, [r3, #0]
 801a2aa:	2b00      	cmp	r3, #0
 801a2ac:	d1f8      	bne.n	801a2a0 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801a2ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a2b0:	7a9b      	ldrb	r3, [r3, #10]
 801a2b2:	009b      	lsls	r3, r3, #2
 801a2b4:	b29b      	uxth	r3, r3
 801a2b6:	f003 0304 	and.w	r3, r3, #4
 801a2ba:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801a2bc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801a2be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a2c0:	891b      	ldrh	r3, [r3, #8]
 801a2c2:	4619      	mov	r1, r3
 801a2c4:	8c3b      	ldrh	r3, [r7, #32]
 801a2c6:	440b      	add	r3, r1
 801a2c8:	429a      	cmp	r2, r3
 801a2ca:	da06      	bge.n	801a2da <tcp_write+0x116>
 801a2cc:	4b75      	ldr	r3, [pc, #468]	; (801a4a4 <tcp_write+0x2e0>)
 801a2ce:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801a2d2:	4978      	ldr	r1, [pc, #480]	; (801a4b4 <tcp_write+0x2f0>)
 801a2d4:	4875      	ldr	r0, [pc, #468]	; (801a4ac <tcp_write+0x2e8>)
 801a2d6:	f006 ff33 	bl	8021140 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801a2da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a2dc:	891a      	ldrh	r2, [r3, #8]
 801a2de:	8c3b      	ldrh	r3, [r7, #32]
 801a2e0:	4413      	add	r3, r2
 801a2e2:	b29b      	uxth	r3, r3
 801a2e4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801a2e6:	1ad3      	subs	r3, r2, r3
 801a2e8:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 801a2ea:	68fb      	ldr	r3, [r7, #12]
 801a2ec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801a2f0:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 801a2f2:	8a7b      	ldrh	r3, [r7, #18]
 801a2f4:	2b00      	cmp	r3, #0
 801a2f6:	d027      	beq.n	801a348 <tcp_write+0x184>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801a2f8:	8a7b      	ldrh	r3, [r7, #18]
 801a2fa:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801a2fc:	429a      	cmp	r2, r3
 801a2fe:	d206      	bcs.n	801a30e <tcp_write+0x14a>
 801a300:	4b68      	ldr	r3, [pc, #416]	; (801a4a4 <tcp_write+0x2e0>)
 801a302:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801a306:	496c      	ldr	r1, [pc, #432]	; (801a4b8 <tcp_write+0x2f4>)
 801a308:	4868      	ldr	r0, [pc, #416]	; (801a4ac <tcp_write+0x2e8>)
 801a30a:	f006 ff19 	bl	8021140 <iprintf>
      seg = last_unsent;
 801a30e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a310:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801a312:	8a7b      	ldrh	r3, [r7, #18]
 801a314:	88fa      	ldrh	r2, [r7, #6]
 801a316:	429a      	cmp	r2, r3
 801a318:	d901      	bls.n	801a31e <tcp_write+0x15a>
 801a31a:	8a7b      	ldrh	r3, [r7, #18]
 801a31c:	e000      	b.n	801a320 <tcp_write+0x15c>
 801a31e:	88fb      	ldrh	r3, [r7, #6]
 801a320:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801a322:	4293      	cmp	r3, r2
 801a324:	bfa8      	it	ge
 801a326:	4613      	movge	r3, r2
 801a328:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 801a32a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801a32e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801a330:	4413      	add	r3, r2
 801a332:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 801a336:	8a7a      	ldrh	r2, [r7, #18]
 801a338:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801a33a:	1ad3      	subs	r3, r2, r3
 801a33c:	b29b      	uxth	r3, r3
 801a33e:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 801a340:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801a342:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801a344:	1ad3      	subs	r3, r2, r3
 801a346:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801a348:	8a7b      	ldrh	r3, [r7, #18]
 801a34a:	2b00      	cmp	r3, #0
 801a34c:	d00b      	beq.n	801a366 <tcp_write+0x1a2>
 801a34e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801a352:	88fb      	ldrh	r3, [r7, #6]
 801a354:	429a      	cmp	r2, r3
 801a356:	d006      	beq.n	801a366 <tcp_write+0x1a2>
 801a358:	4b52      	ldr	r3, [pc, #328]	; (801a4a4 <tcp_write+0x2e0>)
 801a35a:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a35e:	4957      	ldr	r1, [pc, #348]	; (801a4bc <tcp_write+0x2f8>)
 801a360:	4852      	ldr	r0, [pc, #328]	; (801a4ac <tcp_write+0x2e8>)
 801a362:	f006 feed 	bl	8021140 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801a366:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801a36a:	88fb      	ldrh	r3, [r7, #6]
 801a36c:	429a      	cmp	r2, r3
 801a36e:	f080 8168 	bcs.w	801a642 <tcp_write+0x47e>
 801a372:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801a374:	2b00      	cmp	r3, #0
 801a376:	f000 8164 	beq.w	801a642 <tcp_write+0x47e>
 801a37a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a37c:	891b      	ldrh	r3, [r3, #8]
 801a37e:	2b00      	cmp	r3, #0
 801a380:	f000 815f 	beq.w	801a642 <tcp_write+0x47e>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801a384:	88fa      	ldrh	r2, [r7, #6]
 801a386:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801a38a:	1ad2      	subs	r2, r2, r3
 801a38c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801a38e:	4293      	cmp	r3, r2
 801a390:	bfa8      	it	ge
 801a392:	4613      	movge	r3, r2
 801a394:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 801a396:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a398:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801a39a:	797b      	ldrb	r3, [r7, #5]
 801a39c:	f003 0301 	and.w	r3, r3, #1
 801a3a0:	2b00      	cmp	r3, #0
 801a3a2:	d027      	beq.n	801a3f4 <tcp_write+0x230>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801a3a4:	f107 0012 	add.w	r0, r7, #18
 801a3a8:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801a3aa:	8bf9      	ldrh	r1, [r7, #30]
 801a3ac:	2301      	movs	r3, #1
 801a3ae:	9302      	str	r3, [sp, #8]
 801a3b0:	797b      	ldrb	r3, [r7, #5]
 801a3b2:	9301      	str	r3, [sp, #4]
 801a3b4:	68fb      	ldr	r3, [r7, #12]
 801a3b6:	9300      	str	r3, [sp, #0]
 801a3b8:	4603      	mov	r3, r0
 801a3ba:	2000      	movs	r0, #0
 801a3bc:	f7ff fe0e 	bl	8019fdc <tcp_pbuf_prealloc>
 801a3c0:	6578      	str	r0, [r7, #84]	; 0x54
 801a3c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a3c4:	2b00      	cmp	r3, #0
 801a3c6:	f000 8226 	beq.w	801a816 <tcp_write+0x652>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801a3ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a3cc:	6858      	ldr	r0, [r3, #4]
 801a3ce:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801a3d2:	68ba      	ldr	r2, [r7, #8]
 801a3d4:	4413      	add	r3, r2
 801a3d6:	8bfa      	ldrh	r2, [r7, #30]
 801a3d8:	4619      	mov	r1, r3
 801a3da:	f006 fa4c 	bl	8020876 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 801a3de:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801a3e0:	f7f9 ff52 	bl	8014288 <pbuf_clen>
 801a3e4:	4603      	mov	r3, r0
 801a3e6:	461a      	mov	r2, r3
 801a3e8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801a3ec:	4413      	add	r3, r2
 801a3ee:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 801a3f2:	e041      	b.n	801a478 <tcp_write+0x2b4>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801a3f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a3f6:	685b      	ldr	r3, [r3, #4]
 801a3f8:	637b      	str	r3, [r7, #52]	; 0x34
 801a3fa:	e002      	b.n	801a402 <tcp_write+0x23e>
 801a3fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a3fe:	681b      	ldr	r3, [r3, #0]
 801a400:	637b      	str	r3, [r7, #52]	; 0x34
 801a402:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a404:	681b      	ldr	r3, [r3, #0]
 801a406:	2b00      	cmp	r3, #0
 801a408:	d1f8      	bne.n	801a3fc <tcp_write+0x238>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801a40a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a40c:	7b1b      	ldrb	r3, [r3, #12]
 801a40e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801a412:	2b00      	cmp	r3, #0
 801a414:	d115      	bne.n	801a442 <tcp_write+0x27e>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 801a416:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a418:	685b      	ldr	r3, [r3, #4]
 801a41a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801a41c:	8952      	ldrh	r2, [r2, #10]
 801a41e:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801a420:	68ba      	ldr	r2, [r7, #8]
 801a422:	429a      	cmp	r2, r3
 801a424:	d10d      	bne.n	801a442 <tcp_write+0x27e>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801a426:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801a42a:	2b00      	cmp	r3, #0
 801a42c:	d006      	beq.n	801a43c <tcp_write+0x278>
 801a42e:	4b1d      	ldr	r3, [pc, #116]	; (801a4a4 <tcp_write+0x2e0>)
 801a430:	f240 2231 	movw	r2, #561	; 0x231
 801a434:	4922      	ldr	r1, [pc, #136]	; (801a4c0 <tcp_write+0x2fc>)
 801a436:	481d      	ldr	r0, [pc, #116]	; (801a4ac <tcp_write+0x2e8>)
 801a438:	f006 fe82 	bl	8021140 <iprintf>
          extendlen = seglen;
 801a43c:	8bfb      	ldrh	r3, [r7, #30]
 801a43e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 801a440:	e01a      	b.n	801a478 <tcp_write+0x2b4>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801a442:	8bfb      	ldrh	r3, [r7, #30]
 801a444:	2201      	movs	r2, #1
 801a446:	4619      	mov	r1, r3
 801a448:	2000      	movs	r0, #0
 801a44a:	f7f9 fb7d 	bl	8013b48 <pbuf_alloc>
 801a44e:	6578      	str	r0, [r7, #84]	; 0x54
 801a450:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a452:	2b00      	cmp	r3, #0
 801a454:	f000 81e1 	beq.w	801a81a <tcp_write+0x656>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801a458:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801a45c:	68ba      	ldr	r2, [r7, #8]
 801a45e:	441a      	add	r2, r3
 801a460:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a462:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 801a464:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801a466:	f7f9 ff0f 	bl	8014288 <pbuf_clen>
 801a46a:	4603      	mov	r3, r0
 801a46c:	461a      	mov	r2, r3
 801a46e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801a472:	4413      	add	r3, r2
 801a474:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 801a478:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801a47c:	8bfb      	ldrh	r3, [r7, #30]
 801a47e:	4413      	add	r3, r2
 801a480:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 801a484:	e0dd      	b.n	801a642 <tcp_write+0x47e>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801a486:	68fb      	ldr	r3, [r7, #12]
 801a488:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801a48c:	2b00      	cmp	r3, #0
 801a48e:	f000 80d8 	beq.w	801a642 <tcp_write+0x47e>
 801a492:	4b04      	ldr	r3, [pc, #16]	; (801a4a4 <tcp_write+0x2e0>)
 801a494:	f240 224b 	movw	r2, #587	; 0x24b
 801a498:	490a      	ldr	r1, [pc, #40]	; (801a4c4 <tcp_write+0x300>)
 801a49a:	4804      	ldr	r0, [pc, #16]	; (801a4ac <tcp_write+0x2e8>)
 801a49c:	f006 fe50 	bl	8021140 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 801a4a0:	e0cf      	b.n	801a642 <tcp_write+0x47e>
 801a4a2:	bf00      	nop
 801a4a4:	08026180 	.word	0x08026180
 801a4a8:	08026340 	.word	0x08026340
 801a4ac:	080261f4 	.word	0x080261f4
 801a4b0:	08026358 	.word	0x08026358
 801a4b4:	0802638c 	.word	0x0802638c
 801a4b8:	080263a4 	.word	0x080263a4
 801a4bc:	080263c4 	.word	0x080263c4
 801a4c0:	080263e4 	.word	0x080263e4
 801a4c4:	08026410 	.word	0x08026410
    struct pbuf *p;
    u16_t left = len - pos;
 801a4c8:	88fa      	ldrh	r2, [r7, #6]
 801a4ca:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801a4ce:	1ad3      	subs	r3, r2, r3
 801a4d0:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 801a4d2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a4d6:	b29b      	uxth	r3, r3
 801a4d8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801a4da:	1ad3      	subs	r3, r2, r3
 801a4dc:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 801a4de:	8b7a      	ldrh	r2, [r7, #26]
 801a4e0:	8bbb      	ldrh	r3, [r7, #28]
 801a4e2:	4293      	cmp	r3, r2
 801a4e4:	bf28      	it	cs
 801a4e6:	4613      	movcs	r3, r2
 801a4e8:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801a4ea:	797b      	ldrb	r3, [r7, #5]
 801a4ec:	f003 0301 	and.w	r3, r3, #1
 801a4f0:	2b00      	cmp	r3, #0
 801a4f2:	d036      	beq.n	801a562 <tcp_write+0x39e>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801a4f4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a4f8:	b29a      	uxth	r2, r3
 801a4fa:	8b3b      	ldrh	r3, [r7, #24]
 801a4fc:	4413      	add	r3, r2
 801a4fe:	b299      	uxth	r1, r3
 801a500:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801a502:	2b00      	cmp	r3, #0
 801a504:	bf0c      	ite	eq
 801a506:	2301      	moveq	r3, #1
 801a508:	2300      	movne	r3, #0
 801a50a:	b2db      	uxtb	r3, r3
 801a50c:	f107 0012 	add.w	r0, r7, #18
 801a510:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801a512:	9302      	str	r3, [sp, #8]
 801a514:	797b      	ldrb	r3, [r7, #5]
 801a516:	9301      	str	r3, [sp, #4]
 801a518:	68fb      	ldr	r3, [r7, #12]
 801a51a:	9300      	str	r3, [sp, #0]
 801a51c:	4603      	mov	r3, r0
 801a51e:	2036      	movs	r0, #54	; 0x36
 801a520:	f7ff fd5c 	bl	8019fdc <tcp_pbuf_prealloc>
 801a524:	6338      	str	r0, [r7, #48]	; 0x30
 801a526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a528:	2b00      	cmp	r3, #0
 801a52a:	f000 8178 	beq.w	801a81e <tcp_write+0x65a>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801a52e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a530:	895b      	ldrh	r3, [r3, #10]
 801a532:	8b3a      	ldrh	r2, [r7, #24]
 801a534:	429a      	cmp	r2, r3
 801a536:	d906      	bls.n	801a546 <tcp_write+0x382>
 801a538:	4b8c      	ldr	r3, [pc, #560]	; (801a76c <tcp_write+0x5a8>)
 801a53a:	f240 2267 	movw	r2, #615	; 0x267
 801a53e:	498c      	ldr	r1, [pc, #560]	; (801a770 <tcp_write+0x5ac>)
 801a540:	488c      	ldr	r0, [pc, #560]	; (801a774 <tcp_write+0x5b0>)
 801a542:	f006 fdfd 	bl	8021140 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801a546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a548:	685a      	ldr	r2, [r3, #4]
 801a54a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a54e:	18d0      	adds	r0, r2, r3
 801a550:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801a554:	68ba      	ldr	r2, [r7, #8]
 801a556:	4413      	add	r3, r2
 801a558:	8b3a      	ldrh	r2, [r7, #24]
 801a55a:	4619      	mov	r1, r3
 801a55c:	f006 f98b 	bl	8020876 <memcpy>
 801a560:	e02f      	b.n	801a5c2 <tcp_write+0x3fe>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801a562:	8a7b      	ldrh	r3, [r7, #18]
 801a564:	2b00      	cmp	r3, #0
 801a566:	d006      	beq.n	801a576 <tcp_write+0x3b2>
 801a568:	4b80      	ldr	r3, [pc, #512]	; (801a76c <tcp_write+0x5a8>)
 801a56a:	f240 2271 	movw	r2, #625	; 0x271
 801a56e:	4982      	ldr	r1, [pc, #520]	; (801a778 <tcp_write+0x5b4>)
 801a570:	4880      	ldr	r0, [pc, #512]	; (801a774 <tcp_write+0x5b0>)
 801a572:	f006 fde5 	bl	8021140 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801a576:	8b3b      	ldrh	r3, [r7, #24]
 801a578:	2201      	movs	r2, #1
 801a57a:	4619      	mov	r1, r3
 801a57c:	2036      	movs	r0, #54	; 0x36
 801a57e:	f7f9 fae3 	bl	8013b48 <pbuf_alloc>
 801a582:	6178      	str	r0, [r7, #20]
 801a584:	697b      	ldr	r3, [r7, #20]
 801a586:	2b00      	cmp	r3, #0
 801a588:	f000 814b 	beq.w	801a822 <tcp_write+0x65e>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801a58c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801a590:	68ba      	ldr	r2, [r7, #8]
 801a592:	441a      	add	r2, r3
 801a594:	697b      	ldr	r3, [r7, #20]
 801a596:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801a598:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a59c:	b29b      	uxth	r3, r3
 801a59e:	f44f 7220 	mov.w	r2, #640	; 0x280
 801a5a2:	4619      	mov	r1, r3
 801a5a4:	2036      	movs	r0, #54	; 0x36
 801a5a6:	f7f9 facf 	bl	8013b48 <pbuf_alloc>
 801a5aa:	6338      	str	r0, [r7, #48]	; 0x30
 801a5ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a5ae:	2b00      	cmp	r3, #0
 801a5b0:	d103      	bne.n	801a5ba <tcp_write+0x3f6>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 801a5b2:	6978      	ldr	r0, [r7, #20]
 801a5b4:	f7f9 fdda 	bl	801416c <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 801a5b8:	e136      	b.n	801a828 <tcp_write+0x664>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 801a5ba:	6979      	ldr	r1, [r7, #20]
 801a5bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801a5be:	f7f9 fea3 	bl	8014308 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 801a5c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801a5c4:	f7f9 fe60 	bl	8014288 <pbuf_clen>
 801a5c8:	4603      	mov	r3, r0
 801a5ca:	461a      	mov	r2, r3
 801a5cc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801a5d0:	4413      	add	r3, r2
 801a5d2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801a5d6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801a5da:	2b09      	cmp	r3, #9
 801a5dc:	d903      	bls.n	801a5e6 <tcp_write+0x422>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 801a5de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801a5e0:	f7f9 fdc4 	bl	801416c <pbuf_free>
      goto memerr;
 801a5e4:	e120      	b.n	801a828 <tcp_write+0x664>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801a5e6:	68fb      	ldr	r3, [r7, #12]
 801a5e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801a5ea:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801a5ee:	441a      	add	r2, r3
 801a5f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a5f4:	9300      	str	r3, [sp, #0]
 801a5f6:	4613      	mov	r3, r2
 801a5f8:	2200      	movs	r2, #0
 801a5fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801a5fc:	68f8      	ldr	r0, [r7, #12]
 801a5fe:	f7ff fc4f 	bl	8019ea0 <tcp_create_segment>
 801a602:	64f8      	str	r0, [r7, #76]	; 0x4c
 801a604:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a606:	2b00      	cmp	r3, #0
 801a608:	f000 810d 	beq.w	801a826 <tcp_write+0x662>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 801a60c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801a60e:	2b00      	cmp	r3, #0
 801a610:	d102      	bne.n	801a618 <tcp_write+0x454>
      queue = seg;
 801a612:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a614:	647b      	str	r3, [r7, #68]	; 0x44
 801a616:	e00c      	b.n	801a632 <tcp_write+0x46e>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801a618:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801a61a:	2b00      	cmp	r3, #0
 801a61c:	d106      	bne.n	801a62c <tcp_write+0x468>
 801a61e:	4b53      	ldr	r3, [pc, #332]	; (801a76c <tcp_write+0x5a8>)
 801a620:	f240 22ab 	movw	r2, #683	; 0x2ab
 801a624:	4955      	ldr	r1, [pc, #340]	; (801a77c <tcp_write+0x5b8>)
 801a626:	4853      	ldr	r0, [pc, #332]	; (801a774 <tcp_write+0x5b0>)
 801a628:	f006 fd8a 	bl	8021140 <iprintf>
      prev_seg->next = seg;
 801a62c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801a62e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a630:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 801a632:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a634:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 801a636:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801a63a:	8b3b      	ldrh	r3, [r7, #24]
 801a63c:	4413      	add	r3, r2
 801a63e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 801a642:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801a646:	88fb      	ldrh	r3, [r7, #6]
 801a648:	429a      	cmp	r2, r3
 801a64a:	f4ff af3d 	bcc.w	801a4c8 <tcp_write+0x304>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 801a64e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801a650:	2b00      	cmp	r3, #0
 801a652:	d02c      	beq.n	801a6ae <tcp_write+0x4ea>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 801a654:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a656:	685b      	ldr	r3, [r3, #4]
 801a658:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a65a:	e01e      	b.n	801a69a <tcp_write+0x4d6>
      p->tot_len += oversize_used;
 801a65c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a65e:	891a      	ldrh	r2, [r3, #8]
 801a660:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801a662:	4413      	add	r3, r2
 801a664:	b29a      	uxth	r2, r3
 801a666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a668:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 801a66a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a66c:	681b      	ldr	r3, [r3, #0]
 801a66e:	2b00      	cmp	r3, #0
 801a670:	d110      	bne.n	801a694 <tcp_write+0x4d0>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801a672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a674:	685b      	ldr	r3, [r3, #4]
 801a676:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a678:	8952      	ldrh	r2, [r2, #10]
 801a67a:	4413      	add	r3, r2
 801a67c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801a67e:	68b9      	ldr	r1, [r7, #8]
 801a680:	4618      	mov	r0, r3
 801a682:	f006 f8f8 	bl	8020876 <memcpy>
        p->len += oversize_used;
 801a686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a688:	895a      	ldrh	r2, [r3, #10]
 801a68a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801a68c:	4413      	add	r3, r2
 801a68e:	b29a      	uxth	r2, r3
 801a690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a692:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801a694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a696:	681b      	ldr	r3, [r3, #0]
 801a698:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a69a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a69c:	2b00      	cmp	r3, #0
 801a69e:	d1dd      	bne.n	801a65c <tcp_write+0x498>
      }
    }
    last_unsent->len += oversize_used;
 801a6a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a6a2:	891a      	ldrh	r2, [r3, #8]
 801a6a4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801a6a6:	4413      	add	r3, r2
 801a6a8:	b29a      	uxth	r2, r3
 801a6aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a6ac:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 801a6ae:	8a7a      	ldrh	r2, [r7, #18]
 801a6b0:	68fb      	ldr	r3, [r7, #12]
 801a6b2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 801a6b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a6b8:	2b00      	cmp	r3, #0
 801a6ba:	d018      	beq.n	801a6ee <tcp_write+0x52a>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 801a6bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a6be:	2b00      	cmp	r3, #0
 801a6c0:	d106      	bne.n	801a6d0 <tcp_write+0x50c>
 801a6c2:	4b2a      	ldr	r3, [pc, #168]	; (801a76c <tcp_write+0x5a8>)
 801a6c4:	f240 22e1 	movw	r2, #737	; 0x2e1
 801a6c8:	492d      	ldr	r1, [pc, #180]	; (801a780 <tcp_write+0x5bc>)
 801a6ca:	482a      	ldr	r0, [pc, #168]	; (801a774 <tcp_write+0x5b0>)
 801a6cc:	f006 fd38 	bl	8021140 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 801a6d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a6d2:	685b      	ldr	r3, [r3, #4]
 801a6d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801a6d6:	4618      	mov	r0, r3
 801a6d8:	f7f9 fe16 	bl	8014308 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 801a6dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a6de:	891a      	ldrh	r2, [r3, #8]
 801a6e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a6e2:	891b      	ldrh	r3, [r3, #8]
 801a6e4:	4413      	add	r3, r2
 801a6e6:	b29a      	uxth	r2, r3
 801a6e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a6ea:	811a      	strh	r2, [r3, #8]
 801a6ec:	e037      	b.n	801a75e <tcp_write+0x59a>
  } else if (extendlen > 0) {
 801a6ee:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801a6f0:	2b00      	cmp	r3, #0
 801a6f2:	d034      	beq.n	801a75e <tcp_write+0x59a>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801a6f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a6f6:	2b00      	cmp	r3, #0
 801a6f8:	d003      	beq.n	801a702 <tcp_write+0x53e>
 801a6fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a6fc:	685b      	ldr	r3, [r3, #4]
 801a6fe:	2b00      	cmp	r3, #0
 801a700:	d106      	bne.n	801a710 <tcp_write+0x54c>
 801a702:	4b1a      	ldr	r3, [pc, #104]	; (801a76c <tcp_write+0x5a8>)
 801a704:	f240 22e7 	movw	r2, #743	; 0x2e7
 801a708:	491e      	ldr	r1, [pc, #120]	; (801a784 <tcp_write+0x5c0>)
 801a70a:	481a      	ldr	r0, [pc, #104]	; (801a774 <tcp_write+0x5b0>)
 801a70c:	f006 fd18 	bl	8021140 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801a710:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a712:	685b      	ldr	r3, [r3, #4]
 801a714:	62bb      	str	r3, [r7, #40]	; 0x28
 801a716:	e009      	b.n	801a72c <tcp_write+0x568>
      p->tot_len += extendlen;
 801a718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a71a:	891a      	ldrh	r2, [r3, #8]
 801a71c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801a71e:	4413      	add	r3, r2
 801a720:	b29a      	uxth	r2, r3
 801a722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a724:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801a726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a728:	681b      	ldr	r3, [r3, #0]
 801a72a:	62bb      	str	r3, [r7, #40]	; 0x28
 801a72c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a72e:	681b      	ldr	r3, [r3, #0]
 801a730:	2b00      	cmp	r3, #0
 801a732:	d1f1      	bne.n	801a718 <tcp_write+0x554>
    }
    p->tot_len += extendlen;
 801a734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a736:	891a      	ldrh	r2, [r3, #8]
 801a738:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801a73a:	4413      	add	r3, r2
 801a73c:	b29a      	uxth	r2, r3
 801a73e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a740:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 801a742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a744:	895a      	ldrh	r2, [r3, #10]
 801a746:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801a748:	4413      	add	r3, r2
 801a74a:	b29a      	uxth	r2, r3
 801a74c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a74e:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 801a750:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a752:	891a      	ldrh	r2, [r3, #8]
 801a754:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801a756:	4413      	add	r3, r2
 801a758:	b29a      	uxth	r2, r3
 801a75a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a75c:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 801a75e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a760:	2b00      	cmp	r3, #0
 801a762:	d111      	bne.n	801a788 <tcp_write+0x5c4>
    pcb->unsent = queue;
 801a764:	68fb      	ldr	r3, [r7, #12]
 801a766:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801a768:	66da      	str	r2, [r3, #108]	; 0x6c
 801a76a:	e010      	b.n	801a78e <tcp_write+0x5ca>
 801a76c:	08026180 	.word	0x08026180
 801a770:	08026440 	.word	0x08026440
 801a774:	080261f4 	.word	0x080261f4
 801a778:	08026480 	.word	0x08026480
 801a77c:	08026490 	.word	0x08026490
 801a780:	080264a4 	.word	0x080264a4
 801a784:	080264dc 	.word	0x080264dc
  } else {
    last_unsent->next = queue;
 801a788:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a78a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801a78c:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 801a78e:	68fb      	ldr	r3, [r7, #12]
 801a790:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801a792:	88fb      	ldrh	r3, [r7, #6]
 801a794:	441a      	add	r2, r3
 801a796:	68fb      	ldr	r3, [r7, #12]
 801a798:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 801a79a:	68fb      	ldr	r3, [r7, #12]
 801a79c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 801a7a0:	88fb      	ldrh	r3, [r7, #6]
 801a7a2:	1ad3      	subs	r3, r2, r3
 801a7a4:	b29a      	uxth	r2, r3
 801a7a6:	68fb      	ldr	r3, [r7, #12]
 801a7a8:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 801a7ac:	68fb      	ldr	r3, [r7, #12]
 801a7ae:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801a7b2:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801a7b6:	68fb      	ldr	r3, [r7, #12]
 801a7b8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a7bc:	2b00      	cmp	r3, #0
 801a7be:	d00e      	beq.n	801a7de <tcp_write+0x61a>
    LWIP_ASSERT("tcp_write: valid queue length",
 801a7c0:	68fb      	ldr	r3, [r7, #12]
 801a7c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a7c4:	2b00      	cmp	r3, #0
 801a7c6:	d10a      	bne.n	801a7de <tcp_write+0x61a>
 801a7c8:	68fb      	ldr	r3, [r7, #12]
 801a7ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a7cc:	2b00      	cmp	r3, #0
 801a7ce:	d106      	bne.n	801a7de <tcp_write+0x61a>
 801a7d0:	4b2c      	ldr	r3, [pc, #176]	; (801a884 <tcp_write+0x6c0>)
 801a7d2:	f240 3213 	movw	r2, #787	; 0x313
 801a7d6:	492c      	ldr	r1, [pc, #176]	; (801a888 <tcp_write+0x6c4>)
 801a7d8:	482c      	ldr	r0, [pc, #176]	; (801a88c <tcp_write+0x6c8>)
 801a7da:	f006 fcb1 	bl	8021140 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801a7de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a7e0:	2b00      	cmp	r3, #0
 801a7e2:	d016      	beq.n	801a812 <tcp_write+0x64e>
 801a7e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a7e6:	68db      	ldr	r3, [r3, #12]
 801a7e8:	2b00      	cmp	r3, #0
 801a7ea:	d012      	beq.n	801a812 <tcp_write+0x64e>
 801a7ec:	797b      	ldrb	r3, [r7, #5]
 801a7ee:	f003 0302 	and.w	r3, r3, #2
 801a7f2:	2b00      	cmp	r3, #0
 801a7f4:	d10d      	bne.n	801a812 <tcp_write+0x64e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801a7f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a7f8:	68db      	ldr	r3, [r3, #12]
 801a7fa:	899b      	ldrh	r3, [r3, #12]
 801a7fc:	b29c      	uxth	r4, r3
 801a7fe:	2008      	movs	r0, #8
 801a800:	f7f5 fb0a 	bl	800fe18 <lwip_htons>
 801a804:	4603      	mov	r3, r0
 801a806:	461a      	mov	r2, r3
 801a808:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a80a:	68db      	ldr	r3, [r3, #12]
 801a80c:	4322      	orrs	r2, r4
 801a80e:	b292      	uxth	r2, r2
 801a810:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801a812:	2300      	movs	r3, #0
 801a814:	e031      	b.n	801a87a <tcp_write+0x6b6>
          goto memerr;
 801a816:	bf00      	nop
 801a818:	e006      	b.n	801a828 <tcp_write+0x664>
            goto memerr;
 801a81a:	bf00      	nop
 801a81c:	e004      	b.n	801a828 <tcp_write+0x664>
        goto memerr;
 801a81e:	bf00      	nop
 801a820:	e002      	b.n	801a828 <tcp_write+0x664>
        goto memerr;
 801a822:	bf00      	nop
 801a824:	e000      	b.n	801a828 <tcp_write+0x664>
      goto memerr;
 801a826:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a828:	68fb      	ldr	r3, [r7, #12]
 801a82a:	8b5b      	ldrh	r3, [r3, #26]
 801a82c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a830:	b29a      	uxth	r2, r3
 801a832:	68fb      	ldr	r3, [r7, #12]
 801a834:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 801a836:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a838:	2b00      	cmp	r3, #0
 801a83a:	d002      	beq.n	801a842 <tcp_write+0x67e>
    pbuf_free(concat_p);
 801a83c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801a83e:	f7f9 fc95 	bl	801416c <pbuf_free>
  }
  if (queue != NULL) {
 801a842:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801a844:	2b00      	cmp	r3, #0
 801a846:	d002      	beq.n	801a84e <tcp_write+0x68a>
    tcp_segs_free(queue);
 801a848:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801a84a:	f7fc fb71 	bl	8016f30 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 801a84e:	68fb      	ldr	r3, [r7, #12]
 801a850:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a854:	2b00      	cmp	r3, #0
 801a856:	d00e      	beq.n	801a876 <tcp_write+0x6b2>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801a858:	68fb      	ldr	r3, [r7, #12]
 801a85a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a85c:	2b00      	cmp	r3, #0
 801a85e:	d10a      	bne.n	801a876 <tcp_write+0x6b2>
 801a860:	68fb      	ldr	r3, [r7, #12]
 801a862:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a864:	2b00      	cmp	r3, #0
 801a866:	d106      	bne.n	801a876 <tcp_write+0x6b2>
 801a868:	4b06      	ldr	r3, [pc, #24]	; (801a884 <tcp_write+0x6c0>)
 801a86a:	f44f 724a 	mov.w	r2, #808	; 0x328
 801a86e:	4906      	ldr	r1, [pc, #24]	; (801a888 <tcp_write+0x6c4>)
 801a870:	4806      	ldr	r0, [pc, #24]	; (801a88c <tcp_write+0x6c8>)
 801a872:	f006 fc65 	bl	8021140 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801a876:	f04f 33ff 	mov.w	r3, #4294967295
}
 801a87a:	4618      	mov	r0, r3
 801a87c:	375c      	adds	r7, #92	; 0x5c
 801a87e:	46bd      	mov	sp, r7
 801a880:	bd90      	pop	{r4, r7, pc}
 801a882:	bf00      	nop
 801a884:	08026180 	.word	0x08026180
 801a888:	08026514 	.word	0x08026514
 801a88c:	080261f4 	.word	0x080261f4

0801a890 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801a890:	b590      	push	{r4, r7, lr}
 801a892:	b08b      	sub	sp, #44	; 0x2c
 801a894:	af02      	add	r7, sp, #8
 801a896:	6078      	str	r0, [r7, #4]
 801a898:	460b      	mov	r3, r1
 801a89a:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 801a89c:	2300      	movs	r3, #0
 801a89e:	61fb      	str	r3, [r7, #28]
 801a8a0:	2300      	movs	r3, #0
 801a8a2:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 801a8a4:	2300      	movs	r3, #0
 801a8a6:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801a8a8:	687b      	ldr	r3, [r7, #4]
 801a8aa:	2b00      	cmp	r3, #0
 801a8ac:	d106      	bne.n	801a8bc <tcp_split_unsent_seg+0x2c>
 801a8ae:	4b95      	ldr	r3, [pc, #596]	; (801ab04 <tcp_split_unsent_seg+0x274>)
 801a8b0:	f240 324b 	movw	r2, #843	; 0x34b
 801a8b4:	4994      	ldr	r1, [pc, #592]	; (801ab08 <tcp_split_unsent_seg+0x278>)
 801a8b6:	4895      	ldr	r0, [pc, #596]	; (801ab0c <tcp_split_unsent_seg+0x27c>)
 801a8b8:	f006 fc42 	bl	8021140 <iprintf>

  useg = pcb->unsent;
 801a8bc:	687b      	ldr	r3, [r7, #4]
 801a8be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a8c0:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801a8c2:	697b      	ldr	r3, [r7, #20]
 801a8c4:	2b00      	cmp	r3, #0
 801a8c6:	d102      	bne.n	801a8ce <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801a8c8:	f04f 33ff 	mov.w	r3, #4294967295
 801a8cc:	e116      	b.n	801aafc <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801a8ce:	887b      	ldrh	r3, [r7, #2]
 801a8d0:	2b00      	cmp	r3, #0
 801a8d2:	d109      	bne.n	801a8e8 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801a8d4:	4b8b      	ldr	r3, [pc, #556]	; (801ab04 <tcp_split_unsent_seg+0x274>)
 801a8d6:	f240 3253 	movw	r2, #851	; 0x353
 801a8da:	498d      	ldr	r1, [pc, #564]	; (801ab10 <tcp_split_unsent_seg+0x280>)
 801a8dc:	488b      	ldr	r0, [pc, #556]	; (801ab0c <tcp_split_unsent_seg+0x27c>)
 801a8de:	f006 fc2f 	bl	8021140 <iprintf>
    return ERR_VAL;
 801a8e2:	f06f 0305 	mvn.w	r3, #5
 801a8e6:	e109      	b.n	801aafc <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 801a8e8:	697b      	ldr	r3, [r7, #20]
 801a8ea:	891b      	ldrh	r3, [r3, #8]
 801a8ec:	887a      	ldrh	r2, [r7, #2]
 801a8ee:	429a      	cmp	r2, r3
 801a8f0:	d301      	bcc.n	801a8f6 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801a8f2:	2300      	movs	r3, #0
 801a8f4:	e102      	b.n	801aafc <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801a8f6:	687b      	ldr	r3, [r7, #4]
 801a8f8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a8fa:	887a      	ldrh	r2, [r7, #2]
 801a8fc:	429a      	cmp	r2, r3
 801a8fe:	d906      	bls.n	801a90e <tcp_split_unsent_seg+0x7e>
 801a900:	4b80      	ldr	r3, [pc, #512]	; (801ab04 <tcp_split_unsent_seg+0x274>)
 801a902:	f240 325b 	movw	r2, #859	; 0x35b
 801a906:	4983      	ldr	r1, [pc, #524]	; (801ab14 <tcp_split_unsent_seg+0x284>)
 801a908:	4880      	ldr	r0, [pc, #512]	; (801ab0c <tcp_split_unsent_seg+0x27c>)
 801a90a:	f006 fc19 	bl	8021140 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801a90e:	697b      	ldr	r3, [r7, #20]
 801a910:	891b      	ldrh	r3, [r3, #8]
 801a912:	2b00      	cmp	r3, #0
 801a914:	d106      	bne.n	801a924 <tcp_split_unsent_seg+0x94>
 801a916:	4b7b      	ldr	r3, [pc, #492]	; (801ab04 <tcp_split_unsent_seg+0x274>)
 801a918:	f44f 7257 	mov.w	r2, #860	; 0x35c
 801a91c:	497e      	ldr	r1, [pc, #504]	; (801ab18 <tcp_split_unsent_seg+0x288>)
 801a91e:	487b      	ldr	r0, [pc, #492]	; (801ab0c <tcp_split_unsent_seg+0x27c>)
 801a920:	f006 fc0e 	bl	8021140 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 801a924:	697b      	ldr	r3, [r7, #20]
 801a926:	7a9b      	ldrb	r3, [r3, #10]
 801a928:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801a92a:	7bfb      	ldrb	r3, [r7, #15]
 801a92c:	009b      	lsls	r3, r3, #2
 801a92e:	b2db      	uxtb	r3, r3
 801a930:	f003 0304 	and.w	r3, r3, #4
 801a934:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 801a936:	697b      	ldr	r3, [r7, #20]
 801a938:	891a      	ldrh	r2, [r3, #8]
 801a93a:	887b      	ldrh	r3, [r7, #2]
 801a93c:	1ad3      	subs	r3, r2, r3
 801a93e:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801a940:	7bbb      	ldrb	r3, [r7, #14]
 801a942:	b29a      	uxth	r2, r3
 801a944:	89bb      	ldrh	r3, [r7, #12]
 801a946:	4413      	add	r3, r2
 801a948:	b29b      	uxth	r3, r3
 801a94a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801a94e:	4619      	mov	r1, r3
 801a950:	2036      	movs	r0, #54	; 0x36
 801a952:	f7f9 f8f9 	bl	8013b48 <pbuf_alloc>
 801a956:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801a958:	693b      	ldr	r3, [r7, #16]
 801a95a:	2b00      	cmp	r3, #0
 801a95c:	f000 80b7 	beq.w	801aace <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801a960:	697b      	ldr	r3, [r7, #20]
 801a962:	685b      	ldr	r3, [r3, #4]
 801a964:	891a      	ldrh	r2, [r3, #8]
 801a966:	697b      	ldr	r3, [r7, #20]
 801a968:	891b      	ldrh	r3, [r3, #8]
 801a96a:	1ad3      	subs	r3, r2, r3
 801a96c:	b29a      	uxth	r2, r3
 801a96e:	887b      	ldrh	r3, [r7, #2]
 801a970:	4413      	add	r3, r2
 801a972:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801a974:	697b      	ldr	r3, [r7, #20]
 801a976:	6858      	ldr	r0, [r3, #4]
 801a978:	693b      	ldr	r3, [r7, #16]
 801a97a:	685a      	ldr	r2, [r3, #4]
 801a97c:	7bbb      	ldrb	r3, [r7, #14]
 801a97e:	18d1      	adds	r1, r2, r3
 801a980:	897b      	ldrh	r3, [r7, #10]
 801a982:	89ba      	ldrh	r2, [r7, #12]
 801a984:	f7f9 fdf8 	bl	8014578 <pbuf_copy_partial>
 801a988:	4603      	mov	r3, r0
 801a98a:	461a      	mov	r2, r3
 801a98c:	89bb      	ldrh	r3, [r7, #12]
 801a98e:	4293      	cmp	r3, r2
 801a990:	f040 809f 	bne.w	801aad2 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801a994:	697b      	ldr	r3, [r7, #20]
 801a996:	68db      	ldr	r3, [r3, #12]
 801a998:	899b      	ldrh	r3, [r3, #12]
 801a99a:	b29b      	uxth	r3, r3
 801a99c:	4618      	mov	r0, r3
 801a99e:	f7f5 fa3b 	bl	800fe18 <lwip_htons>
 801a9a2:	4603      	mov	r3, r0
 801a9a4:	b2db      	uxtb	r3, r3
 801a9a6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801a9aa:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 801a9ac:	2300      	movs	r3, #0
 801a9ae:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 801a9b0:	7efb      	ldrb	r3, [r7, #27]
 801a9b2:	f003 0308 	and.w	r3, r3, #8
 801a9b6:	2b00      	cmp	r3, #0
 801a9b8:	d007      	beq.n	801a9ca <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801a9ba:	7efb      	ldrb	r3, [r7, #27]
 801a9bc:	f023 0308 	bic.w	r3, r3, #8
 801a9c0:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801a9c2:	7ebb      	ldrb	r3, [r7, #26]
 801a9c4:	f043 0308 	orr.w	r3, r3, #8
 801a9c8:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801a9ca:	7efb      	ldrb	r3, [r7, #27]
 801a9cc:	f003 0301 	and.w	r3, r3, #1
 801a9d0:	2b00      	cmp	r3, #0
 801a9d2:	d007      	beq.n	801a9e4 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 801a9d4:	7efb      	ldrb	r3, [r7, #27]
 801a9d6:	f023 0301 	bic.w	r3, r3, #1
 801a9da:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 801a9dc:	7ebb      	ldrb	r3, [r7, #26]
 801a9de:	f043 0301 	orr.w	r3, r3, #1
 801a9e2:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801a9e4:	697b      	ldr	r3, [r7, #20]
 801a9e6:	68db      	ldr	r3, [r3, #12]
 801a9e8:	685b      	ldr	r3, [r3, #4]
 801a9ea:	4618      	mov	r0, r3
 801a9ec:	f7f5 fa29 	bl	800fe42 <lwip_htonl>
 801a9f0:	4602      	mov	r2, r0
 801a9f2:	887b      	ldrh	r3, [r7, #2]
 801a9f4:	18d1      	adds	r1, r2, r3
 801a9f6:	7eba      	ldrb	r2, [r7, #26]
 801a9f8:	7bfb      	ldrb	r3, [r7, #15]
 801a9fa:	9300      	str	r3, [sp, #0]
 801a9fc:	460b      	mov	r3, r1
 801a9fe:	6939      	ldr	r1, [r7, #16]
 801aa00:	6878      	ldr	r0, [r7, #4]
 801aa02:	f7ff fa4d 	bl	8019ea0 <tcp_create_segment>
 801aa06:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 801aa08:	69fb      	ldr	r3, [r7, #28]
 801aa0a:	2b00      	cmp	r3, #0
 801aa0c:	d063      	beq.n	801aad6 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801aa0e:	697b      	ldr	r3, [r7, #20]
 801aa10:	685b      	ldr	r3, [r3, #4]
 801aa12:	4618      	mov	r0, r3
 801aa14:	f7f9 fc38 	bl	8014288 <pbuf_clen>
 801aa18:	4603      	mov	r3, r0
 801aa1a:	461a      	mov	r2, r3
 801aa1c:	687b      	ldr	r3, [r7, #4]
 801aa1e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801aa22:	1a9b      	subs	r3, r3, r2
 801aa24:	b29a      	uxth	r2, r3
 801aa26:	687b      	ldr	r3, [r7, #4]
 801aa28:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801aa2c:	697b      	ldr	r3, [r7, #20]
 801aa2e:	6858      	ldr	r0, [r3, #4]
 801aa30:	697b      	ldr	r3, [r7, #20]
 801aa32:	685b      	ldr	r3, [r3, #4]
 801aa34:	891a      	ldrh	r2, [r3, #8]
 801aa36:	89bb      	ldrh	r3, [r7, #12]
 801aa38:	1ad3      	subs	r3, r2, r3
 801aa3a:	b29b      	uxth	r3, r3
 801aa3c:	4619      	mov	r1, r3
 801aa3e:	f7f9 f9dd 	bl	8013dfc <pbuf_realloc>
  useg->len -= remainder;
 801aa42:	697b      	ldr	r3, [r7, #20]
 801aa44:	891a      	ldrh	r2, [r3, #8]
 801aa46:	89bb      	ldrh	r3, [r7, #12]
 801aa48:	1ad3      	subs	r3, r2, r3
 801aa4a:	b29a      	uxth	r2, r3
 801aa4c:	697b      	ldr	r3, [r7, #20]
 801aa4e:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801aa50:	697b      	ldr	r3, [r7, #20]
 801aa52:	68db      	ldr	r3, [r3, #12]
 801aa54:	899b      	ldrh	r3, [r3, #12]
 801aa56:	b29c      	uxth	r4, r3
 801aa58:	7efb      	ldrb	r3, [r7, #27]
 801aa5a:	b29b      	uxth	r3, r3
 801aa5c:	4618      	mov	r0, r3
 801aa5e:	f7f5 f9db 	bl	800fe18 <lwip_htons>
 801aa62:	4603      	mov	r3, r0
 801aa64:	461a      	mov	r2, r3
 801aa66:	697b      	ldr	r3, [r7, #20]
 801aa68:	68db      	ldr	r3, [r3, #12]
 801aa6a:	4322      	orrs	r2, r4
 801aa6c:	b292      	uxth	r2, r2
 801aa6e:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801aa70:	697b      	ldr	r3, [r7, #20]
 801aa72:	685b      	ldr	r3, [r3, #4]
 801aa74:	4618      	mov	r0, r3
 801aa76:	f7f9 fc07 	bl	8014288 <pbuf_clen>
 801aa7a:	4603      	mov	r3, r0
 801aa7c:	461a      	mov	r2, r3
 801aa7e:	687b      	ldr	r3, [r7, #4]
 801aa80:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801aa84:	4413      	add	r3, r2
 801aa86:	b29a      	uxth	r2, r3
 801aa88:	687b      	ldr	r3, [r7, #4]
 801aa8a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801aa8e:	69fb      	ldr	r3, [r7, #28]
 801aa90:	685b      	ldr	r3, [r3, #4]
 801aa92:	4618      	mov	r0, r3
 801aa94:	f7f9 fbf8 	bl	8014288 <pbuf_clen>
 801aa98:	4603      	mov	r3, r0
 801aa9a:	461a      	mov	r2, r3
 801aa9c:	687b      	ldr	r3, [r7, #4]
 801aa9e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801aaa2:	4413      	add	r3, r2
 801aaa4:	b29a      	uxth	r2, r3
 801aaa6:	687b      	ldr	r3, [r7, #4]
 801aaa8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801aaac:	697b      	ldr	r3, [r7, #20]
 801aaae:	681a      	ldr	r2, [r3, #0]
 801aab0:	69fb      	ldr	r3, [r7, #28]
 801aab2:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 801aab4:	697b      	ldr	r3, [r7, #20]
 801aab6:	69fa      	ldr	r2, [r7, #28]
 801aab8:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801aaba:	69fb      	ldr	r3, [r7, #28]
 801aabc:	681b      	ldr	r3, [r3, #0]
 801aabe:	2b00      	cmp	r3, #0
 801aac0:	d103      	bne.n	801aaca <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801aac2:	687b      	ldr	r3, [r7, #4]
 801aac4:	2200      	movs	r2, #0
 801aac6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801aaca:	2300      	movs	r3, #0
 801aacc:	e016      	b.n	801aafc <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801aace:	bf00      	nop
 801aad0:	e002      	b.n	801aad8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801aad2:	bf00      	nop
 801aad4:	e000      	b.n	801aad8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801aad6:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801aad8:	69fb      	ldr	r3, [r7, #28]
 801aada:	2b00      	cmp	r3, #0
 801aadc:	d006      	beq.n	801aaec <tcp_split_unsent_seg+0x25c>
 801aade:	4b09      	ldr	r3, [pc, #36]	; (801ab04 <tcp_split_unsent_seg+0x274>)
 801aae0:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 801aae4:	490d      	ldr	r1, [pc, #52]	; (801ab1c <tcp_split_unsent_seg+0x28c>)
 801aae6:	4809      	ldr	r0, [pc, #36]	; (801ab0c <tcp_split_unsent_seg+0x27c>)
 801aae8:	f006 fb2a 	bl	8021140 <iprintf>
  if (p != NULL) {
 801aaec:	693b      	ldr	r3, [r7, #16]
 801aaee:	2b00      	cmp	r3, #0
 801aaf0:	d002      	beq.n	801aaf8 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801aaf2:	6938      	ldr	r0, [r7, #16]
 801aaf4:	f7f9 fb3a 	bl	801416c <pbuf_free>
  }

  return ERR_MEM;
 801aaf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 801aafc:	4618      	mov	r0, r3
 801aafe:	3724      	adds	r7, #36	; 0x24
 801ab00:	46bd      	mov	sp, r7
 801ab02:	bd90      	pop	{r4, r7, pc}
 801ab04:	08026180 	.word	0x08026180
 801ab08:	08026534 	.word	0x08026534
 801ab0c:	080261f4 	.word	0x080261f4
 801ab10:	08026558 	.word	0x08026558
 801ab14:	0802657c 	.word	0x0802657c
 801ab18:	0802658c 	.word	0x0802658c
 801ab1c:	0802659c 	.word	0x0802659c

0801ab20 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801ab20:	b590      	push	{r4, r7, lr}
 801ab22:	b085      	sub	sp, #20
 801ab24:	af00      	add	r7, sp, #0
 801ab26:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801ab28:	687b      	ldr	r3, [r7, #4]
 801ab2a:	2b00      	cmp	r3, #0
 801ab2c:	d106      	bne.n	801ab3c <tcp_send_fin+0x1c>
 801ab2e:	4b21      	ldr	r3, [pc, #132]	; (801abb4 <tcp_send_fin+0x94>)
 801ab30:	f240 32eb 	movw	r2, #1003	; 0x3eb
 801ab34:	4920      	ldr	r1, [pc, #128]	; (801abb8 <tcp_send_fin+0x98>)
 801ab36:	4821      	ldr	r0, [pc, #132]	; (801abbc <tcp_send_fin+0x9c>)
 801ab38:	f006 fb02 	bl	8021140 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 801ab3c:	687b      	ldr	r3, [r7, #4]
 801ab3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ab40:	2b00      	cmp	r3, #0
 801ab42:	d02e      	beq.n	801aba2 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801ab44:	687b      	ldr	r3, [r7, #4]
 801ab46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ab48:	60fb      	str	r3, [r7, #12]
 801ab4a:	e002      	b.n	801ab52 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801ab4c:	68fb      	ldr	r3, [r7, #12]
 801ab4e:	681b      	ldr	r3, [r3, #0]
 801ab50:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801ab52:	68fb      	ldr	r3, [r7, #12]
 801ab54:	681b      	ldr	r3, [r3, #0]
 801ab56:	2b00      	cmp	r3, #0
 801ab58:	d1f8      	bne.n	801ab4c <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801ab5a:	68fb      	ldr	r3, [r7, #12]
 801ab5c:	68db      	ldr	r3, [r3, #12]
 801ab5e:	899b      	ldrh	r3, [r3, #12]
 801ab60:	b29b      	uxth	r3, r3
 801ab62:	4618      	mov	r0, r3
 801ab64:	f7f5 f958 	bl	800fe18 <lwip_htons>
 801ab68:	4603      	mov	r3, r0
 801ab6a:	b2db      	uxtb	r3, r3
 801ab6c:	f003 0307 	and.w	r3, r3, #7
 801ab70:	2b00      	cmp	r3, #0
 801ab72:	d116      	bne.n	801aba2 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801ab74:	68fb      	ldr	r3, [r7, #12]
 801ab76:	68db      	ldr	r3, [r3, #12]
 801ab78:	899b      	ldrh	r3, [r3, #12]
 801ab7a:	b29c      	uxth	r4, r3
 801ab7c:	2001      	movs	r0, #1
 801ab7e:	f7f5 f94b 	bl	800fe18 <lwip_htons>
 801ab82:	4603      	mov	r3, r0
 801ab84:	461a      	mov	r2, r3
 801ab86:	68fb      	ldr	r3, [r7, #12]
 801ab88:	68db      	ldr	r3, [r3, #12]
 801ab8a:	4322      	orrs	r2, r4
 801ab8c:	b292      	uxth	r2, r2
 801ab8e:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801ab90:	687b      	ldr	r3, [r7, #4]
 801ab92:	8b5b      	ldrh	r3, [r3, #26]
 801ab94:	f043 0320 	orr.w	r3, r3, #32
 801ab98:	b29a      	uxth	r2, r3
 801ab9a:	687b      	ldr	r3, [r7, #4]
 801ab9c:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801ab9e:	2300      	movs	r3, #0
 801aba0:	e004      	b.n	801abac <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801aba2:	2101      	movs	r1, #1
 801aba4:	6878      	ldr	r0, [r7, #4]
 801aba6:	f000 f80b 	bl	801abc0 <tcp_enqueue_flags>
 801abaa:	4603      	mov	r3, r0
}
 801abac:	4618      	mov	r0, r3
 801abae:	3714      	adds	r7, #20
 801abb0:	46bd      	mov	sp, r7
 801abb2:	bd90      	pop	{r4, r7, pc}
 801abb4:	08026180 	.word	0x08026180
 801abb8:	080265a8 	.word	0x080265a8
 801abbc:	080261f4 	.word	0x080261f4

0801abc0 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801abc0:	b580      	push	{r7, lr}
 801abc2:	b08a      	sub	sp, #40	; 0x28
 801abc4:	af02      	add	r7, sp, #8
 801abc6:	6078      	str	r0, [r7, #4]
 801abc8:	460b      	mov	r3, r1
 801abca:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801abcc:	2300      	movs	r3, #0
 801abce:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801abd0:	2300      	movs	r3, #0
 801abd2:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801abd4:	78fb      	ldrb	r3, [r7, #3]
 801abd6:	f003 0303 	and.w	r3, r3, #3
 801abda:	2b00      	cmp	r3, #0
 801abdc:	d106      	bne.n	801abec <tcp_enqueue_flags+0x2c>
 801abde:	4b67      	ldr	r3, [pc, #412]	; (801ad7c <tcp_enqueue_flags+0x1bc>)
 801abe0:	f240 4212 	movw	r2, #1042	; 0x412
 801abe4:	4966      	ldr	r1, [pc, #408]	; (801ad80 <tcp_enqueue_flags+0x1c0>)
 801abe6:	4867      	ldr	r0, [pc, #412]	; (801ad84 <tcp_enqueue_flags+0x1c4>)
 801abe8:	f006 faaa 	bl	8021140 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801abec:	687b      	ldr	r3, [r7, #4]
 801abee:	2b00      	cmp	r3, #0
 801abf0:	d106      	bne.n	801ac00 <tcp_enqueue_flags+0x40>
 801abf2:	4b62      	ldr	r3, [pc, #392]	; (801ad7c <tcp_enqueue_flags+0x1bc>)
 801abf4:	f240 4213 	movw	r2, #1043	; 0x413
 801abf8:	4963      	ldr	r1, [pc, #396]	; (801ad88 <tcp_enqueue_flags+0x1c8>)
 801abfa:	4862      	ldr	r0, [pc, #392]	; (801ad84 <tcp_enqueue_flags+0x1c4>)
 801abfc:	f006 faa0 	bl	8021140 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801ac00:	78fb      	ldrb	r3, [r7, #3]
 801ac02:	f003 0302 	and.w	r3, r3, #2
 801ac06:	2b00      	cmp	r3, #0
 801ac08:	d001      	beq.n	801ac0e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801ac0a:	2301      	movs	r3, #1
 801ac0c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801ac0e:	7ffb      	ldrb	r3, [r7, #31]
 801ac10:	009b      	lsls	r3, r3, #2
 801ac12:	b2db      	uxtb	r3, r3
 801ac14:	f003 0304 	and.w	r3, r3, #4
 801ac18:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801ac1a:	7dfb      	ldrb	r3, [r7, #23]
 801ac1c:	b29b      	uxth	r3, r3
 801ac1e:	f44f 7220 	mov.w	r2, #640	; 0x280
 801ac22:	4619      	mov	r1, r3
 801ac24:	2036      	movs	r0, #54	; 0x36
 801ac26:	f7f8 ff8f 	bl	8013b48 <pbuf_alloc>
 801ac2a:	6138      	str	r0, [r7, #16]
 801ac2c:	693b      	ldr	r3, [r7, #16]
 801ac2e:	2b00      	cmp	r3, #0
 801ac30:	d109      	bne.n	801ac46 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801ac32:	687b      	ldr	r3, [r7, #4]
 801ac34:	8b5b      	ldrh	r3, [r3, #26]
 801ac36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ac3a:	b29a      	uxth	r2, r3
 801ac3c:	687b      	ldr	r3, [r7, #4]
 801ac3e:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801ac40:	f04f 33ff 	mov.w	r3, #4294967295
 801ac44:	e095      	b.n	801ad72 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801ac46:	693b      	ldr	r3, [r7, #16]
 801ac48:	895a      	ldrh	r2, [r3, #10]
 801ac4a:	7dfb      	ldrb	r3, [r7, #23]
 801ac4c:	b29b      	uxth	r3, r3
 801ac4e:	429a      	cmp	r2, r3
 801ac50:	d206      	bcs.n	801ac60 <tcp_enqueue_flags+0xa0>
 801ac52:	4b4a      	ldr	r3, [pc, #296]	; (801ad7c <tcp_enqueue_flags+0x1bc>)
 801ac54:	f240 423a 	movw	r2, #1082	; 0x43a
 801ac58:	494c      	ldr	r1, [pc, #304]	; (801ad8c <tcp_enqueue_flags+0x1cc>)
 801ac5a:	484a      	ldr	r0, [pc, #296]	; (801ad84 <tcp_enqueue_flags+0x1c4>)
 801ac5c:	f006 fa70 	bl	8021140 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801ac60:	687b      	ldr	r3, [r7, #4]
 801ac62:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 801ac64:	78fa      	ldrb	r2, [r7, #3]
 801ac66:	7ffb      	ldrb	r3, [r7, #31]
 801ac68:	9300      	str	r3, [sp, #0]
 801ac6a:	460b      	mov	r3, r1
 801ac6c:	6939      	ldr	r1, [r7, #16]
 801ac6e:	6878      	ldr	r0, [r7, #4]
 801ac70:	f7ff f916 	bl	8019ea0 <tcp_create_segment>
 801ac74:	60f8      	str	r0, [r7, #12]
 801ac76:	68fb      	ldr	r3, [r7, #12]
 801ac78:	2b00      	cmp	r3, #0
 801ac7a:	d109      	bne.n	801ac90 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801ac7c:	687b      	ldr	r3, [r7, #4]
 801ac7e:	8b5b      	ldrh	r3, [r3, #26]
 801ac80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ac84:	b29a      	uxth	r2, r3
 801ac86:	687b      	ldr	r3, [r7, #4]
 801ac88:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801ac8a:	f04f 33ff 	mov.w	r3, #4294967295
 801ac8e:	e070      	b.n	801ad72 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801ac90:	68fb      	ldr	r3, [r7, #12]
 801ac92:	68db      	ldr	r3, [r3, #12]
 801ac94:	f003 0303 	and.w	r3, r3, #3
 801ac98:	2b00      	cmp	r3, #0
 801ac9a:	d006      	beq.n	801acaa <tcp_enqueue_flags+0xea>
 801ac9c:	4b37      	ldr	r3, [pc, #220]	; (801ad7c <tcp_enqueue_flags+0x1bc>)
 801ac9e:	f240 4242 	movw	r2, #1090	; 0x442
 801aca2:	493b      	ldr	r1, [pc, #236]	; (801ad90 <tcp_enqueue_flags+0x1d0>)
 801aca4:	4837      	ldr	r0, [pc, #220]	; (801ad84 <tcp_enqueue_flags+0x1c4>)
 801aca6:	f006 fa4b 	bl	8021140 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801acaa:	68fb      	ldr	r3, [r7, #12]
 801acac:	891b      	ldrh	r3, [r3, #8]
 801acae:	2b00      	cmp	r3, #0
 801acb0:	d006      	beq.n	801acc0 <tcp_enqueue_flags+0x100>
 801acb2:	4b32      	ldr	r3, [pc, #200]	; (801ad7c <tcp_enqueue_flags+0x1bc>)
 801acb4:	f240 4243 	movw	r2, #1091	; 0x443
 801acb8:	4936      	ldr	r1, [pc, #216]	; (801ad94 <tcp_enqueue_flags+0x1d4>)
 801acba:	4832      	ldr	r0, [pc, #200]	; (801ad84 <tcp_enqueue_flags+0x1c4>)
 801acbc:	f006 fa40 	bl	8021140 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801acc0:	687b      	ldr	r3, [r7, #4]
 801acc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801acc4:	2b00      	cmp	r3, #0
 801acc6:	d103      	bne.n	801acd0 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801acc8:	687b      	ldr	r3, [r7, #4]
 801acca:	68fa      	ldr	r2, [r7, #12]
 801accc:	66da      	str	r2, [r3, #108]	; 0x6c
 801acce:	e00d      	b.n	801acec <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801acd0:	687b      	ldr	r3, [r7, #4]
 801acd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801acd4:	61bb      	str	r3, [r7, #24]
 801acd6:	e002      	b.n	801acde <tcp_enqueue_flags+0x11e>
 801acd8:	69bb      	ldr	r3, [r7, #24]
 801acda:	681b      	ldr	r3, [r3, #0]
 801acdc:	61bb      	str	r3, [r7, #24]
 801acde:	69bb      	ldr	r3, [r7, #24]
 801ace0:	681b      	ldr	r3, [r3, #0]
 801ace2:	2b00      	cmp	r3, #0
 801ace4:	d1f8      	bne.n	801acd8 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801ace6:	69bb      	ldr	r3, [r7, #24]
 801ace8:	68fa      	ldr	r2, [r7, #12]
 801acea:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801acec:	687b      	ldr	r3, [r7, #4]
 801acee:	2200      	movs	r2, #0
 801acf0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801acf4:	78fb      	ldrb	r3, [r7, #3]
 801acf6:	f003 0302 	and.w	r3, r3, #2
 801acfa:	2b00      	cmp	r3, #0
 801acfc:	d104      	bne.n	801ad08 <tcp_enqueue_flags+0x148>
 801acfe:	78fb      	ldrb	r3, [r7, #3]
 801ad00:	f003 0301 	and.w	r3, r3, #1
 801ad04:	2b00      	cmp	r3, #0
 801ad06:	d004      	beq.n	801ad12 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 801ad08:	687b      	ldr	r3, [r7, #4]
 801ad0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801ad0c:	1c5a      	adds	r2, r3, #1
 801ad0e:	687b      	ldr	r3, [r7, #4]
 801ad10:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801ad12:	78fb      	ldrb	r3, [r7, #3]
 801ad14:	f003 0301 	and.w	r3, r3, #1
 801ad18:	2b00      	cmp	r3, #0
 801ad1a:	d006      	beq.n	801ad2a <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 801ad1c:	687b      	ldr	r3, [r7, #4]
 801ad1e:	8b5b      	ldrh	r3, [r3, #26]
 801ad20:	f043 0320 	orr.w	r3, r3, #32
 801ad24:	b29a      	uxth	r2, r3
 801ad26:	687b      	ldr	r3, [r7, #4]
 801ad28:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801ad2a:	68fb      	ldr	r3, [r7, #12]
 801ad2c:	685b      	ldr	r3, [r3, #4]
 801ad2e:	4618      	mov	r0, r3
 801ad30:	f7f9 faaa 	bl	8014288 <pbuf_clen>
 801ad34:	4603      	mov	r3, r0
 801ad36:	461a      	mov	r2, r3
 801ad38:	687b      	ldr	r3, [r7, #4]
 801ad3a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801ad3e:	4413      	add	r3, r2
 801ad40:	b29a      	uxth	r2, r3
 801ad42:	687b      	ldr	r3, [r7, #4]
 801ad44:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801ad48:	687b      	ldr	r3, [r7, #4]
 801ad4a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801ad4e:	2b00      	cmp	r3, #0
 801ad50:	d00e      	beq.n	801ad70 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801ad52:	687b      	ldr	r3, [r7, #4]
 801ad54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ad56:	2b00      	cmp	r3, #0
 801ad58:	d10a      	bne.n	801ad70 <tcp_enqueue_flags+0x1b0>
 801ad5a:	687b      	ldr	r3, [r7, #4]
 801ad5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ad5e:	2b00      	cmp	r3, #0
 801ad60:	d106      	bne.n	801ad70 <tcp_enqueue_flags+0x1b0>
 801ad62:	4b06      	ldr	r3, [pc, #24]	; (801ad7c <tcp_enqueue_flags+0x1bc>)
 801ad64:	f240 4266 	movw	r2, #1126	; 0x466
 801ad68:	490b      	ldr	r1, [pc, #44]	; (801ad98 <tcp_enqueue_flags+0x1d8>)
 801ad6a:	4806      	ldr	r0, [pc, #24]	; (801ad84 <tcp_enqueue_flags+0x1c4>)
 801ad6c:	f006 f9e8 	bl	8021140 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801ad70:	2300      	movs	r3, #0
}
 801ad72:	4618      	mov	r0, r3
 801ad74:	3720      	adds	r7, #32
 801ad76:	46bd      	mov	sp, r7
 801ad78:	bd80      	pop	{r7, pc}
 801ad7a:	bf00      	nop
 801ad7c:	08026180 	.word	0x08026180
 801ad80:	080265c4 	.word	0x080265c4
 801ad84:	080261f4 	.word	0x080261f4
 801ad88:	0802661c 	.word	0x0802661c
 801ad8c:	0802663c 	.word	0x0802663c
 801ad90:	08026678 	.word	0x08026678
 801ad94:	08026690 	.word	0x08026690
 801ad98:	080266bc 	.word	0x080266bc

0801ad9c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801ad9c:	b5b0      	push	{r4, r5, r7, lr}
 801ad9e:	b08a      	sub	sp, #40	; 0x28
 801ada0:	af00      	add	r7, sp, #0
 801ada2:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801ada4:	687b      	ldr	r3, [r7, #4]
 801ada6:	2b00      	cmp	r3, #0
 801ada8:	d106      	bne.n	801adb8 <tcp_output+0x1c>
 801adaa:	4ba0      	ldr	r3, [pc, #640]	; (801b02c <tcp_output+0x290>)
 801adac:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801adb0:	499f      	ldr	r1, [pc, #636]	; (801b030 <tcp_output+0x294>)
 801adb2:	48a0      	ldr	r0, [pc, #640]	; (801b034 <tcp_output+0x298>)
 801adb4:	f006 f9c4 	bl	8021140 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801adb8:	687b      	ldr	r3, [r7, #4]
 801adba:	7d1b      	ldrb	r3, [r3, #20]
 801adbc:	2b01      	cmp	r3, #1
 801adbe:	d106      	bne.n	801adce <tcp_output+0x32>
 801adc0:	4b9a      	ldr	r3, [pc, #616]	; (801b02c <tcp_output+0x290>)
 801adc2:	f240 42e4 	movw	r2, #1252	; 0x4e4
 801adc6:	499c      	ldr	r1, [pc, #624]	; (801b038 <tcp_output+0x29c>)
 801adc8:	489a      	ldr	r0, [pc, #616]	; (801b034 <tcp_output+0x298>)
 801adca:	f006 f9b9 	bl	8021140 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801adce:	4b9b      	ldr	r3, [pc, #620]	; (801b03c <tcp_output+0x2a0>)
 801add0:	681b      	ldr	r3, [r3, #0]
 801add2:	687a      	ldr	r2, [r7, #4]
 801add4:	429a      	cmp	r2, r3
 801add6:	d101      	bne.n	801addc <tcp_output+0x40>
    return ERR_OK;
 801add8:	2300      	movs	r3, #0
 801adda:	e1d2      	b.n	801b182 <tcp_output+0x3e6>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801addc:	687b      	ldr	r3, [r7, #4]
 801adde:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801ade2:	687b      	ldr	r3, [r7, #4]
 801ade4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801ade8:	429a      	cmp	r2, r3
 801adea:	d203      	bcs.n	801adf4 <tcp_output+0x58>
 801adec:	687b      	ldr	r3, [r7, #4]
 801adee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801adf2:	e002      	b.n	801adfa <tcp_output+0x5e>
 801adf4:	687b      	ldr	r3, [r7, #4]
 801adf6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801adfa:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801adfc:	687b      	ldr	r3, [r7, #4]
 801adfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ae00:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801ae02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ae04:	2b00      	cmp	r3, #0
 801ae06:	d10b      	bne.n	801ae20 <tcp_output+0x84>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801ae08:	687b      	ldr	r3, [r7, #4]
 801ae0a:	8b5b      	ldrh	r3, [r3, #26]
 801ae0c:	f003 0302 	and.w	r3, r3, #2
 801ae10:	2b00      	cmp	r3, #0
 801ae12:	f000 81a9 	beq.w	801b168 <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 801ae16:	6878      	ldr	r0, [r7, #4]
 801ae18:	f000 fdd8 	bl	801b9cc <tcp_send_empty_ack>
 801ae1c:	4603      	mov	r3, r0
 801ae1e:	e1b0      	b.n	801b182 <tcp_output+0x3e6>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801ae20:	6879      	ldr	r1, [r7, #4]
 801ae22:	687b      	ldr	r3, [r7, #4]
 801ae24:	3304      	adds	r3, #4
 801ae26:	461a      	mov	r2, r3
 801ae28:	6878      	ldr	r0, [r7, #4]
 801ae2a:	f7ff f81d 	bl	8019e68 <tcp_route>
 801ae2e:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801ae30:	697b      	ldr	r3, [r7, #20]
 801ae32:	2b00      	cmp	r3, #0
 801ae34:	d102      	bne.n	801ae3c <tcp_output+0xa0>
    return ERR_RTE;
 801ae36:	f06f 0303 	mvn.w	r3, #3
 801ae3a:	e1a2      	b.n	801b182 <tcp_output+0x3e6>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801ae3c:	687b      	ldr	r3, [r7, #4]
 801ae3e:	2b00      	cmp	r3, #0
 801ae40:	d003      	beq.n	801ae4a <tcp_output+0xae>
 801ae42:	687b      	ldr	r3, [r7, #4]
 801ae44:	681b      	ldr	r3, [r3, #0]
 801ae46:	2b00      	cmp	r3, #0
 801ae48:	d111      	bne.n	801ae6e <tcp_output+0xd2>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801ae4a:	697b      	ldr	r3, [r7, #20]
 801ae4c:	2b00      	cmp	r3, #0
 801ae4e:	d002      	beq.n	801ae56 <tcp_output+0xba>
 801ae50:	697b      	ldr	r3, [r7, #20]
 801ae52:	3304      	adds	r3, #4
 801ae54:	e000      	b.n	801ae58 <tcp_output+0xbc>
 801ae56:	2300      	movs	r3, #0
 801ae58:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801ae5a:	693b      	ldr	r3, [r7, #16]
 801ae5c:	2b00      	cmp	r3, #0
 801ae5e:	d102      	bne.n	801ae66 <tcp_output+0xca>
      return ERR_RTE;
 801ae60:	f06f 0303 	mvn.w	r3, #3
 801ae64:	e18d      	b.n	801b182 <tcp_output+0x3e6>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801ae66:	693b      	ldr	r3, [r7, #16]
 801ae68:	681a      	ldr	r2, [r3, #0]
 801ae6a:	687b      	ldr	r3, [r7, #4]
 801ae6c:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801ae6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ae70:	68db      	ldr	r3, [r3, #12]
 801ae72:	685b      	ldr	r3, [r3, #4]
 801ae74:	4618      	mov	r0, r3
 801ae76:	f7f4 ffe4 	bl	800fe42 <lwip_htonl>
 801ae7a:	4602      	mov	r2, r0
 801ae7c:	687b      	ldr	r3, [r7, #4]
 801ae7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801ae80:	1ad3      	subs	r3, r2, r3
 801ae82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801ae84:	8912      	ldrh	r2, [r2, #8]
 801ae86:	4413      	add	r3, r2
 801ae88:	69ba      	ldr	r2, [r7, #24]
 801ae8a:	429a      	cmp	r2, r3
 801ae8c:	d227      	bcs.n	801aede <tcp_output+0x142>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801ae8e:	687b      	ldr	r3, [r7, #4]
 801ae90:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801ae94:	461a      	mov	r2, r3
 801ae96:	69bb      	ldr	r3, [r7, #24]
 801ae98:	4293      	cmp	r3, r2
 801ae9a:	d114      	bne.n	801aec6 <tcp_output+0x12a>
 801ae9c:	687b      	ldr	r3, [r7, #4]
 801ae9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801aea0:	2b00      	cmp	r3, #0
 801aea2:	d110      	bne.n	801aec6 <tcp_output+0x12a>
 801aea4:	687b      	ldr	r3, [r7, #4]
 801aea6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801aeaa:	2b00      	cmp	r3, #0
 801aeac:	d10b      	bne.n	801aec6 <tcp_output+0x12a>
      pcb->persist_cnt = 0;
 801aeae:	687b      	ldr	r3, [r7, #4]
 801aeb0:	2200      	movs	r2, #0
 801aeb2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 801aeb6:	687b      	ldr	r3, [r7, #4]
 801aeb8:	2201      	movs	r2, #1
 801aeba:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 801aebe:	687b      	ldr	r3, [r7, #4]
 801aec0:	2200      	movs	r2, #0
 801aec2:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801aec6:	687b      	ldr	r3, [r7, #4]
 801aec8:	8b5b      	ldrh	r3, [r3, #26]
 801aeca:	f003 0302 	and.w	r3, r3, #2
 801aece:	2b00      	cmp	r3, #0
 801aed0:	f000 814c 	beq.w	801b16c <tcp_output+0x3d0>
      return tcp_send_empty_ack(pcb);
 801aed4:	6878      	ldr	r0, [r7, #4]
 801aed6:	f000 fd79 	bl	801b9cc <tcp_send_empty_ack>
 801aeda:	4603      	mov	r3, r0
 801aedc:	e151      	b.n	801b182 <tcp_output+0x3e6>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801aede:	687b      	ldr	r3, [r7, #4]
 801aee0:	2200      	movs	r2, #0
 801aee2:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801aee6:	687b      	ldr	r3, [r7, #4]
 801aee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801aeea:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801aeec:	6a3b      	ldr	r3, [r7, #32]
 801aeee:	2b00      	cmp	r3, #0
 801aef0:	f000 811b 	beq.w	801b12a <tcp_output+0x38e>
    for (; useg->next != NULL; useg = useg->next);
 801aef4:	e002      	b.n	801aefc <tcp_output+0x160>
 801aef6:	6a3b      	ldr	r3, [r7, #32]
 801aef8:	681b      	ldr	r3, [r3, #0]
 801aefa:	623b      	str	r3, [r7, #32]
 801aefc:	6a3b      	ldr	r3, [r7, #32]
 801aefe:	681b      	ldr	r3, [r3, #0]
 801af00:	2b00      	cmp	r3, #0
 801af02:	d1f8      	bne.n	801aef6 <tcp_output+0x15a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801af04:	e111      	b.n	801b12a <tcp_output+0x38e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801af06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801af08:	68db      	ldr	r3, [r3, #12]
 801af0a:	899b      	ldrh	r3, [r3, #12]
 801af0c:	b29b      	uxth	r3, r3
 801af0e:	4618      	mov	r0, r3
 801af10:	f7f4 ff82 	bl	800fe18 <lwip_htons>
 801af14:	4603      	mov	r3, r0
 801af16:	b2db      	uxtb	r3, r3
 801af18:	f003 0304 	and.w	r3, r3, #4
 801af1c:	2b00      	cmp	r3, #0
 801af1e:	d006      	beq.n	801af2e <tcp_output+0x192>
 801af20:	4b42      	ldr	r3, [pc, #264]	; (801b02c <tcp_output+0x290>)
 801af22:	f240 5237 	movw	r2, #1335	; 0x537
 801af26:	4946      	ldr	r1, [pc, #280]	; (801b040 <tcp_output+0x2a4>)
 801af28:	4842      	ldr	r0, [pc, #264]	; (801b034 <tcp_output+0x298>)
 801af2a:	f006 f909 	bl	8021140 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801af2e:	687b      	ldr	r3, [r7, #4]
 801af30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801af32:	2b00      	cmp	r3, #0
 801af34:	d01f      	beq.n	801af76 <tcp_output+0x1da>
 801af36:	687b      	ldr	r3, [r7, #4]
 801af38:	8b5b      	ldrh	r3, [r3, #26]
 801af3a:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801af3e:	2b00      	cmp	r3, #0
 801af40:	d119      	bne.n	801af76 <tcp_output+0x1da>
 801af42:	687b      	ldr	r3, [r7, #4]
 801af44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801af46:	2b00      	cmp	r3, #0
 801af48:	d00b      	beq.n	801af62 <tcp_output+0x1c6>
 801af4a:	687b      	ldr	r3, [r7, #4]
 801af4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801af4e:	681b      	ldr	r3, [r3, #0]
 801af50:	2b00      	cmp	r3, #0
 801af52:	d110      	bne.n	801af76 <tcp_output+0x1da>
 801af54:	687b      	ldr	r3, [r7, #4]
 801af56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801af58:	891a      	ldrh	r2, [r3, #8]
 801af5a:	687b      	ldr	r3, [r7, #4]
 801af5c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801af5e:	429a      	cmp	r2, r3
 801af60:	d209      	bcs.n	801af76 <tcp_output+0x1da>
 801af62:	687b      	ldr	r3, [r7, #4]
 801af64:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801af68:	2b00      	cmp	r3, #0
 801af6a:	d004      	beq.n	801af76 <tcp_output+0x1da>
 801af6c:	687b      	ldr	r3, [r7, #4]
 801af6e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801af72:	2b08      	cmp	r3, #8
 801af74:	d901      	bls.n	801af7a <tcp_output+0x1de>
 801af76:	2301      	movs	r3, #1
 801af78:	e000      	b.n	801af7c <tcp_output+0x1e0>
 801af7a:	2300      	movs	r3, #0
 801af7c:	2b00      	cmp	r3, #0
 801af7e:	d106      	bne.n	801af8e <tcp_output+0x1f2>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801af80:	687b      	ldr	r3, [r7, #4]
 801af82:	8b5b      	ldrh	r3, [r3, #26]
 801af84:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801af88:	2b00      	cmp	r3, #0
 801af8a:	f000 80e3 	beq.w	801b154 <tcp_output+0x3b8>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801af8e:	687b      	ldr	r3, [r7, #4]
 801af90:	7d1b      	ldrb	r3, [r3, #20]
 801af92:	2b02      	cmp	r3, #2
 801af94:	d00d      	beq.n	801afb2 <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801af96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801af98:	68db      	ldr	r3, [r3, #12]
 801af9a:	899b      	ldrh	r3, [r3, #12]
 801af9c:	b29c      	uxth	r4, r3
 801af9e:	2010      	movs	r0, #16
 801afa0:	f7f4 ff3a 	bl	800fe18 <lwip_htons>
 801afa4:	4603      	mov	r3, r0
 801afa6:	461a      	mov	r2, r3
 801afa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801afaa:	68db      	ldr	r3, [r3, #12]
 801afac:	4322      	orrs	r2, r4
 801afae:	b292      	uxth	r2, r2
 801afb0:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801afb2:	697a      	ldr	r2, [r7, #20]
 801afb4:	6879      	ldr	r1, [r7, #4]
 801afb6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801afb8:	f000 f908 	bl	801b1cc <tcp_output_segment>
 801afbc:	4603      	mov	r3, r0
 801afbe:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801afc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801afc4:	2b00      	cmp	r3, #0
 801afc6:	d009      	beq.n	801afdc <tcp_output+0x240>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801afc8:	687b      	ldr	r3, [r7, #4]
 801afca:	8b5b      	ldrh	r3, [r3, #26]
 801afcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801afd0:	b29a      	uxth	r2, r3
 801afd2:	687b      	ldr	r3, [r7, #4]
 801afd4:	835a      	strh	r2, [r3, #26]
      return err;
 801afd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801afda:	e0d2      	b.n	801b182 <tcp_output+0x3e6>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801afdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801afde:	681a      	ldr	r2, [r3, #0]
 801afe0:	687b      	ldr	r3, [r7, #4]
 801afe2:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801afe4:	687b      	ldr	r3, [r7, #4]
 801afe6:	7d1b      	ldrb	r3, [r3, #20]
 801afe8:	2b02      	cmp	r3, #2
 801afea:	d006      	beq.n	801affa <tcp_output+0x25e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801afec:	687b      	ldr	r3, [r7, #4]
 801afee:	8b5b      	ldrh	r3, [r3, #26]
 801aff0:	f023 0303 	bic.w	r3, r3, #3
 801aff4:	b29a      	uxth	r2, r3
 801aff6:	687b      	ldr	r3, [r7, #4]
 801aff8:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801affa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801affc:	68db      	ldr	r3, [r3, #12]
 801affe:	685b      	ldr	r3, [r3, #4]
 801b000:	4618      	mov	r0, r3
 801b002:	f7f4 ff1e 	bl	800fe42 <lwip_htonl>
 801b006:	4604      	mov	r4, r0
 801b008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b00a:	891b      	ldrh	r3, [r3, #8]
 801b00c:	461d      	mov	r5, r3
 801b00e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b010:	68db      	ldr	r3, [r3, #12]
 801b012:	899b      	ldrh	r3, [r3, #12]
 801b014:	b29b      	uxth	r3, r3
 801b016:	4618      	mov	r0, r3
 801b018:	f7f4 fefe 	bl	800fe18 <lwip_htons>
 801b01c:	4603      	mov	r3, r0
 801b01e:	b2db      	uxtb	r3, r3
 801b020:	f003 0303 	and.w	r3, r3, #3
 801b024:	2b00      	cmp	r3, #0
 801b026:	d00d      	beq.n	801b044 <tcp_output+0x2a8>
 801b028:	2301      	movs	r3, #1
 801b02a:	e00c      	b.n	801b046 <tcp_output+0x2aa>
 801b02c:	08026180 	.word	0x08026180
 801b030:	080266e4 	.word	0x080266e4
 801b034:	080261f4 	.word	0x080261f4
 801b038:	080266fc 	.word	0x080266fc
 801b03c:	24048e9c 	.word	0x24048e9c
 801b040:	08026724 	.word	0x08026724
 801b044:	2300      	movs	r3, #0
 801b046:	442b      	add	r3, r5
 801b048:	4423      	add	r3, r4
 801b04a:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801b04c:	687b      	ldr	r3, [r7, #4]
 801b04e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801b050:	68bb      	ldr	r3, [r7, #8]
 801b052:	1ad3      	subs	r3, r2, r3
 801b054:	2b00      	cmp	r3, #0
 801b056:	da02      	bge.n	801b05e <tcp_output+0x2c2>
      pcb->snd_nxt = snd_nxt;
 801b058:	687b      	ldr	r3, [r7, #4]
 801b05a:	68ba      	ldr	r2, [r7, #8]
 801b05c:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801b05e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b060:	891b      	ldrh	r3, [r3, #8]
 801b062:	461c      	mov	r4, r3
 801b064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b066:	68db      	ldr	r3, [r3, #12]
 801b068:	899b      	ldrh	r3, [r3, #12]
 801b06a:	b29b      	uxth	r3, r3
 801b06c:	4618      	mov	r0, r3
 801b06e:	f7f4 fed3 	bl	800fe18 <lwip_htons>
 801b072:	4603      	mov	r3, r0
 801b074:	b2db      	uxtb	r3, r3
 801b076:	f003 0303 	and.w	r3, r3, #3
 801b07a:	2b00      	cmp	r3, #0
 801b07c:	d001      	beq.n	801b082 <tcp_output+0x2e6>
 801b07e:	2301      	movs	r3, #1
 801b080:	e000      	b.n	801b084 <tcp_output+0x2e8>
 801b082:	2300      	movs	r3, #0
 801b084:	4423      	add	r3, r4
 801b086:	2b00      	cmp	r3, #0
 801b088:	d049      	beq.n	801b11e <tcp_output+0x382>
      seg->next = NULL;
 801b08a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b08c:	2200      	movs	r2, #0
 801b08e:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801b090:	687b      	ldr	r3, [r7, #4]
 801b092:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b094:	2b00      	cmp	r3, #0
 801b096:	d105      	bne.n	801b0a4 <tcp_output+0x308>
        pcb->unacked = seg;
 801b098:	687b      	ldr	r3, [r7, #4]
 801b09a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b09c:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 801b09e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b0a0:	623b      	str	r3, [r7, #32]
 801b0a2:	e03f      	b.n	801b124 <tcp_output+0x388>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801b0a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b0a6:	68db      	ldr	r3, [r3, #12]
 801b0a8:	685b      	ldr	r3, [r3, #4]
 801b0aa:	4618      	mov	r0, r3
 801b0ac:	f7f4 fec9 	bl	800fe42 <lwip_htonl>
 801b0b0:	4604      	mov	r4, r0
 801b0b2:	6a3b      	ldr	r3, [r7, #32]
 801b0b4:	68db      	ldr	r3, [r3, #12]
 801b0b6:	685b      	ldr	r3, [r3, #4]
 801b0b8:	4618      	mov	r0, r3
 801b0ba:	f7f4 fec2 	bl	800fe42 <lwip_htonl>
 801b0be:	4603      	mov	r3, r0
 801b0c0:	1ae3      	subs	r3, r4, r3
 801b0c2:	2b00      	cmp	r3, #0
 801b0c4:	da24      	bge.n	801b110 <tcp_output+0x374>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801b0c6:	687b      	ldr	r3, [r7, #4]
 801b0c8:	3370      	adds	r3, #112	; 0x70
 801b0ca:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801b0cc:	e002      	b.n	801b0d4 <tcp_output+0x338>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801b0ce:	69fb      	ldr	r3, [r7, #28]
 801b0d0:	681b      	ldr	r3, [r3, #0]
 801b0d2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801b0d4:	69fb      	ldr	r3, [r7, #28]
 801b0d6:	681b      	ldr	r3, [r3, #0]
 801b0d8:	2b00      	cmp	r3, #0
 801b0da:	d011      	beq.n	801b100 <tcp_output+0x364>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801b0dc:	69fb      	ldr	r3, [r7, #28]
 801b0de:	681b      	ldr	r3, [r3, #0]
 801b0e0:	68db      	ldr	r3, [r3, #12]
 801b0e2:	685b      	ldr	r3, [r3, #4]
 801b0e4:	4618      	mov	r0, r3
 801b0e6:	f7f4 feac 	bl	800fe42 <lwip_htonl>
 801b0ea:	4604      	mov	r4, r0
 801b0ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b0ee:	68db      	ldr	r3, [r3, #12]
 801b0f0:	685b      	ldr	r3, [r3, #4]
 801b0f2:	4618      	mov	r0, r3
 801b0f4:	f7f4 fea5 	bl	800fe42 <lwip_htonl>
 801b0f8:	4603      	mov	r3, r0
 801b0fa:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801b0fc:	2b00      	cmp	r3, #0
 801b0fe:	dbe6      	blt.n	801b0ce <tcp_output+0x332>
          }
          seg->next = (*cur_seg);
 801b100:	69fb      	ldr	r3, [r7, #28]
 801b102:	681a      	ldr	r2, [r3, #0]
 801b104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b106:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801b108:	69fb      	ldr	r3, [r7, #28]
 801b10a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b10c:	601a      	str	r2, [r3, #0]
 801b10e:	e009      	b.n	801b124 <tcp_output+0x388>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801b110:	6a3b      	ldr	r3, [r7, #32]
 801b112:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b114:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801b116:	6a3b      	ldr	r3, [r7, #32]
 801b118:	681b      	ldr	r3, [r3, #0]
 801b11a:	623b      	str	r3, [r7, #32]
 801b11c:	e002      	b.n	801b124 <tcp_output+0x388>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801b11e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801b120:	f7fb ff1a 	bl	8016f58 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801b124:	687b      	ldr	r3, [r7, #4]
 801b126:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b128:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 801b12a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b12c:	2b00      	cmp	r3, #0
 801b12e:	d012      	beq.n	801b156 <tcp_output+0x3ba>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801b130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b132:	68db      	ldr	r3, [r3, #12]
 801b134:	685b      	ldr	r3, [r3, #4]
 801b136:	4618      	mov	r0, r3
 801b138:	f7f4 fe83 	bl	800fe42 <lwip_htonl>
 801b13c:	4602      	mov	r2, r0
 801b13e:	687b      	ldr	r3, [r7, #4]
 801b140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801b142:	1ad3      	subs	r3, r2, r3
 801b144:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b146:	8912      	ldrh	r2, [r2, #8]
 801b148:	4413      	add	r3, r2
  while (seg != NULL &&
 801b14a:	69ba      	ldr	r2, [r7, #24]
 801b14c:	429a      	cmp	r2, r3
 801b14e:	f4bf aeda 	bcs.w	801af06 <tcp_output+0x16a>
 801b152:	e000      	b.n	801b156 <tcp_output+0x3ba>
      break;
 801b154:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801b156:	687b      	ldr	r3, [r7, #4]
 801b158:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b15a:	2b00      	cmp	r3, #0
 801b15c:	d108      	bne.n	801b170 <tcp_output+0x3d4>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801b15e:	687b      	ldr	r3, [r7, #4]
 801b160:	2200      	movs	r2, #0
 801b162:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801b166:	e004      	b.n	801b172 <tcp_output+0x3d6>
    goto output_done;
 801b168:	bf00      	nop
 801b16a:	e002      	b.n	801b172 <tcp_output+0x3d6>
    goto output_done;
 801b16c:	bf00      	nop
 801b16e:	e000      	b.n	801b172 <tcp_output+0x3d6>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801b170:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801b172:	687b      	ldr	r3, [r7, #4]
 801b174:	8b5b      	ldrh	r3, [r3, #26]
 801b176:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801b17a:	b29a      	uxth	r2, r3
 801b17c:	687b      	ldr	r3, [r7, #4]
 801b17e:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801b180:	2300      	movs	r3, #0
}
 801b182:	4618      	mov	r0, r3
 801b184:	3728      	adds	r7, #40	; 0x28
 801b186:	46bd      	mov	sp, r7
 801b188:	bdb0      	pop	{r4, r5, r7, pc}
 801b18a:	bf00      	nop

0801b18c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801b18c:	b580      	push	{r7, lr}
 801b18e:	b082      	sub	sp, #8
 801b190:	af00      	add	r7, sp, #0
 801b192:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801b194:	687b      	ldr	r3, [r7, #4]
 801b196:	2b00      	cmp	r3, #0
 801b198:	d106      	bne.n	801b1a8 <tcp_output_segment_busy+0x1c>
 801b19a:	4b09      	ldr	r3, [pc, #36]	; (801b1c0 <tcp_output_segment_busy+0x34>)
 801b19c:	f240 529a 	movw	r2, #1434	; 0x59a
 801b1a0:	4908      	ldr	r1, [pc, #32]	; (801b1c4 <tcp_output_segment_busy+0x38>)
 801b1a2:	4809      	ldr	r0, [pc, #36]	; (801b1c8 <tcp_output_segment_busy+0x3c>)
 801b1a4:	f005 ffcc 	bl	8021140 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801b1a8:	687b      	ldr	r3, [r7, #4]
 801b1aa:	685b      	ldr	r3, [r3, #4]
 801b1ac:	7b9b      	ldrb	r3, [r3, #14]
 801b1ae:	2b01      	cmp	r3, #1
 801b1b0:	d001      	beq.n	801b1b6 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801b1b2:	2301      	movs	r3, #1
 801b1b4:	e000      	b.n	801b1b8 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801b1b6:	2300      	movs	r3, #0
}
 801b1b8:	4618      	mov	r0, r3
 801b1ba:	3708      	adds	r7, #8
 801b1bc:	46bd      	mov	sp, r7
 801b1be:	bd80      	pop	{r7, pc}
 801b1c0:	08026180 	.word	0x08026180
 801b1c4:	0802673c 	.word	0x0802673c
 801b1c8:	080261f4 	.word	0x080261f4

0801b1cc <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801b1cc:	b5b0      	push	{r4, r5, r7, lr}
 801b1ce:	b08c      	sub	sp, #48	; 0x30
 801b1d0:	af04      	add	r7, sp, #16
 801b1d2:	60f8      	str	r0, [r7, #12]
 801b1d4:	60b9      	str	r1, [r7, #8]
 801b1d6:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801b1d8:	68fb      	ldr	r3, [r7, #12]
 801b1da:	2b00      	cmp	r3, #0
 801b1dc:	d106      	bne.n	801b1ec <tcp_output_segment+0x20>
 801b1de:	4b64      	ldr	r3, [pc, #400]	; (801b370 <tcp_output_segment+0x1a4>)
 801b1e0:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 801b1e4:	4963      	ldr	r1, [pc, #396]	; (801b374 <tcp_output_segment+0x1a8>)
 801b1e6:	4864      	ldr	r0, [pc, #400]	; (801b378 <tcp_output_segment+0x1ac>)
 801b1e8:	f005 ffaa 	bl	8021140 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801b1ec:	68bb      	ldr	r3, [r7, #8]
 801b1ee:	2b00      	cmp	r3, #0
 801b1f0:	d106      	bne.n	801b200 <tcp_output_segment+0x34>
 801b1f2:	4b5f      	ldr	r3, [pc, #380]	; (801b370 <tcp_output_segment+0x1a4>)
 801b1f4:	f240 52b9 	movw	r2, #1465	; 0x5b9
 801b1f8:	4960      	ldr	r1, [pc, #384]	; (801b37c <tcp_output_segment+0x1b0>)
 801b1fa:	485f      	ldr	r0, [pc, #380]	; (801b378 <tcp_output_segment+0x1ac>)
 801b1fc:	f005 ffa0 	bl	8021140 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801b200:	687b      	ldr	r3, [r7, #4]
 801b202:	2b00      	cmp	r3, #0
 801b204:	d106      	bne.n	801b214 <tcp_output_segment+0x48>
 801b206:	4b5a      	ldr	r3, [pc, #360]	; (801b370 <tcp_output_segment+0x1a4>)
 801b208:	f240 52ba 	movw	r2, #1466	; 0x5ba
 801b20c:	495c      	ldr	r1, [pc, #368]	; (801b380 <tcp_output_segment+0x1b4>)
 801b20e:	485a      	ldr	r0, [pc, #360]	; (801b378 <tcp_output_segment+0x1ac>)
 801b210:	f005 ff96 	bl	8021140 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801b214:	68f8      	ldr	r0, [r7, #12]
 801b216:	f7ff ffb9 	bl	801b18c <tcp_output_segment_busy>
 801b21a:	4603      	mov	r3, r0
 801b21c:	2b00      	cmp	r3, #0
 801b21e:	d001      	beq.n	801b224 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801b220:	2300      	movs	r3, #0
 801b222:	e0a0      	b.n	801b366 <tcp_output_segment+0x19a>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801b224:	68bb      	ldr	r3, [r7, #8]
 801b226:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801b228:	68fb      	ldr	r3, [r7, #12]
 801b22a:	68dc      	ldr	r4, [r3, #12]
 801b22c:	4610      	mov	r0, r2
 801b22e:	f7f4 fe08 	bl	800fe42 <lwip_htonl>
 801b232:	4603      	mov	r3, r0
 801b234:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801b236:	68bb      	ldr	r3, [r7, #8]
 801b238:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801b23a:	68fb      	ldr	r3, [r7, #12]
 801b23c:	68dc      	ldr	r4, [r3, #12]
 801b23e:	4610      	mov	r0, r2
 801b240:	f7f4 fdea 	bl	800fe18 <lwip_htons>
 801b244:	4603      	mov	r3, r0
 801b246:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801b248:	68bb      	ldr	r3, [r7, #8]
 801b24a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b24c:	68ba      	ldr	r2, [r7, #8]
 801b24e:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801b250:	441a      	add	r2, r3
 801b252:	68bb      	ldr	r3, [r7, #8]
 801b254:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801b256:	68fb      	ldr	r3, [r7, #12]
 801b258:	68db      	ldr	r3, [r3, #12]
 801b25a:	3314      	adds	r3, #20
 801b25c:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801b25e:	68fb      	ldr	r3, [r7, #12]
 801b260:	7a9b      	ldrb	r3, [r3, #10]
 801b262:	f003 0301 	and.w	r3, r3, #1
 801b266:	2b00      	cmp	r3, #0
 801b268:	d015      	beq.n	801b296 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801b26a:	68bb      	ldr	r3, [r7, #8]
 801b26c:	3304      	adds	r3, #4
 801b26e:	461a      	mov	r2, r3
 801b270:	6879      	ldr	r1, [r7, #4]
 801b272:	f44f 7006 	mov.w	r0, #536	; 0x218
 801b276:	f7fc fa33 	bl	80176e0 <tcp_eff_send_mss_netif>
 801b27a:	4603      	mov	r3, r0
 801b27c:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801b27e:	8b7b      	ldrh	r3, [r7, #26]
 801b280:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 801b284:	4618      	mov	r0, r3
 801b286:	f7f4 fddc 	bl	800fe42 <lwip_htonl>
 801b28a:	4602      	mov	r2, r0
 801b28c:	69fb      	ldr	r3, [r7, #28]
 801b28e:	601a      	str	r2, [r3, #0]
    opts += 1;
 801b290:	69fb      	ldr	r3, [r7, #28]
 801b292:	3304      	adds	r3, #4
 801b294:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801b296:	68bb      	ldr	r3, [r7, #8]
 801b298:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801b29c:	2b00      	cmp	r3, #0
 801b29e:	da02      	bge.n	801b2a6 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801b2a0:	68bb      	ldr	r3, [r7, #8]
 801b2a2:	2200      	movs	r2, #0
 801b2a4:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801b2a6:	68bb      	ldr	r3, [r7, #8]
 801b2a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801b2aa:	2b00      	cmp	r3, #0
 801b2ac:	d10c      	bne.n	801b2c8 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801b2ae:	4b35      	ldr	r3, [pc, #212]	; (801b384 <tcp_output_segment+0x1b8>)
 801b2b0:	681a      	ldr	r2, [r3, #0]
 801b2b2:	68bb      	ldr	r3, [r7, #8]
 801b2b4:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801b2b6:	68fb      	ldr	r3, [r7, #12]
 801b2b8:	68db      	ldr	r3, [r3, #12]
 801b2ba:	685b      	ldr	r3, [r3, #4]
 801b2bc:	4618      	mov	r0, r3
 801b2be:	f7f4 fdc0 	bl	800fe42 <lwip_htonl>
 801b2c2:	4602      	mov	r2, r0
 801b2c4:	68bb      	ldr	r3, [r7, #8]
 801b2c6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801b2c8:	68fb      	ldr	r3, [r7, #12]
 801b2ca:	68db      	ldr	r3, [r3, #12]
 801b2cc:	461a      	mov	r2, r3
 801b2ce:	68fb      	ldr	r3, [r7, #12]
 801b2d0:	685b      	ldr	r3, [r3, #4]
 801b2d2:	685b      	ldr	r3, [r3, #4]
 801b2d4:	1ad3      	subs	r3, r2, r3
 801b2d6:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801b2d8:	68fb      	ldr	r3, [r7, #12]
 801b2da:	685b      	ldr	r3, [r3, #4]
 801b2dc:	8959      	ldrh	r1, [r3, #10]
 801b2de:	68fb      	ldr	r3, [r7, #12]
 801b2e0:	685b      	ldr	r3, [r3, #4]
 801b2e2:	8b3a      	ldrh	r2, [r7, #24]
 801b2e4:	1a8a      	subs	r2, r1, r2
 801b2e6:	b292      	uxth	r2, r2
 801b2e8:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801b2ea:	68fb      	ldr	r3, [r7, #12]
 801b2ec:	685b      	ldr	r3, [r3, #4]
 801b2ee:	8919      	ldrh	r1, [r3, #8]
 801b2f0:	68fb      	ldr	r3, [r7, #12]
 801b2f2:	685b      	ldr	r3, [r3, #4]
 801b2f4:	8b3a      	ldrh	r2, [r7, #24]
 801b2f6:	1a8a      	subs	r2, r1, r2
 801b2f8:	b292      	uxth	r2, r2
 801b2fa:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801b2fc:	68fb      	ldr	r3, [r7, #12]
 801b2fe:	685b      	ldr	r3, [r3, #4]
 801b300:	68fa      	ldr	r2, [r7, #12]
 801b302:	68d2      	ldr	r2, [r2, #12]
 801b304:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801b306:	68fb      	ldr	r3, [r7, #12]
 801b308:	68db      	ldr	r3, [r3, #12]
 801b30a:	2200      	movs	r2, #0
 801b30c:	741a      	strb	r2, [r3, #16]
 801b30e:	2200      	movs	r2, #0
 801b310:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801b312:	68fb      	ldr	r3, [r7, #12]
 801b314:	68db      	ldr	r3, [r3, #12]
 801b316:	f103 0214 	add.w	r2, r3, #20
 801b31a:	68fb      	ldr	r3, [r7, #12]
 801b31c:	7a9b      	ldrb	r3, [r3, #10]
 801b31e:	009b      	lsls	r3, r3, #2
 801b320:	f003 0304 	and.w	r3, r3, #4
 801b324:	4413      	add	r3, r2
 801b326:	69fa      	ldr	r2, [r7, #28]
 801b328:	429a      	cmp	r2, r3
 801b32a:	d006      	beq.n	801b33a <tcp_output_segment+0x16e>
 801b32c:	4b10      	ldr	r3, [pc, #64]	; (801b370 <tcp_output_segment+0x1a4>)
 801b32e:	f240 621c 	movw	r2, #1564	; 0x61c
 801b332:	4915      	ldr	r1, [pc, #84]	; (801b388 <tcp_output_segment+0x1bc>)
 801b334:	4810      	ldr	r0, [pc, #64]	; (801b378 <tcp_output_segment+0x1ac>)
 801b336:	f005 ff03 	bl	8021140 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801b33a:	68fb      	ldr	r3, [r7, #12]
 801b33c:	6858      	ldr	r0, [r3, #4]
 801b33e:	68b9      	ldr	r1, [r7, #8]
 801b340:	68bb      	ldr	r3, [r7, #8]
 801b342:	1d1c      	adds	r4, r3, #4
 801b344:	68bb      	ldr	r3, [r7, #8]
 801b346:	7add      	ldrb	r5, [r3, #11]
 801b348:	68bb      	ldr	r3, [r7, #8]
 801b34a:	7a9b      	ldrb	r3, [r3, #10]
 801b34c:	687a      	ldr	r2, [r7, #4]
 801b34e:	9202      	str	r2, [sp, #8]
 801b350:	2206      	movs	r2, #6
 801b352:	9201      	str	r2, [sp, #4]
 801b354:	9300      	str	r3, [sp, #0]
 801b356:	462b      	mov	r3, r5
 801b358:	4622      	mov	r2, r4
 801b35a:	f7f6 fa0f 	bl	801177c <ip4_output_if>
 801b35e:	4603      	mov	r3, r0
 801b360:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801b362:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801b366:	4618      	mov	r0, r3
 801b368:	3720      	adds	r7, #32
 801b36a:	46bd      	mov	sp, r7
 801b36c:	bdb0      	pop	{r4, r5, r7, pc}
 801b36e:	bf00      	nop
 801b370:	08026180 	.word	0x08026180
 801b374:	08026764 	.word	0x08026764
 801b378:	080261f4 	.word	0x080261f4
 801b37c:	08026784 	.word	0x08026784
 801b380:	080267a4 	.word	0x080267a4
 801b384:	24048e8c 	.word	0x24048e8c
 801b388:	080267c8 	.word	0x080267c8

0801b38c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801b38c:	b5b0      	push	{r4, r5, r7, lr}
 801b38e:	b084      	sub	sp, #16
 801b390:	af00      	add	r7, sp, #0
 801b392:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801b394:	687b      	ldr	r3, [r7, #4]
 801b396:	2b00      	cmp	r3, #0
 801b398:	d106      	bne.n	801b3a8 <tcp_rexmit_rto_prepare+0x1c>
 801b39a:	4b31      	ldr	r3, [pc, #196]	; (801b460 <tcp_rexmit_rto_prepare+0xd4>)
 801b39c:	f240 6263 	movw	r2, #1635	; 0x663
 801b3a0:	4930      	ldr	r1, [pc, #192]	; (801b464 <tcp_rexmit_rto_prepare+0xd8>)
 801b3a2:	4831      	ldr	r0, [pc, #196]	; (801b468 <tcp_rexmit_rto_prepare+0xdc>)
 801b3a4:	f005 fecc 	bl	8021140 <iprintf>

  if (pcb->unacked == NULL) {
 801b3a8:	687b      	ldr	r3, [r7, #4]
 801b3aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b3ac:	2b00      	cmp	r3, #0
 801b3ae:	d102      	bne.n	801b3b6 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801b3b0:	f06f 0305 	mvn.w	r3, #5
 801b3b4:	e050      	b.n	801b458 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801b3b6:	687b      	ldr	r3, [r7, #4]
 801b3b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b3ba:	60fb      	str	r3, [r7, #12]
 801b3bc:	e00b      	b.n	801b3d6 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801b3be:	68f8      	ldr	r0, [r7, #12]
 801b3c0:	f7ff fee4 	bl	801b18c <tcp_output_segment_busy>
 801b3c4:	4603      	mov	r3, r0
 801b3c6:	2b00      	cmp	r3, #0
 801b3c8:	d002      	beq.n	801b3d0 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801b3ca:	f06f 0305 	mvn.w	r3, #5
 801b3ce:	e043      	b.n	801b458 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801b3d0:	68fb      	ldr	r3, [r7, #12]
 801b3d2:	681b      	ldr	r3, [r3, #0]
 801b3d4:	60fb      	str	r3, [r7, #12]
 801b3d6:	68fb      	ldr	r3, [r7, #12]
 801b3d8:	681b      	ldr	r3, [r3, #0]
 801b3da:	2b00      	cmp	r3, #0
 801b3dc:	d1ef      	bne.n	801b3be <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801b3de:	68f8      	ldr	r0, [r7, #12]
 801b3e0:	f7ff fed4 	bl	801b18c <tcp_output_segment_busy>
 801b3e4:	4603      	mov	r3, r0
 801b3e6:	2b00      	cmp	r3, #0
 801b3e8:	d002      	beq.n	801b3f0 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801b3ea:	f06f 0305 	mvn.w	r3, #5
 801b3ee:	e033      	b.n	801b458 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801b3f0:	687b      	ldr	r3, [r7, #4]
 801b3f2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801b3f4:	68fb      	ldr	r3, [r7, #12]
 801b3f6:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801b3f8:	687b      	ldr	r3, [r7, #4]
 801b3fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 801b3fc:	687b      	ldr	r3, [r7, #4]
 801b3fe:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801b400:	687b      	ldr	r3, [r7, #4]
 801b402:	2200      	movs	r2, #0
 801b404:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801b406:	687b      	ldr	r3, [r7, #4]
 801b408:	8b5b      	ldrh	r3, [r3, #26]
 801b40a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801b40e:	b29a      	uxth	r2, r3
 801b410:	687b      	ldr	r3, [r7, #4]
 801b412:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801b414:	68fb      	ldr	r3, [r7, #12]
 801b416:	68db      	ldr	r3, [r3, #12]
 801b418:	685b      	ldr	r3, [r3, #4]
 801b41a:	4618      	mov	r0, r3
 801b41c:	f7f4 fd11 	bl	800fe42 <lwip_htonl>
 801b420:	4604      	mov	r4, r0
 801b422:	68fb      	ldr	r3, [r7, #12]
 801b424:	891b      	ldrh	r3, [r3, #8]
 801b426:	461d      	mov	r5, r3
 801b428:	68fb      	ldr	r3, [r7, #12]
 801b42a:	68db      	ldr	r3, [r3, #12]
 801b42c:	899b      	ldrh	r3, [r3, #12]
 801b42e:	b29b      	uxth	r3, r3
 801b430:	4618      	mov	r0, r3
 801b432:	f7f4 fcf1 	bl	800fe18 <lwip_htons>
 801b436:	4603      	mov	r3, r0
 801b438:	b2db      	uxtb	r3, r3
 801b43a:	f003 0303 	and.w	r3, r3, #3
 801b43e:	2b00      	cmp	r3, #0
 801b440:	d001      	beq.n	801b446 <tcp_rexmit_rto_prepare+0xba>
 801b442:	2301      	movs	r3, #1
 801b444:	e000      	b.n	801b448 <tcp_rexmit_rto_prepare+0xbc>
 801b446:	2300      	movs	r3, #0
 801b448:	442b      	add	r3, r5
 801b44a:	18e2      	adds	r2, r4, r3
 801b44c:	687b      	ldr	r3, [r7, #4]
 801b44e:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801b450:	687b      	ldr	r3, [r7, #4]
 801b452:	2200      	movs	r2, #0
 801b454:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 801b456:	2300      	movs	r3, #0
}
 801b458:	4618      	mov	r0, r3
 801b45a:	3710      	adds	r7, #16
 801b45c:	46bd      	mov	sp, r7
 801b45e:	bdb0      	pop	{r4, r5, r7, pc}
 801b460:	08026180 	.word	0x08026180
 801b464:	080267dc 	.word	0x080267dc
 801b468:	080261f4 	.word	0x080261f4

0801b46c <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801b46c:	b580      	push	{r7, lr}
 801b46e:	b082      	sub	sp, #8
 801b470:	af00      	add	r7, sp, #0
 801b472:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801b474:	687b      	ldr	r3, [r7, #4]
 801b476:	2b00      	cmp	r3, #0
 801b478:	d106      	bne.n	801b488 <tcp_rexmit_rto_commit+0x1c>
 801b47a:	4b0d      	ldr	r3, [pc, #52]	; (801b4b0 <tcp_rexmit_rto_commit+0x44>)
 801b47c:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801b480:	490c      	ldr	r1, [pc, #48]	; (801b4b4 <tcp_rexmit_rto_commit+0x48>)
 801b482:	480d      	ldr	r0, [pc, #52]	; (801b4b8 <tcp_rexmit_rto_commit+0x4c>)
 801b484:	f005 fe5c 	bl	8021140 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801b488:	687b      	ldr	r3, [r7, #4]
 801b48a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801b48e:	2bff      	cmp	r3, #255	; 0xff
 801b490:	d007      	beq.n	801b4a2 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801b492:	687b      	ldr	r3, [r7, #4]
 801b494:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801b498:	3301      	adds	r3, #1
 801b49a:	b2da      	uxtb	r2, r3
 801b49c:	687b      	ldr	r3, [r7, #4]
 801b49e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801b4a2:	6878      	ldr	r0, [r7, #4]
 801b4a4:	f7ff fc7a 	bl	801ad9c <tcp_output>
}
 801b4a8:	bf00      	nop
 801b4aa:	3708      	adds	r7, #8
 801b4ac:	46bd      	mov	sp, r7
 801b4ae:	bd80      	pop	{r7, pc}
 801b4b0:	08026180 	.word	0x08026180
 801b4b4:	08026800 	.word	0x08026800
 801b4b8:	080261f4 	.word	0x080261f4

0801b4bc <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801b4bc:	b580      	push	{r7, lr}
 801b4be:	b082      	sub	sp, #8
 801b4c0:	af00      	add	r7, sp, #0
 801b4c2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801b4c4:	687b      	ldr	r3, [r7, #4]
 801b4c6:	2b00      	cmp	r3, #0
 801b4c8:	d106      	bne.n	801b4d8 <tcp_rexmit_rto+0x1c>
 801b4ca:	4b0a      	ldr	r3, [pc, #40]	; (801b4f4 <tcp_rexmit_rto+0x38>)
 801b4cc:	f240 62ad 	movw	r2, #1709	; 0x6ad
 801b4d0:	4909      	ldr	r1, [pc, #36]	; (801b4f8 <tcp_rexmit_rto+0x3c>)
 801b4d2:	480a      	ldr	r0, [pc, #40]	; (801b4fc <tcp_rexmit_rto+0x40>)
 801b4d4:	f005 fe34 	bl	8021140 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801b4d8:	6878      	ldr	r0, [r7, #4]
 801b4da:	f7ff ff57 	bl	801b38c <tcp_rexmit_rto_prepare>
 801b4de:	4603      	mov	r3, r0
 801b4e0:	2b00      	cmp	r3, #0
 801b4e2:	d102      	bne.n	801b4ea <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801b4e4:	6878      	ldr	r0, [r7, #4]
 801b4e6:	f7ff ffc1 	bl	801b46c <tcp_rexmit_rto_commit>
  }
}
 801b4ea:	bf00      	nop
 801b4ec:	3708      	adds	r7, #8
 801b4ee:	46bd      	mov	sp, r7
 801b4f0:	bd80      	pop	{r7, pc}
 801b4f2:	bf00      	nop
 801b4f4:	08026180 	.word	0x08026180
 801b4f8:	08026824 	.word	0x08026824
 801b4fc:	080261f4 	.word	0x080261f4

0801b500 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801b500:	b590      	push	{r4, r7, lr}
 801b502:	b085      	sub	sp, #20
 801b504:	af00      	add	r7, sp, #0
 801b506:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801b508:	687b      	ldr	r3, [r7, #4]
 801b50a:	2b00      	cmp	r3, #0
 801b50c:	d106      	bne.n	801b51c <tcp_rexmit+0x1c>
 801b50e:	4b2f      	ldr	r3, [pc, #188]	; (801b5cc <tcp_rexmit+0xcc>)
 801b510:	f240 62c1 	movw	r2, #1729	; 0x6c1
 801b514:	492e      	ldr	r1, [pc, #184]	; (801b5d0 <tcp_rexmit+0xd0>)
 801b516:	482f      	ldr	r0, [pc, #188]	; (801b5d4 <tcp_rexmit+0xd4>)
 801b518:	f005 fe12 	bl	8021140 <iprintf>

  if (pcb->unacked == NULL) {
 801b51c:	687b      	ldr	r3, [r7, #4]
 801b51e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b520:	2b00      	cmp	r3, #0
 801b522:	d102      	bne.n	801b52a <tcp_rexmit+0x2a>
    return ERR_VAL;
 801b524:	f06f 0305 	mvn.w	r3, #5
 801b528:	e04c      	b.n	801b5c4 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801b52a:	687b      	ldr	r3, [r7, #4]
 801b52c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b52e:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801b530:	68b8      	ldr	r0, [r7, #8]
 801b532:	f7ff fe2b 	bl	801b18c <tcp_output_segment_busy>
 801b536:	4603      	mov	r3, r0
 801b538:	2b00      	cmp	r3, #0
 801b53a:	d002      	beq.n	801b542 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801b53c:	f06f 0305 	mvn.w	r3, #5
 801b540:	e040      	b.n	801b5c4 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801b542:	68bb      	ldr	r3, [r7, #8]
 801b544:	681a      	ldr	r2, [r3, #0]
 801b546:	687b      	ldr	r3, [r7, #4]
 801b548:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 801b54a:	687b      	ldr	r3, [r7, #4]
 801b54c:	336c      	adds	r3, #108	; 0x6c
 801b54e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801b550:	e002      	b.n	801b558 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801b552:	68fb      	ldr	r3, [r7, #12]
 801b554:	681b      	ldr	r3, [r3, #0]
 801b556:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801b558:	68fb      	ldr	r3, [r7, #12]
 801b55a:	681b      	ldr	r3, [r3, #0]
 801b55c:	2b00      	cmp	r3, #0
 801b55e:	d011      	beq.n	801b584 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801b560:	68fb      	ldr	r3, [r7, #12]
 801b562:	681b      	ldr	r3, [r3, #0]
 801b564:	68db      	ldr	r3, [r3, #12]
 801b566:	685b      	ldr	r3, [r3, #4]
 801b568:	4618      	mov	r0, r3
 801b56a:	f7f4 fc6a 	bl	800fe42 <lwip_htonl>
 801b56e:	4604      	mov	r4, r0
 801b570:	68bb      	ldr	r3, [r7, #8]
 801b572:	68db      	ldr	r3, [r3, #12]
 801b574:	685b      	ldr	r3, [r3, #4]
 801b576:	4618      	mov	r0, r3
 801b578:	f7f4 fc63 	bl	800fe42 <lwip_htonl>
 801b57c:	4603      	mov	r3, r0
 801b57e:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801b580:	2b00      	cmp	r3, #0
 801b582:	dbe6      	blt.n	801b552 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801b584:	68fb      	ldr	r3, [r7, #12]
 801b586:	681a      	ldr	r2, [r3, #0]
 801b588:	68bb      	ldr	r3, [r7, #8]
 801b58a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801b58c:	68fb      	ldr	r3, [r7, #12]
 801b58e:	68ba      	ldr	r2, [r7, #8]
 801b590:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801b592:	68bb      	ldr	r3, [r7, #8]
 801b594:	681b      	ldr	r3, [r3, #0]
 801b596:	2b00      	cmp	r3, #0
 801b598:	d103      	bne.n	801b5a2 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801b59a:	687b      	ldr	r3, [r7, #4]
 801b59c:	2200      	movs	r2, #0
 801b59e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801b5a2:	687b      	ldr	r3, [r7, #4]
 801b5a4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801b5a8:	2bff      	cmp	r3, #255	; 0xff
 801b5aa:	d007      	beq.n	801b5bc <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801b5ac:	687b      	ldr	r3, [r7, #4]
 801b5ae:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801b5b2:	3301      	adds	r3, #1
 801b5b4:	b2da      	uxtb	r2, r3
 801b5b6:	687b      	ldr	r3, [r7, #4]
 801b5b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801b5bc:	687b      	ldr	r3, [r7, #4]
 801b5be:	2200      	movs	r2, #0
 801b5c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801b5c2:	2300      	movs	r3, #0
}
 801b5c4:	4618      	mov	r0, r3
 801b5c6:	3714      	adds	r7, #20
 801b5c8:	46bd      	mov	sp, r7
 801b5ca:	bd90      	pop	{r4, r7, pc}
 801b5cc:	08026180 	.word	0x08026180
 801b5d0:	08026840 	.word	0x08026840
 801b5d4:	080261f4 	.word	0x080261f4

0801b5d8 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801b5d8:	b580      	push	{r7, lr}
 801b5da:	b082      	sub	sp, #8
 801b5dc:	af00      	add	r7, sp, #0
 801b5de:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801b5e0:	687b      	ldr	r3, [r7, #4]
 801b5e2:	2b00      	cmp	r3, #0
 801b5e4:	d106      	bne.n	801b5f4 <tcp_rexmit_fast+0x1c>
 801b5e6:	4b2f      	ldr	r3, [pc, #188]	; (801b6a4 <tcp_rexmit_fast+0xcc>)
 801b5e8:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801b5ec:	492e      	ldr	r1, [pc, #184]	; (801b6a8 <tcp_rexmit_fast+0xd0>)
 801b5ee:	482f      	ldr	r0, [pc, #188]	; (801b6ac <tcp_rexmit_fast+0xd4>)
 801b5f0:	f005 fda6 	bl	8021140 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801b5f4:	687b      	ldr	r3, [r7, #4]
 801b5f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b5f8:	2b00      	cmp	r3, #0
 801b5fa:	d04f      	beq.n	801b69c <tcp_rexmit_fast+0xc4>
 801b5fc:	687b      	ldr	r3, [r7, #4]
 801b5fe:	8b5b      	ldrh	r3, [r3, #26]
 801b600:	f003 0304 	and.w	r3, r3, #4
 801b604:	2b00      	cmp	r3, #0
 801b606:	d149      	bne.n	801b69c <tcp_rexmit_fast+0xc4>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801b608:	6878      	ldr	r0, [r7, #4]
 801b60a:	f7ff ff79 	bl	801b500 <tcp_rexmit>
 801b60e:	4603      	mov	r3, r0
 801b610:	2b00      	cmp	r3, #0
 801b612:	d143      	bne.n	801b69c <tcp_rexmit_fast+0xc4>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801b614:	687b      	ldr	r3, [r7, #4]
 801b616:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801b61a:	687b      	ldr	r3, [r7, #4]
 801b61c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801b620:	429a      	cmp	r2, r3
 801b622:	d208      	bcs.n	801b636 <tcp_rexmit_fast+0x5e>
 801b624:	687b      	ldr	r3, [r7, #4]
 801b626:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801b62a:	2b00      	cmp	r3, #0
 801b62c:	da00      	bge.n	801b630 <tcp_rexmit_fast+0x58>
 801b62e:	3301      	adds	r3, #1
 801b630:	105b      	asrs	r3, r3, #1
 801b632:	b29b      	uxth	r3, r3
 801b634:	e007      	b.n	801b646 <tcp_rexmit_fast+0x6e>
 801b636:	687b      	ldr	r3, [r7, #4]
 801b638:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801b63c:	2b00      	cmp	r3, #0
 801b63e:	da00      	bge.n	801b642 <tcp_rexmit_fast+0x6a>
 801b640:	3301      	adds	r3, #1
 801b642:	105b      	asrs	r3, r3, #1
 801b644:	b29b      	uxth	r3, r3
 801b646:	687a      	ldr	r2, [r7, #4]
 801b648:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801b64c:	687b      	ldr	r3, [r7, #4]
 801b64e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801b652:	461a      	mov	r2, r3
 801b654:	687b      	ldr	r3, [r7, #4]
 801b656:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801b658:	005b      	lsls	r3, r3, #1
 801b65a:	429a      	cmp	r2, r3
 801b65c:	d206      	bcs.n	801b66c <tcp_rexmit_fast+0x94>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801b65e:	687b      	ldr	r3, [r7, #4]
 801b660:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801b662:	005b      	lsls	r3, r3, #1
 801b664:	b29a      	uxth	r2, r3
 801b666:	687b      	ldr	r3, [r7, #4]
 801b668:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801b66c:	687b      	ldr	r3, [r7, #4]
 801b66e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801b672:	687b      	ldr	r3, [r7, #4]
 801b674:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801b676:	4619      	mov	r1, r3
 801b678:	0049      	lsls	r1, r1, #1
 801b67a:	440b      	add	r3, r1
 801b67c:	b29b      	uxth	r3, r3
 801b67e:	4413      	add	r3, r2
 801b680:	b29a      	uxth	r2, r3
 801b682:	687b      	ldr	r3, [r7, #4]
 801b684:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 801b688:	687b      	ldr	r3, [r7, #4]
 801b68a:	8b5b      	ldrh	r3, [r3, #26]
 801b68c:	f043 0304 	orr.w	r3, r3, #4
 801b690:	b29a      	uxth	r2, r3
 801b692:	687b      	ldr	r3, [r7, #4]
 801b694:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801b696:	687b      	ldr	r3, [r7, #4]
 801b698:	2200      	movs	r2, #0
 801b69a:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 801b69c:	bf00      	nop
 801b69e:	3708      	adds	r7, #8
 801b6a0:	46bd      	mov	sp, r7
 801b6a2:	bd80      	pop	{r7, pc}
 801b6a4:	08026180 	.word	0x08026180
 801b6a8:	08026858 	.word	0x08026858
 801b6ac:	080261f4 	.word	0x080261f4

0801b6b0 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801b6b0:	b580      	push	{r7, lr}
 801b6b2:	b086      	sub	sp, #24
 801b6b4:	af00      	add	r7, sp, #0
 801b6b6:	60f8      	str	r0, [r7, #12]
 801b6b8:	607b      	str	r3, [r7, #4]
 801b6ba:	460b      	mov	r3, r1
 801b6bc:	817b      	strh	r3, [r7, #10]
 801b6be:	4613      	mov	r3, r2
 801b6c0:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801b6c2:	897a      	ldrh	r2, [r7, #10]
 801b6c4:	893b      	ldrh	r3, [r7, #8]
 801b6c6:	4413      	add	r3, r2
 801b6c8:	b29b      	uxth	r3, r3
 801b6ca:	3314      	adds	r3, #20
 801b6cc:	b29b      	uxth	r3, r3
 801b6ce:	f44f 7220 	mov.w	r2, #640	; 0x280
 801b6d2:	4619      	mov	r1, r3
 801b6d4:	2022      	movs	r0, #34	; 0x22
 801b6d6:	f7f8 fa37 	bl	8013b48 <pbuf_alloc>
 801b6da:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 801b6dc:	697b      	ldr	r3, [r7, #20]
 801b6de:	2b00      	cmp	r3, #0
 801b6e0:	d04e      	beq.n	801b780 <tcp_output_alloc_header_common+0xd0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801b6e2:	697b      	ldr	r3, [r7, #20]
 801b6e4:	895b      	ldrh	r3, [r3, #10]
 801b6e6:	461a      	mov	r2, r3
 801b6e8:	897b      	ldrh	r3, [r7, #10]
 801b6ea:	3314      	adds	r3, #20
 801b6ec:	429a      	cmp	r2, r3
 801b6ee:	da06      	bge.n	801b6fe <tcp_output_alloc_header_common+0x4e>
 801b6f0:	4b26      	ldr	r3, [pc, #152]	; (801b78c <tcp_output_alloc_header_common+0xdc>)
 801b6f2:	f240 7224 	movw	r2, #1828	; 0x724
 801b6f6:	4926      	ldr	r1, [pc, #152]	; (801b790 <tcp_output_alloc_header_common+0xe0>)
 801b6f8:	4826      	ldr	r0, [pc, #152]	; (801b794 <tcp_output_alloc_header_common+0xe4>)
 801b6fa:	f005 fd21 	bl	8021140 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801b6fe:	697b      	ldr	r3, [r7, #20]
 801b700:	685b      	ldr	r3, [r3, #4]
 801b702:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801b704:	8c3b      	ldrh	r3, [r7, #32]
 801b706:	4618      	mov	r0, r3
 801b708:	f7f4 fb86 	bl	800fe18 <lwip_htons>
 801b70c:	4603      	mov	r3, r0
 801b70e:	461a      	mov	r2, r3
 801b710:	693b      	ldr	r3, [r7, #16]
 801b712:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801b714:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801b716:	4618      	mov	r0, r3
 801b718:	f7f4 fb7e 	bl	800fe18 <lwip_htons>
 801b71c:	4603      	mov	r3, r0
 801b71e:	461a      	mov	r2, r3
 801b720:	693b      	ldr	r3, [r7, #16]
 801b722:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801b724:	693b      	ldr	r3, [r7, #16]
 801b726:	687a      	ldr	r2, [r7, #4]
 801b728:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801b72a:	68f8      	ldr	r0, [r7, #12]
 801b72c:	f7f4 fb89 	bl	800fe42 <lwip_htonl>
 801b730:	4602      	mov	r2, r0
 801b732:	693b      	ldr	r3, [r7, #16]
 801b734:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801b736:	897b      	ldrh	r3, [r7, #10]
 801b738:	089b      	lsrs	r3, r3, #2
 801b73a:	b29b      	uxth	r3, r3
 801b73c:	3305      	adds	r3, #5
 801b73e:	b29b      	uxth	r3, r3
 801b740:	031b      	lsls	r3, r3, #12
 801b742:	b29a      	uxth	r2, r3
 801b744:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801b748:	b29b      	uxth	r3, r3
 801b74a:	4313      	orrs	r3, r2
 801b74c:	b29b      	uxth	r3, r3
 801b74e:	4618      	mov	r0, r3
 801b750:	f7f4 fb62 	bl	800fe18 <lwip_htons>
 801b754:	4603      	mov	r3, r0
 801b756:	461a      	mov	r2, r3
 801b758:	693b      	ldr	r3, [r7, #16]
 801b75a:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801b75c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801b75e:	4618      	mov	r0, r3
 801b760:	f7f4 fb5a 	bl	800fe18 <lwip_htons>
 801b764:	4603      	mov	r3, r0
 801b766:	461a      	mov	r2, r3
 801b768:	693b      	ldr	r3, [r7, #16]
 801b76a:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801b76c:	693b      	ldr	r3, [r7, #16]
 801b76e:	2200      	movs	r2, #0
 801b770:	741a      	strb	r2, [r3, #16]
 801b772:	2200      	movs	r2, #0
 801b774:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801b776:	693b      	ldr	r3, [r7, #16]
 801b778:	2200      	movs	r2, #0
 801b77a:	749a      	strb	r2, [r3, #18]
 801b77c:	2200      	movs	r2, #0
 801b77e:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801b780:	697b      	ldr	r3, [r7, #20]
}
 801b782:	4618      	mov	r0, r3
 801b784:	3718      	adds	r7, #24
 801b786:	46bd      	mov	sp, r7
 801b788:	bd80      	pop	{r7, pc}
 801b78a:	bf00      	nop
 801b78c:	08026180 	.word	0x08026180
 801b790:	08026878 	.word	0x08026878
 801b794:	080261f4 	.word	0x080261f4

0801b798 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801b798:	b5b0      	push	{r4, r5, r7, lr}
 801b79a:	b08a      	sub	sp, #40	; 0x28
 801b79c:	af04      	add	r7, sp, #16
 801b79e:	60f8      	str	r0, [r7, #12]
 801b7a0:	607b      	str	r3, [r7, #4]
 801b7a2:	460b      	mov	r3, r1
 801b7a4:	817b      	strh	r3, [r7, #10]
 801b7a6:	4613      	mov	r3, r2
 801b7a8:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801b7aa:	68fb      	ldr	r3, [r7, #12]
 801b7ac:	2b00      	cmp	r3, #0
 801b7ae:	d106      	bne.n	801b7be <tcp_output_alloc_header+0x26>
 801b7b0:	4b15      	ldr	r3, [pc, #84]	; (801b808 <tcp_output_alloc_header+0x70>)
 801b7b2:	f240 7242 	movw	r2, #1858	; 0x742
 801b7b6:	4915      	ldr	r1, [pc, #84]	; (801b80c <tcp_output_alloc_header+0x74>)
 801b7b8:	4815      	ldr	r0, [pc, #84]	; (801b810 <tcp_output_alloc_header+0x78>)
 801b7ba:	f005 fcc1 	bl	8021140 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801b7be:	68fb      	ldr	r3, [r7, #12]
 801b7c0:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801b7c2:	68fb      	ldr	r3, [r7, #12]
 801b7c4:	8adb      	ldrh	r3, [r3, #22]
 801b7c6:	68fa      	ldr	r2, [r7, #12]
 801b7c8:	8b12      	ldrh	r2, [r2, #24]
 801b7ca:	68f9      	ldr	r1, [r7, #12]
 801b7cc:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 801b7ce:	893d      	ldrh	r5, [r7, #8]
 801b7d0:	897c      	ldrh	r4, [r7, #10]
 801b7d2:	9103      	str	r1, [sp, #12]
 801b7d4:	2110      	movs	r1, #16
 801b7d6:	9102      	str	r1, [sp, #8]
 801b7d8:	9201      	str	r2, [sp, #4]
 801b7da:	9300      	str	r3, [sp, #0]
 801b7dc:	687b      	ldr	r3, [r7, #4]
 801b7de:	462a      	mov	r2, r5
 801b7e0:	4621      	mov	r1, r4
 801b7e2:	f7ff ff65 	bl	801b6b0 <tcp_output_alloc_header_common>
 801b7e6:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801b7e8:	697b      	ldr	r3, [r7, #20]
 801b7ea:	2b00      	cmp	r3, #0
 801b7ec:	d006      	beq.n	801b7fc <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801b7ee:	68fb      	ldr	r3, [r7, #12]
 801b7f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b7f2:	68fa      	ldr	r2, [r7, #12]
 801b7f4:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801b7f6:	441a      	add	r2, r3
 801b7f8:	68fb      	ldr	r3, [r7, #12]
 801b7fa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 801b7fc:	697b      	ldr	r3, [r7, #20]
}
 801b7fe:	4618      	mov	r0, r3
 801b800:	3718      	adds	r7, #24
 801b802:	46bd      	mov	sp, r7
 801b804:	bdb0      	pop	{r4, r5, r7, pc}
 801b806:	bf00      	nop
 801b808:	08026180 	.word	0x08026180
 801b80c:	080268a8 	.word	0x080268a8
 801b810:	080261f4 	.word	0x080261f4

0801b814 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801b814:	b580      	push	{r7, lr}
 801b816:	b088      	sub	sp, #32
 801b818:	af00      	add	r7, sp, #0
 801b81a:	60f8      	str	r0, [r7, #12]
 801b81c:	60b9      	str	r1, [r7, #8]
 801b81e:	4611      	mov	r1, r2
 801b820:	461a      	mov	r2, r3
 801b822:	460b      	mov	r3, r1
 801b824:	71fb      	strb	r3, [r7, #7]
 801b826:	4613      	mov	r3, r2
 801b828:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801b82a:	2300      	movs	r3, #0
 801b82c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801b82e:	68bb      	ldr	r3, [r7, #8]
 801b830:	2b00      	cmp	r3, #0
 801b832:	d106      	bne.n	801b842 <tcp_output_fill_options+0x2e>
 801b834:	4b13      	ldr	r3, [pc, #76]	; (801b884 <tcp_output_fill_options+0x70>)
 801b836:	f240 7256 	movw	r2, #1878	; 0x756
 801b83a:	4913      	ldr	r1, [pc, #76]	; (801b888 <tcp_output_fill_options+0x74>)
 801b83c:	4813      	ldr	r0, [pc, #76]	; (801b88c <tcp_output_fill_options+0x78>)
 801b83e:	f005 fc7f 	bl	8021140 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801b842:	68bb      	ldr	r3, [r7, #8]
 801b844:	685b      	ldr	r3, [r3, #4]
 801b846:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801b848:	69bb      	ldr	r3, [r7, #24]
 801b84a:	3314      	adds	r3, #20
 801b84c:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801b84e:	69bb      	ldr	r3, [r7, #24]
 801b850:	f103 0214 	add.w	r2, r3, #20
 801b854:	8bfb      	ldrh	r3, [r7, #30]
 801b856:	009b      	lsls	r3, r3, #2
 801b858:	4619      	mov	r1, r3
 801b85a:	79fb      	ldrb	r3, [r7, #7]
 801b85c:	009b      	lsls	r3, r3, #2
 801b85e:	f003 0304 	and.w	r3, r3, #4
 801b862:	440b      	add	r3, r1
 801b864:	4413      	add	r3, r2
 801b866:	697a      	ldr	r2, [r7, #20]
 801b868:	429a      	cmp	r2, r3
 801b86a:	d006      	beq.n	801b87a <tcp_output_fill_options+0x66>
 801b86c:	4b05      	ldr	r3, [pc, #20]	; (801b884 <tcp_output_fill_options+0x70>)
 801b86e:	f240 7275 	movw	r2, #1909	; 0x775
 801b872:	4907      	ldr	r1, [pc, #28]	; (801b890 <tcp_output_fill_options+0x7c>)
 801b874:	4805      	ldr	r0, [pc, #20]	; (801b88c <tcp_output_fill_options+0x78>)
 801b876:	f005 fc63 	bl	8021140 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801b87a:	bf00      	nop
 801b87c:	3720      	adds	r7, #32
 801b87e:	46bd      	mov	sp, r7
 801b880:	bd80      	pop	{r7, pc}
 801b882:	bf00      	nop
 801b884:	08026180 	.word	0x08026180
 801b888:	080268d0 	.word	0x080268d0
 801b88c:	080261f4 	.word	0x080261f4
 801b890:	080267c8 	.word	0x080267c8

0801b894 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801b894:	b580      	push	{r7, lr}
 801b896:	b08a      	sub	sp, #40	; 0x28
 801b898:	af04      	add	r7, sp, #16
 801b89a:	60f8      	str	r0, [r7, #12]
 801b89c:	60b9      	str	r1, [r7, #8]
 801b89e:	607a      	str	r2, [r7, #4]
 801b8a0:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801b8a2:	68bb      	ldr	r3, [r7, #8]
 801b8a4:	2b00      	cmp	r3, #0
 801b8a6:	d106      	bne.n	801b8b6 <tcp_output_control_segment+0x22>
 801b8a8:	4b1c      	ldr	r3, [pc, #112]	; (801b91c <tcp_output_control_segment+0x88>)
 801b8aa:	f240 7287 	movw	r2, #1927	; 0x787
 801b8ae:	491c      	ldr	r1, [pc, #112]	; (801b920 <tcp_output_control_segment+0x8c>)
 801b8b0:	481c      	ldr	r0, [pc, #112]	; (801b924 <tcp_output_control_segment+0x90>)
 801b8b2:	f005 fc45 	bl	8021140 <iprintf>

  netif = tcp_route(pcb, src, dst);
 801b8b6:	683a      	ldr	r2, [r7, #0]
 801b8b8:	6879      	ldr	r1, [r7, #4]
 801b8ba:	68f8      	ldr	r0, [r7, #12]
 801b8bc:	f7fe fad4 	bl	8019e68 <tcp_route>
 801b8c0:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801b8c2:	693b      	ldr	r3, [r7, #16]
 801b8c4:	2b00      	cmp	r3, #0
 801b8c6:	d102      	bne.n	801b8ce <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801b8c8:	23fc      	movs	r3, #252	; 0xfc
 801b8ca:	75fb      	strb	r3, [r7, #23]
 801b8cc:	e01c      	b.n	801b908 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801b8ce:	68fb      	ldr	r3, [r7, #12]
 801b8d0:	2b00      	cmp	r3, #0
 801b8d2:	d006      	beq.n	801b8e2 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801b8d4:	68fb      	ldr	r3, [r7, #12]
 801b8d6:	7adb      	ldrb	r3, [r3, #11]
 801b8d8:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801b8da:	68fb      	ldr	r3, [r7, #12]
 801b8dc:	7a9b      	ldrb	r3, [r3, #10]
 801b8de:	757b      	strb	r3, [r7, #21]
 801b8e0:	e003      	b.n	801b8ea <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801b8e2:	23ff      	movs	r3, #255	; 0xff
 801b8e4:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801b8e6:	2300      	movs	r3, #0
 801b8e8:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801b8ea:	7dba      	ldrb	r2, [r7, #22]
 801b8ec:	693b      	ldr	r3, [r7, #16]
 801b8ee:	9302      	str	r3, [sp, #8]
 801b8f0:	2306      	movs	r3, #6
 801b8f2:	9301      	str	r3, [sp, #4]
 801b8f4:	7d7b      	ldrb	r3, [r7, #21]
 801b8f6:	9300      	str	r3, [sp, #0]
 801b8f8:	4613      	mov	r3, r2
 801b8fa:	683a      	ldr	r2, [r7, #0]
 801b8fc:	6879      	ldr	r1, [r7, #4]
 801b8fe:	68b8      	ldr	r0, [r7, #8]
 801b900:	f7f5 ff3c 	bl	801177c <ip4_output_if>
 801b904:	4603      	mov	r3, r0
 801b906:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801b908:	68b8      	ldr	r0, [r7, #8]
 801b90a:	f7f8 fc2f 	bl	801416c <pbuf_free>
  return err;
 801b90e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801b912:	4618      	mov	r0, r3
 801b914:	3718      	adds	r7, #24
 801b916:	46bd      	mov	sp, r7
 801b918:	bd80      	pop	{r7, pc}
 801b91a:	bf00      	nop
 801b91c:	08026180 	.word	0x08026180
 801b920:	080268f8 	.word	0x080268f8
 801b924:	080261f4 	.word	0x080261f4

0801b928 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801b928:	b590      	push	{r4, r7, lr}
 801b92a:	b08b      	sub	sp, #44	; 0x2c
 801b92c:	af04      	add	r7, sp, #16
 801b92e:	60f8      	str	r0, [r7, #12]
 801b930:	60b9      	str	r1, [r7, #8]
 801b932:	607a      	str	r2, [r7, #4]
 801b934:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801b936:	683b      	ldr	r3, [r7, #0]
 801b938:	2b00      	cmp	r3, #0
 801b93a:	d106      	bne.n	801b94a <tcp_rst+0x22>
 801b93c:	4b1f      	ldr	r3, [pc, #124]	; (801b9bc <tcp_rst+0x94>)
 801b93e:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801b942:	491f      	ldr	r1, [pc, #124]	; (801b9c0 <tcp_rst+0x98>)
 801b944:	481f      	ldr	r0, [pc, #124]	; (801b9c4 <tcp_rst+0x9c>)
 801b946:	f005 fbfb 	bl	8021140 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801b94a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b94c:	2b00      	cmp	r3, #0
 801b94e:	d106      	bne.n	801b95e <tcp_rst+0x36>
 801b950:	4b1a      	ldr	r3, [pc, #104]	; (801b9bc <tcp_rst+0x94>)
 801b952:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801b956:	491c      	ldr	r1, [pc, #112]	; (801b9c8 <tcp_rst+0xa0>)
 801b958:	481a      	ldr	r0, [pc, #104]	; (801b9c4 <tcp_rst+0x9c>)
 801b95a:	f005 fbf1 	bl	8021140 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801b95e:	2300      	movs	r3, #0
 801b960:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801b962:	f246 0308 	movw	r3, #24584	; 0x6008
 801b966:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801b968:	7dfb      	ldrb	r3, [r7, #23]
 801b96a:	b29c      	uxth	r4, r3
 801b96c:	68b8      	ldr	r0, [r7, #8]
 801b96e:	f7f4 fa68 	bl	800fe42 <lwip_htonl>
 801b972:	4602      	mov	r2, r0
 801b974:	8abb      	ldrh	r3, [r7, #20]
 801b976:	9303      	str	r3, [sp, #12]
 801b978:	2314      	movs	r3, #20
 801b97a:	9302      	str	r3, [sp, #8]
 801b97c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801b97e:	9301      	str	r3, [sp, #4]
 801b980:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801b982:	9300      	str	r3, [sp, #0]
 801b984:	4613      	mov	r3, r2
 801b986:	2200      	movs	r2, #0
 801b988:	4621      	mov	r1, r4
 801b98a:	6878      	ldr	r0, [r7, #4]
 801b98c:	f7ff fe90 	bl	801b6b0 <tcp_output_alloc_header_common>
 801b990:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801b992:	693b      	ldr	r3, [r7, #16]
 801b994:	2b00      	cmp	r3, #0
 801b996:	d00c      	beq.n	801b9b2 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b998:	7dfb      	ldrb	r3, [r7, #23]
 801b99a:	2200      	movs	r2, #0
 801b99c:	6939      	ldr	r1, [r7, #16]
 801b99e:	68f8      	ldr	r0, [r7, #12]
 801b9a0:	f7ff ff38 	bl	801b814 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801b9a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b9a6:	683a      	ldr	r2, [r7, #0]
 801b9a8:	6939      	ldr	r1, [r7, #16]
 801b9aa:	68f8      	ldr	r0, [r7, #12]
 801b9ac:	f7ff ff72 	bl	801b894 <tcp_output_control_segment>
 801b9b0:	e000      	b.n	801b9b4 <tcp_rst+0x8c>
    return;
 801b9b2:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801b9b4:	371c      	adds	r7, #28
 801b9b6:	46bd      	mov	sp, r7
 801b9b8:	bd90      	pop	{r4, r7, pc}
 801b9ba:	bf00      	nop
 801b9bc:	08026180 	.word	0x08026180
 801b9c0:	08026924 	.word	0x08026924
 801b9c4:	080261f4 	.word	0x080261f4
 801b9c8:	08026940 	.word	0x08026940

0801b9cc <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801b9cc:	b590      	push	{r4, r7, lr}
 801b9ce:	b087      	sub	sp, #28
 801b9d0:	af00      	add	r7, sp, #0
 801b9d2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801b9d4:	2300      	movs	r3, #0
 801b9d6:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801b9d8:	2300      	movs	r3, #0
 801b9da:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801b9dc:	687b      	ldr	r3, [r7, #4]
 801b9de:	2b00      	cmp	r3, #0
 801b9e0:	d106      	bne.n	801b9f0 <tcp_send_empty_ack+0x24>
 801b9e2:	4b28      	ldr	r3, [pc, #160]	; (801ba84 <tcp_send_empty_ack+0xb8>)
 801b9e4:	f240 72ea 	movw	r2, #2026	; 0x7ea
 801b9e8:	4927      	ldr	r1, [pc, #156]	; (801ba88 <tcp_send_empty_ack+0xbc>)
 801b9ea:	4828      	ldr	r0, [pc, #160]	; (801ba8c <tcp_send_empty_ack+0xc0>)
 801b9ec:	f005 fba8 	bl	8021140 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801b9f0:	7dfb      	ldrb	r3, [r7, #23]
 801b9f2:	009b      	lsls	r3, r3, #2
 801b9f4:	b2db      	uxtb	r3, r3
 801b9f6:	f003 0304 	and.w	r3, r3, #4
 801b9fa:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801b9fc:	7d7b      	ldrb	r3, [r7, #21]
 801b9fe:	b29c      	uxth	r4, r3
 801ba00:	687b      	ldr	r3, [r7, #4]
 801ba02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801ba04:	4618      	mov	r0, r3
 801ba06:	f7f4 fa1c 	bl	800fe42 <lwip_htonl>
 801ba0a:	4603      	mov	r3, r0
 801ba0c:	2200      	movs	r2, #0
 801ba0e:	4621      	mov	r1, r4
 801ba10:	6878      	ldr	r0, [r7, #4]
 801ba12:	f7ff fec1 	bl	801b798 <tcp_output_alloc_header>
 801ba16:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801ba18:	693b      	ldr	r3, [r7, #16]
 801ba1a:	2b00      	cmp	r3, #0
 801ba1c:	d109      	bne.n	801ba32 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801ba1e:	687b      	ldr	r3, [r7, #4]
 801ba20:	8b5b      	ldrh	r3, [r3, #26]
 801ba22:	f043 0303 	orr.w	r3, r3, #3
 801ba26:	b29a      	uxth	r2, r3
 801ba28:	687b      	ldr	r3, [r7, #4]
 801ba2a:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801ba2c:	f06f 0301 	mvn.w	r3, #1
 801ba30:	e023      	b.n	801ba7a <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801ba32:	7dbb      	ldrb	r3, [r7, #22]
 801ba34:	7dfa      	ldrb	r2, [r7, #23]
 801ba36:	6939      	ldr	r1, [r7, #16]
 801ba38:	6878      	ldr	r0, [r7, #4]
 801ba3a:	f7ff feeb 	bl	801b814 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801ba3e:	687a      	ldr	r2, [r7, #4]
 801ba40:	687b      	ldr	r3, [r7, #4]
 801ba42:	3304      	adds	r3, #4
 801ba44:	6939      	ldr	r1, [r7, #16]
 801ba46:	6878      	ldr	r0, [r7, #4]
 801ba48:	f7ff ff24 	bl	801b894 <tcp_output_control_segment>
 801ba4c:	4603      	mov	r3, r0
 801ba4e:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801ba50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801ba54:	2b00      	cmp	r3, #0
 801ba56:	d007      	beq.n	801ba68 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801ba58:	687b      	ldr	r3, [r7, #4]
 801ba5a:	8b5b      	ldrh	r3, [r3, #26]
 801ba5c:	f043 0303 	orr.w	r3, r3, #3
 801ba60:	b29a      	uxth	r2, r3
 801ba62:	687b      	ldr	r3, [r7, #4]
 801ba64:	835a      	strh	r2, [r3, #26]
 801ba66:	e006      	b.n	801ba76 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801ba68:	687b      	ldr	r3, [r7, #4]
 801ba6a:	8b5b      	ldrh	r3, [r3, #26]
 801ba6c:	f023 0303 	bic.w	r3, r3, #3
 801ba70:	b29a      	uxth	r2, r3
 801ba72:	687b      	ldr	r3, [r7, #4]
 801ba74:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801ba76:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801ba7a:	4618      	mov	r0, r3
 801ba7c:	371c      	adds	r7, #28
 801ba7e:	46bd      	mov	sp, r7
 801ba80:	bd90      	pop	{r4, r7, pc}
 801ba82:	bf00      	nop
 801ba84:	08026180 	.word	0x08026180
 801ba88:	0802695c 	.word	0x0802695c
 801ba8c:	080261f4 	.word	0x080261f4

0801ba90 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801ba90:	b590      	push	{r4, r7, lr}
 801ba92:	b087      	sub	sp, #28
 801ba94:	af00      	add	r7, sp, #0
 801ba96:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801ba98:	2300      	movs	r3, #0
 801ba9a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801ba9c:	687b      	ldr	r3, [r7, #4]
 801ba9e:	2b00      	cmp	r3, #0
 801baa0:	d106      	bne.n	801bab0 <tcp_keepalive+0x20>
 801baa2:	4b18      	ldr	r3, [pc, #96]	; (801bb04 <tcp_keepalive+0x74>)
 801baa4:	f640 0224 	movw	r2, #2084	; 0x824
 801baa8:	4917      	ldr	r1, [pc, #92]	; (801bb08 <tcp_keepalive+0x78>)
 801baaa:	4818      	ldr	r0, [pc, #96]	; (801bb0c <tcp_keepalive+0x7c>)
 801baac:	f005 fb48 	bl	8021140 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801bab0:	7dfb      	ldrb	r3, [r7, #23]
 801bab2:	b29c      	uxth	r4, r3
 801bab4:	687b      	ldr	r3, [r7, #4]
 801bab6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801bab8:	3b01      	subs	r3, #1
 801baba:	4618      	mov	r0, r3
 801babc:	f7f4 f9c1 	bl	800fe42 <lwip_htonl>
 801bac0:	4603      	mov	r3, r0
 801bac2:	2200      	movs	r2, #0
 801bac4:	4621      	mov	r1, r4
 801bac6:	6878      	ldr	r0, [r7, #4]
 801bac8:	f7ff fe66 	bl	801b798 <tcp_output_alloc_header>
 801bacc:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801bace:	693b      	ldr	r3, [r7, #16]
 801bad0:	2b00      	cmp	r3, #0
 801bad2:	d102      	bne.n	801bada <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801bad4:	f04f 33ff 	mov.w	r3, #4294967295
 801bad8:	e010      	b.n	801bafc <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801bada:	7dfb      	ldrb	r3, [r7, #23]
 801badc:	2200      	movs	r2, #0
 801bade:	6939      	ldr	r1, [r7, #16]
 801bae0:	6878      	ldr	r0, [r7, #4]
 801bae2:	f7ff fe97 	bl	801b814 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801bae6:	687a      	ldr	r2, [r7, #4]
 801bae8:	687b      	ldr	r3, [r7, #4]
 801baea:	3304      	adds	r3, #4
 801baec:	6939      	ldr	r1, [r7, #16]
 801baee:	6878      	ldr	r0, [r7, #4]
 801baf0:	f7ff fed0 	bl	801b894 <tcp_output_control_segment>
 801baf4:	4603      	mov	r3, r0
 801baf6:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801baf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801bafc:	4618      	mov	r0, r3
 801bafe:	371c      	adds	r7, #28
 801bb00:	46bd      	mov	sp, r7
 801bb02:	bd90      	pop	{r4, r7, pc}
 801bb04:	08026180 	.word	0x08026180
 801bb08:	0802697c 	.word	0x0802697c
 801bb0c:	080261f4 	.word	0x080261f4

0801bb10 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801bb10:	b590      	push	{r4, r7, lr}
 801bb12:	b08b      	sub	sp, #44	; 0x2c
 801bb14:	af00      	add	r7, sp, #0
 801bb16:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801bb18:	2300      	movs	r3, #0
 801bb1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801bb1e:	687b      	ldr	r3, [r7, #4]
 801bb20:	2b00      	cmp	r3, #0
 801bb22:	d106      	bne.n	801bb32 <tcp_zero_window_probe+0x22>
 801bb24:	4b4c      	ldr	r3, [pc, #304]	; (801bc58 <tcp_zero_window_probe+0x148>)
 801bb26:	f640 024f 	movw	r2, #2127	; 0x84f
 801bb2a:	494c      	ldr	r1, [pc, #304]	; (801bc5c <tcp_zero_window_probe+0x14c>)
 801bb2c:	484c      	ldr	r0, [pc, #304]	; (801bc60 <tcp_zero_window_probe+0x150>)
 801bb2e:	f005 fb07 	bl	8021140 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801bb32:	687b      	ldr	r3, [r7, #4]
 801bb34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801bb36:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801bb38:	6a3b      	ldr	r3, [r7, #32]
 801bb3a:	2b00      	cmp	r3, #0
 801bb3c:	d101      	bne.n	801bb42 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801bb3e:	2300      	movs	r3, #0
 801bb40:	e086      	b.n	801bc50 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801bb42:	687b      	ldr	r3, [r7, #4]
 801bb44:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801bb48:	2bff      	cmp	r3, #255	; 0xff
 801bb4a:	d007      	beq.n	801bb5c <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801bb4c:	687b      	ldr	r3, [r7, #4]
 801bb4e:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801bb52:	3301      	adds	r3, #1
 801bb54:	b2da      	uxtb	r2, r3
 801bb56:	687b      	ldr	r3, [r7, #4]
 801bb58:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801bb5c:	6a3b      	ldr	r3, [r7, #32]
 801bb5e:	68db      	ldr	r3, [r3, #12]
 801bb60:	899b      	ldrh	r3, [r3, #12]
 801bb62:	b29b      	uxth	r3, r3
 801bb64:	4618      	mov	r0, r3
 801bb66:	f7f4 f957 	bl	800fe18 <lwip_htons>
 801bb6a:	4603      	mov	r3, r0
 801bb6c:	b2db      	uxtb	r3, r3
 801bb6e:	f003 0301 	and.w	r3, r3, #1
 801bb72:	2b00      	cmp	r3, #0
 801bb74:	d005      	beq.n	801bb82 <tcp_zero_window_probe+0x72>
 801bb76:	6a3b      	ldr	r3, [r7, #32]
 801bb78:	891b      	ldrh	r3, [r3, #8]
 801bb7a:	2b00      	cmp	r3, #0
 801bb7c:	d101      	bne.n	801bb82 <tcp_zero_window_probe+0x72>
 801bb7e:	2301      	movs	r3, #1
 801bb80:	e000      	b.n	801bb84 <tcp_zero_window_probe+0x74>
 801bb82:	2300      	movs	r3, #0
 801bb84:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801bb86:	7ffb      	ldrb	r3, [r7, #31]
 801bb88:	2b00      	cmp	r3, #0
 801bb8a:	bf0c      	ite	eq
 801bb8c:	2301      	moveq	r3, #1
 801bb8e:	2300      	movne	r3, #0
 801bb90:	b2db      	uxtb	r3, r3
 801bb92:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801bb94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bb98:	b299      	uxth	r1, r3
 801bb9a:	6a3b      	ldr	r3, [r7, #32]
 801bb9c:	68db      	ldr	r3, [r3, #12]
 801bb9e:	685b      	ldr	r3, [r3, #4]
 801bba0:	8bba      	ldrh	r2, [r7, #28]
 801bba2:	6878      	ldr	r0, [r7, #4]
 801bba4:	f7ff fdf8 	bl	801b798 <tcp_output_alloc_header>
 801bba8:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801bbaa:	69bb      	ldr	r3, [r7, #24]
 801bbac:	2b00      	cmp	r3, #0
 801bbae:	d102      	bne.n	801bbb6 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801bbb0:	f04f 33ff 	mov.w	r3, #4294967295
 801bbb4:	e04c      	b.n	801bc50 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801bbb6:	69bb      	ldr	r3, [r7, #24]
 801bbb8:	685b      	ldr	r3, [r3, #4]
 801bbba:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801bbbc:	7ffb      	ldrb	r3, [r7, #31]
 801bbbe:	2b00      	cmp	r3, #0
 801bbc0:	d011      	beq.n	801bbe6 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801bbc2:	697b      	ldr	r3, [r7, #20]
 801bbc4:	899b      	ldrh	r3, [r3, #12]
 801bbc6:	b29b      	uxth	r3, r3
 801bbc8:	b21b      	sxth	r3, r3
 801bbca:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801bbce:	b21c      	sxth	r4, r3
 801bbd0:	2011      	movs	r0, #17
 801bbd2:	f7f4 f921 	bl	800fe18 <lwip_htons>
 801bbd6:	4603      	mov	r3, r0
 801bbd8:	b21b      	sxth	r3, r3
 801bbda:	4323      	orrs	r3, r4
 801bbdc:	b21b      	sxth	r3, r3
 801bbde:	b29a      	uxth	r2, r3
 801bbe0:	697b      	ldr	r3, [r7, #20]
 801bbe2:	819a      	strh	r2, [r3, #12]
 801bbe4:	e010      	b.n	801bc08 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801bbe6:	69bb      	ldr	r3, [r7, #24]
 801bbe8:	685b      	ldr	r3, [r3, #4]
 801bbea:	3314      	adds	r3, #20
 801bbec:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801bbee:	6a3b      	ldr	r3, [r7, #32]
 801bbf0:	6858      	ldr	r0, [r3, #4]
 801bbf2:	6a3b      	ldr	r3, [r7, #32]
 801bbf4:	685b      	ldr	r3, [r3, #4]
 801bbf6:	891a      	ldrh	r2, [r3, #8]
 801bbf8:	6a3b      	ldr	r3, [r7, #32]
 801bbfa:	891b      	ldrh	r3, [r3, #8]
 801bbfc:	1ad3      	subs	r3, r2, r3
 801bbfe:	b29b      	uxth	r3, r3
 801bc00:	2201      	movs	r2, #1
 801bc02:	6939      	ldr	r1, [r7, #16]
 801bc04:	f7f8 fcb8 	bl	8014578 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801bc08:	6a3b      	ldr	r3, [r7, #32]
 801bc0a:	68db      	ldr	r3, [r3, #12]
 801bc0c:	685b      	ldr	r3, [r3, #4]
 801bc0e:	4618      	mov	r0, r3
 801bc10:	f7f4 f917 	bl	800fe42 <lwip_htonl>
 801bc14:	4603      	mov	r3, r0
 801bc16:	3301      	adds	r3, #1
 801bc18:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801bc1a:	687b      	ldr	r3, [r7, #4]
 801bc1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801bc1e:	68fb      	ldr	r3, [r7, #12]
 801bc20:	1ad3      	subs	r3, r2, r3
 801bc22:	2b00      	cmp	r3, #0
 801bc24:	da02      	bge.n	801bc2c <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801bc26:	687b      	ldr	r3, [r7, #4]
 801bc28:	68fa      	ldr	r2, [r7, #12]
 801bc2a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801bc2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bc30:	2200      	movs	r2, #0
 801bc32:	69b9      	ldr	r1, [r7, #24]
 801bc34:	6878      	ldr	r0, [r7, #4]
 801bc36:	f7ff fded 	bl	801b814 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801bc3a:	687a      	ldr	r2, [r7, #4]
 801bc3c:	687b      	ldr	r3, [r7, #4]
 801bc3e:	3304      	adds	r3, #4
 801bc40:	69b9      	ldr	r1, [r7, #24]
 801bc42:	6878      	ldr	r0, [r7, #4]
 801bc44:	f7ff fe26 	bl	801b894 <tcp_output_control_segment>
 801bc48:	4603      	mov	r3, r0
 801bc4a:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801bc4c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801bc50:	4618      	mov	r0, r3
 801bc52:	372c      	adds	r7, #44	; 0x2c
 801bc54:	46bd      	mov	sp, r7
 801bc56:	bd90      	pop	{r4, r7, pc}
 801bc58:	08026180 	.word	0x08026180
 801bc5c:	08026998 	.word	0x08026998
 801bc60:	080261f4 	.word	0x080261f4

0801bc64 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 801bc64:	b580      	push	{r7, lr}
 801bc66:	b084      	sub	sp, #16
 801bc68:	af00      	add	r7, sp, #0
 801bc6a:	6078      	str	r0, [r7, #4]
 801bc6c:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 801bc6e:	f000 fb11 	bl	801c294 <sys_timeouts_sleeptime>
 801bc72:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 801bc74:	68fb      	ldr	r3, [r7, #12]
 801bc76:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bc7a:	d10b      	bne.n	801bc94 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 801bc7c:	4813      	ldr	r0, [pc, #76]	; (801bccc <tcpip_timeouts_mbox_fetch+0x68>)
 801bc7e:	f7f9 ff88 	bl	8015b92 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 801bc82:	2200      	movs	r2, #0
 801bc84:	6839      	ldr	r1, [r7, #0]
 801bc86:	6878      	ldr	r0, [r7, #4]
 801bc88:	f7f9 fe40 	bl	801590c <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 801bc8c:	480f      	ldr	r0, [pc, #60]	; (801bccc <tcpip_timeouts_mbox_fetch+0x68>)
 801bc8e:	f7f9 ff71 	bl	8015b74 <sys_mutex_lock>
    return;
 801bc92:	e018      	b.n	801bcc6 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 801bc94:	68fb      	ldr	r3, [r7, #12]
 801bc96:	2b00      	cmp	r3, #0
 801bc98:	d102      	bne.n	801bca0 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 801bc9a:	f000 fac1 	bl	801c220 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 801bc9e:	e7e6      	b.n	801bc6e <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 801bca0:	480a      	ldr	r0, [pc, #40]	; (801bccc <tcpip_timeouts_mbox_fetch+0x68>)
 801bca2:	f7f9 ff76 	bl	8015b92 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 801bca6:	68fa      	ldr	r2, [r7, #12]
 801bca8:	6839      	ldr	r1, [r7, #0]
 801bcaa:	6878      	ldr	r0, [r7, #4]
 801bcac:	f7f9 fe2e 	bl	801590c <sys_arch_mbox_fetch>
 801bcb0:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 801bcb2:	4806      	ldr	r0, [pc, #24]	; (801bccc <tcpip_timeouts_mbox_fetch+0x68>)
 801bcb4:	f7f9 ff5e 	bl	8015b74 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 801bcb8:	68bb      	ldr	r3, [r7, #8]
 801bcba:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bcbe:	d102      	bne.n	801bcc6 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 801bcc0:	f000 faae 	bl	801c220 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 801bcc4:	e7d3      	b.n	801bc6e <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 801bcc6:	3710      	adds	r7, #16
 801bcc8:	46bd      	mov	sp, r7
 801bcca:	bd80      	pop	{r7, pc}
 801bccc:	24048ea0 	.word	0x24048ea0

0801bcd0 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 801bcd0:	b580      	push	{r7, lr}
 801bcd2:	b084      	sub	sp, #16
 801bcd4:	af00      	add	r7, sp, #0
 801bcd6:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 801bcd8:	4810      	ldr	r0, [pc, #64]	; (801bd1c <tcpip_thread+0x4c>)
 801bcda:	f7f9 ff4b 	bl	8015b74 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 801bcde:	4b10      	ldr	r3, [pc, #64]	; (801bd20 <tcpip_thread+0x50>)
 801bce0:	681b      	ldr	r3, [r3, #0]
 801bce2:	2b00      	cmp	r3, #0
 801bce4:	d005      	beq.n	801bcf2 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 801bce6:	4b0e      	ldr	r3, [pc, #56]	; (801bd20 <tcpip_thread+0x50>)
 801bce8:	681b      	ldr	r3, [r3, #0]
 801bcea:	4a0e      	ldr	r2, [pc, #56]	; (801bd24 <tcpip_thread+0x54>)
 801bcec:	6812      	ldr	r2, [r2, #0]
 801bcee:	4610      	mov	r0, r2
 801bcf0:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801bcf2:	f107 030c 	add.w	r3, r7, #12
 801bcf6:	4619      	mov	r1, r3
 801bcf8:	480b      	ldr	r0, [pc, #44]	; (801bd28 <tcpip_thread+0x58>)
 801bcfa:	f7ff ffb3 	bl	801bc64 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 801bcfe:	68fb      	ldr	r3, [r7, #12]
 801bd00:	2b00      	cmp	r3, #0
 801bd02:	d106      	bne.n	801bd12 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801bd04:	4b09      	ldr	r3, [pc, #36]	; (801bd2c <tcpip_thread+0x5c>)
 801bd06:	2291      	movs	r2, #145	; 0x91
 801bd08:	4909      	ldr	r1, [pc, #36]	; (801bd30 <tcpip_thread+0x60>)
 801bd0a:	480a      	ldr	r0, [pc, #40]	; (801bd34 <tcpip_thread+0x64>)
 801bd0c:	f005 fa18 	bl	8021140 <iprintf>
      continue;
 801bd10:	e003      	b.n	801bd1a <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 801bd12:	68fb      	ldr	r3, [r7, #12]
 801bd14:	4618      	mov	r0, r3
 801bd16:	f000 f80f 	bl	801bd38 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801bd1a:	e7ea      	b.n	801bcf2 <tcpip_thread+0x22>
 801bd1c:	24048ea0 	.word	0x24048ea0
 801bd20:	24040798 	.word	0x24040798
 801bd24:	2404079c 	.word	0x2404079c
 801bd28:	240407a0 	.word	0x240407a0
 801bd2c:	080269bc 	.word	0x080269bc
 801bd30:	08026a0c 	.word	0x08026a0c
 801bd34:	08026a2c 	.word	0x08026a2c

0801bd38 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 801bd38:	b580      	push	{r7, lr}
 801bd3a:	b082      	sub	sp, #8
 801bd3c:	af00      	add	r7, sp, #0
 801bd3e:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 801bd40:	687b      	ldr	r3, [r7, #4]
 801bd42:	781b      	ldrb	r3, [r3, #0]
 801bd44:	2b01      	cmp	r3, #1
 801bd46:	d018      	beq.n	801bd7a <tcpip_thread_handle_msg+0x42>
 801bd48:	2b02      	cmp	r3, #2
 801bd4a:	d021      	beq.n	801bd90 <tcpip_thread_handle_msg+0x58>
 801bd4c:	2b00      	cmp	r3, #0
 801bd4e:	d126      	bne.n	801bd9e <tcpip_thread_handle_msg+0x66>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 801bd50:	687b      	ldr	r3, [r7, #4]
 801bd52:	68db      	ldr	r3, [r3, #12]
 801bd54:	687a      	ldr	r2, [r7, #4]
 801bd56:	6850      	ldr	r0, [r2, #4]
 801bd58:	687a      	ldr	r2, [r7, #4]
 801bd5a:	6892      	ldr	r2, [r2, #8]
 801bd5c:	4611      	mov	r1, r2
 801bd5e:	4798      	blx	r3
 801bd60:	4603      	mov	r3, r0
 801bd62:	2b00      	cmp	r3, #0
 801bd64:	d004      	beq.n	801bd70 <tcpip_thread_handle_msg+0x38>
        pbuf_free(msg->msg.inp.p);
 801bd66:	687b      	ldr	r3, [r7, #4]
 801bd68:	685b      	ldr	r3, [r3, #4]
 801bd6a:	4618      	mov	r0, r3
 801bd6c:	f7f8 f9fe 	bl	801416c <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801bd70:	6879      	ldr	r1, [r7, #4]
 801bd72:	2009      	movs	r0, #9
 801bd74:	f7f7 fa96 	bl	80132a4 <memp_free>
      break;
 801bd78:	e018      	b.n	801bdac <tcpip_thread_handle_msg+0x74>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801bd7a:	687b      	ldr	r3, [r7, #4]
 801bd7c:	685b      	ldr	r3, [r3, #4]
 801bd7e:	687a      	ldr	r2, [r7, #4]
 801bd80:	6892      	ldr	r2, [r2, #8]
 801bd82:	4610      	mov	r0, r2
 801bd84:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 801bd86:	6879      	ldr	r1, [r7, #4]
 801bd88:	2008      	movs	r0, #8
 801bd8a:	f7f7 fa8b 	bl	80132a4 <memp_free>
      break;
 801bd8e:	e00d      	b.n	801bdac <tcpip_thread_handle_msg+0x74>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801bd90:	687b      	ldr	r3, [r7, #4]
 801bd92:	685b      	ldr	r3, [r3, #4]
 801bd94:	687a      	ldr	r2, [r7, #4]
 801bd96:	6892      	ldr	r2, [r2, #8]
 801bd98:	4610      	mov	r0, r2
 801bd9a:	4798      	blx	r3
      break;
 801bd9c:	e006      	b.n	801bdac <tcpip_thread_handle_msg+0x74>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801bd9e:	4b05      	ldr	r3, [pc, #20]	; (801bdb4 <tcpip_thread_handle_msg+0x7c>)
 801bda0:	22cf      	movs	r2, #207	; 0xcf
 801bda2:	4905      	ldr	r1, [pc, #20]	; (801bdb8 <tcpip_thread_handle_msg+0x80>)
 801bda4:	4805      	ldr	r0, [pc, #20]	; (801bdbc <tcpip_thread_handle_msg+0x84>)
 801bda6:	f005 f9cb 	bl	8021140 <iprintf>
      break;
 801bdaa:	bf00      	nop
  }
}
 801bdac:	bf00      	nop
 801bdae:	3708      	adds	r7, #8
 801bdb0:	46bd      	mov	sp, r7
 801bdb2:	bd80      	pop	{r7, pc}
 801bdb4:	080269bc 	.word	0x080269bc
 801bdb8:	08026a0c 	.word	0x08026a0c
 801bdbc:	08026a2c 	.word	0x08026a2c

0801bdc0 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 801bdc0:	b580      	push	{r7, lr}
 801bdc2:	b086      	sub	sp, #24
 801bdc4:	af00      	add	r7, sp, #0
 801bdc6:	60f8      	str	r0, [r7, #12]
 801bdc8:	60b9      	str	r1, [r7, #8]
 801bdca:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801bdcc:	481a      	ldr	r0, [pc, #104]	; (801be38 <tcpip_inpkt+0x78>)
 801bdce:	f7f9 fdf8 	bl	80159c2 <sys_mbox_valid>
 801bdd2:	4603      	mov	r3, r0
 801bdd4:	2b00      	cmp	r3, #0
 801bdd6:	d105      	bne.n	801bde4 <tcpip_inpkt+0x24>
 801bdd8:	4b18      	ldr	r3, [pc, #96]	; (801be3c <tcpip_inpkt+0x7c>)
 801bdda:	22fc      	movs	r2, #252	; 0xfc
 801bddc:	4918      	ldr	r1, [pc, #96]	; (801be40 <tcpip_inpkt+0x80>)
 801bdde:	4819      	ldr	r0, [pc, #100]	; (801be44 <tcpip_inpkt+0x84>)
 801bde0:	f005 f9ae 	bl	8021140 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 801bde4:	2009      	movs	r0, #9
 801bde6:	f7f7 f9e7 	bl	80131b8 <memp_malloc>
 801bdea:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 801bdec:	697b      	ldr	r3, [r7, #20]
 801bdee:	2b00      	cmp	r3, #0
 801bdf0:	d102      	bne.n	801bdf8 <tcpip_inpkt+0x38>
    return ERR_MEM;
 801bdf2:	f04f 33ff 	mov.w	r3, #4294967295
 801bdf6:	e01a      	b.n	801be2e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 801bdf8:	697b      	ldr	r3, [r7, #20]
 801bdfa:	2200      	movs	r2, #0
 801bdfc:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 801bdfe:	697b      	ldr	r3, [r7, #20]
 801be00:	68fa      	ldr	r2, [r7, #12]
 801be02:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 801be04:	697b      	ldr	r3, [r7, #20]
 801be06:	68ba      	ldr	r2, [r7, #8]
 801be08:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 801be0a:	697b      	ldr	r3, [r7, #20]
 801be0c:	687a      	ldr	r2, [r7, #4]
 801be0e:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801be10:	6979      	ldr	r1, [r7, #20]
 801be12:	4809      	ldr	r0, [pc, #36]	; (801be38 <tcpip_inpkt+0x78>)
 801be14:	f7f9 fd60 	bl	80158d8 <sys_mbox_trypost>
 801be18:	4603      	mov	r3, r0
 801be1a:	2b00      	cmp	r3, #0
 801be1c:	d006      	beq.n	801be2c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801be1e:	6979      	ldr	r1, [r7, #20]
 801be20:	2009      	movs	r0, #9
 801be22:	f7f7 fa3f 	bl	80132a4 <memp_free>
    return ERR_MEM;
 801be26:	f04f 33ff 	mov.w	r3, #4294967295
 801be2a:	e000      	b.n	801be2e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 801be2c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 801be2e:	4618      	mov	r0, r3
 801be30:	3718      	adds	r7, #24
 801be32:	46bd      	mov	sp, r7
 801be34:	bd80      	pop	{r7, pc}
 801be36:	bf00      	nop
 801be38:	240407a0 	.word	0x240407a0
 801be3c:	080269bc 	.word	0x080269bc
 801be40:	08026a54 	.word	0x08026a54
 801be44:	08026a2c 	.word	0x08026a2c

0801be48 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 801be48:	b580      	push	{r7, lr}
 801be4a:	b082      	sub	sp, #8
 801be4c:	af00      	add	r7, sp, #0
 801be4e:	6078      	str	r0, [r7, #4]
 801be50:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801be52:	683b      	ldr	r3, [r7, #0]
 801be54:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801be58:	f003 0318 	and.w	r3, r3, #24
 801be5c:	2b00      	cmp	r3, #0
 801be5e:	d006      	beq.n	801be6e <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 801be60:	4a08      	ldr	r2, [pc, #32]	; (801be84 <tcpip_input+0x3c>)
 801be62:	6839      	ldr	r1, [r7, #0]
 801be64:	6878      	ldr	r0, [r7, #4]
 801be66:	f7ff ffab 	bl	801bdc0 <tcpip_inpkt>
 801be6a:	4603      	mov	r3, r0
 801be6c:	e005      	b.n	801be7a <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 801be6e:	4a06      	ldr	r2, [pc, #24]	; (801be88 <tcpip_input+0x40>)
 801be70:	6839      	ldr	r1, [r7, #0]
 801be72:	6878      	ldr	r0, [r7, #4]
 801be74:	f7ff ffa4 	bl	801bdc0 <tcpip_inpkt>
 801be78:	4603      	mov	r3, r0
}
 801be7a:	4618      	mov	r0, r3
 801be7c:	3708      	adds	r7, #8
 801be7e:	46bd      	mov	sp, r7
 801be80:	bd80      	pop	{r7, pc}
 801be82:	bf00      	nop
 801be84:	08010d49 	.word	0x08010d49
 801be88:	08011539 	.word	0x08011539

0801be8c <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 801be8c:	b580      	push	{r7, lr}
 801be8e:	b084      	sub	sp, #16
 801be90:	af00      	add	r7, sp, #0
 801be92:	6078      	str	r0, [r7, #4]
 801be94:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801be96:	4819      	ldr	r0, [pc, #100]	; (801befc <tcpip_try_callback+0x70>)
 801be98:	f7f9 fd93 	bl	80159c2 <sys_mbox_valid>
 801be9c:	4603      	mov	r3, r0
 801be9e:	2b00      	cmp	r3, #0
 801bea0:	d106      	bne.n	801beb0 <tcpip_try_callback+0x24>
 801bea2:	4b17      	ldr	r3, [pc, #92]	; (801bf00 <tcpip_try_callback+0x74>)
 801bea4:	f240 125d 	movw	r2, #349	; 0x15d
 801bea8:	4916      	ldr	r1, [pc, #88]	; (801bf04 <tcpip_try_callback+0x78>)
 801beaa:	4817      	ldr	r0, [pc, #92]	; (801bf08 <tcpip_try_callback+0x7c>)
 801beac:	f005 f948 	bl	8021140 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 801beb0:	2008      	movs	r0, #8
 801beb2:	f7f7 f981 	bl	80131b8 <memp_malloc>
 801beb6:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 801beb8:	68fb      	ldr	r3, [r7, #12]
 801beba:	2b00      	cmp	r3, #0
 801bebc:	d102      	bne.n	801bec4 <tcpip_try_callback+0x38>
    return ERR_MEM;
 801bebe:	f04f 33ff 	mov.w	r3, #4294967295
 801bec2:	e017      	b.n	801bef4 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 801bec4:	68fb      	ldr	r3, [r7, #12]
 801bec6:	2201      	movs	r2, #1
 801bec8:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 801beca:	68fb      	ldr	r3, [r7, #12]
 801becc:	687a      	ldr	r2, [r7, #4]
 801bece:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 801bed0:	68fb      	ldr	r3, [r7, #12]
 801bed2:	683a      	ldr	r2, [r7, #0]
 801bed4:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801bed6:	68f9      	ldr	r1, [r7, #12]
 801bed8:	4808      	ldr	r0, [pc, #32]	; (801befc <tcpip_try_callback+0x70>)
 801beda:	f7f9 fcfd 	bl	80158d8 <sys_mbox_trypost>
 801bede:	4603      	mov	r3, r0
 801bee0:	2b00      	cmp	r3, #0
 801bee2:	d006      	beq.n	801bef2 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 801bee4:	68f9      	ldr	r1, [r7, #12]
 801bee6:	2008      	movs	r0, #8
 801bee8:	f7f7 f9dc 	bl	80132a4 <memp_free>
    return ERR_MEM;
 801beec:	f04f 33ff 	mov.w	r3, #4294967295
 801bef0:	e000      	b.n	801bef4 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 801bef2:	2300      	movs	r3, #0
}
 801bef4:	4618      	mov	r0, r3
 801bef6:	3710      	adds	r7, #16
 801bef8:	46bd      	mov	sp, r7
 801befa:	bd80      	pop	{r7, pc}
 801befc:	240407a0 	.word	0x240407a0
 801bf00:	080269bc 	.word	0x080269bc
 801bf04:	08026a54 	.word	0x08026a54
 801bf08:	08026a2c 	.word	0x08026a2c

0801bf0c <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 801bf0c:	b580      	push	{r7, lr}
 801bf0e:	b084      	sub	sp, #16
 801bf10:	af00      	add	r7, sp, #0
 801bf12:	60f8      	str	r0, [r7, #12]
 801bf14:	60b9      	str	r1, [r7, #8]
 801bf16:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 801bf18:	4806      	ldr	r0, [pc, #24]	; (801bf34 <tcpip_send_msg_wait_sem+0x28>)
 801bf1a:	f7f9 fe2b 	bl	8015b74 <sys_mutex_lock>
  fn(apimsg);
 801bf1e:	68fb      	ldr	r3, [r7, #12]
 801bf20:	68b8      	ldr	r0, [r7, #8]
 801bf22:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 801bf24:	4803      	ldr	r0, [pc, #12]	; (801bf34 <tcpip_send_msg_wait_sem+0x28>)
 801bf26:	f7f9 fe34 	bl	8015b92 <sys_mutex_unlock>
  return ERR_OK;
 801bf2a:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 801bf2c:	4618      	mov	r0, r3
 801bf2e:	3710      	adds	r7, #16
 801bf30:	46bd      	mov	sp, r7
 801bf32:	bd80      	pop	{r7, pc}
 801bf34:	24048ea0 	.word	0x24048ea0

0801bf38 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 801bf38:	b580      	push	{r7, lr}
 801bf3a:	b084      	sub	sp, #16
 801bf3c:	af02      	add	r7, sp, #8
 801bf3e:	6078      	str	r0, [r7, #4]
 801bf40:	6039      	str	r1, [r7, #0]
  lwip_init();
 801bf42:	f7f5 fa47 	bl	80113d4 <lwip_init>

  tcpip_init_done = initfunc;
 801bf46:	4a17      	ldr	r2, [pc, #92]	; (801bfa4 <tcpip_init+0x6c>)
 801bf48:	687b      	ldr	r3, [r7, #4]
 801bf4a:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 801bf4c:	4a16      	ldr	r2, [pc, #88]	; (801bfa8 <tcpip_init+0x70>)
 801bf4e:	683b      	ldr	r3, [r7, #0]
 801bf50:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 801bf52:	2106      	movs	r1, #6
 801bf54:	4815      	ldr	r0, [pc, #84]	; (801bfac <tcpip_init+0x74>)
 801bf56:	f7f9 fc8b 	bl	8015870 <sys_mbox_new>
 801bf5a:	4603      	mov	r3, r0
 801bf5c:	2b00      	cmp	r3, #0
 801bf5e:	d006      	beq.n	801bf6e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 801bf60:	4b13      	ldr	r3, [pc, #76]	; (801bfb0 <tcpip_init+0x78>)
 801bf62:	f240 2261 	movw	r2, #609	; 0x261
 801bf66:	4913      	ldr	r1, [pc, #76]	; (801bfb4 <tcpip_init+0x7c>)
 801bf68:	4813      	ldr	r0, [pc, #76]	; (801bfb8 <tcpip_init+0x80>)
 801bf6a:	f005 f8e9 	bl	8021140 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 801bf6e:	4813      	ldr	r0, [pc, #76]	; (801bfbc <tcpip_init+0x84>)
 801bf70:	f7f9 fde4 	bl	8015b3c <sys_mutex_new>
 801bf74:	4603      	mov	r3, r0
 801bf76:	2b00      	cmp	r3, #0
 801bf78:	d006      	beq.n	801bf88 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801bf7a:	4b0d      	ldr	r3, [pc, #52]	; (801bfb0 <tcpip_init+0x78>)
 801bf7c:	f240 2265 	movw	r2, #613	; 0x265
 801bf80:	490f      	ldr	r1, [pc, #60]	; (801bfc0 <tcpip_init+0x88>)
 801bf82:	480d      	ldr	r0, [pc, #52]	; (801bfb8 <tcpip_init+0x80>)
 801bf84:	f005 f8dc 	bl	8021140 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 801bf88:	2300      	movs	r3, #0
 801bf8a:	9300      	str	r3, [sp, #0]
 801bf8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bf90:	2200      	movs	r2, #0
 801bf92:	490c      	ldr	r1, [pc, #48]	; (801bfc4 <tcpip_init+0x8c>)
 801bf94:	480c      	ldr	r0, [pc, #48]	; (801bfc8 <tcpip_init+0x90>)
 801bf96:	f7f9 fe09 	bl	8015bac <sys_thread_new>
}
 801bf9a:	bf00      	nop
 801bf9c:	3708      	adds	r7, #8
 801bf9e:	46bd      	mov	sp, r7
 801bfa0:	bd80      	pop	{r7, pc}
 801bfa2:	bf00      	nop
 801bfa4:	24040798 	.word	0x24040798
 801bfa8:	2404079c 	.word	0x2404079c
 801bfac:	240407a0 	.word	0x240407a0
 801bfb0:	080269bc 	.word	0x080269bc
 801bfb4:	08026a64 	.word	0x08026a64
 801bfb8:	08026a2c 	.word	0x08026a2c
 801bfbc:	24048ea0 	.word	0x24048ea0
 801bfc0:	08026a88 	.word	0x08026a88
 801bfc4:	0801bcd1 	.word	0x0801bcd1
 801bfc8:	08026aac 	.word	0x08026aac

0801bfcc <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801bfcc:	b580      	push	{r7, lr}
 801bfce:	b082      	sub	sp, #8
 801bfd0:	af00      	add	r7, sp, #0
 801bfd2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801bfd4:	f7f9 fe78 	bl	8015cc8 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801bfd8:	4b0a      	ldr	r3, [pc, #40]	; (801c004 <tcpip_tcp_timer+0x38>)
 801bfda:	681b      	ldr	r3, [r3, #0]
 801bfdc:	2b00      	cmp	r3, #0
 801bfde:	d103      	bne.n	801bfe8 <tcpip_tcp_timer+0x1c>
 801bfe0:	4b09      	ldr	r3, [pc, #36]	; (801c008 <tcpip_tcp_timer+0x3c>)
 801bfe2:	681b      	ldr	r3, [r3, #0]
 801bfe4:	2b00      	cmp	r3, #0
 801bfe6:	d005      	beq.n	801bff4 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801bfe8:	2200      	movs	r2, #0
 801bfea:	4908      	ldr	r1, [pc, #32]	; (801c00c <tcpip_tcp_timer+0x40>)
 801bfec:	20fa      	movs	r0, #250	; 0xfa
 801bfee:	f000 f8f1 	bl	801c1d4 <sys_timeout>
 801bff2:	e002      	b.n	801bffa <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801bff4:	4b06      	ldr	r3, [pc, #24]	; (801c010 <tcpip_tcp_timer+0x44>)
 801bff6:	2200      	movs	r2, #0
 801bff8:	601a      	str	r2, [r3, #0]
  }
}
 801bffa:	bf00      	nop
 801bffc:	3708      	adds	r7, #8
 801bffe:	46bd      	mov	sp, r7
 801c000:	bd80      	pop	{r7, pc}
 801c002:	bf00      	nop
 801c004:	24048e88 	.word	0x24048e88
 801c008:	24048e98 	.word	0x24048e98
 801c00c:	0801bfcd 	.word	0x0801bfcd
 801c010:	240407ac 	.word	0x240407ac

0801c014 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801c014:	b580      	push	{r7, lr}
 801c016:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801c018:	4b0a      	ldr	r3, [pc, #40]	; (801c044 <tcp_timer_needed+0x30>)
 801c01a:	681b      	ldr	r3, [r3, #0]
 801c01c:	2b00      	cmp	r3, #0
 801c01e:	d10f      	bne.n	801c040 <tcp_timer_needed+0x2c>
 801c020:	4b09      	ldr	r3, [pc, #36]	; (801c048 <tcp_timer_needed+0x34>)
 801c022:	681b      	ldr	r3, [r3, #0]
 801c024:	2b00      	cmp	r3, #0
 801c026:	d103      	bne.n	801c030 <tcp_timer_needed+0x1c>
 801c028:	4b08      	ldr	r3, [pc, #32]	; (801c04c <tcp_timer_needed+0x38>)
 801c02a:	681b      	ldr	r3, [r3, #0]
 801c02c:	2b00      	cmp	r3, #0
 801c02e:	d007      	beq.n	801c040 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801c030:	4b04      	ldr	r3, [pc, #16]	; (801c044 <tcp_timer_needed+0x30>)
 801c032:	2201      	movs	r2, #1
 801c034:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801c036:	2200      	movs	r2, #0
 801c038:	4905      	ldr	r1, [pc, #20]	; (801c050 <tcp_timer_needed+0x3c>)
 801c03a:	20fa      	movs	r0, #250	; 0xfa
 801c03c:	f000 f8ca 	bl	801c1d4 <sys_timeout>
  }
}
 801c040:	bf00      	nop
 801c042:	bd80      	pop	{r7, pc}
 801c044:	240407ac 	.word	0x240407ac
 801c048:	24048e88 	.word	0x24048e88
 801c04c:	24048e98 	.word	0x24048e98
 801c050:	0801bfcd 	.word	0x0801bfcd

0801c054 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801c054:	b580      	push	{r7, lr}
 801c056:	b086      	sub	sp, #24
 801c058:	af00      	add	r7, sp, #0
 801c05a:	60f8      	str	r0, [r7, #12]
 801c05c:	60b9      	str	r1, [r7, #8]
 801c05e:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801c060:	200a      	movs	r0, #10
 801c062:	f7f7 f8a9 	bl	80131b8 <memp_malloc>
 801c066:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801c068:	693b      	ldr	r3, [r7, #16]
 801c06a:	2b00      	cmp	r3, #0
 801c06c:	d109      	bne.n	801c082 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801c06e:	693b      	ldr	r3, [r7, #16]
 801c070:	2b00      	cmp	r3, #0
 801c072:	d151      	bne.n	801c118 <sys_timeout_abs+0xc4>
 801c074:	4b2a      	ldr	r3, [pc, #168]	; (801c120 <sys_timeout_abs+0xcc>)
 801c076:	22be      	movs	r2, #190	; 0xbe
 801c078:	492a      	ldr	r1, [pc, #168]	; (801c124 <sys_timeout_abs+0xd0>)
 801c07a:	482b      	ldr	r0, [pc, #172]	; (801c128 <sys_timeout_abs+0xd4>)
 801c07c:	f005 f860 	bl	8021140 <iprintf>
    return;
 801c080:	e04a      	b.n	801c118 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801c082:	693b      	ldr	r3, [r7, #16]
 801c084:	2200      	movs	r2, #0
 801c086:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801c088:	693b      	ldr	r3, [r7, #16]
 801c08a:	68ba      	ldr	r2, [r7, #8]
 801c08c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801c08e:	693b      	ldr	r3, [r7, #16]
 801c090:	687a      	ldr	r2, [r7, #4]
 801c092:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801c094:	693b      	ldr	r3, [r7, #16]
 801c096:	68fa      	ldr	r2, [r7, #12]
 801c098:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801c09a:	4b24      	ldr	r3, [pc, #144]	; (801c12c <sys_timeout_abs+0xd8>)
 801c09c:	681b      	ldr	r3, [r3, #0]
 801c09e:	2b00      	cmp	r3, #0
 801c0a0:	d103      	bne.n	801c0aa <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801c0a2:	4a22      	ldr	r2, [pc, #136]	; (801c12c <sys_timeout_abs+0xd8>)
 801c0a4:	693b      	ldr	r3, [r7, #16]
 801c0a6:	6013      	str	r3, [r2, #0]
    return;
 801c0a8:	e037      	b.n	801c11a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801c0aa:	693b      	ldr	r3, [r7, #16]
 801c0ac:	685a      	ldr	r2, [r3, #4]
 801c0ae:	4b1f      	ldr	r3, [pc, #124]	; (801c12c <sys_timeout_abs+0xd8>)
 801c0b0:	681b      	ldr	r3, [r3, #0]
 801c0b2:	685b      	ldr	r3, [r3, #4]
 801c0b4:	1ad3      	subs	r3, r2, r3
 801c0b6:	0fdb      	lsrs	r3, r3, #31
 801c0b8:	f003 0301 	and.w	r3, r3, #1
 801c0bc:	b2db      	uxtb	r3, r3
 801c0be:	2b00      	cmp	r3, #0
 801c0c0:	d007      	beq.n	801c0d2 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801c0c2:	4b1a      	ldr	r3, [pc, #104]	; (801c12c <sys_timeout_abs+0xd8>)
 801c0c4:	681a      	ldr	r2, [r3, #0]
 801c0c6:	693b      	ldr	r3, [r7, #16]
 801c0c8:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801c0ca:	4a18      	ldr	r2, [pc, #96]	; (801c12c <sys_timeout_abs+0xd8>)
 801c0cc:	693b      	ldr	r3, [r7, #16]
 801c0ce:	6013      	str	r3, [r2, #0]
 801c0d0:	e023      	b.n	801c11a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801c0d2:	4b16      	ldr	r3, [pc, #88]	; (801c12c <sys_timeout_abs+0xd8>)
 801c0d4:	681b      	ldr	r3, [r3, #0]
 801c0d6:	617b      	str	r3, [r7, #20]
 801c0d8:	e01a      	b.n	801c110 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801c0da:	697b      	ldr	r3, [r7, #20]
 801c0dc:	681b      	ldr	r3, [r3, #0]
 801c0de:	2b00      	cmp	r3, #0
 801c0e0:	d00b      	beq.n	801c0fa <sys_timeout_abs+0xa6>
 801c0e2:	693b      	ldr	r3, [r7, #16]
 801c0e4:	685a      	ldr	r2, [r3, #4]
 801c0e6:	697b      	ldr	r3, [r7, #20]
 801c0e8:	681b      	ldr	r3, [r3, #0]
 801c0ea:	685b      	ldr	r3, [r3, #4]
 801c0ec:	1ad3      	subs	r3, r2, r3
 801c0ee:	0fdb      	lsrs	r3, r3, #31
 801c0f0:	f003 0301 	and.w	r3, r3, #1
 801c0f4:	b2db      	uxtb	r3, r3
 801c0f6:	2b00      	cmp	r3, #0
 801c0f8:	d007      	beq.n	801c10a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801c0fa:	697b      	ldr	r3, [r7, #20]
 801c0fc:	681a      	ldr	r2, [r3, #0]
 801c0fe:	693b      	ldr	r3, [r7, #16]
 801c100:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801c102:	697b      	ldr	r3, [r7, #20]
 801c104:	693a      	ldr	r2, [r7, #16]
 801c106:	601a      	str	r2, [r3, #0]
        break;
 801c108:	e007      	b.n	801c11a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801c10a:	697b      	ldr	r3, [r7, #20]
 801c10c:	681b      	ldr	r3, [r3, #0]
 801c10e:	617b      	str	r3, [r7, #20]
 801c110:	697b      	ldr	r3, [r7, #20]
 801c112:	2b00      	cmp	r3, #0
 801c114:	d1e1      	bne.n	801c0da <sys_timeout_abs+0x86>
 801c116:	e000      	b.n	801c11a <sys_timeout_abs+0xc6>
    return;
 801c118:	bf00      	nop
      }
    }
  }
}
 801c11a:	3718      	adds	r7, #24
 801c11c:	46bd      	mov	sp, r7
 801c11e:	bd80      	pop	{r7, pc}
 801c120:	08026abc 	.word	0x08026abc
 801c124:	08026b10 	.word	0x08026b10
 801c128:	08026b50 	.word	0x08026b50
 801c12c:	240407a4 	.word	0x240407a4

0801c130 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801c130:	b580      	push	{r7, lr}
 801c132:	b086      	sub	sp, #24
 801c134:	af00      	add	r7, sp, #0
 801c136:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801c138:	687b      	ldr	r3, [r7, #4]
 801c13a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801c13c:	697b      	ldr	r3, [r7, #20]
 801c13e:	685b      	ldr	r3, [r3, #4]
 801c140:	4798      	blx	r3

  now = sys_now();
 801c142:	f7ee fbfb 	bl	800a93c <sys_now>
 801c146:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801c148:	697b      	ldr	r3, [r7, #20]
 801c14a:	681a      	ldr	r2, [r3, #0]
 801c14c:	4b0f      	ldr	r3, [pc, #60]	; (801c18c <lwip_cyclic_timer+0x5c>)
 801c14e:	681b      	ldr	r3, [r3, #0]
 801c150:	4413      	add	r3, r2
 801c152:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801c154:	68fa      	ldr	r2, [r7, #12]
 801c156:	693b      	ldr	r3, [r7, #16]
 801c158:	1ad3      	subs	r3, r2, r3
 801c15a:	0fdb      	lsrs	r3, r3, #31
 801c15c:	f003 0301 	and.w	r3, r3, #1
 801c160:	b2db      	uxtb	r3, r3
 801c162:	2b00      	cmp	r3, #0
 801c164:	d009      	beq.n	801c17a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801c166:	697b      	ldr	r3, [r7, #20]
 801c168:	681a      	ldr	r2, [r3, #0]
 801c16a:	693b      	ldr	r3, [r7, #16]
 801c16c:	4413      	add	r3, r2
 801c16e:	687a      	ldr	r2, [r7, #4]
 801c170:	4907      	ldr	r1, [pc, #28]	; (801c190 <lwip_cyclic_timer+0x60>)
 801c172:	4618      	mov	r0, r3
 801c174:	f7ff ff6e 	bl	801c054 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801c178:	e004      	b.n	801c184 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801c17a:	687a      	ldr	r2, [r7, #4]
 801c17c:	4904      	ldr	r1, [pc, #16]	; (801c190 <lwip_cyclic_timer+0x60>)
 801c17e:	68f8      	ldr	r0, [r7, #12]
 801c180:	f7ff ff68 	bl	801c054 <sys_timeout_abs>
}
 801c184:	bf00      	nop
 801c186:	3718      	adds	r7, #24
 801c188:	46bd      	mov	sp, r7
 801c18a:	bd80      	pop	{r7, pc}
 801c18c:	240407a8 	.word	0x240407a8
 801c190:	0801c131 	.word	0x0801c131

0801c194 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801c194:	b580      	push	{r7, lr}
 801c196:	b082      	sub	sp, #8
 801c198:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801c19a:	2301      	movs	r3, #1
 801c19c:	607b      	str	r3, [r7, #4]
 801c19e:	e00e      	b.n	801c1be <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801c1a0:	4a0a      	ldr	r2, [pc, #40]	; (801c1cc <sys_timeouts_init+0x38>)
 801c1a2:	687b      	ldr	r3, [r7, #4]
 801c1a4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801c1a8:	687b      	ldr	r3, [r7, #4]
 801c1aa:	00db      	lsls	r3, r3, #3
 801c1ac:	4a07      	ldr	r2, [pc, #28]	; (801c1cc <sys_timeouts_init+0x38>)
 801c1ae:	4413      	add	r3, r2
 801c1b0:	461a      	mov	r2, r3
 801c1b2:	4907      	ldr	r1, [pc, #28]	; (801c1d0 <sys_timeouts_init+0x3c>)
 801c1b4:	f000 f80e 	bl	801c1d4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801c1b8:	687b      	ldr	r3, [r7, #4]
 801c1ba:	3301      	adds	r3, #1
 801c1bc:	607b      	str	r3, [r7, #4]
 801c1be:	687b      	ldr	r3, [r7, #4]
 801c1c0:	2b02      	cmp	r3, #2
 801c1c2:	d9ed      	bls.n	801c1a0 <sys_timeouts_init+0xc>
  }
}
 801c1c4:	bf00      	nop
 801c1c6:	3708      	adds	r7, #8
 801c1c8:	46bd      	mov	sp, r7
 801c1ca:	bd80      	pop	{r7, pc}
 801c1cc:	08027238 	.word	0x08027238
 801c1d0:	0801c131 	.word	0x0801c131

0801c1d4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801c1d4:	b580      	push	{r7, lr}
 801c1d6:	b086      	sub	sp, #24
 801c1d8:	af00      	add	r7, sp, #0
 801c1da:	60f8      	str	r0, [r7, #12]
 801c1dc:	60b9      	str	r1, [r7, #8]
 801c1de:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801c1e0:	68fb      	ldr	r3, [r7, #12]
 801c1e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801c1e6:	d306      	bcc.n	801c1f6 <sys_timeout+0x22>
 801c1e8:	4b0a      	ldr	r3, [pc, #40]	; (801c214 <sys_timeout+0x40>)
 801c1ea:	f240 1229 	movw	r2, #297	; 0x129
 801c1ee:	490a      	ldr	r1, [pc, #40]	; (801c218 <sys_timeout+0x44>)
 801c1f0:	480a      	ldr	r0, [pc, #40]	; (801c21c <sys_timeout+0x48>)
 801c1f2:	f004 ffa5 	bl	8021140 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801c1f6:	f7ee fba1 	bl	800a93c <sys_now>
 801c1fa:	4602      	mov	r2, r0
 801c1fc:	68fb      	ldr	r3, [r7, #12]
 801c1fe:	4413      	add	r3, r2
 801c200:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801c202:	687a      	ldr	r2, [r7, #4]
 801c204:	68b9      	ldr	r1, [r7, #8]
 801c206:	6978      	ldr	r0, [r7, #20]
 801c208:	f7ff ff24 	bl	801c054 <sys_timeout_abs>
#endif
}
 801c20c:	bf00      	nop
 801c20e:	3718      	adds	r7, #24
 801c210:	46bd      	mov	sp, r7
 801c212:	bd80      	pop	{r7, pc}
 801c214:	08026abc 	.word	0x08026abc
 801c218:	08026b78 	.word	0x08026b78
 801c21c:	08026b50 	.word	0x08026b50

0801c220 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801c220:	b580      	push	{r7, lr}
 801c222:	b084      	sub	sp, #16
 801c224:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801c226:	f7ee fb89 	bl	800a93c <sys_now>
 801c22a:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801c22c:	4b17      	ldr	r3, [pc, #92]	; (801c28c <sys_check_timeouts+0x6c>)
 801c22e:	681b      	ldr	r3, [r3, #0]
 801c230:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801c232:	68bb      	ldr	r3, [r7, #8]
 801c234:	2b00      	cmp	r3, #0
 801c236:	d022      	beq.n	801c27e <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801c238:	68bb      	ldr	r3, [r7, #8]
 801c23a:	685b      	ldr	r3, [r3, #4]
 801c23c:	68fa      	ldr	r2, [r7, #12]
 801c23e:	1ad3      	subs	r3, r2, r3
 801c240:	0fdb      	lsrs	r3, r3, #31
 801c242:	f003 0301 	and.w	r3, r3, #1
 801c246:	b2db      	uxtb	r3, r3
 801c248:	2b00      	cmp	r3, #0
 801c24a:	d11a      	bne.n	801c282 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801c24c:	68bb      	ldr	r3, [r7, #8]
 801c24e:	681b      	ldr	r3, [r3, #0]
 801c250:	4a0e      	ldr	r2, [pc, #56]	; (801c28c <sys_check_timeouts+0x6c>)
 801c252:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801c254:	68bb      	ldr	r3, [r7, #8]
 801c256:	689b      	ldr	r3, [r3, #8]
 801c258:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801c25a:	68bb      	ldr	r3, [r7, #8]
 801c25c:	68db      	ldr	r3, [r3, #12]
 801c25e:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801c260:	68bb      	ldr	r3, [r7, #8]
 801c262:	685b      	ldr	r3, [r3, #4]
 801c264:	4a0a      	ldr	r2, [pc, #40]	; (801c290 <sys_check_timeouts+0x70>)
 801c266:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801c268:	68b9      	ldr	r1, [r7, #8]
 801c26a:	200a      	movs	r0, #10
 801c26c:	f7f7 f81a 	bl	80132a4 <memp_free>
    if (handler != NULL) {
 801c270:	687b      	ldr	r3, [r7, #4]
 801c272:	2b00      	cmp	r3, #0
 801c274:	d0da      	beq.n	801c22c <sys_check_timeouts+0xc>
      handler(arg);
 801c276:	687b      	ldr	r3, [r7, #4]
 801c278:	6838      	ldr	r0, [r7, #0]
 801c27a:	4798      	blx	r3
  do {
 801c27c:	e7d6      	b.n	801c22c <sys_check_timeouts+0xc>
      return;
 801c27e:	bf00      	nop
 801c280:	e000      	b.n	801c284 <sys_check_timeouts+0x64>
      return;
 801c282:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801c284:	3710      	adds	r7, #16
 801c286:	46bd      	mov	sp, r7
 801c288:	bd80      	pop	{r7, pc}
 801c28a:	bf00      	nop
 801c28c:	240407a4 	.word	0x240407a4
 801c290:	240407a8 	.word	0x240407a8

0801c294 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801c294:	b580      	push	{r7, lr}
 801c296:	b082      	sub	sp, #8
 801c298:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801c29a:	4b16      	ldr	r3, [pc, #88]	; (801c2f4 <sys_timeouts_sleeptime+0x60>)
 801c29c:	681b      	ldr	r3, [r3, #0]
 801c29e:	2b00      	cmp	r3, #0
 801c2a0:	d102      	bne.n	801c2a8 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801c2a2:	f04f 33ff 	mov.w	r3, #4294967295
 801c2a6:	e020      	b.n	801c2ea <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801c2a8:	f7ee fb48 	bl	800a93c <sys_now>
 801c2ac:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801c2ae:	4b11      	ldr	r3, [pc, #68]	; (801c2f4 <sys_timeouts_sleeptime+0x60>)
 801c2b0:	681b      	ldr	r3, [r3, #0]
 801c2b2:	685a      	ldr	r2, [r3, #4]
 801c2b4:	687b      	ldr	r3, [r7, #4]
 801c2b6:	1ad3      	subs	r3, r2, r3
 801c2b8:	0fdb      	lsrs	r3, r3, #31
 801c2ba:	f003 0301 	and.w	r3, r3, #1
 801c2be:	b2db      	uxtb	r3, r3
 801c2c0:	2b00      	cmp	r3, #0
 801c2c2:	d001      	beq.n	801c2c8 <sys_timeouts_sleeptime+0x34>
    return 0;
 801c2c4:	2300      	movs	r3, #0
 801c2c6:	e010      	b.n	801c2ea <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801c2c8:	4b0a      	ldr	r3, [pc, #40]	; (801c2f4 <sys_timeouts_sleeptime+0x60>)
 801c2ca:	681b      	ldr	r3, [r3, #0]
 801c2cc:	685a      	ldr	r2, [r3, #4]
 801c2ce:	687b      	ldr	r3, [r7, #4]
 801c2d0:	1ad3      	subs	r3, r2, r3
 801c2d2:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801c2d4:	683b      	ldr	r3, [r7, #0]
 801c2d6:	2b00      	cmp	r3, #0
 801c2d8:	da06      	bge.n	801c2e8 <sys_timeouts_sleeptime+0x54>
 801c2da:	4b07      	ldr	r3, [pc, #28]	; (801c2f8 <sys_timeouts_sleeptime+0x64>)
 801c2dc:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 801c2e0:	4906      	ldr	r1, [pc, #24]	; (801c2fc <sys_timeouts_sleeptime+0x68>)
 801c2e2:	4807      	ldr	r0, [pc, #28]	; (801c300 <sys_timeouts_sleeptime+0x6c>)
 801c2e4:	f004 ff2c 	bl	8021140 <iprintf>
    return ret;
 801c2e8:	683b      	ldr	r3, [r7, #0]
  }
}
 801c2ea:	4618      	mov	r0, r3
 801c2ec:	3708      	adds	r7, #8
 801c2ee:	46bd      	mov	sp, r7
 801c2f0:	bd80      	pop	{r7, pc}
 801c2f2:	bf00      	nop
 801c2f4:	240407a4 	.word	0x240407a4
 801c2f8:	08026abc 	.word	0x08026abc
 801c2fc:	08026bb0 	.word	0x08026bb0
 801c300:	08026b50 	.word	0x08026b50

0801c304 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801c304:	b580      	push	{r7, lr}
 801c306:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801c308:	f004 ff32 	bl	8021170 <rand>
 801c30c:	4603      	mov	r3, r0
 801c30e:	b29b      	uxth	r3, r3
 801c310:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801c314:	b29b      	uxth	r3, r3
 801c316:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801c31a:	b29a      	uxth	r2, r3
 801c31c:	4b01      	ldr	r3, [pc, #4]	; (801c324 <udp_init+0x20>)
 801c31e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801c320:	bf00      	nop
 801c322:	bd80      	pop	{r7, pc}
 801c324:	24000030 	.word	0x24000030

0801c328 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801c328:	b480      	push	{r7}
 801c32a:	b083      	sub	sp, #12
 801c32c:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801c32e:	2300      	movs	r3, #0
 801c330:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801c332:	4b17      	ldr	r3, [pc, #92]	; (801c390 <udp_new_port+0x68>)
 801c334:	881b      	ldrh	r3, [r3, #0]
 801c336:	1c5a      	adds	r2, r3, #1
 801c338:	b291      	uxth	r1, r2
 801c33a:	4a15      	ldr	r2, [pc, #84]	; (801c390 <udp_new_port+0x68>)
 801c33c:	8011      	strh	r1, [r2, #0]
 801c33e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801c342:	4293      	cmp	r3, r2
 801c344:	d103      	bne.n	801c34e <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801c346:	4b12      	ldr	r3, [pc, #72]	; (801c390 <udp_new_port+0x68>)
 801c348:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801c34c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801c34e:	4b11      	ldr	r3, [pc, #68]	; (801c394 <udp_new_port+0x6c>)
 801c350:	681b      	ldr	r3, [r3, #0]
 801c352:	603b      	str	r3, [r7, #0]
 801c354:	e011      	b.n	801c37a <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801c356:	683b      	ldr	r3, [r7, #0]
 801c358:	8a5a      	ldrh	r2, [r3, #18]
 801c35a:	4b0d      	ldr	r3, [pc, #52]	; (801c390 <udp_new_port+0x68>)
 801c35c:	881b      	ldrh	r3, [r3, #0]
 801c35e:	429a      	cmp	r2, r3
 801c360:	d108      	bne.n	801c374 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801c362:	88fb      	ldrh	r3, [r7, #6]
 801c364:	3301      	adds	r3, #1
 801c366:	80fb      	strh	r3, [r7, #6]
 801c368:	88fb      	ldrh	r3, [r7, #6]
 801c36a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801c36e:	d3e0      	bcc.n	801c332 <udp_new_port+0xa>
        return 0;
 801c370:	2300      	movs	r3, #0
 801c372:	e007      	b.n	801c384 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801c374:	683b      	ldr	r3, [r7, #0]
 801c376:	68db      	ldr	r3, [r3, #12]
 801c378:	603b      	str	r3, [r7, #0]
 801c37a:	683b      	ldr	r3, [r7, #0]
 801c37c:	2b00      	cmp	r3, #0
 801c37e:	d1ea      	bne.n	801c356 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801c380:	4b03      	ldr	r3, [pc, #12]	; (801c390 <udp_new_port+0x68>)
 801c382:	881b      	ldrh	r3, [r3, #0]
}
 801c384:	4618      	mov	r0, r3
 801c386:	370c      	adds	r7, #12
 801c388:	46bd      	mov	sp, r7
 801c38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c38e:	4770      	bx	lr
 801c390:	24000030 	.word	0x24000030
 801c394:	24048ea4 	.word	0x24048ea4

0801c398 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801c398:	b580      	push	{r7, lr}
 801c39a:	b084      	sub	sp, #16
 801c39c:	af00      	add	r7, sp, #0
 801c39e:	60f8      	str	r0, [r7, #12]
 801c3a0:	60b9      	str	r1, [r7, #8]
 801c3a2:	4613      	mov	r3, r2
 801c3a4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801c3a6:	68fb      	ldr	r3, [r7, #12]
 801c3a8:	2b00      	cmp	r3, #0
 801c3aa:	d105      	bne.n	801c3b8 <udp_input_local_match+0x20>
 801c3ac:	4b27      	ldr	r3, [pc, #156]	; (801c44c <udp_input_local_match+0xb4>)
 801c3ae:	2287      	movs	r2, #135	; 0x87
 801c3b0:	4927      	ldr	r1, [pc, #156]	; (801c450 <udp_input_local_match+0xb8>)
 801c3b2:	4828      	ldr	r0, [pc, #160]	; (801c454 <udp_input_local_match+0xbc>)
 801c3b4:	f004 fec4 	bl	8021140 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801c3b8:	68bb      	ldr	r3, [r7, #8]
 801c3ba:	2b00      	cmp	r3, #0
 801c3bc:	d105      	bne.n	801c3ca <udp_input_local_match+0x32>
 801c3be:	4b23      	ldr	r3, [pc, #140]	; (801c44c <udp_input_local_match+0xb4>)
 801c3c0:	2288      	movs	r2, #136	; 0x88
 801c3c2:	4925      	ldr	r1, [pc, #148]	; (801c458 <udp_input_local_match+0xc0>)
 801c3c4:	4823      	ldr	r0, [pc, #140]	; (801c454 <udp_input_local_match+0xbc>)
 801c3c6:	f004 febb 	bl	8021140 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801c3ca:	68fb      	ldr	r3, [r7, #12]
 801c3cc:	7a1b      	ldrb	r3, [r3, #8]
 801c3ce:	2b00      	cmp	r3, #0
 801c3d0:	d00b      	beq.n	801c3ea <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801c3d2:	68fb      	ldr	r3, [r7, #12]
 801c3d4:	7a1a      	ldrb	r2, [r3, #8]
 801c3d6:	4b21      	ldr	r3, [pc, #132]	; (801c45c <udp_input_local_match+0xc4>)
 801c3d8:	685b      	ldr	r3, [r3, #4]
 801c3da:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801c3de:	3301      	adds	r3, #1
 801c3e0:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801c3e2:	429a      	cmp	r2, r3
 801c3e4:	d001      	beq.n	801c3ea <udp_input_local_match+0x52>
    return 0;
 801c3e6:	2300      	movs	r3, #0
 801c3e8:	e02b      	b.n	801c442 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801c3ea:	79fb      	ldrb	r3, [r7, #7]
 801c3ec:	2b00      	cmp	r3, #0
 801c3ee:	d018      	beq.n	801c422 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801c3f0:	68fb      	ldr	r3, [r7, #12]
 801c3f2:	2b00      	cmp	r3, #0
 801c3f4:	d013      	beq.n	801c41e <udp_input_local_match+0x86>
 801c3f6:	68fb      	ldr	r3, [r7, #12]
 801c3f8:	681b      	ldr	r3, [r3, #0]
 801c3fa:	2b00      	cmp	r3, #0
 801c3fc:	d00f      	beq.n	801c41e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801c3fe:	4b17      	ldr	r3, [pc, #92]	; (801c45c <udp_input_local_match+0xc4>)
 801c400:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801c402:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c406:	d00a      	beq.n	801c41e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801c408:	68fb      	ldr	r3, [r7, #12]
 801c40a:	681a      	ldr	r2, [r3, #0]
 801c40c:	4b13      	ldr	r3, [pc, #76]	; (801c45c <udp_input_local_match+0xc4>)
 801c40e:	695b      	ldr	r3, [r3, #20]
 801c410:	405a      	eors	r2, r3
 801c412:	68bb      	ldr	r3, [r7, #8]
 801c414:	3308      	adds	r3, #8
 801c416:	681b      	ldr	r3, [r3, #0]
 801c418:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801c41a:	2b00      	cmp	r3, #0
 801c41c:	d110      	bne.n	801c440 <udp_input_local_match+0xa8>
          return 1;
 801c41e:	2301      	movs	r3, #1
 801c420:	e00f      	b.n	801c442 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801c422:	68fb      	ldr	r3, [r7, #12]
 801c424:	2b00      	cmp	r3, #0
 801c426:	d009      	beq.n	801c43c <udp_input_local_match+0xa4>
 801c428:	68fb      	ldr	r3, [r7, #12]
 801c42a:	681b      	ldr	r3, [r3, #0]
 801c42c:	2b00      	cmp	r3, #0
 801c42e:	d005      	beq.n	801c43c <udp_input_local_match+0xa4>
 801c430:	68fb      	ldr	r3, [r7, #12]
 801c432:	681a      	ldr	r2, [r3, #0]
 801c434:	4b09      	ldr	r3, [pc, #36]	; (801c45c <udp_input_local_match+0xc4>)
 801c436:	695b      	ldr	r3, [r3, #20]
 801c438:	429a      	cmp	r2, r3
 801c43a:	d101      	bne.n	801c440 <udp_input_local_match+0xa8>
        return 1;
 801c43c:	2301      	movs	r3, #1
 801c43e:	e000      	b.n	801c442 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801c440:	2300      	movs	r3, #0
}
 801c442:	4618      	mov	r0, r3
 801c444:	3710      	adds	r7, #16
 801c446:	46bd      	mov	sp, r7
 801c448:	bd80      	pop	{r7, pc}
 801c44a:	bf00      	nop
 801c44c:	08026bc4 	.word	0x08026bc4
 801c450:	08026c14 	.word	0x08026c14
 801c454:	08026c38 	.word	0x08026c38
 801c458:	08026c60 	.word	0x08026c60
 801c45c:	24045dc0 	.word	0x24045dc0

0801c460 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801c460:	b590      	push	{r4, r7, lr}
 801c462:	b08d      	sub	sp, #52	; 0x34
 801c464:	af02      	add	r7, sp, #8
 801c466:	6078      	str	r0, [r7, #4]
 801c468:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801c46a:	2300      	movs	r3, #0
 801c46c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801c46e:	687b      	ldr	r3, [r7, #4]
 801c470:	2b00      	cmp	r3, #0
 801c472:	d105      	bne.n	801c480 <udp_input+0x20>
 801c474:	4b7c      	ldr	r3, [pc, #496]	; (801c668 <udp_input+0x208>)
 801c476:	22cf      	movs	r2, #207	; 0xcf
 801c478:	497c      	ldr	r1, [pc, #496]	; (801c66c <udp_input+0x20c>)
 801c47a:	487d      	ldr	r0, [pc, #500]	; (801c670 <udp_input+0x210>)
 801c47c:	f004 fe60 	bl	8021140 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801c480:	683b      	ldr	r3, [r7, #0]
 801c482:	2b00      	cmp	r3, #0
 801c484:	d105      	bne.n	801c492 <udp_input+0x32>
 801c486:	4b78      	ldr	r3, [pc, #480]	; (801c668 <udp_input+0x208>)
 801c488:	22d0      	movs	r2, #208	; 0xd0
 801c48a:	497a      	ldr	r1, [pc, #488]	; (801c674 <udp_input+0x214>)
 801c48c:	4878      	ldr	r0, [pc, #480]	; (801c670 <udp_input+0x210>)
 801c48e:	f004 fe57 	bl	8021140 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801c492:	687b      	ldr	r3, [r7, #4]
 801c494:	895b      	ldrh	r3, [r3, #10]
 801c496:	2b07      	cmp	r3, #7
 801c498:	d803      	bhi.n	801c4a2 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801c49a:	6878      	ldr	r0, [r7, #4]
 801c49c:	f7f7 fe66 	bl	801416c <pbuf_free>
    goto end;
 801c4a0:	e0de      	b.n	801c660 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801c4a2:	687b      	ldr	r3, [r7, #4]
 801c4a4:	685b      	ldr	r3, [r3, #4]
 801c4a6:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801c4a8:	4b73      	ldr	r3, [pc, #460]	; (801c678 <udp_input+0x218>)
 801c4aa:	695a      	ldr	r2, [r3, #20]
 801c4ac:	4b72      	ldr	r3, [pc, #456]	; (801c678 <udp_input+0x218>)
 801c4ae:	681b      	ldr	r3, [r3, #0]
 801c4b0:	4619      	mov	r1, r3
 801c4b2:	4610      	mov	r0, r2
 801c4b4:	f7f5 fa3a 	bl	801192c <ip4_addr_isbroadcast_u32>
 801c4b8:	4603      	mov	r3, r0
 801c4ba:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801c4bc:	697b      	ldr	r3, [r7, #20]
 801c4be:	881b      	ldrh	r3, [r3, #0]
 801c4c0:	b29b      	uxth	r3, r3
 801c4c2:	4618      	mov	r0, r3
 801c4c4:	f7f3 fca8 	bl	800fe18 <lwip_htons>
 801c4c8:	4603      	mov	r3, r0
 801c4ca:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801c4cc:	697b      	ldr	r3, [r7, #20]
 801c4ce:	885b      	ldrh	r3, [r3, #2]
 801c4d0:	b29b      	uxth	r3, r3
 801c4d2:	4618      	mov	r0, r3
 801c4d4:	f7f3 fca0 	bl	800fe18 <lwip_htons>
 801c4d8:	4603      	mov	r3, r0
 801c4da:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801c4dc:	2300      	movs	r3, #0
 801c4de:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 801c4e0:	2300      	movs	r3, #0
 801c4e2:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801c4e4:	2300      	movs	r3, #0
 801c4e6:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801c4e8:	4b64      	ldr	r3, [pc, #400]	; (801c67c <udp_input+0x21c>)
 801c4ea:	681b      	ldr	r3, [r3, #0]
 801c4ec:	627b      	str	r3, [r7, #36]	; 0x24
 801c4ee:	e054      	b.n	801c59a <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801c4f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c4f2:	8a5b      	ldrh	r3, [r3, #18]
 801c4f4:	89fa      	ldrh	r2, [r7, #14]
 801c4f6:	429a      	cmp	r2, r3
 801c4f8:	d14a      	bne.n	801c590 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801c4fa:	7cfb      	ldrb	r3, [r7, #19]
 801c4fc:	461a      	mov	r2, r3
 801c4fe:	6839      	ldr	r1, [r7, #0]
 801c500:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801c502:	f7ff ff49 	bl	801c398 <udp_input_local_match>
 801c506:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801c508:	2b00      	cmp	r3, #0
 801c50a:	d041      	beq.n	801c590 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801c50c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c50e:	7c1b      	ldrb	r3, [r3, #16]
 801c510:	f003 0304 	and.w	r3, r3, #4
 801c514:	2b00      	cmp	r3, #0
 801c516:	d11d      	bne.n	801c554 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801c518:	69fb      	ldr	r3, [r7, #28]
 801c51a:	2b00      	cmp	r3, #0
 801c51c:	d102      	bne.n	801c524 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801c51e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c520:	61fb      	str	r3, [r7, #28]
 801c522:	e017      	b.n	801c554 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801c524:	7cfb      	ldrb	r3, [r7, #19]
 801c526:	2b00      	cmp	r3, #0
 801c528:	d014      	beq.n	801c554 <udp_input+0xf4>
 801c52a:	4b53      	ldr	r3, [pc, #332]	; (801c678 <udp_input+0x218>)
 801c52c:	695b      	ldr	r3, [r3, #20]
 801c52e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c532:	d10f      	bne.n	801c554 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801c534:	69fb      	ldr	r3, [r7, #28]
 801c536:	681a      	ldr	r2, [r3, #0]
 801c538:	683b      	ldr	r3, [r7, #0]
 801c53a:	3304      	adds	r3, #4
 801c53c:	681b      	ldr	r3, [r3, #0]
 801c53e:	429a      	cmp	r2, r3
 801c540:	d008      	beq.n	801c554 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801c542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c544:	681a      	ldr	r2, [r3, #0]
 801c546:	683b      	ldr	r3, [r7, #0]
 801c548:	3304      	adds	r3, #4
 801c54a:	681b      	ldr	r3, [r3, #0]
 801c54c:	429a      	cmp	r2, r3
 801c54e:	d101      	bne.n	801c554 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801c550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c552:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801c554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c556:	8a9b      	ldrh	r3, [r3, #20]
 801c558:	8a3a      	ldrh	r2, [r7, #16]
 801c55a:	429a      	cmp	r2, r3
 801c55c:	d118      	bne.n	801c590 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801c55e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c560:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801c562:	2b00      	cmp	r3, #0
 801c564:	d005      	beq.n	801c572 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801c566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c568:	685a      	ldr	r2, [r3, #4]
 801c56a:	4b43      	ldr	r3, [pc, #268]	; (801c678 <udp_input+0x218>)
 801c56c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801c56e:	429a      	cmp	r2, r3
 801c570:	d10e      	bne.n	801c590 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801c572:	6a3b      	ldr	r3, [r7, #32]
 801c574:	2b00      	cmp	r3, #0
 801c576:	d014      	beq.n	801c5a2 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801c578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c57a:	68da      	ldr	r2, [r3, #12]
 801c57c:	6a3b      	ldr	r3, [r7, #32]
 801c57e:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801c580:	4b3e      	ldr	r3, [pc, #248]	; (801c67c <udp_input+0x21c>)
 801c582:	681a      	ldr	r2, [r3, #0]
 801c584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c586:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801c588:	4a3c      	ldr	r2, [pc, #240]	; (801c67c <udp_input+0x21c>)
 801c58a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c58c:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801c58e:	e008      	b.n	801c5a2 <udp_input+0x142>
      }
    }

    prev = pcb;
 801c590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c592:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801c594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c596:	68db      	ldr	r3, [r3, #12]
 801c598:	627b      	str	r3, [r7, #36]	; 0x24
 801c59a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c59c:	2b00      	cmp	r3, #0
 801c59e:	d1a7      	bne.n	801c4f0 <udp_input+0x90>
 801c5a0:	e000      	b.n	801c5a4 <udp_input+0x144>
        break;
 801c5a2:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801c5a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c5a6:	2b00      	cmp	r3, #0
 801c5a8:	d101      	bne.n	801c5ae <udp_input+0x14e>
    pcb = uncon_pcb;
 801c5aa:	69fb      	ldr	r3, [r7, #28]
 801c5ac:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801c5ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c5b0:	2b00      	cmp	r3, #0
 801c5b2:	d002      	beq.n	801c5ba <udp_input+0x15a>
    for_us = 1;
 801c5b4:	2301      	movs	r3, #1
 801c5b6:	76fb      	strb	r3, [r7, #27]
 801c5b8:	e00a      	b.n	801c5d0 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801c5ba:	683b      	ldr	r3, [r7, #0]
 801c5bc:	3304      	adds	r3, #4
 801c5be:	681a      	ldr	r2, [r3, #0]
 801c5c0:	4b2d      	ldr	r3, [pc, #180]	; (801c678 <udp_input+0x218>)
 801c5c2:	695b      	ldr	r3, [r3, #20]
 801c5c4:	429a      	cmp	r2, r3
 801c5c6:	bf0c      	ite	eq
 801c5c8:	2301      	moveq	r3, #1
 801c5ca:	2300      	movne	r3, #0
 801c5cc:	b2db      	uxtb	r3, r3
 801c5ce:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801c5d0:	7efb      	ldrb	r3, [r7, #27]
 801c5d2:	2b00      	cmp	r3, #0
 801c5d4:	d041      	beq.n	801c65a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801c5d6:	2108      	movs	r1, #8
 801c5d8:	6878      	ldr	r0, [r7, #4]
 801c5da:	f7f7 fd0f 	bl	8013ffc <pbuf_remove_header>
 801c5de:	4603      	mov	r3, r0
 801c5e0:	2b00      	cmp	r3, #0
 801c5e2:	d00a      	beq.n	801c5fa <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801c5e4:	4b20      	ldr	r3, [pc, #128]	; (801c668 <udp_input+0x208>)
 801c5e6:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801c5ea:	4925      	ldr	r1, [pc, #148]	; (801c680 <udp_input+0x220>)
 801c5ec:	4820      	ldr	r0, [pc, #128]	; (801c670 <udp_input+0x210>)
 801c5ee:	f004 fda7 	bl	8021140 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801c5f2:	6878      	ldr	r0, [r7, #4]
 801c5f4:	f7f7 fdba 	bl	801416c <pbuf_free>
      goto end;
 801c5f8:	e032      	b.n	801c660 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801c5fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c5fc:	2b00      	cmp	r3, #0
 801c5fe:	d012      	beq.n	801c626 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801c600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c602:	699b      	ldr	r3, [r3, #24]
 801c604:	2b00      	cmp	r3, #0
 801c606:	d00a      	beq.n	801c61e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801c608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c60a:	699c      	ldr	r4, [r3, #24]
 801c60c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c60e:	69d8      	ldr	r0, [r3, #28]
 801c610:	8a3b      	ldrh	r3, [r7, #16]
 801c612:	9300      	str	r3, [sp, #0]
 801c614:	4b1b      	ldr	r3, [pc, #108]	; (801c684 <udp_input+0x224>)
 801c616:	687a      	ldr	r2, [r7, #4]
 801c618:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801c61a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801c61c:	e021      	b.n	801c662 <udp_input+0x202>
        pbuf_free(p);
 801c61e:	6878      	ldr	r0, [r7, #4]
 801c620:	f7f7 fda4 	bl	801416c <pbuf_free>
        goto end;
 801c624:	e01c      	b.n	801c660 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801c626:	7cfb      	ldrb	r3, [r7, #19]
 801c628:	2b00      	cmp	r3, #0
 801c62a:	d112      	bne.n	801c652 <udp_input+0x1f2>
 801c62c:	4b12      	ldr	r3, [pc, #72]	; (801c678 <udp_input+0x218>)
 801c62e:	695b      	ldr	r3, [r3, #20]
 801c630:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801c634:	2be0      	cmp	r3, #224	; 0xe0
 801c636:	d00c      	beq.n	801c652 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801c638:	4b0f      	ldr	r3, [pc, #60]	; (801c678 <udp_input+0x218>)
 801c63a:	899b      	ldrh	r3, [r3, #12]
 801c63c:	3308      	adds	r3, #8
 801c63e:	b29b      	uxth	r3, r3
 801c640:	b21b      	sxth	r3, r3
 801c642:	4619      	mov	r1, r3
 801c644:	6878      	ldr	r0, [r7, #4]
 801c646:	f7f7 fd4c 	bl	80140e2 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801c64a:	2103      	movs	r1, #3
 801c64c:	6878      	ldr	r0, [r7, #4]
 801c64e:	f7f4 fd71 	bl	8011134 <icmp_dest_unreach>
      pbuf_free(p);
 801c652:	6878      	ldr	r0, [r7, #4]
 801c654:	f7f7 fd8a 	bl	801416c <pbuf_free>
  return;
 801c658:	e003      	b.n	801c662 <udp_input+0x202>
    pbuf_free(p);
 801c65a:	6878      	ldr	r0, [r7, #4]
 801c65c:	f7f7 fd86 	bl	801416c <pbuf_free>
  return;
 801c660:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801c662:	372c      	adds	r7, #44	; 0x2c
 801c664:	46bd      	mov	sp, r7
 801c666:	bd90      	pop	{r4, r7, pc}
 801c668:	08026bc4 	.word	0x08026bc4
 801c66c:	08026c88 	.word	0x08026c88
 801c670:	08026c38 	.word	0x08026c38
 801c674:	08026ca0 	.word	0x08026ca0
 801c678:	24045dc0 	.word	0x24045dc0
 801c67c:	24048ea4 	.word	0x24048ea4
 801c680:	08026cbc 	.word	0x08026cbc
 801c684:	24045dd0 	.word	0x24045dd0

0801c688 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 801c688:	b580      	push	{r7, lr}
 801c68a:	b082      	sub	sp, #8
 801c68c:	af00      	add	r7, sp, #0
 801c68e:	6078      	str	r0, [r7, #4]
 801c690:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 801c692:	687b      	ldr	r3, [r7, #4]
 801c694:	2b00      	cmp	r3, #0
 801c696:	d109      	bne.n	801c6ac <udp_send+0x24>
 801c698:	4b11      	ldr	r3, [pc, #68]	; (801c6e0 <udp_send+0x58>)
 801c69a:	f240 12d5 	movw	r2, #469	; 0x1d5
 801c69e:	4911      	ldr	r1, [pc, #68]	; (801c6e4 <udp_send+0x5c>)
 801c6a0:	4811      	ldr	r0, [pc, #68]	; (801c6e8 <udp_send+0x60>)
 801c6a2:	f004 fd4d 	bl	8021140 <iprintf>
 801c6a6:	f06f 030f 	mvn.w	r3, #15
 801c6aa:	e015      	b.n	801c6d8 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 801c6ac:	683b      	ldr	r3, [r7, #0]
 801c6ae:	2b00      	cmp	r3, #0
 801c6b0:	d109      	bne.n	801c6c6 <udp_send+0x3e>
 801c6b2:	4b0b      	ldr	r3, [pc, #44]	; (801c6e0 <udp_send+0x58>)
 801c6b4:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 801c6b8:	490c      	ldr	r1, [pc, #48]	; (801c6ec <udp_send+0x64>)
 801c6ba:	480b      	ldr	r0, [pc, #44]	; (801c6e8 <udp_send+0x60>)
 801c6bc:	f004 fd40 	bl	8021140 <iprintf>
 801c6c0:	f06f 030f 	mvn.w	r3, #15
 801c6c4:	e008      	b.n	801c6d8 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801c6c6:	687b      	ldr	r3, [r7, #4]
 801c6c8:	1d1a      	adds	r2, r3, #4
 801c6ca:	687b      	ldr	r3, [r7, #4]
 801c6cc:	8a9b      	ldrh	r3, [r3, #20]
 801c6ce:	6839      	ldr	r1, [r7, #0]
 801c6d0:	6878      	ldr	r0, [r7, #4]
 801c6d2:	f000 f80d 	bl	801c6f0 <udp_sendto>
 801c6d6:	4603      	mov	r3, r0
}
 801c6d8:	4618      	mov	r0, r3
 801c6da:	3708      	adds	r7, #8
 801c6dc:	46bd      	mov	sp, r7
 801c6de:	bd80      	pop	{r7, pc}
 801c6e0:	08026bc4 	.word	0x08026bc4
 801c6e4:	08026cd8 	.word	0x08026cd8
 801c6e8:	08026c38 	.word	0x08026c38
 801c6ec:	08026cf0 	.word	0x08026cf0

0801c6f0 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801c6f0:	b580      	push	{r7, lr}
 801c6f2:	b088      	sub	sp, #32
 801c6f4:	af02      	add	r7, sp, #8
 801c6f6:	60f8      	str	r0, [r7, #12]
 801c6f8:	60b9      	str	r1, [r7, #8]
 801c6fa:	607a      	str	r2, [r7, #4]
 801c6fc:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801c6fe:	68fb      	ldr	r3, [r7, #12]
 801c700:	2b00      	cmp	r3, #0
 801c702:	d109      	bne.n	801c718 <udp_sendto+0x28>
 801c704:	4b23      	ldr	r3, [pc, #140]	; (801c794 <udp_sendto+0xa4>)
 801c706:	f44f 7206 	mov.w	r2, #536	; 0x218
 801c70a:	4923      	ldr	r1, [pc, #140]	; (801c798 <udp_sendto+0xa8>)
 801c70c:	4823      	ldr	r0, [pc, #140]	; (801c79c <udp_sendto+0xac>)
 801c70e:	f004 fd17 	bl	8021140 <iprintf>
 801c712:	f06f 030f 	mvn.w	r3, #15
 801c716:	e038      	b.n	801c78a <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801c718:	68bb      	ldr	r3, [r7, #8]
 801c71a:	2b00      	cmp	r3, #0
 801c71c:	d109      	bne.n	801c732 <udp_sendto+0x42>
 801c71e:	4b1d      	ldr	r3, [pc, #116]	; (801c794 <udp_sendto+0xa4>)
 801c720:	f240 2219 	movw	r2, #537	; 0x219
 801c724:	491e      	ldr	r1, [pc, #120]	; (801c7a0 <udp_sendto+0xb0>)
 801c726:	481d      	ldr	r0, [pc, #116]	; (801c79c <udp_sendto+0xac>)
 801c728:	f004 fd0a 	bl	8021140 <iprintf>
 801c72c:	f06f 030f 	mvn.w	r3, #15
 801c730:	e02b      	b.n	801c78a <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801c732:	687b      	ldr	r3, [r7, #4]
 801c734:	2b00      	cmp	r3, #0
 801c736:	d109      	bne.n	801c74c <udp_sendto+0x5c>
 801c738:	4b16      	ldr	r3, [pc, #88]	; (801c794 <udp_sendto+0xa4>)
 801c73a:	f240 221a 	movw	r2, #538	; 0x21a
 801c73e:	4919      	ldr	r1, [pc, #100]	; (801c7a4 <udp_sendto+0xb4>)
 801c740:	4816      	ldr	r0, [pc, #88]	; (801c79c <udp_sendto+0xac>)
 801c742:	f004 fcfd 	bl	8021140 <iprintf>
 801c746:	f06f 030f 	mvn.w	r3, #15
 801c74a:	e01e      	b.n	801c78a <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801c74c:	68fb      	ldr	r3, [r7, #12]
 801c74e:	7a1b      	ldrb	r3, [r3, #8]
 801c750:	2b00      	cmp	r3, #0
 801c752:	d006      	beq.n	801c762 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801c754:	68fb      	ldr	r3, [r7, #12]
 801c756:	7a1b      	ldrb	r3, [r3, #8]
 801c758:	4618      	mov	r0, r3
 801c75a:	f7f7 f94b 	bl	80139f4 <netif_get_by_index>
 801c75e:	6178      	str	r0, [r7, #20]
 801c760:	e003      	b.n	801c76a <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801c762:	6878      	ldr	r0, [r7, #4]
 801c764:	f7f4 fe4e 	bl	8011404 <ip4_route>
 801c768:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801c76a:	697b      	ldr	r3, [r7, #20]
 801c76c:	2b00      	cmp	r3, #0
 801c76e:	d102      	bne.n	801c776 <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801c770:	f06f 0303 	mvn.w	r3, #3
 801c774:	e009      	b.n	801c78a <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801c776:	887a      	ldrh	r2, [r7, #2]
 801c778:	697b      	ldr	r3, [r7, #20]
 801c77a:	9300      	str	r3, [sp, #0]
 801c77c:	4613      	mov	r3, r2
 801c77e:	687a      	ldr	r2, [r7, #4]
 801c780:	68b9      	ldr	r1, [r7, #8]
 801c782:	68f8      	ldr	r0, [r7, #12]
 801c784:	f000 f810 	bl	801c7a8 <udp_sendto_if>
 801c788:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801c78a:	4618      	mov	r0, r3
 801c78c:	3718      	adds	r7, #24
 801c78e:	46bd      	mov	sp, r7
 801c790:	bd80      	pop	{r7, pc}
 801c792:	bf00      	nop
 801c794:	08026bc4 	.word	0x08026bc4
 801c798:	08026d08 	.word	0x08026d08
 801c79c:	08026c38 	.word	0x08026c38
 801c7a0:	08026d20 	.word	0x08026d20
 801c7a4:	08026d3c 	.word	0x08026d3c

0801c7a8 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801c7a8:	b580      	push	{r7, lr}
 801c7aa:	b088      	sub	sp, #32
 801c7ac:	af02      	add	r7, sp, #8
 801c7ae:	60f8      	str	r0, [r7, #12]
 801c7b0:	60b9      	str	r1, [r7, #8]
 801c7b2:	607a      	str	r2, [r7, #4]
 801c7b4:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801c7b6:	68fb      	ldr	r3, [r7, #12]
 801c7b8:	2b00      	cmp	r3, #0
 801c7ba:	d109      	bne.n	801c7d0 <udp_sendto_if+0x28>
 801c7bc:	4b2e      	ldr	r3, [pc, #184]	; (801c878 <udp_sendto_if+0xd0>)
 801c7be:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c7c2:	492e      	ldr	r1, [pc, #184]	; (801c87c <udp_sendto_if+0xd4>)
 801c7c4:	482e      	ldr	r0, [pc, #184]	; (801c880 <udp_sendto_if+0xd8>)
 801c7c6:	f004 fcbb 	bl	8021140 <iprintf>
 801c7ca:	f06f 030f 	mvn.w	r3, #15
 801c7ce:	e04f      	b.n	801c870 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801c7d0:	68bb      	ldr	r3, [r7, #8]
 801c7d2:	2b00      	cmp	r3, #0
 801c7d4:	d109      	bne.n	801c7ea <udp_sendto_if+0x42>
 801c7d6:	4b28      	ldr	r3, [pc, #160]	; (801c878 <udp_sendto_if+0xd0>)
 801c7d8:	f240 2281 	movw	r2, #641	; 0x281
 801c7dc:	4929      	ldr	r1, [pc, #164]	; (801c884 <udp_sendto_if+0xdc>)
 801c7de:	4828      	ldr	r0, [pc, #160]	; (801c880 <udp_sendto_if+0xd8>)
 801c7e0:	f004 fcae 	bl	8021140 <iprintf>
 801c7e4:	f06f 030f 	mvn.w	r3, #15
 801c7e8:	e042      	b.n	801c870 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801c7ea:	687b      	ldr	r3, [r7, #4]
 801c7ec:	2b00      	cmp	r3, #0
 801c7ee:	d109      	bne.n	801c804 <udp_sendto_if+0x5c>
 801c7f0:	4b21      	ldr	r3, [pc, #132]	; (801c878 <udp_sendto_if+0xd0>)
 801c7f2:	f240 2282 	movw	r2, #642	; 0x282
 801c7f6:	4924      	ldr	r1, [pc, #144]	; (801c888 <udp_sendto_if+0xe0>)
 801c7f8:	4821      	ldr	r0, [pc, #132]	; (801c880 <udp_sendto_if+0xd8>)
 801c7fa:	f004 fca1 	bl	8021140 <iprintf>
 801c7fe:	f06f 030f 	mvn.w	r3, #15
 801c802:	e035      	b.n	801c870 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801c804:	6a3b      	ldr	r3, [r7, #32]
 801c806:	2b00      	cmp	r3, #0
 801c808:	d109      	bne.n	801c81e <udp_sendto_if+0x76>
 801c80a:	4b1b      	ldr	r3, [pc, #108]	; (801c878 <udp_sendto_if+0xd0>)
 801c80c:	f240 2283 	movw	r2, #643	; 0x283
 801c810:	491e      	ldr	r1, [pc, #120]	; (801c88c <udp_sendto_if+0xe4>)
 801c812:	481b      	ldr	r0, [pc, #108]	; (801c880 <udp_sendto_if+0xd8>)
 801c814:	f004 fc94 	bl	8021140 <iprintf>
 801c818:	f06f 030f 	mvn.w	r3, #15
 801c81c:	e028      	b.n	801c870 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801c81e:	68fb      	ldr	r3, [r7, #12]
 801c820:	2b00      	cmp	r3, #0
 801c822:	d009      	beq.n	801c838 <udp_sendto_if+0x90>
 801c824:	68fb      	ldr	r3, [r7, #12]
 801c826:	681b      	ldr	r3, [r3, #0]
 801c828:	2b00      	cmp	r3, #0
 801c82a:	d005      	beq.n	801c838 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801c82c:	68fb      	ldr	r3, [r7, #12]
 801c82e:	681b      	ldr	r3, [r3, #0]
 801c830:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801c834:	2be0      	cmp	r3, #224	; 0xe0
 801c836:	d103      	bne.n	801c840 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801c838:	6a3b      	ldr	r3, [r7, #32]
 801c83a:	3304      	adds	r3, #4
 801c83c:	617b      	str	r3, [r7, #20]
 801c83e:	e00b      	b.n	801c858 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801c840:	68fb      	ldr	r3, [r7, #12]
 801c842:	681a      	ldr	r2, [r3, #0]
 801c844:	6a3b      	ldr	r3, [r7, #32]
 801c846:	3304      	adds	r3, #4
 801c848:	681b      	ldr	r3, [r3, #0]
 801c84a:	429a      	cmp	r2, r3
 801c84c:	d002      	beq.n	801c854 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801c84e:	f06f 0303 	mvn.w	r3, #3
 801c852:	e00d      	b.n	801c870 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801c854:	68fb      	ldr	r3, [r7, #12]
 801c856:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801c858:	887a      	ldrh	r2, [r7, #2]
 801c85a:	697b      	ldr	r3, [r7, #20]
 801c85c:	9301      	str	r3, [sp, #4]
 801c85e:	6a3b      	ldr	r3, [r7, #32]
 801c860:	9300      	str	r3, [sp, #0]
 801c862:	4613      	mov	r3, r2
 801c864:	687a      	ldr	r2, [r7, #4]
 801c866:	68b9      	ldr	r1, [r7, #8]
 801c868:	68f8      	ldr	r0, [r7, #12]
 801c86a:	f000 f811 	bl	801c890 <udp_sendto_if_src>
 801c86e:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801c870:	4618      	mov	r0, r3
 801c872:	3718      	adds	r7, #24
 801c874:	46bd      	mov	sp, r7
 801c876:	bd80      	pop	{r7, pc}
 801c878:	08026bc4 	.word	0x08026bc4
 801c87c:	08026d58 	.word	0x08026d58
 801c880:	08026c38 	.word	0x08026c38
 801c884:	08026d74 	.word	0x08026d74
 801c888:	08026d90 	.word	0x08026d90
 801c88c:	08026db0 	.word	0x08026db0

0801c890 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801c890:	b580      	push	{r7, lr}
 801c892:	b08c      	sub	sp, #48	; 0x30
 801c894:	af04      	add	r7, sp, #16
 801c896:	60f8      	str	r0, [r7, #12]
 801c898:	60b9      	str	r1, [r7, #8]
 801c89a:	607a      	str	r2, [r7, #4]
 801c89c:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801c89e:	68fb      	ldr	r3, [r7, #12]
 801c8a0:	2b00      	cmp	r3, #0
 801c8a2:	d109      	bne.n	801c8b8 <udp_sendto_if_src+0x28>
 801c8a4:	4b65      	ldr	r3, [pc, #404]	; (801ca3c <udp_sendto_if_src+0x1ac>)
 801c8a6:	f240 22d1 	movw	r2, #721	; 0x2d1
 801c8aa:	4965      	ldr	r1, [pc, #404]	; (801ca40 <udp_sendto_if_src+0x1b0>)
 801c8ac:	4865      	ldr	r0, [pc, #404]	; (801ca44 <udp_sendto_if_src+0x1b4>)
 801c8ae:	f004 fc47 	bl	8021140 <iprintf>
 801c8b2:	f06f 030f 	mvn.w	r3, #15
 801c8b6:	e0bc      	b.n	801ca32 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801c8b8:	68bb      	ldr	r3, [r7, #8]
 801c8ba:	2b00      	cmp	r3, #0
 801c8bc:	d109      	bne.n	801c8d2 <udp_sendto_if_src+0x42>
 801c8be:	4b5f      	ldr	r3, [pc, #380]	; (801ca3c <udp_sendto_if_src+0x1ac>)
 801c8c0:	f240 22d2 	movw	r2, #722	; 0x2d2
 801c8c4:	4960      	ldr	r1, [pc, #384]	; (801ca48 <udp_sendto_if_src+0x1b8>)
 801c8c6:	485f      	ldr	r0, [pc, #380]	; (801ca44 <udp_sendto_if_src+0x1b4>)
 801c8c8:	f004 fc3a 	bl	8021140 <iprintf>
 801c8cc:	f06f 030f 	mvn.w	r3, #15
 801c8d0:	e0af      	b.n	801ca32 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801c8d2:	687b      	ldr	r3, [r7, #4]
 801c8d4:	2b00      	cmp	r3, #0
 801c8d6:	d109      	bne.n	801c8ec <udp_sendto_if_src+0x5c>
 801c8d8:	4b58      	ldr	r3, [pc, #352]	; (801ca3c <udp_sendto_if_src+0x1ac>)
 801c8da:	f240 22d3 	movw	r2, #723	; 0x2d3
 801c8de:	495b      	ldr	r1, [pc, #364]	; (801ca4c <udp_sendto_if_src+0x1bc>)
 801c8e0:	4858      	ldr	r0, [pc, #352]	; (801ca44 <udp_sendto_if_src+0x1b4>)
 801c8e2:	f004 fc2d 	bl	8021140 <iprintf>
 801c8e6:	f06f 030f 	mvn.w	r3, #15
 801c8ea:	e0a2      	b.n	801ca32 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801c8ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c8ee:	2b00      	cmp	r3, #0
 801c8f0:	d109      	bne.n	801c906 <udp_sendto_if_src+0x76>
 801c8f2:	4b52      	ldr	r3, [pc, #328]	; (801ca3c <udp_sendto_if_src+0x1ac>)
 801c8f4:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 801c8f8:	4955      	ldr	r1, [pc, #340]	; (801ca50 <udp_sendto_if_src+0x1c0>)
 801c8fa:	4852      	ldr	r0, [pc, #328]	; (801ca44 <udp_sendto_if_src+0x1b4>)
 801c8fc:	f004 fc20 	bl	8021140 <iprintf>
 801c900:	f06f 030f 	mvn.w	r3, #15
 801c904:	e095      	b.n	801ca32 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801c906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c908:	2b00      	cmp	r3, #0
 801c90a:	d109      	bne.n	801c920 <udp_sendto_if_src+0x90>
 801c90c:	4b4b      	ldr	r3, [pc, #300]	; (801ca3c <udp_sendto_if_src+0x1ac>)
 801c90e:	f240 22d5 	movw	r2, #725	; 0x2d5
 801c912:	4950      	ldr	r1, [pc, #320]	; (801ca54 <udp_sendto_if_src+0x1c4>)
 801c914:	484b      	ldr	r0, [pc, #300]	; (801ca44 <udp_sendto_if_src+0x1b4>)
 801c916:	f004 fc13 	bl	8021140 <iprintf>
 801c91a:	f06f 030f 	mvn.w	r3, #15
 801c91e:	e088      	b.n	801ca32 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801c920:	68fb      	ldr	r3, [r7, #12]
 801c922:	8a5b      	ldrh	r3, [r3, #18]
 801c924:	2b00      	cmp	r3, #0
 801c926:	d10f      	bne.n	801c948 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801c928:	68f9      	ldr	r1, [r7, #12]
 801c92a:	68fb      	ldr	r3, [r7, #12]
 801c92c:	8a5b      	ldrh	r3, [r3, #18]
 801c92e:	461a      	mov	r2, r3
 801c930:	68f8      	ldr	r0, [r7, #12]
 801c932:	f000 f893 	bl	801ca5c <udp_bind>
 801c936:	4603      	mov	r3, r0
 801c938:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801c93a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801c93e:	2b00      	cmp	r3, #0
 801c940:	d002      	beq.n	801c948 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801c942:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801c946:	e074      	b.n	801ca32 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801c948:	68bb      	ldr	r3, [r7, #8]
 801c94a:	891b      	ldrh	r3, [r3, #8]
 801c94c:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 801c950:	4293      	cmp	r3, r2
 801c952:	d902      	bls.n	801c95a <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801c954:	f04f 33ff 	mov.w	r3, #4294967295
 801c958:	e06b      	b.n	801ca32 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801c95a:	2108      	movs	r1, #8
 801c95c:	68b8      	ldr	r0, [r7, #8]
 801c95e:	f7f7 fb3d 	bl	8013fdc <pbuf_add_header>
 801c962:	4603      	mov	r3, r0
 801c964:	2b00      	cmp	r3, #0
 801c966:	d015      	beq.n	801c994 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801c968:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c96c:	2108      	movs	r1, #8
 801c96e:	2022      	movs	r0, #34	; 0x22
 801c970:	f7f7 f8ea 	bl	8013b48 <pbuf_alloc>
 801c974:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801c976:	69fb      	ldr	r3, [r7, #28]
 801c978:	2b00      	cmp	r3, #0
 801c97a:	d102      	bne.n	801c982 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801c97c:	f04f 33ff 	mov.w	r3, #4294967295
 801c980:	e057      	b.n	801ca32 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801c982:	68bb      	ldr	r3, [r7, #8]
 801c984:	891b      	ldrh	r3, [r3, #8]
 801c986:	2b00      	cmp	r3, #0
 801c988:	d006      	beq.n	801c998 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801c98a:	68b9      	ldr	r1, [r7, #8]
 801c98c:	69f8      	ldr	r0, [r7, #28]
 801c98e:	f7f7 fd11 	bl	80143b4 <pbuf_chain>
 801c992:	e001      	b.n	801c998 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801c994:	68bb      	ldr	r3, [r7, #8]
 801c996:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801c998:	69fb      	ldr	r3, [r7, #28]
 801c99a:	895b      	ldrh	r3, [r3, #10]
 801c99c:	2b07      	cmp	r3, #7
 801c99e:	d806      	bhi.n	801c9ae <udp_sendto_if_src+0x11e>
 801c9a0:	4b26      	ldr	r3, [pc, #152]	; (801ca3c <udp_sendto_if_src+0x1ac>)
 801c9a2:	f240 320e 	movw	r2, #782	; 0x30e
 801c9a6:	492c      	ldr	r1, [pc, #176]	; (801ca58 <udp_sendto_if_src+0x1c8>)
 801c9a8:	4826      	ldr	r0, [pc, #152]	; (801ca44 <udp_sendto_if_src+0x1b4>)
 801c9aa:	f004 fbc9 	bl	8021140 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801c9ae:	69fb      	ldr	r3, [r7, #28]
 801c9b0:	685b      	ldr	r3, [r3, #4]
 801c9b2:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801c9b4:	68fb      	ldr	r3, [r7, #12]
 801c9b6:	8a5b      	ldrh	r3, [r3, #18]
 801c9b8:	4618      	mov	r0, r3
 801c9ba:	f7f3 fa2d 	bl	800fe18 <lwip_htons>
 801c9be:	4603      	mov	r3, r0
 801c9c0:	461a      	mov	r2, r3
 801c9c2:	697b      	ldr	r3, [r7, #20]
 801c9c4:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801c9c6:	887b      	ldrh	r3, [r7, #2]
 801c9c8:	4618      	mov	r0, r3
 801c9ca:	f7f3 fa25 	bl	800fe18 <lwip_htons>
 801c9ce:	4603      	mov	r3, r0
 801c9d0:	461a      	mov	r2, r3
 801c9d2:	697b      	ldr	r3, [r7, #20]
 801c9d4:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801c9d6:	697b      	ldr	r3, [r7, #20]
 801c9d8:	2200      	movs	r2, #0
 801c9da:	719a      	strb	r2, [r3, #6]
 801c9dc:	2200      	movs	r2, #0
 801c9de:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801c9e0:	69fb      	ldr	r3, [r7, #28]
 801c9e2:	891b      	ldrh	r3, [r3, #8]
 801c9e4:	4618      	mov	r0, r3
 801c9e6:	f7f3 fa17 	bl	800fe18 <lwip_htons>
 801c9ea:	4603      	mov	r3, r0
 801c9ec:	461a      	mov	r2, r3
 801c9ee:	697b      	ldr	r3, [r7, #20]
 801c9f0:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801c9f2:	2311      	movs	r3, #17
 801c9f4:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801c9f6:	68fb      	ldr	r3, [r7, #12]
 801c9f8:	7adb      	ldrb	r3, [r3, #11]
 801c9fa:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801c9fc:	68fb      	ldr	r3, [r7, #12]
 801c9fe:	7a9b      	ldrb	r3, [r3, #10]
 801ca00:	7cb9      	ldrb	r1, [r7, #18]
 801ca02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801ca04:	9202      	str	r2, [sp, #8]
 801ca06:	7cfa      	ldrb	r2, [r7, #19]
 801ca08:	9201      	str	r2, [sp, #4]
 801ca0a:	9300      	str	r3, [sp, #0]
 801ca0c:	460b      	mov	r3, r1
 801ca0e:	687a      	ldr	r2, [r7, #4]
 801ca10:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801ca12:	69f8      	ldr	r0, [r7, #28]
 801ca14:	f7f4 fedc 	bl	80117d0 <ip4_output_if_src>
 801ca18:	4603      	mov	r3, r0
 801ca1a:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801ca1c:	69fa      	ldr	r2, [r7, #28]
 801ca1e:	68bb      	ldr	r3, [r7, #8]
 801ca20:	429a      	cmp	r2, r3
 801ca22:	d004      	beq.n	801ca2e <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801ca24:	69f8      	ldr	r0, [r7, #28]
 801ca26:	f7f7 fba1 	bl	801416c <pbuf_free>
    q = NULL;
 801ca2a:	2300      	movs	r3, #0
 801ca2c:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801ca2e:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801ca32:	4618      	mov	r0, r3
 801ca34:	3720      	adds	r7, #32
 801ca36:	46bd      	mov	sp, r7
 801ca38:	bd80      	pop	{r7, pc}
 801ca3a:	bf00      	nop
 801ca3c:	08026bc4 	.word	0x08026bc4
 801ca40:	08026dd0 	.word	0x08026dd0
 801ca44:	08026c38 	.word	0x08026c38
 801ca48:	08026df0 	.word	0x08026df0
 801ca4c:	08026e10 	.word	0x08026e10
 801ca50:	08026e34 	.word	0x08026e34
 801ca54:	08026e58 	.word	0x08026e58
 801ca58:	08026e7c 	.word	0x08026e7c

0801ca5c <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801ca5c:	b580      	push	{r7, lr}
 801ca5e:	b086      	sub	sp, #24
 801ca60:	af00      	add	r7, sp, #0
 801ca62:	60f8      	str	r0, [r7, #12]
 801ca64:	60b9      	str	r1, [r7, #8]
 801ca66:	4613      	mov	r3, r2
 801ca68:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801ca6a:	68bb      	ldr	r3, [r7, #8]
 801ca6c:	2b00      	cmp	r3, #0
 801ca6e:	d101      	bne.n	801ca74 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801ca70:	4b39      	ldr	r3, [pc, #228]	; (801cb58 <udp_bind+0xfc>)
 801ca72:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801ca74:	68fb      	ldr	r3, [r7, #12]
 801ca76:	2b00      	cmp	r3, #0
 801ca78:	d109      	bne.n	801ca8e <udp_bind+0x32>
 801ca7a:	4b38      	ldr	r3, [pc, #224]	; (801cb5c <udp_bind+0x100>)
 801ca7c:	f240 32b7 	movw	r2, #951	; 0x3b7
 801ca80:	4937      	ldr	r1, [pc, #220]	; (801cb60 <udp_bind+0x104>)
 801ca82:	4838      	ldr	r0, [pc, #224]	; (801cb64 <udp_bind+0x108>)
 801ca84:	f004 fb5c 	bl	8021140 <iprintf>
 801ca88:	f06f 030f 	mvn.w	r3, #15
 801ca8c:	e060      	b.n	801cb50 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801ca8e:	2300      	movs	r3, #0
 801ca90:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ca92:	4b35      	ldr	r3, [pc, #212]	; (801cb68 <udp_bind+0x10c>)
 801ca94:	681b      	ldr	r3, [r3, #0]
 801ca96:	617b      	str	r3, [r7, #20]
 801ca98:	e009      	b.n	801caae <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801ca9a:	68fa      	ldr	r2, [r7, #12]
 801ca9c:	697b      	ldr	r3, [r7, #20]
 801ca9e:	429a      	cmp	r2, r3
 801caa0:	d102      	bne.n	801caa8 <udp_bind+0x4c>
      rebind = 1;
 801caa2:	2301      	movs	r3, #1
 801caa4:	74fb      	strb	r3, [r7, #19]
      break;
 801caa6:	e005      	b.n	801cab4 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801caa8:	697b      	ldr	r3, [r7, #20]
 801caaa:	68db      	ldr	r3, [r3, #12]
 801caac:	617b      	str	r3, [r7, #20]
 801caae:	697b      	ldr	r3, [r7, #20]
 801cab0:	2b00      	cmp	r3, #0
 801cab2:	d1f2      	bne.n	801ca9a <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801cab4:	88fb      	ldrh	r3, [r7, #6]
 801cab6:	2b00      	cmp	r3, #0
 801cab8:	d109      	bne.n	801cace <udp_bind+0x72>
    port = udp_new_port();
 801caba:	f7ff fc35 	bl	801c328 <udp_new_port>
 801cabe:	4603      	mov	r3, r0
 801cac0:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801cac2:	88fb      	ldrh	r3, [r7, #6]
 801cac4:	2b00      	cmp	r3, #0
 801cac6:	d12c      	bne.n	801cb22 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801cac8:	f06f 0307 	mvn.w	r3, #7
 801cacc:	e040      	b.n	801cb50 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801cace:	4b26      	ldr	r3, [pc, #152]	; (801cb68 <udp_bind+0x10c>)
 801cad0:	681b      	ldr	r3, [r3, #0]
 801cad2:	617b      	str	r3, [r7, #20]
 801cad4:	e022      	b.n	801cb1c <udp_bind+0xc0>
      if (pcb != ipcb) {
 801cad6:	68fa      	ldr	r2, [r7, #12]
 801cad8:	697b      	ldr	r3, [r7, #20]
 801cada:	429a      	cmp	r2, r3
 801cadc:	d01b      	beq.n	801cb16 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801cade:	697b      	ldr	r3, [r7, #20]
 801cae0:	8a5b      	ldrh	r3, [r3, #18]
 801cae2:	88fa      	ldrh	r2, [r7, #6]
 801cae4:	429a      	cmp	r2, r3
 801cae6:	d116      	bne.n	801cb16 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801cae8:	697b      	ldr	r3, [r7, #20]
 801caea:	681a      	ldr	r2, [r3, #0]
 801caec:	68bb      	ldr	r3, [r7, #8]
 801caee:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801caf0:	429a      	cmp	r2, r3
 801caf2:	d00d      	beq.n	801cb10 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801caf4:	68bb      	ldr	r3, [r7, #8]
 801caf6:	2b00      	cmp	r3, #0
 801caf8:	d00a      	beq.n	801cb10 <udp_bind+0xb4>
 801cafa:	68bb      	ldr	r3, [r7, #8]
 801cafc:	681b      	ldr	r3, [r3, #0]
 801cafe:	2b00      	cmp	r3, #0
 801cb00:	d006      	beq.n	801cb10 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801cb02:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801cb04:	2b00      	cmp	r3, #0
 801cb06:	d003      	beq.n	801cb10 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801cb08:	697b      	ldr	r3, [r7, #20]
 801cb0a:	681b      	ldr	r3, [r3, #0]
 801cb0c:	2b00      	cmp	r3, #0
 801cb0e:	d102      	bne.n	801cb16 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801cb10:	f06f 0307 	mvn.w	r3, #7
 801cb14:	e01c      	b.n	801cb50 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801cb16:	697b      	ldr	r3, [r7, #20]
 801cb18:	68db      	ldr	r3, [r3, #12]
 801cb1a:	617b      	str	r3, [r7, #20]
 801cb1c:	697b      	ldr	r3, [r7, #20]
 801cb1e:	2b00      	cmp	r3, #0
 801cb20:	d1d9      	bne.n	801cad6 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801cb22:	68bb      	ldr	r3, [r7, #8]
 801cb24:	2b00      	cmp	r3, #0
 801cb26:	d002      	beq.n	801cb2e <udp_bind+0xd2>
 801cb28:	68bb      	ldr	r3, [r7, #8]
 801cb2a:	681b      	ldr	r3, [r3, #0]
 801cb2c:	e000      	b.n	801cb30 <udp_bind+0xd4>
 801cb2e:	2300      	movs	r3, #0
 801cb30:	68fa      	ldr	r2, [r7, #12]
 801cb32:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801cb34:	68fb      	ldr	r3, [r7, #12]
 801cb36:	88fa      	ldrh	r2, [r7, #6]
 801cb38:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801cb3a:	7cfb      	ldrb	r3, [r7, #19]
 801cb3c:	2b00      	cmp	r3, #0
 801cb3e:	d106      	bne.n	801cb4e <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801cb40:	4b09      	ldr	r3, [pc, #36]	; (801cb68 <udp_bind+0x10c>)
 801cb42:	681a      	ldr	r2, [r3, #0]
 801cb44:	68fb      	ldr	r3, [r7, #12]
 801cb46:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801cb48:	4a07      	ldr	r2, [pc, #28]	; (801cb68 <udp_bind+0x10c>)
 801cb4a:	68fb      	ldr	r3, [r7, #12]
 801cb4c:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801cb4e:	2300      	movs	r3, #0
}
 801cb50:	4618      	mov	r0, r3
 801cb52:	3718      	adds	r7, #24
 801cb54:	46bd      	mov	sp, r7
 801cb56:	bd80      	pop	{r7, pc}
 801cb58:	08027134 	.word	0x08027134
 801cb5c:	08026bc4 	.word	0x08026bc4
 801cb60:	08026eac 	.word	0x08026eac
 801cb64:	08026c38 	.word	0x08026c38
 801cb68:	24048ea4 	.word	0x24048ea4

0801cb6c <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801cb6c:	b580      	push	{r7, lr}
 801cb6e:	b086      	sub	sp, #24
 801cb70:	af00      	add	r7, sp, #0
 801cb72:	60f8      	str	r0, [r7, #12]
 801cb74:	60b9      	str	r1, [r7, #8]
 801cb76:	4613      	mov	r3, r2
 801cb78:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801cb7a:	68fb      	ldr	r3, [r7, #12]
 801cb7c:	2b00      	cmp	r3, #0
 801cb7e:	d109      	bne.n	801cb94 <udp_connect+0x28>
 801cb80:	4b2c      	ldr	r3, [pc, #176]	; (801cc34 <udp_connect+0xc8>)
 801cb82:	f240 4235 	movw	r2, #1077	; 0x435
 801cb86:	492c      	ldr	r1, [pc, #176]	; (801cc38 <udp_connect+0xcc>)
 801cb88:	482c      	ldr	r0, [pc, #176]	; (801cc3c <udp_connect+0xd0>)
 801cb8a:	f004 fad9 	bl	8021140 <iprintf>
 801cb8e:	f06f 030f 	mvn.w	r3, #15
 801cb92:	e04b      	b.n	801cc2c <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801cb94:	68bb      	ldr	r3, [r7, #8]
 801cb96:	2b00      	cmp	r3, #0
 801cb98:	d109      	bne.n	801cbae <udp_connect+0x42>
 801cb9a:	4b26      	ldr	r3, [pc, #152]	; (801cc34 <udp_connect+0xc8>)
 801cb9c:	f240 4236 	movw	r2, #1078	; 0x436
 801cba0:	4927      	ldr	r1, [pc, #156]	; (801cc40 <udp_connect+0xd4>)
 801cba2:	4826      	ldr	r0, [pc, #152]	; (801cc3c <udp_connect+0xd0>)
 801cba4:	f004 facc 	bl	8021140 <iprintf>
 801cba8:	f06f 030f 	mvn.w	r3, #15
 801cbac:	e03e      	b.n	801cc2c <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 801cbae:	68fb      	ldr	r3, [r7, #12]
 801cbb0:	8a5b      	ldrh	r3, [r3, #18]
 801cbb2:	2b00      	cmp	r3, #0
 801cbb4:	d10f      	bne.n	801cbd6 <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801cbb6:	68f9      	ldr	r1, [r7, #12]
 801cbb8:	68fb      	ldr	r3, [r7, #12]
 801cbba:	8a5b      	ldrh	r3, [r3, #18]
 801cbbc:	461a      	mov	r2, r3
 801cbbe:	68f8      	ldr	r0, [r7, #12]
 801cbc0:	f7ff ff4c 	bl	801ca5c <udp_bind>
 801cbc4:	4603      	mov	r3, r0
 801cbc6:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 801cbc8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801cbcc:	2b00      	cmp	r3, #0
 801cbce:	d002      	beq.n	801cbd6 <udp_connect+0x6a>
      return err;
 801cbd0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801cbd4:	e02a      	b.n	801cc2c <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801cbd6:	68bb      	ldr	r3, [r7, #8]
 801cbd8:	2b00      	cmp	r3, #0
 801cbda:	d002      	beq.n	801cbe2 <udp_connect+0x76>
 801cbdc:	68bb      	ldr	r3, [r7, #8]
 801cbde:	681b      	ldr	r3, [r3, #0]
 801cbe0:	e000      	b.n	801cbe4 <udp_connect+0x78>
 801cbe2:	2300      	movs	r3, #0
 801cbe4:	68fa      	ldr	r2, [r7, #12]
 801cbe6:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 801cbe8:	68fb      	ldr	r3, [r7, #12]
 801cbea:	88fa      	ldrh	r2, [r7, #6]
 801cbec:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801cbee:	68fb      	ldr	r3, [r7, #12]
 801cbf0:	7c1b      	ldrb	r3, [r3, #16]
 801cbf2:	f043 0304 	orr.w	r3, r3, #4
 801cbf6:	b2da      	uxtb	r2, r3
 801cbf8:	68fb      	ldr	r3, [r7, #12]
 801cbfa:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801cbfc:	4b11      	ldr	r3, [pc, #68]	; (801cc44 <udp_connect+0xd8>)
 801cbfe:	681b      	ldr	r3, [r3, #0]
 801cc00:	617b      	str	r3, [r7, #20]
 801cc02:	e008      	b.n	801cc16 <udp_connect+0xaa>
    if (pcb == ipcb) {
 801cc04:	68fa      	ldr	r2, [r7, #12]
 801cc06:	697b      	ldr	r3, [r7, #20]
 801cc08:	429a      	cmp	r2, r3
 801cc0a:	d101      	bne.n	801cc10 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 801cc0c:	2300      	movs	r3, #0
 801cc0e:	e00d      	b.n	801cc2c <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801cc10:	697b      	ldr	r3, [r7, #20]
 801cc12:	68db      	ldr	r3, [r3, #12]
 801cc14:	617b      	str	r3, [r7, #20]
 801cc16:	697b      	ldr	r3, [r7, #20]
 801cc18:	2b00      	cmp	r3, #0
 801cc1a:	d1f3      	bne.n	801cc04 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 801cc1c:	4b09      	ldr	r3, [pc, #36]	; (801cc44 <udp_connect+0xd8>)
 801cc1e:	681a      	ldr	r2, [r3, #0]
 801cc20:	68fb      	ldr	r3, [r7, #12]
 801cc22:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 801cc24:	4a07      	ldr	r2, [pc, #28]	; (801cc44 <udp_connect+0xd8>)
 801cc26:	68fb      	ldr	r3, [r7, #12]
 801cc28:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 801cc2a:	2300      	movs	r3, #0
}
 801cc2c:	4618      	mov	r0, r3
 801cc2e:	3718      	adds	r7, #24
 801cc30:	46bd      	mov	sp, r7
 801cc32:	bd80      	pop	{r7, pc}
 801cc34:	08026bc4 	.word	0x08026bc4
 801cc38:	08026ec4 	.word	0x08026ec4
 801cc3c:	08026c38 	.word	0x08026c38
 801cc40:	08026ee0 	.word	0x08026ee0
 801cc44:	24048ea4 	.word	0x24048ea4

0801cc48 <udp_disconnect>:
 *
 * @param pcb the udp pcb to disconnect.
 */
void
udp_disconnect(struct udp_pcb *pcb)
{
 801cc48:	b580      	push	{r7, lr}
 801cc4a:	b082      	sub	sp, #8
 801cc4c:	af00      	add	r7, sp, #0
 801cc4e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_disconnect: invalid pcb", pcb != NULL, return);
 801cc50:	687b      	ldr	r3, [r7, #4]
 801cc52:	2b00      	cmp	r3, #0
 801cc54:	d107      	bne.n	801cc66 <udp_disconnect+0x1e>
 801cc56:	4b0d      	ldr	r3, [pc, #52]	; (801cc8c <udp_disconnect+0x44>)
 801cc58:	f240 426a 	movw	r2, #1130	; 0x46a
 801cc5c:	490c      	ldr	r1, [pc, #48]	; (801cc90 <udp_disconnect+0x48>)
 801cc5e:	480d      	ldr	r0, [pc, #52]	; (801cc94 <udp_disconnect+0x4c>)
 801cc60:	f004 fa6e 	bl	8021140 <iprintf>
 801cc64:	e00f      	b.n	801cc86 <udp_disconnect+0x3e>
#if LWIP_IPV4 && LWIP_IPV6
  if (IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    ip_addr_copy(pcb->remote_ip, *IP_ANY_TYPE);
  } else {
#endif
    ip_addr_set_any(IP_IS_V6_VAL(pcb->remote_ip), &pcb->remote_ip);
 801cc66:	687b      	ldr	r3, [r7, #4]
 801cc68:	2200      	movs	r2, #0
 801cc6a:	605a      	str	r2, [r3, #4]
#if LWIP_IPV4 && LWIP_IPV6
  }
#endif
  pcb->remote_port = 0;
 801cc6c:	687b      	ldr	r3, [r7, #4]
 801cc6e:	2200      	movs	r2, #0
 801cc70:	829a      	strh	r2, [r3, #20]
  pcb->netif_idx = NETIF_NO_INDEX;
 801cc72:	687b      	ldr	r3, [r7, #4]
 801cc74:	2200      	movs	r2, #0
 801cc76:	721a      	strb	r2, [r3, #8]
  /* mark PCB as unconnected */
  udp_clear_flags(pcb, UDP_FLAGS_CONNECTED);
 801cc78:	687b      	ldr	r3, [r7, #4]
 801cc7a:	7c1b      	ldrb	r3, [r3, #16]
 801cc7c:	f023 0304 	bic.w	r3, r3, #4
 801cc80:	b2da      	uxtb	r2, r3
 801cc82:	687b      	ldr	r3, [r7, #4]
 801cc84:	741a      	strb	r2, [r3, #16]
}
 801cc86:	3708      	adds	r7, #8
 801cc88:	46bd      	mov	sp, r7
 801cc8a:	bd80      	pop	{r7, pc}
 801cc8c:	08026bc4 	.word	0x08026bc4
 801cc90:	08026efc 	.word	0x08026efc
 801cc94:	08026c38 	.word	0x08026c38

0801cc98 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801cc98:	b580      	push	{r7, lr}
 801cc9a:	b084      	sub	sp, #16
 801cc9c:	af00      	add	r7, sp, #0
 801cc9e:	60f8      	str	r0, [r7, #12]
 801cca0:	60b9      	str	r1, [r7, #8]
 801cca2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801cca4:	68fb      	ldr	r3, [r7, #12]
 801cca6:	2b00      	cmp	r3, #0
 801cca8:	d107      	bne.n	801ccba <udp_recv+0x22>
 801ccaa:	4b08      	ldr	r3, [pc, #32]	; (801cccc <udp_recv+0x34>)
 801ccac:	f240 428a 	movw	r2, #1162	; 0x48a
 801ccb0:	4907      	ldr	r1, [pc, #28]	; (801ccd0 <udp_recv+0x38>)
 801ccb2:	4808      	ldr	r0, [pc, #32]	; (801ccd4 <udp_recv+0x3c>)
 801ccb4:	f004 fa44 	bl	8021140 <iprintf>
 801ccb8:	e005      	b.n	801ccc6 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801ccba:	68fb      	ldr	r3, [r7, #12]
 801ccbc:	68ba      	ldr	r2, [r7, #8]
 801ccbe:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801ccc0:	68fb      	ldr	r3, [r7, #12]
 801ccc2:	687a      	ldr	r2, [r7, #4]
 801ccc4:	61da      	str	r2, [r3, #28]
}
 801ccc6:	3710      	adds	r7, #16
 801ccc8:	46bd      	mov	sp, r7
 801ccca:	bd80      	pop	{r7, pc}
 801cccc:	08026bc4 	.word	0x08026bc4
 801ccd0:	08026f18 	.word	0x08026f18
 801ccd4:	08026c38 	.word	0x08026c38

0801ccd8 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801ccd8:	b580      	push	{r7, lr}
 801ccda:	b084      	sub	sp, #16
 801ccdc:	af00      	add	r7, sp, #0
 801ccde:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801cce0:	687b      	ldr	r3, [r7, #4]
 801cce2:	2b00      	cmp	r3, #0
 801cce4:	d107      	bne.n	801ccf6 <udp_remove+0x1e>
 801cce6:	4b19      	ldr	r3, [pc, #100]	; (801cd4c <udp_remove+0x74>)
 801cce8:	f240 42a1 	movw	r2, #1185	; 0x4a1
 801ccec:	4918      	ldr	r1, [pc, #96]	; (801cd50 <udp_remove+0x78>)
 801ccee:	4819      	ldr	r0, [pc, #100]	; (801cd54 <udp_remove+0x7c>)
 801ccf0:	f004 fa26 	bl	8021140 <iprintf>
 801ccf4:	e026      	b.n	801cd44 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801ccf6:	4b18      	ldr	r3, [pc, #96]	; (801cd58 <udp_remove+0x80>)
 801ccf8:	681b      	ldr	r3, [r3, #0]
 801ccfa:	687a      	ldr	r2, [r7, #4]
 801ccfc:	429a      	cmp	r2, r3
 801ccfe:	d105      	bne.n	801cd0c <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801cd00:	4b15      	ldr	r3, [pc, #84]	; (801cd58 <udp_remove+0x80>)
 801cd02:	681b      	ldr	r3, [r3, #0]
 801cd04:	68db      	ldr	r3, [r3, #12]
 801cd06:	4a14      	ldr	r2, [pc, #80]	; (801cd58 <udp_remove+0x80>)
 801cd08:	6013      	str	r3, [r2, #0]
 801cd0a:	e017      	b.n	801cd3c <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801cd0c:	4b12      	ldr	r3, [pc, #72]	; (801cd58 <udp_remove+0x80>)
 801cd0e:	681b      	ldr	r3, [r3, #0]
 801cd10:	60fb      	str	r3, [r7, #12]
 801cd12:	e010      	b.n	801cd36 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801cd14:	68fb      	ldr	r3, [r7, #12]
 801cd16:	68db      	ldr	r3, [r3, #12]
 801cd18:	2b00      	cmp	r3, #0
 801cd1a:	d009      	beq.n	801cd30 <udp_remove+0x58>
 801cd1c:	68fb      	ldr	r3, [r7, #12]
 801cd1e:	68db      	ldr	r3, [r3, #12]
 801cd20:	687a      	ldr	r2, [r7, #4]
 801cd22:	429a      	cmp	r2, r3
 801cd24:	d104      	bne.n	801cd30 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801cd26:	687b      	ldr	r3, [r7, #4]
 801cd28:	68da      	ldr	r2, [r3, #12]
 801cd2a:	68fb      	ldr	r3, [r7, #12]
 801cd2c:	60da      	str	r2, [r3, #12]
        break;
 801cd2e:	e005      	b.n	801cd3c <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801cd30:	68fb      	ldr	r3, [r7, #12]
 801cd32:	68db      	ldr	r3, [r3, #12]
 801cd34:	60fb      	str	r3, [r7, #12]
 801cd36:	68fb      	ldr	r3, [r7, #12]
 801cd38:	2b00      	cmp	r3, #0
 801cd3a:	d1eb      	bne.n	801cd14 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801cd3c:	6879      	ldr	r1, [r7, #4]
 801cd3e:	2000      	movs	r0, #0
 801cd40:	f7f6 fab0 	bl	80132a4 <memp_free>
}
 801cd44:	3710      	adds	r7, #16
 801cd46:	46bd      	mov	sp, r7
 801cd48:	bd80      	pop	{r7, pc}
 801cd4a:	bf00      	nop
 801cd4c:	08026bc4 	.word	0x08026bc4
 801cd50:	08026f30 	.word	0x08026f30
 801cd54:	08026c38 	.word	0x08026c38
 801cd58:	24048ea4 	.word	0x24048ea4

0801cd5c <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801cd5c:	b580      	push	{r7, lr}
 801cd5e:	b082      	sub	sp, #8
 801cd60:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801cd62:	2000      	movs	r0, #0
 801cd64:	f7f6 fa28 	bl	80131b8 <memp_malloc>
 801cd68:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801cd6a:	687b      	ldr	r3, [r7, #4]
 801cd6c:	2b00      	cmp	r3, #0
 801cd6e:	d007      	beq.n	801cd80 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801cd70:	2220      	movs	r2, #32
 801cd72:	2100      	movs	r1, #0
 801cd74:	6878      	ldr	r0, [r7, #4]
 801cd76:	f003 fda2 	bl	80208be <memset>
    pcb->ttl = UDP_TTL;
 801cd7a:	687b      	ldr	r3, [r7, #4]
 801cd7c:	22ff      	movs	r2, #255	; 0xff
 801cd7e:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801cd80:	687b      	ldr	r3, [r7, #4]
}
 801cd82:	4618      	mov	r0, r3
 801cd84:	3708      	adds	r7, #8
 801cd86:	46bd      	mov	sp, r7
 801cd88:	bd80      	pop	{r7, pc}

0801cd8a <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801cd8a:	b580      	push	{r7, lr}
 801cd8c:	b084      	sub	sp, #16
 801cd8e:	af00      	add	r7, sp, #0
 801cd90:	4603      	mov	r3, r0
 801cd92:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801cd94:	f7ff ffe2 	bl	801cd5c <udp_new>
 801cd98:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801cd9a:	68fb      	ldr	r3, [r7, #12]
}
 801cd9c:	4618      	mov	r0, r3
 801cd9e:	3710      	adds	r7, #16
 801cda0:	46bd      	mov	sp, r7
 801cda2:	bd80      	pop	{r7, pc}

0801cda4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801cda4:	b480      	push	{r7}
 801cda6:	b085      	sub	sp, #20
 801cda8:	af00      	add	r7, sp, #0
 801cdaa:	6078      	str	r0, [r7, #4]
 801cdac:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801cdae:	687b      	ldr	r3, [r7, #4]
 801cdb0:	2b00      	cmp	r3, #0
 801cdb2:	d01e      	beq.n	801cdf2 <udp_netif_ip_addr_changed+0x4e>
 801cdb4:	687b      	ldr	r3, [r7, #4]
 801cdb6:	681b      	ldr	r3, [r3, #0]
 801cdb8:	2b00      	cmp	r3, #0
 801cdba:	d01a      	beq.n	801cdf2 <udp_netif_ip_addr_changed+0x4e>
 801cdbc:	683b      	ldr	r3, [r7, #0]
 801cdbe:	2b00      	cmp	r3, #0
 801cdc0:	d017      	beq.n	801cdf2 <udp_netif_ip_addr_changed+0x4e>
 801cdc2:	683b      	ldr	r3, [r7, #0]
 801cdc4:	681b      	ldr	r3, [r3, #0]
 801cdc6:	2b00      	cmp	r3, #0
 801cdc8:	d013      	beq.n	801cdf2 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801cdca:	4b0d      	ldr	r3, [pc, #52]	; (801ce00 <udp_netif_ip_addr_changed+0x5c>)
 801cdcc:	681b      	ldr	r3, [r3, #0]
 801cdce:	60fb      	str	r3, [r7, #12]
 801cdd0:	e00c      	b.n	801cdec <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801cdd2:	68fb      	ldr	r3, [r7, #12]
 801cdd4:	681a      	ldr	r2, [r3, #0]
 801cdd6:	687b      	ldr	r3, [r7, #4]
 801cdd8:	681b      	ldr	r3, [r3, #0]
 801cdda:	429a      	cmp	r2, r3
 801cddc:	d103      	bne.n	801cde6 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801cdde:	683b      	ldr	r3, [r7, #0]
 801cde0:	681a      	ldr	r2, [r3, #0]
 801cde2:	68fb      	ldr	r3, [r7, #12]
 801cde4:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801cde6:	68fb      	ldr	r3, [r7, #12]
 801cde8:	68db      	ldr	r3, [r3, #12]
 801cdea:	60fb      	str	r3, [r7, #12]
 801cdec:	68fb      	ldr	r3, [r7, #12]
 801cdee:	2b00      	cmp	r3, #0
 801cdf0:	d1ef      	bne.n	801cdd2 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801cdf2:	bf00      	nop
 801cdf4:	3714      	adds	r7, #20
 801cdf6:	46bd      	mov	sp, r7
 801cdf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cdfc:	4770      	bx	lr
 801cdfe:	bf00      	nop
 801ce00:	24048ea4 	.word	0x24048ea4

0801ce04 <_ZN7ConsoleC1EP20__UART_HandleTypeDef>:



osSemaphoreDef(console_sem);

Console::Console(UART_HandleTypeDef* uart) : console_uart(uart) {
 801ce04:	b580      	push	{r7, lr}
 801ce06:	b082      	sub	sp, #8
 801ce08:	af00      	add	r7, sp, #0
 801ce0a:	6078      	str	r0, [r7, #4]
 801ce0c:	6039      	str	r1, [r7, #0]
 801ce0e:	687b      	ldr	r3, [r7, #4]
 801ce10:	683a      	ldr	r2, [r7, #0]
 801ce12:	601a      	str	r2, [r3, #0]
	console_uart = uart;
 801ce14:	687b      	ldr	r3, [r7, #4]
 801ce16:	683a      	ldr	r2, [r7, #0]
 801ce18:	601a      	str	r2, [r3, #0]
	console_semaphore = osSemaphoreCreate(osSemaphore(console_sem), 3);
 801ce1a:	2103      	movs	r1, #3
 801ce1c:	4805      	ldr	r0, [pc, #20]	; (801ce34 <_ZN7ConsoleC1EP20__UART_HandleTypeDef+0x30>)
 801ce1e:	f7ed ffa7 	bl	800ad70 <osSemaphoreCreate>
 801ce22:	4602      	mov	r2, r0
 801ce24:	687b      	ldr	r3, [r7, #4]
 801ce26:	605a      	str	r2, [r3, #4]
}
 801ce28:	687b      	ldr	r3, [r7, #4]
 801ce2a:	4618      	mov	r0, r3
 801ce2c:	3708      	adds	r7, #8
 801ce2e:	46bd      	mov	sp, r7
 801ce30:	bd80      	pop	{r7, pc}
 801ce32:	bf00      	nop
 801ce34:	08027250 	.word	0x08027250

0801ce38 <_ZN7Console8transmitEPhm>:

void Console::unlock() {
	osSemaphoreRelease(console_semaphore);
}

void Console::transmit(uint8_t* buffer, uint32_t length) {
 801ce38:	b580      	push	{r7, lr}
 801ce3a:	b084      	sub	sp, #16
 801ce3c:	af00      	add	r7, sp, #0
 801ce3e:	60f8      	str	r0, [r7, #12]
 801ce40:	60b9      	str	r1, [r7, #8]
 801ce42:	607a      	str	r2, [r7, #4]
	while(HAL_HSEM_IsSemTaken(HARDWARE_SEMAPHORE));
 801ce44:	2002      	movs	r0, #2
 801ce46:	f7e9 f863 	bl	8005f10 <HAL_HSEM_IsSemTaken>
 801ce4a:	4603      	mov	r3, r0
 801ce4c:	2b00      	cmp	r3, #0
 801ce4e:	bf14      	ite	ne
 801ce50:	2301      	movne	r3, #1
 801ce52:	2300      	moveq	r3, #0
 801ce54:	b2db      	uxtb	r3, r3
 801ce56:	2b00      	cmp	r3, #0
 801ce58:	d000      	beq.n	801ce5c <_ZN7Console8transmitEPhm+0x24>
 801ce5a:	e7f3      	b.n	801ce44 <_ZN7Console8transmitEPhm+0xc>

	HAL_HSEM_Take(HARDWARE_SEMAPHORE, 2);
 801ce5c:	2102      	movs	r1, #2
 801ce5e:	2002      	movs	r0, #2
 801ce60:	f7e9 f81a 	bl	8005e98 <HAL_HSEM_Take>
	HAL_UART_Transmit(console_uart, buffer, length, 0xFFFFFF);
 801ce64:	68fb      	ldr	r3, [r7, #12]
 801ce66:	6818      	ldr	r0, [r3, #0]
 801ce68:	687b      	ldr	r3, [r7, #4]
 801ce6a:	b29a      	uxth	r2, r3
 801ce6c:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 801ce70:	68b9      	ldr	r1, [r7, #8]
 801ce72:	f7ec f8f7 	bl	8009064 <HAL_UART_Transmit>
	HAL_HSEM_Release(HARDWARE_SEMAPHORE, 2);
 801ce76:	2102      	movs	r1, #2
 801ce78:	2002      	movs	r0, #2
 801ce7a:	f7e9 f85f 	bl	8005f3c <HAL_HSEM_Release>
}
 801ce7e:	bf00      	nop
 801ce80:	3710      	adds	r7, #16
 801ce82:	46bd      	mov	sp, r7
 801ce84:	bd80      	pop	{r7, pc}

0801ce86 <_ZN7Console5printEPKc>:

void Console::print(const char* buffer) {
 801ce86:	b580      	push	{r7, lr}
 801ce88:	b082      	sub	sp, #8
 801ce8a:	af00      	add	r7, sp, #0
 801ce8c:	6078      	str	r0, [r7, #4]
 801ce8e:	6039      	str	r1, [r7, #0]
	transmit((uint8_t*) buffer, strlen(buffer));
 801ce90:	6838      	ldr	r0, [r7, #0]
 801ce92:	f7e3 fa7f 	bl	8000394 <strlen>
 801ce96:	4603      	mov	r3, r0
 801ce98:	461a      	mov	r2, r3
 801ce9a:	6839      	ldr	r1, [r7, #0]
 801ce9c:	6878      	ldr	r0, [r7, #4]
 801ce9e:	f7ff ffcb 	bl	801ce38 <_ZN7Console8transmitEPhm>
}
 801cea2:	bf00      	nop
 801cea4:	3708      	adds	r7, #8
 801cea6:	46bd      	mov	sp, r7
 801cea8:	bd80      	pop	{r7, pc}

0801ceaa <_ZN7Console6printfEPKcz>:

void Console::printf(const char *format, ...) {
 801ceaa:	b40e      	push	{r1, r2, r3}
 801ceac:	b580      	push	{r7, lr}
 801ceae:	b085      	sub	sp, #20
 801ceb0:	af00      	add	r7, sp, #0
 801ceb2:	6078      	str	r0, [r7, #4]
	va_list args;
	va_start(args, format);
 801ceb4:	f107 0320 	add.w	r3, r7, #32
 801ceb8:	60fb      	str	r3, [r7, #12]

	if(vsprintf(buffer, format, args) > 0) {
 801ceba:	687b      	ldr	r3, [r7, #4]
 801cebc:	3308      	adds	r3, #8
 801cebe:	68fa      	ldr	r2, [r7, #12]
 801cec0:	69f9      	ldr	r1, [r7, #28]
 801cec2:	4618      	mov	r0, r3
 801cec4:	f004 fa02 	bl	80212cc <vsiprintf>
 801cec8:	4603      	mov	r3, r0
 801ceca:	2b00      	cmp	r3, #0
 801cecc:	bfcc      	ite	gt
 801cece:	2301      	movgt	r3, #1
 801ced0:	2300      	movle	r3, #0
 801ced2:	b2db      	uxtb	r3, r3
 801ced4:	2b00      	cmp	r3, #0
 801ced6:	d005      	beq.n	801cee4 <_ZN7Console6printfEPKcz+0x3a>
		print(buffer);
 801ced8:	687b      	ldr	r3, [r7, #4]
 801ceda:	3308      	adds	r3, #8
 801cedc:	4619      	mov	r1, r3
 801cede:	6878      	ldr	r0, [r7, #4]
 801cee0:	f7ff ffd1 	bl	801ce86 <_ZN7Console5printEPKc>
	}

	va_end(args);
}
 801cee4:	bf00      	nop
 801cee6:	3714      	adds	r7, #20
 801cee8:	46bd      	mov	sp, r7
 801ceea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801ceee:	b003      	add	sp, #12
 801cef0:	4770      	bx	lr
	...

0801cef4 <_Z41__static_initialization_and_destruction_0ii>:


Console console(&huart3);
Monitor monitor;
Profiler profiler;
Terminal terminal;
 801cef4:	b580      	push	{r7, lr}
 801cef6:	b082      	sub	sp, #8
 801cef8:	af00      	add	r7, sp, #0
 801cefa:	6078      	str	r0, [r7, #4]
 801cefc:	6039      	str	r1, [r7, #0]
 801cefe:	687b      	ldr	r3, [r7, #4]
 801cf00:	2b01      	cmp	r3, #1
 801cf02:	d108      	bne.n	801cf16 <_Z41__static_initialization_and_destruction_0ii+0x22>
 801cf04:	683b      	ldr	r3, [r7, #0]
 801cf06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801cf0a:	4293      	cmp	r3, r2
 801cf0c:	d103      	bne.n	801cf16 <_Z41__static_initialization_and_destruction_0ii+0x22>
Console console(&huart3);
 801cf0e:	4904      	ldr	r1, [pc, #16]	; (801cf20 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 801cf10:	4804      	ldr	r0, [pc, #16]	; (801cf24 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 801cf12:	f7ff ff77 	bl	801ce04 <_ZN7ConsoleC1EP20__UART_HandleTypeDef>
Terminal terminal;
 801cf16:	bf00      	nop
 801cf18:	3708      	adds	r7, #8
 801cf1a:	46bd      	mov	sp, r7
 801cf1c:	bd80      	pop	{r7, pc}
 801cf1e:	bf00      	nop
 801cf20:	24045764 	.word	0x24045764
 801cf24:	240407b0 	.word	0x240407b0

0801cf28 <_GLOBAL__sub_I_console>:
 801cf28:	b580      	push	{r7, lr}
 801cf2a:	af00      	add	r7, sp, #0
 801cf2c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801cf30:	2001      	movs	r0, #1
 801cf32:	f7ff ffdf 	bl	801cef4 <_Z41__static_initialization_and_destruction_0ii>
 801cf36:	bd80      	pop	{r7, pc}

0801cf38 <_ZN6ThreadD1Ev>:
public:
	Thread(const char* name);
	Thread(const char* name, osPriority priority);
	Thread(const char* name, uint32_t stackSize);
	Thread(const char* name, osPriority priority, uint32_t stackSize);
	virtual ~Thread() {};
 801cf38:	b480      	push	{r7}
 801cf3a:	b083      	sub	sp, #12
 801cf3c:	af00      	add	r7, sp, #0
 801cf3e:	6078      	str	r0, [r7, #4]
 801cf40:	4a04      	ldr	r2, [pc, #16]	; (801cf54 <_ZN6ThreadD1Ev+0x1c>)
 801cf42:	687b      	ldr	r3, [r7, #4]
 801cf44:	601a      	str	r2, [r3, #0]
 801cf46:	687b      	ldr	r3, [r7, #4]
 801cf48:	4618      	mov	r0, r3
 801cf4a:	370c      	adds	r7, #12
 801cf4c:	46bd      	mov	sp, r7
 801cf4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cf52:	4770      	bx	lr
 801cf54:	08027260 	.word	0x08027260

0801cf58 <_ZN6ThreadD0Ev>:
 801cf58:	b580      	push	{r7, lr}
 801cf5a:	b082      	sub	sp, #8
 801cf5c:	af00      	add	r7, sp, #0
 801cf5e:	6078      	str	r0, [r7, #4]
 801cf60:	6878      	ldr	r0, [r7, #4]
 801cf62:	f7ff ffe9 	bl	801cf38 <_ZN6ThreadD1Ev>
 801cf66:	2110      	movs	r1, #16
 801cf68:	6878      	ldr	r0, [r7, #4]
 801cf6a:	f003 fa20 	bl	80203ae <_ZdlPvj>
 801cf6e:	687b      	ldr	r3, [r7, #4]
 801cf70:	4618      	mov	r0, r3
 801cf72:	3708      	adds	r7, #8
 801cf74:	46bd      	mov	sp, r7
 801cf76:	bd80      	pop	{r7, pc}

0801cf78 <_Znwj>:

#include "Operators.h"

#include "cmsis_os.h"

void * operator new(size_t size) {
 801cf78:	b580      	push	{r7, lr}
 801cf7a:	b082      	sub	sp, #8
 801cf7c:	af00      	add	r7, sp, #0
 801cf7e:	6078      	str	r0, [r7, #4]
    return pvPortMalloc(size);
 801cf80:	6878      	ldr	r0, [r7, #4]
 801cf82:	f7ee f8c7 	bl	800b114 <pvPortMalloc>
 801cf86:	4603      	mov	r3, r0
}
 801cf88:	4618      	mov	r0, r3
 801cf8a:	3708      	adds	r7, #8
 801cf8c:	46bd      	mov	sp, r7
 801cf8e:	bd80      	pop	{r7, pc}

0801cf90 <_ZdlPv>:

void * operator new[](size_t size) {
    return pvPortMalloc(size);
}

void operator delete(void* ptr) {
 801cf90:	b580      	push	{r7, lr}
 801cf92:	b082      	sub	sp, #8
 801cf94:	af00      	add	r7, sp, #0
 801cf96:	6078      	str	r0, [r7, #4]
    vPortFree(ptr);
 801cf98:	6878      	ldr	r0, [r7, #4]
 801cf9a:	f7ee f97d 	bl	800b298 <vPortFree>
}
 801cf9e:	bf00      	nop
 801cfa0:	3708      	adds	r7, #8
 801cfa2:	46bd      	mov	sp, r7
 801cfa4:	bd80      	pop	{r7, pc}

0801cfa6 <_ZNSt14_Function_baseC1Ev>:
	static void
	_M_init_functor(_Any_data& __functor, _Functor&& __f, false_type)
	{ __functor._M_access<_Functor*>() = new _Functor(std::move(__f)); }
      };

    _Function_base() : _M_manager(nullptr) { }
 801cfa6:	b480      	push	{r7}
 801cfa8:	b083      	sub	sp, #12
 801cfaa:	af00      	add	r7, sp, #0
 801cfac:	6078      	str	r0, [r7, #4]
 801cfae:	687b      	ldr	r3, [r7, #4]
 801cfb0:	2200      	movs	r2, #0
 801cfb2:	609a      	str	r2, [r3, #8]
 801cfb4:	687b      	ldr	r3, [r7, #4]
 801cfb6:	4618      	mov	r0, r3
 801cfb8:	370c      	adds	r7, #12
 801cfba:	46bd      	mov	sp, r7
 801cfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cfc0:	4770      	bx	lr

0801cfc2 <_ZNSt14_Function_baseD1Ev>:

    ~_Function_base()
 801cfc2:	b580      	push	{r7, lr}
 801cfc4:	b082      	sub	sp, #8
 801cfc6:	af00      	add	r7, sp, #0
 801cfc8:	6078      	str	r0, [r7, #4]
    {
      if (_M_manager)
 801cfca:	687b      	ldr	r3, [r7, #4]
 801cfcc:	689b      	ldr	r3, [r3, #8]
 801cfce:	2b00      	cmp	r3, #0
 801cfd0:	d005      	beq.n	801cfde <_ZNSt14_Function_baseD1Ev+0x1c>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 801cfd2:	687b      	ldr	r3, [r7, #4]
 801cfd4:	689b      	ldr	r3, [r3, #8]
 801cfd6:	6878      	ldr	r0, [r7, #4]
 801cfd8:	6879      	ldr	r1, [r7, #4]
 801cfda:	2203      	movs	r2, #3
 801cfdc:	4798      	blx	r3
    }
 801cfde:	687b      	ldr	r3, [r7, #4]
 801cfe0:	4618      	mov	r0, r3
 801cfe2:	3708      	adds	r7, #8
 801cfe4:	46bd      	mov	sp, r7
 801cfe6:	bd80      	pop	{r7, pc}

0801cfe8 <_ZNKSt14_Function_base8_M_emptyEv>:

    bool _M_empty() const { return !_M_manager; }
 801cfe8:	b480      	push	{r7}
 801cfea:	b083      	sub	sp, #12
 801cfec:	af00      	add	r7, sp, #0
 801cfee:	6078      	str	r0, [r7, #4]
 801cff0:	687b      	ldr	r3, [r7, #4]
 801cff2:	689b      	ldr	r3, [r3, #8]
 801cff4:	2b00      	cmp	r3, #0
 801cff6:	bf0c      	ite	eq
 801cff8:	2301      	moveq	r3, #1
 801cffa:	2300      	movne	r3, #0
 801cffc:	b2db      	uxtb	r3, r3
 801cffe:	4618      	mov	r0, r3
 801d000:	370c      	adds	r7, #12
 801d002:	46bd      	mov	sp, r7
 801d004:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d008:	4770      	bx	lr
	...

0801d00c <_ZN8IODriverD1Ev>:
#include <functional>


class IODriver {
public:
	virtual ~IODriver() {}
 801d00c:	b480      	push	{r7}
 801d00e:	b083      	sub	sp, #12
 801d010:	af00      	add	r7, sp, #0
 801d012:	6078      	str	r0, [r7, #4]
 801d014:	4a04      	ldr	r2, [pc, #16]	; (801d028 <_ZN8IODriverD1Ev+0x1c>)
 801d016:	687b      	ldr	r3, [r7, #4]
 801d018:	601a      	str	r2, [r3, #0]
 801d01a:	687b      	ldr	r3, [r7, #4]
 801d01c:	4618      	mov	r0, r3
 801d01e:	370c      	adds	r7, #12
 801d020:	46bd      	mov	sp, r7
 801d022:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d026:	4770      	bx	lr
 801d028:	080272a0 	.word	0x080272a0

0801d02c <_ZN8IODriverD0Ev>:
 801d02c:	b580      	push	{r7, lr}
 801d02e:	b082      	sub	sp, #8
 801d030:	af00      	add	r7, sp, #0
 801d032:	6078      	str	r0, [r7, #4]
 801d034:	6878      	ldr	r0, [r7, #4]
 801d036:	f7ff ffe9 	bl	801d00c <_ZN8IODriverD1Ev>
 801d03a:	2104      	movs	r1, #4
 801d03c:	6878      	ldr	r0, [r7, #4]
 801d03e:	f003 f9b6 	bl	80203ae <_ZdlPvj>
 801d042:	687b      	ldr	r3, [r7, #4]
 801d044:	4618      	mov	r0, r3
 801d046:	3708      	adds	r7, #8
 801d048:	46bd      	mov	sp, r7
 801d04a:	bd80      	pop	{r7, pc}

0801d04c <_ZNSt8functionIFvhPhmEED1Ev>:
   *  @ingroup functors
   *
   *  Polymorphic function wrapper.
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
 801d04c:	b580      	push	{r7, lr}
 801d04e:	b082      	sub	sp, #8
 801d050:	af00      	add	r7, sp, #0
 801d052:	6078      	str	r0, [r7, #4]
 801d054:	687b      	ldr	r3, [r7, #4]
 801d056:	4618      	mov	r0, r3
 801d058:	f7ff ffb3 	bl	801cfc2 <_ZNSt14_Function_baseD1Ev>
 801d05c:	687b      	ldr	r3, [r7, #4]
 801d05e:	4618      	mov	r0, r3
 801d060:	3708      	adds	r7, #8
 801d062:	46bd      	mov	sp, r7
 801d064:	bd80      	pop	{r7, pc}
	...

0801d068 <_ZN8IODriverC1Ev>:
class IODriver {
 801d068:	b480      	push	{r7}
 801d06a:	b083      	sub	sp, #12
 801d06c:	af00      	add	r7, sp, #0
 801d06e:	6078      	str	r0, [r7, #4]
 801d070:	4a04      	ldr	r2, [pc, #16]	; (801d084 <_ZN8IODriverC1Ev+0x1c>)
 801d072:	687b      	ldr	r3, [r7, #4]
 801d074:	601a      	str	r2, [r3, #0]
 801d076:	687b      	ldr	r3, [r7, #4]
 801d078:	4618      	mov	r0, r3
 801d07a:	370c      	adds	r7, #12
 801d07c:	46bd      	mov	sp, r7
 801d07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d082:	4770      	bx	lr
 801d084:	080272a0 	.word	0x080272a0

0801d088 <_ZN16BufferedIODriverC1EPVhS1_j>:
#include <cstring>

#ifdef BUILD_WITH_BUFFERED_IO


BufferedIODriver::BufferedIODriver(volatile uint8_t* bufferStorage, volatile uint8_t* bufferControl, size_t length) : bufferStorage(bufferStorage), bufferControl(bufferControl), bufferLength(length), readIndex(0), receiverFunc(nullptr) {
 801d088:	b580      	push	{r7, lr}
 801d08a:	b084      	sub	sp, #16
 801d08c:	af00      	add	r7, sp, #0
 801d08e:	60f8      	str	r0, [r7, #12]
 801d090:	60b9      	str	r1, [r7, #8]
 801d092:	607a      	str	r2, [r7, #4]
 801d094:	603b      	str	r3, [r7, #0]
 801d096:	68fb      	ldr	r3, [r7, #12]
 801d098:	4618      	mov	r0, r3
 801d09a:	f7ff ffe5 	bl	801d068 <_ZN8IODriverC1Ev>
 801d09e:	4a11      	ldr	r2, [pc, #68]	; (801d0e4 <_ZN16BufferedIODriverC1EPVhS1_j+0x5c>)
 801d0a0:	68fb      	ldr	r3, [r7, #12]
 801d0a2:	601a      	str	r2, [r3, #0]
 801d0a4:	68fb      	ldr	r3, [r7, #12]
 801d0a6:	68ba      	ldr	r2, [r7, #8]
 801d0a8:	609a      	str	r2, [r3, #8]
 801d0aa:	68fb      	ldr	r3, [r7, #12]
 801d0ac:	687a      	ldr	r2, [r7, #4]
 801d0ae:	60da      	str	r2, [r3, #12]
 801d0b0:	68fb      	ldr	r3, [r7, #12]
 801d0b2:	683a      	ldr	r2, [r7, #0]
 801d0b4:	611a      	str	r2, [r3, #16]
 801d0b6:	68fb      	ldr	r3, [r7, #12]
 801d0b8:	2200      	movs	r2, #0
 801d0ba:	829a      	strh	r2, [r3, #20]
 801d0bc:	68fb      	ldr	r3, [r7, #12]
 801d0be:	3318      	adds	r3, #24
 801d0c0:	2100      	movs	r1, #0
 801d0c2:	4618      	mov	r0, r3
 801d0c4:	f000 f910 	bl	801d2e8 <_ZNSt8functionIFvhPhmEEC1EDn>
	semaphore = xSemaphoreCreateMutex();
 801d0c8:	2001      	movs	r0, #1
 801d0ca:	f7ee fe44 	bl	800bd56 <xQueueCreateMutex>
 801d0ce:	4602      	mov	r2, r0
 801d0d0:	68fb      	ldr	r3, [r7, #12]
 801d0d2:	605a      	str	r2, [r3, #4]
	*bufferControl = 0;
 801d0d4:	687b      	ldr	r3, [r7, #4]
 801d0d6:	2200      	movs	r2, #0
 801d0d8:	701a      	strb	r2, [r3, #0]
}
 801d0da:	68fb      	ldr	r3, [r7, #12]
 801d0dc:	4618      	mov	r0, r3
 801d0de:	3710      	adds	r7, #16
 801d0e0:	46bd      	mov	sp, r7
 801d0e2:	bd80      	pop	{r7, pc}
 801d0e4:	08027288 	.word	0x08027288

0801d0e8 <_ZN16BufferedIODriver7receiveERKSt8functionIFvhPhmEE>:

void BufferedIODriver::receive(const std::function<void (uint8_t sender_id, uint8_t* buffer, uint32_t length)> &receiver) {
 801d0e8:	b580      	push	{r7, lr}
 801d0ea:	b082      	sub	sp, #8
 801d0ec:	af00      	add	r7, sp, #0
 801d0ee:	6078      	str	r0, [r7, #4]
 801d0f0:	6039      	str	r1, [r7, #0]
	receiverFunc = receiver;
 801d0f2:	687b      	ldr	r3, [r7, #4]
 801d0f4:	3318      	adds	r3, #24
 801d0f6:	6839      	ldr	r1, [r7, #0]
 801d0f8:	4618      	mov	r0, r3
 801d0fa:	f000 f903 	bl	801d304 <_ZNSt8functionIFvhPhmEEaSERKS2_>
}
 801d0fe:	bf00      	nop
 801d100:	3708      	adds	r7, #8
 801d102:	46bd      	mov	sp, r7
 801d104:	bd80      	pop	{r7, pc}

0801d106 <_ZN16BufferedIODriver8transmitEPhm>:
/*
 * Writes data to a buffer shared between Cortex-M4 and Cortex-M7
 * Any thread can call this function
 * Assumes there is no overrun
 */
void BufferedIODriver::transmit(uint8_t* data, uint32_t length) {
 801d106:	b580      	push	{r7, lr}
 801d108:	b088      	sub	sp, #32
 801d10a:	af00      	add	r7, sp, #0
 801d10c:	60f8      	str	r0, [r7, #12]
 801d10e:	60b9      	str	r1, [r7, #8]
 801d110:	607a      	str	r2, [r7, #4]
	if(xSemaphoreTake(semaphore, portMAX_DELAY) == pdTRUE) {
 801d112:	68fb      	ldr	r3, [r7, #12]
 801d114:	685b      	ldr	r3, [r3, #4]
 801d116:	f04f 31ff 	mov.w	r1, #4294967295
 801d11a:	4618      	mov	r0, r3
 801d11c:	f7ef f942 	bl	800c3a4 <xQueueSemaphoreTake>
 801d120:	4603      	mov	r3, r0
 801d122:	2b01      	cmp	r3, #1
 801d124:	bf0c      	ite	eq
 801d126:	2301      	moveq	r3, #1
 801d128:	2300      	movne	r3, #0
 801d12a:	b2db      	uxtb	r3, r3
 801d12c:	2b00      	cmp	r3, #0
 801d12e:	d056      	beq.n	801d1de <_ZN16BufferedIODriver8transmitEPhm+0xd8>
		while(HAL_HSEM_Take(1, 1) != HAL_OK);
 801d130:	2101      	movs	r1, #1
 801d132:	2001      	movs	r0, #1
 801d134:	f7e8 feb0 	bl	8005e98 <HAL_HSEM_Take>
 801d138:	4603      	mov	r3, r0
 801d13a:	2b00      	cmp	r3, #0
 801d13c:	bf14      	ite	ne
 801d13e:	2301      	movne	r3, #1
 801d140:	2300      	moveq	r3, #0
 801d142:	b2db      	uxtb	r3, r3
 801d144:	2b00      	cmp	r3, #0
 801d146:	d000      	beq.n	801d14a <_ZN16BufferedIODriver8transmitEPhm+0x44>
 801d148:	e7f2      	b.n	801d130 <_ZN16BufferedIODriver8transmitEPhm+0x2a>

		uint8_t writeIndex = *bufferControl;
 801d14a:	68fb      	ldr	r3, [r7, #12]
 801d14c:	68db      	ldr	r3, [r3, #12]
 801d14e:	781b      	ldrb	r3, [r3, #0]
 801d150:	77fb      	strb	r3, [r7, #31]
		uint8_t* buffer = (uint8_t*) bufferStorage;
 801d152:	68fb      	ldr	r3, [r7, #12]
 801d154:	689b      	ldr	r3, [r3, #8]
 801d156:	61bb      	str	r3, [r7, #24]

		if(writeIndex + length < bufferLength) {
 801d158:	7ffa      	ldrb	r2, [r7, #31]
 801d15a:	687b      	ldr	r3, [r7, #4]
 801d15c:	441a      	add	r2, r3
 801d15e:	68fb      	ldr	r3, [r7, #12]
 801d160:	691b      	ldr	r3, [r3, #16]
 801d162:	429a      	cmp	r2, r3
 801d164:	d20d      	bcs.n	801d182 <_ZN16BufferedIODriver8transmitEPhm+0x7c>
			memcpy(buffer + writeIndex, data, length);
 801d166:	7ffb      	ldrb	r3, [r7, #31]
 801d168:	69ba      	ldr	r2, [r7, #24]
 801d16a:	4413      	add	r3, r2
 801d16c:	687a      	ldr	r2, [r7, #4]
 801d16e:	68b9      	ldr	r1, [r7, #8]
 801d170:	4618      	mov	r0, r3
 801d172:	f003 fb80 	bl	8020876 <memcpy>
			writeIndex += length;
 801d176:	687b      	ldr	r3, [r7, #4]
 801d178:	b2da      	uxtb	r2, r3
 801d17a:	7ffb      	ldrb	r3, [r7, #31]
 801d17c:	4413      	add	r3, r2
 801d17e:	77fb      	strb	r3, [r7, #31]
 801d180:	e01e      	b.n	801d1c0 <_ZN16BufferedIODriver8transmitEPhm+0xba>
		} else {
			uint16_t firstSize = bufferLength - writeIndex;
 801d182:	68fb      	ldr	r3, [r7, #12]
 801d184:	691b      	ldr	r3, [r3, #16]
 801d186:	b29a      	uxth	r2, r3
 801d188:	7ffb      	ldrb	r3, [r7, #31]
 801d18a:	b29b      	uxth	r3, r3
 801d18c:	1ad3      	subs	r3, r2, r3
 801d18e:	82fb      	strh	r3, [r7, #22]
			memcpy(buffer + writeIndex, data, firstSize);
 801d190:	7ffb      	ldrb	r3, [r7, #31]
 801d192:	69ba      	ldr	r2, [r7, #24]
 801d194:	4413      	add	r3, r2
 801d196:	8afa      	ldrh	r2, [r7, #22]
 801d198:	68b9      	ldr	r1, [r7, #8]
 801d19a:	4618      	mov	r0, r3
 801d19c:	f003 fb6b 	bl	8020876 <memcpy>
			memcpy(buffer, data + firstSize, length - firstSize);
 801d1a0:	8afb      	ldrh	r3, [r7, #22]
 801d1a2:	68ba      	ldr	r2, [r7, #8]
 801d1a4:	18d1      	adds	r1, r2, r3
 801d1a6:	8afb      	ldrh	r3, [r7, #22]
 801d1a8:	687a      	ldr	r2, [r7, #4]
 801d1aa:	1ad3      	subs	r3, r2, r3
 801d1ac:	461a      	mov	r2, r3
 801d1ae:	69b8      	ldr	r0, [r7, #24]
 801d1b0:	f003 fb61 	bl	8020876 <memcpy>
			writeIndex = length - firstSize;
 801d1b4:	687b      	ldr	r3, [r7, #4]
 801d1b6:	b2da      	uxtb	r2, r3
 801d1b8:	8afb      	ldrh	r3, [r7, #22]
 801d1ba:	b2db      	uxtb	r3, r3
 801d1bc:	1ad3      	subs	r3, r2, r3
 801d1be:	77fb      	strb	r3, [r7, #31]
		}

		*bufferControl = writeIndex;
 801d1c0:	68fb      	ldr	r3, [r7, #12]
 801d1c2:	68db      	ldr	r3, [r3, #12]
 801d1c4:	7ffa      	ldrb	r2, [r7, #31]
 801d1c6:	701a      	strb	r2, [r3, #0]

		HAL_HSEM_Release(1, 1);
 801d1c8:	2101      	movs	r1, #1
 801d1ca:	2001      	movs	r0, #1
 801d1cc:	f7e8 feb6 	bl	8005f3c <HAL_HSEM_Release>
		xSemaphoreGive(semaphore);
 801d1d0:	68fb      	ldr	r3, [r7, #12]
 801d1d2:	6858      	ldr	r0, [r3, #4]
 801d1d4:	2300      	movs	r3, #0
 801d1d6:	2200      	movs	r2, #0
 801d1d8:	2100      	movs	r1, #0
 801d1da:	f7ee fdef 	bl	800bdbc <xQueueGenericSend>
	}
}
 801d1de:	bf00      	nop
 801d1e0:	3720      	adds	r7, #32
 801d1e2:	46bd      	mov	sp, r7
 801d1e4:	bd80      	pop	{r7, pc}

0801d1e6 <_ZN16BufferedIODriver5flushEP8IODriver>:
/*
 * Passes the buffered data to the real IODriver
 * The flush function must be called from the thread designed to transmit the data
 */

void BufferedIODriver::flush(IODriver* driver) {
 801d1e6:	b580      	push	{r7, lr}
 801d1e8:	b086      	sub	sp, #24
 801d1ea:	af00      	add	r7, sp, #0
 801d1ec:	6078      	str	r0, [r7, #4]
 801d1ee:	6039      	str	r1, [r7, #0]
	uint8_t writeIndex = *bufferControl; // Atomic operation
 801d1f0:	687b      	ldr	r3, [r7, #4]
 801d1f2:	68db      	ldr	r3, [r3, #12]
 801d1f4:	781b      	ldrb	r3, [r3, #0]
 801d1f6:	75fb      	strb	r3, [r7, #23]
	uint8_t* buffer = (uint8_t*) bufferStorage;
 801d1f8:	687b      	ldr	r3, [r7, #4]
 801d1fa:	689b      	ldr	r3, [r3, #8]
 801d1fc:	613b      	str	r3, [r7, #16]

	if(readIndex < writeIndex) {
 801d1fe:	687b      	ldr	r3, [r7, #4]
 801d200:	8a9a      	ldrh	r2, [r3, #20]
 801d202:	7dfb      	ldrb	r3, [r7, #23]
 801d204:	b29b      	uxth	r3, r3
 801d206:	429a      	cmp	r2, r3
 801d208:	d210      	bcs.n	801d22c <_ZN16BufferedIODriver5flushEP8IODriver+0x46>
		driver->transmit(buffer + readIndex, writeIndex - readIndex);
 801d20a:	683b      	ldr	r3, [r7, #0]
 801d20c:	681b      	ldr	r3, [r3, #0]
 801d20e:	330c      	adds	r3, #12
 801d210:	681b      	ldr	r3, [r3, #0]
 801d212:	687a      	ldr	r2, [r7, #4]
 801d214:	8a92      	ldrh	r2, [r2, #20]
 801d216:	4611      	mov	r1, r2
 801d218:	693a      	ldr	r2, [r7, #16]
 801d21a:	1850      	adds	r0, r2, r1
 801d21c:	7dfa      	ldrb	r2, [r7, #23]
 801d21e:	6879      	ldr	r1, [r7, #4]
 801d220:	8a89      	ldrh	r1, [r1, #20]
 801d222:	1a52      	subs	r2, r2, r1
 801d224:	4601      	mov	r1, r0
 801d226:	6838      	ldr	r0, [r7, #0]
 801d228:	4798      	blx	r3
 801d22a:	e033      	b.n	801d294 <_ZN16BufferedIODriver5flushEP8IODriver+0xae>
	} else if(readIndex > writeIndex) {
 801d22c:	687b      	ldr	r3, [r7, #4]
 801d22e:	8a9a      	ldrh	r2, [r3, #20]
 801d230:	7dfb      	ldrb	r3, [r7, #23]
 801d232:	b29b      	uxth	r3, r3
 801d234:	429a      	cmp	r2, r3
 801d236:	d92d      	bls.n	801d294 <_ZN16BufferedIODriver5flushEP8IODriver+0xae>
		uint16_t firstSize = bufferLength - readIndex;
 801d238:	687b      	ldr	r3, [r7, #4]
 801d23a:	691b      	ldr	r3, [r3, #16]
 801d23c:	b29a      	uxth	r2, r3
 801d23e:	687b      	ldr	r3, [r7, #4]
 801d240:	8a9b      	ldrh	r3, [r3, #20]
 801d242:	1ad3      	subs	r3, r2, r3
 801d244:	81fb      	strh	r3, [r7, #14]
		uint16_t totalSize = firstSize + writeIndex;
 801d246:	7dfb      	ldrb	r3, [r7, #23]
 801d248:	b29a      	uxth	r2, r3
 801d24a:	89fb      	ldrh	r3, [r7, #14]
 801d24c:	4413      	add	r3, r2
 801d24e:	81bb      	strh	r3, [r7, #12]
		uint8_t* temp = (uint8_t*) pvPortMalloc(totalSize);
 801d250:	89bb      	ldrh	r3, [r7, #12]
 801d252:	4618      	mov	r0, r3
 801d254:	f7ed ff5e 	bl	800b114 <pvPortMalloc>
 801d258:	60b8      	str	r0, [r7, #8]

		memcpy(temp, buffer + readIndex, firstSize);
 801d25a:	687b      	ldr	r3, [r7, #4]
 801d25c:	8a9b      	ldrh	r3, [r3, #20]
 801d25e:	461a      	mov	r2, r3
 801d260:	693b      	ldr	r3, [r7, #16]
 801d262:	4413      	add	r3, r2
 801d264:	89fa      	ldrh	r2, [r7, #14]
 801d266:	4619      	mov	r1, r3
 801d268:	68b8      	ldr	r0, [r7, #8]
 801d26a:	f003 fb04 	bl	8020876 <memcpy>
		memcpy(temp + firstSize, buffer, writeIndex);
 801d26e:	89fb      	ldrh	r3, [r7, #14]
 801d270:	68ba      	ldr	r2, [r7, #8]
 801d272:	4413      	add	r3, r2
 801d274:	7dfa      	ldrb	r2, [r7, #23]
 801d276:	6939      	ldr	r1, [r7, #16]
 801d278:	4618      	mov	r0, r3
 801d27a:	f003 fafc 	bl	8020876 <memcpy>
		driver->transmit(temp, totalSize);
 801d27e:	683b      	ldr	r3, [r7, #0]
 801d280:	681b      	ldr	r3, [r3, #0]
 801d282:	330c      	adds	r3, #12
 801d284:	681b      	ldr	r3, [r3, #0]
 801d286:	89ba      	ldrh	r2, [r7, #12]
 801d288:	68b9      	ldr	r1, [r7, #8]
 801d28a:	6838      	ldr	r0, [r7, #0]
 801d28c:	4798      	blx	r3

		vPortFree(temp);
 801d28e:	68b8      	ldr	r0, [r7, #8]
 801d290:	f7ee f802 	bl	800b298 <vPortFree>
	}

	readIndex = writeIndex;
 801d294:	7dfb      	ldrb	r3, [r7, #23]
 801d296:	b29a      	uxth	r2, r3
 801d298:	687b      	ldr	r3, [r7, #4]
 801d29a:	829a      	strh	r2, [r3, #20]
}
 801d29c:	bf00      	nop
 801d29e:	3718      	adds	r7, #24
 801d2a0:	46bd      	mov	sp, r7
 801d2a2:	bd80      	pop	{r7, pc}

0801d2a4 <_ZNSt8functionIFvhPhmEEC1ERKS2_>:
    function(_Functor) -> function<_Signature>;
#endif

  // Out-of-line member definitions.
  template<typename _Res, typename... _ArgTypes>
    function<_Res(_ArgTypes...)>::
 801d2a4:	b580      	push	{r7, lr}
 801d2a6:	b082      	sub	sp, #8
 801d2a8:	af00      	add	r7, sp, #0
 801d2aa:	6078      	str	r0, [r7, #4]
 801d2ac:	6039      	str	r1, [r7, #0]
    function(const function& __x)
    : _Function_base()
 801d2ae:	687b      	ldr	r3, [r7, #4]
 801d2b0:	4618      	mov	r0, r3
 801d2b2:	f7ff fe78 	bl	801cfa6 <_ZNSt14_Function_baseC1Ev>
    {
      if (static_cast<bool>(__x))
 801d2b6:	6838      	ldr	r0, [r7, #0]
 801d2b8:	f000 f83f 	bl	801d33a <_ZNKSt8functionIFvhPhmEEcvbEv>
 801d2bc:	4603      	mov	r3, r0
 801d2be:	2b00      	cmp	r3, #0
 801d2c0:	d00d      	beq.n	801d2de <_ZNSt8functionIFvhPhmEEC1ERKS2_+0x3a>
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 801d2c2:	683b      	ldr	r3, [r7, #0]
 801d2c4:	689b      	ldr	r3, [r3, #8]
 801d2c6:	6878      	ldr	r0, [r7, #4]
 801d2c8:	6839      	ldr	r1, [r7, #0]
 801d2ca:	2202      	movs	r2, #2
 801d2cc:	4798      	blx	r3
	  _M_invoker = __x._M_invoker;
 801d2ce:	683b      	ldr	r3, [r7, #0]
 801d2d0:	68da      	ldr	r2, [r3, #12]
 801d2d2:	687b      	ldr	r3, [r7, #4]
 801d2d4:	60da      	str	r2, [r3, #12]
	  _M_manager = __x._M_manager;
 801d2d6:	683b      	ldr	r3, [r7, #0]
 801d2d8:	689a      	ldr	r2, [r3, #8]
 801d2da:	687b      	ldr	r3, [r7, #4]
 801d2dc:	609a      	str	r2, [r3, #8]
	}
    }
 801d2de:	687b      	ldr	r3, [r7, #4]
 801d2e0:	4618      	mov	r0, r3
 801d2e2:	3708      	adds	r7, #8
 801d2e4:	46bd      	mov	sp, r7
 801d2e6:	bd80      	pop	{r7, pc}

0801d2e8 <_ZNSt8functionIFvhPhmEEC1EDn>:
      function(nullptr_t) noexcept
 801d2e8:	b580      	push	{r7, lr}
 801d2ea:	b082      	sub	sp, #8
 801d2ec:	af00      	add	r7, sp, #0
 801d2ee:	6078      	str	r0, [r7, #4]
 801d2f0:	6039      	str	r1, [r7, #0]
      : _Function_base() { }
 801d2f2:	687b      	ldr	r3, [r7, #4]
 801d2f4:	4618      	mov	r0, r3
 801d2f6:	f7ff fe56 	bl	801cfa6 <_ZNSt14_Function_baseC1Ev>
 801d2fa:	687b      	ldr	r3, [r7, #4]
 801d2fc:	4618      	mov	r0, r3
 801d2fe:	3708      	adds	r7, #8
 801d300:	46bd      	mov	sp, r7
 801d302:	bd80      	pop	{r7, pc}

0801d304 <_ZNSt8functionIFvhPhmEEaSERKS2_>:
      operator=(const function& __x)
 801d304:	b580      	push	{r7, lr}
 801d306:	b086      	sub	sp, #24
 801d308:	af00      	add	r7, sp, #0
 801d30a:	6078      	str	r0, [r7, #4]
 801d30c:	6039      	str	r1, [r7, #0]
	function(__x).swap(*this);
 801d30e:	f107 0308 	add.w	r3, r7, #8
 801d312:	6839      	ldr	r1, [r7, #0]
 801d314:	4618      	mov	r0, r3
 801d316:	f7ff ffc5 	bl	801d2a4 <_ZNSt8functionIFvhPhmEEC1ERKS2_>
 801d31a:	f107 0308 	add.w	r3, r7, #8
 801d31e:	6879      	ldr	r1, [r7, #4]
 801d320:	4618      	mov	r0, r3
 801d322:	f000 f81a 	bl	801d35a <_ZNSt8functionIFvhPhmEE4swapERS2_>
 801d326:	f107 0308 	add.w	r3, r7, #8
 801d32a:	4618      	mov	r0, r3
 801d32c:	f7ff fe8e 	bl	801d04c <_ZNSt8functionIFvhPhmEED1Ev>
	return *this;
 801d330:	687b      	ldr	r3, [r7, #4]
      }
 801d332:	4618      	mov	r0, r3
 801d334:	3718      	adds	r7, #24
 801d336:	46bd      	mov	sp, r7
 801d338:	bd80      	pop	{r7, pc}

0801d33a <_ZNKSt8functionIFvhPhmEEcvbEv>:
      explicit operator bool() const noexcept
 801d33a:	b580      	push	{r7, lr}
 801d33c:	b082      	sub	sp, #8
 801d33e:	af00      	add	r7, sp, #0
 801d340:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 801d342:	687b      	ldr	r3, [r7, #4]
 801d344:	4618      	mov	r0, r3
 801d346:	f7ff fe4f 	bl	801cfe8 <_ZNKSt14_Function_base8_M_emptyEv>
 801d34a:	4603      	mov	r3, r0
 801d34c:	f083 0301 	eor.w	r3, r3, #1
 801d350:	b2db      	uxtb	r3, r3
 801d352:	4618      	mov	r0, r3
 801d354:	3708      	adds	r7, #8
 801d356:	46bd      	mov	sp, r7
 801d358:	bd80      	pop	{r7, pc}

0801d35a <_ZNSt8functionIFvhPhmEE4swapERS2_>:
      void swap(function& __x) noexcept
 801d35a:	b580      	push	{r7, lr}
 801d35c:	b082      	sub	sp, #8
 801d35e:	af00      	add	r7, sp, #0
 801d360:	6078      	str	r0, [r7, #4]
 801d362:	6039      	str	r1, [r7, #0]
	std::swap(_M_functor, __x._M_functor);
 801d364:	687b      	ldr	r3, [r7, #4]
 801d366:	683a      	ldr	r2, [r7, #0]
 801d368:	4611      	mov	r1, r2
 801d36a:	4618      	mov	r0, r3
 801d36c:	f000 f821 	bl	801d3b2 <_ZSt4swapISt9_Any_dataENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS5_ESt18is_move_assignableIS5_EEE5valueEvE4typeERS5_SF_>
	std::swap(_M_manager, __x._M_manager);
 801d370:	687b      	ldr	r3, [r7, #4]
 801d372:	f103 0208 	add.w	r2, r3, #8
 801d376:	683b      	ldr	r3, [r7, #0]
 801d378:	3308      	adds	r3, #8
 801d37a:	4619      	mov	r1, r3
 801d37c:	4610      	mov	r0, r2
 801d37e:	f000 f84a 	bl	801d416 <_ZSt4swapIPFbRSt9_Any_dataRKS0_St18_Manager_operationEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISB_ESt18is_move_assignableISB_EEE5valueEvE4typeERSB_SL_>
	std::swap(_M_invoker, __x._M_invoker);
 801d382:	687b      	ldr	r3, [r7, #4]
 801d384:	f103 020c 	add.w	r2, r3, #12
 801d388:	683b      	ldr	r3, [r7, #0]
 801d38a:	330c      	adds	r3, #12
 801d38c:	4619      	mov	r1, r3
 801d38e:	4610      	mov	r0, r2
 801d390:	f000 f86b 	bl	801d46a <_ZSt4swapIPFvRKSt9_Any_dataOhOPhOmEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISD_ESt18is_move_assignableISD_EEE5valueEvE4typeERSD_SN_>
      }
 801d394:	bf00      	nop
 801d396:	3708      	adds	r7, #8
 801d398:	46bd      	mov	sp, r7
 801d39a:	bd80      	pop	{r7, pc}

0801d39c <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 801d39c:	b480      	push	{r7}
 801d39e:	b083      	sub	sp, #12
 801d3a0:	af00      	add	r7, sp, #0
 801d3a2:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 801d3a4:	687b      	ldr	r3, [r7, #4]
 801d3a6:	4618      	mov	r0, r3
 801d3a8:	370c      	adds	r7, #12
 801d3aa:	46bd      	mov	sp, r7
 801d3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d3b0:	4770      	bx	lr

0801d3b2 <_ZSt4swapISt9_Any_dataENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS5_ESt18is_move_assignableIS5_EEE5valueEvE4typeERS5_SF_>:
    inline
#if __cplusplus >= 201103L
    typename enable_if<__and_<__not_<__is_tuple_like<_Tp>>,
			      is_move_constructible<_Tp>,
			      is_move_assignable<_Tp>>::value>::type
    swap(_Tp& __a, _Tp& __b)
 801d3b2:	b580      	push	{r7, lr}
 801d3b4:	b084      	sub	sp, #16
 801d3b6:	af00      	add	r7, sp, #0
 801d3b8:	6078      	str	r0, [r7, #4]
 801d3ba:	6039      	str	r1, [r7, #0]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
 801d3bc:	6878      	ldr	r0, [r7, #4]
 801d3be:	f7ff ffed 	bl	801d39c <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>
 801d3c2:	4602      	mov	r2, r0
 801d3c4:	f107 0308 	add.w	r3, r7, #8
 801d3c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 801d3cc:	e883 0003 	stmia.w	r3, {r0, r1}
      __a = _GLIBCXX_MOVE(__b);
 801d3d0:	6838      	ldr	r0, [r7, #0]
 801d3d2:	f7ff ffe3 	bl	801d39c <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>
 801d3d6:	4602      	mov	r2, r0
 801d3d8:	687b      	ldr	r3, [r7, #4]
 801d3da:	e892 0003 	ldmia.w	r2, {r0, r1}
 801d3de:	e883 0003 	stmia.w	r3, {r0, r1}
      __b = _GLIBCXX_MOVE(__tmp);
 801d3e2:	f107 0308 	add.w	r3, r7, #8
 801d3e6:	4618      	mov	r0, r3
 801d3e8:	f7ff ffd8 	bl	801d39c <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>
 801d3ec:	4602      	mov	r2, r0
 801d3ee:	683b      	ldr	r3, [r7, #0]
 801d3f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 801d3f4:	e883 0003 	stmia.w	r3, {r0, r1}
    }
 801d3f8:	bf00      	nop
 801d3fa:	3710      	adds	r7, #16
 801d3fc:	46bd      	mov	sp, r7
 801d3fe:	bd80      	pop	{r7, pc}

0801d400 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>:
    move(_Tp&& __t) noexcept
 801d400:	b480      	push	{r7}
 801d402:	b083      	sub	sp, #12
 801d404:	af00      	add	r7, sp, #0
 801d406:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 801d408:	687b      	ldr	r3, [r7, #4]
 801d40a:	4618      	mov	r0, r3
 801d40c:	370c      	adds	r7, #12
 801d40e:	46bd      	mov	sp, r7
 801d410:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d414:	4770      	bx	lr

0801d416 <_ZSt4swapIPFbRSt9_Any_dataRKS0_St18_Manager_operationEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISB_ESt18is_move_assignableISB_EEE5valueEvE4typeERSB_SL_>:
    swap(_Tp& __a, _Tp& __b)
 801d416:	b580      	push	{r7, lr}
 801d418:	b084      	sub	sp, #16
 801d41a:	af00      	add	r7, sp, #0
 801d41c:	6078      	str	r0, [r7, #4]
 801d41e:	6039      	str	r1, [r7, #0]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 801d420:	6878      	ldr	r0, [r7, #4]
 801d422:	f7ff ffed 	bl	801d400 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>
 801d426:	4603      	mov	r3, r0
 801d428:	681b      	ldr	r3, [r3, #0]
 801d42a:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 801d42c:	6838      	ldr	r0, [r7, #0]
 801d42e:	f7ff ffe7 	bl	801d400 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>
 801d432:	4603      	mov	r3, r0
 801d434:	681a      	ldr	r2, [r3, #0]
 801d436:	687b      	ldr	r3, [r7, #4]
 801d438:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 801d43a:	f107 030c 	add.w	r3, r7, #12
 801d43e:	4618      	mov	r0, r3
 801d440:	f7ff ffde 	bl	801d400 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>
 801d444:	4603      	mov	r3, r0
 801d446:	681a      	ldr	r2, [r3, #0]
 801d448:	683b      	ldr	r3, [r7, #0]
 801d44a:	601a      	str	r2, [r3, #0]
    }
 801d44c:	bf00      	nop
 801d44e:	3710      	adds	r7, #16
 801d450:	46bd      	mov	sp, r7
 801d452:	bd80      	pop	{r7, pc}

0801d454 <_ZSt4moveIRPFvRKSt9_Any_dataOhOPhOmEEONSt16remove_referenceIT_E4typeEOSB_>:
    move(_Tp&& __t) noexcept
 801d454:	b480      	push	{r7}
 801d456:	b083      	sub	sp, #12
 801d458:	af00      	add	r7, sp, #0
 801d45a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 801d45c:	687b      	ldr	r3, [r7, #4]
 801d45e:	4618      	mov	r0, r3
 801d460:	370c      	adds	r7, #12
 801d462:	46bd      	mov	sp, r7
 801d464:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d468:	4770      	bx	lr

0801d46a <_ZSt4swapIPFvRKSt9_Any_dataOhOPhOmEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISD_ESt18is_move_assignableISD_EEE5valueEvE4typeERSD_SN_>:
    swap(_Tp& __a, _Tp& __b)
 801d46a:	b580      	push	{r7, lr}
 801d46c:	b084      	sub	sp, #16
 801d46e:	af00      	add	r7, sp, #0
 801d470:	6078      	str	r0, [r7, #4]
 801d472:	6039      	str	r1, [r7, #0]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 801d474:	6878      	ldr	r0, [r7, #4]
 801d476:	f7ff ffed 	bl	801d454 <_ZSt4moveIRPFvRKSt9_Any_dataOhOPhOmEEONSt16remove_referenceIT_E4typeEOSB_>
 801d47a:	4603      	mov	r3, r0
 801d47c:	681b      	ldr	r3, [r3, #0]
 801d47e:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 801d480:	6838      	ldr	r0, [r7, #0]
 801d482:	f7ff ffe7 	bl	801d454 <_ZSt4moveIRPFvRKSt9_Any_dataOhOPhOmEEONSt16remove_referenceIT_E4typeEOSB_>
 801d486:	4603      	mov	r3, r0
 801d488:	681a      	ldr	r2, [r3, #0]
 801d48a:	687b      	ldr	r3, [r7, #4]
 801d48c:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 801d48e:	f107 030c 	add.w	r3, r7, #12
 801d492:	4618      	mov	r0, r3
 801d494:	f7ff ffde 	bl	801d454 <_ZSt4moveIRPFvRKSt9_Any_dataOhOPhOmEEONSt16remove_referenceIT_E4typeEOSB_>
 801d498:	4603      	mov	r3, r0
 801d49a:	681a      	ldr	r2, [r3, #0]
 801d49c:	683b      	ldr	r3, [r7, #0]
 801d49e:	601a      	str	r2, [r3, #0]
    }
 801d4a0:	bf00      	nop
 801d4a2:	3710      	adds	r7, #16
 801d4a4:	46bd      	mov	sp, r7
 801d4a6:	bd80      	pop	{r7, pc}

0801d4a8 <_ZN16BufferedIODriverD1Ev>:
#include <cstdint>
#include <functional>



class BufferedIODriver : public IODriver {
 801d4a8:	b580      	push	{r7, lr}
 801d4aa:	b082      	sub	sp, #8
 801d4ac:	af00      	add	r7, sp, #0
 801d4ae:	6078      	str	r0, [r7, #4]
 801d4b0:	4a08      	ldr	r2, [pc, #32]	; (801d4d4 <_ZN16BufferedIODriverD1Ev+0x2c>)
 801d4b2:	687b      	ldr	r3, [r7, #4]
 801d4b4:	601a      	str	r2, [r3, #0]
 801d4b6:	687b      	ldr	r3, [r7, #4]
 801d4b8:	3318      	adds	r3, #24
 801d4ba:	4618      	mov	r0, r3
 801d4bc:	f7ff fdc6 	bl	801d04c <_ZNSt8functionIFvhPhmEED1Ev>
 801d4c0:	687b      	ldr	r3, [r7, #4]
 801d4c2:	4618      	mov	r0, r3
 801d4c4:	f7ff fda2 	bl	801d00c <_ZN8IODriverD1Ev>
 801d4c8:	687b      	ldr	r3, [r7, #4]
 801d4ca:	4618      	mov	r0, r3
 801d4cc:	3708      	adds	r7, #8
 801d4ce:	46bd      	mov	sp, r7
 801d4d0:	bd80      	pop	{r7, pc}
 801d4d2:	bf00      	nop
 801d4d4:	08027288 	.word	0x08027288

0801d4d8 <_ZN16BufferedIODriverD0Ev>:
 801d4d8:	b580      	push	{r7, lr}
 801d4da:	b082      	sub	sp, #8
 801d4dc:	af00      	add	r7, sp, #0
 801d4de:	6078      	str	r0, [r7, #4]
 801d4e0:	6878      	ldr	r0, [r7, #4]
 801d4e2:	f7ff ffe1 	bl	801d4a8 <_ZN16BufferedIODriverD1Ev>
 801d4e6:	2128      	movs	r1, #40	; 0x28
 801d4e8:	6878      	ldr	r0, [r7, #4]
 801d4ea:	f002 ff60 	bl	80203ae <_ZdlPvj>
 801d4ee:	687b      	ldr	r3, [r7, #4]
 801d4f0:	4618      	mov	r0, r3
 801d4f2:	3708      	adds	r7, #8
 801d4f4:	46bd      	mov	sp, r7
 801d4f6:	bd80      	pop	{r7, pc}

0801d4f8 <_ZN10MessageBusD1Ev>:
	size_t hash;
};

class MessageBus {
public:
	virtual ~MessageBus() {}
 801d4f8:	b480      	push	{r7}
 801d4fa:	b083      	sub	sp, #12
 801d4fc:	af00      	add	r7, sp, #0
 801d4fe:	6078      	str	r0, [r7, #4]
 801d500:	4a04      	ldr	r2, [pc, #16]	; (801d514 <_ZN10MessageBusD1Ev+0x1c>)
 801d502:	687b      	ldr	r3, [r7, #4]
 801d504:	601a      	str	r2, [r3, #0]
 801d506:	687b      	ldr	r3, [r7, #4]
 801d508:	4618      	mov	r0, r3
 801d50a:	370c      	adds	r7, #12
 801d50c:	46bd      	mov	sp, r7
 801d50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d512:	4770      	bx	lr
 801d514:	08027304 	.word	0x08027304

0801d518 <_ZN10MessageBusD0Ev>:
 801d518:	b580      	push	{r7, lr}
 801d51a:	b082      	sub	sp, #8
 801d51c:	af00      	add	r7, sp, #0
 801d51e:	6078      	str	r0, [r7, #4]
 801d520:	6878      	ldr	r0, [r7, #4]
 801d522:	f7ff ffe9 	bl	801d4f8 <_ZN10MessageBusD1Ev>
 801d526:	f644 0104 	movw	r1, #18436	; 0x4804
 801d52a:	6878      	ldr	r0, [r7, #4]
 801d52c:	f002 ff3f 	bl	80203ae <_ZdlPvj>
 801d530:	687b      	ldr	r3, [r7, #4]
 801d532:	4618      	mov	r0, r3
 801d534:	3708      	adds	r7, #8
 801d536:	46bd      	mov	sp, r7
 801d538:	bd80      	pop	{r7, pc}

0801d53a <_ZNSt9_Any_data9_M_accessEv>:
    void*       _M_access()       { return &_M_pod_data[0]; }
 801d53a:	b480      	push	{r7}
 801d53c:	b083      	sub	sp, #12
 801d53e:	af00      	add	r7, sp, #0
 801d540:	6078      	str	r0, [r7, #4]
 801d542:	687b      	ldr	r3, [r7, #4]
 801d544:	4618      	mov	r0, r3
 801d546:	370c      	adds	r7, #12
 801d548:	46bd      	mov	sp, r7
 801d54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d54e:	4770      	bx	lr

0801d550 <_ZNKSt9_Any_data9_M_accessEv>:
    const void* _M_access() const { return &_M_pod_data[0]; }
 801d550:	b480      	push	{r7}
 801d552:	b083      	sub	sp, #12
 801d554:	af00      	add	r7, sp, #0
 801d556:	6078      	str	r0, [r7, #4]
 801d558:	687b      	ldr	r3, [r7, #4]
 801d55a:	4618      	mov	r0, r3
 801d55c:	370c      	adds	r7, #12
 801d55e:	46bd      	mov	sp, r7
 801d560:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d564:	4770      	bx	lr
	...

0801d568 <_ZN10MessageBusC1Ev>:
class MessageBus {
 801d568:	b480      	push	{r7}
 801d56a:	b083      	sub	sp, #12
 801d56c:	af00      	add	r7, sp, #0
 801d56e:	6078      	str	r0, [r7, #4]
 801d570:	4a04      	ldr	r2, [pc, #16]	; (801d584 <_ZN10MessageBusC1Ev+0x1c>)
 801d572:	687b      	ldr	r3, [r7, #4]
 801d574:	601a      	str	r2, [r3, #0]
 801d576:	687b      	ldr	r3, [r7, #4]
 801d578:	4618      	mov	r0, r3
 801d57a:	370c      	adds	r7, #12
 801d57c:	46bd      	mov	sp, r7
 801d57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d582:	4770      	bx	lr
 801d584:	08027304 	.word	0x08027304

0801d588 <_ZN5IOBusC1EP8IODriverPhm>:

#include "IOBus.h"

#include <cstring>

IOBus::IOBus(IODriver* driver, uint8_t* buffer, uint32_t length) {
 801d588:	b590      	push	{r4, r7, lr}
 801d58a:	b091      	sub	sp, #68	; 0x44
 801d58c:	af02      	add	r7, sp, #8
 801d58e:	60f8      	str	r0, [r7, #12]
 801d590:	60b9      	str	r1, [r7, #8]
 801d592:	607a      	str	r2, [r7, #4]
 801d594:	603b      	str	r3, [r7, #0]
 801d596:	68fb      	ldr	r3, [r7, #12]
 801d598:	4618      	mov	r0, r3
 801d59a:	f7ff ffe5 	bl	801d568 <_ZN10MessageBusC1Ev>
 801d59e:	4a24      	ldr	r2, [pc, #144]	; (801d630 <_ZN5IOBusC1EP8IODriverPhm+0xa8>)
 801d5a0:	68fb      	ldr	r3, [r7, #12]
 801d5a2:	601a      	str	r2, [r3, #0]
	this->driver = driver;
 801d5a4:	68fa      	ldr	r2, [r7, #12]
 801d5a6:	f644 0304 	movw	r3, #18436	; 0x4804
 801d5aa:	4413      	add	r3, r2
 801d5ac:	68ba      	ldr	r2, [r7, #8]
 801d5ae:	601a      	str	r2, [r3, #0]
	this->packet_buffer = buffer;
 801d5b0:	68fa      	ldr	r2, [r7, #12]
 801d5b2:	f644 0308 	movw	r3, #18440	; 0x4808
 801d5b6:	4413      	add	r3, r2
 801d5b8:	687a      	ldr	r2, [r7, #4]
 801d5ba:	601a      	str	r2, [r3, #0]
	this->buffer_length = length;
 801d5bc:	68fa      	ldr	r2, [r7, #12]
 801d5be:	f644 030c 	movw	r3, #18444	; 0x480c
 801d5c2:	4413      	add	r3, r2
 801d5c4:	683a      	ldr	r2, [r7, #0]
 801d5c6:	601a      	str	r2, [r3, #0]
	this->buffer_index = 0;
 801d5c8:	68fa      	ldr	r2, [r7, #12]
 801d5ca:	f644 0310 	movw	r3, #18448	; 0x4810
 801d5ce:	4413      	add	r3, r2
 801d5d0:	2200      	movs	r2, #0
 801d5d2:	701a      	strb	r2, [r3, #0]

	using namespace std::placeholders;
	driver->receive(std::bind(&IOBus::receive, this, _1, _2, _3));
 801d5d4:	68bb      	ldr	r3, [r7, #8]
 801d5d6:	681b      	ldr	r3, [r3, #0]
 801d5d8:	3308      	adds	r3, #8
 801d5da:	681c      	ldr	r4, [r3, #0]
 801d5dc:	4b15      	ldr	r3, [pc, #84]	; (801d634 <_ZN5IOBusC1EP8IODriverPhm+0xac>)
 801d5de:	62fb      	str	r3, [r7, #44]	; 0x2c
 801d5e0:	2300      	movs	r3, #0
 801d5e2:	633b      	str	r3, [r7, #48]	; 0x30
 801d5e4:	68fb      	ldr	r3, [r7, #12]
 801d5e6:	637b      	str	r3, [r7, #52]	; 0x34
 801d5e8:	f107 0020 	add.w	r0, r7, #32
 801d5ec:	f107 0234 	add.w	r2, r7, #52	; 0x34
 801d5f0:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 801d5f4:	4b10      	ldr	r3, [pc, #64]	; (801d638 <_ZN5IOBusC1EP8IODriverPhm+0xb0>)
 801d5f6:	9301      	str	r3, [sp, #4]
 801d5f8:	4b10      	ldr	r3, [pc, #64]	; (801d63c <_ZN5IOBusC1EP8IODriverPhm+0xb4>)
 801d5fa:	9300      	str	r3, [sp, #0]
 801d5fc:	4b10      	ldr	r3, [pc, #64]	; (801d640 <_ZN5IOBusC1EP8IODriverPhm+0xb8>)
 801d5fe:	f000 f8f1 	bl	801d7e4 <_ZSt4bindIM5IOBusFvhPhmEJPS0_RKSt12_PlaceholderILi1EERKS5_ILi2EERKS5_ILi3EEEENSt12_Bind_helperIXsrSt5__or_IJSt11is_integralINSt5decayIT_E4typeEESt7is_enumISL_EEE5valueESJ_JDpT0_EE4typeEOSJ_DpOSQ_>
 801d602:	f107 0220 	add.w	r2, r7, #32
 801d606:	f107 0310 	add.w	r3, r7, #16
 801d60a:	4611      	mov	r1, r2
 801d60c:	4618      	mov	r0, r3
 801d60e:	f000 fa45 	bl	801da9c <_ZNSt8functionIFvhPhmEEC1ISt5_BindIFM5IOBusFvhS0_mEPS5_St12_PlaceholderILi1EES9_ILi2EES9_ILi3EEEEvvEET_>
 801d612:	f107 0310 	add.w	r3, r7, #16
 801d616:	4619      	mov	r1, r3
 801d618:	68b8      	ldr	r0, [r7, #8]
 801d61a:	47a0      	blx	r4
 801d61c:	f107 0310 	add.w	r3, r7, #16
 801d620:	4618      	mov	r0, r3
 801d622:	f7ff fd13 	bl	801d04c <_ZNSt8functionIFvhPhmEED1Ev>
}
 801d626:	68fb      	ldr	r3, [r7, #12]
 801d628:	4618      	mov	r0, r3
 801d62a:	373c      	adds	r7, #60	; 0x3c
 801d62c:	46bd      	mov	sp, r7
 801d62e:	bd90      	pop	{r4, r7, pc}
 801d630:	080272ec 	.word	0x080272ec
 801d634:	0801d645 	.word	0x0801d645
 801d638:	080277d4 	.word	0x080277d4
 801d63c:	080277d3 	.word	0x080277d3
 801d640:	080277d2 	.word	0x080277d2

0801d644 <_ZN5IOBus7receiveEhPhm>:

void IOBus::receive(uint8_t sender_id, uint8_t* buffer, uint32_t length) {
 801d644:	b580      	push	{r7, lr}
 801d646:	b084      	sub	sp, #16
 801d648:	af00      	add	r7, sp, #0
 801d64a:	60f8      	str	r0, [r7, #12]
 801d64c:	607a      	str	r2, [r7, #4]
 801d64e:	603b      	str	r3, [r7, #0]
 801d650:	460b      	mov	r3, r1
 801d652:	72fb      	strb	r3, [r7, #11]
	while(length > buffer_length) {
 801d654:	68fa      	ldr	r2, [r7, #12]
 801d656:	f644 030c 	movw	r3, #18444	; 0x480c
 801d65a:	4413      	add	r3, r2
 801d65c:	681b      	ldr	r3, [r3, #0]
 801d65e:	683a      	ldr	r2, [r7, #0]
 801d660:	429a      	cmp	r2, r3
 801d662:	d91a      	bls.n	801d69a <_ZN5IOBus7receiveEhPhm+0x56>
		MessageBus::receive(sender_id, buffer, buffer_length);
 801d664:	68f8      	ldr	r0, [r7, #12]
 801d666:	68fa      	ldr	r2, [r7, #12]
 801d668:	f644 030c 	movw	r3, #18444	; 0x480c
 801d66c:	4413      	add	r3, r2
 801d66e:	681b      	ldr	r3, [r3, #0]
 801d670:	7af9      	ldrb	r1, [r7, #11]
 801d672:	687a      	ldr	r2, [r7, #4]
 801d674:	f001 ffa6 	bl	801f5c4 <_ZN10MessageBus7receiveEhPhm>
		length -= buffer_length;
 801d678:	68fa      	ldr	r2, [r7, #12]
 801d67a:	f644 030c 	movw	r3, #18444	; 0x480c
 801d67e:	4413      	add	r3, r2
 801d680:	681b      	ldr	r3, [r3, #0]
 801d682:	683a      	ldr	r2, [r7, #0]
 801d684:	1ad3      	subs	r3, r2, r3
 801d686:	603b      	str	r3, [r7, #0]
		buffer += buffer_length;
 801d688:	68fa      	ldr	r2, [r7, #12]
 801d68a:	f644 030c 	movw	r3, #18444	; 0x480c
 801d68e:	4413      	add	r3, r2
 801d690:	681b      	ldr	r3, [r3, #0]
 801d692:	687a      	ldr	r2, [r7, #4]
 801d694:	4413      	add	r3, r2
 801d696:	607b      	str	r3, [r7, #4]
	while(length > buffer_length) {
 801d698:	e7dc      	b.n	801d654 <_ZN5IOBus7receiveEhPhm+0x10>
	}

	MessageBus::receive(sender_id, buffer, length);
 801d69a:	68f8      	ldr	r0, [r7, #12]
 801d69c:	7af9      	ldrb	r1, [r7, #11]
 801d69e:	683b      	ldr	r3, [r7, #0]
 801d6a0:	687a      	ldr	r2, [r7, #4]
 801d6a2:	f001 ff8f 	bl	801f5c4 <_ZN10MessageBus7receiveEhPhm>
}
 801d6a6:	bf00      	nop
 801d6a8:	3710      	adds	r7, #16
 801d6aa:	46bd      	mov	sp, r7
 801d6ac:	bd80      	pop	{r7, pc}

0801d6ae <_ZN5IOBus6appendEPhm>:

uint8_t IOBus::append(uint8_t* buffer, uint32_t length) {
 801d6ae:	b580      	push	{r7, lr}
 801d6b0:	b086      	sub	sp, #24
 801d6b2:	af00      	add	r7, sp, #0
 801d6b4:	60f8      	str	r0, [r7, #12]
 801d6b6:	60b9      	str	r1, [r7, #8]
 801d6b8:	607a      	str	r2, [r7, #4]
	uint32_t remaining_length = buffer_length - buffer_index;
 801d6ba:	68fa      	ldr	r2, [r7, #12]
 801d6bc:	f644 030c 	movw	r3, #18444	; 0x480c
 801d6c0:	4413      	add	r3, r2
 801d6c2:	681a      	ldr	r2, [r3, #0]
 801d6c4:	68f9      	ldr	r1, [r7, #12]
 801d6c6:	f644 0310 	movw	r3, #18448	; 0x4810
 801d6ca:	440b      	add	r3, r1
 801d6cc:	781b      	ldrb	r3, [r3, #0]
 801d6ce:	1ad3      	subs	r3, r2, r3
 801d6d0:	617b      	str	r3, [r7, #20]

	if(length > remaining_length) {
 801d6d2:	687a      	ldr	r2, [r7, #4]
 801d6d4:	697b      	ldr	r3, [r7, #20]
 801d6d6:	429a      	cmp	r2, r3
 801d6d8:	d901      	bls.n	801d6de <_ZN5IOBus6appendEPhm+0x30>
		length = remaining_length;
 801d6da:	697b      	ldr	r3, [r7, #20]
 801d6dc:	607b      	str	r3, [r7, #4]
	}

	memcpy(packet_buffer + buffer_index, buffer, length);
 801d6de:	68fa      	ldr	r2, [r7, #12]
 801d6e0:	f644 0308 	movw	r3, #18440	; 0x4808
 801d6e4:	4413      	add	r3, r2
 801d6e6:	681a      	ldr	r2, [r3, #0]
 801d6e8:	68f9      	ldr	r1, [r7, #12]
 801d6ea:	f644 0310 	movw	r3, #18448	; 0x4810
 801d6ee:	440b      	add	r3, r1
 801d6f0:	781b      	ldrb	r3, [r3, #0]
 801d6f2:	4413      	add	r3, r2
 801d6f4:	687a      	ldr	r2, [r7, #4]
 801d6f6:	68b9      	ldr	r1, [r7, #8]
 801d6f8:	4618      	mov	r0, r3
 801d6fa:	f003 f8bc 	bl	8020876 <memcpy>

	buffer_index += length;
 801d6fe:	68fa      	ldr	r2, [r7, #12]
 801d700:	f644 0310 	movw	r3, #18448	; 0x4810
 801d704:	4413      	add	r3, r2
 801d706:	781a      	ldrb	r2, [r3, #0]
 801d708:	687b      	ldr	r3, [r7, #4]
 801d70a:	b2db      	uxtb	r3, r3
 801d70c:	4413      	add	r3, r2
 801d70e:	b2d9      	uxtb	r1, r3
 801d710:	68fa      	ldr	r2, [r7, #12]
 801d712:	f644 0310 	movw	r3, #18448	; 0x4810
 801d716:	4413      	add	r3, r2
 801d718:	460a      	mov	r2, r1
 801d71a:	701a      	strb	r2, [r3, #0]


	return length;
 801d71c:	687b      	ldr	r3, [r7, #4]
 801d71e:	b2db      	uxtb	r3, r3
}
 801d720:	4618      	mov	r0, r3
 801d722:	3718      	adds	r7, #24
 801d724:	46bd      	mov	sp, r7
 801d726:	bd80      	pop	{r7, pc}

0801d728 <_ZN5IOBus8transmitEv>:

void IOBus::transmit() {
 801d728:	b590      	push	{r4, r7, lr}
 801d72a:	b083      	sub	sp, #12
 801d72c:	af00      	add	r7, sp, #0
 801d72e:	6078      	str	r0, [r7, #4]
	driver->transmit(packet_buffer, buffer_index);
 801d730:	687a      	ldr	r2, [r7, #4]
 801d732:	f644 0304 	movw	r3, #18436	; 0x4804
 801d736:	4413      	add	r3, r2
 801d738:	6818      	ldr	r0, [r3, #0]
 801d73a:	687a      	ldr	r2, [r7, #4]
 801d73c:	f644 0304 	movw	r3, #18436	; 0x4804
 801d740:	4413      	add	r3, r2
 801d742:	681b      	ldr	r3, [r3, #0]
 801d744:	681b      	ldr	r3, [r3, #0]
 801d746:	330c      	adds	r3, #12
 801d748:	681c      	ldr	r4, [r3, #0]
 801d74a:	687a      	ldr	r2, [r7, #4]
 801d74c:	f644 0308 	movw	r3, #18440	; 0x4808
 801d750:	4413      	add	r3, r2
 801d752:	6819      	ldr	r1, [r3, #0]
 801d754:	687a      	ldr	r2, [r7, #4]
 801d756:	f644 0310 	movw	r3, #18448	; 0x4810
 801d75a:	4413      	add	r3, r2
 801d75c:	781b      	ldrb	r3, [r3, #0]
 801d75e:	461a      	mov	r2, r3
 801d760:	47a0      	blx	r4
	buffer_index = 0;
 801d762:	687a      	ldr	r2, [r7, #4]
 801d764:	f644 0310 	movw	r3, #18448	; 0x4810
 801d768:	4413      	add	r3, r2
 801d76a:	2200      	movs	r2, #0
 801d76c:	701a      	strb	r2, [r3, #0]
}
 801d76e:	bf00      	nop
 801d770:	370c      	adds	r7, #12
 801d772:	46bd      	mov	sp, r7
 801d774:	bd90      	pop	{r4, r7, pc}

0801d776 <_ZSt7forwardIM5IOBusFvhPhmEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801d776:	b480      	push	{r7}
 801d778:	b083      	sub	sp, #12
 801d77a:	af00      	add	r7, sp, #0
 801d77c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801d77e:	687b      	ldr	r3, [r7, #4]
 801d780:	4618      	mov	r0, r3
 801d782:	370c      	adds	r7, #12
 801d784:	46bd      	mov	sp, r7
 801d786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d78a:	4770      	bx	lr

0801d78c <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801d78c:	b480      	push	{r7}
 801d78e:	b083      	sub	sp, #12
 801d790:	af00      	add	r7, sp, #0
 801d792:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801d794:	687b      	ldr	r3, [r7, #4]
 801d796:	4618      	mov	r0, r3
 801d798:	370c      	adds	r7, #12
 801d79a:	46bd      	mov	sp, r7
 801d79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d7a0:	4770      	bx	lr

0801d7a2 <_ZSt7forwardIRKSt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801d7a2:	b480      	push	{r7}
 801d7a4:	b083      	sub	sp, #12
 801d7a6:	af00      	add	r7, sp, #0
 801d7a8:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801d7aa:	687b      	ldr	r3, [r7, #4]
 801d7ac:	4618      	mov	r0, r3
 801d7ae:	370c      	adds	r7, #12
 801d7b0:	46bd      	mov	sp, r7
 801d7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d7b6:	4770      	bx	lr

0801d7b8 <_ZSt7forwardIRKSt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801d7b8:	b480      	push	{r7}
 801d7ba:	b083      	sub	sp, #12
 801d7bc:	af00      	add	r7, sp, #0
 801d7be:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801d7c0:	687b      	ldr	r3, [r7, #4]
 801d7c2:	4618      	mov	r0, r3
 801d7c4:	370c      	adds	r7, #12
 801d7c6:	46bd      	mov	sp, r7
 801d7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d7cc:	4770      	bx	lr

0801d7ce <_ZSt7forwardIRKSt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801d7ce:	b480      	push	{r7}
 801d7d0:	b083      	sub	sp, #12
 801d7d2:	af00      	add	r7, sp, #0
 801d7d4:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801d7d6:	687b      	ldr	r3, [r7, #4]
 801d7d8:	4618      	mov	r0, r3
 801d7da:	370c      	adds	r7, #12
 801d7dc:	46bd      	mov	sp, r7
 801d7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d7e2:	4770      	bx	lr

0801d7e4 <_ZSt4bindIM5IOBusFvhPhmEJPS0_RKSt12_PlaceholderILi1EERKS5_ILi2EERKS5_ILi3EEEENSt12_Bind_helperIXsrSt5__or_IJSt11is_integralINSt5decayIT_E4typeEESt7is_enumISL_EEE5valueESJ_JDpT0_EE4typeEOSJ_DpOSQ_>:
   *  @ingroup binders
   */
  template<typename _Func, typename... _BoundArgs>
    inline typename
    _Bind_helper<__is_socketlike<_Func>::value, _Func, _BoundArgs...>::type
    bind(_Func&& __f, _BoundArgs&&... __args)
 801d7e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d7e8:	b086      	sub	sp, #24
 801d7ea:	af02      	add	r7, sp, #8
 801d7ec:	60f8      	str	r0, [r7, #12]
 801d7ee:	60b9      	str	r1, [r7, #8]
 801d7f0:	607a      	str	r2, [r7, #4]
 801d7f2:	603b      	str	r3, [r7, #0]
    {
      typedef _Bind_helper<false, _Func, _BoundArgs...> __helper_type;
      return typename __helper_type::type(std::forward<_Func>(__f),
					  std::forward<_BoundArgs>(__args)...);
 801d7f4:	68b8      	ldr	r0, [r7, #8]
 801d7f6:	f7ff ffbe 	bl	801d776 <_ZSt7forwardIM5IOBusFvhPhmEEOT_RNSt16remove_referenceIS4_E4typeE>
 801d7fa:	4605      	mov	r5, r0
 801d7fc:	6878      	ldr	r0, [r7, #4]
 801d7fe:	f7ff ffc5 	bl	801d78c <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 801d802:	4606      	mov	r6, r0
 801d804:	6838      	ldr	r0, [r7, #0]
 801d806:	f7ff ffcc 	bl	801d7a2 <_ZSt7forwardIRKSt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS4_E4typeE>
 801d80a:	4680      	mov	r8, r0
 801d80c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801d80e:	f7ff ffd3 	bl	801d7b8 <_ZSt7forwardIRKSt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS4_E4typeE>
 801d812:	4604      	mov	r4, r0
 801d814:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801d816:	f7ff ffda 	bl	801d7ce <_ZSt7forwardIRKSt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS4_E4typeE>
 801d81a:	4603      	mov	r3, r0
 801d81c:	9301      	str	r3, [sp, #4]
 801d81e:	9400      	str	r4, [sp, #0]
 801d820:	4643      	mov	r3, r8
 801d822:	4632      	mov	r2, r6
 801d824:	4629      	mov	r1, r5
 801d826:	68f8      	ldr	r0, [r7, #12]
 801d828:	f000 f960 	bl	801daec <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEC1IJS4_RKS6_RKS7_RKS8_EEEOS3_DpOT_>
    }
 801d82c:	68f8      	ldr	r0, [r7, #12]
 801d82e:	3710      	adds	r7, #16
 801d830:	46bd      	mov	sp, r7
 801d832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801d836 <_ZSt4moveIRSt5tupleIJP5IOBusSt12_PlaceholderILi1EES3_ILi2EES3_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSA_>:
    move(_Tp&& __t) noexcept
 801d836:	b480      	push	{r7}
 801d838:	b083      	sub	sp, #12
 801d83a:	af00      	add	r7, sp, #0
 801d83c:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 801d83e:	687b      	ldr	r3, [r7, #4]
 801d840:	4618      	mov	r0, r3
 801d842:	370c      	adds	r7, #12
 801d844:	46bd      	mov	sp, r7
 801d846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d84a:	4770      	bx	lr

0801d84c <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEE7_M_headERS2_>:
      template<std::size_t, typename...> friend class _Tuple_impl;

      typedef _Head_base<_Idx, _Head> _Base;

      static constexpr _Head&
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 801d84c:	b580      	push	{r7, lr}
 801d84e:	b082      	sub	sp, #8
 801d850:	af00      	add	r7, sp, #0
 801d852:	6078      	str	r0, [r7, #4]
 801d854:	6878      	ldr	r0, [r7, #4]
 801d856:	f000 f805 	bl	801d864 <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EE7_M_headERS2_>
 801d85a:	4603      	mov	r3, r0
 801d85c:	4618      	mov	r0, r3
 801d85e:	3708      	adds	r7, #8
 801d860:	46bd      	mov	sp, r7
 801d862:	bd80      	pop	{r7, pc}

0801d864 <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b; }
 801d864:	b480      	push	{r7}
 801d866:	b083      	sub	sp, #12
 801d868:	af00      	add	r7, sp, #0
 801d86a:	6078      	str	r0, [r7, #4]
 801d86c:	687b      	ldr	r3, [r7, #4]
 801d86e:	4618      	mov	r0, r3
 801d870:	370c      	adds	r7, #12
 801d872:	46bd      	mov	sp, r7
 801d874:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d878:	4770      	bx	lr

0801d87a <_ZSt7forwardISt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801d87a:	b480      	push	{r7}
 801d87c:	b083      	sub	sp, #12
 801d87e:	af00      	add	r7, sp, #0
 801d880:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801d882:	687b      	ldr	r3, [r7, #4]
 801d884:	4618      	mov	r0, r3
 801d886:	370c      	adds	r7, #12
 801d888:	46bd      	mov	sp, r7
 801d88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d88e:	4770      	bx	lr

0801d890 <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEC1EOS2_>:
	: _Base(std::forward<_UHead>(__head)) { }

      constexpr _Tuple_impl(const _Tuple_impl&) = default;

      constexpr
      _Tuple_impl(_Tuple_impl&& __in)
 801d890:	b580      	push	{r7, lr}
 801d892:	b082      	sub	sp, #8
 801d894:	af00      	add	r7, sp, #0
 801d896:	6078      	str	r0, [r7, #4]
 801d898:	6039      	str	r1, [r7, #0]
      noexcept(is_nothrow_move_constructible<_Head>::value)
      : _Base(std::forward<_Head>(_M_head(__in))) { }
 801d89a:	6838      	ldr	r0, [r7, #0]
 801d89c:	f7ff ffd6 	bl	801d84c <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEE7_M_headERS2_>
 801d8a0:	4603      	mov	r3, r0
 801d8a2:	4618      	mov	r0, r3
 801d8a4:	f7ff ffe9 	bl	801d87a <_ZSt7forwardISt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS2_E4typeE>
 801d8a8:	4603      	mov	r3, r0
 801d8aa:	4619      	mov	r1, r3
 801d8ac:	6878      	ldr	r0, [r7, #4]
 801d8ae:	f000 f959 	bl	801db64 <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EEC1IS1_EEOT_>
 801d8b2:	687b      	ldr	r3, [r7, #4]
 801d8b4:	4618      	mov	r0, r3
 801d8b6:	3708      	adds	r7, #8
 801d8b8:	46bd      	mov	sp, r7
 801d8ba:	bd80      	pop	{r7, pc}

0801d8bc <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEE7_M_tailERS3_>:
      _M_tail(_Tuple_impl& __t) noexcept { return __t; }
 801d8bc:	b480      	push	{r7}
 801d8be:	b083      	sub	sp, #12
 801d8c0:	af00      	add	r7, sp, #0
 801d8c2:	6078      	str	r0, [r7, #4]
 801d8c4:	687b      	ldr	r3, [r7, #4]
 801d8c6:	4618      	mov	r0, r3
 801d8c8:	370c      	adds	r7, #12
 801d8ca:	46bd      	mov	sp, r7
 801d8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d8d0:	4770      	bx	lr

0801d8d2 <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 801d8d2:	b580      	push	{r7, lr}
 801d8d4:	b082      	sub	sp, #8
 801d8d6:	af00      	add	r7, sp, #0
 801d8d8:	6078      	str	r0, [r7, #4]
 801d8da:	6878      	ldr	r0, [r7, #4]
 801d8dc:	f000 f805 	bl	801d8ea <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EE7_M_headERS2_>
 801d8e0:	4603      	mov	r3, r0
 801d8e2:	4618      	mov	r0, r3
 801d8e4:	3708      	adds	r7, #8
 801d8e6:	46bd      	mov	sp, r7
 801d8e8:	bd80      	pop	{r7, pc}

0801d8ea <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b; }
 801d8ea:	b480      	push	{r7}
 801d8ec:	b083      	sub	sp, #12
 801d8ee:	af00      	add	r7, sp, #0
 801d8f0:	6078      	str	r0, [r7, #4]
 801d8f2:	687b      	ldr	r3, [r7, #4]
 801d8f4:	4618      	mov	r0, r3
 801d8f6:	370c      	adds	r7, #12
 801d8f8:	46bd      	mov	sp, r7
 801d8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d8fe:	4770      	bx	lr

0801d900 <_ZSt4moveIRSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEEONSt16remove_referenceIT_E4typeEOS6_>:
    move(_Tp&& __t) noexcept
 801d900:	b480      	push	{r7}
 801d902:	b083      	sub	sp, #12
 801d904:	af00      	add	r7, sp, #0
 801d906:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 801d908:	687b      	ldr	r3, [r7, #4]
 801d90a:	4618      	mov	r0, r3
 801d90c:	370c      	adds	r7, #12
 801d90e:	46bd      	mov	sp, r7
 801d910:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d914:	4770      	bx	lr

0801d916 <_ZSt7forwardISt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801d916:	b480      	push	{r7}
 801d918:	b083      	sub	sp, #12
 801d91a:	af00      	add	r7, sp, #0
 801d91c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801d91e:	687b      	ldr	r3, [r7, #4]
 801d920:	4618      	mov	r0, r3
 801d922:	370c      	adds	r7, #12
 801d924:	46bd      	mov	sp, r7
 801d926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d92a:	4770      	bx	lr

0801d92c <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEEC1EOS3_>:
      _Tuple_impl(_Tuple_impl&& __in)
 801d92c:	b580      	push	{r7, lr}
 801d92e:	b082      	sub	sp, #8
 801d930:	af00      	add	r7, sp, #0
 801d932:	6078      	str	r0, [r7, #4]
 801d934:	6039      	str	r1, [r7, #0]
      : _Inherited(std::move(_M_tail(__in))),
 801d936:	6838      	ldr	r0, [r7, #0]
 801d938:	f7ff ffc0 	bl	801d8bc <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEE7_M_tailERS3_>
 801d93c:	4603      	mov	r3, r0
 801d93e:	4618      	mov	r0, r3
 801d940:	f7ff ffde 	bl	801d900 <_ZSt4moveIRSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEEONSt16remove_referenceIT_E4typeEOS6_>
 801d944:	4603      	mov	r3, r0
	_Base(std::forward<_Head>(_M_head(__in))) { }
 801d946:	4619      	mov	r1, r3
 801d948:	6878      	ldr	r0, [r7, #4]
 801d94a:	f7ff ffa1 	bl	801d890 <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEC1EOS2_>
 801d94e:	6838      	ldr	r0, [r7, #0]
 801d950:	f7ff ffbf 	bl	801d8d2 <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEE7_M_headERS3_>
 801d954:	4603      	mov	r3, r0
 801d956:	4618      	mov	r0, r3
 801d958:	f7ff ffdd 	bl	801d916 <_ZSt7forwardISt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS2_E4typeE>
 801d95c:	4603      	mov	r3, r0
 801d95e:	4619      	mov	r1, r3
 801d960:	6878      	ldr	r0, [r7, #4]
 801d962:	f000 f90c 	bl	801db7e <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EEC1IS1_EEOT_>
 801d966:	687b      	ldr	r3, [r7, #4]
 801d968:	4618      	mov	r0, r3
 801d96a:	3708      	adds	r7, #8
 801d96c:	46bd      	mov	sp, r7
 801d96e:	bd80      	pop	{r7, pc}

0801d970 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEE7_M_tailERS4_>:
      _M_tail(_Tuple_impl& __t) noexcept { return __t; }
 801d970:	b480      	push	{r7}
 801d972:	b083      	sub	sp, #12
 801d974:	af00      	add	r7, sp, #0
 801d976:	6078      	str	r0, [r7, #4]
 801d978:	687b      	ldr	r3, [r7, #4]
 801d97a:	4618      	mov	r0, r3
 801d97c:	370c      	adds	r7, #12
 801d97e:	46bd      	mov	sp, r7
 801d980:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d984:	4770      	bx	lr

0801d986 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 801d986:	b580      	push	{r7, lr}
 801d988:	b082      	sub	sp, #8
 801d98a:	af00      	add	r7, sp, #0
 801d98c:	6078      	str	r0, [r7, #4]
 801d98e:	6878      	ldr	r0, [r7, #4]
 801d990:	f000 f805 	bl	801d99e <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EE7_M_headERS2_>
 801d994:	4603      	mov	r3, r0
 801d996:	4618      	mov	r0, r3
 801d998:	3708      	adds	r7, #8
 801d99a:	46bd      	mov	sp, r7
 801d99c:	bd80      	pop	{r7, pc}

0801d99e <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b; }
 801d99e:	b480      	push	{r7}
 801d9a0:	b083      	sub	sp, #12
 801d9a2:	af00      	add	r7, sp, #0
 801d9a4:	6078      	str	r0, [r7, #4]
 801d9a6:	687b      	ldr	r3, [r7, #4]
 801d9a8:	4618      	mov	r0, r3
 801d9aa:	370c      	adds	r7, #12
 801d9ac:	46bd      	mov	sp, r7
 801d9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d9b2:	4770      	bx	lr

0801d9b4 <_ZSt4moveIRSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES1_ILi3EEEEEONSt16remove_referenceIT_E4typeEOS7_>:
    move(_Tp&& __t) noexcept
 801d9b4:	b480      	push	{r7}
 801d9b6:	b083      	sub	sp, #12
 801d9b8:	af00      	add	r7, sp, #0
 801d9ba:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 801d9bc:	687b      	ldr	r3, [r7, #4]
 801d9be:	4618      	mov	r0, r3
 801d9c0:	370c      	adds	r7, #12
 801d9c2:	46bd      	mov	sp, r7
 801d9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d9c8:	4770      	bx	lr

0801d9ca <_ZSt7forwardISt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801d9ca:	b480      	push	{r7}
 801d9cc:	b083      	sub	sp, #12
 801d9ce:	af00      	add	r7, sp, #0
 801d9d0:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801d9d2:	687b      	ldr	r3, [r7, #4]
 801d9d4:	4618      	mov	r0, r3
 801d9d6:	370c      	adds	r7, #12
 801d9d8:	46bd      	mov	sp, r7
 801d9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d9de:	4770      	bx	lr

0801d9e0 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEEC1EOS4_>:
      _Tuple_impl(_Tuple_impl&& __in)
 801d9e0:	b580      	push	{r7, lr}
 801d9e2:	b082      	sub	sp, #8
 801d9e4:	af00      	add	r7, sp, #0
 801d9e6:	6078      	str	r0, [r7, #4]
 801d9e8:	6039      	str	r1, [r7, #0]
      : _Inherited(std::move(_M_tail(__in))),
 801d9ea:	6838      	ldr	r0, [r7, #0]
 801d9ec:	f7ff ffc0 	bl	801d970 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEE7_M_tailERS4_>
 801d9f0:	4603      	mov	r3, r0
 801d9f2:	4618      	mov	r0, r3
 801d9f4:	f7ff ffde 	bl	801d9b4 <_ZSt4moveIRSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES1_ILi3EEEEEONSt16remove_referenceIT_E4typeEOS7_>
 801d9f8:	4603      	mov	r3, r0
	_Base(std::forward<_Head>(_M_head(__in))) { }
 801d9fa:	4619      	mov	r1, r3
 801d9fc:	6878      	ldr	r0, [r7, #4]
 801d9fe:	f7ff ff95 	bl	801d92c <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEEC1EOS3_>
 801da02:	6838      	ldr	r0, [r7, #0]
 801da04:	f7ff ffbf 	bl	801d986 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEE7_M_headERS4_>
 801da08:	4603      	mov	r3, r0
 801da0a:	4618      	mov	r0, r3
 801da0c:	f7ff ffdd 	bl	801d9ca <_ZSt7forwardISt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS2_E4typeE>
 801da10:	4603      	mov	r3, r0
 801da12:	4619      	mov	r1, r3
 801da14:	6878      	ldr	r0, [r7, #4]
 801da16:	f000 f8bf 	bl	801db98 <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EEC1IS1_EEOT_>
 801da1a:	687b      	ldr	r3, [r7, #4]
 801da1c:	4618      	mov	r0, r3
 801da1e:	3708      	adds	r7, #8
 801da20:	46bd      	mov	sp, r7
 801da22:	bd80      	pop	{r7, pc}

0801da24 <_ZNSt5tupleIJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1EOS6_>:
        explicit constexpr tuple(_UElements&&... __elements)
	: _Inherited(std::forward<_UElements>(__elements)...) {	}

      constexpr tuple(const tuple&) = default;

      constexpr tuple(tuple&&) = default;
 801da24:	b580      	push	{r7, lr}
 801da26:	b082      	sub	sp, #8
 801da28:	af00      	add	r7, sp, #0
 801da2a:	6078      	str	r0, [r7, #4]
 801da2c:	6039      	str	r1, [r7, #0]
 801da2e:	687b      	ldr	r3, [r7, #4]
 801da30:	683a      	ldr	r2, [r7, #0]
 801da32:	4611      	mov	r1, r2
 801da34:	4618      	mov	r0, r3
 801da36:	f000 f8ea 	bl	801dc0e <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1EOS6_>
 801da3a:	687b      	ldr	r3, [r7, #4]
 801da3c:	4618      	mov	r0, r3
 801da3e:	3708      	adds	r7, #8
 801da40:	46bd      	mov	sp, r7
 801da42:	bd80      	pop	{r7, pc}

0801da44 <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEC1EOSA_>:
      _Bind(_Bind&& __b)
 801da44:	b590      	push	{r4, r7, lr}
 801da46:	b083      	sub	sp, #12
 801da48:	af00      	add	r7, sp, #0
 801da4a:	6078      	str	r0, [r7, #4]
 801da4c:	6039      	str	r1, [r7, #0]
      : _M_f(std::move(__b._M_f)), _M_bound_args(std::move(__b._M_bound_args))
 801da4e:	683b      	ldr	r3, [r7, #0]
 801da50:	4618      	mov	r0, r3
 801da52:	f000 f87c 	bl	801db4e <_ZSt4moveIRM5IOBusFvhPhmEEONSt16remove_referenceIT_E4typeEOS6_>
 801da56:	4602      	mov	r2, r0
 801da58:	687b      	ldr	r3, [r7, #4]
 801da5a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801da5e:	e883 0003 	stmia.w	r3, {r0, r1}
 801da62:	687b      	ldr	r3, [r7, #4]
 801da64:	f103 0408 	add.w	r4, r3, #8
 801da68:	683b      	ldr	r3, [r7, #0]
 801da6a:	3308      	adds	r3, #8
 801da6c:	4618      	mov	r0, r3
 801da6e:	f7ff fee2 	bl	801d836 <_ZSt4moveIRSt5tupleIJP5IOBusSt12_PlaceholderILi1EES3_ILi2EES3_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSA_>
 801da72:	4603      	mov	r3, r0
 801da74:	4619      	mov	r1, r3
 801da76:	4620      	mov	r0, r4
 801da78:	f7ff ffd4 	bl	801da24 <_ZNSt5tupleIJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1EOS6_>
      { }
 801da7c:	687b      	ldr	r3, [r7, #4]
 801da7e:	4618      	mov	r0, r3
 801da80:	370c      	adds	r7, #12
 801da82:	46bd      	mov	sp, r7
 801da84:	bd90      	pop	{r4, r7, pc}

0801da86 <_ZSt4moveIRSt5_BindIFM5IOBusFvhPhmEPS1_St12_PlaceholderILi1EES6_ILi2EES6_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSE_>:
    move(_Tp&& __t) noexcept
 801da86:	b480      	push	{r7}
 801da88:	b083      	sub	sp, #12
 801da8a:	af00      	add	r7, sp, #0
 801da8c:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 801da8e:	687b      	ldr	r3, [r7, #4]
 801da90:	4618      	mov	r0, r3
 801da92:	370c      	adds	r7, #12
 801da94:	46bd      	mov	sp, r7
 801da96:	f85d 7b04 	ldr.w	r7, [sp], #4
 801da9a:	4770      	bx	lr

0801da9c <_ZNSt8functionIFvhPhmEEC1ISt5_BindIFM5IOBusFvhS0_mEPS5_St12_PlaceholderILi1EES9_ILi2EES9_ILi3EEEEvvEET_>:

  template<typename _Res, typename... _ArgTypes>
    template<typename _Functor, typename, typename>
      function<_Res(_ArgTypes...)>::
 801da9c:	b590      	push	{r4, r7, lr}
 801da9e:	b083      	sub	sp, #12
 801daa0:	af00      	add	r7, sp, #0
 801daa2:	6078      	str	r0, [r7, #4]
 801daa4:	6039      	str	r1, [r7, #0]
      function(_Functor __f)
      : _Function_base()
 801daa6:	687b      	ldr	r3, [r7, #4]
 801daa8:	4618      	mov	r0, r3
 801daaa:	f7ff fa7c 	bl	801cfa6 <_ZNSt14_Function_baseC1Ev>
      {
	typedef _Function_handler<_Res(_ArgTypes...), _Functor> _My_handler;

	if (_My_handler::_M_not_empty_function(__f))
 801daae:	6838      	ldr	r0, [r7, #0]
 801dab0:	f000 f8d0 	bl	801dc54 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE21_M_not_empty_functionISC_EEbRKT_>
 801dab4:	4603      	mov	r3, r0
 801dab6:	2b00      	cmp	r3, #0
 801dab8:	d00e      	beq.n	801dad8 <_ZNSt8functionIFvhPhmEEC1ISt5_BindIFM5IOBusFvhS0_mEPS5_St12_PlaceholderILi1EES9_ILi2EES9_ILi3EEEEvvEET_+0x3c>
	  {
	    _My_handler::_M_init_functor(_M_functor, std::move(__f));
 801daba:	687c      	ldr	r4, [r7, #4]
 801dabc:	6838      	ldr	r0, [r7, #0]
 801dabe:	f7ff ffe2 	bl	801da86 <_ZSt4moveIRSt5_BindIFM5IOBusFvhPhmEPS1_St12_PlaceholderILi1EES6_ILi2EES6_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSE_>
 801dac2:	4603      	mov	r3, r0
 801dac4:	4619      	mov	r1, r3
 801dac6:	4620      	mov	r0, r4
 801dac8:	f000 f8cf 	bl	801dc6a <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE15_M_init_functorERSt9_Any_dataOSC_>
	    _M_invoker = &_My_handler::_M_invoke;
 801dacc:	687b      	ldr	r3, [r7, #4]
 801dace:	4a05      	ldr	r2, [pc, #20]	; (801dae4 <_ZNSt8functionIFvhPhmEEC1ISt5_BindIFM5IOBusFvhS0_mEPS5_St12_PlaceholderILi1EES9_ILi2EES9_ILi3EEEEvvEET_+0x48>)
 801dad0:	60da      	str	r2, [r3, #12]
	    _M_manager = &_My_handler::_M_manager;
 801dad2:	687b      	ldr	r3, [r7, #4]
 801dad4:	4a04      	ldr	r2, [pc, #16]	; (801dae8 <_ZNSt8functionIFvhPhmEEC1ISt5_BindIFM5IOBusFvhS0_mEPS5_St12_PlaceholderILi1EES9_ILi2EES9_ILi3EEEEvvEET_+0x4c>)
 801dad6:	609a      	str	r2, [r3, #8]
	  }
      }
 801dad8:	687b      	ldr	r3, [r7, #4]
 801dada:	4618      	mov	r0, r3
 801dadc:	370c      	adds	r7, #12
 801dade:	46bd      	mov	sp, r7
 801dae0:	bd90      	pop	{r4, r7, pc}
 801dae2:	bf00      	nop
 801dae4:	0801dcd1 	.word	0x0801dcd1
 801dae8:	0801dd11 	.word	0x0801dd11

0801daec <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEC1IJS4_RKS6_RKS7_RKS8_EEEOS3_DpOT_>:
	explicit _Bind(_Functor&& __f, _Args&&... __args)
 801daec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801daf0:	b086      	sub	sp, #24
 801daf2:	af02      	add	r7, sp, #8
 801daf4:	60f8      	str	r0, [r7, #12]
 801daf6:	60b9      	str	r1, [r7, #8]
 801daf8:	607a      	str	r2, [r7, #4]
 801dafa:	603b      	str	r3, [r7, #0]
	: _M_f(std::move(__f)), _M_bound_args(std::forward<_Args>(__args)...)
 801dafc:	68b8      	ldr	r0, [r7, #8]
 801dafe:	f000 f826 	bl	801db4e <_ZSt4moveIRM5IOBusFvhPhmEEONSt16remove_referenceIT_E4typeEOS6_>
 801db02:	4602      	mov	r2, r0
 801db04:	68fb      	ldr	r3, [r7, #12]
 801db06:	e892 0003 	ldmia.w	r2, {r0, r1}
 801db0a:	e883 0003 	stmia.w	r3, {r0, r1}
 801db0e:	68fb      	ldr	r3, [r7, #12]
 801db10:	f103 0408 	add.w	r4, r3, #8
 801db14:	6878      	ldr	r0, [r7, #4]
 801db16:	f7ff fe39 	bl	801d78c <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 801db1a:	4605      	mov	r5, r0
 801db1c:	6838      	ldr	r0, [r7, #0]
 801db1e:	f7ff fe40 	bl	801d7a2 <_ZSt7forwardIRKSt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS4_E4typeE>
 801db22:	4606      	mov	r6, r0
 801db24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801db26:	f7ff fe47 	bl	801d7b8 <_ZSt7forwardIRKSt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS4_E4typeE>
 801db2a:	4680      	mov	r8, r0
 801db2c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801db2e:	f7ff fe4e 	bl	801d7ce <_ZSt7forwardIRKSt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS4_E4typeE>
 801db32:	4603      	mov	r3, r0
 801db34:	9300      	str	r3, [sp, #0]
 801db36:	4643      	mov	r3, r8
 801db38:	4632      	mov	r2, r6
 801db3a:	4629      	mov	r1, r5
 801db3c:	4620      	mov	r0, r4
 801db3e:	f000 f921 	bl	801dd84 <_ZNSt5tupleIJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1IJS1_RKS3_RKS4_RKS5_ELb1EEEDpOT_>
	{ }
 801db42:	68fb      	ldr	r3, [r7, #12]
 801db44:	4618      	mov	r0, r3
 801db46:	3710      	adds	r7, #16
 801db48:	46bd      	mov	sp, r7
 801db4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801db4e <_ZSt4moveIRM5IOBusFvhPhmEEONSt16remove_referenceIT_E4typeEOS6_>:
    move(_Tp&& __t) noexcept
 801db4e:	b480      	push	{r7}
 801db50:	b083      	sub	sp, #12
 801db52:	af00      	add	r7, sp, #0
 801db54:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 801db56:	687b      	ldr	r3, [r7, #4]
 801db58:	4618      	mov	r0, r3
 801db5a:	370c      	adds	r7, #12
 801db5c:	46bd      	mov	sp, r7
 801db5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801db62:	4770      	bx	lr

0801db64 <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EEC1IS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 801db64:	b580      	push	{r7, lr}
 801db66:	b082      	sub	sp, #8
 801db68:	af00      	add	r7, sp, #0
 801db6a:	6078      	str	r0, [r7, #4]
 801db6c:	6039      	str	r1, [r7, #0]
	: _Head(std::forward<_UHead>(__h)) { }
 801db6e:	6838      	ldr	r0, [r7, #0]
 801db70:	f7ff fe83 	bl	801d87a <_ZSt7forwardISt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS2_E4typeE>
 801db74:	687b      	ldr	r3, [r7, #4]
 801db76:	4618      	mov	r0, r3
 801db78:	3708      	adds	r7, #8
 801db7a:	46bd      	mov	sp, r7
 801db7c:	bd80      	pop	{r7, pc}

0801db7e <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EEC1IS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 801db7e:	b580      	push	{r7, lr}
 801db80:	b082      	sub	sp, #8
 801db82:	af00      	add	r7, sp, #0
 801db84:	6078      	str	r0, [r7, #4]
 801db86:	6039      	str	r1, [r7, #0]
	: _Head(std::forward<_UHead>(__h)) { }
 801db88:	6838      	ldr	r0, [r7, #0]
 801db8a:	f7ff fec4 	bl	801d916 <_ZSt7forwardISt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS2_E4typeE>
 801db8e:	687b      	ldr	r3, [r7, #4]
 801db90:	4618      	mov	r0, r3
 801db92:	3708      	adds	r7, #8
 801db94:	46bd      	mov	sp, r7
 801db96:	bd80      	pop	{r7, pc}

0801db98 <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EEC1IS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 801db98:	b580      	push	{r7, lr}
 801db9a:	b082      	sub	sp, #8
 801db9c:	af00      	add	r7, sp, #0
 801db9e:	6078      	str	r0, [r7, #4]
 801dba0:	6039      	str	r1, [r7, #0]
	: _Head(std::forward<_UHead>(__h)) { }
 801dba2:	6838      	ldr	r0, [r7, #0]
 801dba4:	f7ff ff11 	bl	801d9ca <_ZSt7forwardISt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS2_E4typeE>
 801dba8:	687b      	ldr	r3, [r7, #4]
 801dbaa:	4618      	mov	r0, r3
 801dbac:	3708      	adds	r7, #8
 801dbae:	46bd      	mov	sp, r7
 801dbb0:	bd80      	pop	{r7, pc}

0801dbb2 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEE7_M_tailERS6_>:
      _M_tail(_Tuple_impl& __t) noexcept { return __t; }
 801dbb2:	b480      	push	{r7}
 801dbb4:	b083      	sub	sp, #12
 801dbb6:	af00      	add	r7, sp, #0
 801dbb8:	6078      	str	r0, [r7, #4]
 801dbba:	687b      	ldr	r3, [r7, #4]
 801dbbc:	4618      	mov	r0, r3
 801dbbe:	370c      	adds	r7, #12
 801dbc0:	46bd      	mov	sp, r7
 801dbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dbc6:	4770      	bx	lr

0801dbc8 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEE7_M_headERS6_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 801dbc8:	b580      	push	{r7, lr}
 801dbca:	b082      	sub	sp, #8
 801dbcc:	af00      	add	r7, sp, #0
 801dbce:	6078      	str	r0, [r7, #4]
 801dbd0:	687b      	ldr	r3, [r7, #4]
 801dbd2:	4618      	mov	r0, r3
 801dbd4:	f000 f805 	bl	801dbe2 <_ZNSt10_Head_baseILj0EP5IOBusLb0EE7_M_headERS2_>
 801dbd8:	4603      	mov	r3, r0
 801dbda:	4618      	mov	r0, r3
 801dbdc:	3708      	adds	r7, #8
 801dbde:	46bd      	mov	sp, r7
 801dbe0:	bd80      	pop	{r7, pc}

0801dbe2 <_ZNSt10_Head_baseILj0EP5IOBusLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 801dbe2:	b480      	push	{r7}
 801dbe4:	b083      	sub	sp, #12
 801dbe6:	af00      	add	r7, sp, #0
 801dbe8:	6078      	str	r0, [r7, #4]
 801dbea:	687b      	ldr	r3, [r7, #4]
 801dbec:	4618      	mov	r0, r3
 801dbee:	370c      	adds	r7, #12
 801dbf0:	46bd      	mov	sp, r7
 801dbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dbf6:	4770      	bx	lr

0801dbf8 <_ZSt4moveIRSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES1_ILi2EES1_ILi3EEEEEONSt16remove_referenceIT_E4typeEOS8_>:
    move(_Tp&& __t) noexcept
 801dbf8:	b480      	push	{r7}
 801dbfa:	b083      	sub	sp, #12
 801dbfc:	af00      	add	r7, sp, #0
 801dbfe:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 801dc00:	687b      	ldr	r3, [r7, #4]
 801dc02:	4618      	mov	r0, r3
 801dc04:	370c      	adds	r7, #12
 801dc06:	46bd      	mov	sp, r7
 801dc08:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc0c:	4770      	bx	lr

0801dc0e <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1EOS6_>:
      _Tuple_impl(_Tuple_impl&& __in)
 801dc0e:	b590      	push	{r4, r7, lr}
 801dc10:	b083      	sub	sp, #12
 801dc12:	af00      	add	r7, sp, #0
 801dc14:	6078      	str	r0, [r7, #4]
 801dc16:	6039      	str	r1, [r7, #0]
      : _Inherited(std::move(_M_tail(__in))),
 801dc18:	6838      	ldr	r0, [r7, #0]
 801dc1a:	f7ff ffca 	bl	801dbb2 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEE7_M_tailERS6_>
 801dc1e:	4603      	mov	r3, r0
 801dc20:	4618      	mov	r0, r3
 801dc22:	f7ff ffe9 	bl	801dbf8 <_ZSt4moveIRSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES1_ILi2EES1_ILi3EEEEEONSt16remove_referenceIT_E4typeEOS8_>
 801dc26:	4603      	mov	r3, r0
	_Base(std::forward<_Head>(_M_head(__in))) { }
 801dc28:	4619      	mov	r1, r3
 801dc2a:	6878      	ldr	r0, [r7, #4]
 801dc2c:	f7ff fed8 	bl	801d9e0 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEEC1EOS4_>
 801dc30:	687c      	ldr	r4, [r7, #4]
 801dc32:	6838      	ldr	r0, [r7, #0]
 801dc34:	f7ff ffc8 	bl	801dbc8 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEE7_M_headERS6_>
 801dc38:	4603      	mov	r3, r0
 801dc3a:	4618      	mov	r0, r3
 801dc3c:	f7ff fda6 	bl	801d78c <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 801dc40:	4603      	mov	r3, r0
 801dc42:	4619      	mov	r1, r3
 801dc44:	4620      	mov	r0, r4
 801dc46:	f000 f8c3 	bl	801ddd0 <_ZNSt10_Head_baseILj0EP5IOBusLb0EEC1IS1_EEOT_>
 801dc4a:	687b      	ldr	r3, [r7, #4]
 801dc4c:	4618      	mov	r0, r3
 801dc4e:	370c      	adds	r7, #12
 801dc50:	46bd      	mov	sp, r7
 801dc52:	bd90      	pop	{r4, r7, pc}

0801dc54 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE21_M_not_empty_functionISC_EEbRKT_>:
	  _M_not_empty_function(const _Tp&)
 801dc54:	b480      	push	{r7}
 801dc56:	b083      	sub	sp, #12
 801dc58:	af00      	add	r7, sp, #0
 801dc5a:	6078      	str	r0, [r7, #4]
	  { return true; }
 801dc5c:	2301      	movs	r3, #1
 801dc5e:	4618      	mov	r0, r3
 801dc60:	370c      	adds	r7, #12
 801dc62:	46bd      	mov	sp, r7
 801dc64:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc68:	4770      	bx	lr

0801dc6a <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE15_M_init_functorERSt9_Any_dataOSC_>:
	_M_init_functor(_Any_data& __functor, _Functor&& __f)
 801dc6a:	b590      	push	{r4, r7, lr}
 801dc6c:	b085      	sub	sp, #20
 801dc6e:	af00      	add	r7, sp, #0
 801dc70:	6078      	str	r0, [r7, #4]
 801dc72:	6039      	str	r1, [r7, #0]
	{ _M_init_functor(__functor, std::move(__f), _Local_storage()); }
 801dc74:	6838      	ldr	r0, [r7, #0]
 801dc76:	f7ff ff06 	bl	801da86 <_ZSt4moveIRSt5_BindIFM5IOBusFvhPhmEPS1_St12_PlaceholderILi1EES6_ILi2EES6_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSE_>
 801dc7a:	4603      	mov	r3, r0
 801dc7c:	4622      	mov	r2, r4
 801dc7e:	4619      	mov	r1, r3
 801dc80:	6878      	ldr	r0, [r7, #4]
 801dc82:	f000 f8b6 	bl	801ddf2 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE15_M_init_functorERSt9_Any_dataOSC_St17integral_constantIbLb0EE>
 801dc86:	bf00      	nop
 801dc88:	3714      	adds	r7, #20
 801dc8a:	46bd      	mov	sp, r7
 801dc8c:	bd90      	pop	{r4, r7, pc}

0801dc8e <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801dc8e:	b480      	push	{r7}
 801dc90:	b083      	sub	sp, #12
 801dc92:	af00      	add	r7, sp, #0
 801dc94:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801dc96:	687b      	ldr	r3, [r7, #4]
 801dc98:	4618      	mov	r0, r3
 801dc9a:	370c      	adds	r7, #12
 801dc9c:	46bd      	mov	sp, r7
 801dc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dca2:	4770      	bx	lr

0801dca4 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801dca4:	b480      	push	{r7}
 801dca6:	b083      	sub	sp, #12
 801dca8:	af00      	add	r7, sp, #0
 801dcaa:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801dcac:	687b      	ldr	r3, [r7, #4]
 801dcae:	4618      	mov	r0, r3
 801dcb0:	370c      	adds	r7, #12
 801dcb2:	46bd      	mov	sp, r7
 801dcb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dcb8:	4770      	bx	lr

0801dcba <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801dcba:	b480      	push	{r7}
 801dcbc:	b083      	sub	sp, #12
 801dcbe:	af00      	add	r7, sp, #0
 801dcc0:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801dcc2:	687b      	ldr	r3, [r7, #4]
 801dcc4:	4618      	mov	r0, r3
 801dcc6:	370c      	adds	r7, #12
 801dcc8:	46bd      	mov	sp, r7
 801dcca:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dcce:	4770      	bx	lr

0801dcd0 <_ZNSt17_Function_handlerIFvhPhmESt5_BindIFM5IOBusFvhS0_mEPS3_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE9_M_invokeERKSt9_Any_dataOhOS0_Om>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 801dcd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 801dcd2:	b085      	sub	sp, #20
 801dcd4:	af00      	add	r7, sp, #0
 801dcd6:	60f8      	str	r0, [r7, #12]
 801dcd8:	60b9      	str	r1, [r7, #8]
 801dcda:	607a      	str	r2, [r7, #4]
 801dcdc:	603b      	str	r3, [r7, #0]
	(*_Base::_M_get_pointer(__functor))(
 801dcde:	68f8      	ldr	r0, [r7, #12]
 801dce0:	f000 f8a3 	bl	801de2a <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE14_M_get_pointerERKSt9_Any_data>
 801dce4:	4604      	mov	r4, r0
 801dce6:	68b8      	ldr	r0, [r7, #8]
 801dce8:	f7ff ffd1 	bl	801dc8e <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 801dcec:	4605      	mov	r5, r0
 801dcee:	6878      	ldr	r0, [r7, #4]
 801dcf0:	f7ff ffd8 	bl	801dca4 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 801dcf4:	4606      	mov	r6, r0
 801dcf6:	6838      	ldr	r0, [r7, #0]
 801dcf8:	f7ff ffdf 	bl	801dcba <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 801dcfc:	4603      	mov	r3, r0
 801dcfe:	4632      	mov	r2, r6
 801dd00:	4629      	mov	r1, r5
 801dd02:	4620      	mov	r0, r4
 801dd04:	f000 f9a9 	bl	801e05a <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEclIJhS1_mEvEET0_DpOT_>
      }
 801dd08:	bf00      	nop
 801dd0a:	3714      	adds	r7, #20
 801dd0c:	46bd      	mov	sp, r7
 801dd0e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801dd10 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 801dd10:	b5b0      	push	{r4, r5, r7, lr}
 801dd12:	b086      	sub	sp, #24
 801dd14:	af00      	add	r7, sp, #0
 801dd16:	60f8      	str	r0, [r7, #12]
 801dd18:	60b9      	str	r1, [r7, #8]
 801dd1a:	4613      	mov	r3, r2
 801dd1c:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 801dd1e:	79fb      	ldrb	r3, [r7, #7]
 801dd20:	2b03      	cmp	r3, #3
 801dd22:	d827      	bhi.n	801dd74 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x64>
 801dd24:	a201      	add	r2, pc, #4	; (adr r2, 801dd2c <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x1c>)
 801dd26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801dd2a:	bf00      	nop
 801dd2c:	0801dd3d 	.word	0x0801dd3d
 801dd30:	0801dd4b 	.word	0x0801dd4b
 801dd34:	0801dd5f 	.word	0x0801dd5f
 801dd38:	0801dd6b 	.word	0x0801dd6b
	      __dest._M_access<const type_info*>() = &typeid(_Functor);
 801dd3c:	68f8      	ldr	r0, [r7, #12]
 801dd3e:	f000 f9af 	bl	801e0a0 <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 801dd42:	4602      	mov	r2, r0
 801dd44:	4b0e      	ldr	r3, [pc, #56]	; (801dd80 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x70>)
 801dd46:	6013      	str	r3, [r2, #0]
	      break;
 801dd48:	e014      	b.n	801dd74 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x64>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 801dd4a:	68f8      	ldr	r0, [r7, #12]
 801dd4c:	f000 f9b4 	bl	801e0b8 <_ZNSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERT_v>
 801dd50:	4604      	mov	r4, r0
 801dd52:	68b8      	ldr	r0, [r7, #8]
 801dd54:	f000 f869 	bl	801de2a <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE14_M_get_pointerERKSt9_Any_data>
 801dd58:	4603      	mov	r3, r0
 801dd5a:	6023      	str	r3, [r4, #0]
	      break;
 801dd5c:	e00a      	b.n	801dd74 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x64>
	      _M_clone(__dest, __source, _Local_storage());
 801dd5e:	462a      	mov	r2, r5
 801dd60:	68b9      	ldr	r1, [r7, #8]
 801dd62:	68f8      	ldr	r0, [r7, #12]
 801dd64:	f000 f9b4 	bl	801e0d0 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE8_M_cloneERSt9_Any_dataRKSE_St17integral_constantIbLb0EE>
	      break;
 801dd68:	e004      	b.n	801dd74 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x64>
	      _M_destroy(__dest, _Local_storage());
 801dd6a:	4621      	mov	r1, r4
 801dd6c:	68f8      	ldr	r0, [r7, #12]
 801dd6e:	f000 f9cd 	bl	801e10c <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb0EE>
	      break;
 801dd72:	bf00      	nop
	  return false;
 801dd74:	2300      	movs	r3, #0
	}
 801dd76:	4618      	mov	r0, r3
 801dd78:	3718      	adds	r7, #24
 801dd7a:	46bd      	mov	sp, r7
 801dd7c:	bdb0      	pop	{r4, r5, r7, pc}
 801dd7e:	bf00      	nop
 801dd80:	08027314 	.word	0x08027314

0801dd84 <_ZNSt5tupleIJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1IJS1_RKS3_RKS4_RKS5_ELb1EEEDpOT_>:
        constexpr tuple(_UElements&&... __elements)
 801dd84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dd88:	b086      	sub	sp, #24
 801dd8a:	af02      	add	r7, sp, #8
 801dd8c:	60f8      	str	r0, [r7, #12]
 801dd8e:	60b9      	str	r1, [r7, #8]
 801dd90:	607a      	str	r2, [r7, #4]
 801dd92:	603b      	str	r3, [r7, #0]
        : _Inherited(std::forward<_UElements>(__elements)...) { }
 801dd94:	68fc      	ldr	r4, [r7, #12]
 801dd96:	68b8      	ldr	r0, [r7, #8]
 801dd98:	f7ff fcf8 	bl	801d78c <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 801dd9c:	4605      	mov	r5, r0
 801dd9e:	6878      	ldr	r0, [r7, #4]
 801dda0:	f7ff fcff 	bl	801d7a2 <_ZSt7forwardIRKSt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS4_E4typeE>
 801dda4:	4606      	mov	r6, r0
 801dda6:	6838      	ldr	r0, [r7, #0]
 801dda8:	f7ff fd06 	bl	801d7b8 <_ZSt7forwardIRKSt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS4_E4typeE>
 801ddac:	4680      	mov	r8, r0
 801ddae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801ddb0:	f7ff fd0d 	bl	801d7ce <_ZSt7forwardIRKSt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS4_E4typeE>
 801ddb4:	4603      	mov	r3, r0
 801ddb6:	9300      	str	r3, [sp, #0]
 801ddb8:	4643      	mov	r3, r8
 801ddba:	4632      	mov	r2, r6
 801ddbc:	4629      	mov	r1, r5
 801ddbe:	4620      	mov	r0, r4
 801ddc0:	f000 f9b6 	bl	801e130 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1IS1_JRKS3_RKS4_RKS5_EvEEOT_DpOT0_>
 801ddc4:	68fb      	ldr	r3, [r7, #12]
 801ddc6:	4618      	mov	r0, r3
 801ddc8:	3710      	adds	r7, #16
 801ddca:	46bd      	mov	sp, r7
 801ddcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801ddd0 <_ZNSt10_Head_baseILj0EP5IOBusLb0EEC1IS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 801ddd0:	b580      	push	{r7, lr}
 801ddd2:	b082      	sub	sp, #8
 801ddd4:	af00      	add	r7, sp, #0
 801ddd6:	6078      	str	r0, [r7, #4]
 801ddd8:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 801ddda:	6838      	ldr	r0, [r7, #0]
 801dddc:	f7ff fcd6 	bl	801d78c <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 801dde0:	4603      	mov	r3, r0
 801dde2:	681a      	ldr	r2, [r3, #0]
 801dde4:	687b      	ldr	r3, [r7, #4]
 801dde6:	601a      	str	r2, [r3, #0]
 801dde8:	687b      	ldr	r3, [r7, #4]
 801ddea:	4618      	mov	r0, r3
 801ddec:	3708      	adds	r7, #8
 801ddee:	46bd      	mov	sp, r7
 801ddf0:	bd80      	pop	{r7, pc}

0801ddf2 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE15_M_init_functorERSt9_Any_dataOSC_St17integral_constantIbLb0EE>:
	_M_init_functor(_Any_data& __functor, _Functor&& __f, false_type)
 801ddf2:	b5b0      	push	{r4, r5, r7, lr}
 801ddf4:	b084      	sub	sp, #16
 801ddf6:	af00      	add	r7, sp, #0
 801ddf8:	60f8      	str	r0, [r7, #12]
 801ddfa:	60b9      	str	r1, [r7, #8]
 801ddfc:	713a      	strb	r2, [r7, #4]
	{ __functor._M_access<_Functor*>() = new _Functor(std::move(__f)); }
 801ddfe:	68b8      	ldr	r0, [r7, #8]
 801de00:	f7ff fe41 	bl	801da86 <_ZSt4moveIRSt5_BindIFM5IOBusFvhPhmEPS1_St12_PlaceholderILi1EES6_ILi2EES6_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSE_>
 801de04:	4605      	mov	r5, r0
 801de06:	200c      	movs	r0, #12
 801de08:	f7ff f8b6 	bl	801cf78 <_Znwj>
 801de0c:	4603      	mov	r3, r0
 801de0e:	461c      	mov	r4, r3
 801de10:	4629      	mov	r1, r5
 801de12:	4620      	mov	r0, r4
 801de14:	f7ff fe16 	bl	801da44 <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEC1EOSA_>
 801de18:	68f8      	ldr	r0, [r7, #12]
 801de1a:	f000 f94d 	bl	801e0b8 <_ZNSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERT_v>
 801de1e:	4603      	mov	r3, r0
 801de20:	601c      	str	r4, [r3, #0]
 801de22:	bf00      	nop
 801de24:	3710      	adds	r7, #16
 801de26:	46bd      	mov	sp, r7
 801de28:	bdb0      	pop	{r4, r5, r7, pc}

0801de2a <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source)
 801de2a:	b580      	push	{r7, lr}
 801de2c:	b084      	sub	sp, #16
 801de2e:	af00      	add	r7, sp, #0
 801de30:	6078      	str	r0, [r7, #4]
	    __stored_locally? std::__addressof(__source._M_access<_Functor>())
 801de32:	6878      	ldr	r0, [r7, #4]
 801de34:	f000 f9a2 	bl	801e17c <_ZNKSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERKT_v>
 801de38:	4603      	mov	r3, r0
	  const _Functor* __ptr =
 801de3a:	681b      	ldr	r3, [r3, #0]
 801de3c:	60fb      	str	r3, [r7, #12]
	  return const_cast<_Functor*>(__ptr);
 801de3e:	68fb      	ldr	r3, [r7, #12]
	}
 801de40:	4618      	mov	r0, r3
 801de42:	3710      	adds	r7, #16
 801de44:	46bd      	mov	sp, r7
 801de46:	bd80      	pop	{r7, pc}

0801de48 <_ZNSt5tupleIJOhOPhOmEEC1IJhS1_mELb1EEEDpOT_>:
        constexpr tuple(_UElements&&... __elements)
 801de48:	b5f0      	push	{r4, r5, r6, r7, lr}
 801de4a:	b085      	sub	sp, #20
 801de4c:	af00      	add	r7, sp, #0
 801de4e:	60f8      	str	r0, [r7, #12]
 801de50:	60b9      	str	r1, [r7, #8]
 801de52:	607a      	str	r2, [r7, #4]
 801de54:	603b      	str	r3, [r7, #0]
        : _Inherited(std::forward<_UElements>(__elements)...) { }
 801de56:	68fc      	ldr	r4, [r7, #12]
 801de58:	68b8      	ldr	r0, [r7, #8]
 801de5a:	f7ff ff18 	bl	801dc8e <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 801de5e:	4605      	mov	r5, r0
 801de60:	6878      	ldr	r0, [r7, #4]
 801de62:	f7ff ff1f 	bl	801dca4 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 801de66:	4606      	mov	r6, r0
 801de68:	6838      	ldr	r0, [r7, #0]
 801de6a:	f7ff ff26 	bl	801dcba <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 801de6e:	4603      	mov	r3, r0
 801de70:	4632      	mov	r2, r6
 801de72:	4629      	mov	r1, r5
 801de74:	4620      	mov	r0, r4
 801de76:	f000 f805 	bl	801de84 <_ZNSt11_Tuple_implILj0EJOhOPhOmEEC1IhJS1_mEvEEOT_DpOT0_>
 801de7a:	68fb      	ldr	r3, [r7, #12]
 801de7c:	4618      	mov	r0, r3
 801de7e:	3714      	adds	r7, #20
 801de80:	46bd      	mov	sp, r7
 801de82:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801de84 <_ZNSt11_Tuple_implILj0EJOhOPhOmEEC1IhJS1_mEvEEOT_DpOT0_>:
        constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 801de84:	b5b0      	push	{r4, r5, r7, lr}
 801de86:	b084      	sub	sp, #16
 801de88:	af00      	add	r7, sp, #0
 801de8a:	60f8      	str	r0, [r7, #12]
 801de8c:	60b9      	str	r1, [r7, #8]
 801de8e:	607a      	str	r2, [r7, #4]
 801de90:	603b      	str	r3, [r7, #0]
	  _Base(std::forward<_UHead>(__head)) { }
 801de92:	68fc      	ldr	r4, [r7, #12]
 801de94:	6878      	ldr	r0, [r7, #4]
 801de96:	f7ff ff05 	bl	801dca4 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 801de9a:	4605      	mov	r5, r0
 801de9c:	6838      	ldr	r0, [r7, #0]
 801de9e:	f7ff ff0c 	bl	801dcba <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 801dea2:	4603      	mov	r3, r0
 801dea4:	461a      	mov	r2, r3
 801dea6:	4629      	mov	r1, r5
 801dea8:	4620      	mov	r0, r4
 801deaa:	f000 f810 	bl	801dece <_ZNSt11_Tuple_implILj1EJOPhOmEEC1IS0_JmEvEEOT_DpOT0_>
 801deae:	68fb      	ldr	r3, [r7, #12]
 801deb0:	f103 0408 	add.w	r4, r3, #8
 801deb4:	68b8      	ldr	r0, [r7, #8]
 801deb6:	f7ff feea 	bl	801dc8e <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 801deba:	4603      	mov	r3, r0
 801debc:	4619      	mov	r1, r3
 801debe:	4620      	mov	r0, r4
 801dec0:	f000 f856 	bl	801df70 <_ZNSt10_Head_baseILj0EOhLb0EEC1IhEEOT_>
 801dec4:	68fb      	ldr	r3, [r7, #12]
 801dec6:	4618      	mov	r0, r3
 801dec8:	3710      	adds	r7, #16
 801deca:	46bd      	mov	sp, r7
 801decc:	bdb0      	pop	{r4, r5, r7, pc}

0801dece <_ZNSt11_Tuple_implILj1EJOPhOmEEC1IS0_JmEvEEOT_DpOT0_>:
        constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 801dece:	b590      	push	{r4, r7, lr}
 801ded0:	b085      	sub	sp, #20
 801ded2:	af00      	add	r7, sp, #0
 801ded4:	60f8      	str	r0, [r7, #12]
 801ded6:	60b9      	str	r1, [r7, #8]
 801ded8:	607a      	str	r2, [r7, #4]
	  _Base(std::forward<_UHead>(__head)) { }
 801deda:	68fc      	ldr	r4, [r7, #12]
 801dedc:	6878      	ldr	r0, [r7, #4]
 801dede:	f7ff feec 	bl	801dcba <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 801dee2:	4603      	mov	r3, r0
 801dee4:	4619      	mov	r1, r3
 801dee6:	4620      	mov	r0, r4
 801dee8:	f000 f80f 	bl	801df0a <_ZNSt11_Tuple_implILj2EJOmEEC1ImEEOT_>
 801deec:	68fb      	ldr	r3, [r7, #12]
 801deee:	1d1c      	adds	r4, r3, #4
 801def0:	68b8      	ldr	r0, [r7, #8]
 801def2:	f7ff fed7 	bl	801dca4 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 801def6:	4603      	mov	r3, r0
 801def8:	4619      	mov	r1, r3
 801defa:	4620      	mov	r0, r4
 801defc:	f000 f828 	bl	801df50 <_ZNSt10_Head_baseILj1EOPhLb0EEC1IS0_EEOT_>
 801df00:	68fb      	ldr	r3, [r7, #12]
 801df02:	4618      	mov	r0, r3
 801df04:	3714      	adds	r7, #20
 801df06:	46bd      	mov	sp, r7
 801df08:	bd90      	pop	{r4, r7, pc}

0801df0a <_ZNSt11_Tuple_implILj2EJOmEEC1ImEEOT_>:
        constexpr _Tuple_impl(_UHead&& __head)
 801df0a:	b590      	push	{r4, r7, lr}
 801df0c:	b083      	sub	sp, #12
 801df0e:	af00      	add	r7, sp, #0
 801df10:	6078      	str	r0, [r7, #4]
 801df12:	6039      	str	r1, [r7, #0]
	: _Base(std::forward<_UHead>(__head)) { }
 801df14:	687c      	ldr	r4, [r7, #4]
 801df16:	6838      	ldr	r0, [r7, #0]
 801df18:	f7ff fecf 	bl	801dcba <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 801df1c:	4603      	mov	r3, r0
 801df1e:	4619      	mov	r1, r3
 801df20:	4620      	mov	r0, r4
 801df22:	f000 f805 	bl	801df30 <_ZNSt10_Head_baseILj2EOmLb0EEC1ImEEOT_>
 801df26:	687b      	ldr	r3, [r7, #4]
 801df28:	4618      	mov	r0, r3
 801df2a:	370c      	adds	r7, #12
 801df2c:	46bd      	mov	sp, r7
 801df2e:	bd90      	pop	{r4, r7, pc}

0801df30 <_ZNSt10_Head_baseILj2EOmLb0EEC1ImEEOT_>:
        constexpr _Head_base(_UHead&& __h)
 801df30:	b580      	push	{r7, lr}
 801df32:	b082      	sub	sp, #8
 801df34:	af00      	add	r7, sp, #0
 801df36:	6078      	str	r0, [r7, #4]
 801df38:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 801df3a:	6838      	ldr	r0, [r7, #0]
 801df3c:	f7ff febd 	bl	801dcba <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 801df40:	4602      	mov	r2, r0
 801df42:	687b      	ldr	r3, [r7, #4]
 801df44:	601a      	str	r2, [r3, #0]
 801df46:	687b      	ldr	r3, [r7, #4]
 801df48:	4618      	mov	r0, r3
 801df4a:	3708      	adds	r7, #8
 801df4c:	46bd      	mov	sp, r7
 801df4e:	bd80      	pop	{r7, pc}

0801df50 <_ZNSt10_Head_baseILj1EOPhLb0EEC1IS0_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 801df50:	b580      	push	{r7, lr}
 801df52:	b082      	sub	sp, #8
 801df54:	af00      	add	r7, sp, #0
 801df56:	6078      	str	r0, [r7, #4]
 801df58:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 801df5a:	6838      	ldr	r0, [r7, #0]
 801df5c:	f7ff fea2 	bl	801dca4 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 801df60:	4602      	mov	r2, r0
 801df62:	687b      	ldr	r3, [r7, #4]
 801df64:	601a      	str	r2, [r3, #0]
 801df66:	687b      	ldr	r3, [r7, #4]
 801df68:	4618      	mov	r0, r3
 801df6a:	3708      	adds	r7, #8
 801df6c:	46bd      	mov	sp, r7
 801df6e:	bd80      	pop	{r7, pc}

0801df70 <_ZNSt10_Head_baseILj0EOhLb0EEC1IhEEOT_>:
        constexpr _Head_base(_UHead&& __h)
 801df70:	b580      	push	{r7, lr}
 801df72:	b082      	sub	sp, #8
 801df74:	af00      	add	r7, sp, #0
 801df76:	6078      	str	r0, [r7, #4]
 801df78:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 801df7a:	6838      	ldr	r0, [r7, #0]
 801df7c:	f7ff fe87 	bl	801dc8e <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 801df80:	4602      	mov	r2, r0
 801df82:	687b      	ldr	r3, [r7, #4]
 801df84:	601a      	str	r2, [r3, #0]
 801df86:	687b      	ldr	r3, [r7, #4]
 801df88:	4618      	mov	r0, r3
 801df8a:	3708      	adds	r7, #8
 801df8c:	46bd      	mov	sp, r7
 801df8e:	bd80      	pop	{r7, pc}

0801df90 <_ZNSt11_Tuple_implILj2EJOmEE7_M_headERS1_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 801df90:	b580      	push	{r7, lr}
 801df92:	b082      	sub	sp, #8
 801df94:	af00      	add	r7, sp, #0
 801df96:	6078      	str	r0, [r7, #4]
 801df98:	687b      	ldr	r3, [r7, #4]
 801df9a:	4618      	mov	r0, r3
 801df9c:	f000 f805 	bl	801dfaa <_ZNSt10_Head_baseILj2EOmLb0EE7_M_headERS1_>
 801dfa0:	4603      	mov	r3, r0
 801dfa2:	4618      	mov	r0, r3
 801dfa4:	3708      	adds	r7, #8
 801dfa6:	46bd      	mov	sp, r7
 801dfa8:	bd80      	pop	{r7, pc}

0801dfaa <_ZNSt10_Head_baseILj2EOmLb0EE7_M_headERS1_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 801dfaa:	b480      	push	{r7}
 801dfac:	b083      	sub	sp, #12
 801dfae:	af00      	add	r7, sp, #0
 801dfb0:	6078      	str	r0, [r7, #4]
 801dfb2:	687b      	ldr	r3, [r7, #4]
 801dfb4:	681b      	ldr	r3, [r3, #0]
 801dfb6:	4618      	mov	r0, r3
 801dfb8:	370c      	adds	r7, #12
 801dfba:	46bd      	mov	sp, r7
 801dfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dfc0:	4770      	bx	lr

0801dfc2 <_ZSt7forwardIOmEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801dfc2:	b480      	push	{r7}
 801dfc4:	b083      	sub	sp, #12
 801dfc6:	af00      	add	r7, sp, #0
 801dfc8:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801dfca:	687b      	ldr	r3, [r7, #4]
 801dfcc:	4618      	mov	r0, r3
 801dfce:	370c      	adds	r7, #12
 801dfd0:	46bd      	mov	sp, r7
 801dfd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dfd6:	4770      	bx	lr

0801dfd8 <_ZNSt11_Tuple_implILj1EJOPhOmEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 801dfd8:	b580      	push	{r7, lr}
 801dfda:	b082      	sub	sp, #8
 801dfdc:	af00      	add	r7, sp, #0
 801dfde:	6078      	str	r0, [r7, #4]
 801dfe0:	687b      	ldr	r3, [r7, #4]
 801dfe2:	3304      	adds	r3, #4
 801dfe4:	4618      	mov	r0, r3
 801dfe6:	f000 f805 	bl	801dff4 <_ZNSt10_Head_baseILj1EOPhLb0EE7_M_headERS2_>
 801dfea:	4603      	mov	r3, r0
 801dfec:	4618      	mov	r0, r3
 801dfee:	3708      	adds	r7, #8
 801dff0:	46bd      	mov	sp, r7
 801dff2:	bd80      	pop	{r7, pc}

0801dff4 <_ZNSt10_Head_baseILj1EOPhLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 801dff4:	b480      	push	{r7}
 801dff6:	b083      	sub	sp, #12
 801dff8:	af00      	add	r7, sp, #0
 801dffa:	6078      	str	r0, [r7, #4]
 801dffc:	687b      	ldr	r3, [r7, #4]
 801dffe:	681b      	ldr	r3, [r3, #0]
 801e000:	4618      	mov	r0, r3
 801e002:	370c      	adds	r7, #12
 801e004:	46bd      	mov	sp, r7
 801e006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e00a:	4770      	bx	lr

0801e00c <_ZSt7forwardIOPhEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801e00c:	b480      	push	{r7}
 801e00e:	b083      	sub	sp, #12
 801e010:	af00      	add	r7, sp, #0
 801e012:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801e014:	687b      	ldr	r3, [r7, #4]
 801e016:	4618      	mov	r0, r3
 801e018:	370c      	adds	r7, #12
 801e01a:	46bd      	mov	sp, r7
 801e01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e020:	4770      	bx	lr

0801e022 <_ZSt16forward_as_tupleIJhPhmEESt5tupleIJDpOT_EES4_>:

  // _GLIBCXX_RESOLVE_LIB_DEFECTS
  // 2275. Why is forward_as_tuple not constexpr?
  template<typename... _Elements>
    constexpr tuple<_Elements&&...>
    forward_as_tuple(_Elements&&... __args) noexcept
 801e022:	b5b0      	push	{r4, r5, r7, lr}
 801e024:	b084      	sub	sp, #16
 801e026:	af00      	add	r7, sp, #0
 801e028:	60f8      	str	r0, [r7, #12]
 801e02a:	60b9      	str	r1, [r7, #8]
 801e02c:	607a      	str	r2, [r7, #4]
 801e02e:	603b      	str	r3, [r7, #0]
    { return tuple<_Elements&&...>(std::forward<_Elements>(__args)...); }
 801e030:	68b8      	ldr	r0, [r7, #8]
 801e032:	f7ff fe2c 	bl	801dc8e <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 801e036:	4604      	mov	r4, r0
 801e038:	6878      	ldr	r0, [r7, #4]
 801e03a:	f7ff fe33 	bl	801dca4 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 801e03e:	4605      	mov	r5, r0
 801e040:	6838      	ldr	r0, [r7, #0]
 801e042:	f7ff fe3a 	bl	801dcba <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 801e046:	4603      	mov	r3, r0
 801e048:	462a      	mov	r2, r5
 801e04a:	4621      	mov	r1, r4
 801e04c:	68f8      	ldr	r0, [r7, #12]
 801e04e:	f7ff fefb 	bl	801de48 <_ZNSt5tupleIJOhOPhOmEEC1IJhS1_mELb1EEEDpOT_>
 801e052:	68f8      	ldr	r0, [r7, #12]
 801e054:	3710      	adds	r7, #16
 801e056:	46bd      	mov	sp, r7
 801e058:	bdb0      	pop	{r4, r5, r7, pc}

0801e05a <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEclIJhS1_mEvEET0_DpOT_>:
	operator()(_Args&&... __args)
 801e05a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801e05c:	b089      	sub	sp, #36	; 0x24
 801e05e:	af00      	add	r7, sp, #0
 801e060:	60f8      	str	r0, [r7, #12]
 801e062:	60b9      	str	r1, [r7, #8]
 801e064:	607a      	str	r2, [r7, #4]
 801e066:	603b      	str	r3, [r7, #0]
	      _Bound_indexes());
 801e068:	68b8      	ldr	r0, [r7, #8]
 801e06a:	f7ff fe10 	bl	801dc8e <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 801e06e:	4604      	mov	r4, r0
 801e070:	6878      	ldr	r0, [r7, #4]
 801e072:	f7ff fe17 	bl	801dca4 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 801e076:	4605      	mov	r5, r0
 801e078:	6838      	ldr	r0, [r7, #0]
 801e07a:	f7ff fe1e 	bl	801dcba <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 801e07e:	4603      	mov	r3, r0
 801e080:	f107 0010 	add.w	r0, r7, #16
 801e084:	462a      	mov	r2, r5
 801e086:	4621      	mov	r1, r4
 801e088:	f7ff ffcb 	bl	801e022 <_ZSt16forward_as_tupleIJhPhmEESt5tupleIJDpOT_EES4_>
 801e08c:	f107 0310 	add.w	r3, r7, #16
 801e090:	4632      	mov	r2, r6
 801e092:	4619      	mov	r1, r3
 801e094:	68f8      	ldr	r0, [r7, #12]
 801e096:	f000 f8a2 	bl	801e1de <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEE6__callIvJOhOS1_OmEJLj0ELj1ELj2ELj3EEEET_OSt5tupleIJDpT0_EESt12_Index_tupleIJXspT1_EEE>
	}
 801e09a:	3724      	adds	r7, #36	; 0x24
 801e09c:	46bd      	mov	sp, r7
 801e09e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801e0a0 <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>:
      _M_access()
 801e0a0:	b580      	push	{r7, lr}
 801e0a2:	b082      	sub	sp, #8
 801e0a4:	af00      	add	r7, sp, #0
 801e0a6:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 801e0a8:	6878      	ldr	r0, [r7, #4]
 801e0aa:	f7ff fa46 	bl	801d53a <_ZNSt9_Any_data9_M_accessEv>
 801e0ae:	4603      	mov	r3, r0
 801e0b0:	4618      	mov	r0, r3
 801e0b2:	3708      	adds	r7, #8
 801e0b4:	46bd      	mov	sp, r7
 801e0b6:	bd80      	pop	{r7, pc}

0801e0b8 <_ZNSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERT_v>:
      _M_access()
 801e0b8:	b580      	push	{r7, lr}
 801e0ba:	b082      	sub	sp, #8
 801e0bc:	af00      	add	r7, sp, #0
 801e0be:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 801e0c0:	6878      	ldr	r0, [r7, #4]
 801e0c2:	f7ff fa3a 	bl	801d53a <_ZNSt9_Any_data9_M_accessEv>
 801e0c6:	4603      	mov	r3, r0
 801e0c8:	4618      	mov	r0, r3
 801e0ca:	3708      	adds	r7, #8
 801e0cc:	46bd      	mov	sp, r7
 801e0ce:	bd80      	pop	{r7, pc}

0801e0d0 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE8_M_cloneERSt9_Any_dataRKSE_St17integral_constantIbLb0EE>:
	_M_clone(_Any_data& __dest, const _Any_data& __source, false_type)
 801e0d0:	b5b0      	push	{r4, r5, r7, lr}
 801e0d2:	b084      	sub	sp, #16
 801e0d4:	af00      	add	r7, sp, #0
 801e0d6:	60f8      	str	r0, [r7, #12]
 801e0d8:	60b9      	str	r1, [r7, #8]
 801e0da:	713a      	strb	r2, [r7, #4]
	    new _Functor(*__source._M_access<_Functor*>());
 801e0dc:	68b8      	ldr	r0, [r7, #8]
 801e0de:	f000 f84d 	bl	801e17c <_ZNKSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERKT_v>
 801e0e2:	4603      	mov	r3, r0
	  __dest._M_access<_Functor*>() =
 801e0e4:	681d      	ldr	r5, [r3, #0]
	    new _Functor(*__source._M_access<_Functor*>());
 801e0e6:	200c      	movs	r0, #12
 801e0e8:	f7fe ff46 	bl	801cf78 <_Znwj>
 801e0ec:	4603      	mov	r3, r0
 801e0ee:	461c      	mov	r4, r3
	  __dest._M_access<_Functor*>() =
 801e0f0:	4623      	mov	r3, r4
 801e0f2:	462a      	mov	r2, r5
 801e0f4:	ca07      	ldmia	r2, {r0, r1, r2}
 801e0f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801e0fa:	68f8      	ldr	r0, [r7, #12]
 801e0fc:	f7ff ffdc 	bl	801e0b8 <_ZNSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERT_v>
 801e100:	4603      	mov	r3, r0
 801e102:	601c      	str	r4, [r3, #0]
	}
 801e104:	bf00      	nop
 801e106:	3710      	adds	r7, #16
 801e108:	46bd      	mov	sp, r7
 801e10a:	bdb0      	pop	{r4, r5, r7, pc}

0801e10c <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb0EE>:
	_M_destroy(_Any_data& __victim, false_type)
 801e10c:	b580      	push	{r7, lr}
 801e10e:	b082      	sub	sp, #8
 801e110:	af00      	add	r7, sp, #0
 801e112:	6078      	str	r0, [r7, #4]
 801e114:	7039      	strb	r1, [r7, #0]
	  delete __victim._M_access<_Functor*>();
 801e116:	6878      	ldr	r0, [r7, #4]
 801e118:	f7ff ffce 	bl	801e0b8 <_ZNSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERT_v>
 801e11c:	4603      	mov	r3, r0
 801e11e:	681b      	ldr	r3, [r3, #0]
 801e120:	210c      	movs	r1, #12
 801e122:	4618      	mov	r0, r3
 801e124:	f002 f943 	bl	80203ae <_ZdlPvj>
	}
 801e128:	bf00      	nop
 801e12a:	3708      	adds	r7, #8
 801e12c:	46bd      	mov	sp, r7
 801e12e:	bd80      	pop	{r7, pc}

0801e130 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1IS1_JRKS3_RKS4_RKS5_EvEEOT_DpOT0_>:
        constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 801e130:	b5b0      	push	{r4, r5, r7, lr}
 801e132:	b084      	sub	sp, #16
 801e134:	af00      	add	r7, sp, #0
 801e136:	60f8      	str	r0, [r7, #12]
 801e138:	60b9      	str	r1, [r7, #8]
 801e13a:	607a      	str	r2, [r7, #4]
 801e13c:	603b      	str	r3, [r7, #0]
	  _Base(std::forward<_UHead>(__head)) { }
 801e13e:	6878      	ldr	r0, [r7, #4]
 801e140:	f7ff fb2f 	bl	801d7a2 <_ZSt7forwardIRKSt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS4_E4typeE>
 801e144:	4604      	mov	r4, r0
 801e146:	6838      	ldr	r0, [r7, #0]
 801e148:	f7ff fb36 	bl	801d7b8 <_ZSt7forwardIRKSt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS4_E4typeE>
 801e14c:	4605      	mov	r5, r0
 801e14e:	6a38      	ldr	r0, [r7, #32]
 801e150:	f7ff fb3d 	bl	801d7ce <_ZSt7forwardIRKSt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS4_E4typeE>
 801e154:	4603      	mov	r3, r0
 801e156:	462a      	mov	r2, r5
 801e158:	4621      	mov	r1, r4
 801e15a:	68f8      	ldr	r0, [r7, #12]
 801e15c:	f000 f887 	bl	801e26e <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEEC1ERKS1_RKS2_RKS3_>
 801e160:	68fc      	ldr	r4, [r7, #12]
 801e162:	68b8      	ldr	r0, [r7, #8]
 801e164:	f7ff fb12 	bl	801d78c <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 801e168:	4603      	mov	r3, r0
 801e16a:	4619      	mov	r1, r3
 801e16c:	4620      	mov	r0, r4
 801e16e:	f7ff fe2f 	bl	801ddd0 <_ZNSt10_Head_baseILj0EP5IOBusLb0EEC1IS1_EEOT_>
 801e172:	68fb      	ldr	r3, [r7, #12]
 801e174:	4618      	mov	r0, r3
 801e176:	3710      	adds	r7, #16
 801e178:	46bd      	mov	sp, r7
 801e17a:	bdb0      	pop	{r4, r5, r7, pc}

0801e17c <_ZNKSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERKT_v>:
      _M_access() const
 801e17c:	b580      	push	{r7, lr}
 801e17e:	b082      	sub	sp, #8
 801e180:	af00      	add	r7, sp, #0
 801e182:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 801e184:	6878      	ldr	r0, [r7, #4]
 801e186:	f7ff f9e3 	bl	801d550 <_ZNKSt9_Any_data9_M_accessEv>
 801e18a:	4603      	mov	r3, r0
 801e18c:	4618      	mov	r0, r3
 801e18e:	3708      	adds	r7, #8
 801e190:	46bd      	mov	sp, r7
 801e192:	bd80      	pop	{r7, pc}

0801e194 <_ZNSt11_Tuple_implILj0EJOhOPhOmEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 801e194:	b580      	push	{r7, lr}
 801e196:	b082      	sub	sp, #8
 801e198:	af00      	add	r7, sp, #0
 801e19a:	6078      	str	r0, [r7, #4]
 801e19c:	687b      	ldr	r3, [r7, #4]
 801e19e:	3308      	adds	r3, #8
 801e1a0:	4618      	mov	r0, r3
 801e1a2:	f000 f805 	bl	801e1b0 <_ZNSt10_Head_baseILj0EOhLb0EE7_M_headERS1_>
 801e1a6:	4603      	mov	r3, r0
 801e1a8:	4618      	mov	r0, r3
 801e1aa:	3708      	adds	r7, #8
 801e1ac:	46bd      	mov	sp, r7
 801e1ae:	bd80      	pop	{r7, pc}

0801e1b0 <_ZNSt10_Head_baseILj0EOhLb0EE7_M_headERS1_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 801e1b0:	b480      	push	{r7}
 801e1b2:	b083      	sub	sp, #12
 801e1b4:	af00      	add	r7, sp, #0
 801e1b6:	6078      	str	r0, [r7, #4]
 801e1b8:	687b      	ldr	r3, [r7, #4]
 801e1ba:	681b      	ldr	r3, [r3, #0]
 801e1bc:	4618      	mov	r0, r3
 801e1be:	370c      	adds	r7, #12
 801e1c0:	46bd      	mov	sp, r7
 801e1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e1c6:	4770      	bx	lr

0801e1c8 <_ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801e1c8:	b480      	push	{r7}
 801e1ca:	b083      	sub	sp, #12
 801e1cc:	af00      	add	r7, sp, #0
 801e1ce:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801e1d0:	687b      	ldr	r3, [r7, #4]
 801e1d2:	4618      	mov	r0, r3
 801e1d4:	370c      	adds	r7, #12
 801e1d6:	46bd      	mov	sp, r7
 801e1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e1dc:	4770      	bx	lr

0801e1de <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEE6__callIvJOhOS1_OmEJLj0ELj1ELj2ELj3EEEET_OSt5tupleIJDpT0_EESt12_Index_tupleIJXspT1_EEE>:
	__call(tuple<_Args...>&& __args, _Index_tuple<_Indexes...>)
 801e1de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e1e2:	b08a      	sub	sp, #40	; 0x28
 801e1e4:	af02      	add	r7, sp, #8
 801e1e6:	60f8      	str	r0, [r7, #12]
 801e1e8:	60b9      	str	r1, [r7, #8]
 801e1ea:	713a      	strb	r2, [r7, #4]
	  return std::__invoke(_M_f,
 801e1ec:	68fc      	ldr	r4, [r7, #12]
	      _Mu<_Bound_args>()(std::get<_Indexes>(_M_bound_args), __args)...
 801e1ee:	68fb      	ldr	r3, [r7, #12]
 801e1f0:	3308      	adds	r3, #8
 801e1f2:	4618      	mov	r0, r3
 801e1f4:	f000 f850 	bl	801e298 <_ZSt3getILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 801e1f8:	4601      	mov	r1, r0
	  return std::__invoke(_M_f,
 801e1fa:	f107 0310 	add.w	r3, r7, #16
 801e1fe:	68ba      	ldr	r2, [r7, #8]
 801e200:	4618      	mov	r0, r3
 801e202:	f000 f856 	bl	801e2b2 <_ZNVKSt3_MuIP5IOBusLb0ELb0EEclIRS1_St5tupleIJOhOPhOmEEEEOT_SC_RT0_>
 801e206:	4605      	mov	r5, r0
	      _Mu<_Bound_args>()(std::get<_Indexes>(_M_bound_args), __args)...
 801e208:	68fb      	ldr	r3, [r7, #12]
 801e20a:	3308      	adds	r3, #8
 801e20c:	4618      	mov	r0, r3
 801e20e:	f000 f85e 	bl	801e2ce <_ZSt3getILj1EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 801e212:	4601      	mov	r1, r0
	  return std::__invoke(_M_f,
 801e214:	f107 0314 	add.w	r3, r7, #20
 801e218:	68ba      	ldr	r2, [r7, #8]
 801e21a:	4618      	mov	r0, r3
 801e21c:	f000 f86e 	bl	801e2fc <_ZNVKSt3_MuISt12_PlaceholderILi1EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj0EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj0ESC_EE4type4typeERVKS1_RSC_>
 801e220:	4606      	mov	r6, r0
	      _Mu<_Bound_args>()(std::get<_Indexes>(_M_bound_args), __args)...
 801e222:	68fb      	ldr	r3, [r7, #12]
 801e224:	3308      	adds	r3, #8
 801e226:	4618      	mov	r0, r3
 801e228:	f000 f87a 	bl	801e320 <_ZSt3getILj2EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 801e22c:	4601      	mov	r1, r0
	  return std::__invoke(_M_f,
 801e22e:	f107 0318 	add.w	r3, r7, #24
 801e232:	68ba      	ldr	r2, [r7, #8]
 801e234:	4618      	mov	r0, r3
 801e236:	f000 f87f 	bl	801e338 <_ZNVKSt3_MuISt12_PlaceholderILi2EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj1EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj1ESC_EE4type4typeERVKS1_RSC_>
 801e23a:	4680      	mov	r8, r0
	      _Mu<_Bound_args>()(std::get<_Indexes>(_M_bound_args), __args)...
 801e23c:	68fb      	ldr	r3, [r7, #12]
 801e23e:	3308      	adds	r3, #8
 801e240:	4618      	mov	r0, r3
 801e242:	f000 f88b 	bl	801e35c <_ZSt3getILj3EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 801e246:	4601      	mov	r1, r0
	  return std::__invoke(_M_f,
 801e248:	f107 031c 	add.w	r3, r7, #28
 801e24c:	68ba      	ldr	r2, [r7, #8]
 801e24e:	4618      	mov	r0, r3
 801e250:	f000 f890 	bl	801e374 <_ZNVKSt3_MuISt12_PlaceholderILi3EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj2EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj2ESC_EE4type4typeERVKS1_RSC_>
 801e254:	4603      	mov	r3, r0
 801e256:	9300      	str	r3, [sp, #0]
 801e258:	4643      	mov	r3, r8
 801e25a:	4632      	mov	r2, r6
 801e25c:	4629      	mov	r1, r5
 801e25e:	4620      	mov	r0, r4
 801e260:	f000 f8b0 	bl	801e3c4 <_ZSt8__invokeIRM5IOBusFvhPhmEJRPS0_hS1_mEENSt15__invoke_resultIT_JDpT0_EE4typeEOS8_DpOS9_>
	      );
 801e264:	bf00      	nop
	}
 801e266:	3720      	adds	r7, #32
 801e268:	46bd      	mov	sp, r7
 801e26a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801e26e <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEEC1ERKS1_RKS2_RKS3_>:
      constexpr _Tuple_impl(const _Head& __head, const _Tail&... __tail)
 801e26e:	b580      	push	{r7, lr}
 801e270:	b084      	sub	sp, #16
 801e272:	af00      	add	r7, sp, #0
 801e274:	60f8      	str	r0, [r7, #12]
 801e276:	60b9      	str	r1, [r7, #8]
 801e278:	607a      	str	r2, [r7, #4]
 801e27a:	603b      	str	r3, [r7, #0]
      : _Inherited(__tail...), _Base(__head) { }
 801e27c:	683a      	ldr	r2, [r7, #0]
 801e27e:	6879      	ldr	r1, [r7, #4]
 801e280:	68f8      	ldr	r0, [r7, #12]
 801e282:	f000 f8c8 	bl	801e416 <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEEC1ERKS1_RKS2_>
 801e286:	68b9      	ldr	r1, [r7, #8]
 801e288:	68f8      	ldr	r0, [r7, #12]
 801e28a:	f000 f8d7 	bl	801e43c <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EEC1ERKS1_>
 801e28e:	68fb      	ldr	r3, [r7, #12]
 801e290:	4618      	mov	r0, r3
 801e292:	3710      	adds	r7, #16
 801e294:	46bd      	mov	sp, r7
 801e296:	bd80      	pop	{r7, pc}

0801e298 <_ZSt3getILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 801e298:	b580      	push	{r7, lr}
 801e29a:	b082      	sub	sp, #8
 801e29c:	af00      	add	r7, sp, #0
 801e29e:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 801e2a0:	687b      	ldr	r3, [r7, #4]
 801e2a2:	4618      	mov	r0, r3
 801e2a4:	f000 f8d6 	bl	801e454 <_ZSt12__get_helperILj0EP5IOBusJSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
 801e2a8:	4603      	mov	r3, r0
 801e2aa:	4618      	mov	r0, r3
 801e2ac:	3708      	adds	r7, #8
 801e2ae:	46bd      	mov	sp, r7
 801e2b0:	bd80      	pop	{r7, pc}

0801e2b2 <_ZNVKSt3_MuIP5IOBusLb0ELb0EEclIRS1_St5tupleIJOhOPhOmEEEEOT_SC_RT0_>:
	operator()(_CVArg&& __arg, _Tuple&) const volatile
 801e2b2:	b580      	push	{r7, lr}
 801e2b4:	b084      	sub	sp, #16
 801e2b6:	af00      	add	r7, sp, #0
 801e2b8:	60f8      	str	r0, [r7, #12]
 801e2ba:	60b9      	str	r1, [r7, #8]
 801e2bc:	607a      	str	r2, [r7, #4]
	{ return std::forward<_CVArg>(__arg); }
 801e2be:	68b8      	ldr	r0, [r7, #8]
 801e2c0:	f000 f875 	bl	801e3ae <_ZSt7forwardIRP5IOBusEOT_RNSt16remove_referenceIS3_E4typeE>
 801e2c4:	4603      	mov	r3, r0
 801e2c6:	4618      	mov	r0, r3
 801e2c8:	3710      	adds	r7, #16
 801e2ca:	46bd      	mov	sp, r7
 801e2cc:	bd80      	pop	{r7, pc}

0801e2ce <_ZSt3getILj1EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 801e2ce:	b580      	push	{r7, lr}
 801e2d0:	b082      	sub	sp, #8
 801e2d2:	af00      	add	r7, sp, #0
 801e2d4:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 801e2d6:	6878      	ldr	r0, [r7, #4]
 801e2d8:	f000 f8c8 	bl	801e46c <_ZSt12__get_helperILj1ESt12_PlaceholderILi1EEJS0_ILi2EES0_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 801e2dc:	4603      	mov	r3, r0
 801e2de:	4618      	mov	r0, r3
 801e2e0:	3708      	adds	r7, #8
 801e2e2:	46bd      	mov	sp, r7
 801e2e4:	bd80      	pop	{r7, pc}

0801e2e6 <_ZSt4moveIRSt5tupleIJOhOPhOmEEEONSt16remove_referenceIT_E4typeEOS8_>:
    move(_Tp&& __t) noexcept
 801e2e6:	b480      	push	{r7}
 801e2e8:	b083      	sub	sp, #12
 801e2ea:	af00      	add	r7, sp, #0
 801e2ec:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 801e2ee:	687b      	ldr	r3, [r7, #4]
 801e2f0:	4618      	mov	r0, r3
 801e2f2:	370c      	adds	r7, #12
 801e2f4:	46bd      	mov	sp, r7
 801e2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e2fa:	4770      	bx	lr

0801e2fc <_ZNVKSt3_MuISt12_PlaceholderILi1EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj0EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj0ESC_EE4type4typeERVKS1_RSC_>:
	operator()(const volatile _Arg&, _Tuple& __tuple) const volatile
 801e2fc:	b580      	push	{r7, lr}
 801e2fe:	b084      	sub	sp, #16
 801e300:	af00      	add	r7, sp, #0
 801e302:	60f8      	str	r0, [r7, #12]
 801e304:	60b9      	str	r1, [r7, #8]
 801e306:	607a      	str	r2, [r7, #4]
	    ::std::get<(is_placeholder<_Arg>::value - 1)>(std::move(__tuple));
 801e308:	6878      	ldr	r0, [r7, #4]
 801e30a:	f7ff ffec 	bl	801e2e6 <_ZSt4moveIRSt5tupleIJOhOPhOmEEEONSt16remove_referenceIT_E4typeEOS8_>
 801e30e:	4603      	mov	r3, r0
 801e310:	4618      	mov	r0, r3
 801e312:	f000 f8d0 	bl	801e4b6 <_ZSt3getILj0EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>
 801e316:	4603      	mov	r3, r0
	}
 801e318:	4618      	mov	r0, r3
 801e31a:	3710      	adds	r7, #16
 801e31c:	46bd      	mov	sp, r7
 801e31e:	bd80      	pop	{r7, pc}

0801e320 <_ZSt3getILj2EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 801e320:	b580      	push	{r7, lr}
 801e322:	b082      	sub	sp, #8
 801e324:	af00      	add	r7, sp, #0
 801e326:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 801e328:	6878      	ldr	r0, [r7, #4]
 801e32a:	f000 f8d4 	bl	801e4d6 <_ZSt12__get_helperILj2ESt12_PlaceholderILi2EEJS0_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 801e32e:	4603      	mov	r3, r0
 801e330:	4618      	mov	r0, r3
 801e332:	3708      	adds	r7, #8
 801e334:	46bd      	mov	sp, r7
 801e336:	bd80      	pop	{r7, pc}

0801e338 <_ZNVKSt3_MuISt12_PlaceholderILi2EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj1EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj1ESC_EE4type4typeERVKS1_RSC_>:
	operator()(const volatile _Arg&, _Tuple& __tuple) const volatile
 801e338:	b580      	push	{r7, lr}
 801e33a:	b084      	sub	sp, #16
 801e33c:	af00      	add	r7, sp, #0
 801e33e:	60f8      	str	r0, [r7, #12]
 801e340:	60b9      	str	r1, [r7, #8]
 801e342:	607a      	str	r2, [r7, #4]
	    ::std::get<(is_placeholder<_Arg>::value - 1)>(std::move(__tuple));
 801e344:	6878      	ldr	r0, [r7, #4]
 801e346:	f7ff ffce 	bl	801e2e6 <_ZSt4moveIRSt5tupleIJOhOPhOmEEEONSt16remove_referenceIT_E4typeEOS8_>
 801e34a:	4603      	mov	r3, r0
 801e34c:	4618      	mov	r0, r3
 801e34e:	f000 f8e7 	bl	801e520 <_ZSt3getILj1EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>
 801e352:	4603      	mov	r3, r0
	}
 801e354:	4618      	mov	r0, r3
 801e356:	3710      	adds	r7, #16
 801e358:	46bd      	mov	sp, r7
 801e35a:	bd80      	pop	{r7, pc}

0801e35c <_ZSt3getILj3EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 801e35c:	b580      	push	{r7, lr}
 801e35e:	b082      	sub	sp, #8
 801e360:	af00      	add	r7, sp, #0
 801e362:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 801e364:	6878      	ldr	r0, [r7, #4]
 801e366:	f000 f8eb 	bl	801e540 <_ZSt12__get_helperILj3ESt12_PlaceholderILi3EEJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE>
 801e36a:	4603      	mov	r3, r0
 801e36c:	4618      	mov	r0, r3
 801e36e:	3708      	adds	r7, #8
 801e370:	46bd      	mov	sp, r7
 801e372:	bd80      	pop	{r7, pc}

0801e374 <_ZNVKSt3_MuISt12_PlaceholderILi3EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj2EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj2ESC_EE4type4typeERVKS1_RSC_>:
	operator()(const volatile _Arg&, _Tuple& __tuple) const volatile
 801e374:	b580      	push	{r7, lr}
 801e376:	b084      	sub	sp, #16
 801e378:	af00      	add	r7, sp, #0
 801e37a:	60f8      	str	r0, [r7, #12]
 801e37c:	60b9      	str	r1, [r7, #8]
 801e37e:	607a      	str	r2, [r7, #4]
	    ::std::get<(is_placeholder<_Arg>::value - 1)>(std::move(__tuple));
 801e380:	6878      	ldr	r0, [r7, #4]
 801e382:	f7ff ffb0 	bl	801e2e6 <_ZSt4moveIRSt5tupleIJOhOPhOmEEEONSt16remove_referenceIT_E4typeEOS8_>
 801e386:	4603      	mov	r3, r0
 801e388:	4618      	mov	r0, r3
 801e38a:	f000 f8fe 	bl	801e58a <_ZSt3getILj2EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>
 801e38e:	4603      	mov	r3, r0
	}
 801e390:	4618      	mov	r0, r3
 801e392:	3710      	adds	r7, #16
 801e394:	46bd      	mov	sp, r7
 801e396:	bd80      	pop	{r7, pc}

0801e398 <_ZSt7forwardIRM5IOBusFvhPhmEEOT_RNSt16remove_referenceIS5_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801e398:	b480      	push	{r7}
 801e39a:	b083      	sub	sp, #12
 801e39c:	af00      	add	r7, sp, #0
 801e39e:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801e3a0:	687b      	ldr	r3, [r7, #4]
 801e3a2:	4618      	mov	r0, r3
 801e3a4:	370c      	adds	r7, #12
 801e3a6:	46bd      	mov	sp, r7
 801e3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e3ac:	4770      	bx	lr

0801e3ae <_ZSt7forwardIRP5IOBusEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 801e3ae:	b480      	push	{r7}
 801e3b0:	b083      	sub	sp, #12
 801e3b2:	af00      	add	r7, sp, #0
 801e3b4:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 801e3b6:	687b      	ldr	r3, [r7, #4]
 801e3b8:	4618      	mov	r0, r3
 801e3ba:	370c      	adds	r7, #12
 801e3bc:	46bd      	mov	sp, r7
 801e3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e3c2:	4770      	bx	lr

0801e3c4 <_ZSt8__invokeIRM5IOBusFvhPhmEJRPS0_hS1_mEENSt15__invoke_resultIT_JDpT0_EE4typeEOS8_DpOS9_>:
    { return (*std::forward<_Tp>(__t)).*__f; }

  /// Invoke a callable object.
  template<typename _Callable, typename... _Args>
    constexpr typename __invoke_result<_Callable, _Args...>::type
    __invoke(_Callable&& __fn, _Args&&... __args)
 801e3c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e3c8:	b089      	sub	sp, #36	; 0x24
 801e3ca:	af02      	add	r7, sp, #8
 801e3cc:	60f8      	str	r0, [r7, #12]
 801e3ce:	60b9      	str	r1, [r7, #8]
 801e3d0:	607a      	str	r2, [r7, #4]
 801e3d2:	603b      	str	r3, [r7, #0]
    noexcept(__is_nothrow_invocable<_Callable, _Args...>::value)
    {
      using __result = __invoke_result<_Callable, _Args...>;
      using __type = typename __result::type;
      using __tag = typename __result::__invoke_type;
      return std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
 801e3d4:	68f8      	ldr	r0, [r7, #12]
 801e3d6:	f7ff ffdf 	bl	801e398 <_ZSt7forwardIRM5IOBusFvhPhmEEOT_RNSt16remove_referenceIS5_E4typeE>
 801e3da:	4605      	mov	r5, r0
 801e3dc:	68b8      	ldr	r0, [r7, #8]
 801e3de:	f7ff ffe6 	bl	801e3ae <_ZSt7forwardIRP5IOBusEOT_RNSt16remove_referenceIS3_E4typeE>
 801e3e2:	4606      	mov	r6, r0
 801e3e4:	6878      	ldr	r0, [r7, #4]
 801e3e6:	f7ff fc52 	bl	801dc8e <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 801e3ea:	4680      	mov	r8, r0
 801e3ec:	6838      	ldr	r0, [r7, #0]
 801e3ee:	f7ff fc59 	bl	801dca4 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 801e3f2:	4604      	mov	r4, r0
 801e3f4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801e3f6:	f7ff fc60 	bl	801dcba <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 801e3fa:	4603      	mov	r3, r0
 801e3fc:	9301      	str	r3, [sp, #4]
 801e3fe:	9400      	str	r4, [sp, #0]
 801e400:	4643      	mov	r3, r8
 801e402:	4632      	mov	r2, r6
 801e404:	4629      	mov	r1, r5
 801e406:	4648      	mov	r0, r9
 801e408:	f000 f8cf 	bl	801e5aa <_ZSt13__invoke_implIvRM5IOBusFvhPhmERPS0_JhS1_mEET_St21__invoke_memfun_derefOT0_OT1_DpOT2_>
					std::forward<_Args>(__args)...);
 801e40c:	bf00      	nop
    }
 801e40e:	371c      	adds	r7, #28
 801e410:	46bd      	mov	sp, r7
 801e412:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0801e416 <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEEC1ERKS1_RKS2_>:
      constexpr _Tuple_impl(const _Head& __head, const _Tail&... __tail)
 801e416:	b580      	push	{r7, lr}
 801e418:	b084      	sub	sp, #16
 801e41a:	af00      	add	r7, sp, #0
 801e41c:	60f8      	str	r0, [r7, #12]
 801e41e:	60b9      	str	r1, [r7, #8]
 801e420:	607a      	str	r2, [r7, #4]
      : _Inherited(__tail...), _Base(__head) { }
 801e422:	6879      	ldr	r1, [r7, #4]
 801e424:	68f8      	ldr	r0, [r7, #12]
 801e426:	f000 f8fa 	bl	801e61e <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEC1ERKS1_>
 801e42a:	68b9      	ldr	r1, [r7, #8]
 801e42c:	68f8      	ldr	r0, [r7, #12]
 801e42e:	f000 f904 	bl	801e63a <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EEC1ERKS1_>
 801e432:	68fb      	ldr	r3, [r7, #12]
 801e434:	4618      	mov	r0, r3
 801e436:	3710      	adds	r7, #16
 801e438:	46bd      	mov	sp, r7
 801e43a:	bd80      	pop	{r7, pc}

0801e43c <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EEC1ERKS1_>:
      constexpr _Head_base(const _Head& __h)
 801e43c:	b480      	push	{r7}
 801e43e:	b083      	sub	sp, #12
 801e440:	af00      	add	r7, sp, #0
 801e442:	6078      	str	r0, [r7, #4]
 801e444:	6039      	str	r1, [r7, #0]
      : _Head(__h) { }
 801e446:	687b      	ldr	r3, [r7, #4]
 801e448:	4618      	mov	r0, r3
 801e44a:	370c      	adds	r7, #12
 801e44c:	46bd      	mov	sp, r7
 801e44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e452:	4770      	bx	lr

0801e454 <_ZSt12__get_helperILj0EP5IOBusJSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 801e454:	b580      	push	{r7, lr}
 801e456:	b082      	sub	sp, #8
 801e458:	af00      	add	r7, sp, #0
 801e45a:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 801e45c:	6878      	ldr	r0, [r7, #4]
 801e45e:	f7ff fbb3 	bl	801dbc8 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEE7_M_headERS6_>
 801e462:	4603      	mov	r3, r0
 801e464:	4618      	mov	r0, r3
 801e466:	3708      	adds	r7, #8
 801e468:	46bd      	mov	sp, r7
 801e46a:	bd80      	pop	{r7, pc}

0801e46c <_ZSt12__get_helperILj1ESt12_PlaceholderILi1EEJS0_ILi2EES0_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 801e46c:	b580      	push	{r7, lr}
 801e46e:	b082      	sub	sp, #8
 801e470:	af00      	add	r7, sp, #0
 801e472:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 801e474:	6878      	ldr	r0, [r7, #4]
 801e476:	f7ff fa86 	bl	801d986 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEE7_M_headERS4_>
 801e47a:	4603      	mov	r3, r0
 801e47c:	4618      	mov	r0, r3
 801e47e:	3708      	adds	r7, #8
 801e480:	46bd      	mov	sp, r7
 801e482:	bd80      	pop	{r7, pc}

0801e484 <_ZSt3getILj0EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 801e484:	b580      	push	{r7, lr}
 801e486:	b082      	sub	sp, #8
 801e488:	af00      	add	r7, sp, #0
 801e48a:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 801e48c:	687b      	ldr	r3, [r7, #4]
 801e48e:	4618      	mov	r0, r3
 801e490:	f000 f805 	bl	801e49e <_ZSt12__get_helperILj0EOhJOPhOmEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 801e494:	4603      	mov	r3, r0
 801e496:	4618      	mov	r0, r3
 801e498:	3708      	adds	r7, #8
 801e49a:	46bd      	mov	sp, r7
 801e49c:	bd80      	pop	{r7, pc}

0801e49e <_ZSt12__get_helperILj0EOhJOPhOmEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 801e49e:	b580      	push	{r7, lr}
 801e4a0:	b082      	sub	sp, #8
 801e4a2:	af00      	add	r7, sp, #0
 801e4a4:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 801e4a6:	6878      	ldr	r0, [r7, #4]
 801e4a8:	f7ff fe74 	bl	801e194 <_ZNSt11_Tuple_implILj0EJOhOPhOmEE7_M_headERS4_>
 801e4ac:	4603      	mov	r3, r0
 801e4ae:	4618      	mov	r0, r3
 801e4b0:	3708      	adds	r7, #8
 801e4b2:	46bd      	mov	sp, r7
 801e4b4:	bd80      	pop	{r7, pc}

0801e4b6 <_ZSt3getILj0EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>:
    get(tuple<_Elements...>&& __t) noexcept
 801e4b6:	b580      	push	{r7, lr}
 801e4b8:	b082      	sub	sp, #8
 801e4ba:	af00      	add	r7, sp, #0
 801e4bc:	6078      	str	r0, [r7, #4]
      return std::forward<__element_type&&>(std::get<__i>(__t));
 801e4be:	6878      	ldr	r0, [r7, #4]
 801e4c0:	f7ff ffe0 	bl	801e484 <_ZSt3getILj0EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 801e4c4:	4603      	mov	r3, r0
 801e4c6:	4618      	mov	r0, r3
 801e4c8:	f7ff fe7e 	bl	801e1c8 <_ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE>
 801e4cc:	4603      	mov	r3, r0
    }
 801e4ce:	4618      	mov	r0, r3
 801e4d0:	3708      	adds	r7, #8
 801e4d2:	46bd      	mov	sp, r7
 801e4d4:	bd80      	pop	{r7, pc}

0801e4d6 <_ZSt12__get_helperILj2ESt12_PlaceholderILi2EEJS0_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 801e4d6:	b580      	push	{r7, lr}
 801e4d8:	b082      	sub	sp, #8
 801e4da:	af00      	add	r7, sp, #0
 801e4dc:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 801e4de:	6878      	ldr	r0, [r7, #4]
 801e4e0:	f7ff f9f7 	bl	801d8d2 <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEE7_M_headERS3_>
 801e4e4:	4603      	mov	r3, r0
 801e4e6:	4618      	mov	r0, r3
 801e4e8:	3708      	adds	r7, #8
 801e4ea:	46bd      	mov	sp, r7
 801e4ec:	bd80      	pop	{r7, pc}

0801e4ee <_ZSt3getILj1EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 801e4ee:	b580      	push	{r7, lr}
 801e4f0:	b082      	sub	sp, #8
 801e4f2:	af00      	add	r7, sp, #0
 801e4f4:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 801e4f6:	687b      	ldr	r3, [r7, #4]
 801e4f8:	4618      	mov	r0, r3
 801e4fa:	f000 f805 	bl	801e508 <_ZSt12__get_helperILj1EOPhJOmEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 801e4fe:	4603      	mov	r3, r0
 801e500:	4618      	mov	r0, r3
 801e502:	3708      	adds	r7, #8
 801e504:	46bd      	mov	sp, r7
 801e506:	bd80      	pop	{r7, pc}

0801e508 <_ZSt12__get_helperILj1EOPhJOmEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 801e508:	b580      	push	{r7, lr}
 801e50a:	b082      	sub	sp, #8
 801e50c:	af00      	add	r7, sp, #0
 801e50e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 801e510:	6878      	ldr	r0, [r7, #4]
 801e512:	f7ff fd61 	bl	801dfd8 <_ZNSt11_Tuple_implILj1EJOPhOmEE7_M_headERS3_>
 801e516:	4603      	mov	r3, r0
 801e518:	4618      	mov	r0, r3
 801e51a:	3708      	adds	r7, #8
 801e51c:	46bd      	mov	sp, r7
 801e51e:	bd80      	pop	{r7, pc}

0801e520 <_ZSt3getILj1EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>:
    get(tuple<_Elements...>&& __t) noexcept
 801e520:	b580      	push	{r7, lr}
 801e522:	b082      	sub	sp, #8
 801e524:	af00      	add	r7, sp, #0
 801e526:	6078      	str	r0, [r7, #4]
      return std::forward<__element_type&&>(std::get<__i>(__t));
 801e528:	6878      	ldr	r0, [r7, #4]
 801e52a:	f7ff ffe0 	bl	801e4ee <_ZSt3getILj1EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 801e52e:	4603      	mov	r3, r0
 801e530:	4618      	mov	r0, r3
 801e532:	f7ff fd6b 	bl	801e00c <_ZSt7forwardIOPhEOT_RNSt16remove_referenceIS2_E4typeE>
 801e536:	4603      	mov	r3, r0
    }
 801e538:	4618      	mov	r0, r3
 801e53a:	3708      	adds	r7, #8
 801e53c:	46bd      	mov	sp, r7
 801e53e:	bd80      	pop	{r7, pc}

0801e540 <_ZSt12__get_helperILj3ESt12_PlaceholderILi3EEJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 801e540:	b580      	push	{r7, lr}
 801e542:	b082      	sub	sp, #8
 801e544:	af00      	add	r7, sp, #0
 801e546:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 801e548:	6878      	ldr	r0, [r7, #4]
 801e54a:	f7ff f97f 	bl	801d84c <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEE7_M_headERS2_>
 801e54e:	4603      	mov	r3, r0
 801e550:	4618      	mov	r0, r3
 801e552:	3708      	adds	r7, #8
 801e554:	46bd      	mov	sp, r7
 801e556:	bd80      	pop	{r7, pc}

0801e558 <_ZSt3getILj2EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 801e558:	b580      	push	{r7, lr}
 801e55a:	b082      	sub	sp, #8
 801e55c:	af00      	add	r7, sp, #0
 801e55e:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 801e560:	687b      	ldr	r3, [r7, #4]
 801e562:	4618      	mov	r0, r3
 801e564:	f000 f805 	bl	801e572 <_ZSt12__get_helperILj2EOmJEERT0_RSt11_Tuple_implIXT_EJS1_DpT1_EE>
 801e568:	4603      	mov	r3, r0
 801e56a:	4618      	mov	r0, r3
 801e56c:	3708      	adds	r7, #8
 801e56e:	46bd      	mov	sp, r7
 801e570:	bd80      	pop	{r7, pc}

0801e572 <_ZSt12__get_helperILj2EOmJEERT0_RSt11_Tuple_implIXT_EJS1_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 801e572:	b580      	push	{r7, lr}
 801e574:	b082      	sub	sp, #8
 801e576:	af00      	add	r7, sp, #0
 801e578:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 801e57a:	6878      	ldr	r0, [r7, #4]
 801e57c:	f7ff fd08 	bl	801df90 <_ZNSt11_Tuple_implILj2EJOmEE7_M_headERS1_>
 801e580:	4603      	mov	r3, r0
 801e582:	4618      	mov	r0, r3
 801e584:	3708      	adds	r7, #8
 801e586:	46bd      	mov	sp, r7
 801e588:	bd80      	pop	{r7, pc}

0801e58a <_ZSt3getILj2EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>:
    get(tuple<_Elements...>&& __t) noexcept
 801e58a:	b580      	push	{r7, lr}
 801e58c:	b082      	sub	sp, #8
 801e58e:	af00      	add	r7, sp, #0
 801e590:	6078      	str	r0, [r7, #4]
      return std::forward<__element_type&&>(std::get<__i>(__t));
 801e592:	6878      	ldr	r0, [r7, #4]
 801e594:	f7ff ffe0 	bl	801e558 <_ZSt3getILj2EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 801e598:	4603      	mov	r3, r0
 801e59a:	4618      	mov	r0, r3
 801e59c:	f7ff fd11 	bl	801dfc2 <_ZSt7forwardIOmEOT_RNSt16remove_referenceIS1_E4typeE>
 801e5a0:	4603      	mov	r3, r0
    }
 801e5a2:	4618      	mov	r0, r3
 801e5a4:	3708      	adds	r7, #8
 801e5a6:	46bd      	mov	sp, r7
 801e5a8:	bd80      	pop	{r7, pc}

0801e5aa <_ZSt13__invoke_implIvRM5IOBusFvhPhmERPS0_JhS1_mEET_St21__invoke_memfun_derefOT0_OT1_DpOT2_>:
    __invoke_impl(__invoke_memfun_deref, _MemFun&& __f, _Tp&& __t,
 801e5aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 801e5ac:	b087      	sub	sp, #28
 801e5ae:	af00      	add	r7, sp, #0
 801e5b0:	7538      	strb	r0, [r7, #20]
 801e5b2:	6139      	str	r1, [r7, #16]
 801e5b4:	60fa      	str	r2, [r7, #12]
 801e5b6:	60bb      	str	r3, [r7, #8]
      return ((*std::forward<_Tp>(__t)).*__f)(std::forward<_Args>(__args)...);
 801e5b8:	68f8      	ldr	r0, [r7, #12]
 801e5ba:	f7ff fef8 	bl	801e3ae <_ZSt7forwardIRP5IOBusEOT_RNSt16remove_referenceIS3_E4typeE>
 801e5be:	4603      	mov	r3, r0
 801e5c0:	681b      	ldr	r3, [r3, #0]
 801e5c2:	693a      	ldr	r2, [r7, #16]
 801e5c4:	6852      	ldr	r2, [r2, #4]
 801e5c6:	1052      	asrs	r2, r2, #1
 801e5c8:	189d      	adds	r5, r3, r2
 801e5ca:	693a      	ldr	r2, [r7, #16]
 801e5cc:	6852      	ldr	r2, [r2, #4]
 801e5ce:	f002 0201 	and.w	r2, r2, #1
 801e5d2:	2a00      	cmp	r2, #0
 801e5d4:	d102      	bne.n	801e5dc <_ZSt13__invoke_implIvRM5IOBusFvhPhmERPS0_JhS1_mEET_St21__invoke_memfun_derefOT0_OT1_DpOT2_+0x32>
 801e5d6:	693b      	ldr	r3, [r7, #16]
 801e5d8:	681c      	ldr	r4, [r3, #0]
 801e5da:	e008      	b.n	801e5ee <_ZSt13__invoke_implIvRM5IOBusFvhPhmERPS0_JhS1_mEET_St21__invoke_memfun_derefOT0_OT1_DpOT2_+0x44>
 801e5dc:	693a      	ldr	r2, [r7, #16]
 801e5de:	6852      	ldr	r2, [r2, #4]
 801e5e0:	1052      	asrs	r2, r2, #1
 801e5e2:	4413      	add	r3, r2
 801e5e4:	681b      	ldr	r3, [r3, #0]
 801e5e6:	693a      	ldr	r2, [r7, #16]
 801e5e8:	6812      	ldr	r2, [r2, #0]
 801e5ea:	4413      	add	r3, r2
 801e5ec:	681c      	ldr	r4, [r3, #0]
 801e5ee:	68b8      	ldr	r0, [r7, #8]
 801e5f0:	f7ff fb4d 	bl	801dc8e <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 801e5f4:	4603      	mov	r3, r0
 801e5f6:	781e      	ldrb	r6, [r3, #0]
 801e5f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801e5fa:	f7ff fb53 	bl	801dca4 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 801e5fe:	4603      	mov	r3, r0
 801e600:	681b      	ldr	r3, [r3, #0]
 801e602:	607b      	str	r3, [r7, #4]
 801e604:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801e606:	f7ff fb58 	bl	801dcba <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 801e60a:	4603      	mov	r3, r0
 801e60c:	681b      	ldr	r3, [r3, #0]
 801e60e:	687a      	ldr	r2, [r7, #4]
 801e610:	4631      	mov	r1, r6
 801e612:	4628      	mov	r0, r5
 801e614:	47a0      	blx	r4
 801e616:	bf00      	nop
    }
 801e618:	371c      	adds	r7, #28
 801e61a:	46bd      	mov	sp, r7
 801e61c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801e61e <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEC1ERKS1_>:
      constexpr _Tuple_impl(const _Head& __head)
 801e61e:	b580      	push	{r7, lr}
 801e620:	b082      	sub	sp, #8
 801e622:	af00      	add	r7, sp, #0
 801e624:	6078      	str	r0, [r7, #4]
 801e626:	6039      	str	r1, [r7, #0]
      : _Base(__head) { }
 801e628:	6839      	ldr	r1, [r7, #0]
 801e62a:	6878      	ldr	r0, [r7, #4]
 801e62c:	f000 f811 	bl	801e652 <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EEC1ERKS1_>
 801e630:	687b      	ldr	r3, [r7, #4]
 801e632:	4618      	mov	r0, r3
 801e634:	3708      	adds	r7, #8
 801e636:	46bd      	mov	sp, r7
 801e638:	bd80      	pop	{r7, pc}

0801e63a <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EEC1ERKS1_>:
      constexpr _Head_base(const _Head& __h)
 801e63a:	b480      	push	{r7}
 801e63c:	b083      	sub	sp, #12
 801e63e:	af00      	add	r7, sp, #0
 801e640:	6078      	str	r0, [r7, #4]
 801e642:	6039      	str	r1, [r7, #0]
      : _Head(__h) { }
 801e644:	687b      	ldr	r3, [r7, #4]
 801e646:	4618      	mov	r0, r3
 801e648:	370c      	adds	r7, #12
 801e64a:	46bd      	mov	sp, r7
 801e64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e650:	4770      	bx	lr

0801e652 <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EEC1ERKS1_>:
      constexpr _Head_base(const _Head& __h)
 801e652:	b480      	push	{r7}
 801e654:	b083      	sub	sp, #12
 801e656:	af00      	add	r7, sp, #0
 801e658:	6078      	str	r0, [r7, #4]
 801e65a:	6039      	str	r1, [r7, #0]
      : _Head(__h) { }
 801e65c:	687b      	ldr	r3, [r7, #4]
 801e65e:	4618      	mov	r0, r3
 801e660:	370c      	adds	r7, #12
 801e662:	46bd      	mov	sp, r7
 801e664:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e668:	4770      	bx	lr
	...

0801e66c <_ZN5IOBusD1Ev>:

#include "MessageBus.h"
#include "IODriver.h"


class IOBus : public MessageBus {
 801e66c:	b580      	push	{r7, lr}
 801e66e:	b082      	sub	sp, #8
 801e670:	af00      	add	r7, sp, #0
 801e672:	6078      	str	r0, [r7, #4]
 801e674:	4a05      	ldr	r2, [pc, #20]	; (801e68c <_ZN5IOBusD1Ev+0x20>)
 801e676:	687b      	ldr	r3, [r7, #4]
 801e678:	601a      	str	r2, [r3, #0]
 801e67a:	687b      	ldr	r3, [r7, #4]
 801e67c:	4618      	mov	r0, r3
 801e67e:	f7fe ff3b 	bl	801d4f8 <_ZN10MessageBusD1Ev>
 801e682:	687b      	ldr	r3, [r7, #4]
 801e684:	4618      	mov	r0, r3
 801e686:	3708      	adds	r7, #8
 801e688:	46bd      	mov	sp, r7
 801e68a:	bd80      	pop	{r7, pc}
 801e68c:	080272ec 	.word	0x080272ec

0801e690 <_ZN5IOBusD0Ev>:
 801e690:	b580      	push	{r7, lr}
 801e692:	b082      	sub	sp, #8
 801e694:	af00      	add	r7, sp, #0
 801e696:	6078      	str	r0, [r7, #4]
 801e698:	6878      	ldr	r0, [r7, #4]
 801e69a:	f7ff ffe7 	bl	801e66c <_ZN5IOBusD1Ev>
 801e69e:	f644 0114 	movw	r1, #18452	; 0x4814
 801e6a2:	6878      	ldr	r0, [r7, #4]
 801e6a4:	f001 fe83 	bl	80203ae <_ZdlPvj>
 801e6a8:	687b      	ldr	r3, [r7, #4]
 801e6aa:	4618      	mov	r0, r3
 801e6ac:	3708      	adds	r7, #8
 801e6ae:	46bd      	mov	sp, r7
 801e6b0:	bd80      	pop	{r7, pc}
	...

0801e6b4 <_ZN12LWIPClientIOC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEt>:

/*
 * Creates an IODriver interface using the given port number.
 * This constructor invocation is a light operation.
 */
LWIPClientIO::LWIPClientIO(std::string address_str, uint16_t port) : address_str(address_str) {
 801e6b4:	b580      	push	{r7, lr}
 801e6b6:	b084      	sub	sp, #16
 801e6b8:	af00      	add	r7, sp, #0
 801e6ba:	60f8      	str	r0, [r7, #12]
 801e6bc:	60b9      	str	r1, [r7, #8]
 801e6be:	4613      	mov	r3, r2
 801e6c0:	80fb      	strh	r3, [r7, #6]
 801e6c2:	68fb      	ldr	r3, [r7, #12]
 801e6c4:	4618      	mov	r0, r3
 801e6c6:	f7fe fccf 	bl	801d068 <_ZN8IODriverC1Ev>
 801e6ca:	4a19      	ldr	r2, [pc, #100]	; (801e730 <_ZN12LWIPClientIOC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEt+0x7c>)
 801e6cc:	68fb      	ldr	r3, [r7, #12]
 801e6ce:	601a      	str	r2, [r3, #0]
 801e6d0:	68fb      	ldr	r3, [r7, #12]
 801e6d2:	3304      	adds	r3, #4
 801e6d4:	68b9      	ldr	r1, [r7, #8]
 801e6d6:	4618      	mov	r0, r3
 801e6d8:	f002 f81c 	bl	8020714 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 801e6dc:	68fb      	ldr	r3, [r7, #12]
 801e6de:	3334      	adds	r3, #52	; 0x34
 801e6e0:	4618      	mov	r0, r3
 801e6e2:	f000 f9a5 	bl	801ea30 <_ZNSt8functionIFvhPhmEEC1Ev>
	this->address = { 0 };
 801e6e6:	68fb      	ldr	r3, [r7, #12]
 801e6e8:	331c      	adds	r3, #28
 801e6ea:	2200      	movs	r2, #0
 801e6ec:	601a      	str	r2, [r3, #0]
 801e6ee:	605a      	str	r2, [r3, #4]
 801e6f0:	609a      	str	r2, [r3, #8]
 801e6f2:	60da      	str	r2, [r3, #12]
	this->socket_id = 0;
 801e6f4:	68fb      	ldr	r3, [r7, #12]
 801e6f6:	2200      	movs	r2, #0
 801e6f8:	62da      	str	r2, [r3, #44]	; 0x2c
	this->connected = false;
 801e6fa:	68fb      	ldr	r3, [r7, #12]
 801e6fc:	2200      	movs	r2, #0
 801e6fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	this->receiver = nullptr;
 801e702:	68fb      	ldr	r3, [r7, #12]
 801e704:	3334      	adds	r3, #52	; 0x34
 801e706:	2100      	movs	r1, #0
 801e708:	4618      	mov	r0, r3
 801e70a:	f000 f99e 	bl	801ea4a <_ZNSt8functionIFvhPhmEEaSEDn>

	address.sin_family = AF_INET;
 801e70e:	68fb      	ldr	r3, [r7, #12]
 801e710:	2202      	movs	r2, #2
 801e712:	775a      	strb	r2, [r3, #29]
	address.sin_port = htons(port);
 801e714:	88fb      	ldrh	r3, [r7, #6]
 801e716:	4618      	mov	r0, r3
 801e718:	f7f1 fb7e 	bl	800fe18 <lwip_htons>
 801e71c:	4603      	mov	r3, r0
 801e71e:	461a      	mov	r2, r3
 801e720:	68fb      	ldr	r3, [r7, #12]
 801e722:	83da      	strh	r2, [r3, #30]
}
 801e724:	68fb      	ldr	r3, [r7, #12]
 801e726:	4618      	mov	r0, r3
 801e728:	3710      	adds	r7, #16
 801e72a:	46bd      	mov	sp, r7
 801e72c:	bd80      	pop	{r7, pc}
 801e72e:	bf00      	nop
 801e730:	08027404 	.word	0x08027404

0801e734 <_ZN12LWIPClientIOD1Ev>:

/*
 * Releases IO resources
 */
LWIPClientIO::~LWIPClientIO() {
 801e734:	b580      	push	{r7, lr}
 801e736:	b082      	sub	sp, #8
 801e738:	af00      	add	r7, sp, #0
 801e73a:	6078      	str	r0, [r7, #4]
 801e73c:	4a0c      	ldr	r2, [pc, #48]	; (801e770 <_ZN12LWIPClientIOD1Ev+0x3c>)
 801e73e:	687b      	ldr	r3, [r7, #4]
 801e740:	601a      	str	r2, [r3, #0]
	disconnectClient();
 801e742:	6878      	ldr	r0, [r7, #4]
 801e744:	f000 f896 	bl	801e874 <_ZN12LWIPClientIO16disconnectClientEv>
LWIPClientIO::~LWIPClientIO() {
 801e748:	687b      	ldr	r3, [r7, #4]
 801e74a:	3334      	adds	r3, #52	; 0x34
 801e74c:	4618      	mov	r0, r3
 801e74e:	f7fe fc7d 	bl	801d04c <_ZNSt8functionIFvhPhmEED1Ev>
 801e752:	687b      	ldr	r3, [r7, #4]
 801e754:	3304      	adds	r3, #4
 801e756:	4618      	mov	r0, r3
 801e758:	f001 ffaf 	bl	80206ba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 801e75c:	687b      	ldr	r3, [r7, #4]
 801e75e:	4618      	mov	r0, r3
 801e760:	f7fe fc54 	bl	801d00c <_ZN8IODriverD1Ev>
}
 801e764:	687b      	ldr	r3, [r7, #4]
 801e766:	4618      	mov	r0, r3
 801e768:	3708      	adds	r7, #8
 801e76a:	46bd      	mov	sp, r7
 801e76c:	bd80      	pop	{r7, pc}
 801e76e:	bf00      	nop
 801e770:	08027404 	.word	0x08027404

0801e774 <_ZN12LWIPClientIOD0Ev>:
LWIPClientIO::~LWIPClientIO() {
 801e774:	b580      	push	{r7, lr}
 801e776:	b082      	sub	sp, #8
 801e778:	af00      	add	r7, sp, #0
 801e77a:	6078      	str	r0, [r7, #4]
}
 801e77c:	6878      	ldr	r0, [r7, #4]
 801e77e:	f7ff ffd9 	bl	801e734 <_ZN12LWIPClientIOD1Ev>
 801e782:	2144      	movs	r1, #68	; 0x44
 801e784:	6878      	ldr	r0, [r7, #4]
 801e786:	f001 fe12 	bl	80203ae <_ZdlPvj>
 801e78a:	687b      	ldr	r3, [r7, #4]
 801e78c:	4618      	mov	r0, r3
 801e78e:	3708      	adds	r7, #8
 801e790:	46bd      	mov	sp, r7
 801e792:	bd80      	pop	{r7, pc}

0801e794 <_ZN12LWIPClientIO13connectClientEv>:
 * Creates a client socket and connects it to a remote server
 * through the ip address and port specified by the constructor.
 * This operation is heavy and may fail.
 * Check the returned error code and set breakpoints accordingly if needed.
 */
int8_t LWIPClientIO::connectClient() {
 801e794:	b590      	push	{r4, r7, lr}
 801e796:	b085      	sub	sp, #20
 801e798:	af00      	add	r7, sp, #0
 801e79a:	6078      	str	r0, [r7, #4]

	if(connected) {
 801e79c:	687b      	ldr	r3, [r7, #4]
 801e79e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801e7a2:	2b00      	cmp	r3, #0
 801e7a4:	d002      	beq.n	801e7ac <_ZN12LWIPClientIO13connectClientEv+0x18>
		return -1; // Server already connected
 801e7a6:	f04f 33ff 	mov.w	r3, #4294967295
 801e7aa:	e05b      	b.n	801e864 <_ZN12LWIPClientIO13connectClientEv+0xd0>
	}

	int32_t result;

	// Creates the socket instance
	socket_id = lwip_socket(AF_INET, SOCK_STREAM, 0);
 801e7ac:	2200      	movs	r2, #0
 801e7ae:	2101      	movs	r1, #1
 801e7b0:	2002      	movs	r0, #2
 801e7b2:	f7f6 fdbb 	bl	801532c <lwip_socket>
 801e7b6:	4603      	mov	r3, r0
 801e7b8:	461a      	mov	r2, r3
 801e7ba:	687b      	ldr	r3, [r7, #4]
 801e7bc:	62da      	str	r2, [r3, #44]	; 0x2c
	if(socket_id < 0) {
		return -2;
	}

	//adds destination IP address to the remote socket's address
	if(inet_pton(AF_INET, address_str.c_str(), &address.sin_addr) <= 0) {
 801e7be:	687b      	ldr	r3, [r7, #4]
 801e7c0:	3304      	adds	r3, #4
 801e7c2:	4618      	mov	r0, r3
 801e7c4:	f001 ff7f 	bl	80206c6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 801e7c8:	4601      	mov	r1, r0
 801e7ca:	687b      	ldr	r3, [r7, #4]
 801e7cc:	3320      	adds	r3, #32
 801e7ce:	461a      	mov	r2, r3
 801e7d0:	2002      	movs	r0, #2
 801e7d2:	f7f7 f82f 	bl	8015834 <lwip_inet_pton>
 801e7d6:	4603      	mov	r3, r0
 801e7d8:	2b00      	cmp	r3, #0
 801e7da:	bfd4      	ite	le
 801e7dc:	2301      	movle	r3, #1
 801e7de:	2300      	movgt	r3, #0
 801e7e0:	b2db      	uxtb	r3, r3
 801e7e2:	2b00      	cmp	r3, #0
 801e7e4:	d007      	beq.n	801e7f6 <_ZN12LWIPClientIO13connectClientEv+0x62>
		lwip_close(socket_id);
 801e7e6:	687b      	ldr	r3, [r7, #4]
 801e7e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801e7ea:	4618      	mov	r0, r3
 801e7ec:	f7f6 f88a 	bl	8014904 <lwip_close>
		return -3;
 801e7f0:	f06f 0302 	mvn.w	r3, #2
 801e7f4:	e036      	b.n	801e864 <_ZN12LWIPClientIO13connectClientEv+0xd0>
	}

	// Binds the client socket to the remote server socket
	result = lwip_connect(socket_id, (sockaddr*) &address, sizeof(address));
 801e7f6:	687b      	ldr	r3, [r7, #4]
 801e7f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801e7fa:	4618      	mov	r0, r3
 801e7fc:	687b      	ldr	r3, [r7, #4]
 801e7fe:	331c      	adds	r3, #28
 801e800:	2210      	movs	r2, #16
 801e802:	4619      	mov	r1, r3
 801e804:	f7f6 f8d4 	bl	80149b0 <lwip_connect>
 801e808:	60f8      	str	r0, [r7, #12]
	if(result < 0) {
 801e80a:	68fb      	ldr	r3, [r7, #12]
 801e80c:	2b00      	cmp	r3, #0
 801e80e:	da07      	bge.n	801e820 <_ZN12LWIPClientIO13connectClientEv+0x8c>
		lwip_close(socket_id);
 801e810:	687b      	ldr	r3, [r7, #4]
 801e812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801e814:	4618      	mov	r0, r3
 801e816:	f7f6 f875 	bl	8014904 <lwip_close>
		return -4;
 801e81a:	f06f 0303 	mvn.w	r3, #3
 801e81e:	e021      	b.n	801e864 <_ZN12LWIPClientIO13connectClientEv+0xd0>
	}


	lwip_fcntl(socket_id, F_SETFL, lwip_fcntl(socket_id, F_GETFL, 0) | O_NONBLOCK);
 801e820:	687b      	ldr	r3, [r7, #4]
 801e822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801e824:	461c      	mov	r4, r3
 801e826:	687b      	ldr	r3, [r7, #4]
 801e828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801e82a:	2200      	movs	r2, #0
 801e82c:	2103      	movs	r1, #3
 801e82e:	4618      	mov	r0, r3
 801e830:	f7f6 ff58 	bl	80156e4 <lwip_fcntl>
 801e834:	4603      	mov	r3, r0
 801e836:	f043 0301 	orr.w	r3, r3, #1
 801e83a:	461a      	mov	r2, r3
 801e83c:	2104      	movs	r1, #4
 801e83e:	4620      	mov	r0, r4
 801e840:	f7f6 ff50 	bl	80156e4 <lwip_fcntl>

	this->connected = true;
 801e844:	687b      	ldr	r3, [r7, #4]
 801e846:	2201      	movs	r2, #1
 801e848:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	console.printf("[RoCo] [Client@%d] Client connected\r\n", ntohs(address.sin_port));
 801e84c:	687b      	ldr	r3, [r7, #4]
 801e84e:	8bdb      	ldrh	r3, [r3, #30]
 801e850:	4618      	mov	r0, r3
 801e852:	f7f1 fae1 	bl	800fe18 <lwip_htons>
 801e856:	4603      	mov	r3, r0
 801e858:	461a      	mov	r2, r3
 801e85a:	4904      	ldr	r1, [pc, #16]	; (801e86c <_ZN12LWIPClientIO13connectClientEv+0xd8>)
 801e85c:	4804      	ldr	r0, [pc, #16]	; (801e870 <_ZN12LWIPClientIO13connectClientEv+0xdc>)
 801e85e:	f7fe fb24 	bl	801ceaa <_ZN7Console6printfEPKcz>


	return 0;
 801e862:	2300      	movs	r3, #0
}
 801e864:	4618      	mov	r0, r3
 801e866:	3714      	adds	r7, #20
 801e868:	46bd      	mov	sp, r7
 801e86a:	bd90      	pop	{r4, r7, pc}
 801e86c:	08026f48 	.word	0x08026f48
 801e870:	240407b0 	.word	0x240407b0

0801e874 <_ZN12LWIPClientIO16disconnectClientEv>:
/*
 * Disconnects the driver instance.
 * In particular, this function resets the IODriver to an initial state and closes all used IO resources.
 * Make sure the disconnect member function is only called in the reception thread.
 */
void LWIPClientIO::disconnectClient() {
 801e874:	b580      	push	{r7, lr}
 801e876:	b082      	sub	sp, #8
 801e878:	af00      	add	r7, sp, #0
 801e87a:	6078      	str	r0, [r7, #4]
	if(connected) {
 801e87c:	687b      	ldr	r3, [r7, #4]
 801e87e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801e882:	2b00      	cmp	r3, #0
 801e884:	d011      	beq.n	801e8aa <_ZN12LWIPClientIO16disconnectClientEv+0x36>
		this->connected = false;
 801e886:	687b      	ldr	r3, [r7, #4]
 801e888:	2200      	movs	r2, #0
 801e88a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		closeSocket();
 801e88e:	6878      	ldr	r0, [r7, #4]
 801e890:	f000 f814 	bl	801e8bc <_ZN12LWIPClientIO11closeSocketEv>
		console.printf("[RoCo] [Client@%d] Client disconnected\r\n", ntohs(address.sin_port));
 801e894:	687b      	ldr	r3, [r7, #4]
 801e896:	8bdb      	ldrh	r3, [r3, #30]
 801e898:	4618      	mov	r0, r3
 801e89a:	f7f1 fabd 	bl	800fe18 <lwip_htons>
 801e89e:	4603      	mov	r3, r0
 801e8a0:	461a      	mov	r2, r3
 801e8a2:	4904      	ldr	r1, [pc, #16]	; (801e8b4 <_ZN12LWIPClientIO16disconnectClientEv+0x40>)
 801e8a4:	4804      	ldr	r0, [pc, #16]	; (801e8b8 <_ZN12LWIPClientIO16disconnectClientEv+0x44>)
 801e8a6:	f7fe fb00 	bl	801ceaa <_ZN7Console6printfEPKcz>
	}
}
 801e8aa:	bf00      	nop
 801e8ac:	3708      	adds	r7, #8
 801e8ae:	46bd      	mov	sp, r7
 801e8b0:	bd80      	pop	{r7, pc}
 801e8b2:	bf00      	nop
 801e8b4:	08026f70 	.word	0x08026f70
 801e8b8:	240407b0 	.word	0x240407b0

0801e8bc <_ZN12LWIPClientIO11closeSocketEv>:

/*
 * Closes all used IO resources
 */
void LWIPClientIO::closeSocket() {
 801e8bc:	b580      	push	{r7, lr}
 801e8be:	b082      	sub	sp, #8
 801e8c0:	af00      	add	r7, sp, #0
 801e8c2:	6078      	str	r0, [r7, #4]
	lwip_close(socket_id);
 801e8c4:	687b      	ldr	r3, [r7, #4]
 801e8c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801e8c8:	4618      	mov	r0, r3
 801e8ca:	f7f6 f81b 	bl	8014904 <lwip_close>
}
 801e8ce:	bf00      	nop
 801e8d0:	3708      	adds	r7, #8
 801e8d2:	46bd      	mov	sp, r7
 801e8d4:	bd80      	pop	{r7, pc}
	...

0801e8d8 <_ZN12LWIPClientIO6updateEv>:

/*
 * Processes input from the server and passes it to the reception handler.
 */
void LWIPClientIO::update() {
 801e8d8:	b580      	push	{r7, lr}
 801e8da:	b084      	sub	sp, #16
 801e8dc:	af00      	add	r7, sp, #0
 801e8de:	6078      	str	r0, [r7, #4]
	if(connected) {
 801e8e0:	687b      	ldr	r3, [r7, #4]
 801e8e2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801e8e6:	2b00      	cmp	r3, #0
 801e8e8:	d04c      	beq.n	801e984 <_ZN12LWIPClientIO6updateEv+0xac>

		//receive buffer
		static uint8_t buffer[256];

		// New data from client
		if((result = lwip_recv(socket_id, buffer, sizeof(buffer), 0)) >= 0) {
 801e8ea:	687b      	ldr	r3, [r7, #4]
 801e8ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801e8ee:	4618      	mov	r0, r3
 801e8f0:	2300      	movs	r3, #0
 801e8f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 801e8f6:	4925      	ldr	r1, [pc, #148]	; (801e98c <_ZN12LWIPClientIO6updateEv+0xb4>)
 801e8f8:	f7f6 fbf2 	bl	80150e0 <lwip_recv>
 801e8fc:	60f8      	str	r0, [r7, #12]
 801e8fe:	68fb      	ldr	r3, [r7, #12]
 801e900:	43db      	mvns	r3, r3
 801e902:	0fdb      	lsrs	r3, r3, #31
 801e904:	b2db      	uxtb	r3, r3
 801e906:	2b00      	cmp	r3, #0
 801e908:	d03c      	beq.n	801e984 <_ZN12LWIPClientIO6updateEv+0xac>
			if(result != 0) {
 801e90a:	68fb      	ldr	r3, [r7, #12]
 801e90c:	2b00      	cmp	r3, #0
 801e90e:	d02a      	beq.n	801e966 <_ZN12LWIPClientIO6updateEv+0x8e>
				if(receiver != nullptr) {
 801e910:	687b      	ldr	r3, [r7, #4]
 801e912:	3334      	adds	r3, #52	; 0x34
 801e914:	2100      	movs	r1, #0
 801e916:	4618      	mov	r0, r3
 801e918:	f000 f8b1 	bl	801ea7e <_ZStneIvJhPhmEEbRKSt8functionIFT_DpT0_EEDn>
 801e91c:	4603      	mov	r3, r0
 801e91e:	2b00      	cmp	r3, #0
 801e920:	d030      	beq.n	801e984 <_ZN12LWIPClientIO6updateEv+0xac>
					if(ntohs(address.sin_port) == PORT_B) {
 801e922:	687b      	ldr	r3, [r7, #4]
 801e924:	8bdb      	ldrh	r3, [r3, #30]
 801e926:	4618      	mov	r0, r3
 801e928:	f7f1 fa76 	bl	800fe18 <lwip_htons>
 801e92c:	4603      	mov	r3, r0
 801e92e:	461a      	mov	r2, r3
 801e930:	f24a 63ab 	movw	r3, #42667	; 0xa6ab
 801e934:	429a      	cmp	r2, r3
 801e936:	bf0c      	ite	eq
 801e938:	2301      	moveq	r3, #1
 801e93a:	2300      	movne	r3, #0
 801e93c:	b2db      	uxtb	r3, r3
 801e93e:	2b00      	cmp	r3, #0
 801e940:	d008      	beq.n	801e954 <_ZN12LWIPClientIO6updateEv+0x7c>
						receiver(0b10000000, buffer, result); // Sender ID marked as external
 801e942:	687b      	ldr	r3, [r7, #4]
 801e944:	f103 0034 	add.w	r0, r3, #52	; 0x34
 801e948:	68fb      	ldr	r3, [r7, #12]
 801e94a:	4a10      	ldr	r2, [pc, #64]	; (801e98c <_ZN12LWIPClientIO6updateEv+0xb4>)
 801e94c:	2180      	movs	r1, #128	; 0x80
 801e94e:	f000 f8a3 	bl	801ea98 <_ZNKSt8functionIFvhPhmEEclEhS0_m>
				this->connected = false;
				// Do not decrement the num_sockets field since our IDs are not linear
			}
		}
	}
}
 801e952:	e017      	b.n	801e984 <_ZN12LWIPClientIO6updateEv+0xac>
						receiver(0b11000000, buffer, result); // Sender ID marked as internal
 801e954:	687b      	ldr	r3, [r7, #4]
 801e956:	f103 0034 	add.w	r0, r3, #52	; 0x34
 801e95a:	68fb      	ldr	r3, [r7, #12]
 801e95c:	4a0b      	ldr	r2, [pc, #44]	; (801e98c <_ZN12LWIPClientIO6updateEv+0xb4>)
 801e95e:	21c0      	movs	r1, #192	; 0xc0
 801e960:	f000 f89a 	bl	801ea98 <_ZNKSt8functionIFvhPhmEEclEhS0_m>
}
 801e964:	e00e      	b.n	801e984 <_ZN12LWIPClientIO6updateEv+0xac>
				console.printf("[RoCo] [Client@%d] Client disconnected by server\r\n", ntohs(address.sin_port));
 801e966:	687b      	ldr	r3, [r7, #4]
 801e968:	8bdb      	ldrh	r3, [r3, #30]
 801e96a:	4618      	mov	r0, r3
 801e96c:	f7f1 fa54 	bl	800fe18 <lwip_htons>
 801e970:	4603      	mov	r3, r0
 801e972:	461a      	mov	r2, r3
 801e974:	4906      	ldr	r1, [pc, #24]	; (801e990 <_ZN12LWIPClientIO6updateEv+0xb8>)
 801e976:	4807      	ldr	r0, [pc, #28]	; (801e994 <_ZN12LWIPClientIO6updateEv+0xbc>)
 801e978:	f7fe fa97 	bl	801ceaa <_ZN7Console6printfEPKcz>
				this->connected = false;
 801e97c:	687b      	ldr	r3, [r7, #4]
 801e97e:	2200      	movs	r2, #0
 801e980:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
}
 801e984:	bf00      	nop
 801e986:	3710      	adds	r7, #16
 801e988:	46bd      	mov	sp, r7
 801e98a:	bd80      	pop	{r7, pc}
 801e98c:	240408b8 	.word	0x240408b8
 801e990:	08026f9c 	.word	0x08026f9c
 801e994:	240407b0 	.word	0x240407b0

0801e998 <_ZN12LWIPClientIO7receiveERKSt8functionIFvhPhmEE>:

/*
 * Sets the receiver callback function
 */
void LWIPClientIO::receive(const std::function<void (uint8_t sender_id, uint8_t* buffer, uint32_t length)> &receiver) {
 801e998:	b580      	push	{r7, lr}
 801e99a:	b082      	sub	sp, #8
 801e99c:	af00      	add	r7, sp, #0
 801e99e:	6078      	str	r0, [r7, #4]
 801e9a0:	6039      	str	r1, [r7, #0]
	this->receiver = receiver;
 801e9a2:	687b      	ldr	r3, [r7, #4]
 801e9a4:	3334      	adds	r3, #52	; 0x34
 801e9a6:	6839      	ldr	r1, [r7, #0]
 801e9a8:	4618      	mov	r0, r3
 801e9aa:	f7fe fcab 	bl	801d304 <_ZNSt8functionIFvhPhmEEaSERKS2_>
}
 801e9ae:	bf00      	nop
 801e9b0:	3708      	adds	r7, #8
 801e9b2:	46bd      	mov	sp, r7
 801e9b4:	bd80      	pop	{r7, pc}
	...

0801e9b8 <_ZN12LWIPClientIO8transmitEPhm>:

/*
 * Transmits the given data to the server
 * Warning: this function must be thread safe in a multithreaded environment
 */
void LWIPClientIO::transmit(uint8_t* buffer, uint32_t length) {
 801e9b8:	b580      	push	{r7, lr}
 801e9ba:	b086      	sub	sp, #24
 801e9bc:	af00      	add	r7, sp, #0
 801e9be:	60f8      	str	r0, [r7, #12]
 801e9c0:	60b9      	str	r1, [r7, #8]
 801e9c2:	607a      	str	r2, [r7, #4]
	if(connected) {
 801e9c4:	68fb      	ldr	r3, [r7, #12]
 801e9c6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801e9ca:	2b00      	cmp	r3, #0
 801e9cc:	d027      	beq.n	801ea1e <_ZN12LWIPClientIO8transmitEPhm+0x66>
		int32_t result;

		while((result = lwip_send(socket_id, buffer, length, 0)) > 0) {
 801e9ce:	68fb      	ldr	r3, [r7, #12]
 801e9d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801e9d2:	4618      	mov	r0, r3
 801e9d4:	2300      	movs	r3, #0
 801e9d6:	687a      	ldr	r2, [r7, #4]
 801e9d8:	68b9      	ldr	r1, [r7, #8]
 801e9da:	f7f6 fb97 	bl	801510c <lwip_send>
 801e9de:	6178      	str	r0, [r7, #20]
 801e9e0:	697b      	ldr	r3, [r7, #20]
 801e9e2:	2b00      	cmp	r3, #0
 801e9e4:	bfcc      	ite	gt
 801e9e6:	2301      	movgt	r3, #1
 801e9e8:	2300      	movle	r3, #0
 801e9ea:	b2db      	uxtb	r3, r3
 801e9ec:	2b00      	cmp	r3, #0
 801e9ee:	d004      	beq.n	801e9fa <_ZN12LWIPClientIO8transmitEPhm+0x42>
			length -= result;
 801e9f0:	697b      	ldr	r3, [r7, #20]
 801e9f2:	687a      	ldr	r2, [r7, #4]
 801e9f4:	1ad3      	subs	r3, r2, r3
 801e9f6:	607b      	str	r3, [r7, #4]
		while((result = lwip_send(socket_id, buffer, length, 0)) > 0) {
 801e9f8:	e7e9      	b.n	801e9ce <_ZN12LWIPClientIO8transmitEPhm+0x16>
		}

		if(length != 0) {
 801e9fa:	687b      	ldr	r3, [r7, #4]
 801e9fc:	2b00      	cmp	r3, #0
 801e9fe:	d00e      	beq.n	801ea1e <_ZN12LWIPClientIO8transmitEPhm+0x66>
			console.printf("[RoCo] [Client@%d] Client disconnected by server\r\n", ntohs(address.sin_port));
 801ea00:	68fb      	ldr	r3, [r7, #12]
 801ea02:	8bdb      	ldrh	r3, [r3, #30]
 801ea04:	4618      	mov	r0, r3
 801ea06:	f7f1 fa07 	bl	800fe18 <lwip_htons>
 801ea0a:	4603      	mov	r3, r0
 801ea0c:	461a      	mov	r2, r3
 801ea0e:	4906      	ldr	r1, [pc, #24]	; (801ea28 <_ZN12LWIPClientIO8transmitEPhm+0x70>)
 801ea10:	4806      	ldr	r0, [pc, #24]	; (801ea2c <_ZN12LWIPClientIO8transmitEPhm+0x74>)
 801ea12:	f7fe fa4a 	bl	801ceaa <_ZN7Console6printfEPKcz>
			this->connected = false;
 801ea16:	68fb      	ldr	r3, [r7, #12]
 801ea18:	2200      	movs	r2, #0
 801ea1a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		}
	}
}
 801ea1e:	bf00      	nop
 801ea20:	3718      	adds	r7, #24
 801ea22:	46bd      	mov	sp, r7
 801ea24:	bd80      	pop	{r7, pc}
 801ea26:	bf00      	nop
 801ea28:	08026f9c 	.word	0x08026f9c
 801ea2c:	240407b0 	.word	0x240407b0

0801ea30 <_ZNSt8functionIFvhPhmEEC1Ev>:
      function() noexcept
 801ea30:	b580      	push	{r7, lr}
 801ea32:	b082      	sub	sp, #8
 801ea34:	af00      	add	r7, sp, #0
 801ea36:	6078      	str	r0, [r7, #4]
      : _Function_base() { }
 801ea38:	687b      	ldr	r3, [r7, #4]
 801ea3a:	4618      	mov	r0, r3
 801ea3c:	f7fe fab3 	bl	801cfa6 <_ZNSt14_Function_baseC1Ev>
 801ea40:	687b      	ldr	r3, [r7, #4]
 801ea42:	4618      	mov	r0, r3
 801ea44:	3708      	adds	r7, #8
 801ea46:	46bd      	mov	sp, r7
 801ea48:	bd80      	pop	{r7, pc}

0801ea4a <_ZNSt8functionIFvhPhmEEaSEDn>:
      operator=(nullptr_t) noexcept
 801ea4a:	b580      	push	{r7, lr}
 801ea4c:	b082      	sub	sp, #8
 801ea4e:	af00      	add	r7, sp, #0
 801ea50:	6078      	str	r0, [r7, #4]
 801ea52:	6039      	str	r1, [r7, #0]
	if (_M_manager)
 801ea54:	687b      	ldr	r3, [r7, #4]
 801ea56:	689b      	ldr	r3, [r3, #8]
 801ea58:	2b00      	cmp	r3, #0
 801ea5a:	d00b      	beq.n	801ea74 <_ZNSt8functionIFvhPhmEEaSEDn+0x2a>
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
 801ea5c:	687b      	ldr	r3, [r7, #4]
 801ea5e:	689b      	ldr	r3, [r3, #8]
 801ea60:	6878      	ldr	r0, [r7, #4]
 801ea62:	6879      	ldr	r1, [r7, #4]
 801ea64:	2203      	movs	r2, #3
 801ea66:	4798      	blx	r3
	    _M_manager = nullptr;
 801ea68:	687b      	ldr	r3, [r7, #4]
 801ea6a:	2200      	movs	r2, #0
 801ea6c:	609a      	str	r2, [r3, #8]
	    _M_invoker = nullptr;
 801ea6e:	687b      	ldr	r3, [r7, #4]
 801ea70:	2200      	movs	r2, #0
 801ea72:	60da      	str	r2, [r3, #12]
	return *this;
 801ea74:	687b      	ldr	r3, [r7, #4]
      }
 801ea76:	4618      	mov	r0, r3
 801ea78:	3708      	adds	r7, #8
 801ea7a:	46bd      	mov	sp, r7
 801ea7c:	bd80      	pop	{r7, pc}

0801ea7e <_ZStneIvJhPhmEEbRKSt8functionIFT_DpT0_EEDn>:
   *
   *  This function will not throw an %exception.
   */
  template<typename _Res, typename... _Args>
    inline bool
    operator!=(const function<_Res(_Args...)>& __f, nullptr_t) noexcept
 801ea7e:	b580      	push	{r7, lr}
 801ea80:	b082      	sub	sp, #8
 801ea82:	af00      	add	r7, sp, #0
 801ea84:	6078      	str	r0, [r7, #4]
 801ea86:	6039      	str	r1, [r7, #0]
    { return static_cast<bool>(__f); }
 801ea88:	6878      	ldr	r0, [r7, #4]
 801ea8a:	f7fe fc56 	bl	801d33a <_ZNKSt8functionIFvhPhmEEcvbEv>
 801ea8e:	4603      	mov	r3, r0
 801ea90:	4618      	mov	r0, r3
 801ea92:	3708      	adds	r7, #8
 801ea94:	46bd      	mov	sp, r7
 801ea96:	bd80      	pop	{r7, pc}

0801ea98 <_ZNKSt8functionIFvhPhmEEclEhS0_m>:
    function<_Res(_ArgTypes...)>::
 801ea98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ea9c:	b084      	sub	sp, #16
 801ea9e:	af00      	add	r7, sp, #0
 801eaa0:	60f8      	str	r0, [r7, #12]
 801eaa2:	607a      	str	r2, [r7, #4]
 801eaa4:	603b      	str	r3, [r7, #0]
 801eaa6:	460b      	mov	r3, r1
 801eaa8:	72fb      	strb	r3, [r7, #11]
      if (_M_empty())
 801eaaa:	68fb      	ldr	r3, [r7, #12]
 801eaac:	4618      	mov	r0, r3
 801eaae:	f7fe fa9b 	bl	801cfe8 <_ZNKSt14_Function_base8_M_emptyEv>
 801eab2:	4603      	mov	r3, r0
 801eab4:	2b00      	cmp	r3, #0
 801eab6:	d001      	beq.n	801eabc <_ZNKSt8functionIFvhPhmEEclEhS0_m+0x24>
	__throw_bad_function_call();
 801eab8:	f001 fe74 	bl	80207a4 <_ZSt25__throw_bad_function_callv>
      return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 801eabc:	68fb      	ldr	r3, [r7, #12]
 801eabe:	68dc      	ldr	r4, [r3, #12]
 801eac0:	68fd      	ldr	r5, [r7, #12]
 801eac2:	f107 030b 	add.w	r3, r7, #11
 801eac6:	4618      	mov	r0, r3
 801eac8:	f7ff f8e1 	bl	801dc8e <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 801eacc:	4606      	mov	r6, r0
 801eace:	1d3b      	adds	r3, r7, #4
 801ead0:	4618      	mov	r0, r3
 801ead2:	f7ff f8e7 	bl	801dca4 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 801ead6:	4680      	mov	r8, r0
 801ead8:	463b      	mov	r3, r7
 801eada:	4618      	mov	r0, r3
 801eadc:	f7ff f8ed 	bl	801dcba <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 801eae0:	4603      	mov	r3, r0
 801eae2:	4642      	mov	r2, r8
 801eae4:	4631      	mov	r1, r6
 801eae6:	4628      	mov	r0, r5
 801eae8:	47a0      	blx	r4
 801eaea:	bf00      	nop
    }
 801eaec:	3710      	adds	r7, #16
 801eaee:	46bd      	mov	sp, r7
 801eaf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801eaf4 <_ZNKSt9type_info4nameEv>:
     *  the runtime-mandated type_info structures in the new-abi.  */
    virtual ~type_info();

    /** Returns an @e implementation-defined byte string; this is not
     *  portable between compilers!  */
    const char* name() const _GLIBCXX_NOEXCEPT
 801eaf4:	b480      	push	{r7}
 801eaf6:	b083      	sub	sp, #12
 801eaf8:	af00      	add	r7, sp, #0
 801eafa:	6078      	str	r0, [r7, #4]
    { return __name[0] == '*' ? __name + 1 : __name; }
 801eafc:	687b      	ldr	r3, [r7, #4]
 801eafe:	685b      	ldr	r3, [r3, #4]
 801eb00:	781b      	ldrb	r3, [r3, #0]
 801eb02:	2b2a      	cmp	r3, #42	; 0x2a
 801eb04:	d103      	bne.n	801eb0e <_ZNKSt9type_info4nameEv+0x1a>
 801eb06:	687b      	ldr	r3, [r7, #4]
 801eb08:	685b      	ldr	r3, [r3, #4]
 801eb0a:	3301      	adds	r3, #1
 801eb0c:	e001      	b.n	801eb12 <_ZNKSt9type_info4nameEv+0x1e>
 801eb0e:	687b      	ldr	r3, [r7, #4]
 801eb10:	685b      	ldr	r3, [r3, #4]
 801eb12:	4618      	mov	r0, r3
 801eb14:	370c      	adds	r7, #12
 801eb16:	46bd      	mov	sp, r7
 801eb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 801eb1c:	4770      	bx	lr
	...

0801eb20 <_ZNKSt9type_info9hash_codeEv>:
#endif
    bool operator!=(const type_info& __arg) const _GLIBCXX_NOEXCEPT
    { return !operator==(__arg); }

#if __cplusplus >= 201103L
    size_t hash_code() const noexcept
 801eb20:	b590      	push	{r4, r7, lr}
 801eb22:	b083      	sub	sp, #12
 801eb24:	af00      	add	r7, sp, #0
 801eb26:	6078      	str	r0, [r7, #4]
    {
#  if !__GXX_MERGED_TYPEINFO_NAMES
      return _Hash_bytes(name(), __builtin_strlen(name()),
 801eb28:	6878      	ldr	r0, [r7, #4]
 801eb2a:	f7ff ffe3 	bl	801eaf4 <_ZNKSt9type_info4nameEv>
 801eb2e:	4604      	mov	r4, r0
 801eb30:	6878      	ldr	r0, [r7, #4]
 801eb32:	f7ff ffdf 	bl	801eaf4 <_ZNKSt9type_info4nameEv>
 801eb36:	4603      	mov	r3, r0
 801eb38:	4618      	mov	r0, r3
 801eb3a:	f7e1 fc2b 	bl	8000394 <strlen>
 801eb3e:	4603      	mov	r3, r0
			 static_cast<size_t>(0xc70f6907UL));
 801eb40:	4a04      	ldr	r2, [pc, #16]	; (801eb54 <_ZNKSt9type_info9hash_codeEv+0x34>)
 801eb42:	4619      	mov	r1, r3
 801eb44:	4620      	mov	r0, r4
 801eb46:	f001 fc35 	bl	80203b4 <_ZSt11_Hash_bytesPKvjj>
 801eb4a:	4603      	mov	r3, r0
#  else
      return reinterpret_cast<size_t>(__name);
#  endif
    }
 801eb4c:	4618      	mov	r0, r3
 801eb4e:	370c      	adds	r7, #12
 801eb50:	46bd      	mov	sp, r7
 801eb52:	bd90      	pop	{r4, r7, pc}
 801eb54:	c70f6907 	.word	0xc70f6907

0801eb58 <_ZN10MessageBus6defineI10PingPacketEEbh>:
 * Warning: this method is not thread-safe.
 */


// WARNING: using a hash as a UUID is a bad idea in general but it was to only way to get SWIG working.
template<typename T> bool MessageBus::define(uint8_t identifier) {
 801eb58:	b580      	push	{r7, lr}
 801eb5a:	b086      	sub	sp, #24
 801eb5c:	af00      	add	r7, sp, #0
 801eb5e:	6078      	str	r0, [r7, #4]
 801eb60:	460b      	mov	r3, r1
 801eb62:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 801eb64:	2308      	movs	r3, #8
 801eb66:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 801eb68:	4829      	ldr	r0, [pc, #164]	; (801ec10 <_ZN10MessageBus6defineI10PingPacketEEbh+0xb8>)
 801eb6a:	f7ff ffd9 	bl	801eb20 <_ZNKSt9type_info9hash_codeEv>
 801eb6e:	60f8      	str	r0, [r7, #12]

	uint32_t insertion_point = hash % 256;
 801eb70:	68fb      	ldr	r3, [r7, #12]
 801eb72:	b2db      	uxtb	r3, r3
 801eb74:	617b      	str	r3, [r7, #20]

	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 801eb76:	78fb      	ldrb	r3, [r7, #3]
 801eb78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801eb7c:	687a      	ldr	r2, [r7, #4]
 801eb7e:	00db      	lsls	r3, r3, #3
 801eb80:	4413      	add	r3, r2
 801eb82:	689b      	ldr	r3, [r3, #8]
 801eb84:	2b00      	cmp	r3, #0
 801eb86:	d001      	beq.n	801eb8c <_ZN10MessageBus6defineI10PingPacketEEbh+0x34>
		return false; // Packet ID already in use
 801eb88:	2300      	movs	r3, #0
 801eb8a:	e03c      	b.n	801ec06 <_ZN10MessageBus6defineI10PingPacketEEbh+0xae>
	}

	if(struct_size > max_packet_size) {
 801eb8c:	693b      	ldr	r3, [r7, #16]
 801eb8e:	2bff      	cmp	r3, #255	; 0xff
 801eb90:	d901      	bls.n	801eb96 <_ZN10MessageBus6defineI10PingPacketEEbh+0x3e>
		return false; // Packet size too large
 801eb92:	2300      	movs	r3, #0
 801eb94:	e037      	b.n	801ec06 <_ZN10MessageBus6defineI10PingPacketEEbh+0xae>
	}

	while(definitions_by_type[insertion_point] != nullptr) {
 801eb96:	687a      	ldr	r2, [r7, #4]
 801eb98:	697b      	ldr	r3, [r7, #20]
 801eb9a:	3380      	adds	r3, #128	; 0x80
 801eb9c:	009b      	lsls	r3, r3, #2
 801eb9e:	4413      	add	r3, r2
 801eba0:	685b      	ldr	r3, [r3, #4]
 801eba2:	2b00      	cmp	r3, #0
 801eba4:	d015      	beq.n	801ebd2 <_ZN10MessageBus6defineI10PingPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 801eba6:	687a      	ldr	r2, [r7, #4]
 801eba8:	697b      	ldr	r3, [r7, #20]
 801ebaa:	3380      	adds	r3, #128	; 0x80
 801ebac:	009b      	lsls	r3, r3, #2
 801ebae:	4413      	add	r3, r2
 801ebb0:	685b      	ldr	r3, [r3, #4]
 801ebb2:	685b      	ldr	r3, [r3, #4]
 801ebb4:	68fa      	ldr	r2, [r7, #12]
 801ebb6:	429a      	cmp	r2, r3
 801ebb8:	d101      	bne.n	801ebbe <_ZN10MessageBus6defineI10PingPacketEEbh+0x66>
			return false; // Packet type already defined
 801ebba:	2300      	movs	r3, #0
 801ebbc:	e023      	b.n	801ec06 <_ZN10MessageBus6defineI10PingPacketEEbh+0xae>
		}

		insertion_point++;
 801ebbe:	697b      	ldr	r3, [r7, #20]
 801ebc0:	3301      	adds	r3, #1
 801ebc2:	617b      	str	r3, [r7, #20]

		if(insertion_point == 256) {
 801ebc4:	697b      	ldr	r3, [r7, #20]
 801ebc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801ebca:	d1e4      	bne.n	801eb96 <_ZN10MessageBus6defineI10PingPacketEEbh+0x3e>
			insertion_point = 0;
 801ebcc:	2300      	movs	r3, #0
 801ebce:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 801ebd0:	e7e1      	b.n	801eb96 <_ZN10MessageBus6defineI10PingPacketEEbh+0x3e>
		}
	}

	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 801ebd2:	78fb      	ldrb	r3, [r7, #3]
 801ebd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801ebd8:	00db      	lsls	r3, r3, #3
 801ebda:	687a      	ldr	r2, [r7, #4]
 801ebdc:	4413      	add	r3, r2
 801ebde:	3304      	adds	r3, #4
 801ebe0:	60bb      	str	r3, [r7, #8]

	def->id = identifier;
 801ebe2:	68bb      	ldr	r3, [r7, #8]
 801ebe4:	78fa      	ldrb	r2, [r7, #3]
 801ebe6:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 801ebe8:	693b      	ldr	r3, [r7, #16]
 801ebea:	b2da      	uxtb	r2, r3
 801ebec:	68bb      	ldr	r3, [r7, #8]
 801ebee:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 801ebf0:	68bb      	ldr	r3, [r7, #8]
 801ebf2:	68fa      	ldr	r2, [r7, #12]
 801ebf4:	605a      	str	r2, [r3, #4]

	definitions_by_type[insertion_point] = def;
 801ebf6:	687a      	ldr	r2, [r7, #4]
 801ebf8:	697b      	ldr	r3, [r7, #20]
 801ebfa:	3380      	adds	r3, #128	; 0x80
 801ebfc:	009b      	lsls	r3, r3, #2
 801ebfe:	4413      	add	r3, r2
 801ec00:	68ba      	ldr	r2, [r7, #8]
 801ec02:	605a      	str	r2, [r3, #4]

	return true;
 801ec04:	2301      	movs	r3, #1
}
 801ec06:	4618      	mov	r0, r3
 801ec08:	3718      	adds	r7, #24
 801ec0a:	46bd      	mov	sp, r7
 801ec0c:	bd80      	pop	{r7, pc}
 801ec0e:	bf00      	nop
 801ec10:	08027598 	.word	0x08027598

0801ec14 <_ZN10MessageBus7forwardI10PingPacketEEbPS_>:
 *
 * Every time a packet matching to given type is received, forwards it to the other message bus.
 *
 * Warning: this method is not thread-safe.
 */
template<typename T> bool MessageBus::forward(MessageBus* bus) {
 801ec14:	b580      	push	{r7, lr}
 801ec16:	b086      	sub	sp, #24
 801ec18:	af00      	add	r7, sp, #0
 801ec1a:	6078      	str	r0, [r7, #4]
 801ec1c:	6039      	str	r1, [r7, #0]
	size_t hash = typeid(T).hash_code();
 801ec1e:	4814      	ldr	r0, [pc, #80]	; (801ec70 <_ZN10MessageBus7forwardI10PingPacketEEbPS_+0x5c>)
 801ec20:	f7ff ff7e 	bl	801eb20 <_ZNKSt9type_info9hash_codeEv>
 801ec24:	6178      	str	r0, [r7, #20]

	PacketDefinition* def = retrieve(hash);
 801ec26:	6979      	ldr	r1, [r7, #20]
 801ec28:	6878      	ldr	r0, [r7, #4]
 801ec2a:	f000 fd51 	bl	801f6d0 <_ZN10MessageBus8retrieveEj>
 801ec2e:	6138      	str	r0, [r7, #16]

	if(def != nullptr) {
 801ec30:	693b      	ldr	r3, [r7, #16]
 801ec32:	2b00      	cmp	r3, #0
 801ec34:	d017      	beq.n	801ec66 <_ZN10MessageBus7forwardI10PingPacketEEbPS_+0x52>
		uint8_t packetID = def->id;
 801ec36:	693b      	ldr	r3, [r7, #16]
 801ec38:	781b      	ldrb	r3, [r3, #0]
 801ec3a:	73fb      	strb	r3, [r7, #15]

		if(forwarders[packetID] != nullptr) {
 801ec3c:	7bfb      	ldrb	r3, [r7, #15]
 801ec3e:	687a      	ldr	r2, [r7, #4]
 801ec40:	f503 538e 	add.w	r3, r3, #4544	; 0x11c0
 801ec44:	009b      	lsls	r3, r3, #2
 801ec46:	4413      	add	r3, r2
 801ec48:	685b      	ldr	r3, [r3, #4]
 801ec4a:	2b00      	cmp	r3, #0
 801ec4c:	d001      	beq.n	801ec52 <_ZN10MessageBus7forwardI10PingPacketEEbPS_+0x3e>
			return false; // A handler is already registered for this packet type
 801ec4e:	2300      	movs	r3, #0
 801ec50:	e00a      	b.n	801ec68 <_ZN10MessageBus7forwardI10PingPacketEEbPS_+0x54>
		}

		forwarders[packetID] = bus;
 801ec52:	7bfb      	ldrb	r3, [r7, #15]
 801ec54:	687a      	ldr	r2, [r7, #4]
 801ec56:	f503 538e 	add.w	r3, r3, #4544	; 0x11c0
 801ec5a:	009b      	lsls	r3, r3, #2
 801ec5c:	4413      	add	r3, r2
 801ec5e:	683a      	ldr	r2, [r7, #0]
 801ec60:	605a      	str	r2, [r3, #4]

		return true;
 801ec62:	2301      	movs	r3, #1
 801ec64:	e000      	b.n	801ec68 <_ZN10MessageBus7forwardI10PingPacketEEbPS_+0x54>
	}

	return false;
 801ec66:	2300      	movs	r3, #0
}
 801ec68:	4618      	mov	r0, r3
 801ec6a:	3718      	adds	r7, #24
 801ec6c:	46bd      	mov	sp, r7
 801ec6e:	bd80      	pop	{r7, pc}
 801ec70:	08027598 	.word	0x08027598

0801ec74 <_ZN10MessageBus6defineI13RequestPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 801ec74:	b580      	push	{r7, lr}
 801ec76:	b086      	sub	sp, #24
 801ec78:	af00      	add	r7, sp, #0
 801ec7a:	6078      	str	r0, [r7, #4]
 801ec7c:	460b      	mov	r3, r1
 801ec7e:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 801ec80:	2308      	movs	r3, #8
 801ec82:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 801ec84:	4829      	ldr	r0, [pc, #164]	; (801ed2c <_ZN10MessageBus6defineI13RequestPacketEEbh+0xb8>)
 801ec86:	f7ff ff4b 	bl	801eb20 <_ZNKSt9type_info9hash_codeEv>
 801ec8a:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 801ec8c:	68fb      	ldr	r3, [r7, #12]
 801ec8e:	b2db      	uxtb	r3, r3
 801ec90:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 801ec92:	78fb      	ldrb	r3, [r7, #3]
 801ec94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801ec98:	687a      	ldr	r2, [r7, #4]
 801ec9a:	00db      	lsls	r3, r3, #3
 801ec9c:	4413      	add	r3, r2
 801ec9e:	689b      	ldr	r3, [r3, #8]
 801eca0:	2b00      	cmp	r3, #0
 801eca2:	d001      	beq.n	801eca8 <_ZN10MessageBus6defineI13RequestPacketEEbh+0x34>
		return false; // Packet ID already in use
 801eca4:	2300      	movs	r3, #0
 801eca6:	e03c      	b.n	801ed22 <_ZN10MessageBus6defineI13RequestPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 801eca8:	693b      	ldr	r3, [r7, #16]
 801ecaa:	2bff      	cmp	r3, #255	; 0xff
 801ecac:	d901      	bls.n	801ecb2 <_ZN10MessageBus6defineI13RequestPacketEEbh+0x3e>
		return false; // Packet size too large
 801ecae:	2300      	movs	r3, #0
 801ecb0:	e037      	b.n	801ed22 <_ZN10MessageBus6defineI13RequestPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 801ecb2:	687a      	ldr	r2, [r7, #4]
 801ecb4:	697b      	ldr	r3, [r7, #20]
 801ecb6:	3380      	adds	r3, #128	; 0x80
 801ecb8:	009b      	lsls	r3, r3, #2
 801ecba:	4413      	add	r3, r2
 801ecbc:	685b      	ldr	r3, [r3, #4]
 801ecbe:	2b00      	cmp	r3, #0
 801ecc0:	d015      	beq.n	801ecee <_ZN10MessageBus6defineI13RequestPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 801ecc2:	687a      	ldr	r2, [r7, #4]
 801ecc4:	697b      	ldr	r3, [r7, #20]
 801ecc6:	3380      	adds	r3, #128	; 0x80
 801ecc8:	009b      	lsls	r3, r3, #2
 801ecca:	4413      	add	r3, r2
 801eccc:	685b      	ldr	r3, [r3, #4]
 801ecce:	685b      	ldr	r3, [r3, #4]
 801ecd0:	68fa      	ldr	r2, [r7, #12]
 801ecd2:	429a      	cmp	r2, r3
 801ecd4:	d101      	bne.n	801ecda <_ZN10MessageBus6defineI13RequestPacketEEbh+0x66>
			return false; // Packet type already defined
 801ecd6:	2300      	movs	r3, #0
 801ecd8:	e023      	b.n	801ed22 <_ZN10MessageBus6defineI13RequestPacketEEbh+0xae>
		insertion_point++;
 801ecda:	697b      	ldr	r3, [r7, #20]
 801ecdc:	3301      	adds	r3, #1
 801ecde:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 801ece0:	697b      	ldr	r3, [r7, #20]
 801ece2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801ece6:	d1e4      	bne.n	801ecb2 <_ZN10MessageBus6defineI13RequestPacketEEbh+0x3e>
			insertion_point = 0;
 801ece8:	2300      	movs	r3, #0
 801ecea:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 801ecec:	e7e1      	b.n	801ecb2 <_ZN10MessageBus6defineI13RequestPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 801ecee:	78fb      	ldrb	r3, [r7, #3]
 801ecf0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801ecf4:	00db      	lsls	r3, r3, #3
 801ecf6:	687a      	ldr	r2, [r7, #4]
 801ecf8:	4413      	add	r3, r2
 801ecfa:	3304      	adds	r3, #4
 801ecfc:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 801ecfe:	68bb      	ldr	r3, [r7, #8]
 801ed00:	78fa      	ldrb	r2, [r7, #3]
 801ed02:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 801ed04:	693b      	ldr	r3, [r7, #16]
 801ed06:	b2da      	uxtb	r2, r3
 801ed08:	68bb      	ldr	r3, [r7, #8]
 801ed0a:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 801ed0c:	68bb      	ldr	r3, [r7, #8]
 801ed0e:	68fa      	ldr	r2, [r7, #12]
 801ed10:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 801ed12:	687a      	ldr	r2, [r7, #4]
 801ed14:	697b      	ldr	r3, [r7, #20]
 801ed16:	3380      	adds	r3, #128	; 0x80
 801ed18:	009b      	lsls	r3, r3, #2
 801ed1a:	4413      	add	r3, r2
 801ed1c:	68ba      	ldr	r2, [r7, #8]
 801ed1e:	605a      	str	r2, [r3, #4]
	return true;
 801ed20:	2301      	movs	r3, #1
}
 801ed22:	4618      	mov	r0, r3
 801ed24:	3718      	adds	r7, #24
 801ed26:	46bd      	mov	sp, r7
 801ed28:	bd80      	pop	{r7, pc}
 801ed2a:	bf00      	nop
 801ed2c:	08027580 	.word	0x08027580

0801ed30 <_ZN10MessageBus6defineI14ResponsePacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 801ed30:	b580      	push	{r7, lr}
 801ed32:	b086      	sub	sp, #24
 801ed34:	af00      	add	r7, sp, #0
 801ed36:	6078      	str	r0, [r7, #4]
 801ed38:	460b      	mov	r3, r1
 801ed3a:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 801ed3c:	2308      	movs	r3, #8
 801ed3e:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 801ed40:	4829      	ldr	r0, [pc, #164]	; (801ede8 <_ZN10MessageBus6defineI14ResponsePacketEEbh+0xb8>)
 801ed42:	f7ff feed 	bl	801eb20 <_ZNKSt9type_info9hash_codeEv>
 801ed46:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 801ed48:	68fb      	ldr	r3, [r7, #12]
 801ed4a:	b2db      	uxtb	r3, r3
 801ed4c:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 801ed4e:	78fb      	ldrb	r3, [r7, #3]
 801ed50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801ed54:	687a      	ldr	r2, [r7, #4]
 801ed56:	00db      	lsls	r3, r3, #3
 801ed58:	4413      	add	r3, r2
 801ed5a:	689b      	ldr	r3, [r3, #8]
 801ed5c:	2b00      	cmp	r3, #0
 801ed5e:	d001      	beq.n	801ed64 <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x34>
		return false; // Packet ID already in use
 801ed60:	2300      	movs	r3, #0
 801ed62:	e03c      	b.n	801edde <_ZN10MessageBus6defineI14ResponsePacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 801ed64:	693b      	ldr	r3, [r7, #16]
 801ed66:	2bff      	cmp	r3, #255	; 0xff
 801ed68:	d901      	bls.n	801ed6e <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x3e>
		return false; // Packet size too large
 801ed6a:	2300      	movs	r3, #0
 801ed6c:	e037      	b.n	801edde <_ZN10MessageBus6defineI14ResponsePacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 801ed6e:	687a      	ldr	r2, [r7, #4]
 801ed70:	697b      	ldr	r3, [r7, #20]
 801ed72:	3380      	adds	r3, #128	; 0x80
 801ed74:	009b      	lsls	r3, r3, #2
 801ed76:	4413      	add	r3, r2
 801ed78:	685b      	ldr	r3, [r3, #4]
 801ed7a:	2b00      	cmp	r3, #0
 801ed7c:	d015      	beq.n	801edaa <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 801ed7e:	687a      	ldr	r2, [r7, #4]
 801ed80:	697b      	ldr	r3, [r7, #20]
 801ed82:	3380      	adds	r3, #128	; 0x80
 801ed84:	009b      	lsls	r3, r3, #2
 801ed86:	4413      	add	r3, r2
 801ed88:	685b      	ldr	r3, [r3, #4]
 801ed8a:	685b      	ldr	r3, [r3, #4]
 801ed8c:	68fa      	ldr	r2, [r7, #12]
 801ed8e:	429a      	cmp	r2, r3
 801ed90:	d101      	bne.n	801ed96 <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x66>
			return false; // Packet type already defined
 801ed92:	2300      	movs	r3, #0
 801ed94:	e023      	b.n	801edde <_ZN10MessageBus6defineI14ResponsePacketEEbh+0xae>
		insertion_point++;
 801ed96:	697b      	ldr	r3, [r7, #20]
 801ed98:	3301      	adds	r3, #1
 801ed9a:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 801ed9c:	697b      	ldr	r3, [r7, #20]
 801ed9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801eda2:	d1e4      	bne.n	801ed6e <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x3e>
			insertion_point = 0;
 801eda4:	2300      	movs	r3, #0
 801eda6:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 801eda8:	e7e1      	b.n	801ed6e <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 801edaa:	78fb      	ldrb	r3, [r7, #3]
 801edac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801edb0:	00db      	lsls	r3, r3, #3
 801edb2:	687a      	ldr	r2, [r7, #4]
 801edb4:	4413      	add	r3, r2
 801edb6:	3304      	adds	r3, #4
 801edb8:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 801edba:	68bb      	ldr	r3, [r7, #8]
 801edbc:	78fa      	ldrb	r2, [r7, #3]
 801edbe:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 801edc0:	693b      	ldr	r3, [r7, #16]
 801edc2:	b2da      	uxtb	r2, r3
 801edc4:	68bb      	ldr	r3, [r7, #8]
 801edc6:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 801edc8:	68bb      	ldr	r3, [r7, #8]
 801edca:	68fa      	ldr	r2, [r7, #12]
 801edcc:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 801edce:	687a      	ldr	r2, [r7, #4]
 801edd0:	697b      	ldr	r3, [r7, #20]
 801edd2:	3380      	adds	r3, #128	; 0x80
 801edd4:	009b      	lsls	r3, r3, #2
 801edd6:	4413      	add	r3, r2
 801edd8:	68ba      	ldr	r2, [r7, #8]
 801edda:	605a      	str	r2, [r3, #4]
	return true;
 801eddc:	2301      	movs	r3, #1
}
 801edde:	4618      	mov	r0, r3
 801ede0:	3718      	adds	r7, #24
 801ede2:	46bd      	mov	sp, r7
 801ede4:	bd80      	pop	{r7, pc}
 801ede6:	bf00      	nop
 801ede8:	08027564 	.word	0x08027564

0801edec <_ZN10MessageBus6defineI14ProgressPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 801edec:	b580      	push	{r7, lr}
 801edee:	b086      	sub	sp, #24
 801edf0:	af00      	add	r7, sp, #0
 801edf2:	6078      	str	r0, [r7, #4]
 801edf4:	460b      	mov	r3, r1
 801edf6:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 801edf8:	2305      	movs	r3, #5
 801edfa:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 801edfc:	4829      	ldr	r0, [pc, #164]	; (801eea4 <_ZN10MessageBus6defineI14ProgressPacketEEbh+0xb8>)
 801edfe:	f7ff fe8f 	bl	801eb20 <_ZNKSt9type_info9hash_codeEv>
 801ee02:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 801ee04:	68fb      	ldr	r3, [r7, #12]
 801ee06:	b2db      	uxtb	r3, r3
 801ee08:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 801ee0a:	78fb      	ldrb	r3, [r7, #3]
 801ee0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801ee10:	687a      	ldr	r2, [r7, #4]
 801ee12:	00db      	lsls	r3, r3, #3
 801ee14:	4413      	add	r3, r2
 801ee16:	689b      	ldr	r3, [r3, #8]
 801ee18:	2b00      	cmp	r3, #0
 801ee1a:	d001      	beq.n	801ee20 <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x34>
		return false; // Packet ID already in use
 801ee1c:	2300      	movs	r3, #0
 801ee1e:	e03c      	b.n	801ee9a <_ZN10MessageBus6defineI14ProgressPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 801ee20:	693b      	ldr	r3, [r7, #16]
 801ee22:	2bff      	cmp	r3, #255	; 0xff
 801ee24:	d901      	bls.n	801ee2a <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x3e>
		return false; // Packet size too large
 801ee26:	2300      	movs	r3, #0
 801ee28:	e037      	b.n	801ee9a <_ZN10MessageBus6defineI14ProgressPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 801ee2a:	687a      	ldr	r2, [r7, #4]
 801ee2c:	697b      	ldr	r3, [r7, #20]
 801ee2e:	3380      	adds	r3, #128	; 0x80
 801ee30:	009b      	lsls	r3, r3, #2
 801ee32:	4413      	add	r3, r2
 801ee34:	685b      	ldr	r3, [r3, #4]
 801ee36:	2b00      	cmp	r3, #0
 801ee38:	d015      	beq.n	801ee66 <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 801ee3a:	687a      	ldr	r2, [r7, #4]
 801ee3c:	697b      	ldr	r3, [r7, #20]
 801ee3e:	3380      	adds	r3, #128	; 0x80
 801ee40:	009b      	lsls	r3, r3, #2
 801ee42:	4413      	add	r3, r2
 801ee44:	685b      	ldr	r3, [r3, #4]
 801ee46:	685b      	ldr	r3, [r3, #4]
 801ee48:	68fa      	ldr	r2, [r7, #12]
 801ee4a:	429a      	cmp	r2, r3
 801ee4c:	d101      	bne.n	801ee52 <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x66>
			return false; // Packet type already defined
 801ee4e:	2300      	movs	r3, #0
 801ee50:	e023      	b.n	801ee9a <_ZN10MessageBus6defineI14ProgressPacketEEbh+0xae>
		insertion_point++;
 801ee52:	697b      	ldr	r3, [r7, #20]
 801ee54:	3301      	adds	r3, #1
 801ee56:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 801ee58:	697b      	ldr	r3, [r7, #20]
 801ee5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801ee5e:	d1e4      	bne.n	801ee2a <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x3e>
			insertion_point = 0;
 801ee60:	2300      	movs	r3, #0
 801ee62:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 801ee64:	e7e1      	b.n	801ee2a <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 801ee66:	78fb      	ldrb	r3, [r7, #3]
 801ee68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801ee6c:	00db      	lsls	r3, r3, #3
 801ee6e:	687a      	ldr	r2, [r7, #4]
 801ee70:	4413      	add	r3, r2
 801ee72:	3304      	adds	r3, #4
 801ee74:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 801ee76:	68bb      	ldr	r3, [r7, #8]
 801ee78:	78fa      	ldrb	r2, [r7, #3]
 801ee7a:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 801ee7c:	693b      	ldr	r3, [r7, #16]
 801ee7e:	b2da      	uxtb	r2, r3
 801ee80:	68bb      	ldr	r3, [r7, #8]
 801ee82:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 801ee84:	68bb      	ldr	r3, [r7, #8]
 801ee86:	68fa      	ldr	r2, [r7, #12]
 801ee88:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 801ee8a:	687a      	ldr	r2, [r7, #4]
 801ee8c:	697b      	ldr	r3, [r7, #20]
 801ee8e:	3380      	adds	r3, #128	; 0x80
 801ee90:	009b      	lsls	r3, r3, #2
 801ee92:	4413      	add	r3, r2
 801ee94:	68ba      	ldr	r2, [r7, #8]
 801ee96:	605a      	str	r2, [r3, #4]
	return true;
 801ee98:	2301      	movs	r3, #1
}
 801ee9a:	4618      	mov	r0, r3
 801ee9c:	3718      	adds	r7, #24
 801ee9e:	46bd      	mov	sp, r7
 801eea0:	bd80      	pop	{r7, pc}
 801eea2:	bf00      	nop
 801eea4:	08027548 	.word	0x08027548

0801eea8 <_ZN10MessageBus6defineI10DataPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 801eea8:	b580      	push	{r7, lr}
 801eeaa:	b086      	sub	sp, #24
 801eeac:	af00      	add	r7, sp, #0
 801eeae:	6078      	str	r0, [r7, #4]
 801eeb0:	460b      	mov	r3, r1
 801eeb2:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 801eeb4:	2304      	movs	r3, #4
 801eeb6:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 801eeb8:	4829      	ldr	r0, [pc, #164]	; (801ef60 <_ZN10MessageBus6defineI10DataPacketEEbh+0xb8>)
 801eeba:	f7ff fe31 	bl	801eb20 <_ZNKSt9type_info9hash_codeEv>
 801eebe:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 801eec0:	68fb      	ldr	r3, [r7, #12]
 801eec2:	b2db      	uxtb	r3, r3
 801eec4:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 801eec6:	78fb      	ldrb	r3, [r7, #3]
 801eec8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801eecc:	687a      	ldr	r2, [r7, #4]
 801eece:	00db      	lsls	r3, r3, #3
 801eed0:	4413      	add	r3, r2
 801eed2:	689b      	ldr	r3, [r3, #8]
 801eed4:	2b00      	cmp	r3, #0
 801eed6:	d001      	beq.n	801eedc <_ZN10MessageBus6defineI10DataPacketEEbh+0x34>
		return false; // Packet ID already in use
 801eed8:	2300      	movs	r3, #0
 801eeda:	e03c      	b.n	801ef56 <_ZN10MessageBus6defineI10DataPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 801eedc:	693b      	ldr	r3, [r7, #16]
 801eede:	2bff      	cmp	r3, #255	; 0xff
 801eee0:	d901      	bls.n	801eee6 <_ZN10MessageBus6defineI10DataPacketEEbh+0x3e>
		return false; // Packet size too large
 801eee2:	2300      	movs	r3, #0
 801eee4:	e037      	b.n	801ef56 <_ZN10MessageBus6defineI10DataPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 801eee6:	687a      	ldr	r2, [r7, #4]
 801eee8:	697b      	ldr	r3, [r7, #20]
 801eeea:	3380      	adds	r3, #128	; 0x80
 801eeec:	009b      	lsls	r3, r3, #2
 801eeee:	4413      	add	r3, r2
 801eef0:	685b      	ldr	r3, [r3, #4]
 801eef2:	2b00      	cmp	r3, #0
 801eef4:	d015      	beq.n	801ef22 <_ZN10MessageBus6defineI10DataPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 801eef6:	687a      	ldr	r2, [r7, #4]
 801eef8:	697b      	ldr	r3, [r7, #20]
 801eefa:	3380      	adds	r3, #128	; 0x80
 801eefc:	009b      	lsls	r3, r3, #2
 801eefe:	4413      	add	r3, r2
 801ef00:	685b      	ldr	r3, [r3, #4]
 801ef02:	685b      	ldr	r3, [r3, #4]
 801ef04:	68fa      	ldr	r2, [r7, #12]
 801ef06:	429a      	cmp	r2, r3
 801ef08:	d101      	bne.n	801ef0e <_ZN10MessageBus6defineI10DataPacketEEbh+0x66>
			return false; // Packet type already defined
 801ef0a:	2300      	movs	r3, #0
 801ef0c:	e023      	b.n	801ef56 <_ZN10MessageBus6defineI10DataPacketEEbh+0xae>
		insertion_point++;
 801ef0e:	697b      	ldr	r3, [r7, #20]
 801ef10:	3301      	adds	r3, #1
 801ef12:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 801ef14:	697b      	ldr	r3, [r7, #20]
 801ef16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801ef1a:	d1e4      	bne.n	801eee6 <_ZN10MessageBus6defineI10DataPacketEEbh+0x3e>
			insertion_point = 0;
 801ef1c:	2300      	movs	r3, #0
 801ef1e:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 801ef20:	e7e1      	b.n	801eee6 <_ZN10MessageBus6defineI10DataPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 801ef22:	78fb      	ldrb	r3, [r7, #3]
 801ef24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801ef28:	00db      	lsls	r3, r3, #3
 801ef2a:	687a      	ldr	r2, [r7, #4]
 801ef2c:	4413      	add	r3, r2
 801ef2e:	3304      	adds	r3, #4
 801ef30:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 801ef32:	68bb      	ldr	r3, [r7, #8]
 801ef34:	78fa      	ldrb	r2, [r7, #3]
 801ef36:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 801ef38:	693b      	ldr	r3, [r7, #16]
 801ef3a:	b2da      	uxtb	r2, r3
 801ef3c:	68bb      	ldr	r3, [r7, #8]
 801ef3e:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 801ef40:	68bb      	ldr	r3, [r7, #8]
 801ef42:	68fa      	ldr	r2, [r7, #12]
 801ef44:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 801ef46:	687a      	ldr	r2, [r7, #4]
 801ef48:	697b      	ldr	r3, [r7, #20]
 801ef4a:	3380      	adds	r3, #128	; 0x80
 801ef4c:	009b      	lsls	r3, r3, #2
 801ef4e:	4413      	add	r3, r2
 801ef50:	68ba      	ldr	r2, [r7, #8]
 801ef52:	605a      	str	r2, [r3, #4]
	return true;
 801ef54:	2301      	movs	r3, #1
}
 801ef56:	4618      	mov	r0, r3
 801ef58:	3718      	adds	r7, #24
 801ef5a:	46bd      	mov	sp, r7
 801ef5c:	bd80      	pop	{r7, pc}
 801ef5e:	bf00      	nop
 801ef60:	08027530 	.word	0x08027530

0801ef64 <_ZN10MessageBus6defineI11ErrorPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 801ef64:	b580      	push	{r7, lr}
 801ef66:	b086      	sub	sp, #24
 801ef68:	af00      	add	r7, sp, #0
 801ef6a:	6078      	str	r0, [r7, #4]
 801ef6c:	460b      	mov	r3, r1
 801ef6e:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 801ef70:	2301      	movs	r3, #1
 801ef72:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 801ef74:	4829      	ldr	r0, [pc, #164]	; (801f01c <_ZN10MessageBus6defineI11ErrorPacketEEbh+0xb8>)
 801ef76:	f7ff fdd3 	bl	801eb20 <_ZNKSt9type_info9hash_codeEv>
 801ef7a:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 801ef7c:	68fb      	ldr	r3, [r7, #12]
 801ef7e:	b2db      	uxtb	r3, r3
 801ef80:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 801ef82:	78fb      	ldrb	r3, [r7, #3]
 801ef84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801ef88:	687a      	ldr	r2, [r7, #4]
 801ef8a:	00db      	lsls	r3, r3, #3
 801ef8c:	4413      	add	r3, r2
 801ef8e:	689b      	ldr	r3, [r3, #8]
 801ef90:	2b00      	cmp	r3, #0
 801ef92:	d001      	beq.n	801ef98 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x34>
		return false; // Packet ID already in use
 801ef94:	2300      	movs	r3, #0
 801ef96:	e03c      	b.n	801f012 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 801ef98:	693b      	ldr	r3, [r7, #16]
 801ef9a:	2bff      	cmp	r3, #255	; 0xff
 801ef9c:	d901      	bls.n	801efa2 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x3e>
		return false; // Packet size too large
 801ef9e:	2300      	movs	r3, #0
 801efa0:	e037      	b.n	801f012 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 801efa2:	687a      	ldr	r2, [r7, #4]
 801efa4:	697b      	ldr	r3, [r7, #20]
 801efa6:	3380      	adds	r3, #128	; 0x80
 801efa8:	009b      	lsls	r3, r3, #2
 801efaa:	4413      	add	r3, r2
 801efac:	685b      	ldr	r3, [r3, #4]
 801efae:	2b00      	cmp	r3, #0
 801efb0:	d015      	beq.n	801efde <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 801efb2:	687a      	ldr	r2, [r7, #4]
 801efb4:	697b      	ldr	r3, [r7, #20]
 801efb6:	3380      	adds	r3, #128	; 0x80
 801efb8:	009b      	lsls	r3, r3, #2
 801efba:	4413      	add	r3, r2
 801efbc:	685b      	ldr	r3, [r3, #4]
 801efbe:	685b      	ldr	r3, [r3, #4]
 801efc0:	68fa      	ldr	r2, [r7, #12]
 801efc2:	429a      	cmp	r2, r3
 801efc4:	d101      	bne.n	801efca <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x66>
			return false; // Packet type already defined
 801efc6:	2300      	movs	r3, #0
 801efc8:	e023      	b.n	801f012 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0xae>
		insertion_point++;
 801efca:	697b      	ldr	r3, [r7, #20]
 801efcc:	3301      	adds	r3, #1
 801efce:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 801efd0:	697b      	ldr	r3, [r7, #20]
 801efd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801efd6:	d1e4      	bne.n	801efa2 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x3e>
			insertion_point = 0;
 801efd8:	2300      	movs	r3, #0
 801efda:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 801efdc:	e7e1      	b.n	801efa2 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 801efde:	78fb      	ldrb	r3, [r7, #3]
 801efe0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801efe4:	00db      	lsls	r3, r3, #3
 801efe6:	687a      	ldr	r2, [r7, #4]
 801efe8:	4413      	add	r3, r2
 801efea:	3304      	adds	r3, #4
 801efec:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 801efee:	68bb      	ldr	r3, [r7, #8]
 801eff0:	78fa      	ldrb	r2, [r7, #3]
 801eff2:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 801eff4:	693b      	ldr	r3, [r7, #16]
 801eff6:	b2da      	uxtb	r2, r3
 801eff8:	68bb      	ldr	r3, [r7, #8]
 801effa:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 801effc:	68bb      	ldr	r3, [r7, #8]
 801effe:	68fa      	ldr	r2, [r7, #12]
 801f000:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 801f002:	687a      	ldr	r2, [r7, #4]
 801f004:	697b      	ldr	r3, [r7, #20]
 801f006:	3380      	adds	r3, #128	; 0x80
 801f008:	009b      	lsls	r3, r3, #2
 801f00a:	4413      	add	r3, r2
 801f00c:	68ba      	ldr	r2, [r7, #8]
 801f00e:	605a      	str	r2, [r3, #4]
	return true;
 801f010:	2301      	movs	r3, #1
}
 801f012:	4618      	mov	r0, r3
 801f014:	3718      	adds	r7, #24
 801f016:	46bd      	mov	sp, r7
 801f018:	bd80      	pop	{r7, pc}
 801f01a:	bf00      	nop
 801f01c:	08027518 	.word	0x08027518

0801f020 <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 801f020:	b580      	push	{r7, lr}
 801f022:	b086      	sub	sp, #24
 801f024:	af00      	add	r7, sp, #0
 801f026:	6078      	str	r0, [r7, #4]
 801f028:	460b      	mov	r3, r1
 801f02a:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 801f02c:	2308      	movs	r3, #8
 801f02e:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 801f030:	4829      	ldr	r0, [pc, #164]	; (801f0d8 <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0xb8>)
 801f032:	f7ff fd75 	bl	801eb20 <_ZNKSt9type_info9hash_codeEv>
 801f036:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 801f038:	68fb      	ldr	r3, [r7, #12]
 801f03a:	b2db      	uxtb	r3, r3
 801f03c:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 801f03e:	78fb      	ldrb	r3, [r7, #3]
 801f040:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f044:	687a      	ldr	r2, [r7, #4]
 801f046:	00db      	lsls	r3, r3, #3
 801f048:	4413      	add	r3, r2
 801f04a:	689b      	ldr	r3, [r3, #8]
 801f04c:	2b00      	cmp	r3, #0
 801f04e:	d001      	beq.n	801f054 <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x34>
		return false; // Packet ID already in use
 801f050:	2300      	movs	r3, #0
 801f052:	e03c      	b.n	801f0ce <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 801f054:	693b      	ldr	r3, [r7, #16]
 801f056:	2bff      	cmp	r3, #255	; 0xff
 801f058:	d901      	bls.n	801f05e <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x3e>
		return false; // Packet size too large
 801f05a:	2300      	movs	r3, #0
 801f05c:	e037      	b.n	801f0ce <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 801f05e:	687a      	ldr	r2, [r7, #4]
 801f060:	697b      	ldr	r3, [r7, #20]
 801f062:	3380      	adds	r3, #128	; 0x80
 801f064:	009b      	lsls	r3, r3, #2
 801f066:	4413      	add	r3, r2
 801f068:	685b      	ldr	r3, [r3, #4]
 801f06a:	2b00      	cmp	r3, #0
 801f06c:	d015      	beq.n	801f09a <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 801f06e:	687a      	ldr	r2, [r7, #4]
 801f070:	697b      	ldr	r3, [r7, #20]
 801f072:	3380      	adds	r3, #128	; 0x80
 801f074:	009b      	lsls	r3, r3, #2
 801f076:	4413      	add	r3, r2
 801f078:	685b      	ldr	r3, [r3, #4]
 801f07a:	685b      	ldr	r3, [r3, #4]
 801f07c:	68fa      	ldr	r2, [r7, #12]
 801f07e:	429a      	cmp	r2, r3
 801f080:	d101      	bne.n	801f086 <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x66>
			return false; // Packet type already defined
 801f082:	2300      	movs	r3, #0
 801f084:	e023      	b.n	801f0ce <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0xae>
		insertion_point++;
 801f086:	697b      	ldr	r3, [r7, #20]
 801f088:	3301      	adds	r3, #1
 801f08a:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 801f08c:	697b      	ldr	r3, [r7, #20]
 801f08e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f092:	d1e4      	bne.n	801f05e <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x3e>
			insertion_point = 0;
 801f094:	2300      	movs	r3, #0
 801f096:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 801f098:	e7e1      	b.n	801f05e <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 801f09a:	78fb      	ldrb	r3, [r7, #3]
 801f09c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f0a0:	00db      	lsls	r3, r3, #3
 801f0a2:	687a      	ldr	r2, [r7, #4]
 801f0a4:	4413      	add	r3, r2
 801f0a6:	3304      	adds	r3, #4
 801f0a8:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 801f0aa:	68bb      	ldr	r3, [r7, #8]
 801f0ac:	78fa      	ldrb	r2, [r7, #3]
 801f0ae:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 801f0b0:	693b      	ldr	r3, [r7, #16]
 801f0b2:	b2da      	uxtb	r2, r3
 801f0b4:	68bb      	ldr	r3, [r7, #8]
 801f0b6:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 801f0b8:	68bb      	ldr	r3, [r7, #8]
 801f0ba:	68fa      	ldr	r2, [r7, #12]
 801f0bc:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 801f0be:	687a      	ldr	r2, [r7, #4]
 801f0c0:	697b      	ldr	r3, [r7, #20]
 801f0c2:	3380      	adds	r3, #128	; 0x80
 801f0c4:	009b      	lsls	r3, r3, #2
 801f0c6:	4413      	add	r3, r2
 801f0c8:	68ba      	ldr	r2, [r7, #8]
 801f0ca:	605a      	str	r2, [r3, #4]
	return true;
 801f0cc:	2301      	movs	r3, #1
}
 801f0ce:	4618      	mov	r0, r3
 801f0d0:	3718      	adds	r7, #24
 801f0d2:	46bd      	mov	sp, r7
 801f0d4:	bd80      	pop	{r7, pc}
 801f0d6:	bf00      	nop
 801f0d8:	080274f4 	.word	0x080274f4

0801f0dc <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 801f0dc:	b580      	push	{r7, lr}
 801f0de:	b086      	sub	sp, #24
 801f0e0:	af00      	add	r7, sp, #0
 801f0e2:	6078      	str	r0, [r7, #4]
 801f0e4:	460b      	mov	r3, r1
 801f0e6:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 801f0e8:	2324      	movs	r3, #36	; 0x24
 801f0ea:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 801f0ec:	4829      	ldr	r0, [pc, #164]	; (801f194 <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0xb8>)
 801f0ee:	f7ff fd17 	bl	801eb20 <_ZNKSt9type_info9hash_codeEv>
 801f0f2:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 801f0f4:	68fb      	ldr	r3, [r7, #12]
 801f0f6:	b2db      	uxtb	r3, r3
 801f0f8:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 801f0fa:	78fb      	ldrb	r3, [r7, #3]
 801f0fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f100:	687a      	ldr	r2, [r7, #4]
 801f102:	00db      	lsls	r3, r3, #3
 801f104:	4413      	add	r3, r2
 801f106:	689b      	ldr	r3, [r3, #8]
 801f108:	2b00      	cmp	r3, #0
 801f10a:	d001      	beq.n	801f110 <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x34>
		return false; // Packet ID already in use
 801f10c:	2300      	movs	r3, #0
 801f10e:	e03c      	b.n	801f18a <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 801f110:	693b      	ldr	r3, [r7, #16]
 801f112:	2bff      	cmp	r3, #255	; 0xff
 801f114:	d901      	bls.n	801f11a <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x3e>
		return false; // Packet size too large
 801f116:	2300      	movs	r3, #0
 801f118:	e037      	b.n	801f18a <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 801f11a:	687a      	ldr	r2, [r7, #4]
 801f11c:	697b      	ldr	r3, [r7, #20]
 801f11e:	3380      	adds	r3, #128	; 0x80
 801f120:	009b      	lsls	r3, r3, #2
 801f122:	4413      	add	r3, r2
 801f124:	685b      	ldr	r3, [r3, #4]
 801f126:	2b00      	cmp	r3, #0
 801f128:	d015      	beq.n	801f156 <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 801f12a:	687a      	ldr	r2, [r7, #4]
 801f12c:	697b      	ldr	r3, [r7, #20]
 801f12e:	3380      	adds	r3, #128	; 0x80
 801f130:	009b      	lsls	r3, r3, #2
 801f132:	4413      	add	r3, r2
 801f134:	685b      	ldr	r3, [r3, #4]
 801f136:	685b      	ldr	r3, [r3, #4]
 801f138:	68fa      	ldr	r2, [r7, #12]
 801f13a:	429a      	cmp	r2, r3
 801f13c:	d101      	bne.n	801f142 <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x66>
			return false; // Packet type already defined
 801f13e:	2300      	movs	r3, #0
 801f140:	e023      	b.n	801f18a <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0xae>
		insertion_point++;
 801f142:	697b      	ldr	r3, [r7, #20]
 801f144:	3301      	adds	r3, #1
 801f146:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 801f148:	697b      	ldr	r3, [r7, #20]
 801f14a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f14e:	d1e4      	bne.n	801f11a <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x3e>
			insertion_point = 0;
 801f150:	2300      	movs	r3, #0
 801f152:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 801f154:	e7e1      	b.n	801f11a <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 801f156:	78fb      	ldrb	r3, [r7, #3]
 801f158:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f15c:	00db      	lsls	r3, r3, #3
 801f15e:	687a      	ldr	r2, [r7, #4]
 801f160:	4413      	add	r3, r2
 801f162:	3304      	adds	r3, #4
 801f164:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 801f166:	68bb      	ldr	r3, [r7, #8]
 801f168:	78fa      	ldrb	r2, [r7, #3]
 801f16a:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 801f16c:	693b      	ldr	r3, [r7, #16]
 801f16e:	b2da      	uxtb	r2, r3
 801f170:	68bb      	ldr	r3, [r7, #8]
 801f172:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 801f174:	68bb      	ldr	r3, [r7, #8]
 801f176:	68fa      	ldr	r2, [r7, #12]
 801f178:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 801f17a:	687a      	ldr	r2, [r7, #4]
 801f17c:	697b      	ldr	r3, [r7, #20]
 801f17e:	3380      	adds	r3, #128	; 0x80
 801f180:	009b      	lsls	r3, r3, #2
 801f182:	4413      	add	r3, r2
 801f184:	68ba      	ldr	r2, [r7, #8]
 801f186:	605a      	str	r2, [r3, #4]
	return true;
 801f188:	2301      	movs	r3, #1
}
 801f18a:	4618      	mov	r0, r3
 801f18c:	3718      	adds	r7, #24
 801f18e:	46bd      	mov	sp, r7
 801f190:	bd80      	pop	{r7, pc}
 801f192:	bf00      	nop
 801f194:	080274d0 	.word	0x080274d0

0801f198 <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 801f198:	b580      	push	{r7, lr}
 801f19a:	b086      	sub	sp, #24
 801f19c:	af00      	add	r7, sp, #0
 801f19e:	6078      	str	r0, [r7, #4]
 801f1a0:	460b      	mov	r3, r1
 801f1a2:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 801f1a4:	2305      	movs	r3, #5
 801f1a6:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 801f1a8:	4829      	ldr	r0, [pc, #164]	; (801f250 <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0xb8>)
 801f1aa:	f7ff fcb9 	bl	801eb20 <_ZNKSt9type_info9hash_codeEv>
 801f1ae:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 801f1b0:	68fb      	ldr	r3, [r7, #12]
 801f1b2:	b2db      	uxtb	r3, r3
 801f1b4:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 801f1b6:	78fb      	ldrb	r3, [r7, #3]
 801f1b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f1bc:	687a      	ldr	r2, [r7, #4]
 801f1be:	00db      	lsls	r3, r3, #3
 801f1c0:	4413      	add	r3, r2
 801f1c2:	689b      	ldr	r3, [r3, #8]
 801f1c4:	2b00      	cmp	r3, #0
 801f1c6:	d001      	beq.n	801f1cc <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0x34>
		return false; // Packet ID already in use
 801f1c8:	2300      	movs	r3, #0
 801f1ca:	e03c      	b.n	801f246 <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 801f1cc:	693b      	ldr	r3, [r7, #16]
 801f1ce:	2bff      	cmp	r3, #255	; 0xff
 801f1d0:	d901      	bls.n	801f1d6 <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0x3e>
		return false; // Packet size too large
 801f1d2:	2300      	movs	r3, #0
 801f1d4:	e037      	b.n	801f246 <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 801f1d6:	687a      	ldr	r2, [r7, #4]
 801f1d8:	697b      	ldr	r3, [r7, #20]
 801f1da:	3380      	adds	r3, #128	; 0x80
 801f1dc:	009b      	lsls	r3, r3, #2
 801f1de:	4413      	add	r3, r2
 801f1e0:	685b      	ldr	r3, [r3, #4]
 801f1e2:	2b00      	cmp	r3, #0
 801f1e4:	d015      	beq.n	801f212 <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 801f1e6:	687a      	ldr	r2, [r7, #4]
 801f1e8:	697b      	ldr	r3, [r7, #20]
 801f1ea:	3380      	adds	r3, #128	; 0x80
 801f1ec:	009b      	lsls	r3, r3, #2
 801f1ee:	4413      	add	r3, r2
 801f1f0:	685b      	ldr	r3, [r3, #4]
 801f1f2:	685b      	ldr	r3, [r3, #4]
 801f1f4:	68fa      	ldr	r2, [r7, #12]
 801f1f6:	429a      	cmp	r2, r3
 801f1f8:	d101      	bne.n	801f1fe <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0x66>
			return false; // Packet type already defined
 801f1fa:	2300      	movs	r3, #0
 801f1fc:	e023      	b.n	801f246 <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0xae>
		insertion_point++;
 801f1fe:	697b      	ldr	r3, [r7, #20]
 801f200:	3301      	adds	r3, #1
 801f202:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 801f204:	697b      	ldr	r3, [r7, #20]
 801f206:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f20a:	d1e4      	bne.n	801f1d6 <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0x3e>
			insertion_point = 0;
 801f20c:	2300      	movs	r3, #0
 801f20e:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 801f210:	e7e1      	b.n	801f1d6 <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 801f212:	78fb      	ldrb	r3, [r7, #3]
 801f214:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f218:	00db      	lsls	r3, r3, #3
 801f21a:	687a      	ldr	r2, [r7, #4]
 801f21c:	4413      	add	r3, r2
 801f21e:	3304      	adds	r3, #4
 801f220:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 801f222:	68bb      	ldr	r3, [r7, #8]
 801f224:	78fa      	ldrb	r2, [r7, #3]
 801f226:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 801f228:	693b      	ldr	r3, [r7, #16]
 801f22a:	b2da      	uxtb	r2, r3
 801f22c:	68bb      	ldr	r3, [r7, #8]
 801f22e:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 801f230:	68bb      	ldr	r3, [r7, #8]
 801f232:	68fa      	ldr	r2, [r7, #12]
 801f234:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 801f236:	687a      	ldr	r2, [r7, #4]
 801f238:	697b      	ldr	r3, [r7, #20]
 801f23a:	3380      	adds	r3, #128	; 0x80
 801f23c:	009b      	lsls	r3, r3, #2
 801f23e:	4413      	add	r3, r2
 801f240:	68ba      	ldr	r2, [r7, #8]
 801f242:	605a      	str	r2, [r3, #4]
	return true;
 801f244:	2301      	movs	r3, #1
}
 801f246:	4618      	mov	r0, r3
 801f248:	3718      	adds	r7, #24
 801f24a:	46bd      	mov	sp, r7
 801f24c:	bd80      	pop	{r7, pc}
 801f24e:	bf00      	nop
 801f250:	080274b0 	.word	0x080274b0

0801f254 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 801f254:	b580      	push	{r7, lr}
 801f256:	b086      	sub	sp, #24
 801f258:	af00      	add	r7, sp, #0
 801f25a:	6078      	str	r0, [r7, #4]
 801f25c:	460b      	mov	r3, r1
 801f25e:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 801f260:	2310      	movs	r3, #16
 801f262:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 801f264:	4829      	ldr	r0, [pc, #164]	; (801f30c <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0xb8>)
 801f266:	f7ff fc5b 	bl	801eb20 <_ZNKSt9type_info9hash_codeEv>
 801f26a:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 801f26c:	68fb      	ldr	r3, [r7, #12]
 801f26e:	b2db      	uxtb	r3, r3
 801f270:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 801f272:	78fb      	ldrb	r3, [r7, #3]
 801f274:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f278:	687a      	ldr	r2, [r7, #4]
 801f27a:	00db      	lsls	r3, r3, #3
 801f27c:	4413      	add	r3, r2
 801f27e:	689b      	ldr	r3, [r3, #8]
 801f280:	2b00      	cmp	r3, #0
 801f282:	d001      	beq.n	801f288 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x34>
		return false; // Packet ID already in use
 801f284:	2300      	movs	r3, #0
 801f286:	e03c      	b.n	801f302 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 801f288:	693b      	ldr	r3, [r7, #16]
 801f28a:	2bff      	cmp	r3, #255	; 0xff
 801f28c:	d901      	bls.n	801f292 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x3e>
		return false; // Packet size too large
 801f28e:	2300      	movs	r3, #0
 801f290:	e037      	b.n	801f302 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 801f292:	687a      	ldr	r2, [r7, #4]
 801f294:	697b      	ldr	r3, [r7, #20]
 801f296:	3380      	adds	r3, #128	; 0x80
 801f298:	009b      	lsls	r3, r3, #2
 801f29a:	4413      	add	r3, r2
 801f29c:	685b      	ldr	r3, [r3, #4]
 801f29e:	2b00      	cmp	r3, #0
 801f2a0:	d015      	beq.n	801f2ce <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 801f2a2:	687a      	ldr	r2, [r7, #4]
 801f2a4:	697b      	ldr	r3, [r7, #20]
 801f2a6:	3380      	adds	r3, #128	; 0x80
 801f2a8:	009b      	lsls	r3, r3, #2
 801f2aa:	4413      	add	r3, r2
 801f2ac:	685b      	ldr	r3, [r3, #4]
 801f2ae:	685b      	ldr	r3, [r3, #4]
 801f2b0:	68fa      	ldr	r2, [r7, #12]
 801f2b2:	429a      	cmp	r2, r3
 801f2b4:	d101      	bne.n	801f2ba <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x66>
			return false; // Packet type already defined
 801f2b6:	2300      	movs	r3, #0
 801f2b8:	e023      	b.n	801f302 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0xae>
		insertion_point++;
 801f2ba:	697b      	ldr	r3, [r7, #20]
 801f2bc:	3301      	adds	r3, #1
 801f2be:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 801f2c0:	697b      	ldr	r3, [r7, #20]
 801f2c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f2c6:	d1e4      	bne.n	801f292 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x3e>
			insertion_point = 0;
 801f2c8:	2300      	movs	r3, #0
 801f2ca:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 801f2cc:	e7e1      	b.n	801f292 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 801f2ce:	78fb      	ldrb	r3, [r7, #3]
 801f2d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f2d4:	00db      	lsls	r3, r3, #3
 801f2d6:	687a      	ldr	r2, [r7, #4]
 801f2d8:	4413      	add	r3, r2
 801f2da:	3304      	adds	r3, #4
 801f2dc:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 801f2de:	68bb      	ldr	r3, [r7, #8]
 801f2e0:	78fa      	ldrb	r2, [r7, #3]
 801f2e2:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 801f2e4:	693b      	ldr	r3, [r7, #16]
 801f2e6:	b2da      	uxtb	r2, r3
 801f2e8:	68bb      	ldr	r3, [r7, #8]
 801f2ea:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 801f2ec:	68bb      	ldr	r3, [r7, #8]
 801f2ee:	68fa      	ldr	r2, [r7, #12]
 801f2f0:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 801f2f2:	687a      	ldr	r2, [r7, #4]
 801f2f4:	697b      	ldr	r3, [r7, #20]
 801f2f6:	3380      	adds	r3, #128	; 0x80
 801f2f8:	009b      	lsls	r3, r3, #2
 801f2fa:	4413      	add	r3, r2
 801f2fc:	68ba      	ldr	r2, [r7, #8]
 801f2fe:	605a      	str	r2, [r3, #4]
	return true;
 801f300:	2301      	movs	r3, #1
}
 801f302:	4618      	mov	r0, r3
 801f304:	3718      	adds	r7, #24
 801f306:	46bd      	mov	sp, r7
 801f308:	bd80      	pop	{r7, pc}
 801f30a:	bf00      	nop
 801f30c:	08027490 	.word	0x08027490

0801f310 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 801f310:	b580      	push	{r7, lr}
 801f312:	b086      	sub	sp, #24
 801f314:	af00      	add	r7, sp, #0
 801f316:	6078      	str	r0, [r7, #4]
 801f318:	460b      	mov	r3, r1
 801f31a:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 801f31c:	2310      	movs	r3, #16
 801f31e:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 801f320:	4829      	ldr	r0, [pc, #164]	; (801f3c8 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0xb8>)
 801f322:	f7ff fbfd 	bl	801eb20 <_ZNKSt9type_info9hash_codeEv>
 801f326:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 801f328:	68fb      	ldr	r3, [r7, #12]
 801f32a:	b2db      	uxtb	r3, r3
 801f32c:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 801f32e:	78fb      	ldrb	r3, [r7, #3]
 801f330:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f334:	687a      	ldr	r2, [r7, #4]
 801f336:	00db      	lsls	r3, r3, #3
 801f338:	4413      	add	r3, r2
 801f33a:	689b      	ldr	r3, [r3, #8]
 801f33c:	2b00      	cmp	r3, #0
 801f33e:	d001      	beq.n	801f344 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x34>
		return false; // Packet ID already in use
 801f340:	2300      	movs	r3, #0
 801f342:	e03c      	b.n	801f3be <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 801f344:	693b      	ldr	r3, [r7, #16]
 801f346:	2bff      	cmp	r3, #255	; 0xff
 801f348:	d901      	bls.n	801f34e <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x3e>
		return false; // Packet size too large
 801f34a:	2300      	movs	r3, #0
 801f34c:	e037      	b.n	801f3be <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 801f34e:	687a      	ldr	r2, [r7, #4]
 801f350:	697b      	ldr	r3, [r7, #20]
 801f352:	3380      	adds	r3, #128	; 0x80
 801f354:	009b      	lsls	r3, r3, #2
 801f356:	4413      	add	r3, r2
 801f358:	685b      	ldr	r3, [r3, #4]
 801f35a:	2b00      	cmp	r3, #0
 801f35c:	d015      	beq.n	801f38a <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 801f35e:	687a      	ldr	r2, [r7, #4]
 801f360:	697b      	ldr	r3, [r7, #20]
 801f362:	3380      	adds	r3, #128	; 0x80
 801f364:	009b      	lsls	r3, r3, #2
 801f366:	4413      	add	r3, r2
 801f368:	685b      	ldr	r3, [r3, #4]
 801f36a:	685b      	ldr	r3, [r3, #4]
 801f36c:	68fa      	ldr	r2, [r7, #12]
 801f36e:	429a      	cmp	r2, r3
 801f370:	d101      	bne.n	801f376 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x66>
			return false; // Packet type already defined
 801f372:	2300      	movs	r3, #0
 801f374:	e023      	b.n	801f3be <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0xae>
		insertion_point++;
 801f376:	697b      	ldr	r3, [r7, #20]
 801f378:	3301      	adds	r3, #1
 801f37a:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 801f37c:	697b      	ldr	r3, [r7, #20]
 801f37e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f382:	d1e4      	bne.n	801f34e <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x3e>
			insertion_point = 0;
 801f384:	2300      	movs	r3, #0
 801f386:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 801f388:	e7e1      	b.n	801f34e <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 801f38a:	78fb      	ldrb	r3, [r7, #3]
 801f38c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f390:	00db      	lsls	r3, r3, #3
 801f392:	687a      	ldr	r2, [r7, #4]
 801f394:	4413      	add	r3, r2
 801f396:	3304      	adds	r3, #4
 801f398:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 801f39a:	68bb      	ldr	r3, [r7, #8]
 801f39c:	78fa      	ldrb	r2, [r7, #3]
 801f39e:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 801f3a0:	693b      	ldr	r3, [r7, #16]
 801f3a2:	b2da      	uxtb	r2, r3
 801f3a4:	68bb      	ldr	r3, [r7, #8]
 801f3a6:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 801f3a8:	68bb      	ldr	r3, [r7, #8]
 801f3aa:	68fa      	ldr	r2, [r7, #12]
 801f3ac:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 801f3ae:	687a      	ldr	r2, [r7, #4]
 801f3b0:	697b      	ldr	r3, [r7, #20]
 801f3b2:	3380      	adds	r3, #128	; 0x80
 801f3b4:	009b      	lsls	r3, r3, #2
 801f3b6:	4413      	add	r3, r2
 801f3b8:	68ba      	ldr	r2, [r7, #8]
 801f3ba:	605a      	str	r2, [r3, #4]
	return true;
 801f3bc:	2301      	movs	r3, #1
}
 801f3be:	4618      	mov	r0, r3
 801f3c0:	3718      	adds	r7, #24
 801f3c2:	46bd      	mov	sp, r7
 801f3c4:	bd80      	pop	{r7, pc}
 801f3c6:	bf00      	nop
 801f3c8:	08027470 	.word	0x08027470

0801f3cc <_ZN10MessageBus6defineI18Power_SystemPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 801f3cc:	b580      	push	{r7, lr}
 801f3ce:	b086      	sub	sp, #24
 801f3d0:	af00      	add	r7, sp, #0
 801f3d2:	6078      	str	r0, [r7, #4]
 801f3d4:	460b      	mov	r3, r1
 801f3d6:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 801f3d8:	2305      	movs	r3, #5
 801f3da:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 801f3dc:	4829      	ldr	r0, [pc, #164]	; (801f484 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0xb8>)
 801f3de:	f7ff fb9f 	bl	801eb20 <_ZNKSt9type_info9hash_codeEv>
 801f3e2:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 801f3e4:	68fb      	ldr	r3, [r7, #12]
 801f3e6:	b2db      	uxtb	r3, r3
 801f3e8:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 801f3ea:	78fb      	ldrb	r3, [r7, #3]
 801f3ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f3f0:	687a      	ldr	r2, [r7, #4]
 801f3f2:	00db      	lsls	r3, r3, #3
 801f3f4:	4413      	add	r3, r2
 801f3f6:	689b      	ldr	r3, [r3, #8]
 801f3f8:	2b00      	cmp	r3, #0
 801f3fa:	d001      	beq.n	801f400 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x34>
		return false; // Packet ID already in use
 801f3fc:	2300      	movs	r3, #0
 801f3fe:	e03c      	b.n	801f47a <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 801f400:	693b      	ldr	r3, [r7, #16]
 801f402:	2bff      	cmp	r3, #255	; 0xff
 801f404:	d901      	bls.n	801f40a <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x3e>
		return false; // Packet size too large
 801f406:	2300      	movs	r3, #0
 801f408:	e037      	b.n	801f47a <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 801f40a:	687a      	ldr	r2, [r7, #4]
 801f40c:	697b      	ldr	r3, [r7, #20]
 801f40e:	3380      	adds	r3, #128	; 0x80
 801f410:	009b      	lsls	r3, r3, #2
 801f412:	4413      	add	r3, r2
 801f414:	685b      	ldr	r3, [r3, #4]
 801f416:	2b00      	cmp	r3, #0
 801f418:	d015      	beq.n	801f446 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 801f41a:	687a      	ldr	r2, [r7, #4]
 801f41c:	697b      	ldr	r3, [r7, #20]
 801f41e:	3380      	adds	r3, #128	; 0x80
 801f420:	009b      	lsls	r3, r3, #2
 801f422:	4413      	add	r3, r2
 801f424:	685b      	ldr	r3, [r3, #4]
 801f426:	685b      	ldr	r3, [r3, #4]
 801f428:	68fa      	ldr	r2, [r7, #12]
 801f42a:	429a      	cmp	r2, r3
 801f42c:	d101      	bne.n	801f432 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x66>
			return false; // Packet type already defined
 801f42e:	2300      	movs	r3, #0
 801f430:	e023      	b.n	801f47a <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0xae>
		insertion_point++;
 801f432:	697b      	ldr	r3, [r7, #20]
 801f434:	3301      	adds	r3, #1
 801f436:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 801f438:	697b      	ldr	r3, [r7, #20]
 801f43a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f43e:	d1e4      	bne.n	801f40a <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x3e>
			insertion_point = 0;
 801f440:	2300      	movs	r3, #0
 801f442:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 801f444:	e7e1      	b.n	801f40a <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 801f446:	78fb      	ldrb	r3, [r7, #3]
 801f448:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f44c:	00db      	lsls	r3, r3, #3
 801f44e:	687a      	ldr	r2, [r7, #4]
 801f450:	4413      	add	r3, r2
 801f452:	3304      	adds	r3, #4
 801f454:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 801f456:	68bb      	ldr	r3, [r7, #8]
 801f458:	78fa      	ldrb	r2, [r7, #3]
 801f45a:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 801f45c:	693b      	ldr	r3, [r7, #16]
 801f45e:	b2da      	uxtb	r2, r3
 801f460:	68bb      	ldr	r3, [r7, #8]
 801f462:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 801f464:	68bb      	ldr	r3, [r7, #8]
 801f466:	68fa      	ldr	r2, [r7, #12]
 801f468:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 801f46a:	687a      	ldr	r2, [r7, #4]
 801f46c:	697b      	ldr	r3, [r7, #20]
 801f46e:	3380      	adds	r3, #128	; 0x80
 801f470:	009b      	lsls	r3, r3, #2
 801f472:	4413      	add	r3, r2
 801f474:	68ba      	ldr	r2, [r7, #8]
 801f476:	605a      	str	r2, [r3, #4]
	return true;
 801f478:	2301      	movs	r3, #1
}
 801f47a:	4618      	mov	r0, r3
 801f47c:	3718      	adds	r7, #24
 801f47e:	46bd      	mov	sp, r7
 801f480:	bd80      	pop	{r7, pc}
 801f482:	bf00      	nop
 801f484:	08027450 	.word	0x08027450

0801f488 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 801f488:	b580      	push	{r7, lr}
 801f48a:	b086      	sub	sp, #24
 801f48c:	af00      	add	r7, sp, #0
 801f48e:	6078      	str	r0, [r7, #4]
 801f490:	460b      	mov	r3, r1
 801f492:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 801f494:	2304      	movs	r3, #4
 801f496:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 801f498:	4829      	ldr	r0, [pc, #164]	; (801f540 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0xb8>)
 801f49a:	f7ff fb41 	bl	801eb20 <_ZNKSt9type_info9hash_codeEv>
 801f49e:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 801f4a0:	68fb      	ldr	r3, [r7, #12]
 801f4a2:	b2db      	uxtb	r3, r3
 801f4a4:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 801f4a6:	78fb      	ldrb	r3, [r7, #3]
 801f4a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f4ac:	687a      	ldr	r2, [r7, #4]
 801f4ae:	00db      	lsls	r3, r3, #3
 801f4b0:	4413      	add	r3, r2
 801f4b2:	689b      	ldr	r3, [r3, #8]
 801f4b4:	2b00      	cmp	r3, #0
 801f4b6:	d001      	beq.n	801f4bc <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0x34>
		return false; // Packet ID already in use
 801f4b8:	2300      	movs	r3, #0
 801f4ba:	e03c      	b.n	801f536 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 801f4bc:	693b      	ldr	r3, [r7, #16]
 801f4be:	2bff      	cmp	r3, #255	; 0xff
 801f4c0:	d901      	bls.n	801f4c6 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0x3e>
		return false; // Packet size too large
 801f4c2:	2300      	movs	r3, #0
 801f4c4:	e037      	b.n	801f536 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 801f4c6:	687a      	ldr	r2, [r7, #4]
 801f4c8:	697b      	ldr	r3, [r7, #20]
 801f4ca:	3380      	adds	r3, #128	; 0x80
 801f4cc:	009b      	lsls	r3, r3, #2
 801f4ce:	4413      	add	r3, r2
 801f4d0:	685b      	ldr	r3, [r3, #4]
 801f4d2:	2b00      	cmp	r3, #0
 801f4d4:	d015      	beq.n	801f502 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 801f4d6:	687a      	ldr	r2, [r7, #4]
 801f4d8:	697b      	ldr	r3, [r7, #20]
 801f4da:	3380      	adds	r3, #128	; 0x80
 801f4dc:	009b      	lsls	r3, r3, #2
 801f4de:	4413      	add	r3, r2
 801f4e0:	685b      	ldr	r3, [r3, #4]
 801f4e2:	685b      	ldr	r3, [r3, #4]
 801f4e4:	68fa      	ldr	r2, [r7, #12]
 801f4e6:	429a      	cmp	r2, r3
 801f4e8:	d101      	bne.n	801f4ee <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0x66>
			return false; // Packet type already defined
 801f4ea:	2300      	movs	r3, #0
 801f4ec:	e023      	b.n	801f536 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0xae>
		insertion_point++;
 801f4ee:	697b      	ldr	r3, [r7, #20]
 801f4f0:	3301      	adds	r3, #1
 801f4f2:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 801f4f4:	697b      	ldr	r3, [r7, #20]
 801f4f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f4fa:	d1e4      	bne.n	801f4c6 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0x3e>
			insertion_point = 0;
 801f4fc:	2300      	movs	r3, #0
 801f4fe:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 801f500:	e7e1      	b.n	801f4c6 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 801f502:	78fb      	ldrb	r3, [r7, #3]
 801f504:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f508:	00db      	lsls	r3, r3, #3
 801f50a:	687a      	ldr	r2, [r7, #4]
 801f50c:	4413      	add	r3, r2
 801f50e:	3304      	adds	r3, #4
 801f510:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 801f512:	68bb      	ldr	r3, [r7, #8]
 801f514:	78fa      	ldrb	r2, [r7, #3]
 801f516:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 801f518:	693b      	ldr	r3, [r7, #16]
 801f51a:	b2da      	uxtb	r2, r3
 801f51c:	68bb      	ldr	r3, [r7, #8]
 801f51e:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 801f520:	68bb      	ldr	r3, [r7, #8]
 801f522:	68fa      	ldr	r2, [r7, #12]
 801f524:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 801f526:	687a      	ldr	r2, [r7, #4]
 801f528:	697b      	ldr	r3, [r7, #20]
 801f52a:	3380      	adds	r3, #128	; 0x80
 801f52c:	009b      	lsls	r3, r3, #2
 801f52e:	4413      	add	r3, r2
 801f530:	68ba      	ldr	r2, [r7, #8]
 801f532:	605a      	str	r2, [r3, #4]
	return true;
 801f534:	2301      	movs	r3, #1
}
 801f536:	4618      	mov	r0, r3
 801f538:	3718      	adds	r7, #24
 801f53a:	46bd      	mov	sp, r7
 801f53c:	bd80      	pop	{r7, pc}
 801f53e:	bf00      	nop
 801f540:	08027430 	.word	0x08027430

0801f544 <_ZN10MessageBus4sendEP16PacketDefinitionPh>:
	PacketDefinition* def = retrieve(hash);

	return send(def, (uint8_t*) message);
}

bool MessageBus::send(PacketDefinition* def, uint8_t* data) {
 801f544:	b580      	push	{r7, lr}
 801f546:	b086      	sub	sp, #24
 801f548:	af00      	add	r7, sp, #0
 801f54a:	60f8      	str	r0, [r7, #12]
 801f54c:	60b9      	str	r1, [r7, #8]
 801f54e:	607a      	str	r2, [r7, #4]
	if(def != nullptr) {
 801f550:	68bb      	ldr	r3, [r7, #8]
 801f552:	2b00      	cmp	r3, #0
 801f554:	d031      	beq.n	801f5ba <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x76>
		uint32_t data_bytes_written = 0;
 801f556:	2300      	movs	r3, #0
 801f558:	617b      	str	r3, [r7, #20]

		while(data_bytes_written < def->size) {
 801f55a:	68bb      	ldr	r3, [r7, #8]
 801f55c:	785b      	ldrb	r3, [r3, #1]
 801f55e:	461a      	mov	r2, r3
 801f560:	697b      	ldr	r3, [r7, #20]
 801f562:	4293      	cmp	r3, r2
 801f564:	d227      	bcs.n	801f5b6 <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x72>
			append(&def->id, 1); // Write the packet ID for each transmission frame.
 801f566:	68fb      	ldr	r3, [r7, #12]
 801f568:	681b      	ldr	r3, [r3, #0]
 801f56a:	3308      	adds	r3, #8
 801f56c:	681b      	ldr	r3, [r3, #0]
 801f56e:	68b9      	ldr	r1, [r7, #8]
 801f570:	2201      	movs	r2, #1
 801f572:	68f8      	ldr	r0, [r7, #12]
 801f574:	4798      	blx	r3
							     // This is only to facilitate the packet reconstruction and should not increment data_bytes_written.

			uint32_t new_bytes = append(data + data_bytes_written, def->size - data_bytes_written); // Send the data
 801f576:	68fb      	ldr	r3, [r7, #12]
 801f578:	681b      	ldr	r3, [r3, #0]
 801f57a:	3308      	adds	r3, #8
 801f57c:	681b      	ldr	r3, [r3, #0]
 801f57e:	6879      	ldr	r1, [r7, #4]
 801f580:	697a      	ldr	r2, [r7, #20]
 801f582:	4411      	add	r1, r2
 801f584:	68ba      	ldr	r2, [r7, #8]
 801f586:	7852      	ldrb	r2, [r2, #1]
 801f588:	4610      	mov	r0, r2
 801f58a:	697a      	ldr	r2, [r7, #20]
 801f58c:	1a82      	subs	r2, r0, r2
 801f58e:	68f8      	ldr	r0, [r7, #12]
 801f590:	4798      	blx	r3
 801f592:	4603      	mov	r3, r0
 801f594:	613b      	str	r3, [r7, #16]

			if(new_bytes == 0) {
 801f596:	693b      	ldr	r3, [r7, #16]
 801f598:	2b00      	cmp	r3, #0
 801f59a:	d101      	bne.n	801f5a0 <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x5c>
				return false;
 801f59c:	2300      	movs	r3, #0
 801f59e:	e00d      	b.n	801f5bc <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x78>
			} else {
				transmit();
 801f5a0:	68fb      	ldr	r3, [r7, #12]
 801f5a2:	681b      	ldr	r3, [r3, #0]
 801f5a4:	330c      	adds	r3, #12
 801f5a6:	681b      	ldr	r3, [r3, #0]
 801f5a8:	68f8      	ldr	r0, [r7, #12]
 801f5aa:	4798      	blx	r3
				data_bytes_written += new_bytes;
 801f5ac:	697a      	ldr	r2, [r7, #20]
 801f5ae:	693b      	ldr	r3, [r7, #16]
 801f5b0:	4413      	add	r3, r2
 801f5b2:	617b      	str	r3, [r7, #20]
		while(data_bytes_written < def->size) {
 801f5b4:	e7d1      	b.n	801f55a <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x16>
			}
		}

		return true;
 801f5b6:	2301      	movs	r3, #1
 801f5b8:	e000      	b.n	801f5bc <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x78>
	}

	return false;
 801f5ba:	2300      	movs	r3, #0
}
 801f5bc:	4618      	mov	r0, r3
 801f5be:	3718      	adds	r7, #24
 801f5c0:	46bd      	mov	sp, r7
 801f5c2:	bd80      	pop	{r7, pc}

0801f5c4 <_ZN10MessageBus7receiveEhPhm>:
 *
 * Provided an external thread calls this method with a buffer to the next incoming message,
 * dispatches the message to the appropriate message handlers.
 */
#include "Debug/Debug.h"
void MessageBus::receive(uint8_t sender_id, uint8_t *pointer, uint32_t length) {
 801f5c4:	b580      	push	{r7, lr}
 801f5c6:	b088      	sub	sp, #32
 801f5c8:	af00      	add	r7, sp, #0
 801f5ca:	60f8      	str	r0, [r7, #12]
 801f5cc:	607a      	str	r2, [r7, #4]
 801f5ce:	603b      	str	r3, [r7, #0]
 801f5d0:	460b      	mov	r3, r1
 801f5d2:	72fb      	strb	r3, [r7, #11]
	if(length > 0) {
 801f5d4:	683b      	ldr	r3, [r7, #0]
 801f5d6:	2b00      	cmp	r3, #0
 801f5d8:	d077      	beq.n	801f6ca <_ZN10MessageBus7receiveEhPhm+0x106>
		// Safe-cast verification
		uint8_t packet_id = *pointer++;
 801f5da:	687b      	ldr	r3, [r7, #4]
 801f5dc:	1c5a      	adds	r2, r3, #1
 801f5de:	607a      	str	r2, [r7, #4]
 801f5e0:	781b      	ldrb	r3, [r3, #0]
 801f5e2:	777b      	strb	r3, [r7, #29]


		PacketDefinition* def = &definitions_by_id[packet_id & 0b00111111];
 801f5e4:	7f7b      	ldrb	r3, [r7, #29]
 801f5e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f5ea:	00db      	lsls	r3, r3, #3
 801f5ec:	68fa      	ldr	r2, [r7, #12]
 801f5ee:	4413      	add	r3, r2
 801f5f0:	3304      	adds	r3, #4
 801f5f2:	61bb      	str	r3, [r7, #24]
		ReconstructionBuffer* indexable_buffer = &reconstruction_buffers[sender_id & 0b00111111];
 801f5f4:	7afb      	ldrb	r3, [r7, #11]
 801f5f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f5fa:	3306      	adds	r3, #6
 801f5fc:	021b      	lsls	r3, r3, #8
 801f5fe:	68fa      	ldr	r2, [r7, #12]
 801f600:	4413      	add	r3, r2
 801f602:	3304      	adds	r3, #4
 801f604:	617b      	str	r3, [r7, #20]

		if(indexable_buffer->index + length > max_packet_size) {
 801f606:	697b      	ldr	r3, [r7, #20]
 801f608:	f893 30ff 	ldrb.w	r3, [r3, #255]	; 0xff
 801f60c:	461a      	mov	r2, r3
 801f60e:	683b      	ldr	r3, [r7, #0]
 801f610:	4413      	add	r3, r2
 801f612:	2bff      	cmp	r3, #255	; 0xff
 801f614:	d904      	bls.n	801f620 <_ZN10MessageBus7receiveEhPhm+0x5c>
			indexable_buffer->index = 0; // Corrupted packet
 801f616:	697b      	ldr	r3, [r7, #20]
 801f618:	2200      	movs	r2, #0
 801f61a:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
			return;
 801f61e:	e054      	b.n	801f6ca <_ZN10MessageBus7receiveEhPhm+0x106>
		}

		for(uint16_t i = 0; i < length - 1; i++) {
 801f620:	2300      	movs	r3, #0
 801f622:	83fb      	strh	r3, [r7, #30]
 801f624:	8bfa      	ldrh	r2, [r7, #30]
 801f626:	683b      	ldr	r3, [r7, #0]
 801f628:	3b01      	subs	r3, #1
 801f62a:	429a      	cmp	r2, r3
 801f62c:	d211      	bcs.n	801f652 <_ZN10MessageBus7receiveEhPhm+0x8e>
			indexable_buffer->buffer[indexable_buffer->index++] = *pointer++;
 801f62e:	687b      	ldr	r3, [r7, #4]
 801f630:	1c5a      	adds	r2, r3, #1
 801f632:	607a      	str	r2, [r7, #4]
 801f634:	697a      	ldr	r2, [r7, #20]
 801f636:	f892 20ff 	ldrb.w	r2, [r2, #255]	; 0xff
 801f63a:	1c51      	adds	r1, r2, #1
 801f63c:	b2c8      	uxtb	r0, r1
 801f63e:	6979      	ldr	r1, [r7, #20]
 801f640:	f881 00ff 	strb.w	r0, [r1, #255]	; 0xff
 801f644:	7819      	ldrb	r1, [r3, #0]
 801f646:	697b      	ldr	r3, [r7, #20]
 801f648:	5499      	strb	r1, [r3, r2]
		for(uint16_t i = 0; i < length - 1; i++) {
 801f64a:	8bfb      	ldrh	r3, [r7, #30]
 801f64c:	3301      	adds	r3, #1
 801f64e:	83fb      	strh	r3, [r7, #30]
 801f650:	e7e8      	b.n	801f624 <_ZN10MessageBus7receiveEhPhm+0x60>
		}

		if(indexable_buffer->index >= def->size) {
 801f652:	697b      	ldr	r3, [r7, #20]
 801f654:	f893 20ff 	ldrb.w	r2, [r3, #255]	; 0xff
 801f658:	69bb      	ldr	r3, [r7, #24]
 801f65a:	785b      	ldrb	r3, [r3, #1]
 801f65c:	429a      	cmp	r2, r3
 801f65e:	d334      	bcc.n	801f6ca <_ZN10MessageBus7receiveEhPhm+0x106>
			// Packet is complete. Forward buffer to handler.

			if(handlers[packet_id & 0b00111111] != nullptr) {
 801f660:	7f7b      	ldrb	r3, [r7, #29]
 801f662:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f666:	68fa      	ldr	r2, [r7, #12]
 801f668:	f503 538c 	add.w	r3, r3, #4480	; 0x1180
 801f66c:	009b      	lsls	r3, r3, #2
 801f66e:	4413      	add	r3, r2
 801f670:	685b      	ldr	r3, [r3, #4]
 801f672:	2b00      	cmp	r3, #0
 801f674:	d00c      	beq.n	801f690 <_ZN10MessageBus7receiveEhPhm+0xcc>
				handlers[packet_id & 0b00111111](sender_id, indexable_buffer->buffer);
 801f676:	7f7b      	ldrb	r3, [r7, #29]
 801f678:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f67c:	68fa      	ldr	r2, [r7, #12]
 801f67e:	f503 538c 	add.w	r3, r3, #4480	; 0x1180
 801f682:	009b      	lsls	r3, r3, #2
 801f684:	4413      	add	r3, r2
 801f686:	685b      	ldr	r3, [r3, #4]
 801f688:	6979      	ldr	r1, [r7, #20]
 801f68a:	7afa      	ldrb	r2, [r7, #11]
 801f68c:	4610      	mov	r0, r2
 801f68e:	4798      	blx	r3
			}

			if(forwarders[packet_id & 0b00111111] != nullptr) {
 801f690:	7f7b      	ldrb	r3, [r7, #29]
 801f692:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f696:	68fa      	ldr	r2, [r7, #12]
 801f698:	f503 538e 	add.w	r3, r3, #4544	; 0x11c0
 801f69c:	009b      	lsls	r3, r3, #2
 801f69e:	4413      	add	r3, r2
 801f6a0:	685b      	ldr	r3, [r3, #4]
 801f6a2:	2b00      	cmp	r3, #0
 801f6a4:	d00d      	beq.n	801f6c2 <_ZN10MessageBus7receiveEhPhm+0xfe>
				forwarders[packet_id & 0b00111111]->send(def, indexable_buffer->buffer);
 801f6a6:	7f7b      	ldrb	r3, [r7, #29]
 801f6a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801f6ac:	68fa      	ldr	r2, [r7, #12]
 801f6ae:	f503 538e 	add.w	r3, r3, #4544	; 0x11c0
 801f6b2:	009b      	lsls	r3, r3, #2
 801f6b4:	4413      	add	r3, r2
 801f6b6:	685b      	ldr	r3, [r3, #4]
 801f6b8:	697a      	ldr	r2, [r7, #20]
 801f6ba:	69b9      	ldr	r1, [r7, #24]
 801f6bc:	4618      	mov	r0, r3
 801f6be:	f7ff ff41 	bl	801f544 <_ZN10MessageBus4sendEP16PacketDefinitionPh>
			}

			indexable_buffer->index = 0;
 801f6c2:	697b      	ldr	r3, [r7, #20]
 801f6c4:	2200      	movs	r2, #0
 801f6c6:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
		}
	}
}
 801f6ca:	3720      	adds	r7, #32
 801f6cc:	46bd      	mov	sp, r7
 801f6ce:	bd80      	pop	{r7, pc}

0801f6d0 <_ZN10MessageBus8retrieveEj>:

/*
 * Searches a packet definition matching the given type in the hash table.
 */
PacketDefinition* MessageBus::retrieve(size_t hash) {
 801f6d0:	b480      	push	{r7}
 801f6d2:	b085      	sub	sp, #20
 801f6d4:	af00      	add	r7, sp, #0
 801f6d6:	6078      	str	r0, [r7, #4]
 801f6d8:	6039      	str	r1, [r7, #0]
	uint32_t searchPoint = hash % 256;
 801f6da:	683b      	ldr	r3, [r7, #0]
 801f6dc:	b2db      	uxtb	r3, r3
 801f6de:	60fb      	str	r3, [r7, #12]
	uint32_t searchStart = searchPoint;
 801f6e0:	68fb      	ldr	r3, [r7, #12]
 801f6e2:	60bb      	str	r3, [r7, #8]

	while(definitions_by_type[searchPoint] != nullptr) {
 801f6e4:	687a      	ldr	r2, [r7, #4]
 801f6e6:	68fb      	ldr	r3, [r7, #12]
 801f6e8:	3380      	adds	r3, #128	; 0x80
 801f6ea:	009b      	lsls	r3, r3, #2
 801f6ec:	4413      	add	r3, r2
 801f6ee:	685b      	ldr	r3, [r3, #4]
 801f6f0:	2b00      	cmp	r3, #0
 801f6f2:	d01f      	beq.n	801f734 <_ZN10MessageBus8retrieveEj+0x64>
		if(definitions_by_type[searchPoint]->hash == hash) {
 801f6f4:	687a      	ldr	r2, [r7, #4]
 801f6f6:	68fb      	ldr	r3, [r7, #12]
 801f6f8:	3380      	adds	r3, #128	; 0x80
 801f6fa:	009b      	lsls	r3, r3, #2
 801f6fc:	4413      	add	r3, r2
 801f6fe:	685b      	ldr	r3, [r3, #4]
 801f700:	685b      	ldr	r3, [r3, #4]
 801f702:	683a      	ldr	r2, [r7, #0]
 801f704:	429a      	cmp	r2, r3
 801f706:	d106      	bne.n	801f716 <_ZN10MessageBus8retrieveEj+0x46>
			return definitions_by_type[searchPoint];
 801f708:	687a      	ldr	r2, [r7, #4]
 801f70a:	68fb      	ldr	r3, [r7, #12]
 801f70c:	3380      	adds	r3, #128	; 0x80
 801f70e:	009b      	lsls	r3, r3, #2
 801f710:	4413      	add	r3, r2
 801f712:	685b      	ldr	r3, [r3, #4]
 801f714:	e00f      	b.n	801f736 <_ZN10MessageBus8retrieveEj+0x66>
		}

		searchPoint++;
 801f716:	68fb      	ldr	r3, [r7, #12]
 801f718:	3301      	adds	r3, #1
 801f71a:	60fb      	str	r3, [r7, #12]

		if(searchPoint == 256) {
 801f71c:	68fb      	ldr	r3, [r7, #12]
 801f71e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f722:	d101      	bne.n	801f728 <_ZN10MessageBus8retrieveEj+0x58>
			searchPoint = 0;
 801f724:	2300      	movs	r3, #0
 801f726:	60fb      	str	r3, [r7, #12]
		}

		if(searchStart == searchPoint) {
 801f728:	68ba      	ldr	r2, [r7, #8]
 801f72a:	68fb      	ldr	r3, [r7, #12]
 801f72c:	429a      	cmp	r2, r3
 801f72e:	d000      	beq.n	801f732 <_ZN10MessageBus8retrieveEj+0x62>
	while(definitions_by_type[searchPoint] != nullptr) {
 801f730:	e7d8      	b.n	801f6e4 <_ZN10MessageBus8retrieveEj+0x14>
			break; // No packet definition matching the given template type
 801f732:	bf00      	nop
		}
	}

	return nullptr;
 801f734:	2300      	movs	r3, #0
}
 801f736:	4618      	mov	r0, r3
 801f738:	3714      	adds	r7, #20
 801f73a:	46bd      	mov	sp, r7
 801f73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f740:	4770      	bx	lr
	...

0801f744 <_ZN10NetworkBusC1EP8IODriver>:


#include "NetworkBus.h"
#include "Protocol/Protocol.h"

NetworkBus::NetworkBus(IODriver* driver) : IOBus(driver, network_frame, sizeof(network_frame)) {
 801f744:	b580      	push	{r7, lr}
 801f746:	b082      	sub	sp, #8
 801f748:	af00      	add	r7, sp, #0
 801f74a:	6078      	str	r0, [r7, #4]
 801f74c:	6039      	str	r1, [r7, #0]
 801f74e:	6878      	ldr	r0, [r7, #4]
 801f750:	687b      	ldr	r3, [r7, #4]
 801f752:	f644 0211 	movw	r2, #18449	; 0x4811
 801f756:	441a      	add	r2, r3
 801f758:	f44f 7380 	mov.w	r3, #256	; 0x100
 801f75c:	6839      	ldr	r1, [r7, #0]
 801f75e:	f7fd ff13 	bl	801d588 <_ZN5IOBusC1EP8IODriverPhm>
 801f762:	4a24      	ldr	r2, [pc, #144]	; (801f7f4 <_ZN10NetworkBusC1EP8IODriver+0xb0>)
 801f764:	687b      	ldr	r3, [r7, #4]
 801f766:	601a      	str	r2, [r3, #0]
	define<PingPacket>(0);
 801f768:	687b      	ldr	r3, [r7, #4]
 801f76a:	2100      	movs	r1, #0
 801f76c:	4618      	mov	r0, r3
 801f76e:	f7ff f9f3 	bl	801eb58 <_ZN10MessageBus6defineI10PingPacketEEbh>
	define<RequestPacket>(1);
 801f772:	687b      	ldr	r3, [r7, #4]
 801f774:	2101      	movs	r1, #1
 801f776:	4618      	mov	r0, r3
 801f778:	f7ff fa7c 	bl	801ec74 <_ZN10MessageBus6defineI13RequestPacketEEbh>
	define<ResponsePacket>(2);
 801f77c:	687b      	ldr	r3, [r7, #4]
 801f77e:	2102      	movs	r1, #2
 801f780:	4618      	mov	r0, r3
 801f782:	f7ff fad5 	bl	801ed30 <_ZN10MessageBus6defineI14ResponsePacketEEbh>
	define<ProgressPacket>(3);
 801f786:	687b      	ldr	r3, [r7, #4]
 801f788:	2103      	movs	r1, #3
 801f78a:	4618      	mov	r0, r3
 801f78c:	f7ff fb2e 	bl	801edec <_ZN10MessageBus6defineI14ProgressPacketEEbh>
	define<DataPacket>(4);
 801f790:	687b      	ldr	r3, [r7, #4]
 801f792:	2104      	movs	r1, #4
 801f794:	4618      	mov	r0, r3
 801f796:	f7ff fb87 	bl	801eea8 <_ZN10MessageBus6defineI10DataPacketEEbh>
	define<Avionics_BaroTempPacket>(5);
 801f79a:	687b      	ldr	r3, [r7, #4]
 801f79c:	2105      	movs	r1, #5
 801f79e:	4618      	mov	r0, r3
 801f7a0:	f7ff fc3e 	bl	801f020 <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh>
	define<Avionics_AccelMagPacket>(6);
 801f7a4:	687b      	ldr	r3, [r7, #4]
 801f7a6:	2106      	movs	r1, #6
 801f7a8:	4618      	mov	r0, r3
 801f7aa:	f7ff fc97 	bl	801f0dc <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh>
	define<Avionics_ADCPacket>(7);
 801f7ae:	687b      	ldr	r3, [r7, #4]
 801f7b0:	2107      	movs	r1, #7
 801f7b2:	4618      	mov	r0, r3
 801f7b4:	f7ff fcf0 	bl	801f198 <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh>
	define<Power_VoltagePacket>(8);
 801f7b8:	687b      	ldr	r3, [r7, #4]
 801f7ba:	2108      	movs	r1, #8
 801f7bc:	4618      	mov	r0, r3
 801f7be:	f7ff fd49 	bl	801f254 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh>
	define<Power_CurrentPacket>(9);
 801f7c2:	687b      	ldr	r3, [r7, #4]
 801f7c4:	2109      	movs	r1, #9
 801f7c6:	4618      	mov	r0, r3
 801f7c8:	f7ff fda2 	bl	801f310 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh>
	define<Power_SystemPacket>(10);
 801f7cc:	687b      	ldr	r3, [r7, #4]
 801f7ce:	210a      	movs	r1, #10
 801f7d0:	4618      	mov	r0, r3
 801f7d2:	f7ff fdfb 	bl	801f3cc <_ZN10MessageBus6defineI18Power_SystemPacketEEbh>
	define<Science_MeasurePacket>(11);
 801f7d6:	687b      	ldr	r3, [r7, #4]
 801f7d8:	210b      	movs	r1, #11
 801f7da:	4618      	mov	r0, r3
 801f7dc:	f7ff fe54 	bl	801f488 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh>
	define<ErrorPacket>(63);
 801f7e0:	687b      	ldr	r3, [r7, #4]
 801f7e2:	213f      	movs	r1, #63	; 0x3f
 801f7e4:	4618      	mov	r0, r3
 801f7e6:	f7ff fbbd 	bl	801ef64 <_ZN10MessageBus6defineI11ErrorPacketEEbh>
}
 801f7ea:	687b      	ldr	r3, [r7, #4]
 801f7ec:	4618      	mov	r0, r3
 801f7ee:	3708      	adds	r7, #8
 801f7f0:	46bd      	mov	sp, r7
 801f7f2:	bd80      	pop	{r7, pc}
 801f7f4:	080275b8 	.word	0x080275b8

0801f7f8 <_ZN10NetworkBusD1Ev>:
#include "IOBus.h"

#define NETWORK_FRAME_SIZE 256


class NetworkBus : public IOBus {
 801f7f8:	b580      	push	{r7, lr}
 801f7fa:	b082      	sub	sp, #8
 801f7fc:	af00      	add	r7, sp, #0
 801f7fe:	6078      	str	r0, [r7, #4]
 801f800:	4a05      	ldr	r2, [pc, #20]	; (801f818 <_ZN10NetworkBusD1Ev+0x20>)
 801f802:	687b      	ldr	r3, [r7, #4]
 801f804:	601a      	str	r2, [r3, #0]
 801f806:	687b      	ldr	r3, [r7, #4]
 801f808:	4618      	mov	r0, r3
 801f80a:	f7fe ff2f 	bl	801e66c <_ZN5IOBusD1Ev>
 801f80e:	687b      	ldr	r3, [r7, #4]
 801f810:	4618      	mov	r0, r3
 801f812:	3708      	adds	r7, #8
 801f814:	46bd      	mov	sp, r7
 801f816:	bd80      	pop	{r7, pc}
 801f818:	080275b8 	.word	0x080275b8

0801f81c <_ZN10NetworkBusD0Ev>:
 801f81c:	b580      	push	{r7, lr}
 801f81e:	b082      	sub	sp, #8
 801f820:	af00      	add	r7, sp, #0
 801f822:	6078      	str	r0, [r7, #4]
 801f824:	6878      	ldr	r0, [r7, #4]
 801f826:	f7ff ffe7 	bl	801f7f8 <_ZN10NetworkBusD1Ev>
 801f82a:	f644 1114 	movw	r1, #18708	; 0x4914
 801f82e:	6878      	ldr	r0, [r7, #4]
 801f830:	f000 fdbd 	bl	80203ae <_ZdlPvj>
 801f834:	687b      	ldr	r3, [r7, #4]
 801f836:	4618      	mov	r0, r3
 801f838:	3708      	adds	r7, #8
 801f83a:	46bd      	mov	sp, r7
 801f83c:	bd80      	pop	{r7, pc}

0801f83e <_ZN14WatchdogThread4initEv>:
#include "iwdg.h"

#include "Debug/Debug.h"
#include "usart.h"

void WatchdogThread::init() {
 801f83e:	b480      	push	{r7}
 801f840:	b083      	sub	sp, #12
 801f842:	af00      	add	r7, sp, #0
 801f844:	6078      	str	r0, [r7, #4]

}
 801f846:	bf00      	nop
 801f848:	370c      	adds	r7, #12
 801f84a:	46bd      	mov	sp, r7
 801f84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f850:	4770      	bx	lr

0801f852 <_ZN14WatchdogThread4loopEv>:

void WatchdogThread::loop() {
 801f852:	b580      	push	{r7, lr}
 801f854:	b082      	sub	sp, #8
 801f856:	af00      	add	r7, sp, #0
 801f858:	6078      	str	r0, [r7, #4]
	HAL_IWDG_Refresh(watchdog_handle);
 801f85a:	687b      	ldr	r3, [r7, #4]
 801f85c:	691b      	ldr	r3, [r3, #16]
 801f85e:	4618      	mov	r0, r3
 801f860:	f7e6 fccc 	bl	80061fc <HAL_IWDG_Refresh>
	osDelay(100 / portTICK_PERIOD_MS);
 801f864:	2064      	movs	r0, #100	; 0x64
 801f866:	f7eb f9d2 	bl	800ac0e <osDelay>
}
 801f86a:	bf00      	nop
 801f86c:	3708      	adds	r7, #8
 801f86e:	46bd      	mov	sp, r7
 801f870:	bd80      	pop	{r7, pc}
	...

0801f874 <_ZN14WatchdogThreadD1Ev>:
#ifndef MISC_WATCHDOGTHREAD_H_
#define MISC_WATCHDOGTHREAD_H_

#include "../Thread.h"

class WatchdogThread : Thread {
 801f874:	b580      	push	{r7, lr}
 801f876:	b082      	sub	sp, #8
 801f878:	af00      	add	r7, sp, #0
 801f87a:	6078      	str	r0, [r7, #4]
 801f87c:	4a05      	ldr	r2, [pc, #20]	; (801f894 <_ZN14WatchdogThreadD1Ev+0x20>)
 801f87e:	687b      	ldr	r3, [r7, #4]
 801f880:	601a      	str	r2, [r3, #0]
 801f882:	687b      	ldr	r3, [r7, #4]
 801f884:	4618      	mov	r0, r3
 801f886:	f7fd fb57 	bl	801cf38 <_ZN6ThreadD1Ev>
 801f88a:	687b      	ldr	r3, [r7, #4]
 801f88c:	4618      	mov	r0, r3
 801f88e:	3708      	adds	r7, #8
 801f890:	46bd      	mov	sp, r7
 801f892:	bd80      	pop	{r7, pc}
 801f894:	080275ec 	.word	0x080275ec

0801f898 <_ZN14WatchdogThreadD0Ev>:
 801f898:	b580      	push	{r7, lr}
 801f89a:	b082      	sub	sp, #8
 801f89c:	af00      	add	r7, sp, #0
 801f89e:	6078      	str	r0, [r7, #4]
 801f8a0:	6878      	ldr	r0, [r7, #4]
 801f8a2:	f7ff ffe7 	bl	801f874 <_ZN14WatchdogThreadD1Ev>
 801f8a6:	2114      	movs	r1, #20
 801f8a8:	6878      	ldr	r0, [r7, #4]
 801f8aa:	f000 fd80 	bl	80203ae <_ZdlPvj>
 801f8ae:	687b      	ldr	r3, [r7, #4]
 801f8b0:	4618      	mov	r0, r3
 801f8b2:	3708      	adds	r7, #8
 801f8b4:	46bd      	mov	sp, r7
 801f8b6:	bd80      	pop	{r7, pc}

0801f8b8 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef>:
public:
	WatchdogThread(IWDG_HandleTypeDef* hiwdg) : Thread("Watchdog"), watchdog_handle(hiwdg) {}
 801f8b8:	b580      	push	{r7, lr}
 801f8ba:	b082      	sub	sp, #8
 801f8bc:	af00      	add	r7, sp, #0
 801f8be:	6078      	str	r0, [r7, #4]
 801f8c0:	6039      	str	r1, [r7, #0]
 801f8c2:	687b      	ldr	r3, [r7, #4]
 801f8c4:	4907      	ldr	r1, [pc, #28]	; (801f8e4 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef+0x2c>)
 801f8c6:	4618      	mov	r0, r3
 801f8c8:	f000 f90b 	bl	801fae2 <_ZN6ThreadC1EPKc>
 801f8cc:	4a06      	ldr	r2, [pc, #24]	; (801f8e8 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef+0x30>)
 801f8ce:	687b      	ldr	r3, [r7, #4]
 801f8d0:	601a      	str	r2, [r3, #0]
 801f8d2:	687b      	ldr	r3, [r7, #4]
 801f8d4:	683a      	ldr	r2, [r7, #0]
 801f8d6:	611a      	str	r2, [r3, #16]
 801f8d8:	687b      	ldr	r3, [r7, #4]
 801f8da:	4618      	mov	r0, r3
 801f8dc:	3708      	adds	r7, #8
 801f8de:	46bd      	mov	sp, r7
 801f8e0:	bd80      	pop	{r7, pc}
 801f8e2:	bf00      	nop
 801f8e4:	08026fd0 	.word	0x08026fd0
 801f8e8:	080275ec 	.word	0x080275ec

0801f8ec <__tcf_0>:
#include "i2c.h"
#include "Telemetry.h"
void initCortexM7() {
	MX_I2C1_Init();

	static WatchdogThread watchdog(&hiwdg1);
 801f8ec:	b580      	push	{r7, lr}
 801f8ee:	af00      	add	r7, sp, #0
 801f8f0:	4801      	ldr	r0, [pc, #4]	; (801f8f8 <__tcf_0+0xc>)
 801f8f2:	f7ff ffbf 	bl	801f874 <_ZN14WatchdogThreadD1Ev>
 801f8f6:	bd80      	pop	{r7, pc}
 801f8f8:	240409b8 	.word	0x240409b8

0801f8fc <__tcf_1>:
	static LWIPThread lwip("192.168.1.1", 42667);
 801f8fc:	b580      	push	{r7, lr}
 801f8fe:	af00      	add	r7, sp, #0
 801f900:	4801      	ldr	r0, [pc, #4]	; (801f908 <__tcf_1+0xc>)
 801f902:	f000 f9f1 	bl	801fce8 <_ZN10LWIPThreadD1Ev>
 801f906:	bd80      	pop	{r7, pc}
 801f908:	240409d0 	.word	0x240409d0

0801f90c <initCortexM7>:
void initCortexM7() {
 801f90c:	b580      	push	{r7, lr}
 801f90e:	af00      	add	r7, sp, #0
	MX_I2C1_Init();
 801f910:	f7e1 f8a4 	bl	8000a5c <MX_I2C1_Init>
	static WatchdogThread watchdog(&hiwdg1);
 801f914:	4b25      	ldr	r3, [pc, #148]	; (801f9ac <initCortexM7+0xa0>)
 801f916:	781b      	ldrb	r3, [r3, #0]
 801f918:	f3bf 8f5b 	dmb	ish
 801f91c:	b2db      	uxtb	r3, r3
 801f91e:	f003 0301 	and.w	r3, r3, #1
 801f922:	2b00      	cmp	r3, #0
 801f924:	bf0c      	ite	eq
 801f926:	2301      	moveq	r3, #1
 801f928:	2300      	movne	r3, #0
 801f92a:	b2db      	uxtb	r3, r3
 801f92c:	2b00      	cmp	r3, #0
 801f92e:	d014      	beq.n	801f95a <initCortexM7+0x4e>
 801f930:	481e      	ldr	r0, [pc, #120]	; (801f9ac <initCortexM7+0xa0>)
 801f932:	f000 fd73 	bl	802041c <__cxa_guard_acquire>
 801f936:	4603      	mov	r3, r0
 801f938:	2b00      	cmp	r3, #0
 801f93a:	bf14      	ite	ne
 801f93c:	2301      	movne	r3, #1
 801f93e:	2300      	moveq	r3, #0
 801f940:	b2db      	uxtb	r3, r3
 801f942:	2b00      	cmp	r3, #0
 801f944:	d009      	beq.n	801f95a <initCortexM7+0x4e>
 801f946:	491a      	ldr	r1, [pc, #104]	; (801f9b0 <initCortexM7+0xa4>)
 801f948:	481a      	ldr	r0, [pc, #104]	; (801f9b4 <initCortexM7+0xa8>)
 801f94a:	f7ff ffb5 	bl	801f8b8 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef>
 801f94e:	4817      	ldr	r0, [pc, #92]	; (801f9ac <initCortexM7+0xa0>)
 801f950:	f000 fd70 	bl	8020434 <__cxa_guard_release>
 801f954:	4818      	ldr	r0, [pc, #96]	; (801f9b8 <initCortexM7+0xac>)
 801f956:	f000 ff35 	bl	80207c4 <atexit>
	static LWIPThread lwip("192.168.1.1", 42667);
 801f95a:	4b18      	ldr	r3, [pc, #96]	; (801f9bc <initCortexM7+0xb0>)
 801f95c:	781b      	ldrb	r3, [r3, #0]
 801f95e:	f3bf 8f5b 	dmb	ish
 801f962:	b2db      	uxtb	r3, r3
 801f964:	f003 0301 	and.w	r3, r3, #1
 801f968:	2b00      	cmp	r3, #0
 801f96a:	bf0c      	ite	eq
 801f96c:	2301      	moveq	r3, #1
 801f96e:	2300      	movne	r3, #0
 801f970:	b2db      	uxtb	r3, r3
 801f972:	2b00      	cmp	r3, #0
 801f974:	d016      	beq.n	801f9a4 <initCortexM7+0x98>
 801f976:	4811      	ldr	r0, [pc, #68]	; (801f9bc <initCortexM7+0xb0>)
 801f978:	f000 fd50 	bl	802041c <__cxa_guard_acquire>
 801f97c:	4603      	mov	r3, r0
 801f97e:	2b00      	cmp	r3, #0
 801f980:	bf14      	ite	ne
 801f982:	2301      	movne	r3, #1
 801f984:	2300      	moveq	r3, #0
 801f986:	b2db      	uxtb	r3, r3
 801f988:	2b00      	cmp	r3, #0
 801f98a:	d00b      	beq.n	801f9a4 <initCortexM7+0x98>
 801f98c:	f24a 62ab 	movw	r2, #42667	; 0xa6ab
 801f990:	490b      	ldr	r1, [pc, #44]	; (801f9c0 <initCortexM7+0xb4>)
 801f992:	480c      	ldr	r0, [pc, #48]	; (801f9c4 <initCortexM7+0xb8>)
 801f994:	f000 f966 	bl	801fc64 <_ZN10LWIPThreadC1EPKct>
 801f998:	4808      	ldr	r0, [pc, #32]	; (801f9bc <initCortexM7+0xb0>)
 801f99a:	f000 fd4b 	bl	8020434 <__cxa_guard_release>
 801f99e:	480a      	ldr	r0, [pc, #40]	; (801f9c8 <initCortexM7+0xbc>)
 801f9a0:	f000 ff10 	bl	80207c4 <atexit>

	setupTelemtry();
 801f9a4:	f000 f816 	bl	801f9d4 <_Z13setupTelemtryv>
}
 801f9a8:	bf00      	nop
 801f9aa:	bd80      	pop	{r7, pc}
 801f9ac:	240409cc 	.word	0x240409cc
 801f9b0:	2404557c 	.word	0x2404557c
 801f9b4:	240409b8 	.word	0x240409b8
 801f9b8:	0801f8ed 	.word	0x0801f8ed
 801f9bc:	240409e0 	.word	0x240409e0
 801f9c0:	08026fdc 	.word	0x08026fdc
 801f9c4:	240409d0 	.word	0x240409d0
 801f9c8:	0801f8fd 	.word	0x0801f8fd

0801f9cc <vApplicationStackOverflowHook>:
#endif

extern "C" {

void vApplicationStackOverflowHook() {
 801f9cc:	b480      	push	{r7}
 801f9ce:	af00      	add	r7, sp, #0
	while(1);
 801f9d0:	e7fe      	b.n	801f9d0 <vApplicationStackOverflowHook+0x4>
	...

0801f9d4 <_Z13setupTelemtryv>:
BufferedIODriver telemetryDriver(storage, control, 256); // Point to RAM D3
NetworkBus network(&telemetryDriver);



void setupTelemtry() {
 801f9d4:	b580      	push	{r7, lr}
 801f9d6:	af00      	add	r7, sp, #0
	network.forward<PingPacket>(&network);
 801f9d8:	4902      	ldr	r1, [pc, #8]	; (801f9e4 <_Z13setupTelemtryv+0x10>)
 801f9da:	4802      	ldr	r0, [pc, #8]	; (801f9e4 <_Z13setupTelemtryv+0x10>)
 801f9dc:	f7ff f91a 	bl	801ec14 <_ZN10MessageBus7forwardI10PingPacketEEbPS_>
}
 801f9e0:	bf00      	nop
 801f9e2:	bd80      	pop	{r7, pc}
 801f9e4:	24040a0c 	.word	0x24040a0c

0801f9e8 <_Z41__static_initialization_and_destruction_0ii>:
 801f9e8:	b580      	push	{r7, lr}
 801f9ea:	b082      	sub	sp, #8
 801f9ec:	af00      	add	r7, sp, #0
 801f9ee:	6078      	str	r0, [r7, #4]
 801f9f0:	6039      	str	r1, [r7, #0]
 801f9f2:	687b      	ldr	r3, [r7, #4]
 801f9f4:	2b01      	cmp	r3, #1
 801f9f6:	d111      	bne.n	801fa1c <_Z41__static_initialization_and_destruction_0ii+0x34>
 801f9f8:	683b      	ldr	r3, [r7, #0]
 801f9fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801f9fe:	4293      	cmp	r3, r2
 801fa00:	d10c      	bne.n	801fa1c <_Z41__static_initialization_and_destruction_0ii+0x34>
BufferedIODriver telemetryDriver(storage, control, 256); // Point to RAM D3
 801fa02:	4b0f      	ldr	r3, [pc, #60]	; (801fa40 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 801fa04:	6819      	ldr	r1, [r3, #0]
 801fa06:	4b0f      	ldr	r3, [pc, #60]	; (801fa44 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 801fa08:	681a      	ldr	r2, [r3, #0]
 801fa0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801fa0e:	480e      	ldr	r0, [pc, #56]	; (801fa48 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 801fa10:	f7fd fb3a 	bl	801d088 <_ZN16BufferedIODriverC1EPVhS1_j>
NetworkBus network(&telemetryDriver);
 801fa14:	490c      	ldr	r1, [pc, #48]	; (801fa48 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 801fa16:	480d      	ldr	r0, [pc, #52]	; (801fa4c <_Z41__static_initialization_and_destruction_0ii+0x64>)
 801fa18:	f7ff fe94 	bl	801f744 <_ZN10NetworkBusC1EP8IODriver>
 801fa1c:	687b      	ldr	r3, [r7, #4]
 801fa1e:	2b00      	cmp	r3, #0
 801fa20:	d10a      	bne.n	801fa38 <_Z41__static_initialization_and_destruction_0ii+0x50>
 801fa22:	683b      	ldr	r3, [r7, #0]
 801fa24:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801fa28:	4293      	cmp	r3, r2
 801fa2a:	d105      	bne.n	801fa38 <_Z41__static_initialization_and_destruction_0ii+0x50>
 801fa2c:	4807      	ldr	r0, [pc, #28]	; (801fa4c <_Z41__static_initialization_and_destruction_0ii+0x64>)
 801fa2e:	f7ff fee3 	bl	801f7f8 <_ZN10NetworkBusD1Ev>
BufferedIODriver telemetryDriver(storage, control, 256); // Point to RAM D3
 801fa32:	4805      	ldr	r0, [pc, #20]	; (801fa48 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 801fa34:	f7fd fd38 	bl	801d4a8 <_ZN16BufferedIODriverD1Ev>
}
 801fa38:	bf00      	nop
 801fa3a:	3708      	adds	r7, #8
 801fa3c:	46bd      	mov	sp, r7
 801fa3e:	bd80      	pop	{r7, pc}
 801fa40:	24000038 	.word	0x24000038
 801fa44:	24000034 	.word	0x24000034
 801fa48:	240409e4 	.word	0x240409e4
 801fa4c:	24040a0c 	.word	0x24040a0c

0801fa50 <_GLOBAL__sub_I_telemetryDriver>:
 801fa50:	b580      	push	{r7, lr}
 801fa52:	af00      	add	r7, sp, #0
 801fa54:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801fa58:	2001      	movs	r0, #1
 801fa5a:	f7ff ffc5 	bl	801f9e8 <_Z41__static_initialization_and_destruction_0ii>
 801fa5e:	bd80      	pop	{r7, pc}

0801fa60 <_GLOBAL__sub_D_telemetryDriver>:
 801fa60:	b580      	push	{r7, lr}
 801fa62:	af00      	add	r7, sp, #0
 801fa64:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801fa68:	2000      	movs	r0, #0
 801fa6a:	f7ff ffbd 	bl	801f9e8 <_Z41__static_initialization_and_destruction_0ii>
 801fa6e:	bd80      	pop	{r7, pc}

0801fa70 <_ZN6Thread9isRunningEv>:
	Thread(const char* name, osPriority priority, uint32_t stackSize);
	virtual ~Thread() {};
	virtual void init() = 0;
	virtual void loop() = 0;
	osThreadId getHandle();
	bool isRunning() { return running; }
 801fa70:	b480      	push	{r7}
 801fa72:	b083      	sub	sp, #12
 801fa74:	af00      	add	r7, sp, #0
 801fa76:	6078      	str	r0, [r7, #4]
 801fa78:	687b      	ldr	r3, [r7, #4]
 801fa7a:	7b1b      	ldrb	r3, [r3, #12]
 801fa7c:	4618      	mov	r0, r3
 801fa7e:	370c      	adds	r7, #12
 801fa80:	46bd      	mov	sp, r7
 801fa82:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fa86:	4770      	bx	lr

0801fa88 <_Z10__task_runPKv>:

#define DEFAULT_STACK_SIZE (512) // Danger zone: changing the stack size might create very nasty bugs

static char buffer[128];

void __task_run(const void* arg) {
 801fa88:	b580      	push	{r7, lr}
 801fa8a:	b084      	sub	sp, #16
 801fa8c:	af00      	add	r7, sp, #0
 801fa8e:	6078      	str	r0, [r7, #4]
	Thread* thread = (Thread*) arg;
 801fa90:	687b      	ldr	r3, [r7, #4]
 801fa92:	60fb      	str	r3, [r7, #12]

	osDelay(100);
 801fa94:	2064      	movs	r0, #100	; 0x64
 801fa96:	f7eb f8ba 	bl	800ac0e <osDelay>

	thread->init();
 801fa9a:	68fb      	ldr	r3, [r7, #12]
 801fa9c:	681b      	ldr	r3, [r3, #0]
 801fa9e:	3308      	adds	r3, #8
 801faa0:	681b      	ldr	r3, [r3, #0]
 801faa2:	68f8      	ldr	r0, [r7, #12]
 801faa4:	4798      	blx	r3

	while(thread->isRunning()) {
 801faa6:	68f8      	ldr	r0, [r7, #12]
 801faa8:	f7ff ffe2 	bl	801fa70 <_ZN6Thread9isRunningEv>
 801faac:	4603      	mov	r3, r0
 801faae:	2b00      	cmp	r3, #0
 801fab0:	d006      	beq.n	801fac0 <_Z10__task_runPKv+0x38>
		thread->loop();
 801fab2:	68fb      	ldr	r3, [r7, #12]
 801fab4:	681b      	ldr	r3, [r3, #0]
 801fab6:	330c      	adds	r3, #12
 801fab8:	681b      	ldr	r3, [r3, #0]
 801faba:	68f8      	ldr	r0, [r7, #12]
 801fabc:	4798      	blx	r3
	while(thread->isRunning()) {
 801fabe:	e7f2      	b.n	801faa6 <_Z10__task_runPKv+0x1e>
	}

	delete thread;
 801fac0:	68fb      	ldr	r3, [r7, #12]
 801fac2:	2b00      	cmp	r3, #0
 801fac4:	d005      	beq.n	801fad2 <_Z10__task_runPKv+0x4a>
 801fac6:	68fb      	ldr	r3, [r7, #12]
 801fac8:	681b      	ldr	r3, [r3, #0]
 801faca:	3304      	adds	r3, #4
 801facc:	681b      	ldr	r3, [r3, #0]
 801face:	68f8      	ldr	r0, [r7, #12]
 801fad0:	4798      	blx	r3

	vTaskDelete(nullptr);
 801fad2:	2000      	movs	r0, #0
 801fad4:	f7ed f92a 	bl	800cd2c <vTaskDelete>

	while(true) {
		osDelay(1000 / portTICK_PERIOD_MS);
 801fad8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801fadc:	f7eb f897 	bl	800ac0e <osDelay>
 801fae0:	e7fa      	b.n	801fad8 <_Z10__task_runPKv+0x50>

0801fae2 <_ZN6ThreadC1EPKc>:
	}
}

Thread::Thread(const char* name) : Thread(name, (osPriority) osPriorityNormal) {
 801fae2:	b580      	push	{r7, lr}
 801fae4:	b082      	sub	sp, #8
 801fae6:	af00      	add	r7, sp, #0
 801fae8:	6078      	str	r0, [r7, #4]
 801faea:	6039      	str	r1, [r7, #0]
 801faec:	2200      	movs	r2, #0
 801faee:	6839      	ldr	r1, [r7, #0]
 801faf0:	6878      	ldr	r0, [r7, #4]
 801faf2:	f000 f805 	bl	801fb00 <_ZN6ThreadC1EPKc10osPriority>
	;
}
 801faf6:	687b      	ldr	r3, [r7, #4]
 801faf8:	4618      	mov	r0, r3
 801fafa:	3708      	adds	r7, #8
 801fafc:	46bd      	mov	sp, r7
 801fafe:	bd80      	pop	{r7, pc}

0801fb00 <_ZN6ThreadC1EPKc10osPriority>:

Thread::Thread(const char* name, osPriority priority) : Thread(name, priority, DEFAULT_STACK_SIZE) {
 801fb00:	b580      	push	{r7, lr}
 801fb02:	b084      	sub	sp, #16
 801fb04:	af00      	add	r7, sp, #0
 801fb06:	60f8      	str	r0, [r7, #12]
 801fb08:	60b9      	str	r1, [r7, #8]
 801fb0a:	4613      	mov	r3, r2
 801fb0c:	80fb      	strh	r3, [r7, #6]
 801fb0e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 801fb12:	f44f 7300 	mov.w	r3, #512	; 0x200
 801fb16:	68b9      	ldr	r1, [r7, #8]
 801fb18:	68f8      	ldr	r0, [r7, #12]
 801fb1a:	f000 f817 	bl	801fb4c <_ZN6ThreadC1EPKc10osPrioritym>
	;
}
 801fb1e:	68fb      	ldr	r3, [r7, #12]
 801fb20:	4618      	mov	r0, r3
 801fb22:	3710      	adds	r7, #16
 801fb24:	46bd      	mov	sp, r7
 801fb26:	bd80      	pop	{r7, pc}

0801fb28 <_ZN6ThreadC1EPKcm>:

Thread::Thread(const char* name, uint32_t stackSize) : Thread(name, (osPriority) osPriorityNormal, stackSize) {
 801fb28:	b580      	push	{r7, lr}
 801fb2a:	b084      	sub	sp, #16
 801fb2c:	af00      	add	r7, sp, #0
 801fb2e:	60f8      	str	r0, [r7, #12]
 801fb30:	60b9      	str	r1, [r7, #8]
 801fb32:	607a      	str	r2, [r7, #4]
 801fb34:	687b      	ldr	r3, [r7, #4]
 801fb36:	2200      	movs	r2, #0
 801fb38:	68b9      	ldr	r1, [r7, #8]
 801fb3a:	68f8      	ldr	r0, [r7, #12]
 801fb3c:	f000 f806 	bl	801fb4c <_ZN6ThreadC1EPKc10osPrioritym>
	;
}
 801fb40:	68fb      	ldr	r3, [r7, #12]
 801fb42:	4618      	mov	r0, r3
 801fb44:	3710      	adds	r7, #16
 801fb46:	46bd      	mov	sp, r7
 801fb48:	bd80      	pop	{r7, pc}
	...

0801fb4c <_ZN6ThreadC1EPKc10osPrioritym>:

Thread::Thread(const char* name, osPriority priority, uint32_t stackSize) {
 801fb4c:	b580      	push	{r7, lr}
 801fb4e:	b08c      	sub	sp, #48	; 0x30
 801fb50:	af00      	add	r7, sp, #0
 801fb52:	60f8      	str	r0, [r7, #12]
 801fb54:	60b9      	str	r1, [r7, #8]
 801fb56:	603b      	str	r3, [r7, #0]
 801fb58:	4613      	mov	r3, r2
 801fb5a:	80fb      	strh	r3, [r7, #6]
 801fb5c:	4a14      	ldr	r2, [pc, #80]	; (801fbb0 <_ZN6ThreadC1EPKc10osPrioritym+0x64>)
 801fb5e:	68fb      	ldr	r3, [r7, #12]
 801fb60:	601a      	str	r2, [r3, #0]
 801fb62:	68fb      	ldr	r3, [r7, #12]
 801fb64:	2201      	movs	r2, #1
 801fb66:	731a      	strb	r2, [r3, #12]
	osThreadDef_t thread = { (char*) name, &__task_run, priority, 0, stackSize};
 801fb68:	f107 0314 	add.w	r3, r7, #20
 801fb6c:	2200      	movs	r2, #0
 801fb6e:	601a      	str	r2, [r3, #0]
 801fb70:	605a      	str	r2, [r3, #4]
 801fb72:	609a      	str	r2, [r3, #8]
 801fb74:	60da      	str	r2, [r3, #12]
 801fb76:	611a      	str	r2, [r3, #16]
 801fb78:	615a      	str	r2, [r3, #20]
 801fb7a:	619a      	str	r2, [r3, #24]
 801fb7c:	4b0d      	ldr	r3, [pc, #52]	; (801fbb4 <_ZN6ThreadC1EPKc10osPrioritym+0x68>)
 801fb7e:	61bb      	str	r3, [r7, #24]
 801fb80:	68bb      	ldr	r3, [r7, #8]
 801fb82:	617b      	str	r3, [r7, #20]
 801fb84:	88fb      	ldrh	r3, [r7, #6]
 801fb86:	83bb      	strh	r3, [r7, #28]
 801fb88:	683b      	ldr	r3, [r7, #0]
 801fb8a:	627b      	str	r3, [r7, #36]	; 0x24
	this->handle = osThreadCreate(&thread, this);
 801fb8c:	f107 0314 	add.w	r3, r7, #20
 801fb90:	68f9      	ldr	r1, [r7, #12]
 801fb92:	4618      	mov	r0, r3
 801fb94:	f7ea ffef 	bl	800ab76 <osThreadCreate>
 801fb98:	4602      	mov	r2, r0
 801fb9a:	68fb      	ldr	r3, [r7, #12]
 801fb9c:	605a      	str	r2, [r3, #4]
	this->name = name;
 801fb9e:	68fb      	ldr	r3, [r7, #12]
 801fba0:	68ba      	ldr	r2, [r7, #8]
 801fba2:	609a      	str	r2, [r3, #8]
}
 801fba4:	68fb      	ldr	r3, [r7, #12]
 801fba6:	4618      	mov	r0, r3
 801fba8:	3730      	adds	r7, #48	; 0x30
 801fbaa:	46bd      	mov	sp, r7
 801fbac:	bd80      	pop	{r7, pc}
 801fbae:	bf00      	nop
 801fbb0:	08027260 	.word	0x08027260
 801fbb4:	0801fa89 	.word	0x0801fa89

0801fbb8 <_ZN6Thread7printlnEPKcz>:

void Thread::terminate() {
	this->running = false;
}

void Thread::println(const char* format, ...) {
 801fbb8:	b40e      	push	{r1, r2, r3}
 801fbba:	b580      	push	{r7, lr}
 801fbbc:	b085      	sub	sp, #20
 801fbbe:	af00      	add	r7, sp, #0
 801fbc0:	6078      	str	r0, [r7, #4]
	va_list args;
	va_start(args, format);
 801fbc2:	f107 0320 	add.w	r3, r7, #32
 801fbc6:	60fb      	str	r3, [r7, #12]

	sprintf(buffer, "[%s] ", name);
 801fbc8:	687b      	ldr	r3, [r7, #4]
 801fbca:	689b      	ldr	r3, [r3, #8]
 801fbcc:	461a      	mov	r2, r3
 801fbce:	4913      	ldr	r1, [pc, #76]	; (801fc1c <_ZN6Thread7printlnEPKcz+0x64>)
 801fbd0:	4813      	ldr	r0, [pc, #76]	; (801fc20 <_ZN6Thread7printlnEPKcz+0x68>)
 801fbd2:	f001 fb45 	bl	8021260 <siprintf>
	vsprintf(buffer + strlen(buffer), format, args);
 801fbd6:	4812      	ldr	r0, [pc, #72]	; (801fc20 <_ZN6Thread7printlnEPKcz+0x68>)
 801fbd8:	f7e0 fbdc 	bl	8000394 <strlen>
 801fbdc:	4602      	mov	r2, r0
 801fbde:	4b10      	ldr	r3, [pc, #64]	; (801fc20 <_ZN6Thread7printlnEPKcz+0x68>)
 801fbe0:	4413      	add	r3, r2
 801fbe2:	68fa      	ldr	r2, [r7, #12]
 801fbe4:	69f9      	ldr	r1, [r7, #28]
 801fbe6:	4618      	mov	r0, r3
 801fbe8:	f001 fb70 	bl	80212cc <vsiprintf>
	strcat(buffer, "\r\n");
 801fbec:	480c      	ldr	r0, [pc, #48]	; (801fc20 <_ZN6Thread7printlnEPKcz+0x68>)
 801fbee:	f7e0 fbd1 	bl	8000394 <strlen>
 801fbf2:	4603      	mov	r3, r0
 801fbf4:	461a      	mov	r2, r3
 801fbf6:	4b0a      	ldr	r3, [pc, #40]	; (801fc20 <_ZN6Thread7printlnEPKcz+0x68>)
 801fbf8:	4413      	add	r3, r2
 801fbfa:	4a0a      	ldr	r2, [pc, #40]	; (801fc24 <_ZN6Thread7printlnEPKcz+0x6c>)
 801fbfc:	8811      	ldrh	r1, [r2, #0]
 801fbfe:	7892      	ldrb	r2, [r2, #2]
 801fc00:	8019      	strh	r1, [r3, #0]
 801fc02:	709a      	strb	r2, [r3, #2]

	console.print(buffer);
 801fc04:	4906      	ldr	r1, [pc, #24]	; (801fc20 <_ZN6Thread7printlnEPKcz+0x68>)
 801fc06:	4808      	ldr	r0, [pc, #32]	; (801fc28 <_ZN6Thread7printlnEPKcz+0x70>)
 801fc08:	f7fd f93d 	bl	801ce86 <_ZN7Console5printEPKc>

	va_end(args);
}
 801fc0c:	bf00      	nop
 801fc0e:	3714      	adds	r7, #20
 801fc10:	46bd      	mov	sp, r7
 801fc12:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801fc16:	b003      	add	sp, #12
 801fc18:	4770      	bx	lr
 801fc1a:	bf00      	nop
 801fc1c:	08026fe8 	.word	0x08026fe8
 801fc20:	24045320 	.word	0x24045320
 801fc24:	08026ff0 	.word	0x08026ff0
 801fc28:	240407b0 	.word	0x240407b0

0801fc2c <_ZN16BufferedIODriver18getReceiveFunctionEv>:
public:
	BufferedIODriver(volatile uint8_t* bufferStorage, volatile uint8_t* bufferControl, size_t length);
	void receive(const std::function<void (uint8_t sender_id, uint8_t* buffer, uint32_t length)> &receiver);
	void transmit(uint8_t* buffer, uint32_t length);
	void flush(IODriver* driver);
	std::function<void (uint8_t sender_id, uint8_t* buffer, uint32_t length)> getReceiveFunction() { return receiverFunc; }
 801fc2c:	b580      	push	{r7, lr}
 801fc2e:	b082      	sub	sp, #8
 801fc30:	af00      	add	r7, sp, #0
 801fc32:	6078      	str	r0, [r7, #4]
 801fc34:	6039      	str	r1, [r7, #0]
 801fc36:	683b      	ldr	r3, [r7, #0]
 801fc38:	3318      	adds	r3, #24
 801fc3a:	4619      	mov	r1, r3
 801fc3c:	6878      	ldr	r0, [r7, #4]
 801fc3e:	f7fd fb31 	bl	801d2a4 <_ZNSt8functionIFvhPhmEEC1ERKS2_>
 801fc42:	6878      	ldr	r0, [r7, #4]
 801fc44:	3708      	adds	r7, #8
 801fc46:	46bd      	mov	sp, r7
 801fc48:	bd80      	pop	{r7, pc}

0801fc4a <_ZN12LWIPClientIO11isConnectedEv>:
	void receive(const std::function<void (uint8_t sender_id, uint8_t* buffer, uint32_t length)> &receiver);
	void transmit(uint8_t* buffer, uint32_t length);

	void update();

	bool isConnected() { return connected; }
 801fc4a:	b480      	push	{r7}
 801fc4c:	b083      	sub	sp, #12
 801fc4e:	af00      	add	r7, sp, #0
 801fc50:	6078      	str	r0, [r7, #4]
 801fc52:	687b      	ldr	r3, [r7, #4]
 801fc54:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801fc58:	4618      	mov	r0, r3
 801fc5a:	370c      	adds	r7, #12
 801fc5c:	46bd      	mov	sp, r7
 801fc5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fc62:	4770      	bx	lr

0801fc64 <_ZN10LWIPThreadC1EPKct>:


static LWIPClientIO* client;


LWIPThread::LWIPThread(const char* ip, const uint16_t port) : Thread("Telemetry", 512) { // Please, be very careful with the stack
 801fc64:	b5b0      	push	{r4, r5, r7, lr}
 801fc66:	b08c      	sub	sp, #48	; 0x30
 801fc68:	af00      	add	r7, sp, #0
 801fc6a:	60f8      	str	r0, [r7, #12]
 801fc6c:	60b9      	str	r1, [r7, #8]
 801fc6e:	4613      	mov	r3, r2
 801fc70:	80fb      	strh	r3, [r7, #6]
 801fc72:	68fb      	ldr	r3, [r7, #12]
 801fc74:	f44f 7200 	mov.w	r2, #512	; 0x200
 801fc78:	4918      	ldr	r1, [pc, #96]	; (801fcdc <_ZN10LWIPThreadC1EPKct+0x78>)
 801fc7a:	4618      	mov	r0, r3
 801fc7c:	f7ff ff54 	bl	801fb28 <_ZN6ThreadC1EPKcm>
 801fc80:	4a17      	ldr	r2, [pc, #92]	; (801fce0 <_ZN10LWIPThreadC1EPKct+0x7c>)
 801fc82:	68fb      	ldr	r3, [r7, #12]
 801fc84:	601a      	str	r2, [r3, #0]
	client = new LWIPClientIO(ip, port);
 801fc86:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801fc8a:	4618      	mov	r0, r3
 801fc8c:	f000 fcd9 	bl	8020642 <_ZNSaIcEC1Ev>
 801fc90:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 801fc94:	f107 0314 	add.w	r3, r7, #20
 801fc98:	68b9      	ldr	r1, [r7, #8]
 801fc9a:	4618      	mov	r0, r3
 801fc9c:	f000 fd6c 	bl	8020778 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 801fca0:	f107 0514 	add.w	r5, r7, #20
 801fca4:	2044      	movs	r0, #68	; 0x44
 801fca6:	f7fd f967 	bl	801cf78 <_Znwj>
 801fcaa:	4603      	mov	r3, r0
 801fcac:	461c      	mov	r4, r3
 801fcae:	88fb      	ldrh	r3, [r7, #6]
 801fcb0:	461a      	mov	r2, r3
 801fcb2:	4629      	mov	r1, r5
 801fcb4:	4620      	mov	r0, r4
 801fcb6:	f7fe fcfd 	bl	801e6b4 <_ZN12LWIPClientIOC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEt>
 801fcba:	4b0a      	ldr	r3, [pc, #40]	; (801fce4 <_ZN10LWIPThreadC1EPKct+0x80>)
 801fcbc:	601c      	str	r4, [r3, #0]
 801fcbe:	f107 0314 	add.w	r3, r7, #20
 801fcc2:	4618      	mov	r0, r3
 801fcc4:	f000 fcf9 	bl	80206ba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 801fcc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801fccc:	4618      	mov	r0, r3
 801fcce:	f000 fcb9 	bl	8020644 <_ZNSaIcED1Ev>
}
 801fcd2:	68fb      	ldr	r3, [r7, #12]
 801fcd4:	4618      	mov	r0, r3
 801fcd6:	3730      	adds	r7, #48	; 0x30
 801fcd8:	46bd      	mov	sp, r7
 801fcda:	bdb0      	pop	{r4, r5, r7, pc}
 801fcdc:	08026ff4 	.word	0x08026ff4
 801fce0:	08027630 	.word	0x08027630
 801fce4:	240453d4 	.word	0x240453d4

0801fce8 <_ZN10LWIPThreadD1Ev>:

LWIPThread::~LWIPThread() {
 801fce8:	b580      	push	{r7, lr}
 801fcea:	b082      	sub	sp, #8
 801fcec:	af00      	add	r7, sp, #0
 801fcee:	6078      	str	r0, [r7, #4]
 801fcf0:	4a0c      	ldr	r2, [pc, #48]	; (801fd24 <_ZN10LWIPThreadD1Ev+0x3c>)
 801fcf2:	687b      	ldr	r3, [r7, #4]
 801fcf4:	601a      	str	r2, [r3, #0]
	delete client;
 801fcf6:	4b0c      	ldr	r3, [pc, #48]	; (801fd28 <_ZN10LWIPThreadD1Ev+0x40>)
 801fcf8:	681b      	ldr	r3, [r3, #0]
 801fcfa:	2b00      	cmp	r3, #0
 801fcfc:	d008      	beq.n	801fd10 <_ZN10LWIPThreadD1Ev+0x28>
 801fcfe:	4b0a      	ldr	r3, [pc, #40]	; (801fd28 <_ZN10LWIPThreadD1Ev+0x40>)
 801fd00:	681a      	ldr	r2, [r3, #0]
 801fd02:	4b09      	ldr	r3, [pc, #36]	; (801fd28 <_ZN10LWIPThreadD1Ev+0x40>)
 801fd04:	681b      	ldr	r3, [r3, #0]
 801fd06:	681b      	ldr	r3, [r3, #0]
 801fd08:	3304      	adds	r3, #4
 801fd0a:	681b      	ldr	r3, [r3, #0]
 801fd0c:	4610      	mov	r0, r2
 801fd0e:	4798      	blx	r3
LWIPThread::~LWIPThread() {
 801fd10:	687b      	ldr	r3, [r7, #4]
 801fd12:	4618      	mov	r0, r3
 801fd14:	f7fd f910 	bl	801cf38 <_ZN6ThreadD1Ev>
}
 801fd18:	687b      	ldr	r3, [r7, #4]
 801fd1a:	4618      	mov	r0, r3
 801fd1c:	3708      	adds	r7, #8
 801fd1e:	46bd      	mov	sp, r7
 801fd20:	bd80      	pop	{r7, pc}
 801fd22:	bf00      	nop
 801fd24:	08027630 	.word	0x08027630
 801fd28:	240453d4 	.word	0x240453d4

0801fd2c <_ZN10LWIPThreadD0Ev>:
LWIPThread::~LWIPThread() {
 801fd2c:	b580      	push	{r7, lr}
 801fd2e:	b082      	sub	sp, #8
 801fd30:	af00      	add	r7, sp, #0
 801fd32:	6078      	str	r0, [r7, #4]
}
 801fd34:	6878      	ldr	r0, [r7, #4]
 801fd36:	f7ff ffd7 	bl	801fce8 <_ZN10LWIPThreadD1Ev>
 801fd3a:	2110      	movs	r1, #16
 801fd3c:	6878      	ldr	r0, [r7, #4]
 801fd3e:	f000 fb36 	bl	80203ae <_ZdlPvj>
 801fd42:	687b      	ldr	r3, [r7, #4]
 801fd44:	4618      	mov	r0, r3
 801fd46:	3708      	adds	r7, #8
 801fd48:	46bd      	mov	sp, r7
 801fd4a:	bd80      	pop	{r7, pc}

0801fd4c <_ZN10LWIPThread4initEv>:

void LWIPThread::init() {
 801fd4c:	b5b0      	push	{r4, r5, r7, lr}
 801fd4e:	b094      	sub	sp, #80	; 0x50
 801fd50:	af04      	add	r7, sp, #16
 801fd52:	6078      	str	r0, [r7, #4]
	osDelay(50); // Time to get the shell loaded by Cortex M4
 801fd54:	2032      	movs	r0, #50	; 0x32
 801fd56:	f7ea ff5a 	bl	800ac0e <osDelay>

	println("Initializing LWIP...");
 801fd5a:	687b      	ldr	r3, [r7, #4]
 801fd5c:	4929      	ldr	r1, [pc, #164]	; (801fe04 <_ZN10LWIPThread4initEv+0xb8>)
 801fd5e:	4618      	mov	r0, r3
 801fd60:	f7ff ff2a 	bl	801fbb8 <_ZN6Thread7printlnEPKcz>

	tcpip_init(nullptr, nullptr);
 801fd64:	2100      	movs	r1, #0
 801fd66:	2000      	movs	r0, #0
 801fd68:	f7fc f8e6 	bl	801bf38 <tcpip_init>
	/* IP addresses initialization with DHCP (IPv4) */
	ip4_addr local_ip;
	ip4_addr netmask;
	ip4_addr gateway;

	IP4_ADDR(&local_ip, 192, 168, 1, 2);
 801fd6c:	4b26      	ldr	r3, [pc, #152]	; (801fe08 <_ZN10LWIPThread4initEv+0xbc>)
 801fd6e:	62fb      	str	r3, [r7, #44]	; 0x2c
	IP4_ADDR(&netmask, 255, 255, 255, 0);
 801fd70:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 801fd74:	62bb      	str	r3, [r7, #40]	; 0x28
	IP4_ADDR(&gateway, 192, 168, 1, 1);
 801fd76:	4b25      	ldr	r3, [pc, #148]	; (801fe0c <_ZN10LWIPThread4initEv+0xc0>)
 801fd78:	627b      	str	r3, [r7, #36]	; 0x24

	/* add the network interface (IPv4/IPv6) with RTOS */
	netif_add(&gnetif, &local_ip, &netmask, &gateway, NULL, &ethernetif_init, &tcpip_input);
 801fd7a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 801fd7e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 801fd82:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 801fd86:	4b22      	ldr	r3, [pc, #136]	; (801fe10 <_ZN10LWIPThread4initEv+0xc4>)
 801fd88:	9302      	str	r3, [sp, #8]
 801fd8a:	4b22      	ldr	r3, [pc, #136]	; (801fe14 <_ZN10LWIPThread4initEv+0xc8>)
 801fd8c:	9301      	str	r3, [sp, #4]
 801fd8e:	2300      	movs	r3, #0
 801fd90:	9300      	str	r3, [sp, #0]
 801fd92:	4603      	mov	r3, r0
 801fd94:	4820      	ldr	r0, [pc, #128]	; (801fe18 <_ZN10LWIPThread4initEv+0xcc>)
 801fd96:	f7f3 fb49 	bl	801342c <netif_add>

	/* Registers the default network interface */
	netif_set_default(&gnetif);
 801fd9a:	481f      	ldr	r0, [pc, #124]	; (801fe18 <_ZN10LWIPThread4initEv+0xcc>)
 801fd9c:	f7f3 fcf8 	bl	8013790 <netif_set_default>

	onStatusUpdate(&gnetif);
 801fda0:	481d      	ldr	r0, [pc, #116]	; (801fe18 <_ZN10LWIPThread4initEv+0xcc>)
 801fda2:	f000 f843 	bl	801fe2c <_ZL14onStatusUpdateP5netif>

	netif_set_link_callback(&gnetif, onStatusUpdate);
 801fda6:	491d      	ldr	r1, [pc, #116]	; (801fe1c <_ZN10LWIPThread4initEv+0xd0>)
 801fda8:	481b      	ldr	r0, [pc, #108]	; (801fe18 <_ZN10LWIPThread4initEv+0xcc>)
 801fdaa:	f7f3 fe03 	bl	80139b4 <netif_set_link_callback>

	osThreadDef(EthLink, ethernet_link_thread, osPriorityNormal, 0, 1024);
 801fdae:	4b1c      	ldr	r3, [pc, #112]	; (801fe20 <_ZN10LWIPThread4initEv+0xd4>)
 801fdb0:	f107 0408 	add.w	r4, r7, #8
 801fdb4:	461d      	mov	r5, r3
 801fdb6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801fdb8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801fdba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 801fdbe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	osThreadCreate(osThread(EthLink), &gnetif);
 801fdc2:	f107 0308 	add.w	r3, r7, #8
 801fdc6:	4914      	ldr	r1, [pc, #80]	; (801fe18 <_ZN10LWIPThread4initEv+0xcc>)
 801fdc8:	4618      	mov	r0, r3
 801fdca:	f7ea fed4 	bl	800ab76 <osThreadCreate>

	client->receive(telemetryDriver.getReceiveFunction());
 801fdce:	4b15      	ldr	r3, [pc, #84]	; (801fe24 <_ZN10LWIPThread4initEv+0xd8>)
 801fdd0:	681d      	ldr	r5, [r3, #0]
 801fdd2:	4b14      	ldr	r3, [pc, #80]	; (801fe24 <_ZN10LWIPThread4initEv+0xd8>)
 801fdd4:	681b      	ldr	r3, [r3, #0]
 801fdd6:	681b      	ldr	r3, [r3, #0]
 801fdd8:	3308      	adds	r3, #8
 801fdda:	681c      	ldr	r4, [r3, #0]
 801fddc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801fde0:	4911      	ldr	r1, [pc, #68]	; (801fe28 <_ZN10LWIPThread4initEv+0xdc>)
 801fde2:	4618      	mov	r0, r3
 801fde4:	f7ff ff22 	bl	801fc2c <_ZN16BufferedIODriver18getReceiveFunctionEv>
 801fde8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801fdec:	4619      	mov	r1, r3
 801fdee:	4628      	mov	r0, r5
 801fdf0:	47a0      	blx	r4
 801fdf2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801fdf6:	4618      	mov	r0, r3
 801fdf8:	f7fd f928 	bl	801d04c <_ZNSt8functionIFvhPhmEED1Ev>
}
 801fdfc:	bf00      	nop
 801fdfe:	3740      	adds	r7, #64	; 0x40
 801fe00:	46bd      	mov	sp, r7
 801fe02:	bdb0      	pop	{r4, r5, r7, pc}
 801fe04:	08027000 	.word	0x08027000
 801fe08:	0201a8c0 	.word	0x0201a8c0
 801fe0c:	0101a8c0 	.word	0x0101a8c0
 801fe10:	0801be49 	.word	0x0801be49
 801fe14:	0800a8c1 	.word	0x0800a8c1
 801fe18:	240453a0 	.word	0x240453a0
 801fe1c:	0801fe2d 	.word	0x0801fe2d
 801fe20:	08027020 	.word	0x08027020
 801fe24:	240453d4 	.word	0x240453d4
 801fe28:	240409e4 	.word	0x240409e4

0801fe2c <_ZL14onStatusUpdateP5netif>:

void onStatusUpdate(struct netif *netif) {
 801fe2c:	b580      	push	{r7, lr}
 801fe2e:	b082      	sub	sp, #8
 801fe30:	af00      	add	r7, sp, #0
 801fe32:	6078      	str	r0, [r7, #4]
	if (netif_is_link_up(netif)) {
 801fe34:	687b      	ldr	r3, [r7, #4]
 801fe36:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801fe3a:	109b      	asrs	r3, r3, #2
 801fe3c:	b2db      	uxtb	r3, r3
 801fe3e:	f003 0301 	and.w	r3, r3, #1
 801fe42:	2b00      	cmp	r3, #0
 801fe44:	d008      	beq.n	801fe58 <_ZL14onStatusUpdateP5netif+0x2c>
		/* When the netif is fully configured this function must be called */
		netif_set_up(netif);
 801fe46:	687b      	ldr	r3, [r7, #4]
 801fe48:	4618      	mov	r0, r3
 801fe4a:	f7f3 fcb1 	bl	80137b0 <netif_set_up>
		console.printf("[Telemetry] Link is up\r\n");
 801fe4e:	4908      	ldr	r1, [pc, #32]	; (801fe70 <_ZL14onStatusUpdateP5netif+0x44>)
 801fe50:	4808      	ldr	r0, [pc, #32]	; (801fe74 <_ZL14onStatusUpdateP5netif+0x48>)
 801fe52:	f7fd f82a 	bl	801ceaa <_ZN7Console6printfEPKcz>
	} else {
		/* When the netif link is down this function must be called */
		netif_set_down(netif);
		console.printf("[Telemetry] Link is down\r\n");
	}
}
 801fe56:	e007      	b.n	801fe68 <_ZL14onStatusUpdateP5netif+0x3c>
		netif_set_down(netif);
 801fe58:	687b      	ldr	r3, [r7, #4]
 801fe5a:	4618      	mov	r0, r3
 801fe5c:	f7f3 fd14 	bl	8013888 <netif_set_down>
		console.printf("[Telemetry] Link is down\r\n");
 801fe60:	4905      	ldr	r1, [pc, #20]	; (801fe78 <_ZL14onStatusUpdateP5netif+0x4c>)
 801fe62:	4804      	ldr	r0, [pc, #16]	; (801fe74 <_ZL14onStatusUpdateP5netif+0x48>)
 801fe64:	f7fd f821 	bl	801ceaa <_ZN7Console6printfEPKcz>
}
 801fe68:	bf00      	nop
 801fe6a:	3708      	adds	r7, #8
 801fe6c:	46bd      	mov	sp, r7
 801fe6e:	bd80      	pop	{r7, pc}
 801fe70:	0802703c 	.word	0x0802703c
 801fe74:	240407b0 	.word	0x240407b0
 801fe78:	08027058 	.word	0x08027058

0801fe7c <_ZN10LWIPThread4loopEv>:

void LWIPThread::loop() {
 801fe7c:	b580      	push	{r7, lr}
 801fe7e:	b084      	sub	sp, #16
 801fe80:	af00      	add	r7, sp, #0
 801fe82:	6078      	str	r0, [r7, #4]
	if(client->isConnected()) {
 801fe84:	4b21      	ldr	r3, [pc, #132]	; (801ff0c <_ZN10LWIPThread4loopEv+0x90>)
 801fe86:	681b      	ldr	r3, [r3, #0]
 801fe88:	4618      	mov	r0, r3
 801fe8a:	f7ff fede 	bl	801fc4a <_ZN12LWIPClientIO11isConnectedEv>
 801fe8e:	4603      	mov	r3, r0
 801fe90:	2b00      	cmp	r3, #0
 801fe92:	d01a      	beq.n	801feca <_ZN10LWIPThread4loopEv+0x4e>
		if(netif_is_link_up(&gnetif)) {
 801fe94:	4b1e      	ldr	r3, [pc, #120]	; (801ff10 <_ZN10LWIPThread4loopEv+0x94>)
 801fe96:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801fe9a:	109b      	asrs	r3, r3, #2
 801fe9c:	b2db      	uxtb	r3, r3
 801fe9e:	f003 0301 	and.w	r3, r3, #1
 801fea2:	2b00      	cmp	r3, #0
 801fea4:	d00b      	beq.n	801febe <_ZN10LWIPThread4loopEv+0x42>
			client->update(); // Handle reception
 801fea6:	4b19      	ldr	r3, [pc, #100]	; (801ff0c <_ZN10LWIPThread4loopEv+0x90>)
 801fea8:	681b      	ldr	r3, [r3, #0]
 801feaa:	4618      	mov	r0, r3
 801feac:	f7fe fd14 	bl	801e8d8 <_ZN12LWIPClientIO6updateEv>

			telemetryDriver.flush(client); // Handle transmission
 801feb0:	4b16      	ldr	r3, [pc, #88]	; (801ff0c <_ZN10LWIPThread4loopEv+0x90>)
 801feb2:	681b      	ldr	r3, [r3, #0]
 801feb4:	4619      	mov	r1, r3
 801feb6:	4817      	ldr	r0, [pc, #92]	; (801ff14 <_ZN10LWIPThread4loopEv+0x98>)
 801feb8:	f7fd f995 	bl	801d1e6 <_ZN16BufferedIODriver5flushEP8IODriver>
			println("Cannot connect to server with error code %d", error);
		}

		osDelay(1000);
	}
}
 801febc:	e022      	b.n	801ff04 <_ZN10LWIPThread4loopEv+0x88>
			client->disconnectClient();
 801febe:	4b13      	ldr	r3, [pc, #76]	; (801ff0c <_ZN10LWIPThread4loopEv+0x90>)
 801fec0:	681b      	ldr	r3, [r3, #0]
 801fec2:	4618      	mov	r0, r3
 801fec4:	f7fe fcd6 	bl	801e874 <_ZN12LWIPClientIO16disconnectClientEv>
}
 801fec8:	e01c      	b.n	801ff04 <_ZN10LWIPThread4loopEv+0x88>
	} else if(netif_is_link_up(&gnetif)) {
 801feca:	4b11      	ldr	r3, [pc, #68]	; (801ff10 <_ZN10LWIPThread4loopEv+0x94>)
 801fecc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801fed0:	109b      	asrs	r3, r3, #2
 801fed2:	b2db      	uxtb	r3, r3
 801fed4:	f003 0301 	and.w	r3, r3, #1
 801fed8:	2b00      	cmp	r3, #0
 801feda:	d013      	beq.n	801ff04 <_ZN10LWIPThread4loopEv+0x88>
		int32_t error = client->connectClient();
 801fedc:	4b0b      	ldr	r3, [pc, #44]	; (801ff0c <_ZN10LWIPThread4loopEv+0x90>)
 801fede:	681b      	ldr	r3, [r3, #0]
 801fee0:	4618      	mov	r0, r3
 801fee2:	f7fe fc57 	bl	801e794 <_ZN12LWIPClientIO13connectClientEv>
 801fee6:	4603      	mov	r3, r0
 801fee8:	60fb      	str	r3, [r7, #12]
		if(error != 0) {
 801feea:	68fb      	ldr	r3, [r7, #12]
 801feec:	2b00      	cmp	r3, #0
 801feee:	d005      	beq.n	801fefc <_ZN10LWIPThread4loopEv+0x80>
			println("Cannot connect to server with error code %d", error);
 801fef0:	687b      	ldr	r3, [r7, #4]
 801fef2:	68fa      	ldr	r2, [r7, #12]
 801fef4:	4908      	ldr	r1, [pc, #32]	; (801ff18 <_ZN10LWIPThread4loopEv+0x9c>)
 801fef6:	4618      	mov	r0, r3
 801fef8:	f7ff fe5e 	bl	801fbb8 <_ZN6Thread7printlnEPKcz>
		osDelay(1000);
 801fefc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801ff00:	f7ea fe85 	bl	800ac0e <osDelay>
}
 801ff04:	bf00      	nop
 801ff06:	3710      	adds	r7, #16
 801ff08:	46bd      	mov	sp, r7
 801ff0a:	bd80      	pop	{r7, pc}
 801ff0c:	240453d4 	.word	0x240453d4
 801ff10:	240453a0 	.word	0x240453a0
 801ff14:	240409e4 	.word	0x240409e4
 801ff18:	08027074 	.word	0x08027074

0801ff1c <_ZN10__cxxabiv121__vmi_class_type_infoD1Ev>:
 801ff1c:	b510      	push	{r4, lr}
 801ff1e:	4b03      	ldr	r3, [pc, #12]	; (801ff2c <_ZN10__cxxabiv121__vmi_class_type_infoD1Ev+0x10>)
 801ff20:	6003      	str	r3, [r0, #0]
 801ff22:	4604      	mov	r4, r0
 801ff24:	f000 faaa 	bl	802047c <_ZN10__cxxabiv117__class_type_infoD1Ev>
 801ff28:	4620      	mov	r0, r4
 801ff2a:	bd10      	pop	{r4, pc}
 801ff2c:	08027698 	.word	0x08027698

0801ff30 <_ZN10__cxxabiv121__vmi_class_type_infoD0Ev>:
 801ff30:	b510      	push	{r4, lr}
 801ff32:	4604      	mov	r4, r0
 801ff34:	f7ff fff2 	bl	801ff1c <_ZN10__cxxabiv121__vmi_class_type_infoD1Ev>
 801ff38:	4620      	mov	r0, r4
 801ff3a:	2118      	movs	r1, #24
 801ff3c:	f000 fa37 	bl	80203ae <_ZdlPvj>
 801ff40:	4620      	mov	r0, r4
 801ff42:	bd10      	pop	{r4, pc}

0801ff44 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 801ff44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ff48:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 801ff4c:	454a      	cmp	r2, r9
 801ff4e:	4604      	mov	r4, r0
 801ff50:	460f      	mov	r7, r1
 801ff52:	4616      	mov	r6, r2
 801ff54:	4698      	mov	r8, r3
 801ff56:	d024      	beq.n	801ffa2 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x5e>
 801ff58:	68e5      	ldr	r5, [r4, #12]
 801ff5a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801ff5e:	b355      	cbz	r5, 801ffb6 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x72>
 801ff60:	68e3      	ldr	r3, [r4, #12]
 801ff62:	079a      	lsls	r2, r3, #30
 801ff64:	d524      	bpl.n	801ffb0 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x6c>
 801ff66:	f013 0a01 	ands.w	sl, r3, #1
 801ff6a:	ea4f 2223 	mov.w	r2, r3, asr #8
 801ff6e:	d003      	beq.n	801ff78 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x34>
 801ff70:	1cfb      	adds	r3, r7, #3
 801ff72:	d01d      	beq.n	801ffb0 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x6c>
 801ff74:	6833      	ldr	r3, [r6, #0]
 801ff76:	589a      	ldr	r2, [r3, r2]
 801ff78:	68a0      	ldr	r0, [r4, #8]
 801ff7a:	6803      	ldr	r3, [r0, #0]
 801ff7c:	f8cd 9000 	str.w	r9, [sp]
 801ff80:	f8d3 b020 	ldr.w	fp, [r3, #32]
 801ff84:	4432      	add	r2, r6
 801ff86:	4643      	mov	r3, r8
 801ff88:	4639      	mov	r1, r7
 801ff8a:	47d8      	blx	fp
 801ff8c:	2803      	cmp	r0, #3
 801ff8e:	d90f      	bls.n	801ffb0 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x6c>
 801ff90:	f1ba 0f00 	cmp.w	sl, #0
 801ff94:	d002      	beq.n	801ff9c <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x58>
 801ff96:	f040 0001 	orr.w	r0, r0, #1
 801ff9a:	b2c0      	uxtb	r0, r0
 801ff9c:	b003      	add	sp, #12
 801ff9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ffa2:	4619      	mov	r1, r3
 801ffa4:	f000 f9ea 	bl	802037c <_ZNKSt9type_infoeqERKS_>
 801ffa8:	2800      	cmp	r0, #0
 801ffaa:	d0d5      	beq.n	801ff58 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x14>
 801ffac:	2006      	movs	r0, #6
 801ffae:	e7f5      	b.n	801ff9c <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x58>
 801ffb0:	3d01      	subs	r5, #1
 801ffb2:	3c08      	subs	r4, #8
 801ffb4:	e7d3      	b.n	801ff5e <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x1a>
 801ffb6:	2001      	movs	r0, #1
 801ffb8:	e7f0      	b.n	801ff9c <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x58>

0801ffba <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_>:
 801ffba:	b4f0      	push	{r4, r5, r6, r7}
 801ffbc:	1e0e      	subs	r6, r1, #0
 801ffbe:	9c04      	ldr	r4, [sp, #16]
 801ffc0:	db06      	blt.n	801ffd0 <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_+0x16>
 801ffc2:	1990      	adds	r0, r2, r6
 801ffc4:	4284      	cmp	r4, r0
 801ffc6:	bf14      	ite	ne
 801ffc8:	2001      	movne	r0, #1
 801ffca:	2006      	moveq	r0, #6
 801ffcc:	bcf0      	pop	{r4, r5, r6, r7}
 801ffce:	4770      	bx	lr
 801ffd0:	3602      	adds	r6, #2
 801ffd2:	d004      	beq.n	801ffde <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_+0x24>
 801ffd4:	6804      	ldr	r4, [r0, #0]
 801ffd6:	6a24      	ldr	r4, [r4, #32]
 801ffd8:	46a4      	mov	ip, r4
 801ffda:	bcf0      	pop	{r4, r5, r6, r7}
 801ffdc:	4760      	bx	ip
 801ffde:	2001      	movs	r0, #1
 801ffe0:	e7f4      	b.n	801ffcc <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_+0x12>

0801ffe2 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 801ffe2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ffe6:	b091      	sub	sp, #68	; 0x44
 801ffe8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ffec:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 801ffee:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801fff0:	68a3      	ldr	r3, [r4, #8]
 801fff2:	06dd      	lsls	r5, r3, #27
 801fff4:	bf44      	itt	mi
 801fff6:	6883      	ldrmi	r3, [r0, #8]
 801fff8:	60a3      	strmi	r3, [r4, #8]
 801fffa:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801fffc:	4293      	cmp	r3, r2
 801fffe:	4681      	mov	r9, r0
 8020000:	4688      	mov	r8, r1
 8020002:	d107      	bne.n	8020014 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x32>
 8020004:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8020006:	f000 f9b9 	bl	802037c <_ZNKSt9type_infoeqERKS_>
 802000a:	b118      	cbz	r0, 8020014 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x32>
 802000c:	9b05      	ldr	r3, [sp, #20]
 802000e:	7163      	strb	r3, [r4, #5]
 8020010:	2600      	movs	r6, #0
 8020012:	e0fa      	b.n	802020a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x228>
 8020014:	9906      	ldr	r1, [sp, #24]
 8020016:	4648      	mov	r0, r9
 8020018:	f000 f9b0 	bl	802037c <_ZNKSt9type_infoeqERKS_>
 802001c:	4682      	mov	sl, r0
 802001e:	b1c0      	cbz	r0, 8020052 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x70>
 8020020:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8020022:	6023      	str	r3, [r4, #0]
 8020024:	f1b8 0f00 	cmp.w	r8, #0
 8020028:	9b05      	ldr	r3, [sp, #20]
 802002a:	7123      	strb	r3, [r4, #4]
 802002c:	db0b      	blt.n	8020046 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x64>
 802002e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8020030:	4498      	add	r8, r3
 8020032:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8020034:	4543      	cmp	r3, r8
 8020036:	bf14      	ite	ne
 8020038:	f04f 0801 	movne.w	r8, #1
 802003c:	f04f 0806 	moveq.w	r8, #6
 8020040:	f884 8006 	strb.w	r8, [r4, #6]
 8020044:	e7e4      	b.n	8020010 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x2e>
 8020046:	f118 0f02 	cmn.w	r8, #2
 802004a:	d1e1      	bne.n	8020010 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x2e>
 802004c:	2301      	movs	r3, #1
 802004e:	71a3      	strb	r3, [r4, #6]
 8020050:	e7de      	b.n	8020010 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x2e>
 8020052:	f1b8 0f00 	cmp.w	r8, #0
 8020056:	bfaa      	itet	ge
 8020058:	9b1c      	ldrge	r3, [sp, #112]	; 0x70
 802005a:	f8cd a01c 	strlt.w	sl, [sp, #28]
 802005e:	eba3 0308 	subge.w	r3, r3, r8
 8020062:	f04f 0600 	mov.w	r6, #0
 8020066:	bfa8      	it	ge
 8020068:	9307      	strge	r3, [sp, #28]
 802006a:	2302      	movs	r3, #2
 802006c:	e9cd 6309 	strd	r6, r3, [sp, #36]	; 0x24
 8020070:	2301      	movs	r3, #1
 8020072:	9308      	str	r3, [sp, #32]
 8020074:	9b05      	ldr	r3, [sp, #20]
 8020076:	f043 0301 	orr.w	r3, r3, #1
 802007a:	46b3      	mov	fp, r6
 802007c:	930b      	str	r3, [sp, #44]	; 0x2c
 802007e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8020082:	9304      	str	r3, [sp, #16]
 8020084:	9b04      	ldr	r3, [sp, #16]
 8020086:	2b00      	cmp	r3, #0
 8020088:	f000 80d9 	beq.w	802023e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x25c>
 802008c:	eb09 05c3 	add.w	r5, r9, r3, lsl #3
 8020090:	68a7      	ldr	r7, [r4, #8]
 8020092:	68e9      	ldr	r1, [r5, #12]
 8020094:	970f      	str	r7, [sp, #60]	; 0x3c
 8020096:	07c8      	lsls	r0, r1, #31
 8020098:	bf48      	it	mi
 802009a:	981a      	ldrmi	r0, [sp, #104]	; 0x68
 802009c:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 80200a0:	ea4f 2321 	mov.w	r3, r1, asr #8
 80200a4:	bf48      	it	mi
 80200a6:	6800      	ldrmi	r0, [r0, #0]
 80200a8:	f88d b038 	strb.w	fp, [sp, #56]	; 0x38
 80200ac:	bf48      	it	mi
 80200ae:	58c3      	ldrmi	r3, [r0, r3]
 80200b0:	981a      	ldr	r0, [sp, #104]	; 0x68
 80200b2:	f88d b039 	strb.w	fp, [sp, #57]	; 0x39
 80200b6:	4403      	add	r3, r0
 80200b8:	9807      	ldr	r0, [sp, #28]
 80200ba:	f88d b03a 	strb.w	fp, [sp, #58]	; 0x3a
 80200be:	bf4c      	ite	mi
 80200c0:	9a0b      	ldrmi	r2, [sp, #44]	; 0x2c
 80200c2:	9a05      	ldrpl	r2, [sp, #20]
 80200c4:	b148      	cbz	r0, 80200da <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0xf8>
 80200c6:	4298      	cmp	r0, r3
 80200c8:	9808      	ldr	r0, [sp, #32]
 80200ca:	bf2c      	ite	cs
 80200cc:	f04f 0c00 	movcs.w	ip, #0
 80200d0:	f04f 0c01 	movcc.w	ip, #1
 80200d4:	4584      	cmp	ip, r0
 80200d6:	f000 80ae 	beq.w	8020236 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x254>
 80200da:	0789      	lsls	r1, r1, #30
 80200dc:	d407      	bmi.n	80200ee <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x10c>
 80200de:	f118 0f02 	cmn.w	r8, #2
 80200e2:	d102      	bne.n	80200ea <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x108>
 80200e4:	07bf      	lsls	r7, r7, #30
 80200e6:	f000 80a8 	beq.w	802023a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x258>
 80200ea:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
 80200ee:	68a8      	ldr	r0, [r5, #8]
 80200f0:	ad0d      	add	r5, sp, #52	; 0x34
 80200f2:	6801      	ldr	r1, [r0, #0]
 80200f4:	9503      	str	r5, [sp, #12]
 80200f6:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80200f8:	9502      	str	r5, [sp, #8]
 80200fa:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80200fc:	e9cd 3500 	strd	r3, r5, [sp]
 8020100:	9b06      	ldr	r3, [sp, #24]
 8020102:	69cd      	ldr	r5, [r1, #28]
 8020104:	4641      	mov	r1, r8
 8020106:	47a8      	blx	r5
 8020108:	7963      	ldrb	r3, [r4, #5]
 802010a:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
 802010e:	f89d 503a 	ldrb.w	r5, [sp, #58]	; 0x3a
 8020112:	990d      	ldr	r1, [sp, #52]	; 0x34
 8020114:	4313      	orrs	r3, r2
 8020116:	2d06      	cmp	r5, #6
 8020118:	7163      	strb	r3, [r4, #5]
 802011a:	d001      	beq.n	8020120 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x13e>
 802011c:	2d02      	cmp	r5, #2
 802011e:	d106      	bne.n	802012e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x14c>
 8020120:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 8020124:	6021      	str	r1, [r4, #0]
 8020126:	7123      	strb	r3, [r4, #4]
 8020128:	71a5      	strb	r5, [r4, #6]
 802012a:	4682      	mov	sl, r0
 802012c:	e06c      	b.n	8020208 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x226>
 802012e:	6822      	ldr	r2, [r4, #0]
 8020130:	b996      	cbnz	r6, 8020158 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x176>
 8020132:	b99a      	cbnz	r2, 802015c <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x17a>
 8020134:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8020138:	6021      	str	r1, [r4, #0]
 802013a:	7122      	strb	r2, [r4, #4]
 802013c:	b121      	cbz	r1, 8020148 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 802013e:	b11b      	cbz	r3, 8020148 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 8020140:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8020144:	07dd      	lsls	r5, r3, #31
 8020146:	d5f0      	bpl.n	802012a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x148>
 8020148:	7963      	ldrb	r3, [r4, #5]
 802014a:	2b04      	cmp	r3, #4
 802014c:	d0ed      	beq.n	802012a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x148>
 802014e:	9b04      	ldr	r3, [sp, #16]
 8020150:	3b01      	subs	r3, #1
 8020152:	9304      	str	r3, [sp, #16]
 8020154:	4606      	mov	r6, r0
 8020156:	e795      	b.n	8020084 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0xa2>
 8020158:	2a00      	cmp	r2, #0
 802015a:	d037      	beq.n	80201cc <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1ea>
 802015c:	4291      	cmp	r1, r2
 802015e:	d106      	bne.n	802016e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x18c>
 8020160:	7923      	ldrb	r3, [r4, #4]
 8020162:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8020166:	4313      	orrs	r3, r2
 8020168:	7123      	strb	r3, [r4, #4]
 802016a:	4630      	mov	r0, r6
 802016c:	e7ec      	b.n	8020148 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 802016e:	b909      	cbnz	r1, 8020174 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x192>
 8020170:	2800      	cmp	r0, #0
 8020172:	d0fa      	beq.n	802016a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x188>
 8020174:	2b03      	cmp	r3, #3
 8020176:	79a7      	ldrb	r7, [r4, #6]
 8020178:	d904      	bls.n	8020184 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1a2>
 802017a:	07d8      	lsls	r0, r3, #31
 802017c:	d529      	bpl.n	80201d2 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1f0>
 802017e:	68a3      	ldr	r3, [r4, #8]
 8020180:	0799      	lsls	r1, r3, #30
 8020182:	d526      	bpl.n	80201d2 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1f0>
 8020184:	b97f      	cbnz	r7, 80201a6 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1c4>
 8020186:	2d03      	cmp	r5, #3
 8020188:	d905      	bls.n	8020196 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1b4>
 802018a:	07eb      	lsls	r3, r5, #31
 802018c:	d541      	bpl.n	8020212 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x230>
 802018e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8020192:	079f      	lsls	r7, r3, #30
 8020194:	d53d      	bpl.n	8020212 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x230>
 8020196:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8020198:	9300      	str	r3, [sp, #0]
 802019a:	4641      	mov	r1, r8
 802019c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 802019e:	9806      	ldr	r0, [sp, #24]
 80201a0:	f7ff ff0b 	bl	801ffba <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_>
 80201a4:	4607      	mov	r7, r0
 80201a6:	b9d5      	cbnz	r5, 80201de <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 80201a8:	2f03      	cmp	r7, #3
 80201aa:	d905      	bls.n	80201b8 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1d6>
 80201ac:	07f8      	lsls	r0, r7, #31
 80201ae:	d532      	bpl.n	8020216 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x234>
 80201b0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80201b4:	0799      	lsls	r1, r3, #30
 80201b6:	d52e      	bpl.n	8020216 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x234>
 80201b8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80201ba:	9300      	str	r3, [sp, #0]
 80201bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80201be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80201c0:	9806      	ldr	r0, [sp, #24]
 80201c2:	4641      	mov	r1, r8
 80201c4:	f7ff fef9 	bl	801ffba <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_>
 80201c8:	4605      	mov	r5, r0
 80201ca:	e008      	b.n	80201de <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 80201cc:	2900      	cmp	r1, #0
 80201ce:	d1d1      	bne.n	8020174 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x192>
 80201d0:	e7cb      	b.n	802016a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x188>
 80201d2:	2f00      	cmp	r7, #0
 80201d4:	bf08      	it	eq
 80201d6:	2701      	moveq	r7, #1
 80201d8:	2d00      	cmp	r5, #0
 80201da:	bf08      	it	eq
 80201dc:	2501      	moveq	r5, #1
 80201de:	ea85 0307 	eor.w	r3, r5, r7
 80201e2:	b2db      	uxtb	r3, r3
 80201e4:	2b03      	cmp	r3, #3
 80201e6:	d918      	bls.n	802021a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x238>
 80201e8:	2d03      	cmp	r5, #3
 80201ea:	bf81      	itttt	hi
 80201ec:	9b0d      	ldrhi	r3, [sp, #52]	; 0x34
 80201ee:	6023      	strhi	r3, [r4, #0]
 80201f0:	462f      	movhi	r7, r5
 80201f2:	f89d 3038 	ldrbhi.w	r3, [sp, #56]	; 0x38
 80201f6:	bf86      	itte	hi
 80201f8:	7123      	strbhi	r3, [r4, #4]
 80201fa:	2000      	movhi	r0, #0
 80201fc:	4630      	movls	r0, r6
 80201fe:	07ba      	lsls	r2, r7, #30
 8020200:	71a7      	strb	r7, [r4, #6]
 8020202:	d401      	bmi.n	8020208 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x226>
 8020204:	07fb      	lsls	r3, r7, #31
 8020206:	d49f      	bmi.n	8020148 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 8020208:	4656      	mov	r6, sl
 802020a:	4630      	mov	r0, r6
 802020c:	b011      	add	sp, #68	; 0x44
 802020e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020212:	2701      	movs	r7, #1
 8020214:	e7e3      	b.n	80201de <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 8020216:	2501      	movs	r5, #1
 8020218:	e7e1      	b.n	80201de <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 802021a:	403d      	ands	r5, r7
 802021c:	b2ed      	uxtb	r5, r5
 802021e:	2d03      	cmp	r5, #3
 8020220:	f8c4 b000 	str.w	fp, [r4]
 8020224:	d904      	bls.n	8020230 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x24e>
 8020226:	2302      	movs	r3, #2
 8020228:	71a3      	strb	r3, [r4, #6]
 802022a:	f04f 0a01 	mov.w	sl, #1
 802022e:	e7eb      	b.n	8020208 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x226>
 8020230:	2001      	movs	r0, #1
 8020232:	71a0      	strb	r0, [r4, #6]
 8020234:	e788      	b.n	8020148 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 8020236:	2301      	movs	r3, #1
 8020238:	9309      	str	r3, [sp, #36]	; 0x24
 802023a:	4630      	mov	r0, r6
 802023c:	e787      	b.n	802014e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x16c>
 802023e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020240:	2b00      	cmp	r3, #0
 8020242:	d0e2      	beq.n	802020a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x228>
 8020244:	9b04      	ldr	r3, [sp, #16]
 8020246:	9308      	str	r3, [sp, #32]
 8020248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802024a:	2b01      	cmp	r3, #1
 802024c:	d0dd      	beq.n	802020a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x228>
 802024e:	2301      	movs	r3, #1
 8020250:	930a      	str	r3, [sp, #40]	; 0x28
 8020252:	e714      	b.n	802007e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x9c>

08020254 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 8020254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020258:	b089      	sub	sp, #36	; 0x24
 802025a:	4607      	mov	r7, r0
 802025c:	9102      	str	r1, [sp, #8]
 802025e:	4692      	mov	sl, r2
 8020260:	461c      	mov	r4, r3
 8020262:	f000 f93c 	bl	80204de <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8020266:	4605      	mov	r5, r0
 8020268:	2800      	cmp	r0, #0
 802026a:	d159      	bne.n	8020320 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 802026c:	f8d4 8008 	ldr.w	r8, [r4, #8]
 8020270:	f8d7 900c 	ldr.w	r9, [r7, #12]
 8020274:	f018 0f10 	tst.w	r8, #16
 8020278:	bf18      	it	ne
 802027a:	f8d7 8008 	ldrne.w	r8, [r7, #8]
 802027e:	f008 0301 	and.w	r3, r8, #1
 8020282:	eb07 06c9 	add.w	r6, r7, r9, lsl #3
 8020286:	f04f 0b00 	mov.w	fp, #0
 802028a:	9303      	str	r3, [sp, #12]
 802028c:	f1b9 0f00 	cmp.w	r9, #0
 8020290:	d06c      	beq.n	802036c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x118>
 8020292:	68f2      	ldr	r2, [r6, #12]
 8020294:	f8cd b010 	str.w	fp, [sp, #16]
 8020298:	f002 0301 	and.w	r3, r2, #1
 802029c:	9300      	str	r3, [sp, #0]
 802029e:	f012 0302 	ands.w	r3, r2, #2
 80202a2:	f88d b014 	strb.w	fp, [sp, #20]
 80202a6:	e9cd 8b06 	strd	r8, fp, [sp, #24]
 80202aa:	9301      	str	r3, [sp, #4]
 80202ac:	d105      	bne.n	80202ba <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x66>
 80202ae:	9b03      	ldr	r3, [sp, #12]
 80202b0:	b91b      	cbnz	r3, 80202ba <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x66>
 80202b2:	f109 39ff 	add.w	r9, r9, #4294967295
 80202b6:	3e08      	subs	r6, #8
 80202b8:	e7e8      	b.n	802028c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x38>
 80202ba:	f1ba 0f00 	cmp.w	sl, #0
 80202be:	d033      	beq.n	8020328 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xd4>
 80202c0:	9b00      	ldr	r3, [sp, #0]
 80202c2:	1212      	asrs	r2, r2, #8
 80202c4:	b113      	cbz	r3, 80202cc <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x78>
 80202c6:	f8da 3000 	ldr.w	r3, [sl]
 80202ca:	589a      	ldr	r2, [r3, r2]
 80202cc:	4452      	add	r2, sl
 80202ce:	68b0      	ldr	r0, [r6, #8]
 80202d0:	9902      	ldr	r1, [sp, #8]
 80202d2:	6803      	ldr	r3, [r0, #0]
 80202d4:	699d      	ldr	r5, [r3, #24]
 80202d6:	ab04      	add	r3, sp, #16
 80202d8:	47a8      	blx	r5
 80202da:	4605      	mov	r5, r0
 80202dc:	2800      	cmp	r0, #0
 80202de:	d0e8      	beq.n	80202b2 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x5e>
 80202e0:	9b07      	ldr	r3, [sp, #28]
 80202e2:	2b08      	cmp	r3, #8
 80202e4:	d103      	bne.n	80202ee <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x9a>
 80202e6:	9b00      	ldr	r3, [sp, #0]
 80202e8:	b10b      	cbz	r3, 80202ee <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x9a>
 80202ea:	68b3      	ldr	r3, [r6, #8]
 80202ec:	9307      	str	r3, [sp, #28]
 80202ee:	f89d 3014 	ldrb.w	r3, [sp, #20]
 80202f2:	2b03      	cmp	r3, #3
 80202f4:	d905      	bls.n	8020302 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xae>
 80202f6:	9a01      	ldr	r2, [sp, #4]
 80202f8:	b91a      	cbnz	r2, 8020302 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xae>
 80202fa:	f023 0302 	bic.w	r3, r3, #2
 80202fe:	f88d 3014 	strb.w	r3, [sp, #20]
 8020302:	68e1      	ldr	r1, [r4, #12]
 8020304:	b9c1      	cbnz	r1, 8020338 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xe4>
 8020306:	ab04      	add	r3, sp, #16
 8020308:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 802030a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 802030e:	7923      	ldrb	r3, [r4, #4]
 8020310:	2b03      	cmp	r3, #3
 8020312:	d905      	bls.n	8020320 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 8020314:	079a      	lsls	r2, r3, #30
 8020316:	d509      	bpl.n	802032c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xd8>
 8020318:	68bb      	ldr	r3, [r7, #8]
 802031a:	f013 0f01 	tst.w	r3, #1
 802031e:	d1c8      	bne.n	80202b2 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x5e>
 8020320:	4628      	mov	r0, r5
 8020322:	b009      	add	sp, #36	; 0x24
 8020324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020328:	4652      	mov	r2, sl
 802032a:	e7d0      	b.n	80202ce <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x7a>
 802032c:	07db      	lsls	r3, r3, #31
 802032e:	d5f7      	bpl.n	8020320 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 8020330:	68bb      	ldr	r3, [r7, #8]
 8020332:	f013 0f02 	tst.w	r3, #2
 8020336:	e7f2      	b.n	802031e <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xca>
 8020338:	6823      	ldr	r3, [r4, #0]
 802033a:	9a04      	ldr	r2, [sp, #16]
 802033c:	4293      	cmp	r3, r2
 802033e:	d004      	beq.n	802034a <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf6>
 8020340:	2300      	movs	r3, #0
 8020342:	6023      	str	r3, [r4, #0]
 8020344:	2302      	movs	r3, #2
 8020346:	7123      	strb	r3, [r4, #4]
 8020348:	e7ea      	b.n	8020320 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 802034a:	b12b      	cbz	r3, 8020358 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x104>
 802034c:	7923      	ldrb	r3, [r4, #4]
 802034e:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8020352:	4313      	orrs	r3, r2
 8020354:	7123      	strb	r3, [r4, #4]
 8020356:	e7ac      	b.n	80202b2 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x5e>
 8020358:	9807      	ldr	r0, [sp, #28]
 802035a:	2808      	cmp	r0, #8
 802035c:	d0f2      	beq.n	8020344 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf0>
 802035e:	2908      	cmp	r1, #8
 8020360:	d0f0      	beq.n	8020344 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf0>
 8020362:	f000 f80b 	bl	802037c <_ZNKSt9type_infoeqERKS_>
 8020366:	2800      	cmp	r0, #0
 8020368:	d1f0      	bne.n	802034c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf8>
 802036a:	e7eb      	b.n	8020344 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf0>
 802036c:	7925      	ldrb	r5, [r4, #4]
 802036e:	3500      	adds	r5, #0
 8020370:	bf18      	it	ne
 8020372:	2501      	movne	r5, #1
 8020374:	e7d4      	b.n	8020320 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>

08020376 <_ZNSt9type_infoD1Ev>:
 8020376:	4770      	bx	lr

08020378 <_ZNKSt9type_info14__is_pointer_pEv>:
 8020378:	2000      	movs	r0, #0
 802037a:	4770      	bx	lr

0802037c <_ZNKSt9type_infoeqERKS_>:
 802037c:	4281      	cmp	r1, r0
 802037e:	b508      	push	{r3, lr}
 8020380:	d00e      	beq.n	80203a0 <_ZNKSt9type_infoeqERKS_+0x24>
 8020382:	6840      	ldr	r0, [r0, #4]
 8020384:	7803      	ldrb	r3, [r0, #0]
 8020386:	2b2a      	cmp	r3, #42	; 0x2a
 8020388:	d00c      	beq.n	80203a4 <_ZNKSt9type_infoeqERKS_+0x28>
 802038a:	6849      	ldr	r1, [r1, #4]
 802038c:	780b      	ldrb	r3, [r1, #0]
 802038e:	2b2a      	cmp	r3, #42	; 0x2a
 8020390:	bf08      	it	eq
 8020392:	3101      	addeq	r1, #1
 8020394:	f7df fff4 	bl	8000380 <strcmp>
 8020398:	fab0 f080 	clz	r0, r0
 802039c:	0940      	lsrs	r0, r0, #5
 802039e:	bd08      	pop	{r3, pc}
 80203a0:	2001      	movs	r0, #1
 80203a2:	e7fc      	b.n	802039e <_ZNKSt9type_infoeqERKS_+0x22>
 80203a4:	2000      	movs	r0, #0
 80203a6:	e7fa      	b.n	802039e <_ZNKSt9type_infoeqERKS_+0x22>

080203a8 <__cxa_pure_virtual>:
 80203a8:	b508      	push	{r3, lr}
 80203aa:	f000 f945 	bl	8020638 <_ZSt9terminatev>

080203ae <_ZdlPvj>:
 80203ae:	f7fc bdef 	b.w	801cf90 <_ZdlPv>
	...

080203b4 <_ZSt11_Hash_bytesPKvjj>:
 80203b4:	4b18      	ldr	r3, [pc, #96]	; (8020418 <_ZSt11_Hash_bytesPKvjj+0x64>)
 80203b6:	b570      	push	{r4, r5, r6, lr}
 80203b8:	404a      	eors	r2, r1
 80203ba:	460d      	mov	r5, r1
 80203bc:	1846      	adds	r6, r0, r1
 80203be:	2d03      	cmp	r5, #3
 80203c0:	eba6 0405 	sub.w	r4, r6, r5
 80203c4:	d908      	bls.n	80203d8 <_ZSt11_Hash_bytesPKvjj+0x24>
 80203c6:	6824      	ldr	r4, [r4, #0]
 80203c8:	435c      	muls	r4, r3
 80203ca:	ea84 6414 	eor.w	r4, r4, r4, lsr #24
 80203ce:	435a      	muls	r2, r3
 80203d0:	435c      	muls	r4, r3
 80203d2:	4062      	eors	r2, r4
 80203d4:	3d04      	subs	r5, #4
 80203d6:	e7f2      	b.n	80203be <_ZSt11_Hash_bytesPKvjj+0xa>
 80203d8:	088d      	lsrs	r5, r1, #2
 80203da:	f06f 0403 	mvn.w	r4, #3
 80203de:	fb04 1105 	mla	r1, r4, r5, r1
 80203e2:	2902      	cmp	r1, #2
 80203e4:	eb00 0685 	add.w	r6, r0, r5, lsl #2
 80203e8:	d011      	beq.n	802040e <_ZSt11_Hash_bytesPKvjj+0x5a>
 80203ea:	2903      	cmp	r1, #3
 80203ec:	d00c      	beq.n	8020408 <_ZSt11_Hash_bytesPKvjj+0x54>
 80203ee:	2901      	cmp	r1, #1
 80203f0:	d103      	bne.n	80203fa <_ZSt11_Hash_bytesPKvjj+0x46>
 80203f2:	f810 0025 	ldrb.w	r0, [r0, r5, lsl #2]
 80203f6:	4042      	eors	r2, r0
 80203f8:	435a      	muls	r2, r3
 80203fa:	ea82 3252 	eor.w	r2, r2, r2, lsr #13
 80203fe:	fb03 f002 	mul.w	r0, r3, r2
 8020402:	ea80 30d0 	eor.w	r0, r0, r0, lsr #15
 8020406:	bd70      	pop	{r4, r5, r6, pc}
 8020408:	78b1      	ldrb	r1, [r6, #2]
 802040a:	ea82 4201 	eor.w	r2, r2, r1, lsl #16
 802040e:	7871      	ldrb	r1, [r6, #1]
 8020410:	ea82 2201 	eor.w	r2, r2, r1, lsl #8
 8020414:	e7ed      	b.n	80203f2 <_ZSt11_Hash_bytesPKvjj+0x3e>
 8020416:	bf00      	nop
 8020418:	5bd1e995 	.word	0x5bd1e995

0802041c <__cxa_guard_acquire>:
 802041c:	6803      	ldr	r3, [r0, #0]
 802041e:	07db      	lsls	r3, r3, #31
 8020420:	d406      	bmi.n	8020430 <__cxa_guard_acquire+0x14>
 8020422:	7843      	ldrb	r3, [r0, #1]
 8020424:	b103      	cbz	r3, 8020428 <__cxa_guard_acquire+0xc>
 8020426:	deff      	udf	#255	; 0xff
 8020428:	2301      	movs	r3, #1
 802042a:	7043      	strb	r3, [r0, #1]
 802042c:	4618      	mov	r0, r3
 802042e:	4770      	bx	lr
 8020430:	2000      	movs	r0, #0
 8020432:	4770      	bx	lr

08020434 <__cxa_guard_release>:
 8020434:	2301      	movs	r3, #1
 8020436:	6003      	str	r3, [r0, #0]
 8020438:	4770      	bx	lr

0802043a <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 802043a:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 802043c:	2400      	movs	r4, #0
 802043e:	2310      	movs	r3, #16
 8020440:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8020444:	6803      	ldr	r3, [r0, #0]
 8020446:	9400      	str	r4, [sp, #0]
 8020448:	4615      	mov	r5, r2
 802044a:	699e      	ldr	r6, [r3, #24]
 802044c:	f88d 4004 	strb.w	r4, [sp, #4]
 8020450:	466b      	mov	r3, sp
 8020452:	6812      	ldr	r2, [r2, #0]
 8020454:	47b0      	blx	r6
 8020456:	f89d 3004 	ldrb.w	r3, [sp, #4]
 802045a:	f003 0306 	and.w	r3, r3, #6
 802045e:	2b06      	cmp	r3, #6
 8020460:	bf03      	ittte	eq
 8020462:	9b00      	ldreq	r3, [sp, #0]
 8020464:	602b      	streq	r3, [r5, #0]
 8020466:	2001      	moveq	r0, #1
 8020468:	4620      	movne	r0, r4
 802046a:	b004      	add	sp, #16
 802046c:	bd70      	pop	{r4, r5, r6, pc}

0802046e <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 802046e:	9800      	ldr	r0, [sp, #0]
 8020470:	4290      	cmp	r0, r2
 8020472:	bf0c      	ite	eq
 8020474:	2006      	moveq	r0, #6
 8020476:	2001      	movne	r0, #1
 8020478:	4770      	bx	lr
	...

0802047c <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 802047c:	b510      	push	{r4, lr}
 802047e:	4b03      	ldr	r3, [pc, #12]	; (802048c <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 8020480:	6003      	str	r3, [r0, #0]
 8020482:	4604      	mov	r4, r0
 8020484:	f7ff ff77 	bl	8020376 <_ZNSt9type_infoD1Ev>
 8020488:	4620      	mov	r0, r4
 802048a:	bd10      	pop	{r4, pc}
 802048c:	0802770c 	.word	0x0802770c

08020490 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 8020490:	b510      	push	{r4, lr}
 8020492:	4604      	mov	r4, r0
 8020494:	f7ff fff2 	bl	802047c <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8020498:	4620      	mov	r0, r4
 802049a:	2108      	movs	r1, #8
 802049c:	f7ff ff87 	bl	80203ae <_ZdlPvj>
 80204a0:	4620      	mov	r0, r4
 80204a2:	bd10      	pop	{r4, pc}

080204a4 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 80204a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80204a8:	4698      	mov	r8, r3
 80204aa:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
 80204ae:	9e06      	ldr	r6, [sp, #24]
 80204b0:	429e      	cmp	r6, r3
 80204b2:	4607      	mov	r7, r0
 80204b4:	4615      	mov	r5, r2
 80204b6:	d107      	bne.n	80204c8 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x24>
 80204b8:	9907      	ldr	r1, [sp, #28]
 80204ba:	f7ff ff5f 	bl	802037c <_ZNKSt9type_infoeqERKS_>
 80204be:	b118      	cbz	r0, 80204c8 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x24>
 80204c0:	7165      	strb	r5, [r4, #5]
 80204c2:	2000      	movs	r0, #0
 80204c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80204c8:	4641      	mov	r1, r8
 80204ca:	4638      	mov	r0, r7
 80204cc:	f7ff ff56 	bl	802037c <_ZNKSt9type_infoeqERKS_>
 80204d0:	2800      	cmp	r0, #0
 80204d2:	d0f6      	beq.n	80204c2 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1e>
 80204d4:	2301      	movs	r3, #1
 80204d6:	6026      	str	r6, [r4, #0]
 80204d8:	7125      	strb	r5, [r4, #4]
 80204da:	71a3      	strb	r3, [r4, #6]
 80204dc:	e7f1      	b.n	80204c2 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1e>

080204de <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 80204de:	b538      	push	{r3, r4, r5, lr}
 80204e0:	4615      	mov	r5, r2
 80204e2:	461c      	mov	r4, r3
 80204e4:	f7ff ff4a 	bl	802037c <_ZNKSt9type_infoeqERKS_>
 80204e8:	b120      	cbz	r0, 80204f4 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 80204ea:	2308      	movs	r3, #8
 80204ec:	60e3      	str	r3, [r4, #12]
 80204ee:	2306      	movs	r3, #6
 80204f0:	6025      	str	r5, [r4, #0]
 80204f2:	7123      	strb	r3, [r4, #4]
 80204f4:	bd38      	pop	{r3, r4, r5, pc}

080204f6 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 80204f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80204fa:	4605      	mov	r5, r0
 80204fc:	460c      	mov	r4, r1
 80204fe:	4616      	mov	r6, r2
 8020500:	461f      	mov	r7, r3
 8020502:	f7ff ff3b 	bl	802037c <_ZNKSt9type_infoeqERKS_>
 8020506:	b948      	cbnz	r0, 802051c <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8020508:	2f03      	cmp	r7, #3
 802050a:	d807      	bhi.n	802051c <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 802050c:	6823      	ldr	r3, [r4, #0]
 802050e:	4632      	mov	r2, r6
 8020510:	4629      	mov	r1, r5
 8020512:	4620      	mov	r0, r4
 8020514:	695b      	ldr	r3, [r3, #20]
 8020516:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802051a:	4718      	bx	r3
 802051c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08020520 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 8020520:	b510      	push	{r4, lr}
 8020522:	4b03      	ldr	r3, [pc, #12]	; (8020530 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 8020524:	6003      	str	r3, [r0, #0]
 8020526:	4604      	mov	r4, r0
 8020528:	f7ff ffa8 	bl	802047c <_ZN10__cxxabiv117__class_type_infoD1Ev>
 802052c:	4620      	mov	r0, r4
 802052e:	bd10      	pop	{r4, pc}
 8020530:	0802776c 	.word	0x0802776c

08020534 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 8020534:	b510      	push	{r4, lr}
 8020536:	4604      	mov	r4, r0
 8020538:	f7ff fff2 	bl	8020520 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>
 802053c:	4620      	mov	r0, r4
 802053e:	210c      	movs	r1, #12
 8020540:	f7ff ff35 	bl	80203ae <_ZdlPvj>
 8020544:	4620      	mov	r0, r4
 8020546:	bd10      	pop	{r4, pc}

08020548 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 8020548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802054c:	9e06      	ldr	r6, [sp, #24]
 802054e:	4296      	cmp	r6, r2
 8020550:	4607      	mov	r7, r0
 8020552:	4688      	mov	r8, r1
 8020554:	4615      	mov	r5, r2
 8020556:	461c      	mov	r4, r3
 8020558:	d00a      	beq.n	8020570 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x28>
 802055a:	68b8      	ldr	r0, [r7, #8]
 802055c:	6803      	ldr	r3, [r0, #0]
 802055e:	9606      	str	r6, [sp, #24]
 8020560:	6a1e      	ldr	r6, [r3, #32]
 8020562:	462a      	mov	r2, r5
 8020564:	4623      	mov	r3, r4
 8020566:	4641      	mov	r1, r8
 8020568:	46b4      	mov	ip, r6
 802056a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802056e:	4760      	bx	ip
 8020570:	4619      	mov	r1, r3
 8020572:	f7ff ff03 	bl	802037c <_ZNKSt9type_infoeqERKS_>
 8020576:	2800      	cmp	r0, #0
 8020578:	d0ef      	beq.n	802055a <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x12>
 802057a:	2006      	movs	r0, #6
 802057c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08020580 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8020580:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020584:	460e      	mov	r6, r1
 8020586:	4619      	mov	r1, r3
 8020588:	4683      	mov	fp, r0
 802058a:	4617      	mov	r7, r2
 802058c:	4699      	mov	r9, r3
 802058e:	e9dd 4a0a 	ldrd	r4, sl, [sp, #40]	; 0x28
 8020592:	e9dd 850c 	ldrd	r8, r5, [sp, #48]	; 0x30
 8020596:	f7ff fef1 	bl	802037c <_ZNKSt9type_infoeqERKS_>
 802059a:	b190      	cbz	r0, 80205c2 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x42>
 802059c:	2e00      	cmp	r6, #0
 802059e:	602c      	str	r4, [r5, #0]
 80205a0:	712f      	strb	r7, [r5, #4]
 80205a2:	db09      	blt.n	80205b8 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x38>
 80205a4:	4434      	add	r4, r6
 80205a6:	45a0      	cmp	r8, r4
 80205a8:	bf0c      	ite	eq
 80205aa:	2406      	moveq	r4, #6
 80205ac:	2401      	movne	r4, #1
 80205ae:	71ac      	strb	r4, [r5, #6]
 80205b0:	2000      	movs	r0, #0
 80205b2:	b001      	add	sp, #4
 80205b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80205b8:	3602      	adds	r6, #2
 80205ba:	d1f9      	bne.n	80205b0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 80205bc:	2301      	movs	r3, #1
 80205be:	71ab      	strb	r3, [r5, #6]
 80205c0:	e7f6      	b.n	80205b0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 80205c2:	4544      	cmp	r4, r8
 80205c4:	d106      	bne.n	80205d4 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 80205c6:	4651      	mov	r1, sl
 80205c8:	4658      	mov	r0, fp
 80205ca:	f7ff fed7 	bl	802037c <_ZNKSt9type_infoeqERKS_>
 80205ce:	b108      	cbz	r0, 80205d4 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 80205d0:	716f      	strb	r7, [r5, #5]
 80205d2:	e7ed      	b.n	80205b0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 80205d4:	f8db 0008 	ldr.w	r0, [fp, #8]
 80205d8:	6803      	ldr	r3, [r0, #0]
 80205da:	e9cd 850c 	strd	r8, r5, [sp, #48]	; 0x30
 80205de:	e9cd 4a0a 	strd	r4, sl, [sp, #40]	; 0x28
 80205e2:	69dc      	ldr	r4, [r3, #28]
 80205e4:	463a      	mov	r2, r7
 80205e6:	464b      	mov	r3, r9
 80205e8:	4631      	mov	r1, r6
 80205ea:	46a4      	mov	ip, r4
 80205ec:	b001      	add	sp, #4
 80205ee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80205f2:	4760      	bx	ip

080205f4 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 80205f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80205f8:	4604      	mov	r4, r0
 80205fa:	460d      	mov	r5, r1
 80205fc:	4616      	mov	r6, r2
 80205fe:	461f      	mov	r7, r3
 8020600:	f7ff ff6d 	bl	80204de <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8020604:	b948      	cbnz	r0, 802061a <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 8020606:	68a0      	ldr	r0, [r4, #8]
 8020608:	6803      	ldr	r3, [r0, #0]
 802060a:	699c      	ldr	r4, [r3, #24]
 802060c:	4632      	mov	r2, r6
 802060e:	463b      	mov	r3, r7
 8020610:	4629      	mov	r1, r5
 8020612:	46a4      	mov	ip, r4
 8020614:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020618:	4760      	bx	ip
 802061a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0802061e <_ZN10__cxxabiv111__terminateEPFvvE>:
 802061e:	b508      	push	{r3, lr}
 8020620:	4780      	blx	r0
 8020622:	f000 f8c8 	bl	80207b6 <abort>
	...

08020628 <_ZSt13get_terminatev>:
 8020628:	4b02      	ldr	r3, [pc, #8]	; (8020634 <_ZSt13get_terminatev+0xc>)
 802062a:	6818      	ldr	r0, [r3, #0]
 802062c:	f3bf 8f5b 	dmb	ish
 8020630:	4770      	bx	lr
 8020632:	bf00      	nop
 8020634:	2400003c 	.word	0x2400003c

08020638 <_ZSt9terminatev>:
 8020638:	b508      	push	{r3, lr}
 802063a:	f7ff fff5 	bl	8020628 <_ZSt13get_terminatev>
 802063e:	f7ff ffee 	bl	802061e <_ZN10__cxxabiv111__terminateEPFvvE>

08020642 <_ZNSaIcEC1Ev>:
 8020642:	4770      	bx	lr

08020644 <_ZNSaIcED1Ev>:
 8020644:	4770      	bx	lr

08020646 <_ZNSt11char_traitsIcE4copyEPcPKcj>:
 8020646:	b10a      	cbz	r2, 802064c <_ZNSt11char_traitsIcE4copyEPcPKcj+0x6>
 8020648:	f000 b915 	b.w	8020876 <memcpy>
 802064c:	4770      	bx	lr
	...

08020650 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 8020650:	b508      	push	{r3, lr}
 8020652:	680b      	ldr	r3, [r1, #0]
 8020654:	2b00      	cmp	r3, #0
 8020656:	da02      	bge.n	802065e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0xe>
 8020658:	4809      	ldr	r0, [pc, #36]	; (8020680 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x30>)
 802065a:	f000 f8a9 	bl	80207b0 <_ZSt20__throw_length_errorPKc>
 802065e:	4293      	cmp	r3, r2
 8020660:	d908      	bls.n	8020674 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x24>
 8020662:	0052      	lsls	r2, r2, #1
 8020664:	4293      	cmp	r3, r2
 8020666:	d205      	bcs.n	8020674 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x24>
 8020668:	2a00      	cmp	r2, #0
 802066a:	bfb6      	itet	lt
 802066c:	f06f 4300 	mvnlt.w	r3, #2147483648	; 0x80000000
 8020670:	600a      	strge	r2, [r1, #0]
 8020672:	600b      	strlt	r3, [r1, #0]
 8020674:	6808      	ldr	r0, [r1, #0]
 8020676:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802067a:	3001      	adds	r0, #1
 802067c:	f7fc bc7c 	b.w	801cf78 <_Znwj>
 8020680:	080277ba 	.word	0x080277ba

08020684 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 8020684:	4603      	mov	r3, r0
 8020686:	f853 0b08 	ldr.w	r0, [r3], #8
 802068a:	4298      	cmp	r0, r3
 802068c:	d001      	beq.n	8020692 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0xe>
 802068e:	f7fc bc7f 	b.w	801cf90 <_ZdlPv>
 8020692:	4770      	bx	lr

08020694 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 8020694:	2a01      	cmp	r2, #1
 8020696:	b510      	push	{r4, lr}
 8020698:	d102      	bne.n	80206a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xc>
 802069a:	780a      	ldrb	r2, [r1, #0]
 802069c:	7002      	strb	r2, [r0, #0]
 802069e:	bd10      	pop	{r4, pc}
 80206a0:	f7ff ffd1 	bl	8020646 <_ZNSt11char_traitsIcE4copyEPcPKcj>
 80206a4:	e7fb      	b.n	802069e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xa>

080206a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
 80206a6:	b508      	push	{r3, lr}
 80206a8:	1a52      	subs	r2, r2, r1
 80206aa:	f7ff fff3 	bl	8020694 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80206ae:	bd08      	pop	{r3, pc}

080206b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 80206b0:	b508      	push	{r3, lr}
 80206b2:	1a52      	subs	r2, r2, r1
 80206b4:	f7ff ffee 	bl	8020694 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80206b8:	bd08      	pop	{r3, pc}

080206ba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 80206ba:	b510      	push	{r4, lr}
 80206bc:	4604      	mov	r4, r0
 80206be:	f7ff ffe1 	bl	8020684 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80206c2:	4620      	mov	r0, r4
 80206c4:	bd10      	pop	{r4, pc}

080206c6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 80206c6:	6800      	ldr	r0, [r0, #0]
 80206c8:	4770      	bx	lr
	...

080206cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
 80206cc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80206ce:	4604      	mov	r4, r0
 80206d0:	4616      	mov	r6, r2
 80206d2:	460d      	mov	r5, r1
 80206d4:	b919      	cbnz	r1, 80206de <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x12>
 80206d6:	b112      	cbz	r2, 80206de <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x12>
 80206d8:	480d      	ldr	r0, [pc, #52]	; (8020710 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x44>)
 80206da:	f000 f866 	bl	80207aa <_ZSt19__throw_logic_errorPKc>
 80206de:	1b73      	subs	r3, r6, r5
 80206e0:	2b0f      	cmp	r3, #15
 80206e2:	9301      	str	r3, [sp, #4]
 80206e4:	d907      	bls.n	80206f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x2a>
 80206e6:	2200      	movs	r2, #0
 80206e8:	a901      	add	r1, sp, #4
 80206ea:	4620      	mov	r0, r4
 80206ec:	f7ff ffb0 	bl	8020650 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80206f0:	9b01      	ldr	r3, [sp, #4]
 80206f2:	6020      	str	r0, [r4, #0]
 80206f4:	60a3      	str	r3, [r4, #8]
 80206f6:	4632      	mov	r2, r6
 80206f8:	4629      	mov	r1, r5
 80206fa:	6820      	ldr	r0, [r4, #0]
 80206fc:	f7ff ffd3 	bl	80206a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
 8020700:	9b01      	ldr	r3, [sp, #4]
 8020702:	6822      	ldr	r2, [r4, #0]
 8020704:	6063      	str	r3, [r4, #4]
 8020706:	2100      	movs	r1, #0
 8020708:	54d1      	strb	r1, [r2, r3]
 802070a:	b002      	add	sp, #8
 802070c:	bd70      	pop	{r4, r5, r6, pc}
 802070e:	bf00      	nop
 8020710:	08027790 	.word	0x08027790

08020714 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>:
 8020714:	b510      	push	{r4, lr}
 8020716:	f100 0208 	add.w	r2, r0, #8
 802071a:	6002      	str	r2, [r0, #0]
 802071c:	e9d1 1200 	ldrd	r1, r2, [r1]
 8020720:	4604      	mov	r4, r0
 8020722:	f04f 0300 	mov.w	r3, #0
 8020726:	440a      	add	r2, r1
 8020728:	f7ff ffd0 	bl	80206cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
 802072c:	4620      	mov	r0, r4
 802072e:	bd10      	pop	{r4, pc}

08020730 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 8020730:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8020732:	4604      	mov	r4, r0
 8020734:	4616      	mov	r6, r2
 8020736:	460d      	mov	r5, r1
 8020738:	b919      	cbnz	r1, 8020742 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 802073a:	b112      	cbz	r2, 8020742 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 802073c:	480d      	ldr	r0, [pc, #52]	; (8020774 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>)
 802073e:	f000 f834 	bl	80207aa <_ZSt19__throw_logic_errorPKc>
 8020742:	1b73      	subs	r3, r6, r5
 8020744:	2b0f      	cmp	r3, #15
 8020746:	9301      	str	r3, [sp, #4]
 8020748:	d907      	bls.n	802075a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2a>
 802074a:	2200      	movs	r2, #0
 802074c:	a901      	add	r1, sp, #4
 802074e:	4620      	mov	r0, r4
 8020750:	f7ff ff7e 	bl	8020650 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8020754:	9b01      	ldr	r3, [sp, #4]
 8020756:	6020      	str	r0, [r4, #0]
 8020758:	60a3      	str	r3, [r4, #8]
 802075a:	4632      	mov	r2, r6
 802075c:	4629      	mov	r1, r5
 802075e:	6820      	ldr	r0, [r4, #0]
 8020760:	f7ff ffa6 	bl	80206b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 8020764:	9b01      	ldr	r3, [sp, #4]
 8020766:	6822      	ldr	r2, [r4, #0]
 8020768:	6063      	str	r3, [r4, #4]
 802076a:	2100      	movs	r1, #0
 802076c:	54d1      	strb	r1, [r2, r3]
 802076e:	b002      	add	sp, #8
 8020770:	bd70      	pop	{r4, r5, r6, pc}
 8020772:	bf00      	nop
 8020774:	08027790 	.word	0x08027790

08020778 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 8020778:	b538      	push	{r3, r4, r5, lr}
 802077a:	f100 0308 	add.w	r3, r0, #8
 802077e:	4604      	mov	r4, r0
 8020780:	6003      	str	r3, [r0, #0]
 8020782:	460d      	mov	r5, r1
 8020784:	b159      	cbz	r1, 802079e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x26>
 8020786:	4608      	mov	r0, r1
 8020788:	f7df fe04 	bl	8000394 <strlen>
 802078c:	182a      	adds	r2, r5, r0
 802078e:	4620      	mov	r0, r4
 8020790:	f04f 0300 	mov.w	r3, #0
 8020794:	4629      	mov	r1, r5
 8020796:	f7ff ffcb 	bl	8020730 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 802079a:	4620      	mov	r0, r4
 802079c:	bd38      	pop	{r3, r4, r5, pc}
 802079e:	f04f 32ff 	mov.w	r2, #4294967295
 80207a2:	e7f4      	b.n	802078e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x16>

080207a4 <_ZSt25__throw_bad_function_callv>:
 80207a4:	b508      	push	{r3, lr}
 80207a6:	f000 f806 	bl	80207b6 <abort>

080207aa <_ZSt19__throw_logic_errorPKc>:
 80207aa:	b508      	push	{r3, lr}
 80207ac:	f000 f803 	bl	80207b6 <abort>

080207b0 <_ZSt20__throw_length_errorPKc>:
 80207b0:	b508      	push	{r3, lr}
 80207b2:	f000 f800 	bl	80207b6 <abort>

080207b6 <abort>:
 80207b6:	b508      	push	{r3, lr}
 80207b8:	2006      	movs	r0, #6
 80207ba:	f000 fd35 	bl	8021228 <raise>
 80207be:	2001      	movs	r0, #1
 80207c0:	f7e0 fdc4 	bl	800134c <_exit>

080207c4 <atexit>:
 80207c4:	2300      	movs	r3, #0
 80207c6:	4601      	mov	r1, r0
 80207c8:	461a      	mov	r2, r3
 80207ca:	4618      	mov	r0, r3
 80207cc:	f000 be56 	b.w	802147c <__register_exitproc>

080207d0 <__libc_init_array>:
 80207d0:	b570      	push	{r4, r5, r6, lr}
 80207d2:	4e0d      	ldr	r6, [pc, #52]	; (8020808 <__libc_init_array+0x38>)
 80207d4:	4c0d      	ldr	r4, [pc, #52]	; (802080c <__libc_init_array+0x3c>)
 80207d6:	1ba4      	subs	r4, r4, r6
 80207d8:	10a4      	asrs	r4, r4, #2
 80207da:	2500      	movs	r5, #0
 80207dc:	42a5      	cmp	r5, r4
 80207de:	d109      	bne.n	80207f4 <__libc_init_array+0x24>
 80207e0:	4e0b      	ldr	r6, [pc, #44]	; (8020810 <__libc_init_array+0x40>)
 80207e2:	4c0c      	ldr	r4, [pc, #48]	; (8020814 <__libc_init_array+0x44>)
 80207e4:	f002 fd8c 	bl	8023300 <_init>
 80207e8:	1ba4      	subs	r4, r4, r6
 80207ea:	10a4      	asrs	r4, r4, #2
 80207ec:	2500      	movs	r5, #0
 80207ee:	42a5      	cmp	r5, r4
 80207f0:	d105      	bne.n	80207fe <__libc_init_array+0x2e>
 80207f2:	bd70      	pop	{r4, r5, r6, pc}
 80207f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80207f8:	4798      	blx	r3
 80207fa:	3501      	adds	r5, #1
 80207fc:	e7ee      	b.n	80207dc <__libc_init_array+0xc>
 80207fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8020802:	4798      	blx	r3
 8020804:	3501      	adds	r5, #1
 8020806:	e7f2      	b.n	80207ee <__libc_init_array+0x1e>
 8020808:	08027aa0 	.word	0x08027aa0
 802080c:	08027aa0 	.word	0x08027aa0
 8020810:	08027aa0 	.word	0x08027aa0
 8020814:	08027aac 	.word	0x08027aac

08020818 <__locale_ctype_ptr>:
 8020818:	4b04      	ldr	r3, [pc, #16]	; (802082c <__locale_ctype_ptr+0x14>)
 802081a:	4a05      	ldr	r2, [pc, #20]	; (8020830 <__locale_ctype_ptr+0x18>)
 802081c:	681b      	ldr	r3, [r3, #0]
 802081e:	6a1b      	ldr	r3, [r3, #32]
 8020820:	2b00      	cmp	r3, #0
 8020822:	bf08      	it	eq
 8020824:	4613      	moveq	r3, r2
 8020826:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 802082a:	4770      	bx	lr
 802082c:	24000040 	.word	0x24000040
 8020830:	240000a4 	.word	0x240000a4

08020834 <__ascii_mbtowc>:
 8020834:	b082      	sub	sp, #8
 8020836:	b901      	cbnz	r1, 802083a <__ascii_mbtowc+0x6>
 8020838:	a901      	add	r1, sp, #4
 802083a:	b142      	cbz	r2, 802084e <__ascii_mbtowc+0x1a>
 802083c:	b14b      	cbz	r3, 8020852 <__ascii_mbtowc+0x1e>
 802083e:	7813      	ldrb	r3, [r2, #0]
 8020840:	600b      	str	r3, [r1, #0]
 8020842:	7812      	ldrb	r2, [r2, #0]
 8020844:	1c10      	adds	r0, r2, #0
 8020846:	bf18      	it	ne
 8020848:	2001      	movne	r0, #1
 802084a:	b002      	add	sp, #8
 802084c:	4770      	bx	lr
 802084e:	4610      	mov	r0, r2
 8020850:	e7fb      	b.n	802084a <__ascii_mbtowc+0x16>
 8020852:	f06f 0001 	mvn.w	r0, #1
 8020856:	e7f8      	b.n	802084a <__ascii_mbtowc+0x16>

08020858 <memcmp>:
 8020858:	b530      	push	{r4, r5, lr}
 802085a:	2400      	movs	r4, #0
 802085c:	42a2      	cmp	r2, r4
 802085e:	d101      	bne.n	8020864 <memcmp+0xc>
 8020860:	2000      	movs	r0, #0
 8020862:	e007      	b.n	8020874 <memcmp+0x1c>
 8020864:	5d03      	ldrb	r3, [r0, r4]
 8020866:	3401      	adds	r4, #1
 8020868:	190d      	adds	r5, r1, r4
 802086a:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 802086e:	42ab      	cmp	r3, r5
 8020870:	d0f4      	beq.n	802085c <memcmp+0x4>
 8020872:	1b58      	subs	r0, r3, r5
 8020874:	bd30      	pop	{r4, r5, pc}

08020876 <memcpy>:
 8020876:	b510      	push	{r4, lr}
 8020878:	1e43      	subs	r3, r0, #1
 802087a:	440a      	add	r2, r1
 802087c:	4291      	cmp	r1, r2
 802087e:	d100      	bne.n	8020882 <memcpy+0xc>
 8020880:	bd10      	pop	{r4, pc}
 8020882:	f811 4b01 	ldrb.w	r4, [r1], #1
 8020886:	f803 4f01 	strb.w	r4, [r3, #1]!
 802088a:	e7f7      	b.n	802087c <memcpy+0x6>

0802088c <memmove>:
 802088c:	4288      	cmp	r0, r1
 802088e:	b510      	push	{r4, lr}
 8020890:	eb01 0302 	add.w	r3, r1, r2
 8020894:	d807      	bhi.n	80208a6 <memmove+0x1a>
 8020896:	1e42      	subs	r2, r0, #1
 8020898:	4299      	cmp	r1, r3
 802089a:	d00a      	beq.n	80208b2 <memmove+0x26>
 802089c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80208a0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80208a4:	e7f8      	b.n	8020898 <memmove+0xc>
 80208a6:	4283      	cmp	r3, r0
 80208a8:	d9f5      	bls.n	8020896 <memmove+0xa>
 80208aa:	1881      	adds	r1, r0, r2
 80208ac:	1ad2      	subs	r2, r2, r3
 80208ae:	42d3      	cmn	r3, r2
 80208b0:	d100      	bne.n	80208b4 <memmove+0x28>
 80208b2:	bd10      	pop	{r4, pc}
 80208b4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80208b8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80208bc:	e7f7      	b.n	80208ae <memmove+0x22>

080208be <memset>:
 80208be:	4402      	add	r2, r0
 80208c0:	4603      	mov	r3, r0
 80208c2:	4293      	cmp	r3, r2
 80208c4:	d100      	bne.n	80208c8 <memset+0xa>
 80208c6:	4770      	bx	lr
 80208c8:	f803 1b01 	strb.w	r1, [r3], #1
 80208cc:	e7f9      	b.n	80208c2 <memset+0x4>

080208ce <__cvt>:
 80208ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80208d0:	ed2d 8b02 	vpush	{d8}
 80208d4:	eeb0 8b40 	vmov.f64	d8, d0
 80208d8:	b085      	sub	sp, #20
 80208da:	4617      	mov	r7, r2
 80208dc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80208de:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80208e0:	ee18 2a90 	vmov	r2, s17
 80208e4:	f025 0520 	bic.w	r5, r5, #32
 80208e8:	2a00      	cmp	r2, #0
 80208ea:	bfb6      	itet	lt
 80208ec:	222d      	movlt	r2, #45	; 0x2d
 80208ee:	2200      	movge	r2, #0
 80208f0:	eeb1 8b40 	vneglt.f64	d8, d0
 80208f4:	2d46      	cmp	r5, #70	; 0x46
 80208f6:	460c      	mov	r4, r1
 80208f8:	701a      	strb	r2, [r3, #0]
 80208fa:	d004      	beq.n	8020906 <__cvt+0x38>
 80208fc:	2d45      	cmp	r5, #69	; 0x45
 80208fe:	d100      	bne.n	8020902 <__cvt+0x34>
 8020900:	3401      	adds	r4, #1
 8020902:	2102      	movs	r1, #2
 8020904:	e000      	b.n	8020908 <__cvt+0x3a>
 8020906:	2103      	movs	r1, #3
 8020908:	ab03      	add	r3, sp, #12
 802090a:	9301      	str	r3, [sp, #4]
 802090c:	ab02      	add	r3, sp, #8
 802090e:	9300      	str	r3, [sp, #0]
 8020910:	4622      	mov	r2, r4
 8020912:	4633      	mov	r3, r6
 8020914:	eeb0 0b48 	vmov.f64	d0, d8
 8020918:	f000 fea2 	bl	8021660 <_dtoa_r>
 802091c:	2d47      	cmp	r5, #71	; 0x47
 802091e:	d101      	bne.n	8020924 <__cvt+0x56>
 8020920:	07fb      	lsls	r3, r7, #31
 8020922:	d51e      	bpl.n	8020962 <__cvt+0x94>
 8020924:	2d46      	cmp	r5, #70	; 0x46
 8020926:	eb00 0304 	add.w	r3, r0, r4
 802092a:	d10c      	bne.n	8020946 <__cvt+0x78>
 802092c:	7802      	ldrb	r2, [r0, #0]
 802092e:	2a30      	cmp	r2, #48	; 0x30
 8020930:	d107      	bne.n	8020942 <__cvt+0x74>
 8020932:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8020936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802093a:	bf1c      	itt	ne
 802093c:	f1c4 0401 	rsbne	r4, r4, #1
 8020940:	6034      	strne	r4, [r6, #0]
 8020942:	6832      	ldr	r2, [r6, #0]
 8020944:	4413      	add	r3, r2
 8020946:	eeb5 8b40 	vcmp.f64	d8, #0.0
 802094a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802094e:	d007      	beq.n	8020960 <__cvt+0x92>
 8020950:	2130      	movs	r1, #48	; 0x30
 8020952:	9a03      	ldr	r2, [sp, #12]
 8020954:	429a      	cmp	r2, r3
 8020956:	d204      	bcs.n	8020962 <__cvt+0x94>
 8020958:	1c54      	adds	r4, r2, #1
 802095a:	9403      	str	r4, [sp, #12]
 802095c:	7011      	strb	r1, [r2, #0]
 802095e:	e7f8      	b.n	8020952 <__cvt+0x84>
 8020960:	9303      	str	r3, [sp, #12]
 8020962:	9b03      	ldr	r3, [sp, #12]
 8020964:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8020966:	1a1b      	subs	r3, r3, r0
 8020968:	6013      	str	r3, [r2, #0]
 802096a:	b005      	add	sp, #20
 802096c:	ecbd 8b02 	vpop	{d8}
 8020970:	bdf0      	pop	{r4, r5, r6, r7, pc}

08020972 <__exponent>:
 8020972:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020974:	2900      	cmp	r1, #0
 8020976:	4604      	mov	r4, r0
 8020978:	bfba      	itte	lt
 802097a:	4249      	neglt	r1, r1
 802097c:	232d      	movlt	r3, #45	; 0x2d
 802097e:	232b      	movge	r3, #43	; 0x2b
 8020980:	2909      	cmp	r1, #9
 8020982:	f804 2b02 	strb.w	r2, [r4], #2
 8020986:	7043      	strb	r3, [r0, #1]
 8020988:	dd20      	ble.n	80209cc <__exponent+0x5a>
 802098a:	f10d 0307 	add.w	r3, sp, #7
 802098e:	461f      	mov	r7, r3
 8020990:	260a      	movs	r6, #10
 8020992:	fb91 f5f6 	sdiv	r5, r1, r6
 8020996:	fb06 1115 	mls	r1, r6, r5, r1
 802099a:	3130      	adds	r1, #48	; 0x30
 802099c:	2d09      	cmp	r5, #9
 802099e:	f803 1c01 	strb.w	r1, [r3, #-1]
 80209a2:	f103 32ff 	add.w	r2, r3, #4294967295
 80209a6:	4629      	mov	r1, r5
 80209a8:	dc09      	bgt.n	80209be <__exponent+0x4c>
 80209aa:	3130      	adds	r1, #48	; 0x30
 80209ac:	3b02      	subs	r3, #2
 80209ae:	f802 1c01 	strb.w	r1, [r2, #-1]
 80209b2:	42bb      	cmp	r3, r7
 80209b4:	4622      	mov	r2, r4
 80209b6:	d304      	bcc.n	80209c2 <__exponent+0x50>
 80209b8:	1a10      	subs	r0, r2, r0
 80209ba:	b003      	add	sp, #12
 80209bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80209be:	4613      	mov	r3, r2
 80209c0:	e7e7      	b.n	8020992 <__exponent+0x20>
 80209c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80209c6:	f804 2b01 	strb.w	r2, [r4], #1
 80209ca:	e7f2      	b.n	80209b2 <__exponent+0x40>
 80209cc:	2330      	movs	r3, #48	; 0x30
 80209ce:	4419      	add	r1, r3
 80209d0:	7083      	strb	r3, [r0, #2]
 80209d2:	1d02      	adds	r2, r0, #4
 80209d4:	70c1      	strb	r1, [r0, #3]
 80209d6:	e7ef      	b.n	80209b8 <__exponent+0x46>

080209d8 <_printf_float>:
 80209d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80209dc:	b08d      	sub	sp, #52	; 0x34
 80209de:	460c      	mov	r4, r1
 80209e0:	4616      	mov	r6, r2
 80209e2:	461f      	mov	r7, r3
 80209e4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80209e8:	4605      	mov	r5, r0
 80209ea:	f001 fcff 	bl	80223ec <_localeconv_r>
 80209ee:	f8d0 b000 	ldr.w	fp, [r0]
 80209f2:	4658      	mov	r0, fp
 80209f4:	f7df fcce 	bl	8000394 <strlen>
 80209f8:	2300      	movs	r3, #0
 80209fa:	930a      	str	r3, [sp, #40]	; 0x28
 80209fc:	f8d8 3000 	ldr.w	r3, [r8]
 8020a00:	9005      	str	r0, [sp, #20]
 8020a02:	3307      	adds	r3, #7
 8020a04:	f023 0307 	bic.w	r3, r3, #7
 8020a08:	f103 0108 	add.w	r1, r3, #8
 8020a0c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8020a10:	6822      	ldr	r2, [r4, #0]
 8020a12:	f8c8 1000 	str.w	r1, [r8]
 8020a16:	e9d3 0100 	ldrd	r0, r1, [r3]
 8020a1a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8020a1e:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 8020ca8 <_printf_float+0x2d0>
 8020a22:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8020a26:	eeb0 6bc0 	vabs.f64	d6, d0
 8020a2a:	eeb4 6b47 	vcmp.f64	d6, d7
 8020a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020a32:	dd24      	ble.n	8020a7e <_printf_float+0xa6>
 8020a34:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8020a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020a3c:	d502      	bpl.n	8020a44 <_printf_float+0x6c>
 8020a3e:	232d      	movs	r3, #45	; 0x2d
 8020a40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8020a44:	499a      	ldr	r1, [pc, #616]	; (8020cb0 <_printf_float+0x2d8>)
 8020a46:	4b9b      	ldr	r3, [pc, #620]	; (8020cb4 <_printf_float+0x2dc>)
 8020a48:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8020a4c:	bf8c      	ite	hi
 8020a4e:	4688      	movhi	r8, r1
 8020a50:	4698      	movls	r8, r3
 8020a52:	f022 0204 	bic.w	r2, r2, #4
 8020a56:	2303      	movs	r3, #3
 8020a58:	6123      	str	r3, [r4, #16]
 8020a5a:	6022      	str	r2, [r4, #0]
 8020a5c:	f04f 0a00 	mov.w	sl, #0
 8020a60:	9700      	str	r7, [sp, #0]
 8020a62:	4633      	mov	r3, r6
 8020a64:	aa0b      	add	r2, sp, #44	; 0x2c
 8020a66:	4621      	mov	r1, r4
 8020a68:	4628      	mov	r0, r5
 8020a6a:	f000 f9e1 	bl	8020e30 <_printf_common>
 8020a6e:	3001      	adds	r0, #1
 8020a70:	f040 8089 	bne.w	8020b86 <_printf_float+0x1ae>
 8020a74:	f04f 30ff 	mov.w	r0, #4294967295
 8020a78:	b00d      	add	sp, #52	; 0x34
 8020a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020a7e:	eeb4 0b40 	vcmp.f64	d0, d0
 8020a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020a86:	d702      	bvc.n	8020a8e <_printf_float+0xb6>
 8020a88:	498b      	ldr	r1, [pc, #556]	; (8020cb8 <_printf_float+0x2e0>)
 8020a8a:	4b8c      	ldr	r3, [pc, #560]	; (8020cbc <_printf_float+0x2e4>)
 8020a8c:	e7dc      	b.n	8020a48 <_printf_float+0x70>
 8020a8e:	6861      	ldr	r1, [r4, #4]
 8020a90:	1c4b      	adds	r3, r1, #1
 8020a92:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8020a96:	ab0a      	add	r3, sp, #40	; 0x28
 8020a98:	a809      	add	r0, sp, #36	; 0x24
 8020a9a:	d13b      	bne.n	8020b14 <_printf_float+0x13c>
 8020a9c:	2106      	movs	r1, #6
 8020a9e:	6061      	str	r1, [r4, #4]
 8020aa0:	f04f 0c00 	mov.w	ip, #0
 8020aa4:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8020aa8:	e9cd 0900 	strd	r0, r9, [sp]
 8020aac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8020ab0:	6022      	str	r2, [r4, #0]
 8020ab2:	6861      	ldr	r1, [r4, #4]
 8020ab4:	4628      	mov	r0, r5
 8020ab6:	f7ff ff0a 	bl	80208ce <__cvt>
 8020aba:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 8020abe:	2b47      	cmp	r3, #71	; 0x47
 8020ac0:	4680      	mov	r8, r0
 8020ac2:	d109      	bne.n	8020ad8 <_printf_float+0x100>
 8020ac4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020ac6:	1cd8      	adds	r0, r3, #3
 8020ac8:	db02      	blt.n	8020ad0 <_printf_float+0xf8>
 8020aca:	6862      	ldr	r2, [r4, #4]
 8020acc:	4293      	cmp	r3, r2
 8020ace:	dd47      	ble.n	8020b60 <_printf_float+0x188>
 8020ad0:	f1a9 0902 	sub.w	r9, r9, #2
 8020ad4:	fa5f f989 	uxtb.w	r9, r9
 8020ad8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8020adc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8020ade:	d824      	bhi.n	8020b2a <_printf_float+0x152>
 8020ae0:	3901      	subs	r1, #1
 8020ae2:	464a      	mov	r2, r9
 8020ae4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8020ae8:	9109      	str	r1, [sp, #36]	; 0x24
 8020aea:	f7ff ff42 	bl	8020972 <__exponent>
 8020aee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8020af0:	1813      	adds	r3, r2, r0
 8020af2:	2a01      	cmp	r2, #1
 8020af4:	4682      	mov	sl, r0
 8020af6:	6123      	str	r3, [r4, #16]
 8020af8:	dc02      	bgt.n	8020b00 <_printf_float+0x128>
 8020afa:	6822      	ldr	r2, [r4, #0]
 8020afc:	07d1      	lsls	r1, r2, #31
 8020afe:	d501      	bpl.n	8020b04 <_printf_float+0x12c>
 8020b00:	3301      	adds	r3, #1
 8020b02:	6123      	str	r3, [r4, #16]
 8020b04:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8020b08:	2b00      	cmp	r3, #0
 8020b0a:	d0a9      	beq.n	8020a60 <_printf_float+0x88>
 8020b0c:	232d      	movs	r3, #45	; 0x2d
 8020b0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8020b12:	e7a5      	b.n	8020a60 <_printf_float+0x88>
 8020b14:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 8020b18:	f000 8178 	beq.w	8020e0c <_printf_float+0x434>
 8020b1c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8020b20:	d1be      	bne.n	8020aa0 <_printf_float+0xc8>
 8020b22:	2900      	cmp	r1, #0
 8020b24:	d1bc      	bne.n	8020aa0 <_printf_float+0xc8>
 8020b26:	2101      	movs	r1, #1
 8020b28:	e7b9      	b.n	8020a9e <_printf_float+0xc6>
 8020b2a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8020b2e:	d119      	bne.n	8020b64 <_printf_float+0x18c>
 8020b30:	2900      	cmp	r1, #0
 8020b32:	6863      	ldr	r3, [r4, #4]
 8020b34:	dd0c      	ble.n	8020b50 <_printf_float+0x178>
 8020b36:	6121      	str	r1, [r4, #16]
 8020b38:	b913      	cbnz	r3, 8020b40 <_printf_float+0x168>
 8020b3a:	6822      	ldr	r2, [r4, #0]
 8020b3c:	07d2      	lsls	r2, r2, #31
 8020b3e:	d502      	bpl.n	8020b46 <_printf_float+0x16e>
 8020b40:	3301      	adds	r3, #1
 8020b42:	440b      	add	r3, r1
 8020b44:	6123      	str	r3, [r4, #16]
 8020b46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020b48:	65a3      	str	r3, [r4, #88]	; 0x58
 8020b4a:	f04f 0a00 	mov.w	sl, #0
 8020b4e:	e7d9      	b.n	8020b04 <_printf_float+0x12c>
 8020b50:	b913      	cbnz	r3, 8020b58 <_printf_float+0x180>
 8020b52:	6822      	ldr	r2, [r4, #0]
 8020b54:	07d0      	lsls	r0, r2, #31
 8020b56:	d501      	bpl.n	8020b5c <_printf_float+0x184>
 8020b58:	3302      	adds	r3, #2
 8020b5a:	e7f3      	b.n	8020b44 <_printf_float+0x16c>
 8020b5c:	2301      	movs	r3, #1
 8020b5e:	e7f1      	b.n	8020b44 <_printf_float+0x16c>
 8020b60:	f04f 0967 	mov.w	r9, #103	; 0x67
 8020b64:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8020b68:	4293      	cmp	r3, r2
 8020b6a:	db05      	blt.n	8020b78 <_printf_float+0x1a0>
 8020b6c:	6822      	ldr	r2, [r4, #0]
 8020b6e:	6123      	str	r3, [r4, #16]
 8020b70:	07d1      	lsls	r1, r2, #31
 8020b72:	d5e8      	bpl.n	8020b46 <_printf_float+0x16e>
 8020b74:	3301      	adds	r3, #1
 8020b76:	e7e5      	b.n	8020b44 <_printf_float+0x16c>
 8020b78:	2b00      	cmp	r3, #0
 8020b7a:	bfd4      	ite	le
 8020b7c:	f1c3 0302 	rsble	r3, r3, #2
 8020b80:	2301      	movgt	r3, #1
 8020b82:	4413      	add	r3, r2
 8020b84:	e7de      	b.n	8020b44 <_printf_float+0x16c>
 8020b86:	6823      	ldr	r3, [r4, #0]
 8020b88:	055a      	lsls	r2, r3, #21
 8020b8a:	d407      	bmi.n	8020b9c <_printf_float+0x1c4>
 8020b8c:	6923      	ldr	r3, [r4, #16]
 8020b8e:	4642      	mov	r2, r8
 8020b90:	4631      	mov	r1, r6
 8020b92:	4628      	mov	r0, r5
 8020b94:	47b8      	blx	r7
 8020b96:	3001      	adds	r0, #1
 8020b98:	d12a      	bne.n	8020bf0 <_printf_float+0x218>
 8020b9a:	e76b      	b.n	8020a74 <_printf_float+0x9c>
 8020b9c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8020ba0:	f240 80de 	bls.w	8020d60 <_printf_float+0x388>
 8020ba4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8020ba8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8020bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020bb0:	d133      	bne.n	8020c1a <_printf_float+0x242>
 8020bb2:	2301      	movs	r3, #1
 8020bb4:	4a42      	ldr	r2, [pc, #264]	; (8020cc0 <_printf_float+0x2e8>)
 8020bb6:	4631      	mov	r1, r6
 8020bb8:	4628      	mov	r0, r5
 8020bba:	47b8      	blx	r7
 8020bbc:	3001      	adds	r0, #1
 8020bbe:	f43f af59 	beq.w	8020a74 <_printf_float+0x9c>
 8020bc2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8020bc6:	429a      	cmp	r2, r3
 8020bc8:	db02      	blt.n	8020bd0 <_printf_float+0x1f8>
 8020bca:	6823      	ldr	r3, [r4, #0]
 8020bcc:	07d8      	lsls	r0, r3, #31
 8020bce:	d50f      	bpl.n	8020bf0 <_printf_float+0x218>
 8020bd0:	9b05      	ldr	r3, [sp, #20]
 8020bd2:	465a      	mov	r2, fp
 8020bd4:	4631      	mov	r1, r6
 8020bd6:	4628      	mov	r0, r5
 8020bd8:	47b8      	blx	r7
 8020bda:	3001      	adds	r0, #1
 8020bdc:	f43f af4a 	beq.w	8020a74 <_printf_float+0x9c>
 8020be0:	f04f 0800 	mov.w	r8, #0
 8020be4:	f104 091a 	add.w	r9, r4, #26
 8020be8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020bea:	3b01      	subs	r3, #1
 8020bec:	4543      	cmp	r3, r8
 8020bee:	dc09      	bgt.n	8020c04 <_printf_float+0x22c>
 8020bf0:	6823      	ldr	r3, [r4, #0]
 8020bf2:	079b      	lsls	r3, r3, #30
 8020bf4:	f100 8105 	bmi.w	8020e02 <_printf_float+0x42a>
 8020bf8:	68e0      	ldr	r0, [r4, #12]
 8020bfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8020bfc:	4298      	cmp	r0, r3
 8020bfe:	bfb8      	it	lt
 8020c00:	4618      	movlt	r0, r3
 8020c02:	e739      	b.n	8020a78 <_printf_float+0xa0>
 8020c04:	2301      	movs	r3, #1
 8020c06:	464a      	mov	r2, r9
 8020c08:	4631      	mov	r1, r6
 8020c0a:	4628      	mov	r0, r5
 8020c0c:	47b8      	blx	r7
 8020c0e:	3001      	adds	r0, #1
 8020c10:	f43f af30 	beq.w	8020a74 <_printf_float+0x9c>
 8020c14:	f108 0801 	add.w	r8, r8, #1
 8020c18:	e7e6      	b.n	8020be8 <_printf_float+0x210>
 8020c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020c1c:	2b00      	cmp	r3, #0
 8020c1e:	dc2b      	bgt.n	8020c78 <_printf_float+0x2a0>
 8020c20:	2301      	movs	r3, #1
 8020c22:	4a27      	ldr	r2, [pc, #156]	; (8020cc0 <_printf_float+0x2e8>)
 8020c24:	4631      	mov	r1, r6
 8020c26:	4628      	mov	r0, r5
 8020c28:	47b8      	blx	r7
 8020c2a:	3001      	adds	r0, #1
 8020c2c:	f43f af22 	beq.w	8020a74 <_printf_float+0x9c>
 8020c30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020c32:	b923      	cbnz	r3, 8020c3e <_printf_float+0x266>
 8020c34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020c36:	b913      	cbnz	r3, 8020c3e <_printf_float+0x266>
 8020c38:	6823      	ldr	r3, [r4, #0]
 8020c3a:	07d9      	lsls	r1, r3, #31
 8020c3c:	d5d8      	bpl.n	8020bf0 <_printf_float+0x218>
 8020c3e:	9b05      	ldr	r3, [sp, #20]
 8020c40:	465a      	mov	r2, fp
 8020c42:	4631      	mov	r1, r6
 8020c44:	4628      	mov	r0, r5
 8020c46:	47b8      	blx	r7
 8020c48:	3001      	adds	r0, #1
 8020c4a:	f43f af13 	beq.w	8020a74 <_printf_float+0x9c>
 8020c4e:	f04f 0900 	mov.w	r9, #0
 8020c52:	f104 0a1a 	add.w	sl, r4, #26
 8020c56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020c58:	425b      	negs	r3, r3
 8020c5a:	454b      	cmp	r3, r9
 8020c5c:	dc01      	bgt.n	8020c62 <_printf_float+0x28a>
 8020c5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020c60:	e795      	b.n	8020b8e <_printf_float+0x1b6>
 8020c62:	2301      	movs	r3, #1
 8020c64:	4652      	mov	r2, sl
 8020c66:	4631      	mov	r1, r6
 8020c68:	4628      	mov	r0, r5
 8020c6a:	47b8      	blx	r7
 8020c6c:	3001      	adds	r0, #1
 8020c6e:	f43f af01 	beq.w	8020a74 <_printf_float+0x9c>
 8020c72:	f109 0901 	add.w	r9, r9, #1
 8020c76:	e7ee      	b.n	8020c56 <_printf_float+0x27e>
 8020c78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8020c7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8020c7c:	429a      	cmp	r2, r3
 8020c7e:	bfa8      	it	ge
 8020c80:	461a      	movge	r2, r3
 8020c82:	2a00      	cmp	r2, #0
 8020c84:	4691      	mov	r9, r2
 8020c86:	dd07      	ble.n	8020c98 <_printf_float+0x2c0>
 8020c88:	4613      	mov	r3, r2
 8020c8a:	4631      	mov	r1, r6
 8020c8c:	4642      	mov	r2, r8
 8020c8e:	4628      	mov	r0, r5
 8020c90:	47b8      	blx	r7
 8020c92:	3001      	adds	r0, #1
 8020c94:	f43f aeee 	beq.w	8020a74 <_printf_float+0x9c>
 8020c98:	f104 031a 	add.w	r3, r4, #26
 8020c9c:	f04f 0a00 	mov.w	sl, #0
 8020ca0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8020ca4:	9307      	str	r3, [sp, #28]
 8020ca6:	e017      	b.n	8020cd8 <_printf_float+0x300>
 8020ca8:	ffffffff 	.word	0xffffffff
 8020cac:	7fefffff 	.word	0x7fefffff
 8020cb0:	080277ea 	.word	0x080277ea
 8020cb4:	080277e6 	.word	0x080277e6
 8020cb8:	080277f2 	.word	0x080277f2
 8020cbc:	080277ee 	.word	0x080277ee
 8020cc0:	080277f6 	.word	0x080277f6
 8020cc4:	2301      	movs	r3, #1
 8020cc6:	9a07      	ldr	r2, [sp, #28]
 8020cc8:	4631      	mov	r1, r6
 8020cca:	4628      	mov	r0, r5
 8020ccc:	47b8      	blx	r7
 8020cce:	3001      	adds	r0, #1
 8020cd0:	f43f aed0 	beq.w	8020a74 <_printf_float+0x9c>
 8020cd4:	f10a 0a01 	add.w	sl, sl, #1
 8020cd8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8020cda:	9306      	str	r3, [sp, #24]
 8020cdc:	eba3 0309 	sub.w	r3, r3, r9
 8020ce0:	4553      	cmp	r3, sl
 8020ce2:	dcef      	bgt.n	8020cc4 <_printf_float+0x2ec>
 8020ce4:	9b06      	ldr	r3, [sp, #24]
 8020ce6:	4498      	add	r8, r3
 8020ce8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8020cec:	429a      	cmp	r2, r3
 8020cee:	db15      	blt.n	8020d1c <_printf_float+0x344>
 8020cf0:	6823      	ldr	r3, [r4, #0]
 8020cf2:	07da      	lsls	r2, r3, #31
 8020cf4:	d412      	bmi.n	8020d1c <_printf_float+0x344>
 8020cf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020cf8:	9a06      	ldr	r2, [sp, #24]
 8020cfa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8020cfc:	1a9a      	subs	r2, r3, r2
 8020cfe:	eba3 0a01 	sub.w	sl, r3, r1
 8020d02:	4592      	cmp	sl, r2
 8020d04:	bfa8      	it	ge
 8020d06:	4692      	movge	sl, r2
 8020d08:	f1ba 0f00 	cmp.w	sl, #0
 8020d0c:	dc0e      	bgt.n	8020d2c <_printf_float+0x354>
 8020d0e:	f04f 0800 	mov.w	r8, #0
 8020d12:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8020d16:	f104 091a 	add.w	r9, r4, #26
 8020d1a:	e019      	b.n	8020d50 <_printf_float+0x378>
 8020d1c:	9b05      	ldr	r3, [sp, #20]
 8020d1e:	465a      	mov	r2, fp
 8020d20:	4631      	mov	r1, r6
 8020d22:	4628      	mov	r0, r5
 8020d24:	47b8      	blx	r7
 8020d26:	3001      	adds	r0, #1
 8020d28:	d1e5      	bne.n	8020cf6 <_printf_float+0x31e>
 8020d2a:	e6a3      	b.n	8020a74 <_printf_float+0x9c>
 8020d2c:	4653      	mov	r3, sl
 8020d2e:	4642      	mov	r2, r8
 8020d30:	4631      	mov	r1, r6
 8020d32:	4628      	mov	r0, r5
 8020d34:	47b8      	blx	r7
 8020d36:	3001      	adds	r0, #1
 8020d38:	d1e9      	bne.n	8020d0e <_printf_float+0x336>
 8020d3a:	e69b      	b.n	8020a74 <_printf_float+0x9c>
 8020d3c:	2301      	movs	r3, #1
 8020d3e:	464a      	mov	r2, r9
 8020d40:	4631      	mov	r1, r6
 8020d42:	4628      	mov	r0, r5
 8020d44:	47b8      	blx	r7
 8020d46:	3001      	adds	r0, #1
 8020d48:	f43f ae94 	beq.w	8020a74 <_printf_float+0x9c>
 8020d4c:	f108 0801 	add.w	r8, r8, #1
 8020d50:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8020d54:	1a9b      	subs	r3, r3, r2
 8020d56:	eba3 030a 	sub.w	r3, r3, sl
 8020d5a:	4543      	cmp	r3, r8
 8020d5c:	dcee      	bgt.n	8020d3c <_printf_float+0x364>
 8020d5e:	e747      	b.n	8020bf0 <_printf_float+0x218>
 8020d60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8020d62:	2a01      	cmp	r2, #1
 8020d64:	dc01      	bgt.n	8020d6a <_printf_float+0x392>
 8020d66:	07db      	lsls	r3, r3, #31
 8020d68:	d539      	bpl.n	8020dde <_printf_float+0x406>
 8020d6a:	2301      	movs	r3, #1
 8020d6c:	4642      	mov	r2, r8
 8020d6e:	4631      	mov	r1, r6
 8020d70:	4628      	mov	r0, r5
 8020d72:	47b8      	blx	r7
 8020d74:	3001      	adds	r0, #1
 8020d76:	f43f ae7d 	beq.w	8020a74 <_printf_float+0x9c>
 8020d7a:	9b05      	ldr	r3, [sp, #20]
 8020d7c:	465a      	mov	r2, fp
 8020d7e:	4631      	mov	r1, r6
 8020d80:	4628      	mov	r0, r5
 8020d82:	47b8      	blx	r7
 8020d84:	3001      	adds	r0, #1
 8020d86:	f108 0801 	add.w	r8, r8, #1
 8020d8a:	f43f ae73 	beq.w	8020a74 <_printf_float+0x9c>
 8020d8e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8020d92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020d94:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8020d98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020d9c:	f103 33ff 	add.w	r3, r3, #4294967295
 8020da0:	d018      	beq.n	8020dd4 <_printf_float+0x3fc>
 8020da2:	4642      	mov	r2, r8
 8020da4:	4631      	mov	r1, r6
 8020da6:	4628      	mov	r0, r5
 8020da8:	47b8      	blx	r7
 8020daa:	3001      	adds	r0, #1
 8020dac:	d10e      	bne.n	8020dcc <_printf_float+0x3f4>
 8020dae:	e661      	b.n	8020a74 <_printf_float+0x9c>
 8020db0:	2301      	movs	r3, #1
 8020db2:	464a      	mov	r2, r9
 8020db4:	4631      	mov	r1, r6
 8020db6:	4628      	mov	r0, r5
 8020db8:	47b8      	blx	r7
 8020dba:	3001      	adds	r0, #1
 8020dbc:	f43f ae5a 	beq.w	8020a74 <_printf_float+0x9c>
 8020dc0:	f108 0801 	add.w	r8, r8, #1
 8020dc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020dc6:	3b01      	subs	r3, #1
 8020dc8:	4543      	cmp	r3, r8
 8020dca:	dcf1      	bgt.n	8020db0 <_printf_float+0x3d8>
 8020dcc:	4653      	mov	r3, sl
 8020dce:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8020dd2:	e6dd      	b.n	8020b90 <_printf_float+0x1b8>
 8020dd4:	f04f 0800 	mov.w	r8, #0
 8020dd8:	f104 091a 	add.w	r9, r4, #26
 8020ddc:	e7f2      	b.n	8020dc4 <_printf_float+0x3ec>
 8020dde:	2301      	movs	r3, #1
 8020de0:	e7df      	b.n	8020da2 <_printf_float+0x3ca>
 8020de2:	2301      	movs	r3, #1
 8020de4:	464a      	mov	r2, r9
 8020de6:	4631      	mov	r1, r6
 8020de8:	4628      	mov	r0, r5
 8020dea:	47b8      	blx	r7
 8020dec:	3001      	adds	r0, #1
 8020dee:	f43f ae41 	beq.w	8020a74 <_printf_float+0x9c>
 8020df2:	f108 0801 	add.w	r8, r8, #1
 8020df6:	68e3      	ldr	r3, [r4, #12]
 8020df8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8020dfa:	1a9b      	subs	r3, r3, r2
 8020dfc:	4543      	cmp	r3, r8
 8020dfe:	dcf0      	bgt.n	8020de2 <_printf_float+0x40a>
 8020e00:	e6fa      	b.n	8020bf8 <_printf_float+0x220>
 8020e02:	f04f 0800 	mov.w	r8, #0
 8020e06:	f104 0919 	add.w	r9, r4, #25
 8020e0a:	e7f4      	b.n	8020df6 <_printf_float+0x41e>
 8020e0c:	2900      	cmp	r1, #0
 8020e0e:	f43f ae8a 	beq.w	8020b26 <_printf_float+0x14e>
 8020e12:	f04f 0c00 	mov.w	ip, #0
 8020e16:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8020e1a:	e9cd 0900 	strd	r0, r9, [sp]
 8020e1e:	6022      	str	r2, [r4, #0]
 8020e20:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8020e24:	4628      	mov	r0, r5
 8020e26:	f7ff fd52 	bl	80208ce <__cvt>
 8020e2a:	4680      	mov	r8, r0
 8020e2c:	e64a      	b.n	8020ac4 <_printf_float+0xec>
 8020e2e:	bf00      	nop

08020e30 <_printf_common>:
 8020e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020e34:	4691      	mov	r9, r2
 8020e36:	461f      	mov	r7, r3
 8020e38:	688a      	ldr	r2, [r1, #8]
 8020e3a:	690b      	ldr	r3, [r1, #16]
 8020e3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8020e40:	4293      	cmp	r3, r2
 8020e42:	bfb8      	it	lt
 8020e44:	4613      	movlt	r3, r2
 8020e46:	f8c9 3000 	str.w	r3, [r9]
 8020e4a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8020e4e:	4606      	mov	r6, r0
 8020e50:	460c      	mov	r4, r1
 8020e52:	b112      	cbz	r2, 8020e5a <_printf_common+0x2a>
 8020e54:	3301      	adds	r3, #1
 8020e56:	f8c9 3000 	str.w	r3, [r9]
 8020e5a:	6823      	ldr	r3, [r4, #0]
 8020e5c:	0699      	lsls	r1, r3, #26
 8020e5e:	bf42      	ittt	mi
 8020e60:	f8d9 3000 	ldrmi.w	r3, [r9]
 8020e64:	3302      	addmi	r3, #2
 8020e66:	f8c9 3000 	strmi.w	r3, [r9]
 8020e6a:	6825      	ldr	r5, [r4, #0]
 8020e6c:	f015 0506 	ands.w	r5, r5, #6
 8020e70:	d107      	bne.n	8020e82 <_printf_common+0x52>
 8020e72:	f104 0a19 	add.w	sl, r4, #25
 8020e76:	68e3      	ldr	r3, [r4, #12]
 8020e78:	f8d9 2000 	ldr.w	r2, [r9]
 8020e7c:	1a9b      	subs	r3, r3, r2
 8020e7e:	42ab      	cmp	r3, r5
 8020e80:	dc28      	bgt.n	8020ed4 <_printf_common+0xa4>
 8020e82:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8020e86:	6822      	ldr	r2, [r4, #0]
 8020e88:	3300      	adds	r3, #0
 8020e8a:	bf18      	it	ne
 8020e8c:	2301      	movne	r3, #1
 8020e8e:	0692      	lsls	r2, r2, #26
 8020e90:	d42d      	bmi.n	8020eee <_printf_common+0xbe>
 8020e92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8020e96:	4639      	mov	r1, r7
 8020e98:	4630      	mov	r0, r6
 8020e9a:	47c0      	blx	r8
 8020e9c:	3001      	adds	r0, #1
 8020e9e:	d020      	beq.n	8020ee2 <_printf_common+0xb2>
 8020ea0:	6823      	ldr	r3, [r4, #0]
 8020ea2:	68e5      	ldr	r5, [r4, #12]
 8020ea4:	f8d9 2000 	ldr.w	r2, [r9]
 8020ea8:	f003 0306 	and.w	r3, r3, #6
 8020eac:	2b04      	cmp	r3, #4
 8020eae:	bf08      	it	eq
 8020eb0:	1aad      	subeq	r5, r5, r2
 8020eb2:	68a3      	ldr	r3, [r4, #8]
 8020eb4:	6922      	ldr	r2, [r4, #16]
 8020eb6:	bf0c      	ite	eq
 8020eb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8020ebc:	2500      	movne	r5, #0
 8020ebe:	4293      	cmp	r3, r2
 8020ec0:	bfc4      	itt	gt
 8020ec2:	1a9b      	subgt	r3, r3, r2
 8020ec4:	18ed      	addgt	r5, r5, r3
 8020ec6:	f04f 0900 	mov.w	r9, #0
 8020eca:	341a      	adds	r4, #26
 8020ecc:	454d      	cmp	r5, r9
 8020ece:	d11a      	bne.n	8020f06 <_printf_common+0xd6>
 8020ed0:	2000      	movs	r0, #0
 8020ed2:	e008      	b.n	8020ee6 <_printf_common+0xb6>
 8020ed4:	2301      	movs	r3, #1
 8020ed6:	4652      	mov	r2, sl
 8020ed8:	4639      	mov	r1, r7
 8020eda:	4630      	mov	r0, r6
 8020edc:	47c0      	blx	r8
 8020ede:	3001      	adds	r0, #1
 8020ee0:	d103      	bne.n	8020eea <_printf_common+0xba>
 8020ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8020ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020eea:	3501      	adds	r5, #1
 8020eec:	e7c3      	b.n	8020e76 <_printf_common+0x46>
 8020eee:	18e1      	adds	r1, r4, r3
 8020ef0:	1c5a      	adds	r2, r3, #1
 8020ef2:	2030      	movs	r0, #48	; 0x30
 8020ef4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8020ef8:	4422      	add	r2, r4
 8020efa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8020efe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8020f02:	3302      	adds	r3, #2
 8020f04:	e7c5      	b.n	8020e92 <_printf_common+0x62>
 8020f06:	2301      	movs	r3, #1
 8020f08:	4622      	mov	r2, r4
 8020f0a:	4639      	mov	r1, r7
 8020f0c:	4630      	mov	r0, r6
 8020f0e:	47c0      	blx	r8
 8020f10:	3001      	adds	r0, #1
 8020f12:	d0e6      	beq.n	8020ee2 <_printf_common+0xb2>
 8020f14:	f109 0901 	add.w	r9, r9, #1
 8020f18:	e7d8      	b.n	8020ecc <_printf_common+0x9c>
	...

08020f1c <_printf_i>:
 8020f1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8020f20:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8020f24:	460c      	mov	r4, r1
 8020f26:	7e09      	ldrb	r1, [r1, #24]
 8020f28:	b085      	sub	sp, #20
 8020f2a:	296e      	cmp	r1, #110	; 0x6e
 8020f2c:	4617      	mov	r7, r2
 8020f2e:	4606      	mov	r6, r0
 8020f30:	4698      	mov	r8, r3
 8020f32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8020f34:	f000 80b3 	beq.w	802109e <_printf_i+0x182>
 8020f38:	d822      	bhi.n	8020f80 <_printf_i+0x64>
 8020f3a:	2963      	cmp	r1, #99	; 0x63
 8020f3c:	d036      	beq.n	8020fac <_printf_i+0x90>
 8020f3e:	d80a      	bhi.n	8020f56 <_printf_i+0x3a>
 8020f40:	2900      	cmp	r1, #0
 8020f42:	f000 80b9 	beq.w	80210b8 <_printf_i+0x19c>
 8020f46:	2958      	cmp	r1, #88	; 0x58
 8020f48:	f000 8083 	beq.w	8021052 <_printf_i+0x136>
 8020f4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8020f50:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8020f54:	e032      	b.n	8020fbc <_printf_i+0xa0>
 8020f56:	2964      	cmp	r1, #100	; 0x64
 8020f58:	d001      	beq.n	8020f5e <_printf_i+0x42>
 8020f5a:	2969      	cmp	r1, #105	; 0x69
 8020f5c:	d1f6      	bne.n	8020f4c <_printf_i+0x30>
 8020f5e:	6820      	ldr	r0, [r4, #0]
 8020f60:	6813      	ldr	r3, [r2, #0]
 8020f62:	0605      	lsls	r5, r0, #24
 8020f64:	f103 0104 	add.w	r1, r3, #4
 8020f68:	d52a      	bpl.n	8020fc0 <_printf_i+0xa4>
 8020f6a:	681b      	ldr	r3, [r3, #0]
 8020f6c:	6011      	str	r1, [r2, #0]
 8020f6e:	2b00      	cmp	r3, #0
 8020f70:	da03      	bge.n	8020f7a <_printf_i+0x5e>
 8020f72:	222d      	movs	r2, #45	; 0x2d
 8020f74:	425b      	negs	r3, r3
 8020f76:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8020f7a:	486f      	ldr	r0, [pc, #444]	; (8021138 <_printf_i+0x21c>)
 8020f7c:	220a      	movs	r2, #10
 8020f7e:	e039      	b.n	8020ff4 <_printf_i+0xd8>
 8020f80:	2973      	cmp	r1, #115	; 0x73
 8020f82:	f000 809d 	beq.w	80210c0 <_printf_i+0x1a4>
 8020f86:	d808      	bhi.n	8020f9a <_printf_i+0x7e>
 8020f88:	296f      	cmp	r1, #111	; 0x6f
 8020f8a:	d020      	beq.n	8020fce <_printf_i+0xb2>
 8020f8c:	2970      	cmp	r1, #112	; 0x70
 8020f8e:	d1dd      	bne.n	8020f4c <_printf_i+0x30>
 8020f90:	6823      	ldr	r3, [r4, #0]
 8020f92:	f043 0320 	orr.w	r3, r3, #32
 8020f96:	6023      	str	r3, [r4, #0]
 8020f98:	e003      	b.n	8020fa2 <_printf_i+0x86>
 8020f9a:	2975      	cmp	r1, #117	; 0x75
 8020f9c:	d017      	beq.n	8020fce <_printf_i+0xb2>
 8020f9e:	2978      	cmp	r1, #120	; 0x78
 8020fa0:	d1d4      	bne.n	8020f4c <_printf_i+0x30>
 8020fa2:	2378      	movs	r3, #120	; 0x78
 8020fa4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8020fa8:	4864      	ldr	r0, [pc, #400]	; (802113c <_printf_i+0x220>)
 8020faa:	e055      	b.n	8021058 <_printf_i+0x13c>
 8020fac:	6813      	ldr	r3, [r2, #0]
 8020fae:	1d19      	adds	r1, r3, #4
 8020fb0:	681b      	ldr	r3, [r3, #0]
 8020fb2:	6011      	str	r1, [r2, #0]
 8020fb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8020fb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8020fbc:	2301      	movs	r3, #1
 8020fbe:	e08c      	b.n	80210da <_printf_i+0x1be>
 8020fc0:	681b      	ldr	r3, [r3, #0]
 8020fc2:	6011      	str	r1, [r2, #0]
 8020fc4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8020fc8:	bf18      	it	ne
 8020fca:	b21b      	sxthne	r3, r3
 8020fcc:	e7cf      	b.n	8020f6e <_printf_i+0x52>
 8020fce:	6813      	ldr	r3, [r2, #0]
 8020fd0:	6825      	ldr	r5, [r4, #0]
 8020fd2:	1d18      	adds	r0, r3, #4
 8020fd4:	6010      	str	r0, [r2, #0]
 8020fd6:	0628      	lsls	r0, r5, #24
 8020fd8:	d501      	bpl.n	8020fde <_printf_i+0xc2>
 8020fda:	681b      	ldr	r3, [r3, #0]
 8020fdc:	e002      	b.n	8020fe4 <_printf_i+0xc8>
 8020fde:	0668      	lsls	r0, r5, #25
 8020fe0:	d5fb      	bpl.n	8020fda <_printf_i+0xbe>
 8020fe2:	881b      	ldrh	r3, [r3, #0]
 8020fe4:	4854      	ldr	r0, [pc, #336]	; (8021138 <_printf_i+0x21c>)
 8020fe6:	296f      	cmp	r1, #111	; 0x6f
 8020fe8:	bf14      	ite	ne
 8020fea:	220a      	movne	r2, #10
 8020fec:	2208      	moveq	r2, #8
 8020fee:	2100      	movs	r1, #0
 8020ff0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8020ff4:	6865      	ldr	r5, [r4, #4]
 8020ff6:	60a5      	str	r5, [r4, #8]
 8020ff8:	2d00      	cmp	r5, #0
 8020ffa:	f2c0 8095 	blt.w	8021128 <_printf_i+0x20c>
 8020ffe:	6821      	ldr	r1, [r4, #0]
 8021000:	f021 0104 	bic.w	r1, r1, #4
 8021004:	6021      	str	r1, [r4, #0]
 8021006:	2b00      	cmp	r3, #0
 8021008:	d13d      	bne.n	8021086 <_printf_i+0x16a>
 802100a:	2d00      	cmp	r5, #0
 802100c:	f040 808e 	bne.w	802112c <_printf_i+0x210>
 8021010:	4665      	mov	r5, ip
 8021012:	2a08      	cmp	r2, #8
 8021014:	d10b      	bne.n	802102e <_printf_i+0x112>
 8021016:	6823      	ldr	r3, [r4, #0]
 8021018:	07db      	lsls	r3, r3, #31
 802101a:	d508      	bpl.n	802102e <_printf_i+0x112>
 802101c:	6923      	ldr	r3, [r4, #16]
 802101e:	6862      	ldr	r2, [r4, #4]
 8021020:	429a      	cmp	r2, r3
 8021022:	bfde      	ittt	le
 8021024:	2330      	movle	r3, #48	; 0x30
 8021026:	f805 3c01 	strble.w	r3, [r5, #-1]
 802102a:	f105 35ff 	addle.w	r5, r5, #4294967295
 802102e:	ebac 0305 	sub.w	r3, ip, r5
 8021032:	6123      	str	r3, [r4, #16]
 8021034:	f8cd 8000 	str.w	r8, [sp]
 8021038:	463b      	mov	r3, r7
 802103a:	aa03      	add	r2, sp, #12
 802103c:	4621      	mov	r1, r4
 802103e:	4630      	mov	r0, r6
 8021040:	f7ff fef6 	bl	8020e30 <_printf_common>
 8021044:	3001      	adds	r0, #1
 8021046:	d14d      	bne.n	80210e4 <_printf_i+0x1c8>
 8021048:	f04f 30ff 	mov.w	r0, #4294967295
 802104c:	b005      	add	sp, #20
 802104e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8021052:	4839      	ldr	r0, [pc, #228]	; (8021138 <_printf_i+0x21c>)
 8021054:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8021058:	6813      	ldr	r3, [r2, #0]
 802105a:	6821      	ldr	r1, [r4, #0]
 802105c:	1d1d      	adds	r5, r3, #4
 802105e:	681b      	ldr	r3, [r3, #0]
 8021060:	6015      	str	r5, [r2, #0]
 8021062:	060a      	lsls	r2, r1, #24
 8021064:	d50b      	bpl.n	802107e <_printf_i+0x162>
 8021066:	07ca      	lsls	r2, r1, #31
 8021068:	bf44      	itt	mi
 802106a:	f041 0120 	orrmi.w	r1, r1, #32
 802106e:	6021      	strmi	r1, [r4, #0]
 8021070:	b91b      	cbnz	r3, 802107a <_printf_i+0x15e>
 8021072:	6822      	ldr	r2, [r4, #0]
 8021074:	f022 0220 	bic.w	r2, r2, #32
 8021078:	6022      	str	r2, [r4, #0]
 802107a:	2210      	movs	r2, #16
 802107c:	e7b7      	b.n	8020fee <_printf_i+0xd2>
 802107e:	064d      	lsls	r5, r1, #25
 8021080:	bf48      	it	mi
 8021082:	b29b      	uxthmi	r3, r3
 8021084:	e7ef      	b.n	8021066 <_printf_i+0x14a>
 8021086:	4665      	mov	r5, ip
 8021088:	fbb3 f1f2 	udiv	r1, r3, r2
 802108c:	fb02 3311 	mls	r3, r2, r1, r3
 8021090:	5cc3      	ldrb	r3, [r0, r3]
 8021092:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8021096:	460b      	mov	r3, r1
 8021098:	2900      	cmp	r1, #0
 802109a:	d1f5      	bne.n	8021088 <_printf_i+0x16c>
 802109c:	e7b9      	b.n	8021012 <_printf_i+0xf6>
 802109e:	6813      	ldr	r3, [r2, #0]
 80210a0:	6825      	ldr	r5, [r4, #0]
 80210a2:	6961      	ldr	r1, [r4, #20]
 80210a4:	1d18      	adds	r0, r3, #4
 80210a6:	6010      	str	r0, [r2, #0]
 80210a8:	0628      	lsls	r0, r5, #24
 80210aa:	681b      	ldr	r3, [r3, #0]
 80210ac:	d501      	bpl.n	80210b2 <_printf_i+0x196>
 80210ae:	6019      	str	r1, [r3, #0]
 80210b0:	e002      	b.n	80210b8 <_printf_i+0x19c>
 80210b2:	066a      	lsls	r2, r5, #25
 80210b4:	d5fb      	bpl.n	80210ae <_printf_i+0x192>
 80210b6:	8019      	strh	r1, [r3, #0]
 80210b8:	2300      	movs	r3, #0
 80210ba:	6123      	str	r3, [r4, #16]
 80210bc:	4665      	mov	r5, ip
 80210be:	e7b9      	b.n	8021034 <_printf_i+0x118>
 80210c0:	6813      	ldr	r3, [r2, #0]
 80210c2:	1d19      	adds	r1, r3, #4
 80210c4:	6011      	str	r1, [r2, #0]
 80210c6:	681d      	ldr	r5, [r3, #0]
 80210c8:	6862      	ldr	r2, [r4, #4]
 80210ca:	2100      	movs	r1, #0
 80210cc:	4628      	mov	r0, r5
 80210ce:	f7df f907 	bl	80002e0 <memchr>
 80210d2:	b108      	cbz	r0, 80210d8 <_printf_i+0x1bc>
 80210d4:	1b40      	subs	r0, r0, r5
 80210d6:	6060      	str	r0, [r4, #4]
 80210d8:	6863      	ldr	r3, [r4, #4]
 80210da:	6123      	str	r3, [r4, #16]
 80210dc:	2300      	movs	r3, #0
 80210de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80210e2:	e7a7      	b.n	8021034 <_printf_i+0x118>
 80210e4:	6923      	ldr	r3, [r4, #16]
 80210e6:	462a      	mov	r2, r5
 80210e8:	4639      	mov	r1, r7
 80210ea:	4630      	mov	r0, r6
 80210ec:	47c0      	blx	r8
 80210ee:	3001      	adds	r0, #1
 80210f0:	d0aa      	beq.n	8021048 <_printf_i+0x12c>
 80210f2:	6823      	ldr	r3, [r4, #0]
 80210f4:	079b      	lsls	r3, r3, #30
 80210f6:	d413      	bmi.n	8021120 <_printf_i+0x204>
 80210f8:	68e0      	ldr	r0, [r4, #12]
 80210fa:	9b03      	ldr	r3, [sp, #12]
 80210fc:	4298      	cmp	r0, r3
 80210fe:	bfb8      	it	lt
 8021100:	4618      	movlt	r0, r3
 8021102:	e7a3      	b.n	802104c <_printf_i+0x130>
 8021104:	2301      	movs	r3, #1
 8021106:	464a      	mov	r2, r9
 8021108:	4639      	mov	r1, r7
 802110a:	4630      	mov	r0, r6
 802110c:	47c0      	blx	r8
 802110e:	3001      	adds	r0, #1
 8021110:	d09a      	beq.n	8021048 <_printf_i+0x12c>
 8021112:	3501      	adds	r5, #1
 8021114:	68e3      	ldr	r3, [r4, #12]
 8021116:	9a03      	ldr	r2, [sp, #12]
 8021118:	1a9b      	subs	r3, r3, r2
 802111a:	42ab      	cmp	r3, r5
 802111c:	dcf2      	bgt.n	8021104 <_printf_i+0x1e8>
 802111e:	e7eb      	b.n	80210f8 <_printf_i+0x1dc>
 8021120:	2500      	movs	r5, #0
 8021122:	f104 0919 	add.w	r9, r4, #25
 8021126:	e7f5      	b.n	8021114 <_printf_i+0x1f8>
 8021128:	2b00      	cmp	r3, #0
 802112a:	d1ac      	bne.n	8021086 <_printf_i+0x16a>
 802112c:	7803      	ldrb	r3, [r0, #0]
 802112e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8021132:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8021136:	e76c      	b.n	8021012 <_printf_i+0xf6>
 8021138:	080277f8 	.word	0x080277f8
 802113c:	08027809 	.word	0x08027809

08021140 <iprintf>:
 8021140:	b40f      	push	{r0, r1, r2, r3}
 8021142:	4b0a      	ldr	r3, [pc, #40]	; (802116c <iprintf+0x2c>)
 8021144:	b513      	push	{r0, r1, r4, lr}
 8021146:	681c      	ldr	r4, [r3, #0]
 8021148:	b124      	cbz	r4, 8021154 <iprintf+0x14>
 802114a:	69a3      	ldr	r3, [r4, #24]
 802114c:	b913      	cbnz	r3, 8021154 <iprintf+0x14>
 802114e:	4620      	mov	r0, r4
 8021150:	f001 f8c2 	bl	80222d8 <__sinit>
 8021154:	ab05      	add	r3, sp, #20
 8021156:	9a04      	ldr	r2, [sp, #16]
 8021158:	68a1      	ldr	r1, [r4, #8]
 802115a:	9301      	str	r3, [sp, #4]
 802115c:	4620      	mov	r0, r4
 802115e:	f001 fecd 	bl	8022efc <_vfiprintf_r>
 8021162:	b002      	add	sp, #8
 8021164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021168:	b004      	add	sp, #16
 802116a:	4770      	bx	lr
 802116c:	24000040 	.word	0x24000040

08021170 <rand>:
 8021170:	b538      	push	{r3, r4, r5, lr}
 8021172:	4b13      	ldr	r3, [pc, #76]	; (80211c0 <rand+0x50>)
 8021174:	681c      	ldr	r4, [r3, #0]
 8021176:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8021178:	b97b      	cbnz	r3, 802119a <rand+0x2a>
 802117a:	2018      	movs	r0, #24
 802117c:	f001 f9a8 	bl	80224d0 <malloc>
 8021180:	4a10      	ldr	r2, [pc, #64]	; (80211c4 <rand+0x54>)
 8021182:	4b11      	ldr	r3, [pc, #68]	; (80211c8 <rand+0x58>)
 8021184:	63a0      	str	r0, [r4, #56]	; 0x38
 8021186:	e9c0 2300 	strd	r2, r3, [r0]
 802118a:	4b10      	ldr	r3, [pc, #64]	; (80211cc <rand+0x5c>)
 802118c:	6083      	str	r3, [r0, #8]
 802118e:	230b      	movs	r3, #11
 8021190:	8183      	strh	r3, [r0, #12]
 8021192:	2201      	movs	r2, #1
 8021194:	2300      	movs	r3, #0
 8021196:	e9c0 2304 	strd	r2, r3, [r0, #16]
 802119a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 802119c:	480c      	ldr	r0, [pc, #48]	; (80211d0 <rand+0x60>)
 802119e:	690a      	ldr	r2, [r1, #16]
 80211a0:	694b      	ldr	r3, [r1, #20]
 80211a2:	4c0c      	ldr	r4, [pc, #48]	; (80211d4 <rand+0x64>)
 80211a4:	4350      	muls	r0, r2
 80211a6:	fb04 0003 	mla	r0, r4, r3, r0
 80211aa:	fba2 2304 	umull	r2, r3, r2, r4
 80211ae:	4403      	add	r3, r0
 80211b0:	1c54      	adds	r4, r2, #1
 80211b2:	f143 0500 	adc.w	r5, r3, #0
 80211b6:	e9c1 4504 	strd	r4, r5, [r1, #16]
 80211ba:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 80211be:	bd38      	pop	{r3, r4, r5, pc}
 80211c0:	24000040 	.word	0x24000040
 80211c4:	abcd330e 	.word	0xabcd330e
 80211c8:	e66d1234 	.word	0xe66d1234
 80211cc:	0005deec 	.word	0x0005deec
 80211d0:	5851f42d 	.word	0x5851f42d
 80211d4:	4c957f2d 	.word	0x4c957f2d

080211d8 <_raise_r>:
 80211d8:	291f      	cmp	r1, #31
 80211da:	b538      	push	{r3, r4, r5, lr}
 80211dc:	4604      	mov	r4, r0
 80211de:	460d      	mov	r5, r1
 80211e0:	d904      	bls.n	80211ec <_raise_r+0x14>
 80211e2:	2316      	movs	r3, #22
 80211e4:	6003      	str	r3, [r0, #0]
 80211e6:	f04f 30ff 	mov.w	r0, #4294967295
 80211ea:	bd38      	pop	{r3, r4, r5, pc}
 80211ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80211ee:	b112      	cbz	r2, 80211f6 <_raise_r+0x1e>
 80211f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80211f4:	b94b      	cbnz	r3, 802120a <_raise_r+0x32>
 80211f6:	4620      	mov	r0, r4
 80211f8:	f000 f830 	bl	802125c <_getpid_r>
 80211fc:	462a      	mov	r2, r5
 80211fe:	4601      	mov	r1, r0
 8021200:	4620      	mov	r0, r4
 8021202:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8021206:	f000 b817 	b.w	8021238 <_kill_r>
 802120a:	2b01      	cmp	r3, #1
 802120c:	d00a      	beq.n	8021224 <_raise_r+0x4c>
 802120e:	1c59      	adds	r1, r3, #1
 8021210:	d103      	bne.n	802121a <_raise_r+0x42>
 8021212:	2316      	movs	r3, #22
 8021214:	6003      	str	r3, [r0, #0]
 8021216:	2001      	movs	r0, #1
 8021218:	e7e7      	b.n	80211ea <_raise_r+0x12>
 802121a:	2400      	movs	r4, #0
 802121c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8021220:	4628      	mov	r0, r5
 8021222:	4798      	blx	r3
 8021224:	2000      	movs	r0, #0
 8021226:	e7e0      	b.n	80211ea <_raise_r+0x12>

08021228 <raise>:
 8021228:	4b02      	ldr	r3, [pc, #8]	; (8021234 <raise+0xc>)
 802122a:	4601      	mov	r1, r0
 802122c:	6818      	ldr	r0, [r3, #0]
 802122e:	f7ff bfd3 	b.w	80211d8 <_raise_r>
 8021232:	bf00      	nop
 8021234:	24000040 	.word	0x24000040

08021238 <_kill_r>:
 8021238:	b538      	push	{r3, r4, r5, lr}
 802123a:	4c07      	ldr	r4, [pc, #28]	; (8021258 <_kill_r+0x20>)
 802123c:	2300      	movs	r3, #0
 802123e:	4605      	mov	r5, r0
 8021240:	4608      	mov	r0, r1
 8021242:	4611      	mov	r1, r2
 8021244:	6023      	str	r3, [r4, #0]
 8021246:	f7e0 f86f 	bl	8001328 <_kill>
 802124a:	1c43      	adds	r3, r0, #1
 802124c:	d102      	bne.n	8021254 <_kill_r+0x1c>
 802124e:	6823      	ldr	r3, [r4, #0]
 8021250:	b103      	cbz	r3, 8021254 <_kill_r+0x1c>
 8021252:	602b      	str	r3, [r5, #0]
 8021254:	bd38      	pop	{r3, r4, r5, pc}
 8021256:	bf00      	nop
 8021258:	24048e7c 	.word	0x24048e7c

0802125c <_getpid_r>:
 802125c:	f7e0 b85c 	b.w	8001318 <_getpid>

08021260 <siprintf>:
 8021260:	b40e      	push	{r1, r2, r3}
 8021262:	b500      	push	{lr}
 8021264:	b09c      	sub	sp, #112	; 0x70
 8021266:	ab1d      	add	r3, sp, #116	; 0x74
 8021268:	9002      	str	r0, [sp, #8]
 802126a:	9006      	str	r0, [sp, #24]
 802126c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8021270:	4809      	ldr	r0, [pc, #36]	; (8021298 <siprintf+0x38>)
 8021272:	9107      	str	r1, [sp, #28]
 8021274:	9104      	str	r1, [sp, #16]
 8021276:	4909      	ldr	r1, [pc, #36]	; (802129c <siprintf+0x3c>)
 8021278:	f853 2b04 	ldr.w	r2, [r3], #4
 802127c:	9105      	str	r1, [sp, #20]
 802127e:	6800      	ldr	r0, [r0, #0]
 8021280:	9301      	str	r3, [sp, #4]
 8021282:	a902      	add	r1, sp, #8
 8021284:	f001 fd18 	bl	8022cb8 <_svfiprintf_r>
 8021288:	9b02      	ldr	r3, [sp, #8]
 802128a:	2200      	movs	r2, #0
 802128c:	701a      	strb	r2, [r3, #0]
 802128e:	b01c      	add	sp, #112	; 0x70
 8021290:	f85d eb04 	ldr.w	lr, [sp], #4
 8021294:	b003      	add	sp, #12
 8021296:	4770      	bx	lr
 8021298:	24000040 	.word	0x24000040
 802129c:	ffff0208 	.word	0xffff0208

080212a0 <_vsiprintf_r>:
 80212a0:	b500      	push	{lr}
 80212a2:	b09b      	sub	sp, #108	; 0x6c
 80212a4:	9100      	str	r1, [sp, #0]
 80212a6:	9104      	str	r1, [sp, #16]
 80212a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80212ac:	9105      	str	r1, [sp, #20]
 80212ae:	9102      	str	r1, [sp, #8]
 80212b0:	4905      	ldr	r1, [pc, #20]	; (80212c8 <_vsiprintf_r+0x28>)
 80212b2:	9103      	str	r1, [sp, #12]
 80212b4:	4669      	mov	r1, sp
 80212b6:	f001 fcff 	bl	8022cb8 <_svfiprintf_r>
 80212ba:	9b00      	ldr	r3, [sp, #0]
 80212bc:	2200      	movs	r2, #0
 80212be:	701a      	strb	r2, [r3, #0]
 80212c0:	b01b      	add	sp, #108	; 0x6c
 80212c2:	f85d fb04 	ldr.w	pc, [sp], #4
 80212c6:	bf00      	nop
 80212c8:	ffff0208 	.word	0xffff0208

080212cc <vsiprintf>:
 80212cc:	4613      	mov	r3, r2
 80212ce:	460a      	mov	r2, r1
 80212d0:	4601      	mov	r1, r0
 80212d2:	4802      	ldr	r0, [pc, #8]	; (80212dc <vsiprintf+0x10>)
 80212d4:	6800      	ldr	r0, [r0, #0]
 80212d6:	f7ff bfe3 	b.w	80212a0 <_vsiprintf_r>
 80212da:	bf00      	nop
 80212dc:	24000040 	.word	0x24000040

080212e0 <__swbuf_r>:
 80212e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80212e2:	460e      	mov	r6, r1
 80212e4:	4614      	mov	r4, r2
 80212e6:	4605      	mov	r5, r0
 80212e8:	b118      	cbz	r0, 80212f2 <__swbuf_r+0x12>
 80212ea:	6983      	ldr	r3, [r0, #24]
 80212ec:	b90b      	cbnz	r3, 80212f2 <__swbuf_r+0x12>
 80212ee:	f000 fff3 	bl	80222d8 <__sinit>
 80212f2:	4b21      	ldr	r3, [pc, #132]	; (8021378 <__swbuf_r+0x98>)
 80212f4:	429c      	cmp	r4, r3
 80212f6:	d12a      	bne.n	802134e <__swbuf_r+0x6e>
 80212f8:	686c      	ldr	r4, [r5, #4]
 80212fa:	69a3      	ldr	r3, [r4, #24]
 80212fc:	60a3      	str	r3, [r4, #8]
 80212fe:	89a3      	ldrh	r3, [r4, #12]
 8021300:	071a      	lsls	r2, r3, #28
 8021302:	d52e      	bpl.n	8021362 <__swbuf_r+0x82>
 8021304:	6923      	ldr	r3, [r4, #16]
 8021306:	b363      	cbz	r3, 8021362 <__swbuf_r+0x82>
 8021308:	6923      	ldr	r3, [r4, #16]
 802130a:	6820      	ldr	r0, [r4, #0]
 802130c:	1ac0      	subs	r0, r0, r3
 802130e:	6963      	ldr	r3, [r4, #20]
 8021310:	b2f6      	uxtb	r6, r6
 8021312:	4283      	cmp	r3, r0
 8021314:	4637      	mov	r7, r6
 8021316:	dc04      	bgt.n	8021322 <__swbuf_r+0x42>
 8021318:	4621      	mov	r1, r4
 802131a:	4628      	mov	r0, r5
 802131c:	f000 ff72 	bl	8022204 <_fflush_r>
 8021320:	bb28      	cbnz	r0, 802136e <__swbuf_r+0x8e>
 8021322:	68a3      	ldr	r3, [r4, #8]
 8021324:	3b01      	subs	r3, #1
 8021326:	60a3      	str	r3, [r4, #8]
 8021328:	6823      	ldr	r3, [r4, #0]
 802132a:	1c5a      	adds	r2, r3, #1
 802132c:	6022      	str	r2, [r4, #0]
 802132e:	701e      	strb	r6, [r3, #0]
 8021330:	6963      	ldr	r3, [r4, #20]
 8021332:	3001      	adds	r0, #1
 8021334:	4283      	cmp	r3, r0
 8021336:	d004      	beq.n	8021342 <__swbuf_r+0x62>
 8021338:	89a3      	ldrh	r3, [r4, #12]
 802133a:	07db      	lsls	r3, r3, #31
 802133c:	d519      	bpl.n	8021372 <__swbuf_r+0x92>
 802133e:	2e0a      	cmp	r6, #10
 8021340:	d117      	bne.n	8021372 <__swbuf_r+0x92>
 8021342:	4621      	mov	r1, r4
 8021344:	4628      	mov	r0, r5
 8021346:	f000 ff5d 	bl	8022204 <_fflush_r>
 802134a:	b190      	cbz	r0, 8021372 <__swbuf_r+0x92>
 802134c:	e00f      	b.n	802136e <__swbuf_r+0x8e>
 802134e:	4b0b      	ldr	r3, [pc, #44]	; (802137c <__swbuf_r+0x9c>)
 8021350:	429c      	cmp	r4, r3
 8021352:	d101      	bne.n	8021358 <__swbuf_r+0x78>
 8021354:	68ac      	ldr	r4, [r5, #8]
 8021356:	e7d0      	b.n	80212fa <__swbuf_r+0x1a>
 8021358:	4b09      	ldr	r3, [pc, #36]	; (8021380 <__swbuf_r+0xa0>)
 802135a:	429c      	cmp	r4, r3
 802135c:	bf08      	it	eq
 802135e:	68ec      	ldreq	r4, [r5, #12]
 8021360:	e7cb      	b.n	80212fa <__swbuf_r+0x1a>
 8021362:	4621      	mov	r1, r4
 8021364:	4628      	mov	r0, r5
 8021366:	f000 f81b 	bl	80213a0 <__swsetup_r>
 802136a:	2800      	cmp	r0, #0
 802136c:	d0cc      	beq.n	8021308 <__swbuf_r+0x28>
 802136e:	f04f 37ff 	mov.w	r7, #4294967295
 8021372:	4638      	mov	r0, r7
 8021374:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021376:	bf00      	nop
 8021378:	08027948 	.word	0x08027948
 802137c:	08027968 	.word	0x08027968
 8021380:	08027928 	.word	0x08027928

08021384 <__ascii_wctomb>:
 8021384:	b149      	cbz	r1, 802139a <__ascii_wctomb+0x16>
 8021386:	2aff      	cmp	r2, #255	; 0xff
 8021388:	bf85      	ittet	hi
 802138a:	238a      	movhi	r3, #138	; 0x8a
 802138c:	6003      	strhi	r3, [r0, #0]
 802138e:	700a      	strbls	r2, [r1, #0]
 8021390:	f04f 30ff 	movhi.w	r0, #4294967295
 8021394:	bf98      	it	ls
 8021396:	2001      	movls	r0, #1
 8021398:	4770      	bx	lr
 802139a:	4608      	mov	r0, r1
 802139c:	4770      	bx	lr
	...

080213a0 <__swsetup_r>:
 80213a0:	4b32      	ldr	r3, [pc, #200]	; (802146c <__swsetup_r+0xcc>)
 80213a2:	b570      	push	{r4, r5, r6, lr}
 80213a4:	681d      	ldr	r5, [r3, #0]
 80213a6:	4606      	mov	r6, r0
 80213a8:	460c      	mov	r4, r1
 80213aa:	b125      	cbz	r5, 80213b6 <__swsetup_r+0x16>
 80213ac:	69ab      	ldr	r3, [r5, #24]
 80213ae:	b913      	cbnz	r3, 80213b6 <__swsetup_r+0x16>
 80213b0:	4628      	mov	r0, r5
 80213b2:	f000 ff91 	bl	80222d8 <__sinit>
 80213b6:	4b2e      	ldr	r3, [pc, #184]	; (8021470 <__swsetup_r+0xd0>)
 80213b8:	429c      	cmp	r4, r3
 80213ba:	d10f      	bne.n	80213dc <__swsetup_r+0x3c>
 80213bc:	686c      	ldr	r4, [r5, #4]
 80213be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80213c2:	b29a      	uxth	r2, r3
 80213c4:	0715      	lsls	r5, r2, #28
 80213c6:	d42c      	bmi.n	8021422 <__swsetup_r+0x82>
 80213c8:	06d0      	lsls	r0, r2, #27
 80213ca:	d411      	bmi.n	80213f0 <__swsetup_r+0x50>
 80213cc:	2209      	movs	r2, #9
 80213ce:	6032      	str	r2, [r6, #0]
 80213d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80213d4:	81a3      	strh	r3, [r4, #12]
 80213d6:	f04f 30ff 	mov.w	r0, #4294967295
 80213da:	e03e      	b.n	802145a <__swsetup_r+0xba>
 80213dc:	4b25      	ldr	r3, [pc, #148]	; (8021474 <__swsetup_r+0xd4>)
 80213de:	429c      	cmp	r4, r3
 80213e0:	d101      	bne.n	80213e6 <__swsetup_r+0x46>
 80213e2:	68ac      	ldr	r4, [r5, #8]
 80213e4:	e7eb      	b.n	80213be <__swsetup_r+0x1e>
 80213e6:	4b24      	ldr	r3, [pc, #144]	; (8021478 <__swsetup_r+0xd8>)
 80213e8:	429c      	cmp	r4, r3
 80213ea:	bf08      	it	eq
 80213ec:	68ec      	ldreq	r4, [r5, #12]
 80213ee:	e7e6      	b.n	80213be <__swsetup_r+0x1e>
 80213f0:	0751      	lsls	r1, r2, #29
 80213f2:	d512      	bpl.n	802141a <__swsetup_r+0x7a>
 80213f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80213f6:	b141      	cbz	r1, 802140a <__swsetup_r+0x6a>
 80213f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80213fc:	4299      	cmp	r1, r3
 80213fe:	d002      	beq.n	8021406 <__swsetup_r+0x66>
 8021400:	4630      	mov	r0, r6
 8021402:	f001 fb57 	bl	8022ab4 <_free_r>
 8021406:	2300      	movs	r3, #0
 8021408:	6363      	str	r3, [r4, #52]	; 0x34
 802140a:	89a3      	ldrh	r3, [r4, #12]
 802140c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8021410:	81a3      	strh	r3, [r4, #12]
 8021412:	2300      	movs	r3, #0
 8021414:	6063      	str	r3, [r4, #4]
 8021416:	6923      	ldr	r3, [r4, #16]
 8021418:	6023      	str	r3, [r4, #0]
 802141a:	89a3      	ldrh	r3, [r4, #12]
 802141c:	f043 0308 	orr.w	r3, r3, #8
 8021420:	81a3      	strh	r3, [r4, #12]
 8021422:	6923      	ldr	r3, [r4, #16]
 8021424:	b94b      	cbnz	r3, 802143a <__swsetup_r+0x9a>
 8021426:	89a3      	ldrh	r3, [r4, #12]
 8021428:	f403 7320 	and.w	r3, r3, #640	; 0x280
 802142c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8021430:	d003      	beq.n	802143a <__swsetup_r+0x9a>
 8021432:	4621      	mov	r1, r4
 8021434:	4630      	mov	r0, r6
 8021436:	f001 f80b 	bl	8022450 <__smakebuf_r>
 802143a:	89a2      	ldrh	r2, [r4, #12]
 802143c:	f012 0301 	ands.w	r3, r2, #1
 8021440:	d00c      	beq.n	802145c <__swsetup_r+0xbc>
 8021442:	2300      	movs	r3, #0
 8021444:	60a3      	str	r3, [r4, #8]
 8021446:	6963      	ldr	r3, [r4, #20]
 8021448:	425b      	negs	r3, r3
 802144a:	61a3      	str	r3, [r4, #24]
 802144c:	6923      	ldr	r3, [r4, #16]
 802144e:	b953      	cbnz	r3, 8021466 <__swsetup_r+0xc6>
 8021450:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021454:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8021458:	d1ba      	bne.n	80213d0 <__swsetup_r+0x30>
 802145a:	bd70      	pop	{r4, r5, r6, pc}
 802145c:	0792      	lsls	r2, r2, #30
 802145e:	bf58      	it	pl
 8021460:	6963      	ldrpl	r3, [r4, #20]
 8021462:	60a3      	str	r3, [r4, #8]
 8021464:	e7f2      	b.n	802144c <__swsetup_r+0xac>
 8021466:	2000      	movs	r0, #0
 8021468:	e7f7      	b.n	802145a <__swsetup_r+0xba>
 802146a:	bf00      	nop
 802146c:	24000040 	.word	0x24000040
 8021470:	08027948 	.word	0x08027948
 8021474:	08027968 	.word	0x08027968
 8021478:	08027928 	.word	0x08027928

0802147c <__register_exitproc>:
 802147c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021480:	4d2c      	ldr	r5, [pc, #176]	; (8021534 <__register_exitproc+0xb8>)
 8021482:	682c      	ldr	r4, [r5, #0]
 8021484:	4607      	mov	r7, r0
 8021486:	460e      	mov	r6, r1
 8021488:	4691      	mov	r9, r2
 802148a:	4698      	mov	r8, r3
 802148c:	b934      	cbnz	r4, 802149c <__register_exitproc+0x20>
 802148e:	4b2a      	ldr	r3, [pc, #168]	; (8021538 <__register_exitproc+0xbc>)
 8021490:	4c2a      	ldr	r4, [pc, #168]	; (802153c <__register_exitproc+0xc0>)
 8021492:	602c      	str	r4, [r5, #0]
 8021494:	b113      	cbz	r3, 802149c <__register_exitproc+0x20>
 8021496:	681b      	ldr	r3, [r3, #0]
 8021498:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 802149c:	6863      	ldr	r3, [r4, #4]
 802149e:	2b1f      	cmp	r3, #31
 80214a0:	dd3d      	ble.n	802151e <__register_exitproc+0xa2>
 80214a2:	4b27      	ldr	r3, [pc, #156]	; (8021540 <__register_exitproc+0xc4>)
 80214a4:	b91b      	cbnz	r3, 80214ae <__register_exitproc+0x32>
 80214a6:	f04f 30ff 	mov.w	r0, #4294967295
 80214aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80214ae:	208c      	movs	r0, #140	; 0x8c
 80214b0:	f001 f80e 	bl	80224d0 <malloc>
 80214b4:	4604      	mov	r4, r0
 80214b6:	2800      	cmp	r0, #0
 80214b8:	d0f5      	beq.n	80214a6 <__register_exitproc+0x2a>
 80214ba:	2300      	movs	r3, #0
 80214bc:	682a      	ldr	r2, [r5, #0]
 80214be:	6002      	str	r2, [r0, #0]
 80214c0:	6043      	str	r3, [r0, #4]
 80214c2:	6028      	str	r0, [r5, #0]
 80214c4:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
 80214c8:	b30f      	cbz	r7, 802150e <__register_exitproc+0x92>
 80214ca:	f44f 7084 	mov.w	r0, #264	; 0x108
 80214ce:	f000 ffff 	bl	80224d0 <malloc>
 80214d2:	2800      	cmp	r0, #0
 80214d4:	d0e7      	beq.n	80214a6 <__register_exitproc+0x2a>
 80214d6:	2300      	movs	r3, #0
 80214d8:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 80214dc:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 80214e0:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 80214e4:	6862      	ldr	r2, [r4, #4]
 80214e6:	f840 9022 	str.w	r9, [r0, r2, lsl #2]
 80214ea:	2301      	movs	r3, #1
 80214ec:	4093      	lsls	r3, r2
 80214ee:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 80214f2:	f8d0 2100 	ldr.w	r2, [r0, #256]	; 0x100
 80214f6:	431a      	orrs	r2, r3
 80214f8:	2f02      	cmp	r7, #2
 80214fa:	f8c0 2100 	str.w	r2, [r0, #256]	; 0x100
 80214fe:	f8c1 8080 	str.w	r8, [r1, #128]	; 0x80
 8021502:	bf02      	ittt	eq
 8021504:	f8d0 2104 	ldreq.w	r2, [r0, #260]	; 0x104
 8021508:	4313      	orreq	r3, r2
 802150a:	f8c0 3104 	streq.w	r3, [r0, #260]	; 0x104
 802150e:	6863      	ldr	r3, [r4, #4]
 8021510:	1c5a      	adds	r2, r3, #1
 8021512:	3302      	adds	r3, #2
 8021514:	6062      	str	r2, [r4, #4]
 8021516:	2000      	movs	r0, #0
 8021518:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 802151c:	e7c5      	b.n	80214aa <__register_exitproc+0x2e>
 802151e:	2f00      	cmp	r7, #0
 8021520:	d0f5      	beq.n	802150e <__register_exitproc+0x92>
 8021522:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8021526:	2800      	cmp	r0, #0
 8021528:	d1dc      	bne.n	80214e4 <__register_exitproc+0x68>
 802152a:	4b05      	ldr	r3, [pc, #20]	; (8021540 <__register_exitproc+0xc4>)
 802152c:	2b00      	cmp	r3, #0
 802152e:	d0ba      	beq.n	80214a6 <__register_exitproc+0x2a>
 8021530:	e7cb      	b.n	80214ca <__register_exitproc+0x4e>
 8021532:	bf00      	nop
 8021534:	24045464 	.word	0x24045464
 8021538:	00000000 	.word	0x00000000
 802153c:	240453d8 	.word	0x240453d8
 8021540:	080224d1 	.word	0x080224d1

08021544 <quorem>:
 8021544:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021548:	6903      	ldr	r3, [r0, #16]
 802154a:	690c      	ldr	r4, [r1, #16]
 802154c:	42a3      	cmp	r3, r4
 802154e:	4680      	mov	r8, r0
 8021550:	f2c0 8082 	blt.w	8021658 <quorem+0x114>
 8021554:	3c01      	subs	r4, #1
 8021556:	f101 0714 	add.w	r7, r1, #20
 802155a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 802155e:	f100 0614 	add.w	r6, r0, #20
 8021562:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8021566:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 802156a:	eb06 030c 	add.w	r3, r6, ip
 802156e:	3501      	adds	r5, #1
 8021570:	eb07 090c 	add.w	r9, r7, ip
 8021574:	9301      	str	r3, [sp, #4]
 8021576:	fbb0 f5f5 	udiv	r5, r0, r5
 802157a:	b395      	cbz	r5, 80215e2 <quorem+0x9e>
 802157c:	f04f 0a00 	mov.w	sl, #0
 8021580:	4638      	mov	r0, r7
 8021582:	46b6      	mov	lr, r6
 8021584:	46d3      	mov	fp, sl
 8021586:	f850 2b04 	ldr.w	r2, [r0], #4
 802158a:	b293      	uxth	r3, r2
 802158c:	fb05 a303 	mla	r3, r5, r3, sl
 8021590:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8021594:	b29b      	uxth	r3, r3
 8021596:	ebab 0303 	sub.w	r3, fp, r3
 802159a:	0c12      	lsrs	r2, r2, #16
 802159c:	f8de b000 	ldr.w	fp, [lr]
 80215a0:	fb05 a202 	mla	r2, r5, r2, sl
 80215a4:	fa13 f38b 	uxtah	r3, r3, fp
 80215a8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80215ac:	fa1f fb82 	uxth.w	fp, r2
 80215b0:	f8de 2000 	ldr.w	r2, [lr]
 80215b4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80215b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80215bc:	b29b      	uxth	r3, r3
 80215be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80215c2:	4581      	cmp	r9, r0
 80215c4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80215c8:	f84e 3b04 	str.w	r3, [lr], #4
 80215cc:	d2db      	bcs.n	8021586 <quorem+0x42>
 80215ce:	f856 300c 	ldr.w	r3, [r6, ip]
 80215d2:	b933      	cbnz	r3, 80215e2 <quorem+0x9e>
 80215d4:	9b01      	ldr	r3, [sp, #4]
 80215d6:	3b04      	subs	r3, #4
 80215d8:	429e      	cmp	r6, r3
 80215da:	461a      	mov	r2, r3
 80215dc:	d330      	bcc.n	8021640 <quorem+0xfc>
 80215de:	f8c8 4010 	str.w	r4, [r8, #16]
 80215e2:	4640      	mov	r0, r8
 80215e4:	f001 f992 	bl	802290c <__mcmp>
 80215e8:	2800      	cmp	r0, #0
 80215ea:	db25      	blt.n	8021638 <quorem+0xf4>
 80215ec:	3501      	adds	r5, #1
 80215ee:	4630      	mov	r0, r6
 80215f0:	f04f 0c00 	mov.w	ip, #0
 80215f4:	f857 2b04 	ldr.w	r2, [r7], #4
 80215f8:	f8d0 e000 	ldr.w	lr, [r0]
 80215fc:	b293      	uxth	r3, r2
 80215fe:	ebac 0303 	sub.w	r3, ip, r3
 8021602:	0c12      	lsrs	r2, r2, #16
 8021604:	fa13 f38e 	uxtah	r3, r3, lr
 8021608:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 802160c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8021610:	b29b      	uxth	r3, r3
 8021612:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8021616:	45b9      	cmp	r9, r7
 8021618:	ea4f 4c22 	mov.w	ip, r2, asr #16
 802161c:	f840 3b04 	str.w	r3, [r0], #4
 8021620:	d2e8      	bcs.n	80215f4 <quorem+0xb0>
 8021622:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8021626:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 802162a:	b92a      	cbnz	r2, 8021638 <quorem+0xf4>
 802162c:	3b04      	subs	r3, #4
 802162e:	429e      	cmp	r6, r3
 8021630:	461a      	mov	r2, r3
 8021632:	d30b      	bcc.n	802164c <quorem+0x108>
 8021634:	f8c8 4010 	str.w	r4, [r8, #16]
 8021638:	4628      	mov	r0, r5
 802163a:	b003      	add	sp, #12
 802163c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021640:	6812      	ldr	r2, [r2, #0]
 8021642:	3b04      	subs	r3, #4
 8021644:	2a00      	cmp	r2, #0
 8021646:	d1ca      	bne.n	80215de <quorem+0x9a>
 8021648:	3c01      	subs	r4, #1
 802164a:	e7c5      	b.n	80215d8 <quorem+0x94>
 802164c:	6812      	ldr	r2, [r2, #0]
 802164e:	3b04      	subs	r3, #4
 8021650:	2a00      	cmp	r2, #0
 8021652:	d1ef      	bne.n	8021634 <quorem+0xf0>
 8021654:	3c01      	subs	r4, #1
 8021656:	e7ea      	b.n	802162e <quorem+0xea>
 8021658:	2000      	movs	r0, #0
 802165a:	e7ee      	b.n	802163a <quorem+0xf6>
 802165c:	0000      	movs	r0, r0
	...

08021660 <_dtoa_r>:
 8021660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021664:	ec57 6b10 	vmov	r6, r7, d0
 8021668:	b095      	sub	sp, #84	; 0x54
 802166a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 802166c:	9108      	str	r1, [sp, #32]
 802166e:	4604      	mov	r4, r0
 8021670:	920a      	str	r2, [sp, #40]	; 0x28
 8021672:	9311      	str	r3, [sp, #68]	; 0x44
 8021674:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8021678:	e9cd 6702 	strd	r6, r7, [sp, #8]
 802167c:	b93d      	cbnz	r5, 802168e <_dtoa_r+0x2e>
 802167e:	2010      	movs	r0, #16
 8021680:	f000 ff26 	bl	80224d0 <malloc>
 8021684:	6260      	str	r0, [r4, #36]	; 0x24
 8021686:	e9c0 5501 	strd	r5, r5, [r0, #4]
 802168a:	6005      	str	r5, [r0, #0]
 802168c:	60c5      	str	r5, [r0, #12]
 802168e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8021690:	6819      	ldr	r1, [r3, #0]
 8021692:	b151      	cbz	r1, 80216aa <_dtoa_r+0x4a>
 8021694:	685a      	ldr	r2, [r3, #4]
 8021696:	604a      	str	r2, [r1, #4]
 8021698:	2301      	movs	r3, #1
 802169a:	4093      	lsls	r3, r2
 802169c:	608b      	str	r3, [r1, #8]
 802169e:	4620      	mov	r0, r4
 80216a0:	f000 ff52 	bl	8022548 <_Bfree>
 80216a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80216a6:	2200      	movs	r2, #0
 80216a8:	601a      	str	r2, [r3, #0]
 80216aa:	1e3b      	subs	r3, r7, #0
 80216ac:	bfb9      	ittee	lt
 80216ae:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80216b2:	9303      	strlt	r3, [sp, #12]
 80216b4:	2300      	movge	r3, #0
 80216b6:	f8c8 3000 	strge.w	r3, [r8]
 80216ba:	9d03      	ldr	r5, [sp, #12]
 80216bc:	4bac      	ldr	r3, [pc, #688]	; (8021970 <_dtoa_r+0x310>)
 80216be:	bfbc      	itt	lt
 80216c0:	2201      	movlt	r2, #1
 80216c2:	f8c8 2000 	strlt.w	r2, [r8]
 80216c6:	43ab      	bics	r3, r5
 80216c8:	d11b      	bne.n	8021702 <_dtoa_r+0xa2>
 80216ca:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80216cc:	f242 730f 	movw	r3, #9999	; 0x270f
 80216d0:	6013      	str	r3, [r2, #0]
 80216d2:	9b02      	ldr	r3, [sp, #8]
 80216d4:	b923      	cbnz	r3, 80216e0 <_dtoa_r+0x80>
 80216d6:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80216da:	2d00      	cmp	r5, #0
 80216dc:	f000 84dd 	beq.w	802209a <_dtoa_r+0xa3a>
 80216e0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80216e2:	b953      	cbnz	r3, 80216fa <_dtoa_r+0x9a>
 80216e4:	4ba3      	ldr	r3, [pc, #652]	; (8021974 <_dtoa_r+0x314>)
 80216e6:	e020      	b.n	802172a <_dtoa_r+0xca>
 80216e8:	4ba3      	ldr	r3, [pc, #652]	; (8021978 <_dtoa_r+0x318>)
 80216ea:	9304      	str	r3, [sp, #16]
 80216ec:	3308      	adds	r3, #8
 80216ee:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80216f0:	6013      	str	r3, [r2, #0]
 80216f2:	9804      	ldr	r0, [sp, #16]
 80216f4:	b015      	add	sp, #84	; 0x54
 80216f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80216fa:	4b9e      	ldr	r3, [pc, #632]	; (8021974 <_dtoa_r+0x314>)
 80216fc:	9304      	str	r3, [sp, #16]
 80216fe:	3303      	adds	r3, #3
 8021700:	e7f5      	b.n	80216ee <_dtoa_r+0x8e>
 8021702:	ed9d 7b02 	vldr	d7, [sp, #8]
 8021706:	eeb5 7b40 	vcmp.f64	d7, #0.0
 802170a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802170e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8021712:	d10c      	bne.n	802172e <_dtoa_r+0xce>
 8021714:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8021716:	2301      	movs	r3, #1
 8021718:	6013      	str	r3, [r2, #0]
 802171a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 802171c:	2b00      	cmp	r3, #0
 802171e:	f000 84b9 	beq.w	8022094 <_dtoa_r+0xa34>
 8021722:	4b96      	ldr	r3, [pc, #600]	; (802197c <_dtoa_r+0x31c>)
 8021724:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8021726:	6013      	str	r3, [r2, #0]
 8021728:	3b01      	subs	r3, #1
 802172a:	9304      	str	r3, [sp, #16]
 802172c:	e7e1      	b.n	80216f2 <_dtoa_r+0x92>
 802172e:	a913      	add	r1, sp, #76	; 0x4c
 8021730:	aa12      	add	r2, sp, #72	; 0x48
 8021732:	ed9d 0b04 	vldr	d0, [sp, #16]
 8021736:	4620      	mov	r0, r4
 8021738:	f001 f95f 	bl	80229fa <__d2b>
 802173c:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8021740:	9001      	str	r0, [sp, #4]
 8021742:	9912      	ldr	r1, [sp, #72]	; 0x48
 8021744:	2e00      	cmp	r6, #0
 8021746:	d046      	beq.n	80217d6 <_dtoa_r+0x176>
 8021748:	9805      	ldr	r0, [sp, #20]
 802174a:	f3c0 0013 	ubfx	r0, r0, #0, #20
 802174e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8021752:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 8021756:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 802175a:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 802175e:	2700      	movs	r7, #0
 8021760:	ee07 aa90 	vmov	s15, sl
 8021764:	ec43 2b16 	vmov	d6, r2, r3
 8021768:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 802176c:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 8021958 <_dtoa_r+0x2f8>
 8021770:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8021774:	ee36 7b47 	vsub.f64	d7, d6, d7
 8021778:	ed9f 6b79 	vldr	d6, [pc, #484]	; 8021960 <_dtoa_r+0x300>
 802177c:	eea7 6b04 	vfma.f64	d6, d7, d4
 8021780:	eeb0 7b46 	vmov.f64	d7, d6
 8021784:	ed9f 6b78 	vldr	d6, [pc, #480]	; 8021968 <_dtoa_r+0x308>
 8021788:	eea5 7b06 	vfma.f64	d7, d5, d6
 802178c:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8021790:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8021794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021798:	ee16 ba90 	vmov	fp, s13
 802179c:	d508      	bpl.n	80217b0 <_dtoa_r+0x150>
 802179e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80217a2:	eeb4 6b47 	vcmp.f64	d6, d7
 80217a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80217aa:	bf18      	it	ne
 80217ac:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80217b0:	f1bb 0f16 	cmp.w	fp, #22
 80217b4:	d834      	bhi.n	8021820 <_dtoa_r+0x1c0>
 80217b6:	4b72      	ldr	r3, [pc, #456]	; (8021980 <_dtoa_r+0x320>)
 80217b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80217bc:	ed93 7b00 	vldr	d7, [r3]
 80217c0:	ed9d 6b02 	vldr	d6, [sp, #8]
 80217c4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80217c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80217cc:	dd01      	ble.n	80217d2 <_dtoa_r+0x172>
 80217ce:	f10b 3bff 	add.w	fp, fp, #4294967295
 80217d2:	2300      	movs	r3, #0
 80217d4:	e025      	b.n	8021822 <_dtoa_r+0x1c2>
 80217d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80217d8:	eb01 0a03 	add.w	sl, r1, r3
 80217dc:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 80217e0:	2b20      	cmp	r3, #32
 80217e2:	dd17      	ble.n	8021814 <_dtoa_r+0x1b4>
 80217e4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80217e8:	9a02      	ldr	r2, [sp, #8]
 80217ea:	409d      	lsls	r5, r3
 80217ec:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 80217f0:	fa22 f303 	lsr.w	r3, r2, r3
 80217f4:	432b      	orrs	r3, r5
 80217f6:	ee07 3a90 	vmov	s15, r3
 80217fa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80217fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8021802:	ed8d 7b04 	vstr	d7, [sp, #16]
 8021806:	9805      	ldr	r0, [sp, #20]
 8021808:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 802180c:	2701      	movs	r7, #1
 802180e:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 8021812:	e7a5      	b.n	8021760 <_dtoa_r+0x100>
 8021814:	9a02      	ldr	r2, [sp, #8]
 8021816:	f1c3 0320 	rsb	r3, r3, #32
 802181a:	fa02 f303 	lsl.w	r3, r2, r3
 802181e:	e7ea      	b.n	80217f6 <_dtoa_r+0x196>
 8021820:	2301      	movs	r3, #1
 8021822:	eba1 0a0a 	sub.w	sl, r1, sl
 8021826:	9310      	str	r3, [sp, #64]	; 0x40
 8021828:	f1ba 0301 	subs.w	r3, sl, #1
 802182c:	9307      	str	r3, [sp, #28]
 802182e:	bf43      	ittte	mi
 8021830:	2300      	movmi	r3, #0
 8021832:	f1ca 0a01 	rsbmi	sl, sl, #1
 8021836:	9307      	strmi	r3, [sp, #28]
 8021838:	f04f 0a00 	movpl.w	sl, #0
 802183c:	f1bb 0f00 	cmp.w	fp, #0
 8021840:	db19      	blt.n	8021876 <_dtoa_r+0x216>
 8021842:	9b07      	ldr	r3, [sp, #28]
 8021844:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8021848:	445b      	add	r3, fp
 802184a:	9307      	str	r3, [sp, #28]
 802184c:	f04f 0800 	mov.w	r8, #0
 8021850:	9b08      	ldr	r3, [sp, #32]
 8021852:	2b09      	cmp	r3, #9
 8021854:	d866      	bhi.n	8021924 <_dtoa_r+0x2c4>
 8021856:	2b05      	cmp	r3, #5
 8021858:	bfc4      	itt	gt
 802185a:	3b04      	subgt	r3, #4
 802185c:	9308      	strgt	r3, [sp, #32]
 802185e:	9b08      	ldr	r3, [sp, #32]
 8021860:	f1a3 0302 	sub.w	r3, r3, #2
 8021864:	bfcc      	ite	gt
 8021866:	2500      	movgt	r5, #0
 8021868:	2501      	movle	r5, #1
 802186a:	2b03      	cmp	r3, #3
 802186c:	d866      	bhi.n	802193c <_dtoa_r+0x2dc>
 802186e:	e8df f003 	tbb	[pc, r3]
 8021872:	5755      	.short	0x5755
 8021874:	4909      	.short	0x4909
 8021876:	2300      	movs	r3, #0
 8021878:	ebaa 0a0b 	sub.w	sl, sl, fp
 802187c:	f1cb 0800 	rsb	r8, fp, #0
 8021880:	930b      	str	r3, [sp, #44]	; 0x2c
 8021882:	e7e5      	b.n	8021850 <_dtoa_r+0x1f0>
 8021884:	2301      	movs	r3, #1
 8021886:	9309      	str	r3, [sp, #36]	; 0x24
 8021888:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802188a:	2b00      	cmp	r3, #0
 802188c:	dd59      	ble.n	8021942 <_dtoa_r+0x2e2>
 802188e:	9306      	str	r3, [sp, #24]
 8021890:	4699      	mov	r9, r3
 8021892:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8021894:	2200      	movs	r2, #0
 8021896:	6072      	str	r2, [r6, #4]
 8021898:	2204      	movs	r2, #4
 802189a:	f102 0014 	add.w	r0, r2, #20
 802189e:	4298      	cmp	r0, r3
 80218a0:	6871      	ldr	r1, [r6, #4]
 80218a2:	d953      	bls.n	802194c <_dtoa_r+0x2ec>
 80218a4:	4620      	mov	r0, r4
 80218a6:	f000 fe1b 	bl	80224e0 <_Balloc>
 80218aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80218ac:	6030      	str	r0, [r6, #0]
 80218ae:	681b      	ldr	r3, [r3, #0]
 80218b0:	9304      	str	r3, [sp, #16]
 80218b2:	f1b9 0f0e 	cmp.w	r9, #14
 80218b6:	f200 80c2 	bhi.w	8021a3e <_dtoa_r+0x3de>
 80218ba:	2d00      	cmp	r5, #0
 80218bc:	f000 80bf 	beq.w	8021a3e <_dtoa_r+0x3de>
 80218c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80218c4:	f1bb 0f00 	cmp.w	fp, #0
 80218c8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80218cc:	f340 80e6 	ble.w	8021a9c <_dtoa_r+0x43c>
 80218d0:	4a2b      	ldr	r2, [pc, #172]	; (8021980 <_dtoa_r+0x320>)
 80218d2:	f00b 030f 	and.w	r3, fp, #15
 80218d6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80218da:	ed93 7b00 	vldr	d7, [r3]
 80218de:	ea4f 132b 	mov.w	r3, fp, asr #4
 80218e2:	06da      	lsls	r2, r3, #27
 80218e4:	f140 80d8 	bpl.w	8021a98 <_dtoa_r+0x438>
 80218e8:	4a26      	ldr	r2, [pc, #152]	; (8021984 <_dtoa_r+0x324>)
 80218ea:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 80218ee:	ed92 6b08 	vldr	d6, [r2, #32]
 80218f2:	ee85 6b06 	vdiv.f64	d6, d5, d6
 80218f6:	ed8d 6b02 	vstr	d6, [sp, #8]
 80218fa:	f003 030f 	and.w	r3, r3, #15
 80218fe:	2203      	movs	r2, #3
 8021900:	4920      	ldr	r1, [pc, #128]	; (8021984 <_dtoa_r+0x324>)
 8021902:	e04a      	b.n	802199a <_dtoa_r+0x33a>
 8021904:	2301      	movs	r3, #1
 8021906:	9309      	str	r3, [sp, #36]	; 0x24
 8021908:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802190a:	445b      	add	r3, fp
 802190c:	f103 0901 	add.w	r9, r3, #1
 8021910:	9306      	str	r3, [sp, #24]
 8021912:	464b      	mov	r3, r9
 8021914:	2b01      	cmp	r3, #1
 8021916:	bfb8      	it	lt
 8021918:	2301      	movlt	r3, #1
 802191a:	e7ba      	b.n	8021892 <_dtoa_r+0x232>
 802191c:	2300      	movs	r3, #0
 802191e:	e7b2      	b.n	8021886 <_dtoa_r+0x226>
 8021920:	2300      	movs	r3, #0
 8021922:	e7f0      	b.n	8021906 <_dtoa_r+0x2a6>
 8021924:	2501      	movs	r5, #1
 8021926:	2300      	movs	r3, #0
 8021928:	e9cd 3508 	strd	r3, r5, [sp, #32]
 802192c:	f04f 33ff 	mov.w	r3, #4294967295
 8021930:	9306      	str	r3, [sp, #24]
 8021932:	4699      	mov	r9, r3
 8021934:	2200      	movs	r2, #0
 8021936:	2312      	movs	r3, #18
 8021938:	920a      	str	r2, [sp, #40]	; 0x28
 802193a:	e7aa      	b.n	8021892 <_dtoa_r+0x232>
 802193c:	2301      	movs	r3, #1
 802193e:	9309      	str	r3, [sp, #36]	; 0x24
 8021940:	e7f4      	b.n	802192c <_dtoa_r+0x2cc>
 8021942:	2301      	movs	r3, #1
 8021944:	9306      	str	r3, [sp, #24]
 8021946:	4699      	mov	r9, r3
 8021948:	461a      	mov	r2, r3
 802194a:	e7f5      	b.n	8021938 <_dtoa_r+0x2d8>
 802194c:	3101      	adds	r1, #1
 802194e:	6071      	str	r1, [r6, #4]
 8021950:	0052      	lsls	r2, r2, #1
 8021952:	e7a2      	b.n	802189a <_dtoa_r+0x23a>
 8021954:	f3af 8000 	nop.w
 8021958:	636f4361 	.word	0x636f4361
 802195c:	3fd287a7 	.word	0x3fd287a7
 8021960:	8b60c8b3 	.word	0x8b60c8b3
 8021964:	3fc68a28 	.word	0x3fc68a28
 8021968:	509f79fb 	.word	0x509f79fb
 802196c:	3fd34413 	.word	0x3fd34413
 8021970:	7ff00000 	.word	0x7ff00000
 8021974:	08027924 	.word	0x08027924
 8021978:	0802791b 	.word	0x0802791b
 802197c:	080277f7 	.word	0x080277f7
 8021980:	080279b0 	.word	0x080279b0
 8021984:	08027988 	.word	0x08027988
 8021988:	07de      	lsls	r6, r3, #31
 802198a:	d504      	bpl.n	8021996 <_dtoa_r+0x336>
 802198c:	ed91 6b00 	vldr	d6, [r1]
 8021990:	3201      	adds	r2, #1
 8021992:	ee27 7b06 	vmul.f64	d7, d7, d6
 8021996:	105b      	asrs	r3, r3, #1
 8021998:	3108      	adds	r1, #8
 802199a:	2b00      	cmp	r3, #0
 802199c:	d1f4      	bne.n	8021988 <_dtoa_r+0x328>
 802199e:	ed9d 6b02 	vldr	d6, [sp, #8]
 80219a2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80219a6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80219aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80219ac:	2b00      	cmp	r3, #0
 80219ae:	f000 80a7 	beq.w	8021b00 <_dtoa_r+0x4a0>
 80219b2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80219b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80219ba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80219be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80219c2:	f140 809d 	bpl.w	8021b00 <_dtoa_r+0x4a0>
 80219c6:	f1b9 0f00 	cmp.w	r9, #0
 80219ca:	f000 8099 	beq.w	8021b00 <_dtoa_r+0x4a0>
 80219ce:	9b06      	ldr	r3, [sp, #24]
 80219d0:	2b00      	cmp	r3, #0
 80219d2:	dd30      	ble.n	8021a36 <_dtoa_r+0x3d6>
 80219d4:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80219d8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80219dc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80219e0:	9d06      	ldr	r5, [sp, #24]
 80219e2:	f10b 33ff 	add.w	r3, fp, #4294967295
 80219e6:	3201      	adds	r2, #1
 80219e8:	ed9d 6b02 	vldr	d6, [sp, #8]
 80219ec:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80219f0:	ee07 2a90 	vmov	s15, r2
 80219f4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80219f8:	eea7 5b06 	vfma.f64	d5, d7, d6
 80219fc:	ed8d 5b02 	vstr	d5, [sp, #8]
 8021a00:	9a03      	ldr	r2, [sp, #12]
 8021a02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8021a06:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8021a0a:	2d00      	cmp	r5, #0
 8021a0c:	d17b      	bne.n	8021b06 <_dtoa_r+0x4a6>
 8021a0e:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8021a12:	ee36 6b47 	vsub.f64	d6, d6, d7
 8021a16:	ec41 0b17 	vmov	d7, r0, r1
 8021a1a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8021a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021a22:	f300 8253 	bgt.w	8021ecc <_dtoa_r+0x86c>
 8021a26:	eeb1 7b47 	vneg.f64	d7, d7
 8021a2a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8021a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021a32:	f100 8249 	bmi.w	8021ec8 <_dtoa_r+0x868>
 8021a36:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8021a3a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8021a3e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8021a40:	2b00      	cmp	r3, #0
 8021a42:	f2c0 8119 	blt.w	8021c78 <_dtoa_r+0x618>
 8021a46:	f1bb 0f0e 	cmp.w	fp, #14
 8021a4a:	f300 8115 	bgt.w	8021c78 <_dtoa_r+0x618>
 8021a4e:	4bc3      	ldr	r3, [pc, #780]	; (8021d5c <_dtoa_r+0x6fc>)
 8021a50:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8021a54:	ed93 6b00 	vldr	d6, [r3]
 8021a58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021a5a:	2b00      	cmp	r3, #0
 8021a5c:	f280 80ba 	bge.w	8021bd4 <_dtoa_r+0x574>
 8021a60:	f1b9 0f00 	cmp.w	r9, #0
 8021a64:	f300 80b6 	bgt.w	8021bd4 <_dtoa_r+0x574>
 8021a68:	f040 822d 	bne.w	8021ec6 <_dtoa_r+0x866>
 8021a6c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8021a70:	ee26 6b07 	vmul.f64	d6, d6, d7
 8021a74:	ed9d 7b02 	vldr	d7, [sp, #8]
 8021a78:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8021a7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021a80:	464d      	mov	r5, r9
 8021a82:	464f      	mov	r7, r9
 8021a84:	f280 8204 	bge.w	8021e90 <_dtoa_r+0x830>
 8021a88:	9b04      	ldr	r3, [sp, #16]
 8021a8a:	9a04      	ldr	r2, [sp, #16]
 8021a8c:	1c5e      	adds	r6, r3, #1
 8021a8e:	2331      	movs	r3, #49	; 0x31
 8021a90:	7013      	strb	r3, [r2, #0]
 8021a92:	f10b 0b01 	add.w	fp, fp, #1
 8021a96:	e1ff      	b.n	8021e98 <_dtoa_r+0x838>
 8021a98:	2202      	movs	r2, #2
 8021a9a:	e731      	b.n	8021900 <_dtoa_r+0x2a0>
 8021a9c:	d02e      	beq.n	8021afc <_dtoa_r+0x49c>
 8021a9e:	f1cb 0300 	rsb	r3, fp, #0
 8021aa2:	4aae      	ldr	r2, [pc, #696]	; (8021d5c <_dtoa_r+0x6fc>)
 8021aa4:	f003 010f 	and.w	r1, r3, #15
 8021aa8:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8021aac:	ed92 7b00 	vldr	d7, [r2]
 8021ab0:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 8021ab4:	ee26 7b07 	vmul.f64	d7, d6, d7
 8021ab8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8021abc:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8021ac0:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8021ac4:	49a6      	ldr	r1, [pc, #664]	; (8021d60 <_dtoa_r+0x700>)
 8021ac6:	111b      	asrs	r3, r3, #4
 8021ac8:	2000      	movs	r0, #0
 8021aca:	2202      	movs	r2, #2
 8021acc:	b93b      	cbnz	r3, 8021ade <_dtoa_r+0x47e>
 8021ace:	2800      	cmp	r0, #0
 8021ad0:	f43f af6b 	beq.w	80219aa <_dtoa_r+0x34a>
 8021ad4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8021ad8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8021adc:	e765      	b.n	80219aa <_dtoa_r+0x34a>
 8021ade:	07dd      	lsls	r5, r3, #31
 8021ae0:	d509      	bpl.n	8021af6 <_dtoa_r+0x496>
 8021ae2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8021ae6:	ed91 7b00 	vldr	d7, [r1]
 8021aea:	ee26 7b07 	vmul.f64	d7, d6, d7
 8021aee:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8021af2:	3201      	adds	r2, #1
 8021af4:	2001      	movs	r0, #1
 8021af6:	105b      	asrs	r3, r3, #1
 8021af8:	3108      	adds	r1, #8
 8021afa:	e7e7      	b.n	8021acc <_dtoa_r+0x46c>
 8021afc:	2202      	movs	r2, #2
 8021afe:	e754      	b.n	80219aa <_dtoa_r+0x34a>
 8021b00:	465b      	mov	r3, fp
 8021b02:	464d      	mov	r5, r9
 8021b04:	e770      	b.n	80219e8 <_dtoa_r+0x388>
 8021b06:	4a95      	ldr	r2, [pc, #596]	; (8021d5c <_dtoa_r+0x6fc>)
 8021b08:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8021b0c:	ed12 4b02 	vldr	d4, [r2, #-8]
 8021b10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8021b12:	ec41 0b17 	vmov	d7, r0, r1
 8021b16:	b35a      	cbz	r2, 8021b70 <_dtoa_r+0x510>
 8021b18:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8021b1c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8021b20:	9e04      	ldr	r6, [sp, #16]
 8021b22:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8021b26:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8021b2a:	ee35 7b47 	vsub.f64	d7, d5, d7
 8021b2e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8021b32:	ee14 2a90 	vmov	r2, s9
 8021b36:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8021b3a:	3230      	adds	r2, #48	; 0x30
 8021b3c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8021b40:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8021b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021b48:	f806 2b01 	strb.w	r2, [r6], #1
 8021b4c:	d43b      	bmi.n	8021bc6 <_dtoa_r+0x566>
 8021b4e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8021b52:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8021b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021b5a:	d472      	bmi.n	8021c42 <_dtoa_r+0x5e2>
 8021b5c:	9a04      	ldr	r2, [sp, #16]
 8021b5e:	1ab2      	subs	r2, r6, r2
 8021b60:	4295      	cmp	r5, r2
 8021b62:	f77f af68 	ble.w	8021a36 <_dtoa_r+0x3d6>
 8021b66:	ee27 7b03 	vmul.f64	d7, d7, d3
 8021b6a:	ee26 6b03 	vmul.f64	d6, d6, d3
 8021b6e:	e7de      	b.n	8021b2e <_dtoa_r+0x4ce>
 8021b70:	9a04      	ldr	r2, [sp, #16]
 8021b72:	ee24 7b07 	vmul.f64	d7, d4, d7
 8021b76:	1956      	adds	r6, r2, r5
 8021b78:	4611      	mov	r1, r2
 8021b7a:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8021b7e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8021b82:	ee14 2a90 	vmov	r2, s9
 8021b86:	3230      	adds	r2, #48	; 0x30
 8021b88:	f801 2b01 	strb.w	r2, [r1], #1
 8021b8c:	42b1      	cmp	r1, r6
 8021b8e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8021b92:	ee36 6b45 	vsub.f64	d6, d6, d5
 8021b96:	d11a      	bne.n	8021bce <_dtoa_r+0x56e>
 8021b98:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8021b9c:	ee37 4b05 	vadd.f64	d4, d7, d5
 8021ba0:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8021ba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021ba8:	dc4b      	bgt.n	8021c42 <_dtoa_r+0x5e2>
 8021baa:	ee35 7b47 	vsub.f64	d7, d5, d7
 8021bae:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8021bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021bb6:	f57f af3e 	bpl.w	8021a36 <_dtoa_r+0x3d6>
 8021bba:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8021bbe:	2a30      	cmp	r2, #48	; 0x30
 8021bc0:	f106 31ff 	add.w	r1, r6, #4294967295
 8021bc4:	d001      	beq.n	8021bca <_dtoa_r+0x56a>
 8021bc6:	469b      	mov	fp, r3
 8021bc8:	e02a      	b.n	8021c20 <_dtoa_r+0x5c0>
 8021bca:	460e      	mov	r6, r1
 8021bcc:	e7f5      	b.n	8021bba <_dtoa_r+0x55a>
 8021bce:	ee26 6b03 	vmul.f64	d6, d6, d3
 8021bd2:	e7d4      	b.n	8021b7e <_dtoa_r+0x51e>
 8021bd4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8021bd8:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8021bdc:	9e04      	ldr	r6, [sp, #16]
 8021bde:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8021be2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8021be6:	ee15 3a10 	vmov	r3, s10
 8021bea:	3330      	adds	r3, #48	; 0x30
 8021bec:	f806 3b01 	strb.w	r3, [r6], #1
 8021bf0:	9b04      	ldr	r3, [sp, #16]
 8021bf2:	1af3      	subs	r3, r6, r3
 8021bf4:	4599      	cmp	r9, r3
 8021bf6:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8021bfa:	eea3 7b46 	vfms.f64	d7, d3, d6
 8021bfe:	d133      	bne.n	8021c68 <_dtoa_r+0x608>
 8021c00:	ee37 7b07 	vadd.f64	d7, d7, d7
 8021c04:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8021c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021c0c:	dc18      	bgt.n	8021c40 <_dtoa_r+0x5e0>
 8021c0e:	eeb4 7b46 	vcmp.f64	d7, d6
 8021c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021c16:	d103      	bne.n	8021c20 <_dtoa_r+0x5c0>
 8021c18:	ee15 3a10 	vmov	r3, s10
 8021c1c:	07db      	lsls	r3, r3, #31
 8021c1e:	d40f      	bmi.n	8021c40 <_dtoa_r+0x5e0>
 8021c20:	9901      	ldr	r1, [sp, #4]
 8021c22:	4620      	mov	r0, r4
 8021c24:	f000 fc90 	bl	8022548 <_Bfree>
 8021c28:	2300      	movs	r3, #0
 8021c2a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8021c2c:	7033      	strb	r3, [r6, #0]
 8021c2e:	f10b 0301 	add.w	r3, fp, #1
 8021c32:	6013      	str	r3, [r2, #0]
 8021c34:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8021c36:	2b00      	cmp	r3, #0
 8021c38:	f43f ad5b 	beq.w	80216f2 <_dtoa_r+0x92>
 8021c3c:	601e      	str	r6, [r3, #0]
 8021c3e:	e558      	b.n	80216f2 <_dtoa_r+0x92>
 8021c40:	465b      	mov	r3, fp
 8021c42:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8021c46:	2939      	cmp	r1, #57	; 0x39
 8021c48:	f106 32ff 	add.w	r2, r6, #4294967295
 8021c4c:	d106      	bne.n	8021c5c <_dtoa_r+0x5fc>
 8021c4e:	9904      	ldr	r1, [sp, #16]
 8021c50:	4291      	cmp	r1, r2
 8021c52:	d107      	bne.n	8021c64 <_dtoa_r+0x604>
 8021c54:	2230      	movs	r2, #48	; 0x30
 8021c56:	700a      	strb	r2, [r1, #0]
 8021c58:	3301      	adds	r3, #1
 8021c5a:	460a      	mov	r2, r1
 8021c5c:	7811      	ldrb	r1, [r2, #0]
 8021c5e:	3101      	adds	r1, #1
 8021c60:	7011      	strb	r1, [r2, #0]
 8021c62:	e7b0      	b.n	8021bc6 <_dtoa_r+0x566>
 8021c64:	4616      	mov	r6, r2
 8021c66:	e7ec      	b.n	8021c42 <_dtoa_r+0x5e2>
 8021c68:	ee27 7b04 	vmul.f64	d7, d7, d4
 8021c6c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8021c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021c74:	d1b3      	bne.n	8021bde <_dtoa_r+0x57e>
 8021c76:	e7d3      	b.n	8021c20 <_dtoa_r+0x5c0>
 8021c78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8021c7a:	2a00      	cmp	r2, #0
 8021c7c:	f000 808d 	beq.w	8021d9a <_dtoa_r+0x73a>
 8021c80:	9a08      	ldr	r2, [sp, #32]
 8021c82:	2a01      	cmp	r2, #1
 8021c84:	dc72      	bgt.n	8021d6c <_dtoa_r+0x70c>
 8021c86:	2f00      	cmp	r7, #0
 8021c88:	d06c      	beq.n	8021d64 <_dtoa_r+0x704>
 8021c8a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8021c8e:	4645      	mov	r5, r8
 8021c90:	4656      	mov	r6, sl
 8021c92:	9a07      	ldr	r2, [sp, #28]
 8021c94:	2101      	movs	r1, #1
 8021c96:	441a      	add	r2, r3
 8021c98:	4620      	mov	r0, r4
 8021c9a:	449a      	add	sl, r3
 8021c9c:	9207      	str	r2, [sp, #28]
 8021c9e:	f000 fcf3 	bl	8022688 <__i2b>
 8021ca2:	4607      	mov	r7, r0
 8021ca4:	2e00      	cmp	r6, #0
 8021ca6:	dd0b      	ble.n	8021cc0 <_dtoa_r+0x660>
 8021ca8:	9b07      	ldr	r3, [sp, #28]
 8021caa:	2b00      	cmp	r3, #0
 8021cac:	dd08      	ble.n	8021cc0 <_dtoa_r+0x660>
 8021cae:	42b3      	cmp	r3, r6
 8021cb0:	9a07      	ldr	r2, [sp, #28]
 8021cb2:	bfa8      	it	ge
 8021cb4:	4633      	movge	r3, r6
 8021cb6:	ebaa 0a03 	sub.w	sl, sl, r3
 8021cba:	1af6      	subs	r6, r6, r3
 8021cbc:	1ad3      	subs	r3, r2, r3
 8021cbe:	9307      	str	r3, [sp, #28]
 8021cc0:	f1b8 0f00 	cmp.w	r8, #0
 8021cc4:	d01d      	beq.n	8021d02 <_dtoa_r+0x6a2>
 8021cc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021cc8:	2b00      	cmp	r3, #0
 8021cca:	d06a      	beq.n	8021da2 <_dtoa_r+0x742>
 8021ccc:	b18d      	cbz	r5, 8021cf2 <_dtoa_r+0x692>
 8021cce:	4639      	mov	r1, r7
 8021cd0:	462a      	mov	r2, r5
 8021cd2:	4620      	mov	r0, r4
 8021cd4:	f000 fd78 	bl	80227c8 <__pow5mult>
 8021cd8:	9a01      	ldr	r2, [sp, #4]
 8021cda:	4601      	mov	r1, r0
 8021cdc:	4607      	mov	r7, r0
 8021cde:	4620      	mov	r0, r4
 8021ce0:	f000 fcdb 	bl	802269a <__multiply>
 8021ce4:	9901      	ldr	r1, [sp, #4]
 8021ce6:	900c      	str	r0, [sp, #48]	; 0x30
 8021ce8:	4620      	mov	r0, r4
 8021cea:	f000 fc2d 	bl	8022548 <_Bfree>
 8021cee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8021cf0:	9301      	str	r3, [sp, #4]
 8021cf2:	ebb8 0205 	subs.w	r2, r8, r5
 8021cf6:	d004      	beq.n	8021d02 <_dtoa_r+0x6a2>
 8021cf8:	9901      	ldr	r1, [sp, #4]
 8021cfa:	4620      	mov	r0, r4
 8021cfc:	f000 fd64 	bl	80227c8 <__pow5mult>
 8021d00:	9001      	str	r0, [sp, #4]
 8021d02:	2101      	movs	r1, #1
 8021d04:	4620      	mov	r0, r4
 8021d06:	f000 fcbf 	bl	8022688 <__i2b>
 8021d0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8021d0c:	4605      	mov	r5, r0
 8021d0e:	2b00      	cmp	r3, #0
 8021d10:	f000 81ca 	beq.w	80220a8 <_dtoa_r+0xa48>
 8021d14:	461a      	mov	r2, r3
 8021d16:	4601      	mov	r1, r0
 8021d18:	4620      	mov	r0, r4
 8021d1a:	f000 fd55 	bl	80227c8 <__pow5mult>
 8021d1e:	9b08      	ldr	r3, [sp, #32]
 8021d20:	2b01      	cmp	r3, #1
 8021d22:	4605      	mov	r5, r0
 8021d24:	dc44      	bgt.n	8021db0 <_dtoa_r+0x750>
 8021d26:	9b02      	ldr	r3, [sp, #8]
 8021d28:	2b00      	cmp	r3, #0
 8021d2a:	d13c      	bne.n	8021da6 <_dtoa_r+0x746>
 8021d2c:	9b03      	ldr	r3, [sp, #12]
 8021d2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8021d32:	2b00      	cmp	r3, #0
 8021d34:	d137      	bne.n	8021da6 <_dtoa_r+0x746>
 8021d36:	9b03      	ldr	r3, [sp, #12]
 8021d38:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8021d3c:	0d1b      	lsrs	r3, r3, #20
 8021d3e:	051b      	lsls	r3, r3, #20
 8021d40:	2b00      	cmp	r3, #0
 8021d42:	d033      	beq.n	8021dac <_dtoa_r+0x74c>
 8021d44:	9b07      	ldr	r3, [sp, #28]
 8021d46:	3301      	adds	r3, #1
 8021d48:	f10a 0a01 	add.w	sl, sl, #1
 8021d4c:	9307      	str	r3, [sp, #28]
 8021d4e:	f04f 0801 	mov.w	r8, #1
 8021d52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8021d54:	bb73      	cbnz	r3, 8021db4 <_dtoa_r+0x754>
 8021d56:	2001      	movs	r0, #1
 8021d58:	e034      	b.n	8021dc4 <_dtoa_r+0x764>
 8021d5a:	bf00      	nop
 8021d5c:	080279b0 	.word	0x080279b0
 8021d60:	08027988 	.word	0x08027988
 8021d64:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8021d66:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8021d6a:	e790      	b.n	8021c8e <_dtoa_r+0x62e>
 8021d6c:	f109 35ff 	add.w	r5, r9, #4294967295
 8021d70:	45a8      	cmp	r8, r5
 8021d72:	bfbf      	itttt	lt
 8021d74:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8021d76:	eba5 0808 	sublt.w	r8, r5, r8
 8021d7a:	4443      	addlt	r3, r8
 8021d7c:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8021d7e:	bfb6      	itet	lt
 8021d80:	46a8      	movlt	r8, r5
 8021d82:	eba8 0505 	subge.w	r5, r8, r5
 8021d86:	2500      	movlt	r5, #0
 8021d88:	f1b9 0f00 	cmp.w	r9, #0
 8021d8c:	bfb9      	ittee	lt
 8021d8e:	ebaa 0609 	sublt.w	r6, sl, r9
 8021d92:	2300      	movlt	r3, #0
 8021d94:	4656      	movge	r6, sl
 8021d96:	464b      	movge	r3, r9
 8021d98:	e77b      	b.n	8021c92 <_dtoa_r+0x632>
 8021d9a:	4645      	mov	r5, r8
 8021d9c:	4656      	mov	r6, sl
 8021d9e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8021da0:	e780      	b.n	8021ca4 <_dtoa_r+0x644>
 8021da2:	4642      	mov	r2, r8
 8021da4:	e7a8      	b.n	8021cf8 <_dtoa_r+0x698>
 8021da6:	f04f 0800 	mov.w	r8, #0
 8021daa:	e7d2      	b.n	8021d52 <_dtoa_r+0x6f2>
 8021dac:	4698      	mov	r8, r3
 8021dae:	e7d0      	b.n	8021d52 <_dtoa_r+0x6f2>
 8021db0:	f04f 0800 	mov.w	r8, #0
 8021db4:	692b      	ldr	r3, [r5, #16]
 8021db6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8021dba:	6918      	ldr	r0, [r3, #16]
 8021dbc:	f000 fc16 	bl	80225ec <__hi0bits>
 8021dc0:	f1c0 0020 	rsb	r0, r0, #32
 8021dc4:	9b07      	ldr	r3, [sp, #28]
 8021dc6:	4418      	add	r0, r3
 8021dc8:	f010 001f 	ands.w	r0, r0, #31
 8021dcc:	d047      	beq.n	8021e5e <_dtoa_r+0x7fe>
 8021dce:	f1c0 0320 	rsb	r3, r0, #32
 8021dd2:	2b04      	cmp	r3, #4
 8021dd4:	dd3b      	ble.n	8021e4e <_dtoa_r+0x7ee>
 8021dd6:	9b07      	ldr	r3, [sp, #28]
 8021dd8:	f1c0 001c 	rsb	r0, r0, #28
 8021ddc:	4482      	add	sl, r0
 8021dde:	4406      	add	r6, r0
 8021de0:	4403      	add	r3, r0
 8021de2:	9307      	str	r3, [sp, #28]
 8021de4:	f1ba 0f00 	cmp.w	sl, #0
 8021de8:	dd05      	ble.n	8021df6 <_dtoa_r+0x796>
 8021dea:	4652      	mov	r2, sl
 8021dec:	9901      	ldr	r1, [sp, #4]
 8021dee:	4620      	mov	r0, r4
 8021df0:	f000 fd38 	bl	8022864 <__lshift>
 8021df4:	9001      	str	r0, [sp, #4]
 8021df6:	9b07      	ldr	r3, [sp, #28]
 8021df8:	2b00      	cmp	r3, #0
 8021dfa:	dd05      	ble.n	8021e08 <_dtoa_r+0x7a8>
 8021dfc:	4629      	mov	r1, r5
 8021dfe:	461a      	mov	r2, r3
 8021e00:	4620      	mov	r0, r4
 8021e02:	f000 fd2f 	bl	8022864 <__lshift>
 8021e06:	4605      	mov	r5, r0
 8021e08:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8021e0a:	b353      	cbz	r3, 8021e62 <_dtoa_r+0x802>
 8021e0c:	4629      	mov	r1, r5
 8021e0e:	9801      	ldr	r0, [sp, #4]
 8021e10:	f000 fd7c 	bl	802290c <__mcmp>
 8021e14:	2800      	cmp	r0, #0
 8021e16:	da24      	bge.n	8021e62 <_dtoa_r+0x802>
 8021e18:	2300      	movs	r3, #0
 8021e1a:	220a      	movs	r2, #10
 8021e1c:	9901      	ldr	r1, [sp, #4]
 8021e1e:	4620      	mov	r0, r4
 8021e20:	f000 fba9 	bl	8022576 <__multadd>
 8021e24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021e26:	9001      	str	r0, [sp, #4]
 8021e28:	f10b 3bff 	add.w	fp, fp, #4294967295
 8021e2c:	2b00      	cmp	r3, #0
 8021e2e:	f000 8142 	beq.w	80220b6 <_dtoa_r+0xa56>
 8021e32:	2300      	movs	r3, #0
 8021e34:	4639      	mov	r1, r7
 8021e36:	220a      	movs	r2, #10
 8021e38:	4620      	mov	r0, r4
 8021e3a:	f000 fb9c 	bl	8022576 <__multadd>
 8021e3e:	9b06      	ldr	r3, [sp, #24]
 8021e40:	2b00      	cmp	r3, #0
 8021e42:	4607      	mov	r7, r0
 8021e44:	dc4b      	bgt.n	8021ede <_dtoa_r+0x87e>
 8021e46:	9b08      	ldr	r3, [sp, #32]
 8021e48:	2b02      	cmp	r3, #2
 8021e4a:	dd48      	ble.n	8021ede <_dtoa_r+0x87e>
 8021e4c:	e011      	b.n	8021e72 <_dtoa_r+0x812>
 8021e4e:	d0c9      	beq.n	8021de4 <_dtoa_r+0x784>
 8021e50:	9a07      	ldr	r2, [sp, #28]
 8021e52:	331c      	adds	r3, #28
 8021e54:	441a      	add	r2, r3
 8021e56:	449a      	add	sl, r3
 8021e58:	441e      	add	r6, r3
 8021e5a:	4613      	mov	r3, r2
 8021e5c:	e7c1      	b.n	8021de2 <_dtoa_r+0x782>
 8021e5e:	4603      	mov	r3, r0
 8021e60:	e7f6      	b.n	8021e50 <_dtoa_r+0x7f0>
 8021e62:	f1b9 0f00 	cmp.w	r9, #0
 8021e66:	dc34      	bgt.n	8021ed2 <_dtoa_r+0x872>
 8021e68:	9b08      	ldr	r3, [sp, #32]
 8021e6a:	2b02      	cmp	r3, #2
 8021e6c:	dd31      	ble.n	8021ed2 <_dtoa_r+0x872>
 8021e6e:	f8cd 9018 	str.w	r9, [sp, #24]
 8021e72:	9b06      	ldr	r3, [sp, #24]
 8021e74:	b963      	cbnz	r3, 8021e90 <_dtoa_r+0x830>
 8021e76:	4629      	mov	r1, r5
 8021e78:	2205      	movs	r2, #5
 8021e7a:	4620      	mov	r0, r4
 8021e7c:	f000 fb7b 	bl	8022576 <__multadd>
 8021e80:	4601      	mov	r1, r0
 8021e82:	4605      	mov	r5, r0
 8021e84:	9801      	ldr	r0, [sp, #4]
 8021e86:	f000 fd41 	bl	802290c <__mcmp>
 8021e8a:	2800      	cmp	r0, #0
 8021e8c:	f73f adfc 	bgt.w	8021a88 <_dtoa_r+0x428>
 8021e90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021e92:	9e04      	ldr	r6, [sp, #16]
 8021e94:	ea6f 0b03 	mvn.w	fp, r3
 8021e98:	f04f 0900 	mov.w	r9, #0
 8021e9c:	4629      	mov	r1, r5
 8021e9e:	4620      	mov	r0, r4
 8021ea0:	f000 fb52 	bl	8022548 <_Bfree>
 8021ea4:	2f00      	cmp	r7, #0
 8021ea6:	f43f aebb 	beq.w	8021c20 <_dtoa_r+0x5c0>
 8021eaa:	f1b9 0f00 	cmp.w	r9, #0
 8021eae:	d005      	beq.n	8021ebc <_dtoa_r+0x85c>
 8021eb0:	45b9      	cmp	r9, r7
 8021eb2:	d003      	beq.n	8021ebc <_dtoa_r+0x85c>
 8021eb4:	4649      	mov	r1, r9
 8021eb6:	4620      	mov	r0, r4
 8021eb8:	f000 fb46 	bl	8022548 <_Bfree>
 8021ebc:	4639      	mov	r1, r7
 8021ebe:	4620      	mov	r0, r4
 8021ec0:	f000 fb42 	bl	8022548 <_Bfree>
 8021ec4:	e6ac      	b.n	8021c20 <_dtoa_r+0x5c0>
 8021ec6:	2500      	movs	r5, #0
 8021ec8:	462f      	mov	r7, r5
 8021eca:	e7e1      	b.n	8021e90 <_dtoa_r+0x830>
 8021ecc:	469b      	mov	fp, r3
 8021ece:	462f      	mov	r7, r5
 8021ed0:	e5da      	b.n	8021a88 <_dtoa_r+0x428>
 8021ed2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021ed4:	f8cd 9018 	str.w	r9, [sp, #24]
 8021ed8:	2b00      	cmp	r3, #0
 8021eda:	f000 80f3 	beq.w	80220c4 <_dtoa_r+0xa64>
 8021ede:	2e00      	cmp	r6, #0
 8021ee0:	dd05      	ble.n	8021eee <_dtoa_r+0x88e>
 8021ee2:	4639      	mov	r1, r7
 8021ee4:	4632      	mov	r2, r6
 8021ee6:	4620      	mov	r0, r4
 8021ee8:	f000 fcbc 	bl	8022864 <__lshift>
 8021eec:	4607      	mov	r7, r0
 8021eee:	f1b8 0f00 	cmp.w	r8, #0
 8021ef2:	d04c      	beq.n	8021f8e <_dtoa_r+0x92e>
 8021ef4:	6879      	ldr	r1, [r7, #4]
 8021ef6:	4620      	mov	r0, r4
 8021ef8:	f000 faf2 	bl	80224e0 <_Balloc>
 8021efc:	693a      	ldr	r2, [r7, #16]
 8021efe:	3202      	adds	r2, #2
 8021f00:	4606      	mov	r6, r0
 8021f02:	0092      	lsls	r2, r2, #2
 8021f04:	f107 010c 	add.w	r1, r7, #12
 8021f08:	300c      	adds	r0, #12
 8021f0a:	f7fe fcb4 	bl	8020876 <memcpy>
 8021f0e:	2201      	movs	r2, #1
 8021f10:	4631      	mov	r1, r6
 8021f12:	4620      	mov	r0, r4
 8021f14:	f000 fca6 	bl	8022864 <__lshift>
 8021f18:	9b02      	ldr	r3, [sp, #8]
 8021f1a:	f8dd a010 	ldr.w	sl, [sp, #16]
 8021f1e:	f003 0301 	and.w	r3, r3, #1
 8021f22:	46b9      	mov	r9, r7
 8021f24:	9307      	str	r3, [sp, #28]
 8021f26:	4607      	mov	r7, r0
 8021f28:	4629      	mov	r1, r5
 8021f2a:	9801      	ldr	r0, [sp, #4]
 8021f2c:	f7ff fb0a 	bl	8021544 <quorem>
 8021f30:	4649      	mov	r1, r9
 8021f32:	4606      	mov	r6, r0
 8021f34:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8021f38:	9801      	ldr	r0, [sp, #4]
 8021f3a:	f000 fce7 	bl	802290c <__mcmp>
 8021f3e:	463a      	mov	r2, r7
 8021f40:	9002      	str	r0, [sp, #8]
 8021f42:	4629      	mov	r1, r5
 8021f44:	4620      	mov	r0, r4
 8021f46:	f000 fcfb 	bl	8022940 <__mdiff>
 8021f4a:	68c3      	ldr	r3, [r0, #12]
 8021f4c:	4602      	mov	r2, r0
 8021f4e:	bb03      	cbnz	r3, 8021f92 <_dtoa_r+0x932>
 8021f50:	4601      	mov	r1, r0
 8021f52:	9009      	str	r0, [sp, #36]	; 0x24
 8021f54:	9801      	ldr	r0, [sp, #4]
 8021f56:	f000 fcd9 	bl	802290c <__mcmp>
 8021f5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8021f5c:	4603      	mov	r3, r0
 8021f5e:	4611      	mov	r1, r2
 8021f60:	4620      	mov	r0, r4
 8021f62:	9309      	str	r3, [sp, #36]	; 0x24
 8021f64:	f000 faf0 	bl	8022548 <_Bfree>
 8021f68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021f6a:	b9a3      	cbnz	r3, 8021f96 <_dtoa_r+0x936>
 8021f6c:	9a08      	ldr	r2, [sp, #32]
 8021f6e:	b992      	cbnz	r2, 8021f96 <_dtoa_r+0x936>
 8021f70:	9a07      	ldr	r2, [sp, #28]
 8021f72:	b982      	cbnz	r2, 8021f96 <_dtoa_r+0x936>
 8021f74:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8021f78:	d029      	beq.n	8021fce <_dtoa_r+0x96e>
 8021f7a:	9b02      	ldr	r3, [sp, #8]
 8021f7c:	2b00      	cmp	r3, #0
 8021f7e:	dd01      	ble.n	8021f84 <_dtoa_r+0x924>
 8021f80:	f106 0831 	add.w	r8, r6, #49	; 0x31
 8021f84:	f10a 0601 	add.w	r6, sl, #1
 8021f88:	f88a 8000 	strb.w	r8, [sl]
 8021f8c:	e786      	b.n	8021e9c <_dtoa_r+0x83c>
 8021f8e:	4638      	mov	r0, r7
 8021f90:	e7c2      	b.n	8021f18 <_dtoa_r+0x8b8>
 8021f92:	2301      	movs	r3, #1
 8021f94:	e7e3      	b.n	8021f5e <_dtoa_r+0x8fe>
 8021f96:	9a02      	ldr	r2, [sp, #8]
 8021f98:	2a00      	cmp	r2, #0
 8021f9a:	db04      	blt.n	8021fa6 <_dtoa_r+0x946>
 8021f9c:	d124      	bne.n	8021fe8 <_dtoa_r+0x988>
 8021f9e:	9a08      	ldr	r2, [sp, #32]
 8021fa0:	bb12      	cbnz	r2, 8021fe8 <_dtoa_r+0x988>
 8021fa2:	9a07      	ldr	r2, [sp, #28]
 8021fa4:	bb02      	cbnz	r2, 8021fe8 <_dtoa_r+0x988>
 8021fa6:	2b00      	cmp	r3, #0
 8021fa8:	ddec      	ble.n	8021f84 <_dtoa_r+0x924>
 8021faa:	2201      	movs	r2, #1
 8021fac:	9901      	ldr	r1, [sp, #4]
 8021fae:	4620      	mov	r0, r4
 8021fb0:	f000 fc58 	bl	8022864 <__lshift>
 8021fb4:	4629      	mov	r1, r5
 8021fb6:	9001      	str	r0, [sp, #4]
 8021fb8:	f000 fca8 	bl	802290c <__mcmp>
 8021fbc:	2800      	cmp	r0, #0
 8021fbe:	dc03      	bgt.n	8021fc8 <_dtoa_r+0x968>
 8021fc0:	d1e0      	bne.n	8021f84 <_dtoa_r+0x924>
 8021fc2:	f018 0f01 	tst.w	r8, #1
 8021fc6:	d0dd      	beq.n	8021f84 <_dtoa_r+0x924>
 8021fc8:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8021fcc:	d1d8      	bne.n	8021f80 <_dtoa_r+0x920>
 8021fce:	2339      	movs	r3, #57	; 0x39
 8021fd0:	f10a 0601 	add.w	r6, sl, #1
 8021fd4:	f88a 3000 	strb.w	r3, [sl]
 8021fd8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8021fdc:	2b39      	cmp	r3, #57	; 0x39
 8021fde:	f106 32ff 	add.w	r2, r6, #4294967295
 8021fe2:	d04c      	beq.n	802207e <_dtoa_r+0xa1e>
 8021fe4:	3301      	adds	r3, #1
 8021fe6:	e051      	b.n	802208c <_dtoa_r+0xa2c>
 8021fe8:	2b00      	cmp	r3, #0
 8021fea:	f10a 0601 	add.w	r6, sl, #1
 8021fee:	dd05      	ble.n	8021ffc <_dtoa_r+0x99c>
 8021ff0:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8021ff4:	d0eb      	beq.n	8021fce <_dtoa_r+0x96e>
 8021ff6:	f108 0801 	add.w	r8, r8, #1
 8021ffa:	e7c5      	b.n	8021f88 <_dtoa_r+0x928>
 8021ffc:	9b04      	ldr	r3, [sp, #16]
 8021ffe:	9a06      	ldr	r2, [sp, #24]
 8022000:	f806 8c01 	strb.w	r8, [r6, #-1]
 8022004:	1af3      	subs	r3, r6, r3
 8022006:	4293      	cmp	r3, r2
 8022008:	d021      	beq.n	802204e <_dtoa_r+0x9ee>
 802200a:	2300      	movs	r3, #0
 802200c:	220a      	movs	r2, #10
 802200e:	9901      	ldr	r1, [sp, #4]
 8022010:	4620      	mov	r0, r4
 8022012:	f000 fab0 	bl	8022576 <__multadd>
 8022016:	45b9      	cmp	r9, r7
 8022018:	9001      	str	r0, [sp, #4]
 802201a:	f04f 0300 	mov.w	r3, #0
 802201e:	f04f 020a 	mov.w	r2, #10
 8022022:	4649      	mov	r1, r9
 8022024:	4620      	mov	r0, r4
 8022026:	d105      	bne.n	8022034 <_dtoa_r+0x9d4>
 8022028:	f000 faa5 	bl	8022576 <__multadd>
 802202c:	4681      	mov	r9, r0
 802202e:	4607      	mov	r7, r0
 8022030:	46b2      	mov	sl, r6
 8022032:	e779      	b.n	8021f28 <_dtoa_r+0x8c8>
 8022034:	f000 fa9f 	bl	8022576 <__multadd>
 8022038:	4639      	mov	r1, r7
 802203a:	4681      	mov	r9, r0
 802203c:	2300      	movs	r3, #0
 802203e:	220a      	movs	r2, #10
 8022040:	4620      	mov	r0, r4
 8022042:	f000 fa98 	bl	8022576 <__multadd>
 8022046:	4607      	mov	r7, r0
 8022048:	e7f2      	b.n	8022030 <_dtoa_r+0x9d0>
 802204a:	f04f 0900 	mov.w	r9, #0
 802204e:	2201      	movs	r2, #1
 8022050:	9901      	ldr	r1, [sp, #4]
 8022052:	4620      	mov	r0, r4
 8022054:	f000 fc06 	bl	8022864 <__lshift>
 8022058:	4629      	mov	r1, r5
 802205a:	9001      	str	r0, [sp, #4]
 802205c:	f000 fc56 	bl	802290c <__mcmp>
 8022060:	2800      	cmp	r0, #0
 8022062:	dcb9      	bgt.n	8021fd8 <_dtoa_r+0x978>
 8022064:	d102      	bne.n	802206c <_dtoa_r+0xa0c>
 8022066:	f018 0f01 	tst.w	r8, #1
 802206a:	d1b5      	bne.n	8021fd8 <_dtoa_r+0x978>
 802206c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8022070:	2b30      	cmp	r3, #48	; 0x30
 8022072:	f106 32ff 	add.w	r2, r6, #4294967295
 8022076:	f47f af11 	bne.w	8021e9c <_dtoa_r+0x83c>
 802207a:	4616      	mov	r6, r2
 802207c:	e7f6      	b.n	802206c <_dtoa_r+0xa0c>
 802207e:	9b04      	ldr	r3, [sp, #16]
 8022080:	4293      	cmp	r3, r2
 8022082:	d105      	bne.n	8022090 <_dtoa_r+0xa30>
 8022084:	9a04      	ldr	r2, [sp, #16]
 8022086:	f10b 0b01 	add.w	fp, fp, #1
 802208a:	2331      	movs	r3, #49	; 0x31
 802208c:	7013      	strb	r3, [r2, #0]
 802208e:	e705      	b.n	8021e9c <_dtoa_r+0x83c>
 8022090:	4616      	mov	r6, r2
 8022092:	e7a1      	b.n	8021fd8 <_dtoa_r+0x978>
 8022094:	4b16      	ldr	r3, [pc, #88]	; (80220f0 <_dtoa_r+0xa90>)
 8022096:	f7ff bb48 	b.w	802172a <_dtoa_r+0xca>
 802209a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 802209c:	2b00      	cmp	r3, #0
 802209e:	f47f ab23 	bne.w	80216e8 <_dtoa_r+0x88>
 80220a2:	4b14      	ldr	r3, [pc, #80]	; (80220f4 <_dtoa_r+0xa94>)
 80220a4:	f7ff bb41 	b.w	802172a <_dtoa_r+0xca>
 80220a8:	9b08      	ldr	r3, [sp, #32]
 80220aa:	2b01      	cmp	r3, #1
 80220ac:	f77f ae3b 	ble.w	8021d26 <_dtoa_r+0x6c6>
 80220b0:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80220b4:	e64f      	b.n	8021d56 <_dtoa_r+0x6f6>
 80220b6:	9b06      	ldr	r3, [sp, #24]
 80220b8:	2b00      	cmp	r3, #0
 80220ba:	dc03      	bgt.n	80220c4 <_dtoa_r+0xa64>
 80220bc:	9b08      	ldr	r3, [sp, #32]
 80220be:	2b02      	cmp	r3, #2
 80220c0:	f73f aed7 	bgt.w	8021e72 <_dtoa_r+0x812>
 80220c4:	9e04      	ldr	r6, [sp, #16]
 80220c6:	9801      	ldr	r0, [sp, #4]
 80220c8:	4629      	mov	r1, r5
 80220ca:	f7ff fa3b 	bl	8021544 <quorem>
 80220ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80220d2:	f806 8b01 	strb.w	r8, [r6], #1
 80220d6:	9b04      	ldr	r3, [sp, #16]
 80220d8:	9a06      	ldr	r2, [sp, #24]
 80220da:	1af3      	subs	r3, r6, r3
 80220dc:	429a      	cmp	r2, r3
 80220de:	ddb4      	ble.n	802204a <_dtoa_r+0x9ea>
 80220e0:	2300      	movs	r3, #0
 80220e2:	220a      	movs	r2, #10
 80220e4:	9901      	ldr	r1, [sp, #4]
 80220e6:	4620      	mov	r0, r4
 80220e8:	f000 fa45 	bl	8022576 <__multadd>
 80220ec:	9001      	str	r0, [sp, #4]
 80220ee:	e7ea      	b.n	80220c6 <_dtoa_r+0xa66>
 80220f0:	080277f6 	.word	0x080277f6
 80220f4:	0802791b 	.word	0x0802791b

080220f8 <__sflush_r>:
 80220f8:	898a      	ldrh	r2, [r1, #12]
 80220fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80220fe:	4605      	mov	r5, r0
 8022100:	0710      	lsls	r0, r2, #28
 8022102:	460c      	mov	r4, r1
 8022104:	d458      	bmi.n	80221b8 <__sflush_r+0xc0>
 8022106:	684b      	ldr	r3, [r1, #4]
 8022108:	2b00      	cmp	r3, #0
 802210a:	dc05      	bgt.n	8022118 <__sflush_r+0x20>
 802210c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 802210e:	2b00      	cmp	r3, #0
 8022110:	dc02      	bgt.n	8022118 <__sflush_r+0x20>
 8022112:	2000      	movs	r0, #0
 8022114:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022118:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802211a:	2e00      	cmp	r6, #0
 802211c:	d0f9      	beq.n	8022112 <__sflush_r+0x1a>
 802211e:	2300      	movs	r3, #0
 8022120:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8022124:	682f      	ldr	r7, [r5, #0]
 8022126:	6a21      	ldr	r1, [r4, #32]
 8022128:	602b      	str	r3, [r5, #0]
 802212a:	d032      	beq.n	8022192 <__sflush_r+0x9a>
 802212c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 802212e:	89a3      	ldrh	r3, [r4, #12]
 8022130:	075a      	lsls	r2, r3, #29
 8022132:	d505      	bpl.n	8022140 <__sflush_r+0x48>
 8022134:	6863      	ldr	r3, [r4, #4]
 8022136:	1ac0      	subs	r0, r0, r3
 8022138:	6b63      	ldr	r3, [r4, #52]	; 0x34
 802213a:	b10b      	cbz	r3, 8022140 <__sflush_r+0x48>
 802213c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 802213e:	1ac0      	subs	r0, r0, r3
 8022140:	2300      	movs	r3, #0
 8022142:	4602      	mov	r2, r0
 8022144:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8022146:	6a21      	ldr	r1, [r4, #32]
 8022148:	4628      	mov	r0, r5
 802214a:	47b0      	blx	r6
 802214c:	1c43      	adds	r3, r0, #1
 802214e:	89a3      	ldrh	r3, [r4, #12]
 8022150:	d106      	bne.n	8022160 <__sflush_r+0x68>
 8022152:	6829      	ldr	r1, [r5, #0]
 8022154:	291d      	cmp	r1, #29
 8022156:	d848      	bhi.n	80221ea <__sflush_r+0xf2>
 8022158:	4a29      	ldr	r2, [pc, #164]	; (8022200 <__sflush_r+0x108>)
 802215a:	40ca      	lsrs	r2, r1
 802215c:	07d6      	lsls	r6, r2, #31
 802215e:	d544      	bpl.n	80221ea <__sflush_r+0xf2>
 8022160:	2200      	movs	r2, #0
 8022162:	6062      	str	r2, [r4, #4]
 8022164:	04d9      	lsls	r1, r3, #19
 8022166:	6922      	ldr	r2, [r4, #16]
 8022168:	6022      	str	r2, [r4, #0]
 802216a:	d504      	bpl.n	8022176 <__sflush_r+0x7e>
 802216c:	1c42      	adds	r2, r0, #1
 802216e:	d101      	bne.n	8022174 <__sflush_r+0x7c>
 8022170:	682b      	ldr	r3, [r5, #0]
 8022172:	b903      	cbnz	r3, 8022176 <__sflush_r+0x7e>
 8022174:	6560      	str	r0, [r4, #84]	; 0x54
 8022176:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8022178:	602f      	str	r7, [r5, #0]
 802217a:	2900      	cmp	r1, #0
 802217c:	d0c9      	beq.n	8022112 <__sflush_r+0x1a>
 802217e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8022182:	4299      	cmp	r1, r3
 8022184:	d002      	beq.n	802218c <__sflush_r+0x94>
 8022186:	4628      	mov	r0, r5
 8022188:	f000 fc94 	bl	8022ab4 <_free_r>
 802218c:	2000      	movs	r0, #0
 802218e:	6360      	str	r0, [r4, #52]	; 0x34
 8022190:	e7c0      	b.n	8022114 <__sflush_r+0x1c>
 8022192:	2301      	movs	r3, #1
 8022194:	4628      	mov	r0, r5
 8022196:	47b0      	blx	r6
 8022198:	1c41      	adds	r1, r0, #1
 802219a:	d1c8      	bne.n	802212e <__sflush_r+0x36>
 802219c:	682b      	ldr	r3, [r5, #0]
 802219e:	2b00      	cmp	r3, #0
 80221a0:	d0c5      	beq.n	802212e <__sflush_r+0x36>
 80221a2:	2b1d      	cmp	r3, #29
 80221a4:	d001      	beq.n	80221aa <__sflush_r+0xb2>
 80221a6:	2b16      	cmp	r3, #22
 80221a8:	d101      	bne.n	80221ae <__sflush_r+0xb6>
 80221aa:	602f      	str	r7, [r5, #0]
 80221ac:	e7b1      	b.n	8022112 <__sflush_r+0x1a>
 80221ae:	89a3      	ldrh	r3, [r4, #12]
 80221b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80221b4:	81a3      	strh	r3, [r4, #12]
 80221b6:	e7ad      	b.n	8022114 <__sflush_r+0x1c>
 80221b8:	690f      	ldr	r7, [r1, #16]
 80221ba:	2f00      	cmp	r7, #0
 80221bc:	d0a9      	beq.n	8022112 <__sflush_r+0x1a>
 80221be:	0793      	lsls	r3, r2, #30
 80221c0:	680e      	ldr	r6, [r1, #0]
 80221c2:	bf08      	it	eq
 80221c4:	694b      	ldreq	r3, [r1, #20]
 80221c6:	600f      	str	r7, [r1, #0]
 80221c8:	bf18      	it	ne
 80221ca:	2300      	movne	r3, #0
 80221cc:	eba6 0807 	sub.w	r8, r6, r7
 80221d0:	608b      	str	r3, [r1, #8]
 80221d2:	f1b8 0f00 	cmp.w	r8, #0
 80221d6:	dd9c      	ble.n	8022112 <__sflush_r+0x1a>
 80221d8:	4643      	mov	r3, r8
 80221da:	463a      	mov	r2, r7
 80221dc:	6a21      	ldr	r1, [r4, #32]
 80221de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80221e0:	4628      	mov	r0, r5
 80221e2:	47b0      	blx	r6
 80221e4:	2800      	cmp	r0, #0
 80221e6:	dc06      	bgt.n	80221f6 <__sflush_r+0xfe>
 80221e8:	89a3      	ldrh	r3, [r4, #12]
 80221ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80221ee:	81a3      	strh	r3, [r4, #12]
 80221f0:	f04f 30ff 	mov.w	r0, #4294967295
 80221f4:	e78e      	b.n	8022114 <__sflush_r+0x1c>
 80221f6:	4407      	add	r7, r0
 80221f8:	eba8 0800 	sub.w	r8, r8, r0
 80221fc:	e7e9      	b.n	80221d2 <__sflush_r+0xda>
 80221fe:	bf00      	nop
 8022200:	20400001 	.word	0x20400001

08022204 <_fflush_r>:
 8022204:	b538      	push	{r3, r4, r5, lr}
 8022206:	690b      	ldr	r3, [r1, #16]
 8022208:	4605      	mov	r5, r0
 802220a:	460c      	mov	r4, r1
 802220c:	b1db      	cbz	r3, 8022246 <_fflush_r+0x42>
 802220e:	b118      	cbz	r0, 8022218 <_fflush_r+0x14>
 8022210:	6983      	ldr	r3, [r0, #24]
 8022212:	b90b      	cbnz	r3, 8022218 <_fflush_r+0x14>
 8022214:	f000 f860 	bl	80222d8 <__sinit>
 8022218:	4b0c      	ldr	r3, [pc, #48]	; (802224c <_fflush_r+0x48>)
 802221a:	429c      	cmp	r4, r3
 802221c:	d109      	bne.n	8022232 <_fflush_r+0x2e>
 802221e:	686c      	ldr	r4, [r5, #4]
 8022220:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022224:	b17b      	cbz	r3, 8022246 <_fflush_r+0x42>
 8022226:	4621      	mov	r1, r4
 8022228:	4628      	mov	r0, r5
 802222a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802222e:	f7ff bf63 	b.w	80220f8 <__sflush_r>
 8022232:	4b07      	ldr	r3, [pc, #28]	; (8022250 <_fflush_r+0x4c>)
 8022234:	429c      	cmp	r4, r3
 8022236:	d101      	bne.n	802223c <_fflush_r+0x38>
 8022238:	68ac      	ldr	r4, [r5, #8]
 802223a:	e7f1      	b.n	8022220 <_fflush_r+0x1c>
 802223c:	4b05      	ldr	r3, [pc, #20]	; (8022254 <_fflush_r+0x50>)
 802223e:	429c      	cmp	r4, r3
 8022240:	bf08      	it	eq
 8022242:	68ec      	ldreq	r4, [r5, #12]
 8022244:	e7ec      	b.n	8022220 <_fflush_r+0x1c>
 8022246:	2000      	movs	r0, #0
 8022248:	bd38      	pop	{r3, r4, r5, pc}
 802224a:	bf00      	nop
 802224c:	08027948 	.word	0x08027948
 8022250:	08027968 	.word	0x08027968
 8022254:	08027928 	.word	0x08027928

08022258 <std>:
 8022258:	2300      	movs	r3, #0
 802225a:	b510      	push	{r4, lr}
 802225c:	4604      	mov	r4, r0
 802225e:	e9c0 3300 	strd	r3, r3, [r0]
 8022262:	6083      	str	r3, [r0, #8]
 8022264:	8181      	strh	r1, [r0, #12]
 8022266:	6643      	str	r3, [r0, #100]	; 0x64
 8022268:	81c2      	strh	r2, [r0, #14]
 802226a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 802226e:	6183      	str	r3, [r0, #24]
 8022270:	4619      	mov	r1, r3
 8022272:	2208      	movs	r2, #8
 8022274:	305c      	adds	r0, #92	; 0x5c
 8022276:	f7fe fb22 	bl	80208be <memset>
 802227a:	4b05      	ldr	r3, [pc, #20]	; (8022290 <std+0x38>)
 802227c:	6263      	str	r3, [r4, #36]	; 0x24
 802227e:	4b05      	ldr	r3, [pc, #20]	; (8022294 <std+0x3c>)
 8022280:	62a3      	str	r3, [r4, #40]	; 0x28
 8022282:	4b05      	ldr	r3, [pc, #20]	; (8022298 <std+0x40>)
 8022284:	62e3      	str	r3, [r4, #44]	; 0x2c
 8022286:	4b05      	ldr	r3, [pc, #20]	; (802229c <std+0x44>)
 8022288:	6224      	str	r4, [r4, #32]
 802228a:	6323      	str	r3, [r4, #48]	; 0x30
 802228c:	bd10      	pop	{r4, pc}
 802228e:	bf00      	nop
 8022290:	08023149 	.word	0x08023149
 8022294:	0802316b 	.word	0x0802316b
 8022298:	080231a3 	.word	0x080231a3
 802229c:	080231c7 	.word	0x080231c7

080222a0 <_cleanup_r>:
 80222a0:	4901      	ldr	r1, [pc, #4]	; (80222a8 <_cleanup_r+0x8>)
 80222a2:	f000 b885 	b.w	80223b0 <_fwalk_reent>
 80222a6:	bf00      	nop
 80222a8:	08022205 	.word	0x08022205

080222ac <__sfmoreglue>:
 80222ac:	b570      	push	{r4, r5, r6, lr}
 80222ae:	1e4a      	subs	r2, r1, #1
 80222b0:	2568      	movs	r5, #104	; 0x68
 80222b2:	4355      	muls	r5, r2
 80222b4:	460e      	mov	r6, r1
 80222b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80222ba:	f000 fc49 	bl	8022b50 <_malloc_r>
 80222be:	4604      	mov	r4, r0
 80222c0:	b140      	cbz	r0, 80222d4 <__sfmoreglue+0x28>
 80222c2:	2100      	movs	r1, #0
 80222c4:	e9c0 1600 	strd	r1, r6, [r0]
 80222c8:	300c      	adds	r0, #12
 80222ca:	60a0      	str	r0, [r4, #8]
 80222cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80222d0:	f7fe faf5 	bl	80208be <memset>
 80222d4:	4620      	mov	r0, r4
 80222d6:	bd70      	pop	{r4, r5, r6, pc}

080222d8 <__sinit>:
 80222d8:	6983      	ldr	r3, [r0, #24]
 80222da:	b510      	push	{r4, lr}
 80222dc:	4604      	mov	r4, r0
 80222de:	bb33      	cbnz	r3, 802232e <__sinit+0x56>
 80222e0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80222e4:	6503      	str	r3, [r0, #80]	; 0x50
 80222e6:	4b12      	ldr	r3, [pc, #72]	; (8022330 <__sinit+0x58>)
 80222e8:	4a12      	ldr	r2, [pc, #72]	; (8022334 <__sinit+0x5c>)
 80222ea:	681b      	ldr	r3, [r3, #0]
 80222ec:	6282      	str	r2, [r0, #40]	; 0x28
 80222ee:	4298      	cmp	r0, r3
 80222f0:	bf04      	itt	eq
 80222f2:	2301      	moveq	r3, #1
 80222f4:	6183      	streq	r3, [r0, #24]
 80222f6:	f000 f81f 	bl	8022338 <__sfp>
 80222fa:	6060      	str	r0, [r4, #4]
 80222fc:	4620      	mov	r0, r4
 80222fe:	f000 f81b 	bl	8022338 <__sfp>
 8022302:	60a0      	str	r0, [r4, #8]
 8022304:	4620      	mov	r0, r4
 8022306:	f000 f817 	bl	8022338 <__sfp>
 802230a:	2200      	movs	r2, #0
 802230c:	60e0      	str	r0, [r4, #12]
 802230e:	2104      	movs	r1, #4
 8022310:	6860      	ldr	r0, [r4, #4]
 8022312:	f7ff ffa1 	bl	8022258 <std>
 8022316:	2201      	movs	r2, #1
 8022318:	2109      	movs	r1, #9
 802231a:	68a0      	ldr	r0, [r4, #8]
 802231c:	f7ff ff9c 	bl	8022258 <std>
 8022320:	2202      	movs	r2, #2
 8022322:	2112      	movs	r1, #18
 8022324:	68e0      	ldr	r0, [r4, #12]
 8022326:	f7ff ff97 	bl	8022258 <std>
 802232a:	2301      	movs	r3, #1
 802232c:	61a3      	str	r3, [r4, #24]
 802232e:	bd10      	pop	{r4, pc}
 8022330:	080277d8 	.word	0x080277d8
 8022334:	080222a1 	.word	0x080222a1

08022338 <__sfp>:
 8022338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802233a:	4b1b      	ldr	r3, [pc, #108]	; (80223a8 <__sfp+0x70>)
 802233c:	681e      	ldr	r6, [r3, #0]
 802233e:	69b3      	ldr	r3, [r6, #24]
 8022340:	4607      	mov	r7, r0
 8022342:	b913      	cbnz	r3, 802234a <__sfp+0x12>
 8022344:	4630      	mov	r0, r6
 8022346:	f7ff ffc7 	bl	80222d8 <__sinit>
 802234a:	3648      	adds	r6, #72	; 0x48
 802234c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8022350:	3b01      	subs	r3, #1
 8022352:	d503      	bpl.n	802235c <__sfp+0x24>
 8022354:	6833      	ldr	r3, [r6, #0]
 8022356:	b133      	cbz	r3, 8022366 <__sfp+0x2e>
 8022358:	6836      	ldr	r6, [r6, #0]
 802235a:	e7f7      	b.n	802234c <__sfp+0x14>
 802235c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8022360:	b16d      	cbz	r5, 802237e <__sfp+0x46>
 8022362:	3468      	adds	r4, #104	; 0x68
 8022364:	e7f4      	b.n	8022350 <__sfp+0x18>
 8022366:	2104      	movs	r1, #4
 8022368:	4638      	mov	r0, r7
 802236a:	f7ff ff9f 	bl	80222ac <__sfmoreglue>
 802236e:	6030      	str	r0, [r6, #0]
 8022370:	2800      	cmp	r0, #0
 8022372:	d1f1      	bne.n	8022358 <__sfp+0x20>
 8022374:	230c      	movs	r3, #12
 8022376:	603b      	str	r3, [r7, #0]
 8022378:	4604      	mov	r4, r0
 802237a:	4620      	mov	r0, r4
 802237c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802237e:	4b0b      	ldr	r3, [pc, #44]	; (80223ac <__sfp+0x74>)
 8022380:	6665      	str	r5, [r4, #100]	; 0x64
 8022382:	e9c4 5500 	strd	r5, r5, [r4]
 8022386:	60a5      	str	r5, [r4, #8]
 8022388:	e9c4 3503 	strd	r3, r5, [r4, #12]
 802238c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8022390:	2208      	movs	r2, #8
 8022392:	4629      	mov	r1, r5
 8022394:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8022398:	f7fe fa91 	bl	80208be <memset>
 802239c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80223a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80223a4:	e7e9      	b.n	802237a <__sfp+0x42>
 80223a6:	bf00      	nop
 80223a8:	080277d8 	.word	0x080277d8
 80223ac:	ffff0001 	.word	0xffff0001

080223b0 <_fwalk_reent>:
 80223b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80223b4:	4680      	mov	r8, r0
 80223b6:	4689      	mov	r9, r1
 80223b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80223bc:	2600      	movs	r6, #0
 80223be:	b914      	cbnz	r4, 80223c6 <_fwalk_reent+0x16>
 80223c0:	4630      	mov	r0, r6
 80223c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80223c6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80223ca:	3f01      	subs	r7, #1
 80223cc:	d501      	bpl.n	80223d2 <_fwalk_reent+0x22>
 80223ce:	6824      	ldr	r4, [r4, #0]
 80223d0:	e7f5      	b.n	80223be <_fwalk_reent+0xe>
 80223d2:	89ab      	ldrh	r3, [r5, #12]
 80223d4:	2b01      	cmp	r3, #1
 80223d6:	d907      	bls.n	80223e8 <_fwalk_reent+0x38>
 80223d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80223dc:	3301      	adds	r3, #1
 80223de:	d003      	beq.n	80223e8 <_fwalk_reent+0x38>
 80223e0:	4629      	mov	r1, r5
 80223e2:	4640      	mov	r0, r8
 80223e4:	47c8      	blx	r9
 80223e6:	4306      	orrs	r6, r0
 80223e8:	3568      	adds	r5, #104	; 0x68
 80223ea:	e7ee      	b.n	80223ca <_fwalk_reent+0x1a>

080223ec <_localeconv_r>:
 80223ec:	4b04      	ldr	r3, [pc, #16]	; (8022400 <_localeconv_r+0x14>)
 80223ee:	681b      	ldr	r3, [r3, #0]
 80223f0:	6a18      	ldr	r0, [r3, #32]
 80223f2:	4b04      	ldr	r3, [pc, #16]	; (8022404 <_localeconv_r+0x18>)
 80223f4:	2800      	cmp	r0, #0
 80223f6:	bf08      	it	eq
 80223f8:	4618      	moveq	r0, r3
 80223fa:	30f0      	adds	r0, #240	; 0xf0
 80223fc:	4770      	bx	lr
 80223fe:	bf00      	nop
 8022400:	24000040 	.word	0x24000040
 8022404:	240000a4 	.word	0x240000a4

08022408 <__swhatbuf_r>:
 8022408:	b570      	push	{r4, r5, r6, lr}
 802240a:	460e      	mov	r6, r1
 802240c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8022410:	2900      	cmp	r1, #0
 8022412:	b096      	sub	sp, #88	; 0x58
 8022414:	4614      	mov	r4, r2
 8022416:	461d      	mov	r5, r3
 8022418:	da07      	bge.n	802242a <__swhatbuf_r+0x22>
 802241a:	2300      	movs	r3, #0
 802241c:	602b      	str	r3, [r5, #0]
 802241e:	89b3      	ldrh	r3, [r6, #12]
 8022420:	061a      	lsls	r2, r3, #24
 8022422:	d410      	bmi.n	8022446 <__swhatbuf_r+0x3e>
 8022424:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022428:	e00e      	b.n	8022448 <__swhatbuf_r+0x40>
 802242a:	466a      	mov	r2, sp
 802242c:	f000 fef2 	bl	8023214 <_fstat_r>
 8022430:	2800      	cmp	r0, #0
 8022432:	dbf2      	blt.n	802241a <__swhatbuf_r+0x12>
 8022434:	9a01      	ldr	r2, [sp, #4]
 8022436:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 802243a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 802243e:	425a      	negs	r2, r3
 8022440:	415a      	adcs	r2, r3
 8022442:	602a      	str	r2, [r5, #0]
 8022444:	e7ee      	b.n	8022424 <__swhatbuf_r+0x1c>
 8022446:	2340      	movs	r3, #64	; 0x40
 8022448:	2000      	movs	r0, #0
 802244a:	6023      	str	r3, [r4, #0]
 802244c:	b016      	add	sp, #88	; 0x58
 802244e:	bd70      	pop	{r4, r5, r6, pc}

08022450 <__smakebuf_r>:
 8022450:	898b      	ldrh	r3, [r1, #12]
 8022452:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8022454:	079d      	lsls	r5, r3, #30
 8022456:	4606      	mov	r6, r0
 8022458:	460c      	mov	r4, r1
 802245a:	d507      	bpl.n	802246c <__smakebuf_r+0x1c>
 802245c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8022460:	6023      	str	r3, [r4, #0]
 8022462:	6123      	str	r3, [r4, #16]
 8022464:	2301      	movs	r3, #1
 8022466:	6163      	str	r3, [r4, #20]
 8022468:	b002      	add	sp, #8
 802246a:	bd70      	pop	{r4, r5, r6, pc}
 802246c:	ab01      	add	r3, sp, #4
 802246e:	466a      	mov	r2, sp
 8022470:	f7ff ffca 	bl	8022408 <__swhatbuf_r>
 8022474:	9900      	ldr	r1, [sp, #0]
 8022476:	4605      	mov	r5, r0
 8022478:	4630      	mov	r0, r6
 802247a:	f000 fb69 	bl	8022b50 <_malloc_r>
 802247e:	b948      	cbnz	r0, 8022494 <__smakebuf_r+0x44>
 8022480:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022484:	059a      	lsls	r2, r3, #22
 8022486:	d4ef      	bmi.n	8022468 <__smakebuf_r+0x18>
 8022488:	f023 0303 	bic.w	r3, r3, #3
 802248c:	f043 0302 	orr.w	r3, r3, #2
 8022490:	81a3      	strh	r3, [r4, #12]
 8022492:	e7e3      	b.n	802245c <__smakebuf_r+0xc>
 8022494:	4b0d      	ldr	r3, [pc, #52]	; (80224cc <__smakebuf_r+0x7c>)
 8022496:	62b3      	str	r3, [r6, #40]	; 0x28
 8022498:	89a3      	ldrh	r3, [r4, #12]
 802249a:	6020      	str	r0, [r4, #0]
 802249c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80224a0:	81a3      	strh	r3, [r4, #12]
 80224a2:	9b00      	ldr	r3, [sp, #0]
 80224a4:	6163      	str	r3, [r4, #20]
 80224a6:	9b01      	ldr	r3, [sp, #4]
 80224a8:	6120      	str	r0, [r4, #16]
 80224aa:	b15b      	cbz	r3, 80224c4 <__smakebuf_r+0x74>
 80224ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80224b0:	4630      	mov	r0, r6
 80224b2:	f000 fec1 	bl	8023238 <_isatty_r>
 80224b6:	b128      	cbz	r0, 80224c4 <__smakebuf_r+0x74>
 80224b8:	89a3      	ldrh	r3, [r4, #12]
 80224ba:	f023 0303 	bic.w	r3, r3, #3
 80224be:	f043 0301 	orr.w	r3, r3, #1
 80224c2:	81a3      	strh	r3, [r4, #12]
 80224c4:	89a3      	ldrh	r3, [r4, #12]
 80224c6:	431d      	orrs	r5, r3
 80224c8:	81a5      	strh	r5, [r4, #12]
 80224ca:	e7cd      	b.n	8022468 <__smakebuf_r+0x18>
 80224cc:	080222a1 	.word	0x080222a1

080224d0 <malloc>:
 80224d0:	4b02      	ldr	r3, [pc, #8]	; (80224dc <malloc+0xc>)
 80224d2:	4601      	mov	r1, r0
 80224d4:	6818      	ldr	r0, [r3, #0]
 80224d6:	f000 bb3b 	b.w	8022b50 <_malloc_r>
 80224da:	bf00      	nop
 80224dc:	24000040 	.word	0x24000040

080224e0 <_Balloc>:
 80224e0:	b570      	push	{r4, r5, r6, lr}
 80224e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80224e4:	4604      	mov	r4, r0
 80224e6:	460e      	mov	r6, r1
 80224e8:	b93d      	cbnz	r5, 80224fa <_Balloc+0x1a>
 80224ea:	2010      	movs	r0, #16
 80224ec:	f7ff fff0 	bl	80224d0 <malloc>
 80224f0:	6260      	str	r0, [r4, #36]	; 0x24
 80224f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80224f6:	6005      	str	r5, [r0, #0]
 80224f8:	60c5      	str	r5, [r0, #12]
 80224fa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80224fc:	68eb      	ldr	r3, [r5, #12]
 80224fe:	b183      	cbz	r3, 8022522 <_Balloc+0x42>
 8022500:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8022502:	68db      	ldr	r3, [r3, #12]
 8022504:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8022508:	b9b8      	cbnz	r0, 802253a <_Balloc+0x5a>
 802250a:	2101      	movs	r1, #1
 802250c:	fa01 f506 	lsl.w	r5, r1, r6
 8022510:	1d6a      	adds	r2, r5, #5
 8022512:	0092      	lsls	r2, r2, #2
 8022514:	4620      	mov	r0, r4
 8022516:	f000 fabf 	bl	8022a98 <_calloc_r>
 802251a:	b160      	cbz	r0, 8022536 <_Balloc+0x56>
 802251c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8022520:	e00e      	b.n	8022540 <_Balloc+0x60>
 8022522:	2221      	movs	r2, #33	; 0x21
 8022524:	2104      	movs	r1, #4
 8022526:	4620      	mov	r0, r4
 8022528:	f000 fab6 	bl	8022a98 <_calloc_r>
 802252c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 802252e:	60e8      	str	r0, [r5, #12]
 8022530:	68db      	ldr	r3, [r3, #12]
 8022532:	2b00      	cmp	r3, #0
 8022534:	d1e4      	bne.n	8022500 <_Balloc+0x20>
 8022536:	2000      	movs	r0, #0
 8022538:	bd70      	pop	{r4, r5, r6, pc}
 802253a:	6802      	ldr	r2, [r0, #0]
 802253c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8022540:	2300      	movs	r3, #0
 8022542:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8022546:	e7f7      	b.n	8022538 <_Balloc+0x58>

08022548 <_Bfree>:
 8022548:	b570      	push	{r4, r5, r6, lr}
 802254a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 802254c:	4606      	mov	r6, r0
 802254e:	460d      	mov	r5, r1
 8022550:	b93c      	cbnz	r4, 8022562 <_Bfree+0x1a>
 8022552:	2010      	movs	r0, #16
 8022554:	f7ff ffbc 	bl	80224d0 <malloc>
 8022558:	6270      	str	r0, [r6, #36]	; 0x24
 802255a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 802255e:	6004      	str	r4, [r0, #0]
 8022560:	60c4      	str	r4, [r0, #12]
 8022562:	b13d      	cbz	r5, 8022574 <_Bfree+0x2c>
 8022564:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8022566:	686a      	ldr	r2, [r5, #4]
 8022568:	68db      	ldr	r3, [r3, #12]
 802256a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802256e:	6029      	str	r1, [r5, #0]
 8022570:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8022574:	bd70      	pop	{r4, r5, r6, pc}

08022576 <__multadd>:
 8022576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802257a:	690d      	ldr	r5, [r1, #16]
 802257c:	461f      	mov	r7, r3
 802257e:	4606      	mov	r6, r0
 8022580:	460c      	mov	r4, r1
 8022582:	f101 0c14 	add.w	ip, r1, #20
 8022586:	2300      	movs	r3, #0
 8022588:	f8dc 0000 	ldr.w	r0, [ip]
 802258c:	b281      	uxth	r1, r0
 802258e:	fb02 7101 	mla	r1, r2, r1, r7
 8022592:	0c0f      	lsrs	r7, r1, #16
 8022594:	0c00      	lsrs	r0, r0, #16
 8022596:	fb02 7000 	mla	r0, r2, r0, r7
 802259a:	b289      	uxth	r1, r1
 802259c:	3301      	adds	r3, #1
 802259e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80225a2:	429d      	cmp	r5, r3
 80225a4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80225a8:	f84c 1b04 	str.w	r1, [ip], #4
 80225ac:	dcec      	bgt.n	8022588 <__multadd+0x12>
 80225ae:	b1d7      	cbz	r7, 80225e6 <__multadd+0x70>
 80225b0:	68a3      	ldr	r3, [r4, #8]
 80225b2:	42ab      	cmp	r3, r5
 80225b4:	dc12      	bgt.n	80225dc <__multadd+0x66>
 80225b6:	6861      	ldr	r1, [r4, #4]
 80225b8:	4630      	mov	r0, r6
 80225ba:	3101      	adds	r1, #1
 80225bc:	f7ff ff90 	bl	80224e0 <_Balloc>
 80225c0:	6922      	ldr	r2, [r4, #16]
 80225c2:	3202      	adds	r2, #2
 80225c4:	f104 010c 	add.w	r1, r4, #12
 80225c8:	4680      	mov	r8, r0
 80225ca:	0092      	lsls	r2, r2, #2
 80225cc:	300c      	adds	r0, #12
 80225ce:	f7fe f952 	bl	8020876 <memcpy>
 80225d2:	4621      	mov	r1, r4
 80225d4:	4630      	mov	r0, r6
 80225d6:	f7ff ffb7 	bl	8022548 <_Bfree>
 80225da:	4644      	mov	r4, r8
 80225dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80225e0:	3501      	adds	r5, #1
 80225e2:	615f      	str	r7, [r3, #20]
 80225e4:	6125      	str	r5, [r4, #16]
 80225e6:	4620      	mov	r0, r4
 80225e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080225ec <__hi0bits>:
 80225ec:	0c02      	lsrs	r2, r0, #16
 80225ee:	0412      	lsls	r2, r2, #16
 80225f0:	4603      	mov	r3, r0
 80225f2:	b9b2      	cbnz	r2, 8022622 <__hi0bits+0x36>
 80225f4:	0403      	lsls	r3, r0, #16
 80225f6:	2010      	movs	r0, #16
 80225f8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80225fc:	bf04      	itt	eq
 80225fe:	021b      	lsleq	r3, r3, #8
 8022600:	3008      	addeq	r0, #8
 8022602:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8022606:	bf04      	itt	eq
 8022608:	011b      	lsleq	r3, r3, #4
 802260a:	3004      	addeq	r0, #4
 802260c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8022610:	bf04      	itt	eq
 8022612:	009b      	lsleq	r3, r3, #2
 8022614:	3002      	addeq	r0, #2
 8022616:	2b00      	cmp	r3, #0
 8022618:	db06      	blt.n	8022628 <__hi0bits+0x3c>
 802261a:	005b      	lsls	r3, r3, #1
 802261c:	d503      	bpl.n	8022626 <__hi0bits+0x3a>
 802261e:	3001      	adds	r0, #1
 8022620:	4770      	bx	lr
 8022622:	2000      	movs	r0, #0
 8022624:	e7e8      	b.n	80225f8 <__hi0bits+0xc>
 8022626:	2020      	movs	r0, #32
 8022628:	4770      	bx	lr

0802262a <__lo0bits>:
 802262a:	6803      	ldr	r3, [r0, #0]
 802262c:	f013 0207 	ands.w	r2, r3, #7
 8022630:	4601      	mov	r1, r0
 8022632:	d00b      	beq.n	802264c <__lo0bits+0x22>
 8022634:	07da      	lsls	r2, r3, #31
 8022636:	d423      	bmi.n	8022680 <__lo0bits+0x56>
 8022638:	0798      	lsls	r0, r3, #30
 802263a:	bf49      	itett	mi
 802263c:	085b      	lsrmi	r3, r3, #1
 802263e:	089b      	lsrpl	r3, r3, #2
 8022640:	2001      	movmi	r0, #1
 8022642:	600b      	strmi	r3, [r1, #0]
 8022644:	bf5c      	itt	pl
 8022646:	600b      	strpl	r3, [r1, #0]
 8022648:	2002      	movpl	r0, #2
 802264a:	4770      	bx	lr
 802264c:	b298      	uxth	r0, r3
 802264e:	b9a8      	cbnz	r0, 802267c <__lo0bits+0x52>
 8022650:	0c1b      	lsrs	r3, r3, #16
 8022652:	2010      	movs	r0, #16
 8022654:	f013 0fff 	tst.w	r3, #255	; 0xff
 8022658:	bf04      	itt	eq
 802265a:	0a1b      	lsreq	r3, r3, #8
 802265c:	3008      	addeq	r0, #8
 802265e:	071a      	lsls	r2, r3, #28
 8022660:	bf04      	itt	eq
 8022662:	091b      	lsreq	r3, r3, #4
 8022664:	3004      	addeq	r0, #4
 8022666:	079a      	lsls	r2, r3, #30
 8022668:	bf04      	itt	eq
 802266a:	089b      	lsreq	r3, r3, #2
 802266c:	3002      	addeq	r0, #2
 802266e:	07da      	lsls	r2, r3, #31
 8022670:	d402      	bmi.n	8022678 <__lo0bits+0x4e>
 8022672:	085b      	lsrs	r3, r3, #1
 8022674:	d006      	beq.n	8022684 <__lo0bits+0x5a>
 8022676:	3001      	adds	r0, #1
 8022678:	600b      	str	r3, [r1, #0]
 802267a:	4770      	bx	lr
 802267c:	4610      	mov	r0, r2
 802267e:	e7e9      	b.n	8022654 <__lo0bits+0x2a>
 8022680:	2000      	movs	r0, #0
 8022682:	4770      	bx	lr
 8022684:	2020      	movs	r0, #32
 8022686:	4770      	bx	lr

08022688 <__i2b>:
 8022688:	b510      	push	{r4, lr}
 802268a:	460c      	mov	r4, r1
 802268c:	2101      	movs	r1, #1
 802268e:	f7ff ff27 	bl	80224e0 <_Balloc>
 8022692:	2201      	movs	r2, #1
 8022694:	6144      	str	r4, [r0, #20]
 8022696:	6102      	str	r2, [r0, #16]
 8022698:	bd10      	pop	{r4, pc}

0802269a <__multiply>:
 802269a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802269e:	4614      	mov	r4, r2
 80226a0:	690a      	ldr	r2, [r1, #16]
 80226a2:	6923      	ldr	r3, [r4, #16]
 80226a4:	429a      	cmp	r2, r3
 80226a6:	bfb8      	it	lt
 80226a8:	460b      	movlt	r3, r1
 80226aa:	4688      	mov	r8, r1
 80226ac:	bfbc      	itt	lt
 80226ae:	46a0      	movlt	r8, r4
 80226b0:	461c      	movlt	r4, r3
 80226b2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80226b6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80226ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80226be:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80226c2:	eb07 0609 	add.w	r6, r7, r9
 80226c6:	42b3      	cmp	r3, r6
 80226c8:	bfb8      	it	lt
 80226ca:	3101      	addlt	r1, #1
 80226cc:	f7ff ff08 	bl	80224e0 <_Balloc>
 80226d0:	f100 0514 	add.w	r5, r0, #20
 80226d4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80226d8:	462b      	mov	r3, r5
 80226da:	2200      	movs	r2, #0
 80226dc:	4573      	cmp	r3, lr
 80226de:	d316      	bcc.n	802270e <__multiply+0x74>
 80226e0:	f104 0214 	add.w	r2, r4, #20
 80226e4:	f108 0114 	add.w	r1, r8, #20
 80226e8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80226ec:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80226f0:	9300      	str	r3, [sp, #0]
 80226f2:	9b00      	ldr	r3, [sp, #0]
 80226f4:	9201      	str	r2, [sp, #4]
 80226f6:	4293      	cmp	r3, r2
 80226f8:	d80c      	bhi.n	8022714 <__multiply+0x7a>
 80226fa:	2e00      	cmp	r6, #0
 80226fc:	dd03      	ble.n	8022706 <__multiply+0x6c>
 80226fe:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8022702:	2b00      	cmp	r3, #0
 8022704:	d05d      	beq.n	80227c2 <__multiply+0x128>
 8022706:	6106      	str	r6, [r0, #16]
 8022708:	b003      	add	sp, #12
 802270a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802270e:	f843 2b04 	str.w	r2, [r3], #4
 8022712:	e7e3      	b.n	80226dc <__multiply+0x42>
 8022714:	f8b2 b000 	ldrh.w	fp, [r2]
 8022718:	f1bb 0f00 	cmp.w	fp, #0
 802271c:	d023      	beq.n	8022766 <__multiply+0xcc>
 802271e:	4689      	mov	r9, r1
 8022720:	46ac      	mov	ip, r5
 8022722:	f04f 0800 	mov.w	r8, #0
 8022726:	f859 4b04 	ldr.w	r4, [r9], #4
 802272a:	f8dc a000 	ldr.w	sl, [ip]
 802272e:	b2a3      	uxth	r3, r4
 8022730:	fa1f fa8a 	uxth.w	sl, sl
 8022734:	fb0b a303 	mla	r3, fp, r3, sl
 8022738:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 802273c:	f8dc 4000 	ldr.w	r4, [ip]
 8022740:	4443      	add	r3, r8
 8022742:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8022746:	fb0b 840a 	mla	r4, fp, sl, r8
 802274a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 802274e:	46e2      	mov	sl, ip
 8022750:	b29b      	uxth	r3, r3
 8022752:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8022756:	454f      	cmp	r7, r9
 8022758:	ea4f 4814 	mov.w	r8, r4, lsr #16
 802275c:	f84a 3b04 	str.w	r3, [sl], #4
 8022760:	d82b      	bhi.n	80227ba <__multiply+0x120>
 8022762:	f8cc 8004 	str.w	r8, [ip, #4]
 8022766:	9b01      	ldr	r3, [sp, #4]
 8022768:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 802276c:	3204      	adds	r2, #4
 802276e:	f1ba 0f00 	cmp.w	sl, #0
 8022772:	d020      	beq.n	80227b6 <__multiply+0x11c>
 8022774:	682b      	ldr	r3, [r5, #0]
 8022776:	4689      	mov	r9, r1
 8022778:	46a8      	mov	r8, r5
 802277a:	f04f 0b00 	mov.w	fp, #0
 802277e:	f8b9 c000 	ldrh.w	ip, [r9]
 8022782:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8022786:	fb0a 440c 	mla	r4, sl, ip, r4
 802278a:	445c      	add	r4, fp
 802278c:	46c4      	mov	ip, r8
 802278e:	b29b      	uxth	r3, r3
 8022790:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8022794:	f84c 3b04 	str.w	r3, [ip], #4
 8022798:	f859 3b04 	ldr.w	r3, [r9], #4
 802279c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80227a0:	0c1b      	lsrs	r3, r3, #16
 80227a2:	fb0a b303 	mla	r3, sl, r3, fp
 80227a6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80227aa:	454f      	cmp	r7, r9
 80227ac:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80227b0:	d805      	bhi.n	80227be <__multiply+0x124>
 80227b2:	f8c8 3004 	str.w	r3, [r8, #4]
 80227b6:	3504      	adds	r5, #4
 80227b8:	e79b      	b.n	80226f2 <__multiply+0x58>
 80227ba:	46d4      	mov	ip, sl
 80227bc:	e7b3      	b.n	8022726 <__multiply+0x8c>
 80227be:	46e0      	mov	r8, ip
 80227c0:	e7dd      	b.n	802277e <__multiply+0xe4>
 80227c2:	3e01      	subs	r6, #1
 80227c4:	e799      	b.n	80226fa <__multiply+0x60>
	...

080227c8 <__pow5mult>:
 80227c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80227cc:	4615      	mov	r5, r2
 80227ce:	f012 0203 	ands.w	r2, r2, #3
 80227d2:	4606      	mov	r6, r0
 80227d4:	460f      	mov	r7, r1
 80227d6:	d007      	beq.n	80227e8 <__pow5mult+0x20>
 80227d8:	3a01      	subs	r2, #1
 80227da:	4c21      	ldr	r4, [pc, #132]	; (8022860 <__pow5mult+0x98>)
 80227dc:	2300      	movs	r3, #0
 80227de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80227e2:	f7ff fec8 	bl	8022576 <__multadd>
 80227e6:	4607      	mov	r7, r0
 80227e8:	10ad      	asrs	r5, r5, #2
 80227ea:	d035      	beq.n	8022858 <__pow5mult+0x90>
 80227ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80227ee:	b93c      	cbnz	r4, 8022800 <__pow5mult+0x38>
 80227f0:	2010      	movs	r0, #16
 80227f2:	f7ff fe6d 	bl	80224d0 <malloc>
 80227f6:	6270      	str	r0, [r6, #36]	; 0x24
 80227f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80227fc:	6004      	str	r4, [r0, #0]
 80227fe:	60c4      	str	r4, [r0, #12]
 8022800:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8022804:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8022808:	b94c      	cbnz	r4, 802281e <__pow5mult+0x56>
 802280a:	f240 2171 	movw	r1, #625	; 0x271
 802280e:	4630      	mov	r0, r6
 8022810:	f7ff ff3a 	bl	8022688 <__i2b>
 8022814:	2300      	movs	r3, #0
 8022816:	f8c8 0008 	str.w	r0, [r8, #8]
 802281a:	4604      	mov	r4, r0
 802281c:	6003      	str	r3, [r0, #0]
 802281e:	f04f 0800 	mov.w	r8, #0
 8022822:	07eb      	lsls	r3, r5, #31
 8022824:	d50a      	bpl.n	802283c <__pow5mult+0x74>
 8022826:	4639      	mov	r1, r7
 8022828:	4622      	mov	r2, r4
 802282a:	4630      	mov	r0, r6
 802282c:	f7ff ff35 	bl	802269a <__multiply>
 8022830:	4639      	mov	r1, r7
 8022832:	4681      	mov	r9, r0
 8022834:	4630      	mov	r0, r6
 8022836:	f7ff fe87 	bl	8022548 <_Bfree>
 802283a:	464f      	mov	r7, r9
 802283c:	106d      	asrs	r5, r5, #1
 802283e:	d00b      	beq.n	8022858 <__pow5mult+0x90>
 8022840:	6820      	ldr	r0, [r4, #0]
 8022842:	b938      	cbnz	r0, 8022854 <__pow5mult+0x8c>
 8022844:	4622      	mov	r2, r4
 8022846:	4621      	mov	r1, r4
 8022848:	4630      	mov	r0, r6
 802284a:	f7ff ff26 	bl	802269a <__multiply>
 802284e:	6020      	str	r0, [r4, #0]
 8022850:	f8c0 8000 	str.w	r8, [r0]
 8022854:	4604      	mov	r4, r0
 8022856:	e7e4      	b.n	8022822 <__pow5mult+0x5a>
 8022858:	4638      	mov	r0, r7
 802285a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802285e:	bf00      	nop
 8022860:	08027a78 	.word	0x08027a78

08022864 <__lshift>:
 8022864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022868:	460c      	mov	r4, r1
 802286a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 802286e:	6923      	ldr	r3, [r4, #16]
 8022870:	6849      	ldr	r1, [r1, #4]
 8022872:	eb0a 0903 	add.w	r9, sl, r3
 8022876:	68a3      	ldr	r3, [r4, #8]
 8022878:	4607      	mov	r7, r0
 802287a:	4616      	mov	r6, r2
 802287c:	f109 0501 	add.w	r5, r9, #1
 8022880:	42ab      	cmp	r3, r5
 8022882:	db32      	blt.n	80228ea <__lshift+0x86>
 8022884:	4638      	mov	r0, r7
 8022886:	f7ff fe2b 	bl	80224e0 <_Balloc>
 802288a:	2300      	movs	r3, #0
 802288c:	4680      	mov	r8, r0
 802288e:	f100 0114 	add.w	r1, r0, #20
 8022892:	461a      	mov	r2, r3
 8022894:	4553      	cmp	r3, sl
 8022896:	db2b      	blt.n	80228f0 <__lshift+0x8c>
 8022898:	6920      	ldr	r0, [r4, #16]
 802289a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 802289e:	f104 0314 	add.w	r3, r4, #20
 80228a2:	f016 021f 	ands.w	r2, r6, #31
 80228a6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80228aa:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80228ae:	d025      	beq.n	80228fc <__lshift+0x98>
 80228b0:	f1c2 0e20 	rsb	lr, r2, #32
 80228b4:	2000      	movs	r0, #0
 80228b6:	681e      	ldr	r6, [r3, #0]
 80228b8:	468a      	mov	sl, r1
 80228ba:	4096      	lsls	r6, r2
 80228bc:	4330      	orrs	r0, r6
 80228be:	f84a 0b04 	str.w	r0, [sl], #4
 80228c2:	f853 0b04 	ldr.w	r0, [r3], #4
 80228c6:	459c      	cmp	ip, r3
 80228c8:	fa20 f00e 	lsr.w	r0, r0, lr
 80228cc:	d814      	bhi.n	80228f8 <__lshift+0x94>
 80228ce:	6048      	str	r0, [r1, #4]
 80228d0:	b108      	cbz	r0, 80228d6 <__lshift+0x72>
 80228d2:	f109 0502 	add.w	r5, r9, #2
 80228d6:	3d01      	subs	r5, #1
 80228d8:	4638      	mov	r0, r7
 80228da:	f8c8 5010 	str.w	r5, [r8, #16]
 80228de:	4621      	mov	r1, r4
 80228e0:	f7ff fe32 	bl	8022548 <_Bfree>
 80228e4:	4640      	mov	r0, r8
 80228e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80228ea:	3101      	adds	r1, #1
 80228ec:	005b      	lsls	r3, r3, #1
 80228ee:	e7c7      	b.n	8022880 <__lshift+0x1c>
 80228f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80228f4:	3301      	adds	r3, #1
 80228f6:	e7cd      	b.n	8022894 <__lshift+0x30>
 80228f8:	4651      	mov	r1, sl
 80228fa:	e7dc      	b.n	80228b6 <__lshift+0x52>
 80228fc:	3904      	subs	r1, #4
 80228fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8022902:	f841 2f04 	str.w	r2, [r1, #4]!
 8022906:	459c      	cmp	ip, r3
 8022908:	d8f9      	bhi.n	80228fe <__lshift+0x9a>
 802290a:	e7e4      	b.n	80228d6 <__lshift+0x72>

0802290c <__mcmp>:
 802290c:	6903      	ldr	r3, [r0, #16]
 802290e:	690a      	ldr	r2, [r1, #16]
 8022910:	1a9b      	subs	r3, r3, r2
 8022912:	b530      	push	{r4, r5, lr}
 8022914:	d10c      	bne.n	8022930 <__mcmp+0x24>
 8022916:	0092      	lsls	r2, r2, #2
 8022918:	3014      	adds	r0, #20
 802291a:	3114      	adds	r1, #20
 802291c:	1884      	adds	r4, r0, r2
 802291e:	4411      	add	r1, r2
 8022920:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8022924:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8022928:	4295      	cmp	r5, r2
 802292a:	d003      	beq.n	8022934 <__mcmp+0x28>
 802292c:	d305      	bcc.n	802293a <__mcmp+0x2e>
 802292e:	2301      	movs	r3, #1
 8022930:	4618      	mov	r0, r3
 8022932:	bd30      	pop	{r4, r5, pc}
 8022934:	42a0      	cmp	r0, r4
 8022936:	d3f3      	bcc.n	8022920 <__mcmp+0x14>
 8022938:	e7fa      	b.n	8022930 <__mcmp+0x24>
 802293a:	f04f 33ff 	mov.w	r3, #4294967295
 802293e:	e7f7      	b.n	8022930 <__mcmp+0x24>

08022940 <__mdiff>:
 8022940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022944:	460d      	mov	r5, r1
 8022946:	4607      	mov	r7, r0
 8022948:	4611      	mov	r1, r2
 802294a:	4628      	mov	r0, r5
 802294c:	4614      	mov	r4, r2
 802294e:	f7ff ffdd 	bl	802290c <__mcmp>
 8022952:	1e06      	subs	r6, r0, #0
 8022954:	d108      	bne.n	8022968 <__mdiff+0x28>
 8022956:	4631      	mov	r1, r6
 8022958:	4638      	mov	r0, r7
 802295a:	f7ff fdc1 	bl	80224e0 <_Balloc>
 802295e:	2301      	movs	r3, #1
 8022960:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8022964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022968:	bfa4      	itt	ge
 802296a:	4623      	movge	r3, r4
 802296c:	462c      	movge	r4, r5
 802296e:	4638      	mov	r0, r7
 8022970:	6861      	ldr	r1, [r4, #4]
 8022972:	bfa6      	itte	ge
 8022974:	461d      	movge	r5, r3
 8022976:	2600      	movge	r6, #0
 8022978:	2601      	movlt	r6, #1
 802297a:	f7ff fdb1 	bl	80224e0 <_Balloc>
 802297e:	692b      	ldr	r3, [r5, #16]
 8022980:	60c6      	str	r6, [r0, #12]
 8022982:	6926      	ldr	r6, [r4, #16]
 8022984:	f105 0914 	add.w	r9, r5, #20
 8022988:	f104 0214 	add.w	r2, r4, #20
 802298c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8022990:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8022994:	f100 0514 	add.w	r5, r0, #20
 8022998:	f04f 0e00 	mov.w	lr, #0
 802299c:	f852 ab04 	ldr.w	sl, [r2], #4
 80229a0:	f859 4b04 	ldr.w	r4, [r9], #4
 80229a4:	fa1e f18a 	uxtah	r1, lr, sl
 80229a8:	b2a3      	uxth	r3, r4
 80229aa:	1ac9      	subs	r1, r1, r3
 80229ac:	0c23      	lsrs	r3, r4, #16
 80229ae:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80229b2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80229b6:	b289      	uxth	r1, r1
 80229b8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80229bc:	45c8      	cmp	r8, r9
 80229be:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80229c2:	4694      	mov	ip, r2
 80229c4:	f845 3b04 	str.w	r3, [r5], #4
 80229c8:	d8e8      	bhi.n	802299c <__mdiff+0x5c>
 80229ca:	45bc      	cmp	ip, r7
 80229cc:	d304      	bcc.n	80229d8 <__mdiff+0x98>
 80229ce:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80229d2:	b183      	cbz	r3, 80229f6 <__mdiff+0xb6>
 80229d4:	6106      	str	r6, [r0, #16]
 80229d6:	e7c5      	b.n	8022964 <__mdiff+0x24>
 80229d8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80229dc:	fa1e f381 	uxtah	r3, lr, r1
 80229e0:	141a      	asrs	r2, r3, #16
 80229e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80229e6:	b29b      	uxth	r3, r3
 80229e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80229ec:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80229f0:	f845 3b04 	str.w	r3, [r5], #4
 80229f4:	e7e9      	b.n	80229ca <__mdiff+0x8a>
 80229f6:	3e01      	subs	r6, #1
 80229f8:	e7e9      	b.n	80229ce <__mdiff+0x8e>

080229fa <__d2b>:
 80229fa:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80229fe:	460e      	mov	r6, r1
 8022a00:	2101      	movs	r1, #1
 8022a02:	ec59 8b10 	vmov	r8, r9, d0
 8022a06:	4615      	mov	r5, r2
 8022a08:	f7ff fd6a 	bl	80224e0 <_Balloc>
 8022a0c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8022a10:	4607      	mov	r7, r0
 8022a12:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8022a16:	bb34      	cbnz	r4, 8022a66 <__d2b+0x6c>
 8022a18:	9301      	str	r3, [sp, #4]
 8022a1a:	f1b8 0300 	subs.w	r3, r8, #0
 8022a1e:	d027      	beq.n	8022a70 <__d2b+0x76>
 8022a20:	a802      	add	r0, sp, #8
 8022a22:	f840 3d08 	str.w	r3, [r0, #-8]!
 8022a26:	f7ff fe00 	bl	802262a <__lo0bits>
 8022a2a:	9900      	ldr	r1, [sp, #0]
 8022a2c:	b1f0      	cbz	r0, 8022a6c <__d2b+0x72>
 8022a2e:	9a01      	ldr	r2, [sp, #4]
 8022a30:	f1c0 0320 	rsb	r3, r0, #32
 8022a34:	fa02 f303 	lsl.w	r3, r2, r3
 8022a38:	430b      	orrs	r3, r1
 8022a3a:	40c2      	lsrs	r2, r0
 8022a3c:	617b      	str	r3, [r7, #20]
 8022a3e:	9201      	str	r2, [sp, #4]
 8022a40:	9b01      	ldr	r3, [sp, #4]
 8022a42:	61bb      	str	r3, [r7, #24]
 8022a44:	2b00      	cmp	r3, #0
 8022a46:	bf14      	ite	ne
 8022a48:	2102      	movne	r1, #2
 8022a4a:	2101      	moveq	r1, #1
 8022a4c:	6139      	str	r1, [r7, #16]
 8022a4e:	b1c4      	cbz	r4, 8022a82 <__d2b+0x88>
 8022a50:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8022a54:	4404      	add	r4, r0
 8022a56:	6034      	str	r4, [r6, #0]
 8022a58:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8022a5c:	6028      	str	r0, [r5, #0]
 8022a5e:	4638      	mov	r0, r7
 8022a60:	b003      	add	sp, #12
 8022a62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8022a66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8022a6a:	e7d5      	b.n	8022a18 <__d2b+0x1e>
 8022a6c:	6179      	str	r1, [r7, #20]
 8022a6e:	e7e7      	b.n	8022a40 <__d2b+0x46>
 8022a70:	a801      	add	r0, sp, #4
 8022a72:	f7ff fdda 	bl	802262a <__lo0bits>
 8022a76:	9b01      	ldr	r3, [sp, #4]
 8022a78:	617b      	str	r3, [r7, #20]
 8022a7a:	2101      	movs	r1, #1
 8022a7c:	6139      	str	r1, [r7, #16]
 8022a7e:	3020      	adds	r0, #32
 8022a80:	e7e5      	b.n	8022a4e <__d2b+0x54>
 8022a82:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8022a86:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8022a8a:	6030      	str	r0, [r6, #0]
 8022a8c:	6918      	ldr	r0, [r3, #16]
 8022a8e:	f7ff fdad 	bl	80225ec <__hi0bits>
 8022a92:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8022a96:	e7e1      	b.n	8022a5c <__d2b+0x62>

08022a98 <_calloc_r>:
 8022a98:	b538      	push	{r3, r4, r5, lr}
 8022a9a:	fb02 f401 	mul.w	r4, r2, r1
 8022a9e:	4621      	mov	r1, r4
 8022aa0:	f000 f856 	bl	8022b50 <_malloc_r>
 8022aa4:	4605      	mov	r5, r0
 8022aa6:	b118      	cbz	r0, 8022ab0 <_calloc_r+0x18>
 8022aa8:	4622      	mov	r2, r4
 8022aaa:	2100      	movs	r1, #0
 8022aac:	f7fd ff07 	bl	80208be <memset>
 8022ab0:	4628      	mov	r0, r5
 8022ab2:	bd38      	pop	{r3, r4, r5, pc}

08022ab4 <_free_r>:
 8022ab4:	b538      	push	{r3, r4, r5, lr}
 8022ab6:	4605      	mov	r5, r0
 8022ab8:	2900      	cmp	r1, #0
 8022aba:	d045      	beq.n	8022b48 <_free_r+0x94>
 8022abc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8022ac0:	1f0c      	subs	r4, r1, #4
 8022ac2:	2b00      	cmp	r3, #0
 8022ac4:	bfb8      	it	lt
 8022ac6:	18e4      	addlt	r4, r4, r3
 8022ac8:	f000 fbd8 	bl	802327c <__malloc_lock>
 8022acc:	4a1f      	ldr	r2, [pc, #124]	; (8022b4c <_free_r+0x98>)
 8022ace:	6813      	ldr	r3, [r2, #0]
 8022ad0:	4610      	mov	r0, r2
 8022ad2:	b933      	cbnz	r3, 8022ae2 <_free_r+0x2e>
 8022ad4:	6063      	str	r3, [r4, #4]
 8022ad6:	6014      	str	r4, [r2, #0]
 8022ad8:	4628      	mov	r0, r5
 8022ada:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8022ade:	f000 bbce 	b.w	802327e <__malloc_unlock>
 8022ae2:	42a3      	cmp	r3, r4
 8022ae4:	d90c      	bls.n	8022b00 <_free_r+0x4c>
 8022ae6:	6821      	ldr	r1, [r4, #0]
 8022ae8:	1862      	adds	r2, r4, r1
 8022aea:	4293      	cmp	r3, r2
 8022aec:	bf04      	itt	eq
 8022aee:	681a      	ldreq	r2, [r3, #0]
 8022af0:	685b      	ldreq	r3, [r3, #4]
 8022af2:	6063      	str	r3, [r4, #4]
 8022af4:	bf04      	itt	eq
 8022af6:	1852      	addeq	r2, r2, r1
 8022af8:	6022      	streq	r2, [r4, #0]
 8022afa:	6004      	str	r4, [r0, #0]
 8022afc:	e7ec      	b.n	8022ad8 <_free_r+0x24>
 8022afe:	4613      	mov	r3, r2
 8022b00:	685a      	ldr	r2, [r3, #4]
 8022b02:	b10a      	cbz	r2, 8022b08 <_free_r+0x54>
 8022b04:	42a2      	cmp	r2, r4
 8022b06:	d9fa      	bls.n	8022afe <_free_r+0x4a>
 8022b08:	6819      	ldr	r1, [r3, #0]
 8022b0a:	1858      	adds	r0, r3, r1
 8022b0c:	42a0      	cmp	r0, r4
 8022b0e:	d10b      	bne.n	8022b28 <_free_r+0x74>
 8022b10:	6820      	ldr	r0, [r4, #0]
 8022b12:	4401      	add	r1, r0
 8022b14:	1858      	adds	r0, r3, r1
 8022b16:	4282      	cmp	r2, r0
 8022b18:	6019      	str	r1, [r3, #0]
 8022b1a:	d1dd      	bne.n	8022ad8 <_free_r+0x24>
 8022b1c:	6810      	ldr	r0, [r2, #0]
 8022b1e:	6852      	ldr	r2, [r2, #4]
 8022b20:	605a      	str	r2, [r3, #4]
 8022b22:	4401      	add	r1, r0
 8022b24:	6019      	str	r1, [r3, #0]
 8022b26:	e7d7      	b.n	8022ad8 <_free_r+0x24>
 8022b28:	d902      	bls.n	8022b30 <_free_r+0x7c>
 8022b2a:	230c      	movs	r3, #12
 8022b2c:	602b      	str	r3, [r5, #0]
 8022b2e:	e7d3      	b.n	8022ad8 <_free_r+0x24>
 8022b30:	6820      	ldr	r0, [r4, #0]
 8022b32:	1821      	adds	r1, r4, r0
 8022b34:	428a      	cmp	r2, r1
 8022b36:	bf04      	itt	eq
 8022b38:	6811      	ldreq	r1, [r2, #0]
 8022b3a:	6852      	ldreq	r2, [r2, #4]
 8022b3c:	6062      	str	r2, [r4, #4]
 8022b3e:	bf04      	itt	eq
 8022b40:	1809      	addeq	r1, r1, r0
 8022b42:	6021      	streq	r1, [r4, #0]
 8022b44:	605c      	str	r4, [r3, #4]
 8022b46:	e7c7      	b.n	8022ad8 <_free_r+0x24>
 8022b48:	bd38      	pop	{r3, r4, r5, pc}
 8022b4a:	bf00      	nop
 8022b4c:	24045468 	.word	0x24045468

08022b50 <_malloc_r>:
 8022b50:	b570      	push	{r4, r5, r6, lr}
 8022b52:	1ccd      	adds	r5, r1, #3
 8022b54:	f025 0503 	bic.w	r5, r5, #3
 8022b58:	3508      	adds	r5, #8
 8022b5a:	2d0c      	cmp	r5, #12
 8022b5c:	bf38      	it	cc
 8022b5e:	250c      	movcc	r5, #12
 8022b60:	2d00      	cmp	r5, #0
 8022b62:	4606      	mov	r6, r0
 8022b64:	db01      	blt.n	8022b6a <_malloc_r+0x1a>
 8022b66:	42a9      	cmp	r1, r5
 8022b68:	d903      	bls.n	8022b72 <_malloc_r+0x22>
 8022b6a:	230c      	movs	r3, #12
 8022b6c:	6033      	str	r3, [r6, #0]
 8022b6e:	2000      	movs	r0, #0
 8022b70:	bd70      	pop	{r4, r5, r6, pc}
 8022b72:	f000 fb83 	bl	802327c <__malloc_lock>
 8022b76:	4a21      	ldr	r2, [pc, #132]	; (8022bfc <_malloc_r+0xac>)
 8022b78:	6814      	ldr	r4, [r2, #0]
 8022b7a:	4621      	mov	r1, r4
 8022b7c:	b991      	cbnz	r1, 8022ba4 <_malloc_r+0x54>
 8022b7e:	4c20      	ldr	r4, [pc, #128]	; (8022c00 <_malloc_r+0xb0>)
 8022b80:	6823      	ldr	r3, [r4, #0]
 8022b82:	b91b      	cbnz	r3, 8022b8c <_malloc_r+0x3c>
 8022b84:	4630      	mov	r0, r6
 8022b86:	f000 facf 	bl	8023128 <_sbrk_r>
 8022b8a:	6020      	str	r0, [r4, #0]
 8022b8c:	4629      	mov	r1, r5
 8022b8e:	4630      	mov	r0, r6
 8022b90:	f000 faca 	bl	8023128 <_sbrk_r>
 8022b94:	1c43      	adds	r3, r0, #1
 8022b96:	d124      	bne.n	8022be2 <_malloc_r+0x92>
 8022b98:	230c      	movs	r3, #12
 8022b9a:	6033      	str	r3, [r6, #0]
 8022b9c:	4630      	mov	r0, r6
 8022b9e:	f000 fb6e 	bl	802327e <__malloc_unlock>
 8022ba2:	e7e4      	b.n	8022b6e <_malloc_r+0x1e>
 8022ba4:	680b      	ldr	r3, [r1, #0]
 8022ba6:	1b5b      	subs	r3, r3, r5
 8022ba8:	d418      	bmi.n	8022bdc <_malloc_r+0x8c>
 8022baa:	2b0b      	cmp	r3, #11
 8022bac:	d90f      	bls.n	8022bce <_malloc_r+0x7e>
 8022bae:	600b      	str	r3, [r1, #0]
 8022bb0:	50cd      	str	r5, [r1, r3]
 8022bb2:	18cc      	adds	r4, r1, r3
 8022bb4:	4630      	mov	r0, r6
 8022bb6:	f000 fb62 	bl	802327e <__malloc_unlock>
 8022bba:	f104 000b 	add.w	r0, r4, #11
 8022bbe:	1d23      	adds	r3, r4, #4
 8022bc0:	f020 0007 	bic.w	r0, r0, #7
 8022bc4:	1ac3      	subs	r3, r0, r3
 8022bc6:	d0d3      	beq.n	8022b70 <_malloc_r+0x20>
 8022bc8:	425a      	negs	r2, r3
 8022bca:	50e2      	str	r2, [r4, r3]
 8022bcc:	e7d0      	b.n	8022b70 <_malloc_r+0x20>
 8022bce:	428c      	cmp	r4, r1
 8022bd0:	684b      	ldr	r3, [r1, #4]
 8022bd2:	bf16      	itet	ne
 8022bd4:	6063      	strne	r3, [r4, #4]
 8022bd6:	6013      	streq	r3, [r2, #0]
 8022bd8:	460c      	movne	r4, r1
 8022bda:	e7eb      	b.n	8022bb4 <_malloc_r+0x64>
 8022bdc:	460c      	mov	r4, r1
 8022bde:	6849      	ldr	r1, [r1, #4]
 8022be0:	e7cc      	b.n	8022b7c <_malloc_r+0x2c>
 8022be2:	1cc4      	adds	r4, r0, #3
 8022be4:	f024 0403 	bic.w	r4, r4, #3
 8022be8:	42a0      	cmp	r0, r4
 8022bea:	d005      	beq.n	8022bf8 <_malloc_r+0xa8>
 8022bec:	1a21      	subs	r1, r4, r0
 8022bee:	4630      	mov	r0, r6
 8022bf0:	f000 fa9a 	bl	8023128 <_sbrk_r>
 8022bf4:	3001      	adds	r0, #1
 8022bf6:	d0cf      	beq.n	8022b98 <_malloc_r+0x48>
 8022bf8:	6025      	str	r5, [r4, #0]
 8022bfa:	e7db      	b.n	8022bb4 <_malloc_r+0x64>
 8022bfc:	24045468 	.word	0x24045468
 8022c00:	2404546c 	.word	0x2404546c

08022c04 <__ssputs_r>:
 8022c04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022c08:	688e      	ldr	r6, [r1, #8]
 8022c0a:	429e      	cmp	r6, r3
 8022c0c:	4682      	mov	sl, r0
 8022c0e:	460c      	mov	r4, r1
 8022c10:	4690      	mov	r8, r2
 8022c12:	4699      	mov	r9, r3
 8022c14:	d837      	bhi.n	8022c86 <__ssputs_r+0x82>
 8022c16:	898a      	ldrh	r2, [r1, #12]
 8022c18:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8022c1c:	d031      	beq.n	8022c82 <__ssputs_r+0x7e>
 8022c1e:	6825      	ldr	r5, [r4, #0]
 8022c20:	6909      	ldr	r1, [r1, #16]
 8022c22:	1a6f      	subs	r7, r5, r1
 8022c24:	6965      	ldr	r5, [r4, #20]
 8022c26:	2302      	movs	r3, #2
 8022c28:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8022c2c:	fb95 f5f3 	sdiv	r5, r5, r3
 8022c30:	f109 0301 	add.w	r3, r9, #1
 8022c34:	443b      	add	r3, r7
 8022c36:	429d      	cmp	r5, r3
 8022c38:	bf38      	it	cc
 8022c3a:	461d      	movcc	r5, r3
 8022c3c:	0553      	lsls	r3, r2, #21
 8022c3e:	d530      	bpl.n	8022ca2 <__ssputs_r+0x9e>
 8022c40:	4629      	mov	r1, r5
 8022c42:	f7ff ff85 	bl	8022b50 <_malloc_r>
 8022c46:	4606      	mov	r6, r0
 8022c48:	b950      	cbnz	r0, 8022c60 <__ssputs_r+0x5c>
 8022c4a:	230c      	movs	r3, #12
 8022c4c:	f8ca 3000 	str.w	r3, [sl]
 8022c50:	89a3      	ldrh	r3, [r4, #12]
 8022c52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022c56:	81a3      	strh	r3, [r4, #12]
 8022c58:	f04f 30ff 	mov.w	r0, #4294967295
 8022c5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022c60:	463a      	mov	r2, r7
 8022c62:	6921      	ldr	r1, [r4, #16]
 8022c64:	f7fd fe07 	bl	8020876 <memcpy>
 8022c68:	89a3      	ldrh	r3, [r4, #12]
 8022c6a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8022c6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8022c72:	81a3      	strh	r3, [r4, #12]
 8022c74:	6126      	str	r6, [r4, #16]
 8022c76:	6165      	str	r5, [r4, #20]
 8022c78:	443e      	add	r6, r7
 8022c7a:	1bed      	subs	r5, r5, r7
 8022c7c:	6026      	str	r6, [r4, #0]
 8022c7e:	60a5      	str	r5, [r4, #8]
 8022c80:	464e      	mov	r6, r9
 8022c82:	454e      	cmp	r6, r9
 8022c84:	d900      	bls.n	8022c88 <__ssputs_r+0x84>
 8022c86:	464e      	mov	r6, r9
 8022c88:	4632      	mov	r2, r6
 8022c8a:	4641      	mov	r1, r8
 8022c8c:	6820      	ldr	r0, [r4, #0]
 8022c8e:	f7fd fdfd 	bl	802088c <memmove>
 8022c92:	68a3      	ldr	r3, [r4, #8]
 8022c94:	1b9b      	subs	r3, r3, r6
 8022c96:	60a3      	str	r3, [r4, #8]
 8022c98:	6823      	ldr	r3, [r4, #0]
 8022c9a:	441e      	add	r6, r3
 8022c9c:	6026      	str	r6, [r4, #0]
 8022c9e:	2000      	movs	r0, #0
 8022ca0:	e7dc      	b.n	8022c5c <__ssputs_r+0x58>
 8022ca2:	462a      	mov	r2, r5
 8022ca4:	f000 faec 	bl	8023280 <_realloc_r>
 8022ca8:	4606      	mov	r6, r0
 8022caa:	2800      	cmp	r0, #0
 8022cac:	d1e2      	bne.n	8022c74 <__ssputs_r+0x70>
 8022cae:	6921      	ldr	r1, [r4, #16]
 8022cb0:	4650      	mov	r0, sl
 8022cb2:	f7ff feff 	bl	8022ab4 <_free_r>
 8022cb6:	e7c8      	b.n	8022c4a <__ssputs_r+0x46>

08022cb8 <_svfiprintf_r>:
 8022cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022cbc:	461d      	mov	r5, r3
 8022cbe:	898b      	ldrh	r3, [r1, #12]
 8022cc0:	061f      	lsls	r7, r3, #24
 8022cc2:	b09d      	sub	sp, #116	; 0x74
 8022cc4:	4680      	mov	r8, r0
 8022cc6:	460c      	mov	r4, r1
 8022cc8:	4616      	mov	r6, r2
 8022cca:	d50f      	bpl.n	8022cec <_svfiprintf_r+0x34>
 8022ccc:	690b      	ldr	r3, [r1, #16]
 8022cce:	b96b      	cbnz	r3, 8022cec <_svfiprintf_r+0x34>
 8022cd0:	2140      	movs	r1, #64	; 0x40
 8022cd2:	f7ff ff3d 	bl	8022b50 <_malloc_r>
 8022cd6:	6020      	str	r0, [r4, #0]
 8022cd8:	6120      	str	r0, [r4, #16]
 8022cda:	b928      	cbnz	r0, 8022ce8 <_svfiprintf_r+0x30>
 8022cdc:	230c      	movs	r3, #12
 8022cde:	f8c8 3000 	str.w	r3, [r8]
 8022ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8022ce6:	e0c8      	b.n	8022e7a <_svfiprintf_r+0x1c2>
 8022ce8:	2340      	movs	r3, #64	; 0x40
 8022cea:	6163      	str	r3, [r4, #20]
 8022cec:	2300      	movs	r3, #0
 8022cee:	9309      	str	r3, [sp, #36]	; 0x24
 8022cf0:	2320      	movs	r3, #32
 8022cf2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8022cf6:	2330      	movs	r3, #48	; 0x30
 8022cf8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8022cfc:	9503      	str	r5, [sp, #12]
 8022cfe:	f04f 0b01 	mov.w	fp, #1
 8022d02:	4637      	mov	r7, r6
 8022d04:	463d      	mov	r5, r7
 8022d06:	f815 3b01 	ldrb.w	r3, [r5], #1
 8022d0a:	b10b      	cbz	r3, 8022d10 <_svfiprintf_r+0x58>
 8022d0c:	2b25      	cmp	r3, #37	; 0x25
 8022d0e:	d13e      	bne.n	8022d8e <_svfiprintf_r+0xd6>
 8022d10:	ebb7 0a06 	subs.w	sl, r7, r6
 8022d14:	d00b      	beq.n	8022d2e <_svfiprintf_r+0x76>
 8022d16:	4653      	mov	r3, sl
 8022d18:	4632      	mov	r2, r6
 8022d1a:	4621      	mov	r1, r4
 8022d1c:	4640      	mov	r0, r8
 8022d1e:	f7ff ff71 	bl	8022c04 <__ssputs_r>
 8022d22:	3001      	adds	r0, #1
 8022d24:	f000 80a4 	beq.w	8022e70 <_svfiprintf_r+0x1b8>
 8022d28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022d2a:	4453      	add	r3, sl
 8022d2c:	9309      	str	r3, [sp, #36]	; 0x24
 8022d2e:	783b      	ldrb	r3, [r7, #0]
 8022d30:	2b00      	cmp	r3, #0
 8022d32:	f000 809d 	beq.w	8022e70 <_svfiprintf_r+0x1b8>
 8022d36:	2300      	movs	r3, #0
 8022d38:	f04f 32ff 	mov.w	r2, #4294967295
 8022d3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8022d40:	9304      	str	r3, [sp, #16]
 8022d42:	9307      	str	r3, [sp, #28]
 8022d44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8022d48:	931a      	str	r3, [sp, #104]	; 0x68
 8022d4a:	462f      	mov	r7, r5
 8022d4c:	2205      	movs	r2, #5
 8022d4e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8022d52:	4850      	ldr	r0, [pc, #320]	; (8022e94 <_svfiprintf_r+0x1dc>)
 8022d54:	f7dd fac4 	bl	80002e0 <memchr>
 8022d58:	9b04      	ldr	r3, [sp, #16]
 8022d5a:	b9d0      	cbnz	r0, 8022d92 <_svfiprintf_r+0xda>
 8022d5c:	06d9      	lsls	r1, r3, #27
 8022d5e:	bf44      	itt	mi
 8022d60:	2220      	movmi	r2, #32
 8022d62:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8022d66:	071a      	lsls	r2, r3, #28
 8022d68:	bf44      	itt	mi
 8022d6a:	222b      	movmi	r2, #43	; 0x2b
 8022d6c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8022d70:	782a      	ldrb	r2, [r5, #0]
 8022d72:	2a2a      	cmp	r2, #42	; 0x2a
 8022d74:	d015      	beq.n	8022da2 <_svfiprintf_r+0xea>
 8022d76:	9a07      	ldr	r2, [sp, #28]
 8022d78:	462f      	mov	r7, r5
 8022d7a:	2000      	movs	r0, #0
 8022d7c:	250a      	movs	r5, #10
 8022d7e:	4639      	mov	r1, r7
 8022d80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8022d84:	3b30      	subs	r3, #48	; 0x30
 8022d86:	2b09      	cmp	r3, #9
 8022d88:	d94d      	bls.n	8022e26 <_svfiprintf_r+0x16e>
 8022d8a:	b1b8      	cbz	r0, 8022dbc <_svfiprintf_r+0x104>
 8022d8c:	e00f      	b.n	8022dae <_svfiprintf_r+0xf6>
 8022d8e:	462f      	mov	r7, r5
 8022d90:	e7b8      	b.n	8022d04 <_svfiprintf_r+0x4c>
 8022d92:	4a40      	ldr	r2, [pc, #256]	; (8022e94 <_svfiprintf_r+0x1dc>)
 8022d94:	1a80      	subs	r0, r0, r2
 8022d96:	fa0b f000 	lsl.w	r0, fp, r0
 8022d9a:	4318      	orrs	r0, r3
 8022d9c:	9004      	str	r0, [sp, #16]
 8022d9e:	463d      	mov	r5, r7
 8022da0:	e7d3      	b.n	8022d4a <_svfiprintf_r+0x92>
 8022da2:	9a03      	ldr	r2, [sp, #12]
 8022da4:	1d11      	adds	r1, r2, #4
 8022da6:	6812      	ldr	r2, [r2, #0]
 8022da8:	9103      	str	r1, [sp, #12]
 8022daa:	2a00      	cmp	r2, #0
 8022dac:	db01      	blt.n	8022db2 <_svfiprintf_r+0xfa>
 8022dae:	9207      	str	r2, [sp, #28]
 8022db0:	e004      	b.n	8022dbc <_svfiprintf_r+0x104>
 8022db2:	4252      	negs	r2, r2
 8022db4:	f043 0302 	orr.w	r3, r3, #2
 8022db8:	9207      	str	r2, [sp, #28]
 8022dba:	9304      	str	r3, [sp, #16]
 8022dbc:	783b      	ldrb	r3, [r7, #0]
 8022dbe:	2b2e      	cmp	r3, #46	; 0x2e
 8022dc0:	d10c      	bne.n	8022ddc <_svfiprintf_r+0x124>
 8022dc2:	787b      	ldrb	r3, [r7, #1]
 8022dc4:	2b2a      	cmp	r3, #42	; 0x2a
 8022dc6:	d133      	bne.n	8022e30 <_svfiprintf_r+0x178>
 8022dc8:	9b03      	ldr	r3, [sp, #12]
 8022dca:	1d1a      	adds	r2, r3, #4
 8022dcc:	681b      	ldr	r3, [r3, #0]
 8022dce:	9203      	str	r2, [sp, #12]
 8022dd0:	2b00      	cmp	r3, #0
 8022dd2:	bfb8      	it	lt
 8022dd4:	f04f 33ff 	movlt.w	r3, #4294967295
 8022dd8:	3702      	adds	r7, #2
 8022dda:	9305      	str	r3, [sp, #20]
 8022ddc:	4d2e      	ldr	r5, [pc, #184]	; (8022e98 <_svfiprintf_r+0x1e0>)
 8022dde:	7839      	ldrb	r1, [r7, #0]
 8022de0:	2203      	movs	r2, #3
 8022de2:	4628      	mov	r0, r5
 8022de4:	f7dd fa7c 	bl	80002e0 <memchr>
 8022de8:	b138      	cbz	r0, 8022dfa <_svfiprintf_r+0x142>
 8022dea:	2340      	movs	r3, #64	; 0x40
 8022dec:	1b40      	subs	r0, r0, r5
 8022dee:	fa03 f000 	lsl.w	r0, r3, r0
 8022df2:	9b04      	ldr	r3, [sp, #16]
 8022df4:	4303      	orrs	r3, r0
 8022df6:	3701      	adds	r7, #1
 8022df8:	9304      	str	r3, [sp, #16]
 8022dfa:	7839      	ldrb	r1, [r7, #0]
 8022dfc:	4827      	ldr	r0, [pc, #156]	; (8022e9c <_svfiprintf_r+0x1e4>)
 8022dfe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8022e02:	2206      	movs	r2, #6
 8022e04:	1c7e      	adds	r6, r7, #1
 8022e06:	f7dd fa6b 	bl	80002e0 <memchr>
 8022e0a:	2800      	cmp	r0, #0
 8022e0c:	d038      	beq.n	8022e80 <_svfiprintf_r+0x1c8>
 8022e0e:	4b24      	ldr	r3, [pc, #144]	; (8022ea0 <_svfiprintf_r+0x1e8>)
 8022e10:	bb13      	cbnz	r3, 8022e58 <_svfiprintf_r+0x1a0>
 8022e12:	9b03      	ldr	r3, [sp, #12]
 8022e14:	3307      	adds	r3, #7
 8022e16:	f023 0307 	bic.w	r3, r3, #7
 8022e1a:	3308      	adds	r3, #8
 8022e1c:	9303      	str	r3, [sp, #12]
 8022e1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022e20:	444b      	add	r3, r9
 8022e22:	9309      	str	r3, [sp, #36]	; 0x24
 8022e24:	e76d      	b.n	8022d02 <_svfiprintf_r+0x4a>
 8022e26:	fb05 3202 	mla	r2, r5, r2, r3
 8022e2a:	2001      	movs	r0, #1
 8022e2c:	460f      	mov	r7, r1
 8022e2e:	e7a6      	b.n	8022d7e <_svfiprintf_r+0xc6>
 8022e30:	2300      	movs	r3, #0
 8022e32:	3701      	adds	r7, #1
 8022e34:	9305      	str	r3, [sp, #20]
 8022e36:	4619      	mov	r1, r3
 8022e38:	250a      	movs	r5, #10
 8022e3a:	4638      	mov	r0, r7
 8022e3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8022e40:	3a30      	subs	r2, #48	; 0x30
 8022e42:	2a09      	cmp	r2, #9
 8022e44:	d903      	bls.n	8022e4e <_svfiprintf_r+0x196>
 8022e46:	2b00      	cmp	r3, #0
 8022e48:	d0c8      	beq.n	8022ddc <_svfiprintf_r+0x124>
 8022e4a:	9105      	str	r1, [sp, #20]
 8022e4c:	e7c6      	b.n	8022ddc <_svfiprintf_r+0x124>
 8022e4e:	fb05 2101 	mla	r1, r5, r1, r2
 8022e52:	2301      	movs	r3, #1
 8022e54:	4607      	mov	r7, r0
 8022e56:	e7f0      	b.n	8022e3a <_svfiprintf_r+0x182>
 8022e58:	ab03      	add	r3, sp, #12
 8022e5a:	9300      	str	r3, [sp, #0]
 8022e5c:	4622      	mov	r2, r4
 8022e5e:	4b11      	ldr	r3, [pc, #68]	; (8022ea4 <_svfiprintf_r+0x1ec>)
 8022e60:	a904      	add	r1, sp, #16
 8022e62:	4640      	mov	r0, r8
 8022e64:	f7fd fdb8 	bl	80209d8 <_printf_float>
 8022e68:	f1b0 3fff 	cmp.w	r0, #4294967295
 8022e6c:	4681      	mov	r9, r0
 8022e6e:	d1d6      	bne.n	8022e1e <_svfiprintf_r+0x166>
 8022e70:	89a3      	ldrh	r3, [r4, #12]
 8022e72:	065b      	lsls	r3, r3, #25
 8022e74:	f53f af35 	bmi.w	8022ce2 <_svfiprintf_r+0x2a>
 8022e78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8022e7a:	b01d      	add	sp, #116	; 0x74
 8022e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022e80:	ab03      	add	r3, sp, #12
 8022e82:	9300      	str	r3, [sp, #0]
 8022e84:	4622      	mov	r2, r4
 8022e86:	4b07      	ldr	r3, [pc, #28]	; (8022ea4 <_svfiprintf_r+0x1ec>)
 8022e88:	a904      	add	r1, sp, #16
 8022e8a:	4640      	mov	r0, r8
 8022e8c:	f7fe f846 	bl	8020f1c <_printf_i>
 8022e90:	e7ea      	b.n	8022e68 <_svfiprintf_r+0x1b0>
 8022e92:	bf00      	nop
 8022e94:	08027a84 	.word	0x08027a84
 8022e98:	08027a8a 	.word	0x08027a8a
 8022e9c:	08027a8e 	.word	0x08027a8e
 8022ea0:	080209d9 	.word	0x080209d9
 8022ea4:	08022c05 	.word	0x08022c05

08022ea8 <__sfputc_r>:
 8022ea8:	6893      	ldr	r3, [r2, #8]
 8022eaa:	3b01      	subs	r3, #1
 8022eac:	2b00      	cmp	r3, #0
 8022eae:	b410      	push	{r4}
 8022eb0:	6093      	str	r3, [r2, #8]
 8022eb2:	da08      	bge.n	8022ec6 <__sfputc_r+0x1e>
 8022eb4:	6994      	ldr	r4, [r2, #24]
 8022eb6:	42a3      	cmp	r3, r4
 8022eb8:	db01      	blt.n	8022ebe <__sfputc_r+0x16>
 8022eba:	290a      	cmp	r1, #10
 8022ebc:	d103      	bne.n	8022ec6 <__sfputc_r+0x1e>
 8022ebe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022ec2:	f7fe ba0d 	b.w	80212e0 <__swbuf_r>
 8022ec6:	6813      	ldr	r3, [r2, #0]
 8022ec8:	1c58      	adds	r0, r3, #1
 8022eca:	6010      	str	r0, [r2, #0]
 8022ecc:	7019      	strb	r1, [r3, #0]
 8022ece:	4608      	mov	r0, r1
 8022ed0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022ed4:	4770      	bx	lr

08022ed6 <__sfputs_r>:
 8022ed6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022ed8:	4606      	mov	r6, r0
 8022eda:	460f      	mov	r7, r1
 8022edc:	4614      	mov	r4, r2
 8022ede:	18d5      	adds	r5, r2, r3
 8022ee0:	42ac      	cmp	r4, r5
 8022ee2:	d101      	bne.n	8022ee8 <__sfputs_r+0x12>
 8022ee4:	2000      	movs	r0, #0
 8022ee6:	e007      	b.n	8022ef8 <__sfputs_r+0x22>
 8022ee8:	463a      	mov	r2, r7
 8022eea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022eee:	4630      	mov	r0, r6
 8022ef0:	f7ff ffda 	bl	8022ea8 <__sfputc_r>
 8022ef4:	1c43      	adds	r3, r0, #1
 8022ef6:	d1f3      	bne.n	8022ee0 <__sfputs_r+0xa>
 8022ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08022efc <_vfiprintf_r>:
 8022efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022f00:	460c      	mov	r4, r1
 8022f02:	b09d      	sub	sp, #116	; 0x74
 8022f04:	4617      	mov	r7, r2
 8022f06:	461d      	mov	r5, r3
 8022f08:	4606      	mov	r6, r0
 8022f0a:	b118      	cbz	r0, 8022f14 <_vfiprintf_r+0x18>
 8022f0c:	6983      	ldr	r3, [r0, #24]
 8022f0e:	b90b      	cbnz	r3, 8022f14 <_vfiprintf_r+0x18>
 8022f10:	f7ff f9e2 	bl	80222d8 <__sinit>
 8022f14:	4b7c      	ldr	r3, [pc, #496]	; (8023108 <_vfiprintf_r+0x20c>)
 8022f16:	429c      	cmp	r4, r3
 8022f18:	d158      	bne.n	8022fcc <_vfiprintf_r+0xd0>
 8022f1a:	6874      	ldr	r4, [r6, #4]
 8022f1c:	89a3      	ldrh	r3, [r4, #12]
 8022f1e:	0718      	lsls	r0, r3, #28
 8022f20:	d55e      	bpl.n	8022fe0 <_vfiprintf_r+0xe4>
 8022f22:	6923      	ldr	r3, [r4, #16]
 8022f24:	2b00      	cmp	r3, #0
 8022f26:	d05b      	beq.n	8022fe0 <_vfiprintf_r+0xe4>
 8022f28:	2300      	movs	r3, #0
 8022f2a:	9309      	str	r3, [sp, #36]	; 0x24
 8022f2c:	2320      	movs	r3, #32
 8022f2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8022f32:	2330      	movs	r3, #48	; 0x30
 8022f34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8022f38:	9503      	str	r5, [sp, #12]
 8022f3a:	f04f 0b01 	mov.w	fp, #1
 8022f3e:	46b8      	mov	r8, r7
 8022f40:	4645      	mov	r5, r8
 8022f42:	f815 3b01 	ldrb.w	r3, [r5], #1
 8022f46:	b10b      	cbz	r3, 8022f4c <_vfiprintf_r+0x50>
 8022f48:	2b25      	cmp	r3, #37	; 0x25
 8022f4a:	d154      	bne.n	8022ff6 <_vfiprintf_r+0xfa>
 8022f4c:	ebb8 0a07 	subs.w	sl, r8, r7
 8022f50:	d00b      	beq.n	8022f6a <_vfiprintf_r+0x6e>
 8022f52:	4653      	mov	r3, sl
 8022f54:	463a      	mov	r2, r7
 8022f56:	4621      	mov	r1, r4
 8022f58:	4630      	mov	r0, r6
 8022f5a:	f7ff ffbc 	bl	8022ed6 <__sfputs_r>
 8022f5e:	3001      	adds	r0, #1
 8022f60:	f000 80c2 	beq.w	80230e8 <_vfiprintf_r+0x1ec>
 8022f64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022f66:	4453      	add	r3, sl
 8022f68:	9309      	str	r3, [sp, #36]	; 0x24
 8022f6a:	f898 3000 	ldrb.w	r3, [r8]
 8022f6e:	2b00      	cmp	r3, #0
 8022f70:	f000 80ba 	beq.w	80230e8 <_vfiprintf_r+0x1ec>
 8022f74:	2300      	movs	r3, #0
 8022f76:	f04f 32ff 	mov.w	r2, #4294967295
 8022f7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8022f7e:	9304      	str	r3, [sp, #16]
 8022f80:	9307      	str	r3, [sp, #28]
 8022f82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8022f86:	931a      	str	r3, [sp, #104]	; 0x68
 8022f88:	46a8      	mov	r8, r5
 8022f8a:	2205      	movs	r2, #5
 8022f8c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8022f90:	485e      	ldr	r0, [pc, #376]	; (802310c <_vfiprintf_r+0x210>)
 8022f92:	f7dd f9a5 	bl	80002e0 <memchr>
 8022f96:	9b04      	ldr	r3, [sp, #16]
 8022f98:	bb78      	cbnz	r0, 8022ffa <_vfiprintf_r+0xfe>
 8022f9a:	06d9      	lsls	r1, r3, #27
 8022f9c:	bf44      	itt	mi
 8022f9e:	2220      	movmi	r2, #32
 8022fa0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8022fa4:	071a      	lsls	r2, r3, #28
 8022fa6:	bf44      	itt	mi
 8022fa8:	222b      	movmi	r2, #43	; 0x2b
 8022faa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8022fae:	782a      	ldrb	r2, [r5, #0]
 8022fb0:	2a2a      	cmp	r2, #42	; 0x2a
 8022fb2:	d02a      	beq.n	802300a <_vfiprintf_r+0x10e>
 8022fb4:	9a07      	ldr	r2, [sp, #28]
 8022fb6:	46a8      	mov	r8, r5
 8022fb8:	2000      	movs	r0, #0
 8022fba:	250a      	movs	r5, #10
 8022fbc:	4641      	mov	r1, r8
 8022fbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8022fc2:	3b30      	subs	r3, #48	; 0x30
 8022fc4:	2b09      	cmp	r3, #9
 8022fc6:	d969      	bls.n	802309c <_vfiprintf_r+0x1a0>
 8022fc8:	b360      	cbz	r0, 8023024 <_vfiprintf_r+0x128>
 8022fca:	e024      	b.n	8023016 <_vfiprintf_r+0x11a>
 8022fcc:	4b50      	ldr	r3, [pc, #320]	; (8023110 <_vfiprintf_r+0x214>)
 8022fce:	429c      	cmp	r4, r3
 8022fd0:	d101      	bne.n	8022fd6 <_vfiprintf_r+0xda>
 8022fd2:	68b4      	ldr	r4, [r6, #8]
 8022fd4:	e7a2      	b.n	8022f1c <_vfiprintf_r+0x20>
 8022fd6:	4b4f      	ldr	r3, [pc, #316]	; (8023114 <_vfiprintf_r+0x218>)
 8022fd8:	429c      	cmp	r4, r3
 8022fda:	bf08      	it	eq
 8022fdc:	68f4      	ldreq	r4, [r6, #12]
 8022fde:	e79d      	b.n	8022f1c <_vfiprintf_r+0x20>
 8022fe0:	4621      	mov	r1, r4
 8022fe2:	4630      	mov	r0, r6
 8022fe4:	f7fe f9dc 	bl	80213a0 <__swsetup_r>
 8022fe8:	2800      	cmp	r0, #0
 8022fea:	d09d      	beq.n	8022f28 <_vfiprintf_r+0x2c>
 8022fec:	f04f 30ff 	mov.w	r0, #4294967295
 8022ff0:	b01d      	add	sp, #116	; 0x74
 8022ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022ff6:	46a8      	mov	r8, r5
 8022ff8:	e7a2      	b.n	8022f40 <_vfiprintf_r+0x44>
 8022ffa:	4a44      	ldr	r2, [pc, #272]	; (802310c <_vfiprintf_r+0x210>)
 8022ffc:	1a80      	subs	r0, r0, r2
 8022ffe:	fa0b f000 	lsl.w	r0, fp, r0
 8023002:	4318      	orrs	r0, r3
 8023004:	9004      	str	r0, [sp, #16]
 8023006:	4645      	mov	r5, r8
 8023008:	e7be      	b.n	8022f88 <_vfiprintf_r+0x8c>
 802300a:	9a03      	ldr	r2, [sp, #12]
 802300c:	1d11      	adds	r1, r2, #4
 802300e:	6812      	ldr	r2, [r2, #0]
 8023010:	9103      	str	r1, [sp, #12]
 8023012:	2a00      	cmp	r2, #0
 8023014:	db01      	blt.n	802301a <_vfiprintf_r+0x11e>
 8023016:	9207      	str	r2, [sp, #28]
 8023018:	e004      	b.n	8023024 <_vfiprintf_r+0x128>
 802301a:	4252      	negs	r2, r2
 802301c:	f043 0302 	orr.w	r3, r3, #2
 8023020:	9207      	str	r2, [sp, #28]
 8023022:	9304      	str	r3, [sp, #16]
 8023024:	f898 3000 	ldrb.w	r3, [r8]
 8023028:	2b2e      	cmp	r3, #46	; 0x2e
 802302a:	d10e      	bne.n	802304a <_vfiprintf_r+0x14e>
 802302c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8023030:	2b2a      	cmp	r3, #42	; 0x2a
 8023032:	d138      	bne.n	80230a6 <_vfiprintf_r+0x1aa>
 8023034:	9b03      	ldr	r3, [sp, #12]
 8023036:	1d1a      	adds	r2, r3, #4
 8023038:	681b      	ldr	r3, [r3, #0]
 802303a:	9203      	str	r2, [sp, #12]
 802303c:	2b00      	cmp	r3, #0
 802303e:	bfb8      	it	lt
 8023040:	f04f 33ff 	movlt.w	r3, #4294967295
 8023044:	f108 0802 	add.w	r8, r8, #2
 8023048:	9305      	str	r3, [sp, #20]
 802304a:	4d33      	ldr	r5, [pc, #204]	; (8023118 <_vfiprintf_r+0x21c>)
 802304c:	f898 1000 	ldrb.w	r1, [r8]
 8023050:	2203      	movs	r2, #3
 8023052:	4628      	mov	r0, r5
 8023054:	f7dd f944 	bl	80002e0 <memchr>
 8023058:	b140      	cbz	r0, 802306c <_vfiprintf_r+0x170>
 802305a:	2340      	movs	r3, #64	; 0x40
 802305c:	1b40      	subs	r0, r0, r5
 802305e:	fa03 f000 	lsl.w	r0, r3, r0
 8023062:	9b04      	ldr	r3, [sp, #16]
 8023064:	4303      	orrs	r3, r0
 8023066:	f108 0801 	add.w	r8, r8, #1
 802306a:	9304      	str	r3, [sp, #16]
 802306c:	f898 1000 	ldrb.w	r1, [r8]
 8023070:	482a      	ldr	r0, [pc, #168]	; (802311c <_vfiprintf_r+0x220>)
 8023072:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8023076:	2206      	movs	r2, #6
 8023078:	f108 0701 	add.w	r7, r8, #1
 802307c:	f7dd f930 	bl	80002e0 <memchr>
 8023080:	2800      	cmp	r0, #0
 8023082:	d037      	beq.n	80230f4 <_vfiprintf_r+0x1f8>
 8023084:	4b26      	ldr	r3, [pc, #152]	; (8023120 <_vfiprintf_r+0x224>)
 8023086:	bb1b      	cbnz	r3, 80230d0 <_vfiprintf_r+0x1d4>
 8023088:	9b03      	ldr	r3, [sp, #12]
 802308a:	3307      	adds	r3, #7
 802308c:	f023 0307 	bic.w	r3, r3, #7
 8023090:	3308      	adds	r3, #8
 8023092:	9303      	str	r3, [sp, #12]
 8023094:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8023096:	444b      	add	r3, r9
 8023098:	9309      	str	r3, [sp, #36]	; 0x24
 802309a:	e750      	b.n	8022f3e <_vfiprintf_r+0x42>
 802309c:	fb05 3202 	mla	r2, r5, r2, r3
 80230a0:	2001      	movs	r0, #1
 80230a2:	4688      	mov	r8, r1
 80230a4:	e78a      	b.n	8022fbc <_vfiprintf_r+0xc0>
 80230a6:	2300      	movs	r3, #0
 80230a8:	f108 0801 	add.w	r8, r8, #1
 80230ac:	9305      	str	r3, [sp, #20]
 80230ae:	4619      	mov	r1, r3
 80230b0:	250a      	movs	r5, #10
 80230b2:	4640      	mov	r0, r8
 80230b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80230b8:	3a30      	subs	r2, #48	; 0x30
 80230ba:	2a09      	cmp	r2, #9
 80230bc:	d903      	bls.n	80230c6 <_vfiprintf_r+0x1ca>
 80230be:	2b00      	cmp	r3, #0
 80230c0:	d0c3      	beq.n	802304a <_vfiprintf_r+0x14e>
 80230c2:	9105      	str	r1, [sp, #20]
 80230c4:	e7c1      	b.n	802304a <_vfiprintf_r+0x14e>
 80230c6:	fb05 2101 	mla	r1, r5, r1, r2
 80230ca:	2301      	movs	r3, #1
 80230cc:	4680      	mov	r8, r0
 80230ce:	e7f0      	b.n	80230b2 <_vfiprintf_r+0x1b6>
 80230d0:	ab03      	add	r3, sp, #12
 80230d2:	9300      	str	r3, [sp, #0]
 80230d4:	4622      	mov	r2, r4
 80230d6:	4b13      	ldr	r3, [pc, #76]	; (8023124 <_vfiprintf_r+0x228>)
 80230d8:	a904      	add	r1, sp, #16
 80230da:	4630      	mov	r0, r6
 80230dc:	f7fd fc7c 	bl	80209d8 <_printf_float>
 80230e0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80230e4:	4681      	mov	r9, r0
 80230e6:	d1d5      	bne.n	8023094 <_vfiprintf_r+0x198>
 80230e8:	89a3      	ldrh	r3, [r4, #12]
 80230ea:	065b      	lsls	r3, r3, #25
 80230ec:	f53f af7e 	bmi.w	8022fec <_vfiprintf_r+0xf0>
 80230f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80230f2:	e77d      	b.n	8022ff0 <_vfiprintf_r+0xf4>
 80230f4:	ab03      	add	r3, sp, #12
 80230f6:	9300      	str	r3, [sp, #0]
 80230f8:	4622      	mov	r2, r4
 80230fa:	4b0a      	ldr	r3, [pc, #40]	; (8023124 <_vfiprintf_r+0x228>)
 80230fc:	a904      	add	r1, sp, #16
 80230fe:	4630      	mov	r0, r6
 8023100:	f7fd ff0c 	bl	8020f1c <_printf_i>
 8023104:	e7ec      	b.n	80230e0 <_vfiprintf_r+0x1e4>
 8023106:	bf00      	nop
 8023108:	08027948 	.word	0x08027948
 802310c:	08027a84 	.word	0x08027a84
 8023110:	08027968 	.word	0x08027968
 8023114:	08027928 	.word	0x08027928
 8023118:	08027a8a 	.word	0x08027a8a
 802311c:	08027a8e 	.word	0x08027a8e
 8023120:	080209d9 	.word	0x080209d9
 8023124:	08022ed7 	.word	0x08022ed7

08023128 <_sbrk_r>:
 8023128:	b538      	push	{r3, r4, r5, lr}
 802312a:	4c06      	ldr	r4, [pc, #24]	; (8023144 <_sbrk_r+0x1c>)
 802312c:	2300      	movs	r3, #0
 802312e:	4605      	mov	r5, r0
 8023130:	4608      	mov	r0, r1
 8023132:	6023      	str	r3, [r4, #0]
 8023134:	f7de f982 	bl	800143c <_sbrk>
 8023138:	1c43      	adds	r3, r0, #1
 802313a:	d102      	bne.n	8023142 <_sbrk_r+0x1a>
 802313c:	6823      	ldr	r3, [r4, #0]
 802313e:	b103      	cbz	r3, 8023142 <_sbrk_r+0x1a>
 8023140:	602b      	str	r3, [r5, #0]
 8023142:	bd38      	pop	{r3, r4, r5, pc}
 8023144:	24048e7c 	.word	0x24048e7c

08023148 <__sread>:
 8023148:	b510      	push	{r4, lr}
 802314a:	460c      	mov	r4, r1
 802314c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023150:	f000 f8bc 	bl	80232cc <_read_r>
 8023154:	2800      	cmp	r0, #0
 8023156:	bfab      	itete	ge
 8023158:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 802315a:	89a3      	ldrhlt	r3, [r4, #12]
 802315c:	181b      	addge	r3, r3, r0
 802315e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8023162:	bfac      	ite	ge
 8023164:	6563      	strge	r3, [r4, #84]	; 0x54
 8023166:	81a3      	strhlt	r3, [r4, #12]
 8023168:	bd10      	pop	{r4, pc}

0802316a <__swrite>:
 802316a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802316e:	461f      	mov	r7, r3
 8023170:	898b      	ldrh	r3, [r1, #12]
 8023172:	05db      	lsls	r3, r3, #23
 8023174:	4605      	mov	r5, r0
 8023176:	460c      	mov	r4, r1
 8023178:	4616      	mov	r6, r2
 802317a:	d505      	bpl.n	8023188 <__swrite+0x1e>
 802317c:	2302      	movs	r3, #2
 802317e:	2200      	movs	r2, #0
 8023180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023184:	f000 f868 	bl	8023258 <_lseek_r>
 8023188:	89a3      	ldrh	r3, [r4, #12]
 802318a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802318e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8023192:	81a3      	strh	r3, [r4, #12]
 8023194:	4632      	mov	r2, r6
 8023196:	463b      	mov	r3, r7
 8023198:	4628      	mov	r0, r5
 802319a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802319e:	f000 b817 	b.w	80231d0 <_write_r>

080231a2 <__sseek>:
 80231a2:	b510      	push	{r4, lr}
 80231a4:	460c      	mov	r4, r1
 80231a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80231aa:	f000 f855 	bl	8023258 <_lseek_r>
 80231ae:	1c43      	adds	r3, r0, #1
 80231b0:	89a3      	ldrh	r3, [r4, #12]
 80231b2:	bf15      	itete	ne
 80231b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80231b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80231ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80231be:	81a3      	strheq	r3, [r4, #12]
 80231c0:	bf18      	it	ne
 80231c2:	81a3      	strhne	r3, [r4, #12]
 80231c4:	bd10      	pop	{r4, pc}

080231c6 <__sclose>:
 80231c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80231ca:	f000 b813 	b.w	80231f4 <_close_r>
	...

080231d0 <_write_r>:
 80231d0:	b538      	push	{r3, r4, r5, lr}
 80231d2:	4c07      	ldr	r4, [pc, #28]	; (80231f0 <_write_r+0x20>)
 80231d4:	4605      	mov	r5, r0
 80231d6:	4608      	mov	r0, r1
 80231d8:	4611      	mov	r1, r2
 80231da:	2200      	movs	r2, #0
 80231dc:	6022      	str	r2, [r4, #0]
 80231de:	461a      	mov	r2, r3
 80231e0:	f7de f8db 	bl	800139a <_write>
 80231e4:	1c43      	adds	r3, r0, #1
 80231e6:	d102      	bne.n	80231ee <_write_r+0x1e>
 80231e8:	6823      	ldr	r3, [r4, #0]
 80231ea:	b103      	cbz	r3, 80231ee <_write_r+0x1e>
 80231ec:	602b      	str	r3, [r5, #0]
 80231ee:	bd38      	pop	{r3, r4, r5, pc}
 80231f0:	24048e7c 	.word	0x24048e7c

080231f4 <_close_r>:
 80231f4:	b538      	push	{r3, r4, r5, lr}
 80231f6:	4c06      	ldr	r4, [pc, #24]	; (8023210 <_close_r+0x1c>)
 80231f8:	2300      	movs	r3, #0
 80231fa:	4605      	mov	r5, r0
 80231fc:	4608      	mov	r0, r1
 80231fe:	6023      	str	r3, [r4, #0]
 8023200:	f7de f8e7 	bl	80013d2 <_close>
 8023204:	1c43      	adds	r3, r0, #1
 8023206:	d102      	bne.n	802320e <_close_r+0x1a>
 8023208:	6823      	ldr	r3, [r4, #0]
 802320a:	b103      	cbz	r3, 802320e <_close_r+0x1a>
 802320c:	602b      	str	r3, [r5, #0]
 802320e:	bd38      	pop	{r3, r4, r5, pc}
 8023210:	24048e7c 	.word	0x24048e7c

08023214 <_fstat_r>:
 8023214:	b538      	push	{r3, r4, r5, lr}
 8023216:	4c07      	ldr	r4, [pc, #28]	; (8023234 <_fstat_r+0x20>)
 8023218:	2300      	movs	r3, #0
 802321a:	4605      	mov	r5, r0
 802321c:	4608      	mov	r0, r1
 802321e:	4611      	mov	r1, r2
 8023220:	6023      	str	r3, [r4, #0]
 8023222:	f7de f8e2 	bl	80013ea <_fstat>
 8023226:	1c43      	adds	r3, r0, #1
 8023228:	d102      	bne.n	8023230 <_fstat_r+0x1c>
 802322a:	6823      	ldr	r3, [r4, #0]
 802322c:	b103      	cbz	r3, 8023230 <_fstat_r+0x1c>
 802322e:	602b      	str	r3, [r5, #0]
 8023230:	bd38      	pop	{r3, r4, r5, pc}
 8023232:	bf00      	nop
 8023234:	24048e7c 	.word	0x24048e7c

08023238 <_isatty_r>:
 8023238:	b538      	push	{r3, r4, r5, lr}
 802323a:	4c06      	ldr	r4, [pc, #24]	; (8023254 <_isatty_r+0x1c>)
 802323c:	2300      	movs	r3, #0
 802323e:	4605      	mov	r5, r0
 8023240:	4608      	mov	r0, r1
 8023242:	6023      	str	r3, [r4, #0]
 8023244:	f7de f8e1 	bl	800140a <_isatty>
 8023248:	1c43      	adds	r3, r0, #1
 802324a:	d102      	bne.n	8023252 <_isatty_r+0x1a>
 802324c:	6823      	ldr	r3, [r4, #0]
 802324e:	b103      	cbz	r3, 8023252 <_isatty_r+0x1a>
 8023250:	602b      	str	r3, [r5, #0]
 8023252:	bd38      	pop	{r3, r4, r5, pc}
 8023254:	24048e7c 	.word	0x24048e7c

08023258 <_lseek_r>:
 8023258:	b538      	push	{r3, r4, r5, lr}
 802325a:	4c07      	ldr	r4, [pc, #28]	; (8023278 <_lseek_r+0x20>)
 802325c:	4605      	mov	r5, r0
 802325e:	4608      	mov	r0, r1
 8023260:	4611      	mov	r1, r2
 8023262:	2200      	movs	r2, #0
 8023264:	6022      	str	r2, [r4, #0]
 8023266:	461a      	mov	r2, r3
 8023268:	f7de f8da 	bl	8001420 <_lseek>
 802326c:	1c43      	adds	r3, r0, #1
 802326e:	d102      	bne.n	8023276 <_lseek_r+0x1e>
 8023270:	6823      	ldr	r3, [r4, #0]
 8023272:	b103      	cbz	r3, 8023276 <_lseek_r+0x1e>
 8023274:	602b      	str	r3, [r5, #0]
 8023276:	bd38      	pop	{r3, r4, r5, pc}
 8023278:	24048e7c 	.word	0x24048e7c

0802327c <__malloc_lock>:
 802327c:	4770      	bx	lr

0802327e <__malloc_unlock>:
 802327e:	4770      	bx	lr

08023280 <_realloc_r>:
 8023280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023282:	4607      	mov	r7, r0
 8023284:	4614      	mov	r4, r2
 8023286:	460e      	mov	r6, r1
 8023288:	b921      	cbnz	r1, 8023294 <_realloc_r+0x14>
 802328a:	4611      	mov	r1, r2
 802328c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8023290:	f7ff bc5e 	b.w	8022b50 <_malloc_r>
 8023294:	b922      	cbnz	r2, 80232a0 <_realloc_r+0x20>
 8023296:	f7ff fc0d 	bl	8022ab4 <_free_r>
 802329a:	4625      	mov	r5, r4
 802329c:	4628      	mov	r0, r5
 802329e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80232a0:	f000 f826 	bl	80232f0 <_malloc_usable_size_r>
 80232a4:	42a0      	cmp	r0, r4
 80232a6:	d20f      	bcs.n	80232c8 <_realloc_r+0x48>
 80232a8:	4621      	mov	r1, r4
 80232aa:	4638      	mov	r0, r7
 80232ac:	f7ff fc50 	bl	8022b50 <_malloc_r>
 80232b0:	4605      	mov	r5, r0
 80232b2:	2800      	cmp	r0, #0
 80232b4:	d0f2      	beq.n	802329c <_realloc_r+0x1c>
 80232b6:	4631      	mov	r1, r6
 80232b8:	4622      	mov	r2, r4
 80232ba:	f7fd fadc 	bl	8020876 <memcpy>
 80232be:	4631      	mov	r1, r6
 80232c0:	4638      	mov	r0, r7
 80232c2:	f7ff fbf7 	bl	8022ab4 <_free_r>
 80232c6:	e7e9      	b.n	802329c <_realloc_r+0x1c>
 80232c8:	4635      	mov	r5, r6
 80232ca:	e7e7      	b.n	802329c <_realloc_r+0x1c>

080232cc <_read_r>:
 80232cc:	b538      	push	{r3, r4, r5, lr}
 80232ce:	4c07      	ldr	r4, [pc, #28]	; (80232ec <_read_r+0x20>)
 80232d0:	4605      	mov	r5, r0
 80232d2:	4608      	mov	r0, r1
 80232d4:	4611      	mov	r1, r2
 80232d6:	2200      	movs	r2, #0
 80232d8:	6022      	str	r2, [r4, #0]
 80232da:	461a      	mov	r2, r3
 80232dc:	f7de f840 	bl	8001360 <_read>
 80232e0:	1c43      	adds	r3, r0, #1
 80232e2:	d102      	bne.n	80232ea <_read_r+0x1e>
 80232e4:	6823      	ldr	r3, [r4, #0]
 80232e6:	b103      	cbz	r3, 80232ea <_read_r+0x1e>
 80232e8:	602b      	str	r3, [r5, #0]
 80232ea:	bd38      	pop	{r3, r4, r5, pc}
 80232ec:	24048e7c 	.word	0x24048e7c

080232f0 <_malloc_usable_size_r>:
 80232f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80232f4:	1f18      	subs	r0, r3, #4
 80232f6:	2b00      	cmp	r3, #0
 80232f8:	bfbc      	itt	lt
 80232fa:	580b      	ldrlt	r3, [r1, r0]
 80232fc:	18c0      	addlt	r0, r0, r3
 80232fe:	4770      	bx	lr

08023300 <_init>:
 8023300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023302:	bf00      	nop
 8023304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8023306:	bc08      	pop	{r3}
 8023308:	469e      	mov	lr, r3
 802330a:	4770      	bx	lr

0802330c <_fini>:
 802330c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802330e:	bf00      	nop
 8023310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8023312:	bc08      	pop	{r3}
 8023314:	469e      	mov	lr, r3
 8023316:	4770      	bx	lr
