# OpenFile lock/test.v
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/lock/test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 13:49:24 on Dec 28,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/lock/test.v 
# -- Compiling module arbiter
# -- Compiling module requester
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 13:49:24 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test
# vsim work.test 
# Start time: 13:49:29 on Dec 28,2020
# Loading work.test
# Loading work.requester
# Loading work.arbiter
run -all
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/lock/test.v(107)
#    Time: 99 ns  Iteration: 0  Instance: /test
# End time: 13:49:34 on Dec 28,2020, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
