{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1425825190033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1425825190034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 22:33:09 2015 " "Processing started: Sun Mar 08 22:33:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1425825190034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1425825190034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LcdBridge -c LcdBridge " "Command: quartus_map --read_settings_files=on --write_settings_files=off LcdBridge -c LcdBridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1425825190034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1425825190224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdbridge.v 4 4 " "Found 4 design units, including 4 entities, in source file lcdbridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 LcdBridge " "Found entity 1: LcdBridge" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425825190264 ""} { "Info" "ISGN_ENTITY_NAME" "2 ClockGenerator " "Found entity 2: ClockGenerator" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425825190264 ""} { "Info" "ISGN_ENTITY_NAME" "3 LcdController " "Found entity 3: LcdController" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425825190264 ""} { "Info" "ISGN_ENTITY_NAME" "4 SpiSlave " "Found entity 4: SpiSlave" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425825190264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425825190264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LcdBridge " "Elaborating entity \"LcdBridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1425825190301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:gen " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:gen\"" {  } { { "LcdBridge.v" "gen" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425825190319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LcdController LcdController:lcd " "Elaborating entity \"LcdController\" for hierarchy \"LcdController:lcd\"" {  } { { "LcdBridge.v" "lcd" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425825190333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LcdBridge.v(198) " "Verilog HDL assignment warning at LcdBridge.v(198): truncated value with size 32 to match size of target (5)" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1425825190335 "|LcdBridge|LcdController:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LcdBridge.v(212) " "Verilog HDL assignment warning at LcdBridge.v(212): truncated value with size 32 to match size of target (8)" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1425825190336 "|LcdBridge|LcdController:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LcdBridge.v(226) " "Verilog HDL assignment warning at LcdBridge.v(226): truncated value with size 32 to match size of target (4)" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1425825190336 "|LcdBridge|LcdController:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LcdBridge.v(240) " "Verilog HDL assignment warning at LcdBridge.v(240): truncated value with size 32 to match size of target (4)" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1425825190337 "|LcdBridge|LcdController:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LcdBridge.v(254) " "Verilog HDL assignment warning at LcdBridge.v(254): truncated value with size 32 to match size of target (5)" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1425825190337 "|LcdBridge|LcdController:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LcdBridge.v(268) " "Verilog HDL assignment warning at LcdBridge.v(268): truncated value with size 32 to match size of target (8)" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1425825190337 "|LcdBridge|LcdController:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LcdBridge.v(282) " "Verilog HDL assignment warning at LcdBridge.v(282): truncated value with size 32 to match size of target (4)" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1425825190338 "|LcdBridge|LcdController:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LcdBridge.v(296) " "Verilog HDL assignment warning at LcdBridge.v(296): truncated value with size 32 to match size of target (4)" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1425825190338 "|LcdBridge|LcdController:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiSlave SpiSlave:spi " "Elaborating entity \"SpiSlave\" for hierarchy \"SpiSlave:spi\"" {  } { { "LcdBridge.v" "spi" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425825190361 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 343 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1425825190867 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1425825190917 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1425825190922 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1425825190922 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1425825190922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1425825190922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1425825190922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1425825190982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 22:33:10 2015 " "Processing ended: Sun Mar 08 22:33:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1425825190982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1425825190982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1425825190982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425825190982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1425825191874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1425825191874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 22:33:11 2015 " "Processing started: Sun Mar 08 22:33:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1425825191874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1425825191874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LcdBridge -c LcdBridge " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LcdBridge -c LcdBridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1425825191875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1425825191938 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LcdBridge EPM570T100C5 " "Selected device EPM570T100C5 for design \"LcdBridge\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1425825191949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1425825191991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1425825191991 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1425825192059 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425825192127 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425825192127 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425825192127 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425825192127 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425825192127 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1425825192127 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs " "Pin rs not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { rs } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 4 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 317 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rw " "Pin rw not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { rw } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 4 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 318 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e " "Pin e not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { e } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 4 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 319 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "miso " "Pin miso not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { miso } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 4 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 323 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[0\] " "Pin d\[0\] not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { d[0] } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 7 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 283 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[1\] " "Pin d\[1\] not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { d[1] } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 7 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 284 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[2\] " "Pin d\[2\] not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { d[2] } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 7 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 285 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[3\] " "Pin d\[3\] not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { d[3] } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 7 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 286 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[4\] " "Pin d\[4\] not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { d[4] } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 7 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 287 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[5\] " "Pin d\[5\] not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { d[5] } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 7 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 288 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[6\] " "Pin d\[6\] not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { d[6] } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 7 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 289 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[7\] " "Pin d\[7\] not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { d[7] } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 7 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 290 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 3 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 315 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sck " "Pin sck not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sck } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 3 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 321 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cs " "Pin cs not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { cs } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 3 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 320 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mosi " "Pin mosi not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { mosi } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 3 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mosi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 322 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 3 -1 0 } } { "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 0 { 0 ""} 0 316 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425825192142 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1425825192142 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LcdBridge.sdc " "Synopsys Design Constraints File file not found: 'LcdBridge.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1425825192188 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1425825192188 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1 1425825192192 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1 1425825192192 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425825192192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425825192192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425825192192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 ClockGenerator:gen\|divClk " "   1.000 ClockGenerator:gen\|divClk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425825192192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          sck " "   1.000          sck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425825192192 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425825192192 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1425825192194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1425825192194 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1425825192198 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sck Global clock in PIN 12 " "Automatically promoted signal \"sck\" to use Global clock in PIN 12" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1425825192202 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 14 " "Automatically promoted signal \"clk\" to use Global clock in PIN 14" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1425825192203 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ClockGenerator:gen\|divClk Global clock " "Automatically promoted some destinations of signal \"ClockGenerator:gen\|divClk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ClockGenerator:gen\|divClk " "Destination \"ClockGenerator:gen\|divClk\" may be non-global or may not use global clock" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1425825192203 ""}  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 25 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1425825192203 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "SpiSlave:spi\|miso~1 Global clock " "Automatically promoted some destinations of signal \"SpiSlave:spi\|miso~1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SpiSlave:spi\|Decoder0~0 " "Destination \"SpiSlave:spi\|Decoder0~0\" may be non-global or may not use global clock" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 346 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1425825192203 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SpiSlave:spi\|Decoder1~0 " "Destination \"SpiSlave:spi\|Decoder1~0\" may be non-global or may not use global clock" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 353 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1425825192203 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SpiSlave:spi\|Decoder1~1 " "Destination \"SpiSlave:spi\|Decoder1~1\" may be non-global or may not use global clock" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 353 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1425825192203 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SpiSlave:spi\|Decoder1~2 " "Destination \"SpiSlave:spi\|Decoder1~2\" may be non-global or may not use global clock" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 353 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1425825192203 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SpiSlave:spi\|Decoder1~3 " "Destination \"SpiSlave:spi\|Decoder1~3\" may be non-global or may not use global clock" {  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 353 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1425825192203 ""}  } { { "LcdBridge.v" "" { Text "E:/High.Precise.Timing.Source/LCDBridge/LcdBridge.v" 324 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1425825192203 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1425825192204 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1425825192205 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1425825192216 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1 1425825192216 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1425825192234 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1425825192234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1425825192234 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1425825192234 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 3 4 8 " "Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 3 input, 4 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1425825192235 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1425825192235 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1425825192235 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 34 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425825192236 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 40 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425825192236 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1425825192236 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1425825192236 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425825192242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1425825192304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425825192424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1425825192427 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1425825192717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425825192718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1425825192735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "E:/High.Precise.Timing.Source/LCDBridge/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1425825192871 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1425825192871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425825192987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1425825192988 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1425825192988 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425825192994 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/High.Precise.Timing.Source/LCDBridge/output_files/LcdBridge.fit.smsg " "Generated suppressed messages file E:/High.Precise.Timing.Source/LCDBridge/output_files/LcdBridge.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1425825193071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "776 " "Peak virtual memory: 776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1425825193113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 22:33:13 2015 " "Processing ended: Sun Mar 08 22:33:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1425825193113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1425825193113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1425825193113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425825193113 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1425825194033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1425825194033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 22:33:13 2015 " "Processing started: Sun Mar 08 22:33:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1425825194033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1425825194033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LcdBridge -c LcdBridge " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LcdBridge -c LcdBridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1425825194033 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1425825194213 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1425825194218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1425825194350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 22:33:14 2015 " "Processing ended: Sun Mar 08 22:33:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1425825194350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1425825194350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1425825194350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425825194350 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1425825194970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1425825195336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1425825195338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 22:33:15 2015 " "Processing started: Sun Mar 08 22:33:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1425825195338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1425825195338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LcdBridge -c LcdBridge " "Command: quartus_sta LcdBridge -c LcdBridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1425825195338 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1425825195387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1425825195475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1425825195517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1425825195518 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1425825195556 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1425825195691 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LcdBridge.sdc " "Synopsys Design Constraints File file not found: 'LcdBridge.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1425825195739 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1425825195739 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockGenerator:gen\|divClk ClockGenerator:gen\|divClk " "create_clock -period 1.000 -name ClockGenerator:gen\|divClk ClockGenerator:gen\|divClk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1425825195741 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sck sck " "create_clock -period 1.000 -name sck sck" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1425825195741 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1425825195741 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1425825195741 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1425825195744 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1425825195762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.941 " "Worst-case setup slack is -6.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425825195766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425825195766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.941       -62.159 clk  " "   -6.941       -62.159 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425825195766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.610      -215.118 ClockGenerator:gen\|divClk  " "   -5.610      -215.118 ClockGenerator:gen\|divClk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425825195766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.563       -54.521 sck  " "   -4.563       -54.521 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425825195766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425825195766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.950 " "Worst-case hold slack is -1.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425825195770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425825195770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.950        -1.950 clk  " "   -1.950        -1.950 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425825195770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.646         0.000 ClockGenerator:gen\|divClk  " "    1.646         0.000 ClockGenerator:gen\|divClk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425825195770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659         0.000 sck  " "    1.659         0.000 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425825195770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425825195770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1425825195774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1425825195777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425825195781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425825195781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 clk  " "   -2.289        -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425825195781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 sck  " "   -2.289        -2.289 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425825195781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 ClockGenerator:gen\|divClk  " "    0.234         0.000 ClockGenerator:gen\|divClk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425825195781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425825195781 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1425825195859 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1425825195879 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1425825195880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1425825195950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 22:33:15 2015 " "Processing ended: Sun Mar 08 22:33:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1425825195950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1425825195950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1425825195950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425825195950 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425825196618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1425825203431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1425825203432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 22:33:23 2015 " "Processing started: Sun Mar 08 22:33:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1425825203432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1425825203432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp LcdBridge -c LcdBridge --netlist_type=sgate " "Command: quartus_rpp LcdBridge -c LcdBridge --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1425825203432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1425825203522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 22:33:23 2015 " "Processing ended: Sun Mar 08 22:33:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1425825203522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1425825203522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1425825203522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425825203522 ""}
