#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5652a6c8b040 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5652a6c8ad10 .scope module, "dff" "dff" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "d_i";
    .port_info 3 /OUTPUT 1 "q_o";
P_0x5652a6c6eda0 .param/l "reset_val_p" 0 3 5, C4<0>;
L_0x5652a6caaa80 .functor BUFZ 1, v0x5652a6ca8dc0_0, C4<0>, C4<0>, C4<0>;
o0x7ffac72b8018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5652a6c69d20_0 .net "clk_i", 0 0, o0x7ffac72b8018;  0 drivers
o0x7ffac72b8048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5652a6c68090_0 .net "d_i", 0 0, o0x7ffac72b8048;  0 drivers
v0x5652a6c84490_0 .net "q_o", 0 0, L_0x5652a6caaa80;  1 drivers
v0x5652a6ca8dc0_0 .var "q_r", 0 0;
o0x7ffac72b80d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5652a6ca8ea0_0 .net "reset_i", 0 0, o0x7ffac72b80d8;  0 drivers
E_0x5652a6c50f70 .event posedge, v0x5652a6c69d20_0;
S_0x5652a6c8aa00 .scope module, "inv" "inv" 4 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /OUTPUT 1 "b_o";
o0x7ffac72b81c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5652a6caab50 .functor NOT 1, o0x7ffac72b81c8, C4<0>, C4<0>, C4<0>;
v0x5652a6ca9050_0 .net "a_i", 0 0, o0x7ffac72b81c8;  0 drivers
v0x5652a6ca9150_0 .net "b_o", 0 0, L_0x5652a6caab50;  1 drivers
S_0x5652a6c694d0 .scope module, "testbench" "testbench" 5 2;
 .timescale -9 -12;
v0x5652a6caa650_0 .net "clk_i", 0 0, v0x5652a6ca9550_0;  1 drivers
v0x5652a6caa730_0 .net "data_i", 7 0, L_0x5652a6caac20;  1 drivers
v0x5652a6caa7f0_0 .net "enable_i", 0 0, L_0x5652a6caada0;  1 drivers
v0x5652a6caa8c0_0 .net "reset_i", 0 0, L_0x5652a6caace0;  1 drivers
o0x7ffac72b84f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5652a6caa990_0 .net "valid_i", 0 0, o0x7ffac72b84f8;  0 drivers
S_0x5652a6ca9290 .scope module, "Clock" "nonsynth_clock_gen" 5 6, 6 1 0, S_0x5652a6c694d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk_o";
P_0x5652a6ca9470 .param/l "cycle_time_p" 0 6 2, +C4<00000000000000000000000000001010>;
v0x5652a6ca9550_0 .var/2u "clk_o", 0 0;
S_0x5652a6ca9670 .scope module, "lcd_ctrl" "lcd_controller" 5 8, 7 1 0, S_0x5652a6c694d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "fpga_clk_i";
    .port_info 1 /INPUT 1 "fpga_reset_i";
    .port_info 2 /INPUT 1 "button_next_i";
    .port_info 3 /INPUT 1 "button_ok_i";
    .port_info 4 /INPUT 1 "button_prev_i";
    .port_info 5 /OUTPUT 1 "valid_o";
    .port_info 6 /OUTPUT 8 "lcd_data_o";
    .port_info 7 /OUTPUT 1 "lcd_reset_o";
    .port_info 8 /OUTPUT 1 "lcd_enable_o";
enum0x5652a6c2db80 .enum2/s (32)
   "INIT" 0,
   "PAGE_1" 1,
   "PAGE_2" 2,
   "PAGE_3" 3,
   "PAGE_4" 4,
   "ERROR" 5
 ;
L_0x5652a6caac20 .functor BUFZ 8, v0x5652a6ca9e30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5652a6caace0 .functor BUFZ 1, v0x5652a6caa1b0_0, C4<0>, C4<0>, C4<0>;
L_0x5652a6caada0 .functor BUFZ 1, v0x5652a6ca9ff0_0, C4<0>, C4<0>, C4<0>;
L_0x7ffac726f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5652a6ca99c0_0 .net "button_next_i", 0 0, L_0x7ffac726f060;  1 drivers
L_0x7ffac726f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5652a6ca9ac0_0 .net "button_ok_i", 0 0, L_0x7ffac726f0a8;  1 drivers
L_0x7ffac726f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5652a6ca9ba0_0 .net "button_prev_i", 0 0, L_0x7ffac726f0f0;  1 drivers
v0x5652a6ca9c60_0 .net "fpga_clk_i", 0 0, v0x5652a6ca9550_0;  alias, 1 drivers
L_0x7ffac726f018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5652a6ca9d20_0 .net "fpga_reset_i", 0 0, L_0x7ffac726f018;  1 drivers
v0x5652a6ca9e30_0 .var "lcd_data", 7 0;
v0x5652a6ca9f10_0 .net "lcd_data_o", 7 0, L_0x5652a6caac20;  alias, 1 drivers
v0x5652a6ca9ff0_0 .var "lcd_enable", 0 0;
v0x5652a6caa0d0_0 .net "lcd_enable_o", 0 0, L_0x5652a6caada0;  alias, 1 drivers
v0x5652a6caa1b0_0 .var "lcd_reset", 0 0;
v0x5652a6caa290_0 .net "lcd_reset_o", 0 0, L_0x5652a6caace0;  alias, 1 drivers
v0x5652a6caa370_0 .var/2s "step", 31 0;
v0x5652a6caa450_0 .net "valid_o", 0 0, o0x7ffac72b84f8;  alias, 0 drivers
E_0x5652a6c50f30 .event posedge, v0x5652a6ca9550_0;
    .scope S_0x5652a6c8ad10;
T_0 ;
    %wait E_0x5652a6c50f70;
    %load/vec4 v0x5652a6ca8ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5652a6ca8dc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5652a6c68090_0;
    %assign/vec4 v0x5652a6ca8dc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5652a6ca9290;
T_1 ;
    %vpi_call/w 6 6 "$display", "%m with cycle_time_p ", P_0x5652a6ca9470 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5652a6ca9290;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x5652a6ca9550_0;
    %inv;
    %store/vec4 v0x5652a6ca9550_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5652a6ca9670;
T_3 ;
    %wait E_0x5652a6c50f30;
    %load/vec4 v0x5652a6caa370_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x5652a6caa370_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5652a6ca9670;
T_4 ;
    %wait E_0x5652a6c50f30;
    %load/vec4 v0x5652a6caa370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 32;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 32;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 32;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 32;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 32;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 32;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 32;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 32;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 32;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 32;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5652a6caa370_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5652a6caa370_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
T_4.21 ;
    %load/vec4 v0x5652a6ca9f10_0;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %load/vec4 v0x5652a6caa0d0_0;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.0 ;
    %pushi/vec4 48, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.1 ;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.2 ;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.3 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.4 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.5 ;
    %pushi/vec4 72, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.6 ;
    %pushi/vec4 101, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.7 ;
    %pushi/vec4 108, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.8 ;
    %pushi/vec4 108, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.9 ;
    %pushi/vec4 111, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.10 ;
    %pushi/vec4 44, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.11 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.12 ;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.13 ;
    %pushi/vec4 111, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.14 ;
    %pushi/vec4 114, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.15 ;
    %pushi/vec4 108, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.16 ;
    %pushi/vec4 100, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.17 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5652a6ca9e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5652a6caa1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5652a6ca9ff0_0, 0;
    %jmp T_4.19;
T_4.19 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5652a6c694d0;
T_5 ;
    %vpi_call/w 5 27 "$dumpfile", "iverilog.vcd" {0 0 0};
    %vpi_call/w 5 29 "$dumpvars" {0 0 0};
    %vpi_call/w 5 32 "$display", "Initial Block" {0 0 0};
    %vpi_call/w 5 33 "$display", v0x5652a6caa730_0 {0 0 0};
    %delay 520000, 0;
    %vpi_call/w 5 35 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5652a6c694d0;
T_6 ;
    %vpi_call/w 5 39 "$finish" {0 0 0};
    %end;
    .thread T_6, $final;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "../provided_modules/dff.sv";
    "../provided_modules/inv.sv";
    "testbench.sv";
    "../provided_modules/nonsynth_clock_gen.sv";
    "lcd_controller.sv";
