
Movement_externNav.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002b1c  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00082b1c  00082b1c  0000ab1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000005a4  20070000  00082b24  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000f4  200705a8  000830d0  000105a8  2**3
                  ALLOC
  4 .stack        00002004  2007069c  000831c4  000105a8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000105a4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000105cd  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000c498  00000000  00000000  00010628  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001eeb  00000000  00000000  0001cac0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00003801  00000000  00000000  0001e9ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000868  00000000  00000000  000221ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000788  00000000  00000000  00022a14  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00005609  00000000  00000000  0002319c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000beaa  00000000  00000000  000287a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00061789  00000000  00000000  0003464f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001508  00000000  00000000  00095dd8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	200726a0 	.word	0x200726a0
   80004:	00080b31 	.word	0x00080b31
   80008:	00080b2d 	.word	0x00080b2d
   8000c:	00080b2d 	.word	0x00080b2d
   80010:	00080b2d 	.word	0x00080b2d
   80014:	00080b2d 	.word	0x00080b2d
   80018:	00080b2d 	.word	0x00080b2d
	...
   8002c:	00080b2d 	.word	0x00080b2d
   80030:	00080b2d 	.word	0x00080b2d
   80034:	00000000 	.word	0x00000000
   80038:	00080b2d 	.word	0x00080b2d
   8003c:	00080b2d 	.word	0x00080b2d
   80040:	00080b2d 	.word	0x00080b2d
   80044:	00080b2d 	.word	0x00080b2d
   80048:	00080b2d 	.word	0x00080b2d
   8004c:	00080b2d 	.word	0x00080b2d
   80050:	00080b2d 	.word	0x00080b2d
   80054:	00080b2d 	.word	0x00080b2d
   80058:	00080b2d 	.word	0x00080b2d
   8005c:	00080b2d 	.word	0x00080b2d
   80060:	00080b2d 	.word	0x00080b2d
   80064:	00080b2d 	.word	0x00080b2d
   80068:	00000000 	.word	0x00000000
   8006c:	00080979 	.word	0x00080979
   80070:	0008098d 	.word	0x0008098d
   80074:	000809a1 	.word	0x000809a1
   80078:	000809b5 	.word	0x000809b5
	...
   80084:	00080b2d 	.word	0x00080b2d
   80088:	00080f8d 	.word	0x00080f8d
   8008c:	00080b2d 	.word	0x00080b2d
   80090:	00080b2d 	.word	0x00080b2d
   80094:	00080b2d 	.word	0x00080b2d
   80098:	00080b2d 	.word	0x00080b2d
   8009c:	00080b2d 	.word	0x00080b2d
   800a0:	00080b2d 	.word	0x00080b2d
   800a4:	00000000 	.word	0x00000000
   800a8:	00080b2d 	.word	0x00080b2d
   800ac:	00080b2d 	.word	0x00080b2d
   800b0:	00080b2d 	.word	0x00080b2d
   800b4:	00080b2d 	.word	0x00080b2d
   800b8:	00080b2d 	.word	0x00080b2d
   800bc:	00080b2d 	.word	0x00080b2d
   800c0:	00080b2d 	.word	0x00080b2d
   800c4:	00080b2d 	.word	0x00080b2d
   800c8:	00080b2d 	.word	0x00080b2d
   800cc:	00080b2d 	.word	0x00080b2d
   800d0:	00080b2d 	.word	0x00080b2d
   800d4:	00080b2d 	.word	0x00080b2d
   800d8:	00080b2d 	.word	0x00080b2d
   800dc:	00080b2d 	.word	0x00080b2d
   800e0:	00080b2d 	.word	0x00080b2d
   800e4:	00080b2d 	.word	0x00080b2d
   800e8:	00080b2d 	.word	0x00080b2d
   800ec:	00080b2d 	.word	0x00080b2d
   800f0:	00080b2d 	.word	0x00080b2d

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200705a8 	.word	0x200705a8
   80110:	00000000 	.word	0x00000000
   80114:	00082b24 	.word	0x00082b24

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00082b24 	.word	0x00082b24
   8013c:	200705ac 	.word	0x200705ac
   80140:	00082b24 	.word	0x00082b24
   80144:	00000000 	.word	0x00000000

00080148 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   80148:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
   8014a:	010b      	lsls	r3, r1, #4
   8014c:	4293      	cmp	r3, r2
   8014e:	d90d      	bls.n	8016c <usart_set_async_baudrate+0x24>
   80150:	e01a      	b.n	80188 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
   80152:	6841      	ldr	r1, [r0, #4]
   80154:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
   80158:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
   8015a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   8015e:	6203      	str	r3, [r0, #32]

	return 0;
   80160:	2000      	movs	r0, #0
   80162:	e020      	b.n	801a6 <usart_set_async_baudrate+0x5e>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
   80164:	2001      	movs	r0, #1
   80166:	e01e      	b.n	801a6 <usart_set_async_baudrate+0x5e>
   80168:	2001      	movs	r0, #1
   8016a:	e01c      	b.n	801a6 <usart_set_async_baudrate+0x5e>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   8016c:	00d2      	lsls	r2, r2, #3
   8016e:	eb02 0253 	add.w	r2, r2, r3, lsr #1
   80172:	fbb2 f3f3 	udiv	r3, r2, r3
	cd = cd_fp >> 3;
   80176:	08da      	lsrs	r2, r3, #3
	fp = cd_fp & 0x07;
   80178:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   8017c:	1e54      	subs	r4, r2, #1
   8017e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   80182:	428c      	cmp	r4, r1
   80184:	d9e9      	bls.n	8015a <usart_set_async_baudrate+0x12>
   80186:	e7ed      	b.n	80164 <usart_set_async_baudrate+0x1c>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   80188:	00c9      	lsls	r1, r1, #3
   8018a:	00d3      	lsls	r3, r2, #3
   8018c:	eb03 0351 	add.w	r3, r3, r1, lsr #1
   80190:	fbb3 f3f1 	udiv	r3, r3, r1
	cd = cd_fp >> 3;
   80194:	08da      	lsrs	r2, r3, #3
	fp = cd_fp & 0x07;
   80196:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   8019a:	1e54      	subs	r4, r2, #1
   8019c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   801a0:	428c      	cmp	r4, r1
   801a2:	d9d6      	bls.n	80152 <usart_set_async_baudrate+0xa>
   801a4:	e7e0      	b.n	80168 <usart_set_async_baudrate+0x20>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
   801a6:	f85d 4b04 	ldr.w	r4, [sp], #4
   801aa:	4770      	bx	lr

000801ac <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   801ac:	4b08      	ldr	r3, [pc, #32]	; (801d0 <usart_reset+0x24>)
   801ae:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   801b2:	2300      	movs	r3, #0
   801b4:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
   801b6:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
   801b8:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   801ba:	2388      	movs	r3, #136	; 0x88
   801bc:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   801be:	2324      	movs	r3, #36	; 0x24
   801c0:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
   801c2:	f44f 7380 	mov.w	r3, #256	; 0x100
   801c6:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
   801c8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
   801cc:	6003      	str	r3, [r0, #0]
   801ce:	4770      	bx	lr
   801d0:	55534100 	.word	0x55534100

000801d4 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
   801d4:	b570      	push	{r4, r5, r6, lr}
   801d6:	4605      	mov	r5, r0
   801d8:	460c      	mov	r4, r1
   801da:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   801dc:	4b0f      	ldr	r3, [pc, #60]	; (8021c <usart_init_rs232+0x48>)
   801de:	4798      	blx	r3

	ul_reg_val = 0;
   801e0:	2100      	movs	r1, #0
   801e2:	4b0f      	ldr	r3, [pc, #60]	; (80220 <usart_init_rs232+0x4c>)
   801e4:	6019      	str	r1, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
   801e6:	b19c      	cbz	r4, 80210 <usart_init_rs232+0x3c>
   801e8:	4628      	mov	r0, r5
   801ea:	6821      	ldr	r1, [r4, #0]
   801ec:	4632      	mov	r2, r6
   801ee:	4b0d      	ldr	r3, [pc, #52]	; (80224 <usart_init_rs232+0x50>)
   801f0:	4798      	blx	r3
   801f2:	4603      	mov	r3, r0
   801f4:	b970      	cbnz	r0, 80214 <usart_init_rs232+0x40>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   801f6:	68a1      	ldr	r1, [r4, #8]
   801f8:	6862      	ldr	r2, [r4, #4]
   801fa:	430a      	orrs	r2, r1
   801fc:	6921      	ldr	r1, [r4, #16]
   801fe:	430a      	orrs	r2, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   80200:	68e0      	ldr	r0, [r4, #12]
   80202:	4302      	orrs	r2, r0
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   80204:	4906      	ldr	r1, [pc, #24]	; (80220 <usart_init_rs232+0x4c>)
   80206:	600a      	str	r2, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
   80208:	6869      	ldr	r1, [r5, #4]
   8020a:	430a      	orrs	r2, r1
   8020c:	606a      	str	r2, [r5, #4]

	return 0;
   8020e:	e002      	b.n	80216 <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
   80210:	2301      	movs	r3, #1
   80212:	e000      	b.n	80216 <usart_init_rs232+0x42>
   80214:	2301      	movs	r3, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
   80216:	4618      	mov	r0, r3
   80218:	bd70      	pop	{r4, r5, r6, pc}
   8021a:	bf00      	nop
   8021c:	000801ad 	.word	0x000801ad
   80220:	200705c4 	.word	0x200705c4
   80224:	00080149 	.word	0x00080149

00080228 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
   80228:	2340      	movs	r3, #64	; 0x40
   8022a:	6003      	str	r3, [r0, #0]
   8022c:	4770      	bx	lr
   8022e:	bf00      	nop

00080230 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
   80230:	2310      	movs	r3, #16
   80232:	6003      	str	r3, [r0, #0]
   80234:	4770      	bx	lr
   80236:	bf00      	nop

00080238 <usart_enable_interrupt>:
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
	p_usart->US_IER = ul_sources;
   80238:	6081      	str	r1, [r0, #8]
   8023a:	4770      	bx	lr

0008023c <calcMidPos>:
	/*	This part is used if 2 sets of coordinates are given
		mid_x = (x1_pos+x2_pos)/2;
		mid_y = (y1_pos+y2_pos)/2;
	*/
	//Use this part if only 1 set of coordinates are given.
	mid_x = x1_pos;
   8023c:	4b04      	ldr	r3, [pc, #16]	; (80250 <calcMidPos+0x14>)
   8023e:	881a      	ldrh	r2, [r3, #0]
   80240:	4b04      	ldr	r3, [pc, #16]	; (80254 <calcMidPos+0x18>)
   80242:	801a      	strh	r2, [r3, #0]
	mid_y = y1_pos;
   80244:	4b04      	ldr	r3, [pc, #16]	; (80258 <calcMidPos+0x1c>)
   80246:	881a      	ldrh	r2, [r3, #0]
   80248:	4b04      	ldr	r3, [pc, #16]	; (8025c <calcMidPos+0x20>)
   8024a:	801a      	strh	r2, [r3, #0]
   8024c:	4770      	bx	lr
   8024e:	bf00      	nop
   80250:	200705ce 	.word	0x200705ce
   80254:	200705ca 	.word	0x200705ca
   80258:	200705c8 	.word	0x200705c8
   8025c:	200705cc 	.word	0x200705cc

00080260 <angleToPos>:
	Calculate the angle from the platform to the given position/object.
	Returns a negative number if the angle is closer clockwise than anti-clockwise
*/
int angleToPos(){
	//Sets the current angle into a temp variable
	platformAngle = currentAngle;
   80260:	4b14      	ldr	r3, [pc, #80]	; (802b4 <angleToPos+0x54>)
   80262:	681a      	ldr	r2, [r3, #0]
   80264:	4b14      	ldr	r3, [pc, #80]	; (802b8 <angleToPos+0x58>)
   80266:	601a      	str	r2, [r3, #0]
	//Transforms the angle to the objective to a usable value(0-360)
	objectAngle = 180 - angle;
   80268:	4b14      	ldr	r3, [pc, #80]	; (802bc <angleToPos+0x5c>)
   8026a:	681b      	ldr	r3, [r3, #0]
   8026c:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
   80270:	4913      	ldr	r1, [pc, #76]	; (802c0 <angleToPos+0x60>)
   80272:	600b      	str	r3, [r1, #0]
	
	//Calculates the angle-difference between the platform and the objective
	angleVal = abs(((abs(platformAngle-360) + objectAngle)%360) - 360);
   80274:	f5a2 71b4 	sub.w	r1, r2, #360	; 0x168
   80278:	2900      	cmp	r1, #0
   8027a:	bfb8      	it	lt
   8027c:	4249      	neglt	r1, r1
   8027e:	4419      	add	r1, r3
   80280:	4a10      	ldr	r2, [pc, #64]	; (802c4 <angleToPos+0x64>)
   80282:	fb81 2302 	smull	r2, r3, r1, r2
   80286:	18ca      	adds	r2, r1, r3
   80288:	17cb      	asrs	r3, r1, #31
   8028a:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   8028e:	f44f 72b4 	mov.w	r2, #360	; 0x168
   80292:	fb02 1113 	mls	r1, r2, r3, r1
   80296:	f5a1 71b4 	sub.w	r1, r1, #360	; 0x168
   8029a:	2900      	cmp	r1, #0
   8029c:	bfb8      	it	lt
   8029e:	4249      	neglt	r1, r1
	
	//If the angle-difference is greater than 180, make it negative
	(angleVal > 180) ? (angleVal -= 360) : (0);
   802a0:	29b4      	cmp	r1, #180	; 0xb4
   802a2:	bfc8      	it	gt
   802a4:	f5a1 71b4 	subgt.w	r1, r1, #360	; 0x168
   802a8:	4b07      	ldr	r3, [pc, #28]	; (802c8 <angleToPos+0x68>)
   802aa:	6019      	str	r1, [r3, #0]
	
	return angleVal;
}
   802ac:	4b06      	ldr	r3, [pc, #24]	; (802c8 <angleToPos+0x68>)
   802ae:	6818      	ldr	r0, [r3, #0]
   802b0:	4770      	bx	lr
   802b2:	bf00      	nop
   802b4:	20070138 	.word	0x20070138
   802b8:	20070684 	.word	0x20070684
   802bc:	20070660 	.word	0x20070660
   802c0:	20070678 	.word	0x20070678
   802c4:	b60b60b7 	.word	0xb60b60b7
   802c8:	20070688 	.word	0x20070688
   802cc:	00000000 	.word	0x00000000

000802d0 <valuesCalc>:

/*
	Calculates the difference in X/Y between the platform and a given position
	Also calculates the angle to the object from the platform
*/
void valuesCalc(uint8_t obj){
   802d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   802d2:	4604      	mov	r4, r0
	//Calculates the position of the platform
	calcMidPos();
   802d4:	4b1a      	ldr	r3, [pc, #104]	; (80340 <valuesCalc+0x70>)
   802d6:	4798      	blx	r3
	
	//Calculates the X/Y difference
	deltaX = objects[obj].x_pos - mid_x;
   802d8:	4b1a      	ldr	r3, [pc, #104]	; (80344 <valuesCalc+0x74>)
   802da:	f833 7034 	ldrh.w	r7, [r3, r4, lsl #3]
   802de:	4a1a      	ldr	r2, [pc, #104]	; (80348 <valuesCalc+0x78>)
   802e0:	8812      	ldrh	r2, [r2, #0]
   802e2:	1abf      	subs	r7, r7, r2
   802e4:	4a19      	ldr	r2, [pc, #100]	; (8034c <valuesCalc+0x7c>)
   802e6:	6017      	str	r7, [r2, #0]
	deltaY = objects[obj].y_pos - mid_y;
   802e8:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
   802ec:	8860      	ldrh	r0, [r4, #2]
   802ee:	4b18      	ldr	r3, [pc, #96]	; (80350 <valuesCalc+0x80>)
   802f0:	881b      	ldrh	r3, [r3, #0]
   802f2:	1ac0      	subs	r0, r0, r3
   802f4:	4b17      	ldr	r3, [pc, #92]	; (80354 <valuesCalc+0x84>)
   802f6:	6018      	str	r0, [r3, #0]
	
	//Calculates the angle between the platform and object in radians
	angleRad = atan2(deltaY,deltaX);
   802f8:	4e17      	ldr	r6, [pc, #92]	; (80358 <valuesCalc+0x88>)
   802fa:	47b0      	blx	r6
   802fc:	4604      	mov	r4, r0
   802fe:	460d      	mov	r5, r1
   80300:	4638      	mov	r0, r7
   80302:	47b0      	blx	r6
   80304:	4602      	mov	r2, r0
   80306:	460b      	mov	r3, r1
   80308:	4620      	mov	r0, r4
   8030a:	4629      	mov	r1, r5
   8030c:	4c13      	ldr	r4, [pc, #76]	; (8035c <valuesCalc+0x8c>)
   8030e:	47a0      	blx	r4
   80310:	4b13      	ldr	r3, [pc, #76]	; (80360 <valuesCalc+0x90>)
   80312:	e9c3 0100 	strd	r0, r1, [r3]
	
	//Converts the angle from radians to degrees
	angle = (angleRad*180)/PI;
   80316:	2200      	movs	r2, #0
   80318:	4b12      	ldr	r3, [pc, #72]	; (80364 <valuesCalc+0x94>)
   8031a:	4c13      	ldr	r4, [pc, #76]	; (80368 <valuesCalc+0x98>)
   8031c:	47a0      	blx	r4
   8031e:	a306      	add	r3, pc, #24	; (adr r3, 80338 <valuesCalc+0x68>)
   80320:	e9d3 2300 	ldrd	r2, r3, [r3]
   80324:	4c11      	ldr	r4, [pc, #68]	; (8036c <valuesCalc+0x9c>)
   80326:	47a0      	blx	r4
   80328:	4b11      	ldr	r3, [pc, #68]	; (80370 <valuesCalc+0xa0>)
   8032a:	4798      	blx	r3
   8032c:	4b11      	ldr	r3, [pc, #68]	; (80374 <valuesCalc+0xa4>)
   8032e:	6018      	str	r0, [r3, #0]
   80330:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80332:	bf00      	nop
   80334:	f3af 8000 	nop.w
   80338:	fc8b007a 	.word	0xfc8b007a
   8033c:	400921fa 	.word	0x400921fa
   80340:	0008023d 	.word	0x0008023d
   80344:	2007013c 	.word	0x2007013c
   80348:	200705ca 	.word	0x200705ca
   8034c:	2007067c 	.word	0x2007067c
   80350:	200705cc 	.word	0x200705cc
   80354:	20070650 	.word	0x20070650
   80358:	00081ce1 	.word	0x00081ce1
   8035c:	0008126d 	.word	0x0008126d
   80360:	20070670 	.word	0x20070670
   80364:	40668000 	.word	0x40668000
   80368:	00081dad 	.word	0x00081dad
   8036c:	00082001 	.word	0x00082001
   80370:	000822e1 	.word	0x000822e1
   80374:	20070660 	.word	0x20070660

00080378 <distanceToPosition>:
}

/*
	Calculates the distance from the platform to a given object
*/
double distanceToPosition(uint8_t obj){
   80378:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//Call that calculates angle of the object and X/Y differences
	valuesCalc(obj);
   8037c:	4b1c      	ldr	r3, [pc, #112]	; (803f0 <distanceToPosition+0x78>)
   8037e:	4798      	blx	r3
	//Calculates the hypotenuse 
	distanceLeft = sqrt(pow(deltaX,2)+pow(deltaY,2));
   80380:	4e1c      	ldr	r6, [pc, #112]	; (803f4 <distanceToPosition+0x7c>)
   80382:	4b1d      	ldr	r3, [pc, #116]	; (803f8 <distanceToPosition+0x80>)
   80384:	6818      	ldr	r0, [r3, #0]
   80386:	47b0      	blx	r6
   80388:	4604      	mov	r4, r0
   8038a:	460d      	mov	r5, r1
   8038c:	4b1b      	ldr	r3, [pc, #108]	; (803fc <distanceToPosition+0x84>)
   8038e:	6818      	ldr	r0, [r3, #0]
   80390:	47b0      	blx	r6
   80392:	4680      	mov	r8, r0
   80394:	4689      	mov	r9, r1
   80396:	f8df a07c 	ldr.w	sl, [pc, #124]	; 80414 <distanceToPosition+0x9c>
   8039a:	f8df b07c 	ldr.w	fp, [pc, #124]	; 80418 <distanceToPosition+0xa0>
   8039e:	4640      	mov	r0, r8
   803a0:	4649      	mov	r1, r9
   803a2:	4642      	mov	r2, r8
   803a4:	464b      	mov	r3, r9
   803a6:	47d0      	blx	sl
   803a8:	4606      	mov	r6, r0
   803aa:	460f      	mov	r7, r1
   803ac:	4620      	mov	r0, r4
   803ae:	4629      	mov	r1, r5
   803b0:	4622      	mov	r2, r4
   803b2:	462b      	mov	r3, r5
   803b4:	47d0      	blx	sl
   803b6:	4602      	mov	r2, r0
   803b8:	460b      	mov	r3, r1
   803ba:	4630      	mov	r0, r6
   803bc:	4639      	mov	r1, r7
   803be:	47d8      	blx	fp
   803c0:	4b0f      	ldr	r3, [pc, #60]	; (80400 <distanceToPosition+0x88>)
   803c2:	4798      	blx	r3
   803c4:	4604      	mov	r4, r0
   803c6:	460d      	mov	r5, r1
   803c8:	4b0e      	ldr	r3, [pc, #56]	; (80404 <distanceToPosition+0x8c>)
   803ca:	e9c3 4500 	strd	r4, r5, [r3]
	//Returns the distance/hypotenuse
	if (distanceLeft>60)
   803ce:	2200      	movs	r2, #0
   803d0:	4b0d      	ldr	r3, [pc, #52]	; (80408 <distanceToPosition+0x90>)
   803d2:	4e0e      	ldr	r6, [pc, #56]	; (8040c <distanceToPosition+0x94>)
   803d4:	47b0      	blx	r6
   803d6:	b118      	cbz	r0, 803e0 <distanceToPosition+0x68>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   803d8:	2202      	movs	r2, #2
   803da:	4b0d      	ldr	r3, [pc, #52]	; (80410 <distanceToPosition+0x98>)
   803dc:	631a      	str	r2, [r3, #48]	; 0x30
   803de:	e002      	b.n	803e6 <distanceToPosition+0x6e>
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   803e0:	2202      	movs	r2, #2
   803e2:	4b0b      	ldr	r3, [pc, #44]	; (80410 <distanceToPosition+0x98>)
   803e4:	635a      	str	r2, [r3, #52]	; 0x34
		ioport_set_pin_level(PIO_PD1_IDX, HIGH);
	}else{
		ioport_set_pin_level(PIO_PD1_IDX, LOW);
	}
	return distanceLeft;
}
   803e6:	4620      	mov	r0, r4
   803e8:	4629      	mov	r1, r5
   803ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   803ee:	bf00      	nop
   803f0:	000802d1 	.word	0x000802d1
   803f4:	00081ce1 	.word	0x00081ce1
   803f8:	2007067c 	.word	0x2007067c
   803fc:	20070650 	.word	0x20070650
   80400:	00081271 	.word	0x00081271
   80404:	20070658 	.word	0x20070658
   80408:	404e0000 	.word	0x404e0000
   8040c:	000822cd 	.word	0x000822cd
   80410:	400e1400 	.word	0x400e1400
   80414:	00081dad 	.word	0x00081dad
   80418:	00081a49 	.word	0x00081a49

0008041c <updateAngle>:
/*
	Updates the angle of the platform to what it should be according
	to calculated values.
*/
void updateAngle(){
	currentAngle = ((currentAngle - angleVal)+360)%360;
   8041c:	4809      	ldr	r0, [pc, #36]	; (80444 <updateAngle+0x28>)
   8041e:	6803      	ldr	r3, [r0, #0]
   80420:	4a09      	ldr	r2, [pc, #36]	; (80448 <updateAngle+0x2c>)
   80422:	6811      	ldr	r1, [r2, #0]
   80424:	1a59      	subs	r1, r3, r1
   80426:	f501 71b4 	add.w	r1, r1, #360	; 0x168
   8042a:	4a08      	ldr	r2, [pc, #32]	; (8044c <updateAngle+0x30>)
   8042c:	fb81 2302 	smull	r2, r3, r1, r2
   80430:	18ca      	adds	r2, r1, r3
   80432:	17cb      	asrs	r3, r1, #31
   80434:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   80438:	f44f 72b4 	mov.w	r2, #360	; 0x168
   8043c:	fb02 1113 	mls	r1, r2, r3, r1
   80440:	6001      	str	r1, [r0, #0]
   80442:	4770      	bx	lr
   80444:	20070138 	.word	0x20070138
   80448:	20070688 	.word	0x20070688
   8044c:	b60b60b7 	.word	0xb60b60b7

00080450 <rotationChooser>:
}

/*
	Choose the direction of the rotation depending on the value of input
*/
void rotationChooser(int degreesToPos){
   80450:	b508      	push	{r3, lr}
	//If the value is negative rotate right, else left
	if (degreesToPos<0){
   80452:	2800      	cmp	r0, #0
   80454:	da07      	bge.n	80466 <rotationChooser+0x16>
		degreesToPos = abs(degreesToPos);
		//Rotates the platform clockwise by the input value
		rotateRight(degreesToPos);
   80456:	2800      	cmp	r0, #0
   80458:	bfb8      	it	lt
   8045a:	4240      	neglt	r0, r0
   8045c:	4b04      	ldr	r3, [pc, #16]	; (80470 <rotationChooser+0x20>)
   8045e:	4798      	blx	r3
		//Update the angle
		updateAngle();
   80460:	4b04      	ldr	r3, [pc, #16]	; (80474 <rotationChooser+0x24>)
   80462:	4798      	blx	r3
   80464:	bd08      	pop	{r3, pc}
	} else{
		//Makes the value into a positive value
		
		//Rotates the platform anti-clockwise by the input value
		rotateLeft(degreesToPos);
   80466:	4b04      	ldr	r3, [pc, #16]	; (80478 <rotationChooser+0x28>)
   80468:	4798      	blx	r3
		//Update the angle
		updateAngle();
   8046a:	4b02      	ldr	r3, [pc, #8]	; (80474 <rotationChooser+0x24>)
   8046c:	4798      	blx	r3
   8046e:	bd08      	pop	{r3, pc}
   80470:	00080e21 	.word	0x00080e21
   80474:	0008041d 	.word	0x0008041d
   80478:	00080ee9 	.word	0x00080ee9
   8047c:	00000000 	.word	0x00000000

00080480 <angleCheck>:
	If they differ to much, the platform will stop and recalibrate to fix this.
	
	Didn't work in the first practical test, but that might be a consequence of other factors
	Will now only be called once half of the distance to a destination has been traveled
*/
void angleCheck(){
   80480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//Saves the last position
	last_x = mid_x;
   80482:	4e23      	ldr	r6, [pc, #140]	; (80510 <angleCheck+0x90>)
   80484:	4f23      	ldr	r7, [pc, #140]	; (80514 <angleCheck+0x94>)
   80486:	883b      	ldrh	r3, [r7, #0]
   80488:	8033      	strh	r3, [r6, #0]
	last_y = mid_y;
   8048a:	4c23      	ldr	r4, [pc, #140]	; (80518 <angleCheck+0x98>)
   8048c:	4d23      	ldr	r5, [pc, #140]	; (8051c <angleCheck+0x9c>)
   8048e:	882b      	ldrh	r3, [r5, #0]
   80490:	8023      	strh	r3, [r4, #0]
	
	//Calculates the new position of the platform
	calcMidPos();
   80492:	4b23      	ldr	r3, [pc, #140]	; (80520 <angleCheck+0xa0>)
   80494:	4798      	blx	r3
	
	//Calculates the X/Y-difference of the platform and the object
	deltaX = mid_x - last_x;
   80496:	883f      	ldrh	r7, [r7, #0]
   80498:	8833      	ldrh	r3, [r6, #0]
   8049a:	1aff      	subs	r7, r7, r3
   8049c:	4b21      	ldr	r3, [pc, #132]	; (80524 <angleCheck+0xa4>)
   8049e:	601f      	str	r7, [r3, #0]
	deltaY = mid_y - last_y;
   804a0:	8828      	ldrh	r0, [r5, #0]
   804a2:	8823      	ldrh	r3, [r4, #0]
   804a4:	1ac0      	subs	r0, r0, r3
   804a6:	4b20      	ldr	r3, [pc, #128]	; (80528 <angleCheck+0xa8>)
   804a8:	6018      	str	r0, [r3, #0]
	
	//Calculates the angle to the object from the platform
	angleRad = atan2(deltaY,deltaX);
   804aa:	4e20      	ldr	r6, [pc, #128]	; (8052c <angleCheck+0xac>)
   804ac:	47b0      	blx	r6
   804ae:	4604      	mov	r4, r0
   804b0:	460d      	mov	r5, r1
   804b2:	4638      	mov	r0, r7
   804b4:	47b0      	blx	r6
   804b6:	4602      	mov	r2, r0
   804b8:	460b      	mov	r3, r1
   804ba:	4620      	mov	r0, r4
   804bc:	4629      	mov	r1, r5
   804be:	4c1c      	ldr	r4, [pc, #112]	; (80530 <angleCheck+0xb0>)
   804c0:	47a0      	blx	r4
   804c2:	4b1c      	ldr	r3, [pc, #112]	; (80534 <angleCheck+0xb4>)
   804c4:	e9c3 0100 	strd	r0, r1, [r3]
	angleTemp = (angleRad*180)/PI;
   804c8:	2200      	movs	r2, #0
   804ca:	4b1b      	ldr	r3, [pc, #108]	; (80538 <angleCheck+0xb8>)
   804cc:	4c1b      	ldr	r4, [pc, #108]	; (8053c <angleCheck+0xbc>)
   804ce:	47a0      	blx	r4
   804d0:	a30d      	add	r3, pc, #52	; (adr r3, 80508 <angleCheck+0x88>)
   804d2:	e9d3 2300 	ldrd	r2, r3, [r3]
   804d6:	4c1a      	ldr	r4, [pc, #104]	; (80540 <angleCheck+0xc0>)
   804d8:	47a0      	blx	r4
   804da:	4b1a      	ldr	r3, [pc, #104]	; (80544 <angleCheck+0xc4>)
   804dc:	4798      	blx	r3
	angleTemp = 180 - angleTemp;
   804de:	f1c0 00b4 	rsb	r0, r0, #180	; 0xb4
   804e2:	4b19      	ldr	r3, [pc, #100]	; (80548 <angleCheck+0xc8>)
   804e4:	6018      	str	r0, [r3, #0]
	
	//If the angle-difference of the current travel-angle and the angle to the object is bigger than 4
	//then fix the positioning so that the angle is equal.
	if (angleTemp!=currentAngle)
   804e6:	4b19      	ldr	r3, [pc, #100]	; (8054c <angleCheck+0xcc>)
   804e8:	681b      	ldr	r3, [r3, #0]
   804ea:	4298      	cmp	r0, r3
   804ec:	d009      	beq.n	80502 <angleCheck+0x82>
	{
		//Stops the movement
		stop();
   804ee:	4b18      	ldr	r3, [pc, #96]	; (80550 <angleCheck+0xd0>)
   804f0:	4798      	blx	r3
		//Sets currentAngle to the actual angle of the platform
		currentAngle = angleTemp;
   804f2:	4b15      	ldr	r3, [pc, #84]	; (80548 <angleCheck+0xc8>)
   804f4:	681a      	ldr	r2, [r3, #0]
   804f6:	4b15      	ldr	r3, [pc, #84]	; (8054c <angleCheck+0xcc>)
   804f8:	601a      	str	r2, [r3, #0]
		//Rotates the platform the needed amount in the correct direction.
		rotationChooser(angleToPos());
   804fa:	4b16      	ldr	r3, [pc, #88]	; (80554 <angleCheck+0xd4>)
   804fc:	4798      	blx	r3
   804fe:	4b16      	ldr	r3, [pc, #88]	; (80558 <angleCheck+0xd8>)
   80500:	4798      	blx	r3
   80502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80504:	f3af 8000 	nop.w
   80508:	fc8b007a 	.word	0xfc8b007a
   8050c:	400921fa 	.word	0x400921fa
   80510:	2007066c 	.word	0x2007066c
   80514:	200705ca 	.word	0x200705ca
   80518:	20070654 	.word	0x20070654
   8051c:	200705cc 	.word	0x200705cc
   80520:	0008023d 	.word	0x0008023d
   80524:	2007067c 	.word	0x2007067c
   80528:	20070650 	.word	0x20070650
   8052c:	00081ce1 	.word	0x00081ce1
   80530:	0008126d 	.word	0x0008126d
   80534:	20070670 	.word	0x20070670
   80538:	40668000 	.word	0x40668000
   8053c:	00081dad 	.word	0x00081dad
   80540:	00082001 	.word	0x00082001
   80544:	000822e1 	.word	0x000822e1
   80548:	20070680 	.word	0x20070680
   8054c:	20070138 	.word	0x20070138
   80550:	00080d51 	.word	0x00080d51
   80554:	00080261 	.word	0x00080261
   80558:	00080451 	.word	0x00080451
   8055c:	f3af 8000 	nop.w

00080560 <pulseCounter_handlerA>:
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80560:	4b04      	ldr	r3, [pc, #16]	; (80574 <pulseCounter_handlerA+0x14>)
   80562:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 int totA = 0;
 int totB = 0;
 

void pulseCounter_handlerA(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(A))
   80564:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
   80568:	d003      	beq.n	80572 <pulseCounter_handlerA+0x12>
	{
		counterA++;
   8056a:	4b03      	ldr	r3, [pc, #12]	; (80578 <pulseCounter_handlerA+0x18>)
   8056c:	681a      	ldr	r2, [r3, #0]
   8056e:	3201      	adds	r2, #1
   80570:	601a      	str	r2, [r3, #0]
   80572:	4770      	bx	lr
   80574:	400e1200 	.word	0x400e1200
   80578:	200705d0 	.word	0x200705d0

0008057c <pulseCounter_handlerB>:
   8057c:	4b04      	ldr	r3, [pc, #16]	; (80590 <pulseCounter_handlerB+0x14>)
   8057e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}

}

void pulseCounter_handlerB(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(B))
   80580:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80584:	d003      	beq.n	8058e <pulseCounter_handlerB+0x12>
	{
		counterB++;
   80586:	4b03      	ldr	r3, [pc, #12]	; (80594 <pulseCounter_handlerB+0x18>)
   80588:	681a      	ldr	r2, [r3, #0]
   8058a:	3201      	adds	r2, #1
   8058c:	601a      	str	r2, [r3, #0]
   8058e:	4770      	bx	lr
   80590:	400e1200 	.word	0x400e1200
   80594:	200705d4 	.word	0x200705d4

00080598 <pulseCounter_configA>:
	}
	
}

void pulseCounter_configA(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   80598:	b570      	push	{r4, r5, r6, lr}
   8059a:	b082      	sub	sp, #8
   8059c:	4606      	mov	r6, r0
   8059e:	460d      	mov	r5, r1
   805a0:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   805a2:	2000      	movs	r0, #0
   805a4:	4b0d      	ldr	r3, [pc, #52]	; (805dc <pulseCounter_configA+0x44>)
   805a6:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   805a8:	4630      	mov	r0, r6
   805aa:	4b0d      	ldr	r3, [pc, #52]	; (805e0 <pulseCounter_configA+0x48>)
   805ac:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   805ae:	4628      	mov	r0, r5
   805b0:	4621      	mov	r1, r4
   805b2:	2201      	movs	r2, #1
   805b4:	4b0b      	ldr	r3, [pc, #44]	; (805e4 <pulseCounter_configA+0x4c>)
   805b6:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerA);
   805b8:	4b0b      	ldr	r3, [pc, #44]	; (805e8 <pulseCounter_configA+0x50>)
   805ba:	9300      	str	r3, [sp, #0]
   805bc:	4628      	mov	r0, r5
   805be:	4631      	mov	r1, r6
   805c0:	4622      	mov	r2, r4
   805c2:	2340      	movs	r3, #64	; 0x40
   805c4:	4e09      	ldr	r6, [pc, #36]	; (805ec <pulseCounter_configA+0x54>)
   805c6:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   805c8:	4628      	mov	r0, r5
   805ca:	4621      	mov	r1, r4
   805cc:	4b08      	ldr	r3, [pc, #32]	; (805f0 <pulseCounter_configA+0x58>)
   805ce:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   805d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   805d4:	4b07      	ldr	r3, [pc, #28]	; (805f4 <pulseCounter_configA+0x5c>)
   805d6:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
}
   805d8:	b002      	add	sp, #8
   805da:	bd70      	pop	{r4, r5, r6, pc}
   805dc:	00080b09 	.word	0x00080b09
   805e0:	00080ab1 	.word	0x00080ab1
   805e4:	00080775 	.word	0x00080775
   805e8:	00080561 	.word	0x00080561
   805ec:	0008093d 	.word	0x0008093d
   805f0:	00080801 	.word	0x00080801
   805f4:	e000e100 	.word	0xe000e100

000805f8 <pulseCounter_configB>:

void pulseCounter_configB(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   805f8:	b570      	push	{r4, r5, r6, lr}
   805fa:	b082      	sub	sp, #8
   805fc:	4606      	mov	r6, r0
   805fe:	460d      	mov	r5, r1
   80600:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   80602:	2000      	movs	r0, #0
   80604:	4b0d      	ldr	r3, [pc, #52]	; (8063c <pulseCounter_configB+0x44>)
   80606:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   80608:	4630      	mov	r0, r6
   8060a:	4b0d      	ldr	r3, [pc, #52]	; (80640 <pulseCounter_configB+0x48>)
   8060c:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   8060e:	4628      	mov	r0, r5
   80610:	4621      	mov	r1, r4
   80612:	2201      	movs	r2, #1
   80614:	4b0b      	ldr	r3, [pc, #44]	; (80644 <pulseCounter_configB+0x4c>)
   80616:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerB);
   80618:	4b0b      	ldr	r3, [pc, #44]	; (80648 <pulseCounter_configB+0x50>)
   8061a:	9300      	str	r3, [sp, #0]
   8061c:	4628      	mov	r0, r5
   8061e:	4631      	mov	r1, r6
   80620:	4622      	mov	r2, r4
   80622:	2340      	movs	r3, #64	; 0x40
   80624:	4e09      	ldr	r6, [pc, #36]	; (8064c <pulseCounter_configB+0x54>)
   80626:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   80628:	4628      	mov	r0, r5
   8062a:	4621      	mov	r1, r4
   8062c:	4b08      	ldr	r3, [pc, #32]	; (80650 <pulseCounter_configB+0x58>)
   8062e:	4798      	blx	r3
   80630:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80634:	4b07      	ldr	r3, [pc, #28]	; (80654 <pulseCounter_configB+0x5c>)
   80636:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
   80638:	b002      	add	sp, #8
   8063a:	bd70      	pop	{r4, r5, r6, pc}
   8063c:	00080b09 	.word	0x00080b09
   80640:	00080ab1 	.word	0x00080ab1
   80644:	00080775 	.word	0x00080775
   80648:	0008057d 	.word	0x0008057d
   8064c:	0008093d 	.word	0x0008093d
   80650:	00080801 	.word	0x00080801
   80654:	e000e100 	.word	0xe000e100

00080658 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80658:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8065a:	480e      	ldr	r0, [pc, #56]	; (80694 <sysclk_init+0x3c>)
   8065c:	4b0e      	ldr	r3, [pc, #56]	; (80698 <sysclk_init+0x40>)
   8065e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80660:	2000      	movs	r0, #0
   80662:	213e      	movs	r1, #62	; 0x3e
   80664:	4b0d      	ldr	r3, [pc, #52]	; (8069c <sysclk_init+0x44>)
   80666:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80668:	4c0d      	ldr	r4, [pc, #52]	; (806a0 <sysclk_init+0x48>)
   8066a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8066c:	2800      	cmp	r0, #0
   8066e:	d0fc      	beq.n	8066a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80670:	4b0c      	ldr	r3, [pc, #48]	; (806a4 <sysclk_init+0x4c>)
   80672:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80674:	4a0c      	ldr	r2, [pc, #48]	; (806a8 <sysclk_init+0x50>)
   80676:	4b0d      	ldr	r3, [pc, #52]	; (806ac <sysclk_init+0x54>)
   80678:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8067a:	4c0d      	ldr	r4, [pc, #52]	; (806b0 <sysclk_init+0x58>)
   8067c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8067e:	2800      	cmp	r0, #0
   80680:	d0fc      	beq.n	8067c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80682:	2010      	movs	r0, #16
   80684:	4b0b      	ldr	r3, [pc, #44]	; (806b4 <sysclk_init+0x5c>)
   80686:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80688:	4b0b      	ldr	r3, [pc, #44]	; (806b8 <sysclk_init+0x60>)
   8068a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8068c:	4801      	ldr	r0, [pc, #4]	; (80694 <sysclk_init+0x3c>)
   8068e:	4b02      	ldr	r3, [pc, #8]	; (80698 <sysclk_init+0x40>)
   80690:	4798      	blx	r3
   80692:	bd10      	pop	{r4, pc}
   80694:	0501bd00 	.word	0x0501bd00
   80698:	200700b1 	.word	0x200700b1
   8069c:	00080a2d 	.word	0x00080a2d
   806a0:	00080a81 	.word	0x00080a81
   806a4:	00080a91 	.word	0x00080a91
   806a8:	200d3f01 	.word	0x200d3f01
   806ac:	400e0600 	.word	0x400e0600
   806b0:	00080aa1 	.word	0x00080aa1
   806b4:	000809c9 	.word	0x000809c9
   806b8:	00080be1 	.word	0x00080be1

000806bc <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   806bc:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   806be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   806c2:	4b16      	ldr	r3, [pc, #88]	; (8071c <board_init+0x60>)
   806c4:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   806c6:	200b      	movs	r0, #11
   806c8:	4c15      	ldr	r4, [pc, #84]	; (80720 <board_init+0x64>)
   806ca:	47a0      	blx	r4
   806cc:	200c      	movs	r0, #12
   806ce:	47a0      	blx	r4
   806d0:	200d      	movs	r0, #13
   806d2:	47a0      	blx	r4
   806d4:	200e      	movs	r0, #14
   806d6:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   806d8:	203b      	movs	r0, #59	; 0x3b
   806da:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   806de:	4c11      	ldr	r4, [pc, #68]	; (80724 <board_init+0x68>)
   806e0:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   806e2:	2055      	movs	r0, #85	; 0x55
   806e4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   806e8:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   806ea:	2056      	movs	r0, #86	; 0x56
   806ec:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   806f0:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   806f2:	2068      	movs	r0, #104	; 0x68
   806f4:	490c      	ldr	r1, [pc, #48]	; (80728 <board_init+0x6c>)
   806f6:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   806f8:	205c      	movs	r0, #92	; 0x5c
   806fa:	490c      	ldr	r1, [pc, #48]	; (8072c <board_init+0x70>)
   806fc:	47a0      	blx	r4
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   806fe:	4b0c      	ldr	r3, [pc, #48]	; (80730 <board_init+0x74>)
   80700:	f44f 5240 	mov.w	r2, #12288	; 0x3000
   80704:	661a      	str	r2, [r3, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   80706:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   80708:	625a      	str	r2, [r3, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   8070a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   8070e:	6f19      	ldr	r1, [r3, #112]	; 0x70
   80710:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
   80714:	6719      	str	r1, [r3, #112]	; 0x70
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   80716:	605a      	str	r2, [r3, #4]
   80718:	bd10      	pop	{r4, pc}
   8071a:	bf00      	nop
   8071c:	400e1a50 	.word	0x400e1a50
   80720:	00080ab1 	.word	0x00080ab1
   80724:	00080811 	.word	0x00080811
   80728:	28000079 	.word	0x28000079
   8072c:	28000001 	.word	0x28000001
   80730:	400e0e00 	.word	0x400e0e00

00080734 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80734:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80736:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8073a:	d016      	beq.n	8076a <pio_set_peripheral+0x36>
   8073c:	d804      	bhi.n	80748 <pio_set_peripheral+0x14>
   8073e:	b1c1      	cbz	r1, 80772 <pio_set_peripheral+0x3e>
   80740:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80744:	d00a      	beq.n	8075c <pio_set_peripheral+0x28>
   80746:	e013      	b.n	80770 <pio_set_peripheral+0x3c>
   80748:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8074c:	d011      	beq.n	80772 <pio_set_peripheral+0x3e>
   8074e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80752:	d00e      	beq.n	80772 <pio_set_peripheral+0x3e>
   80754:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80758:	d10a      	bne.n	80770 <pio_set_peripheral+0x3c>
   8075a:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8075c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8075e:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80760:	400b      	ands	r3, r1
   80762:	ea23 0302 	bic.w	r3, r3, r2
   80766:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80768:	e002      	b.n	80770 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8076a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   8076c:	4313      	orrs	r3, r2
   8076e:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80770:	6042      	str	r2, [r0, #4]
   80772:	4770      	bx	lr

00080774 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80774:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80776:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8077a:	bf14      	ite	ne
   8077c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8077e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80780:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80784:	bf14      	ite	ne
   80786:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80788:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8078a:	f012 0f02 	tst.w	r2, #2
   8078e:	d002      	beq.n	80796 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80790:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80794:	e004      	b.n	807a0 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80796:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8079a:	bf18      	it	ne
   8079c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   807a0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   807a2:	6001      	str	r1, [r0, #0]
   807a4:	4770      	bx	lr
   807a6:	bf00      	nop

000807a8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   807a8:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   807aa:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   807ac:	9c01      	ldr	r4, [sp, #4]
   807ae:	b10c      	cbz	r4, 807b4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   807b0:	6641      	str	r1, [r0, #100]	; 0x64
   807b2:	e000      	b.n	807b6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   807b4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   807b6:	b10b      	cbz	r3, 807bc <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   807b8:	6501      	str	r1, [r0, #80]	; 0x50
   807ba:	e000      	b.n	807be <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   807bc:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   807be:	b10a      	cbz	r2, 807c4 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   807c0:	6301      	str	r1, [r0, #48]	; 0x30
   807c2:	e000      	b.n	807c6 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   807c4:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   807c6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   807c8:	6001      	str	r1, [r0, #0]
}
   807ca:	f85d 4b04 	ldr.w	r4, [sp], #4
   807ce:	4770      	bx	lr

000807d0 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   807d0:	f012 0f10 	tst.w	r2, #16
   807d4:	d010      	beq.n	807f8 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   807d6:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   807da:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   807de:	bf14      	ite	ne
   807e0:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   807e4:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   807e8:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   807ec:	bf14      	ite	ne
   807ee:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   807f2:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   807f6:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   807f8:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   807fc:	4770      	bx	lr
   807fe:	bf00      	nop

00080800 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   80800:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   80802:	6401      	str	r1, [r0, #64]	; 0x40
   80804:	4770      	bx	lr
   80806:	bf00      	nop

00080808 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80808:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8080a:	4770      	bx	lr

0008080c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   8080c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   8080e:	4770      	bx	lr

00080810 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80810:	b570      	push	{r4, r5, r6, lr}
   80812:	b082      	sub	sp, #8
   80814:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80816:	0944      	lsrs	r4, r0, #5
   80818:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   8081c:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80820:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80822:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   80826:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8082a:	d030      	beq.n	8088e <pio_configure_pin+0x7e>
   8082c:	d806      	bhi.n	8083c <pio_configure_pin+0x2c>
   8082e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80832:	d00a      	beq.n	8084a <pio_configure_pin+0x3a>
   80834:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80838:	d018      	beq.n	8086c <pio_configure_pin+0x5c>
   8083a:	e049      	b.n	808d0 <pio_configure_pin+0xc0>
   8083c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80840:	d030      	beq.n	808a4 <pio_configure_pin+0x94>
   80842:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80846:	d02d      	beq.n	808a4 <pio_configure_pin+0x94>
   80848:	e042      	b.n	808d0 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8084a:	f000 001f 	and.w	r0, r0, #31
   8084e:	2401      	movs	r4, #1
   80850:	4084      	lsls	r4, r0
   80852:	4630      	mov	r0, r6
   80854:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80858:	4622      	mov	r2, r4
   8085a:	4b1f      	ldr	r3, [pc, #124]	; (808d8 <pio_configure_pin+0xc8>)
   8085c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8085e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80862:	bf14      	ite	ne
   80864:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80866:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80868:	2001      	movs	r0, #1
   8086a:	e032      	b.n	808d2 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   8086c:	f000 001f 	and.w	r0, r0, #31
   80870:	2401      	movs	r4, #1
   80872:	4084      	lsls	r4, r0
   80874:	4630      	mov	r0, r6
   80876:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8087a:	4622      	mov	r2, r4
   8087c:	4b16      	ldr	r3, [pc, #88]	; (808d8 <pio_configure_pin+0xc8>)
   8087e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80880:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80884:	bf14      	ite	ne
   80886:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80888:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8088a:	2001      	movs	r0, #1
   8088c:	e021      	b.n	808d2 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   8088e:	f000 011f 	and.w	r1, r0, #31
   80892:	2401      	movs	r4, #1
   80894:	4630      	mov	r0, r6
   80896:	fa04 f101 	lsl.w	r1, r4, r1
   8089a:	462a      	mov	r2, r5
   8089c:	4b0f      	ldr	r3, [pc, #60]	; (808dc <pio_configure_pin+0xcc>)
   8089e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   808a0:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   808a2:	e016      	b.n	808d2 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   808a4:	f000 011f 	and.w	r1, r0, #31
   808a8:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   808aa:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   808ae:	ea05 0304 	and.w	r3, r5, r4
   808b2:	9300      	str	r3, [sp, #0]
   808b4:	4630      	mov	r0, r6
   808b6:	fa04 f101 	lsl.w	r1, r4, r1
   808ba:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   808be:	bf14      	ite	ne
   808c0:	2200      	movne	r2, #0
   808c2:	2201      	moveq	r2, #1
   808c4:	f3c5 0380 	ubfx	r3, r5, #2, #1
   808c8:	4d05      	ldr	r5, [pc, #20]	; (808e0 <pio_configure_pin+0xd0>)
   808ca:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   808cc:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   808ce:	e000      	b.n	808d2 <pio_configure_pin+0xc2>

	default:
		return 0;
   808d0:	2000      	movs	r0, #0
	}

	return 1;
}
   808d2:	b002      	add	sp, #8
   808d4:	bd70      	pop	{r4, r5, r6, pc}
   808d6:	bf00      	nop
   808d8:	00080735 	.word	0x00080735
   808dc:	00080775 	.word	0x00080775
   808e0:	000807a9 	.word	0x000807a9

000808e4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   808e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   808e8:	4604      	mov	r4, r0
   808ea:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   808ec:	4b10      	ldr	r3, [pc, #64]	; (80930 <pio_handler_process+0x4c>)
   808ee:	4798      	blx	r3
   808f0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   808f2:	4620      	mov	r0, r4
   808f4:	4b0f      	ldr	r3, [pc, #60]	; (80934 <pio_handler_process+0x50>)
   808f6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   808f8:	4005      	ands	r5, r0
   808fa:	d017      	beq.n	8092c <pio_handler_process+0x48>
   808fc:	4f0e      	ldr	r7, [pc, #56]	; (80938 <pio_handler_process+0x54>)
   808fe:	f107 040c 	add.w	r4, r7, #12
   80902:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80904:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80908:	42b3      	cmp	r3, r6
   8090a:	d10a      	bne.n	80922 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8090c:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80910:	4229      	tst	r1, r5
   80912:	d006      	beq.n	80922 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80914:	6823      	ldr	r3, [r4, #0]
   80916:	4630      	mov	r0, r6
   80918:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8091a:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8091e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80922:	42bc      	cmp	r4, r7
   80924:	d002      	beq.n	8092c <pio_handler_process+0x48>
   80926:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80928:	2d00      	cmp	r5, #0
   8092a:	d1eb      	bne.n	80904 <pio_handler_process+0x20>
   8092c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80930:	00080809 	.word	0x00080809
   80934:	0008080d 	.word	0x0008080d
   80938:	200705dc 	.word	0x200705dc

0008093c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   8093c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   8093e:	4c0b      	ldr	r4, [pc, #44]	; (8096c <pio_handler_set+0x30>)
   80940:	6824      	ldr	r4, [r4, #0]
   80942:	2c06      	cmp	r4, #6
   80944:	d810      	bhi.n	80968 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   80946:	4f0a      	ldr	r7, [pc, #40]	; (80970 <pio_handler_set+0x34>)
   80948:	0126      	lsls	r6, r4, #4
   8094a:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   8094c:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   8094e:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   80950:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   80952:	9906      	ldr	r1, [sp, #24]
   80954:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   80956:	3401      	adds	r4, #1
   80958:	4904      	ldr	r1, [pc, #16]	; (8096c <pio_handler_set+0x30>)
   8095a:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   8095c:	4611      	mov	r1, r2
   8095e:	461a      	mov	r2, r3
   80960:	4b04      	ldr	r3, [pc, #16]	; (80974 <pio_handler_set+0x38>)
   80962:	4798      	blx	r3

	return 0;
   80964:	2000      	movs	r0, #0
   80966:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   80968:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   8096a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8096c:	200705d8 	.word	0x200705d8
   80970:	200705dc 	.word	0x200705dc
   80974:	000807d1 	.word	0x000807d1

00080978 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80978:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8097a:	4802      	ldr	r0, [pc, #8]	; (80984 <PIOA_Handler+0xc>)
   8097c:	210b      	movs	r1, #11
   8097e:	4b02      	ldr	r3, [pc, #8]	; (80988 <PIOA_Handler+0x10>)
   80980:	4798      	blx	r3
   80982:	bd08      	pop	{r3, pc}
   80984:	400e0e00 	.word	0x400e0e00
   80988:	000808e5 	.word	0x000808e5

0008098c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   8098c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8098e:	4802      	ldr	r0, [pc, #8]	; (80998 <PIOB_Handler+0xc>)
   80990:	210c      	movs	r1, #12
   80992:	4b02      	ldr	r3, [pc, #8]	; (8099c <PIOB_Handler+0x10>)
   80994:	4798      	blx	r3
   80996:	bd08      	pop	{r3, pc}
   80998:	400e1000 	.word	0x400e1000
   8099c:	000808e5 	.word	0x000808e5

000809a0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   809a0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   809a2:	4802      	ldr	r0, [pc, #8]	; (809ac <PIOC_Handler+0xc>)
   809a4:	210d      	movs	r1, #13
   809a6:	4b02      	ldr	r3, [pc, #8]	; (809b0 <PIOC_Handler+0x10>)
   809a8:	4798      	blx	r3
   809aa:	bd08      	pop	{r3, pc}
   809ac:	400e1200 	.word	0x400e1200
   809b0:	000808e5 	.word	0x000808e5

000809b4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   809b4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   809b6:	4802      	ldr	r0, [pc, #8]	; (809c0 <PIOD_Handler+0xc>)
   809b8:	210e      	movs	r1, #14
   809ba:	4b02      	ldr	r3, [pc, #8]	; (809c4 <PIOD_Handler+0x10>)
   809bc:	4798      	blx	r3
   809be:	bd08      	pop	{r3, pc}
   809c0:	400e1400 	.word	0x400e1400
   809c4:	000808e5 	.word	0x000808e5

000809c8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   809c8:	4b17      	ldr	r3, [pc, #92]	; (80a28 <pmc_switch_mck_to_pllack+0x60>)
   809ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   809cc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   809d0:	4310      	orrs	r0, r2
   809d2:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   809d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   809d6:	f013 0f08 	tst.w	r3, #8
   809da:	d109      	bne.n	809f0 <pmc_switch_mck_to_pllack+0x28>
   809dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
   809e0:	4911      	ldr	r1, [pc, #68]	; (80a28 <pmc_switch_mck_to_pllack+0x60>)
   809e2:	e001      	b.n	809e8 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   809e4:	3b01      	subs	r3, #1
   809e6:	d019      	beq.n	80a1c <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   809e8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   809ea:	f012 0f08 	tst.w	r2, #8
   809ee:	d0f9      	beq.n	809e4 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   809f0:	4b0d      	ldr	r3, [pc, #52]	; (80a28 <pmc_switch_mck_to_pllack+0x60>)
   809f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   809f4:	f022 0203 	bic.w	r2, r2, #3
   809f8:	f042 0202 	orr.w	r2, r2, #2
   809fc:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   809fe:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80a00:	f010 0008 	ands.w	r0, r0, #8
   80a04:	d10c      	bne.n	80a20 <pmc_switch_mck_to_pllack+0x58>
   80a06:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80a0a:	4907      	ldr	r1, [pc, #28]	; (80a28 <pmc_switch_mck_to_pllack+0x60>)
   80a0c:	e001      	b.n	80a12 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80a0e:	3b01      	subs	r3, #1
   80a10:	d008      	beq.n	80a24 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a12:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80a14:	f012 0f08 	tst.w	r2, #8
   80a18:	d0f9      	beq.n	80a0e <pmc_switch_mck_to_pllack+0x46>
   80a1a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80a1c:	2001      	movs	r0, #1
   80a1e:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80a20:	2000      	movs	r0, #0
   80a22:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80a24:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80a26:	4770      	bx	lr
   80a28:	400e0600 	.word	0x400e0600

00080a2c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80a2c:	b138      	cbz	r0, 80a3e <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80a2e:	4911      	ldr	r1, [pc, #68]	; (80a74 <pmc_switch_mainck_to_xtal+0x48>)
   80a30:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80a32:	4a11      	ldr	r2, [pc, #68]	; (80a78 <pmc_switch_mainck_to_xtal+0x4c>)
   80a34:	401a      	ands	r2, r3
   80a36:	4b11      	ldr	r3, [pc, #68]	; (80a7c <pmc_switch_mainck_to_xtal+0x50>)
   80a38:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80a3a:	620b      	str	r3, [r1, #32]
   80a3c:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80a3e:	4a0d      	ldr	r2, [pc, #52]	; (80a74 <pmc_switch_mainck_to_xtal+0x48>)
   80a40:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80a42:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80a46:	f023 0303 	bic.w	r3, r3, #3
   80a4a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80a4e:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80a52:	0209      	lsls	r1, r1, #8
   80a54:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80a56:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80a58:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80a5a:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80a5c:	f013 0f01 	tst.w	r3, #1
   80a60:	d0fb      	beq.n	80a5a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80a62:	4a04      	ldr	r2, [pc, #16]	; (80a74 <pmc_switch_mainck_to_xtal+0x48>)
   80a64:	6a13      	ldr	r3, [r2, #32]
   80a66:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80a6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80a6e:	6213      	str	r3, [r2, #32]
   80a70:	4770      	bx	lr
   80a72:	bf00      	nop
   80a74:	400e0600 	.word	0x400e0600
   80a78:	fec8fffc 	.word	0xfec8fffc
   80a7c:	01370002 	.word	0x01370002

00080a80 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80a80:	4b02      	ldr	r3, [pc, #8]	; (80a8c <pmc_osc_is_ready_mainck+0xc>)
   80a82:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80a84:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80a88:	4770      	bx	lr
   80a8a:	bf00      	nop
   80a8c:	400e0600 	.word	0x400e0600

00080a90 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80a90:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80a94:	4b01      	ldr	r3, [pc, #4]	; (80a9c <pmc_disable_pllack+0xc>)
   80a96:	629a      	str	r2, [r3, #40]	; 0x28
   80a98:	4770      	bx	lr
   80a9a:	bf00      	nop
   80a9c:	400e0600 	.word	0x400e0600

00080aa0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80aa0:	4b02      	ldr	r3, [pc, #8]	; (80aac <pmc_is_locked_pllack+0xc>)
   80aa2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80aa4:	f000 0002 	and.w	r0, r0, #2
   80aa8:	4770      	bx	lr
   80aaa:	bf00      	nop
   80aac:	400e0600 	.word	0x400e0600

00080ab0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80ab0:	282c      	cmp	r0, #44	; 0x2c
   80ab2:	d820      	bhi.n	80af6 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80ab4:	281f      	cmp	r0, #31
   80ab6:	d80d      	bhi.n	80ad4 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80ab8:	4b12      	ldr	r3, [pc, #72]	; (80b04 <pmc_enable_periph_clk+0x54>)
   80aba:	699a      	ldr	r2, [r3, #24]
   80abc:	2301      	movs	r3, #1
   80abe:	4083      	lsls	r3, r0
   80ac0:	401a      	ands	r2, r3
   80ac2:	4293      	cmp	r3, r2
   80ac4:	d019      	beq.n	80afa <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80ac6:	2301      	movs	r3, #1
   80ac8:	fa03 f000 	lsl.w	r0, r3, r0
   80acc:	4b0d      	ldr	r3, [pc, #52]	; (80b04 <pmc_enable_periph_clk+0x54>)
   80ace:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80ad0:	2000      	movs	r0, #0
   80ad2:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80ad4:	4b0b      	ldr	r3, [pc, #44]	; (80b04 <pmc_enable_periph_clk+0x54>)
   80ad6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   80ada:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80adc:	2301      	movs	r3, #1
   80ade:	4083      	lsls	r3, r0
   80ae0:	401a      	ands	r2, r3
   80ae2:	4293      	cmp	r3, r2
   80ae4:	d00b      	beq.n	80afe <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80ae6:	2301      	movs	r3, #1
   80ae8:	fa03 f000 	lsl.w	r0, r3, r0
   80aec:	4b05      	ldr	r3, [pc, #20]	; (80b04 <pmc_enable_periph_clk+0x54>)
   80aee:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80af2:	2000      	movs	r0, #0
   80af4:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80af6:	2001      	movs	r0, #1
   80af8:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80afa:	2000      	movs	r0, #0
   80afc:	4770      	bx	lr
   80afe:	2000      	movs	r0, #0
}
   80b00:	4770      	bx	lr
   80b02:	bf00      	nop
   80b04:	400e0600 	.word	0x400e0600

00080b08 <pmc_set_writeprotect>:
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
   80b08:	b120      	cbz	r0, 80b14 <pmc_set_writeprotect+0xc>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
   80b0a:	4a05      	ldr	r2, [pc, #20]	; (80b20 <pmc_set_writeprotect+0x18>)
   80b0c:	4b05      	ldr	r3, [pc, #20]	; (80b24 <pmc_set_writeprotect+0x1c>)
   80b0e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80b12:	4770      	bx	lr
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   80b14:	4a04      	ldr	r2, [pc, #16]	; (80b28 <pmc_set_writeprotect+0x20>)
   80b16:	4b03      	ldr	r3, [pc, #12]	; (80b24 <pmc_set_writeprotect+0x1c>)
   80b18:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80b1c:	4770      	bx	lr
   80b1e:	bf00      	nop
   80b20:	504d4301 	.word	0x504d4301
   80b24:	400e0600 	.word	0x400e0600
   80b28:	504d4300 	.word	0x504d4300

00080b2c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80b2c:	e7fe      	b.n	80b2c <Dummy_Handler>
   80b2e:	bf00      	nop

00080b30 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80b30:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80b32:	4b1e      	ldr	r3, [pc, #120]	; (80bac <Reset_Handler+0x7c>)
   80b34:	4a1e      	ldr	r2, [pc, #120]	; (80bb0 <Reset_Handler+0x80>)
   80b36:	429a      	cmp	r2, r3
   80b38:	d003      	beq.n	80b42 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80b3a:	4b1e      	ldr	r3, [pc, #120]	; (80bb4 <Reset_Handler+0x84>)
   80b3c:	4a1b      	ldr	r2, [pc, #108]	; (80bac <Reset_Handler+0x7c>)
   80b3e:	429a      	cmp	r2, r3
   80b40:	d304      	bcc.n	80b4c <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80b42:	4b1d      	ldr	r3, [pc, #116]	; (80bb8 <Reset_Handler+0x88>)
   80b44:	4a1d      	ldr	r2, [pc, #116]	; (80bbc <Reset_Handler+0x8c>)
   80b46:	429a      	cmp	r2, r3
   80b48:	d30f      	bcc.n	80b6a <Reset_Handler+0x3a>
   80b4a:	e01a      	b.n	80b82 <Reset_Handler+0x52>
   80b4c:	4b1c      	ldr	r3, [pc, #112]	; (80bc0 <Reset_Handler+0x90>)
   80b4e:	4c1d      	ldr	r4, [pc, #116]	; (80bc4 <Reset_Handler+0x94>)
   80b50:	1ae4      	subs	r4, r4, r3
   80b52:	f024 0403 	bic.w	r4, r4, #3
   80b56:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80b58:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80b5a:	4814      	ldr	r0, [pc, #80]	; (80bac <Reset_Handler+0x7c>)
   80b5c:	4914      	ldr	r1, [pc, #80]	; (80bb0 <Reset_Handler+0x80>)
   80b5e:	585a      	ldr	r2, [r3, r1]
   80b60:	501a      	str	r2, [r3, r0]
   80b62:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80b64:	42a3      	cmp	r3, r4
   80b66:	d1fa      	bne.n	80b5e <Reset_Handler+0x2e>
   80b68:	e7eb      	b.n	80b42 <Reset_Handler+0x12>
   80b6a:	4b17      	ldr	r3, [pc, #92]	; (80bc8 <Reset_Handler+0x98>)
   80b6c:	4917      	ldr	r1, [pc, #92]	; (80bcc <Reset_Handler+0x9c>)
   80b6e:	1ac9      	subs	r1, r1, r3
   80b70:	f021 0103 	bic.w	r1, r1, #3
   80b74:	1d1a      	adds	r2, r3, #4
   80b76:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80b78:	2200      	movs	r2, #0
   80b7a:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80b7e:	428b      	cmp	r3, r1
   80b80:	d1fb      	bne.n	80b7a <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80b82:	4a13      	ldr	r2, [pc, #76]	; (80bd0 <Reset_Handler+0xa0>)
   80b84:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80b88:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80b8c:	4911      	ldr	r1, [pc, #68]	; (80bd4 <Reset_Handler+0xa4>)
   80b8e:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80b90:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80b94:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80b98:	d203      	bcs.n	80ba2 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80b9a:	688a      	ldr	r2, [r1, #8]
   80b9c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80ba0:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80ba2:	4b0d      	ldr	r3, [pc, #52]	; (80bd8 <Reset_Handler+0xa8>)
   80ba4:	4798      	blx	r3

	/* Branch to main function */
	main();
   80ba6:	4b0d      	ldr	r3, [pc, #52]	; (80bdc <Reset_Handler+0xac>)
   80ba8:	4798      	blx	r3
   80baa:	e7fe      	b.n	80baa <Reset_Handler+0x7a>
   80bac:	20070000 	.word	0x20070000
   80bb0:	00082b24 	.word	0x00082b24
   80bb4:	200705a4 	.word	0x200705a4
   80bb8:	2007069c 	.word	0x2007069c
   80bbc:	200705a8 	.word	0x200705a8
   80bc0:	20070004 	.word	0x20070004
   80bc4:	200705a7 	.word	0x200705a7
   80bc8:	200705a4 	.word	0x200705a4
   80bcc:	20070697 	.word	0x20070697
   80bd0:	00080000 	.word	0x00080000
   80bd4:	e000ed00 	.word	0xe000ed00
   80bd8:	0008293d 	.word	0x0008293d
   80bdc:	00081081 	.word	0x00081081

00080be0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80be0:	4b3e      	ldr	r3, [pc, #248]	; (80cdc <SystemCoreClockUpdate+0xfc>)
   80be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80be4:	f003 0303 	and.w	r3, r3, #3
   80be8:	2b03      	cmp	r3, #3
   80bea:	d85f      	bhi.n	80cac <SystemCoreClockUpdate+0xcc>
   80bec:	e8df f003 	tbb	[pc, r3]
   80bf0:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80bf4:	4b3a      	ldr	r3, [pc, #232]	; (80ce0 <SystemCoreClockUpdate+0x100>)
   80bf6:	695b      	ldr	r3, [r3, #20]
   80bf8:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80bfc:	bf14      	ite	ne
   80bfe:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80c02:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80c06:	4b37      	ldr	r3, [pc, #220]	; (80ce4 <SystemCoreClockUpdate+0x104>)
   80c08:	601a      	str	r2, [r3, #0]
   80c0a:	e04f      	b.n	80cac <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80c0c:	4b33      	ldr	r3, [pc, #204]	; (80cdc <SystemCoreClockUpdate+0xfc>)
   80c0e:	6a1b      	ldr	r3, [r3, #32]
   80c10:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80c14:	d003      	beq.n	80c1e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80c16:	4a34      	ldr	r2, [pc, #208]	; (80ce8 <SystemCoreClockUpdate+0x108>)
   80c18:	4b32      	ldr	r3, [pc, #200]	; (80ce4 <SystemCoreClockUpdate+0x104>)
   80c1a:	601a      	str	r2, [r3, #0]
   80c1c:	e046      	b.n	80cac <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80c1e:	4a33      	ldr	r2, [pc, #204]	; (80cec <SystemCoreClockUpdate+0x10c>)
   80c20:	4b30      	ldr	r3, [pc, #192]	; (80ce4 <SystemCoreClockUpdate+0x104>)
   80c22:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80c24:	4b2d      	ldr	r3, [pc, #180]	; (80cdc <SystemCoreClockUpdate+0xfc>)
   80c26:	6a1b      	ldr	r3, [r3, #32]
   80c28:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80c2c:	2b10      	cmp	r3, #16
   80c2e:	d002      	beq.n	80c36 <SystemCoreClockUpdate+0x56>
   80c30:	2b20      	cmp	r3, #32
   80c32:	d004      	beq.n	80c3e <SystemCoreClockUpdate+0x5e>
   80c34:	e03a      	b.n	80cac <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80c36:	4a2e      	ldr	r2, [pc, #184]	; (80cf0 <SystemCoreClockUpdate+0x110>)
   80c38:	4b2a      	ldr	r3, [pc, #168]	; (80ce4 <SystemCoreClockUpdate+0x104>)
   80c3a:	601a      	str	r2, [r3, #0]
				break;
   80c3c:	e036      	b.n	80cac <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80c3e:	4a2a      	ldr	r2, [pc, #168]	; (80ce8 <SystemCoreClockUpdate+0x108>)
   80c40:	4b28      	ldr	r3, [pc, #160]	; (80ce4 <SystemCoreClockUpdate+0x104>)
   80c42:	601a      	str	r2, [r3, #0]
				break;
   80c44:	e032      	b.n	80cac <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80c46:	4b25      	ldr	r3, [pc, #148]	; (80cdc <SystemCoreClockUpdate+0xfc>)
   80c48:	6a1b      	ldr	r3, [r3, #32]
   80c4a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80c4e:	d003      	beq.n	80c58 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80c50:	4a25      	ldr	r2, [pc, #148]	; (80ce8 <SystemCoreClockUpdate+0x108>)
   80c52:	4b24      	ldr	r3, [pc, #144]	; (80ce4 <SystemCoreClockUpdate+0x104>)
   80c54:	601a      	str	r2, [r3, #0]
   80c56:	e012      	b.n	80c7e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80c58:	4a24      	ldr	r2, [pc, #144]	; (80cec <SystemCoreClockUpdate+0x10c>)
   80c5a:	4b22      	ldr	r3, [pc, #136]	; (80ce4 <SystemCoreClockUpdate+0x104>)
   80c5c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80c5e:	4b1f      	ldr	r3, [pc, #124]	; (80cdc <SystemCoreClockUpdate+0xfc>)
   80c60:	6a1b      	ldr	r3, [r3, #32]
   80c62:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80c66:	2b10      	cmp	r3, #16
   80c68:	d002      	beq.n	80c70 <SystemCoreClockUpdate+0x90>
   80c6a:	2b20      	cmp	r3, #32
   80c6c:	d004      	beq.n	80c78 <SystemCoreClockUpdate+0x98>
   80c6e:	e006      	b.n	80c7e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80c70:	4a1f      	ldr	r2, [pc, #124]	; (80cf0 <SystemCoreClockUpdate+0x110>)
   80c72:	4b1c      	ldr	r3, [pc, #112]	; (80ce4 <SystemCoreClockUpdate+0x104>)
   80c74:	601a      	str	r2, [r3, #0]
				break;
   80c76:	e002      	b.n	80c7e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80c78:	4a1b      	ldr	r2, [pc, #108]	; (80ce8 <SystemCoreClockUpdate+0x108>)
   80c7a:	4b1a      	ldr	r3, [pc, #104]	; (80ce4 <SystemCoreClockUpdate+0x104>)
   80c7c:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80c7e:	4b17      	ldr	r3, [pc, #92]	; (80cdc <SystemCoreClockUpdate+0xfc>)
   80c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80c82:	f003 0303 	and.w	r3, r3, #3
   80c86:	2b02      	cmp	r3, #2
   80c88:	d10d      	bne.n	80ca6 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80c8a:	4b14      	ldr	r3, [pc, #80]	; (80cdc <SystemCoreClockUpdate+0xfc>)
   80c8c:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80c8e:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80c90:	4b14      	ldr	r3, [pc, #80]	; (80ce4 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80c92:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80c96:	681a      	ldr	r2, [r3, #0]
   80c98:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80c9c:	b2c9      	uxtb	r1, r1
   80c9e:	fbb2 f2f1 	udiv	r2, r2, r1
   80ca2:	601a      	str	r2, [r3, #0]
   80ca4:	e002      	b.n	80cac <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80ca6:	4a13      	ldr	r2, [pc, #76]	; (80cf4 <SystemCoreClockUpdate+0x114>)
   80ca8:	4b0e      	ldr	r3, [pc, #56]	; (80ce4 <SystemCoreClockUpdate+0x104>)
   80caa:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80cac:	4b0b      	ldr	r3, [pc, #44]	; (80cdc <SystemCoreClockUpdate+0xfc>)
   80cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80cb0:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80cb4:	2b70      	cmp	r3, #112	; 0x70
   80cb6:	d107      	bne.n	80cc8 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80cb8:	4b0a      	ldr	r3, [pc, #40]	; (80ce4 <SystemCoreClockUpdate+0x104>)
   80cba:	681a      	ldr	r2, [r3, #0]
   80cbc:	490e      	ldr	r1, [pc, #56]	; (80cf8 <SystemCoreClockUpdate+0x118>)
   80cbe:	fba1 0202 	umull	r0, r2, r1, r2
   80cc2:	0852      	lsrs	r2, r2, #1
   80cc4:	601a      	str	r2, [r3, #0]
   80cc6:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80cc8:	4b04      	ldr	r3, [pc, #16]	; (80cdc <SystemCoreClockUpdate+0xfc>)
   80cca:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80ccc:	4b05      	ldr	r3, [pc, #20]	; (80ce4 <SystemCoreClockUpdate+0x104>)
   80cce:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80cd2:	681a      	ldr	r2, [r3, #0]
   80cd4:	40ca      	lsrs	r2, r1
   80cd6:	601a      	str	r2, [r3, #0]
   80cd8:	4770      	bx	lr
   80cda:	bf00      	nop
   80cdc:	400e0600 	.word	0x400e0600
   80ce0:	400e1a10 	.word	0x400e1a10
   80ce4:	2007015c 	.word	0x2007015c
   80ce8:	00b71b00 	.word	0x00b71b00
   80cec:	003d0900 	.word	0x003d0900
   80cf0:	007a1200 	.word	0x007a1200
   80cf4:	0e4e1c00 	.word	0x0e4e1c00
   80cf8:	aaaaaaab 	.word	0xaaaaaaab
   80cfc:	00000000 	.word	0x00000000

00080d00 <pulse>:

/*
	Sends a pulse on the designated pin that varies
	with the "motorSpeed" input
*/
void pulse(uint16_t motorSpeed){
   80d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80d02:	4c0d      	ldr	r4, [pc, #52]	; (80d38 <pulse+0x38>)
   80d04:	f44f 4500 	mov.w	r5, #32768	; 0x8000
   80d08:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(pin24, HIGH);
	delay_us(motorSpeed);
   80d0a:	a309      	add	r3, pc, #36	; (adr r3, 80d30 <pulse+0x30>)
   80d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d10:	490a      	ldr	r1, [pc, #40]	; (80d3c <pulse+0x3c>)
   80d12:	4616      	mov	r6, r2
   80d14:	461f      	mov	r7, r3
   80d16:	fbe1 6700 	umlal	r6, r7, r1, r0
   80d1a:	4630      	mov	r0, r6
   80d1c:	4639      	mov	r1, r7
   80d1e:	4a08      	ldr	r2, [pc, #32]	; (80d40 <pulse+0x40>)
   80d20:	2300      	movs	r3, #0
   80d22:	4e08      	ldr	r6, [pc, #32]	; (80d44 <pulse+0x44>)
   80d24:	47b0      	blx	r6
   80d26:	4b08      	ldr	r3, [pc, #32]	; (80d48 <pulse+0x48>)
   80d28:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80d2a:	6365      	str	r5, [r4, #52]	; 0x34
   80d2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80d2e:	bf00      	nop
   80d30:	00d59f7f 	.word	0x00d59f7f
   80d34:	00000000 	.word	0x00000000
   80d38:	400e0e00 	.word	0x400e0e00
   80d3c:	0501bd00 	.word	0x0501bd00
   80d40:	00d59f80 	.word	0x00d59f80
   80d44:	00082371 	.word	0x00082371
   80d48:	20070001 	.word	0x20070001
   80d4c:	f3af 8000 	nop.w

00080d50 <stop>:
}

/*
	Stops both of the motors
*/
void stop(){
   80d50:	b538      	push	{r3, r4, r5, lr}
	pulse(1500);
   80d52:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80d56:	4d06      	ldr	r5, [pc, #24]	; (80d70 <stop+0x20>)
   80d58:	47a8      	blx	r5
	delay_us(motorSwitch);
   80d5a:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80d5e:	4c05      	ldr	r4, [pc, #20]	; (80d74 <stop+0x24>)
   80d60:	47a0      	blx	r4
	pulse(1500);
   80d62:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80d66:	47a8      	blx	r5
	delay_ms(timeOut);
   80d68:	4803      	ldr	r0, [pc, #12]	; (80d78 <stop+0x28>)
   80d6a:	47a0      	blx	r4
   80d6c:	bd38      	pop	{r3, r4, r5, pc}
   80d6e:	bf00      	nop
   80d70:	00080d01 	.word	0x00080d01
   80d74:	20070001 	.word	0x20070001
   80d78:	00124f80 	.word	0x00124f80
   80d7c:	00000000 	.word	0x00000000

00080d80 <rotateRightByDegrees>:

/*
	Rotates the platform to the right (clockwise) for
	desired amount of degrees
*/
void rotateRightByDegrees(int degree){
   80d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80d82:	4604      	mov	r4, r0
	stop();
   80d84:	4b1e      	ldr	r3, [pc, #120]	; (80e00 <rotateRightByDegrees+0x80>)
   80d86:	4798      	blx	r3
	degree=degree*1.1;
   80d88:	4620      	mov	r0, r4
   80d8a:	4b1e      	ldr	r3, [pc, #120]	; (80e04 <rotateRightByDegrees+0x84>)
   80d8c:	4798      	blx	r3
   80d8e:	a31a      	add	r3, pc, #104	; (adr r3, 80df8 <rotateRightByDegrees+0x78>)
   80d90:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d94:	4c1c      	ldr	r4, [pc, #112]	; (80e08 <rotateRightByDegrees+0x88>)
   80d96:	47a0      	blx	r4
   80d98:	4b1c      	ldr	r3, [pc, #112]	; (80e0c <rotateRightByDegrees+0x8c>)
   80d9a:	4798      	blx	r3
	degree=(degree/4)-1;
   80d9c:	2800      	cmp	r0, #0
   80d9e:	bfb8      	it	lt
   80da0:	3003      	addlt	r0, #3
   80da2:	1084      	asrs	r4, r0, #2
   80da4:	3c01      	subs	r4, #1
	degree = max(degree,0);
   80da6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
	if (degree>0)
   80daa:	2c00      	cmp	r4, #0
   80dac:	dd0a      	ble.n	80dc4 <rotateRightByDegrees+0x44>
	{
		
		pulse(reverseBaseSpeed);
   80dae:	f44f 60a0 	mov.w	r0, #1280	; 0x500
   80db2:	4d17      	ldr	r5, [pc, #92]	; (80e10 <rotateRightByDegrees+0x90>)
   80db4:	47a8      	blx	r5
		delay_us(motorSwitch);
   80db6:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80dba:	4b16      	ldr	r3, [pc, #88]	; (80e14 <rotateRightByDegrees+0x94>)
   80dbc:	4798      	blx	r3
		pulse(baseSpeedLeft);
   80dbe:	f240 607c 	movw	r0, #1660	; 0x67c
   80dc2:	47a8      	blx	r5
	}
	
	
	counterA = 0;
   80dc4:	2300      	movs	r3, #0
   80dc6:	4a14      	ldr	r2, [pc, #80]	; (80e18 <rotateRightByDegrees+0x98>)
   80dc8:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80dca:	4a14      	ldr	r2, [pc, #80]	; (80e1c <rotateRightByDegrees+0x9c>)
   80dcc:	6013      	str	r3, [r2, #0]
	
	while((counterA<degree)){
   80dce:	429c      	cmp	r4, r3
   80dd0:	dd08      	ble.n	80de4 <rotateRightByDegrees+0x64>
		delay_ms(1);
   80dd2:	f241 7770 	movw	r7, #6000	; 0x1770
   80dd6:	4e0f      	ldr	r6, [pc, #60]	; (80e14 <rotateRightByDegrees+0x94>)
	
	
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   80dd8:	4d0f      	ldr	r5, [pc, #60]	; (80e18 <rotateRightByDegrees+0x98>)
		delay_ms(1);
   80dda:	4638      	mov	r0, r7
   80ddc:	47b0      	blx	r6
	
	
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   80dde:	682b      	ldr	r3, [r5, #0]
   80de0:	429c      	cmp	r4, r3
   80de2:	dcfa      	bgt.n	80dda <rotateRightByDegrees+0x5a>
		delay_ms(1);
	}
	
	stop();
   80de4:	4b06      	ldr	r3, [pc, #24]	; (80e00 <rotateRightByDegrees+0x80>)
   80de6:	4798      	blx	r3
	counterA = 0;
   80de8:	2300      	movs	r3, #0
   80dea:	4a0b      	ldr	r2, [pc, #44]	; (80e18 <rotateRightByDegrees+0x98>)
   80dec:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80dee:	4a0b      	ldr	r2, [pc, #44]	; (80e1c <rotateRightByDegrees+0x9c>)
   80df0:	6013      	str	r3, [r2, #0]
   80df2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80df4:	f3af 8000 	nop.w
   80df8:	9999999a 	.word	0x9999999a
   80dfc:	3ff19999 	.word	0x3ff19999
   80e00:	00080d51 	.word	0x00080d51
   80e04:	00081ce1 	.word	0x00081ce1
   80e08:	00081dad 	.word	0x00081dad
   80e0c:	000822e1 	.word	0x000822e1
   80e10:	00080d01 	.word	0x00080d01
   80e14:	20070001 	.word	0x20070001
   80e18:	200705d0 	.word	0x200705d0
   80e1c:	200705d4 	.word	0x200705d4

00080e20 <rotateRight>:

/*
	Splits up the rotation into segments of a maximum of 
	45 degrees at a time
*/
void rotateRight(int degree){
   80e20:	b570      	push	{r4, r5, r6, lr}
   80e22:	4604      	mov	r4, r0
	while(degree>45)
   80e24:	282d      	cmp	r0, #45	; 0x2d
   80e26:	dd06      	ble.n	80e36 <rotateRight+0x16>
	{
		degree = degree-45;
		rotateRightByDegrees(45);
   80e28:	262d      	movs	r6, #45	; 0x2d
   80e2a:	4d05      	ldr	r5, [pc, #20]	; (80e40 <rotateRight+0x20>)
	45 degrees at a time
*/
void rotateRight(int degree){
	while(degree>45)
	{
		degree = degree-45;
   80e2c:	3c2d      	subs	r4, #45	; 0x2d
		rotateRightByDegrees(45);
   80e2e:	4630      	mov	r0, r6
   80e30:	47a8      	blx	r5
/*
	Splits up the rotation into segments of a maximum of 
	45 degrees at a time
*/
void rotateRight(int degree){
	while(degree>45)
   80e32:	2c2d      	cmp	r4, #45	; 0x2d
   80e34:	dcfa      	bgt.n	80e2c <rotateRight+0xc>
	{
		degree = degree-45;
		rotateRightByDegrees(45);
	}
	rotateRightByDegrees(degree);
   80e36:	4620      	mov	r0, r4
   80e38:	4b01      	ldr	r3, [pc, #4]	; (80e40 <rotateRight+0x20>)
   80e3a:	4798      	blx	r3
   80e3c:	bd70      	pop	{r4, r5, r6, pc}
   80e3e:	bf00      	nop
   80e40:	00080d81 	.word	0x00080d81
   80e44:	00000000 	.word	0x00000000

00080e48 <rotateLeftByDegrees>:

/*
	Rotates the platform to the left (anti-clockwise) for
	desired amount of degrees
*/
void rotateLeftByDegrees(int degree){
   80e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80e4a:	4604      	mov	r4, r0
	
	stop();
   80e4c:	4b1e      	ldr	r3, [pc, #120]	; (80ec8 <rotateLeftByDegrees+0x80>)
   80e4e:	4798      	blx	r3
	degree = degree*1.05;
   80e50:	4620      	mov	r0, r4
   80e52:	4b1e      	ldr	r3, [pc, #120]	; (80ecc <rotateLeftByDegrees+0x84>)
   80e54:	4798      	blx	r3
   80e56:	a31a      	add	r3, pc, #104	; (adr r3, 80ec0 <rotateLeftByDegrees+0x78>)
   80e58:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e5c:	4c1c      	ldr	r4, [pc, #112]	; (80ed0 <rotateLeftByDegrees+0x88>)
   80e5e:	47a0      	blx	r4
   80e60:	4b1c      	ldr	r3, [pc, #112]	; (80ed4 <rotateLeftByDegrees+0x8c>)
   80e62:	4798      	blx	r3
	degree=(degree/4)-1;
   80e64:	2800      	cmp	r0, #0
   80e66:	bfb8      	it	lt
   80e68:	3003      	addlt	r0, #3
   80e6a:	1084      	asrs	r4, r0, #2
   80e6c:	3c01      	subs	r4, #1
	
	degree = max(degree,0);
   80e6e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
	if (degree>0)
   80e72:	2c00      	cmp	r4, #0
   80e74:	dd0a      	ble.n	80e8c <rotateLeftByDegrees+0x44>
	{
		pulse(baseSpeed);
   80e76:	f240 60a4 	movw	r0, #1700	; 0x6a4
   80e7a:	4d17      	ldr	r5, [pc, #92]	; (80ed8 <rotateLeftByDegrees+0x90>)
   80e7c:	47a8      	blx	r5
		delay_us(motorSwitch);
   80e7e:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80e82:	4b16      	ldr	r3, [pc, #88]	; (80edc <rotateLeftByDegrees+0x94>)
   80e84:	4798      	blx	r3
		pulse(reverseBaseSpeed);
   80e86:	f44f 60a0 	mov.w	r0, #1280	; 0x500
   80e8a:	47a8      	blx	r5
	}
	counterA = 0;
   80e8c:	2300      	movs	r3, #0
   80e8e:	4a14      	ldr	r2, [pc, #80]	; (80ee0 <rotateLeftByDegrees+0x98>)
   80e90:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80e92:	4a14      	ldr	r2, [pc, #80]	; (80ee4 <rotateLeftByDegrees+0x9c>)
   80e94:	6013      	str	r3, [r2, #0]
	
	while((counterA<degree)){
   80e96:	429c      	cmp	r4, r3
   80e98:	dd08      	ble.n	80eac <rotateLeftByDegrees+0x64>
		delay_ms(1);
   80e9a:	f241 7770 	movw	r7, #6000	; 0x1770
   80e9e:	4e0f      	ldr	r6, [pc, #60]	; (80edc <rotateLeftByDegrees+0x94>)
		pulse(reverseBaseSpeed);
	}
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   80ea0:	4d0f      	ldr	r5, [pc, #60]	; (80ee0 <rotateLeftByDegrees+0x98>)
		delay_ms(1);
   80ea2:	4638      	mov	r0, r7
   80ea4:	47b0      	blx	r6
		pulse(reverseBaseSpeed);
	}
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   80ea6:	682b      	ldr	r3, [r5, #0]
   80ea8:	429c      	cmp	r4, r3
   80eaa:	dcfa      	bgt.n	80ea2 <rotateLeftByDegrees+0x5a>
		delay_ms(1);
	}
	stop();
   80eac:	4b06      	ldr	r3, [pc, #24]	; (80ec8 <rotateLeftByDegrees+0x80>)
   80eae:	4798      	blx	r3
	counterA = 0;
   80eb0:	2300      	movs	r3, #0
   80eb2:	4a0b      	ldr	r2, [pc, #44]	; (80ee0 <rotateLeftByDegrees+0x98>)
   80eb4:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80eb6:	4a0b      	ldr	r2, [pc, #44]	; (80ee4 <rotateLeftByDegrees+0x9c>)
   80eb8:	6013      	str	r3, [r2, #0]
   80eba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80ebc:	f3af 8000 	nop.w
   80ec0:	cccccccd 	.word	0xcccccccd
   80ec4:	3ff0cccc 	.word	0x3ff0cccc
   80ec8:	00080d51 	.word	0x00080d51
   80ecc:	00081ce1 	.word	0x00081ce1
   80ed0:	00081dad 	.word	0x00081dad
   80ed4:	000822e1 	.word	0x000822e1
   80ed8:	00080d01 	.word	0x00080d01
   80edc:	20070001 	.word	0x20070001
   80ee0:	200705d0 	.word	0x200705d0
   80ee4:	200705d4 	.word	0x200705d4

00080ee8 <rotateLeft>:

/*
	Splits up the rotation into segments of a maximum of 
	45 degrees at a time
*/
void rotateLeft(int degree){
   80ee8:	b570      	push	{r4, r5, r6, lr}
   80eea:	4604      	mov	r4, r0
	while(degree>45)
   80eec:	282d      	cmp	r0, #45	; 0x2d
   80eee:	dd06      	ble.n	80efe <rotateLeft+0x16>
	{
		degree = degree-45;
		rotateLeftByDegrees(45);
   80ef0:	262d      	movs	r6, #45	; 0x2d
   80ef2:	4d05      	ldr	r5, [pc, #20]	; (80f08 <rotateLeft+0x20>)
	45 degrees at a time
*/
void rotateLeft(int degree){
	while(degree>45)
	{
		degree = degree-45;
   80ef4:	3c2d      	subs	r4, #45	; 0x2d
		rotateLeftByDegrees(45);
   80ef6:	4630      	mov	r0, r6
   80ef8:	47a8      	blx	r5
/*
	Splits up the rotation into segments of a maximum of 
	45 degrees at a time
*/
void rotateLeft(int degree){
	while(degree>45)
   80efa:	2c2d      	cmp	r4, #45	; 0x2d
   80efc:	dcfa      	bgt.n	80ef4 <rotateLeft+0xc>
	{
		degree = degree-45;
		rotateLeftByDegrees(45);
	}
	rotateLeftByDegrees(degree);
   80efe:	4620      	mov	r0, r4
   80f00:	4b01      	ldr	r3, [pc, #4]	; (80f08 <rotateLeft+0x20>)
   80f02:	4798      	blx	r3
   80f04:	bd70      	pop	{r4, r5, r6, pc}
   80f06:	bf00      	nop
   80f08:	00080e49 	.word	0x00080e49

00080f0c <wheelControl>:
	stop();
	counterA = 0;
	counterB = 0;
}

void wheelControl(int ek){
   80f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80f10:	4680      	mov	r8, r0
	counterA = 0; //Nollstller rknarna
   80f12:	2300      	movs	r3, #0
   80f14:	4a12      	ldr	r2, [pc, #72]	; (80f60 <wheelControl+0x54>)
   80f16:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80f18:	4a12      	ldr	r2, [pc, #72]	; (80f64 <wheelControl+0x58>)
   80f1a:	6013      	str	r3, [r2, #0]
	bSL = bSL+(ek*kP);
   80f1c:	4e12      	ldr	r6, [pc, #72]	; (80f68 <wheelControl+0x5c>)
   80f1e:	4f13      	ldr	r7, [pc, #76]	; (80f6c <wheelControl+0x60>)
   80f20:	8830      	ldrh	r0, [r6, #0]
   80f22:	47b8      	blx	r7
   80f24:	4604      	mov	r4, r0
   80f26:	460d      	mov	r5, r1
   80f28:	4640      	mov	r0, r8
   80f2a:	47b8      	blx	r7
   80f2c:	4b10      	ldr	r3, [pc, #64]	; (80f70 <wheelControl+0x64>)
   80f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80f32:	4f10      	ldr	r7, [pc, #64]	; (80f74 <wheelControl+0x68>)
   80f34:	47b8      	blx	r7
   80f36:	4602      	mov	r2, r0
   80f38:	460b      	mov	r3, r1
   80f3a:	4620      	mov	r0, r4
   80f3c:	4629      	mov	r1, r5
   80f3e:	4c0e      	ldr	r4, [pc, #56]	; (80f78 <wheelControl+0x6c>)
   80f40:	47a0      	blx	r4
   80f42:	4b0e      	ldr	r3, [pc, #56]	; (80f7c <wheelControl+0x70>)
   80f44:	4798      	blx	r3
   80f46:	8030      	strh	r0, [r6, #0]
	pulse(bS);
   80f48:	4b0d      	ldr	r3, [pc, #52]	; (80f80 <wheelControl+0x74>)
   80f4a:	8818      	ldrh	r0, [r3, #0]
   80f4c:	4c0d      	ldr	r4, [pc, #52]	; (80f84 <wheelControl+0x78>)
   80f4e:	47a0      	blx	r4
	delay_us(motorSwitch);
   80f50:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80f54:	4b0c      	ldr	r3, [pc, #48]	; (80f88 <wheelControl+0x7c>)
   80f56:	4798      	blx	r3
	pulse(bSL);
   80f58:	8830      	ldrh	r0, [r6, #0]
   80f5a:	47a0      	blx	r4
   80f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80f60:	200705d0 	.word	0x200705d0
   80f64:	200705d4 	.word	0x200705d4
   80f68:	20070160 	.word	0x20070160
   80f6c:	00081ce1 	.word	0x00081ce1
   80f70:	20070168 	.word	0x20070168
   80f74:	00081dad 	.word	0x00081dad
   80f78:	00081a49 	.word	0x00081a49
   80f7c:	00082331 	.word	0x00082331
   80f80:	20070170 	.word	0x20070170
   80f84:	00080d01 	.word	0x00080d01
   80f88:	20070001 	.word	0x20070001

00080f8c <USART1_Handler>:
	usart_serial_init(CONF_UART, &uart_serial_options);
	
}

void USART1_Handler(){
	CONF_UART->US_CR |= (1 << US_CR_RSTRX);
   80f8c:	4b09      	ldr	r3, [pc, #36]	; (80fb4 <USART1_Handler+0x28>)
   80f8e:	681a      	ldr	r2, [r3, #0]
   80f90:	f042 0210 	orr.w	r2, r2, #16
   80f94:	601a      	str	r2, [r3, #0]
	rx[c_counter++] = CONF_UART->US_RHR & US_RHR_RXCHR_Msk;
   80f96:	4808      	ldr	r0, [pc, #32]	; (80fb8 <USART1_Handler+0x2c>)
   80f98:	7801      	ldrb	r1, [r0, #0]
   80f9a:	1c4a      	adds	r2, r1, #1
   80f9c:	b2d2      	uxtb	r2, r2
   80f9e:	7002      	strb	r2, [r0, #0]
   80fa0:	6998      	ldr	r0, [r3, #24]
   80fa2:	4b06      	ldr	r3, [pc, #24]	; (80fbc <USART1_Handler+0x30>)
   80fa4:	5458      	strb	r0, [r3, r1]
	if (c_counter > 15)
   80fa6:	2a0f      	cmp	r2, #15
   80fa8:	d902      	bls.n	80fb0 <USART1_Handler+0x24>
	{
		c_counter = 0;
   80faa:	2200      	movs	r2, #0
   80fac:	4b02      	ldr	r3, [pc, #8]	; (80fb8 <USART1_Handler+0x2c>)
   80fae:	701a      	strb	r2, [r3, #0]
   80fb0:	4770      	bx	lr
   80fb2:	bf00      	nop
   80fb4:	4009c000 	.word	0x4009c000
   80fb8:	2007064c 	.word	0x2007064c
   80fbc:	2007068c 	.word	0x2007068c

00080fc0 <stringToInt>:
	}
}
void stringToInt(uint16_t *p_variable, char *p_string) {
	*p_variable = (*p_string++ - '0') * 1000;
   80fc0:	780b      	ldrb	r3, [r1, #0]
   80fc2:	3b30      	subs	r3, #48	; 0x30
   80fc4:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
   80fc8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
   80fcc:	00db      	lsls	r3, r3, #3
   80fce:	b29b      	uxth	r3, r3
   80fd0:	8003      	strh	r3, [r0, #0]
	*p_variable = *p_variable + (*p_string++ - '0') * 100;
   80fd2:	784a      	ldrb	r2, [r1, #1]
   80fd4:	3a30      	subs	r2, #48	; 0x30
   80fd6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80fda:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80fde:	eb03 0282 	add.w	r2, r3, r2, lsl #2
   80fe2:	b292      	uxth	r2, r2
   80fe4:	8002      	strh	r2, [r0, #0]
	*p_variable = *p_variable + (*p_string++ - '0') * 10;
   80fe6:	788b      	ldrb	r3, [r1, #2]
   80fe8:	3b30      	subs	r3, #48	; 0x30
   80fea:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80fee:	eb02 0343 	add.w	r3, r2, r3, lsl #1
   80ff2:	b29b      	uxth	r3, r3
   80ff4:	8003      	strh	r3, [r0, #0]
	*p_variable = *p_variable + (*p_string - '0');
   80ff6:	78ca      	ldrb	r2, [r1, #3]
   80ff8:	3a30      	subs	r2, #48	; 0x30
   80ffa:	4413      	add	r3, r2
   80ffc:	8003      	strh	r3, [r0, #0]
   80ffe:	4770      	bx	lr

00081000 <x_coordinate>:
}


uint16_t x_coordinate(){
   81000:	b500      	push	{lr}
   81002:	b083      	sub	sp, #12
		char str1[4];
		str1[0] = rx[0];
   81004:	4b0c      	ldr	r3, [pc, #48]	; (81038 <x_coordinate+0x38>)
   81006:	781a      	ldrb	r2, [r3, #0]
   81008:	f88d 2004 	strb.w	r2, [sp, #4]
		str1[1] = rx[1];
   8100c:	785a      	ldrb	r2, [r3, #1]
   8100e:	f88d 2005 	strb.w	r2, [sp, #5]
		str1[2] = rx[2];
   81012:	789a      	ldrb	r2, [r3, #2]
   81014:	f88d 2006 	strb.w	r2, [sp, #6]
		str1[3] = rx[3];
   81018:	78db      	ldrb	r3, [r3, #3]
   8101a:	f88d 3007 	strb.w	r3, [sp, #7]
		
		uint16_t x1 = 0;
   8101e:	a802      	add	r0, sp, #8
   81020:	2300      	movs	r3, #0
   81022:	f820 3d06 	strh.w	r3, [r0, #-6]!

		stringToInt(&x1, str1);
   81026:	a901      	add	r1, sp, #4
   81028:	4b04      	ldr	r3, [pc, #16]	; (8103c <x_coordinate+0x3c>)
   8102a:	4798      	blx	r3
		
		return x1;
}
   8102c:	f8bd 0002 	ldrh.w	r0, [sp, #2]
   81030:	b003      	add	sp, #12
   81032:	f85d fb04 	ldr.w	pc, [sp], #4
   81036:	bf00      	nop
   81038:	2007068c 	.word	0x2007068c
   8103c:	00080fc1 	.word	0x00080fc1

00081040 <y_coordinate>:

uint16_t y_coordinate(){
   81040:	b500      	push	{lr}
   81042:	b083      	sub	sp, #12
			char str2[4];
			str2[0] = rx[4];
   81044:	4b0c      	ldr	r3, [pc, #48]	; (81078 <y_coordinate+0x38>)
   81046:	791a      	ldrb	r2, [r3, #4]
   81048:	f88d 2004 	strb.w	r2, [sp, #4]
			str2[1] = rx[5];
   8104c:	795a      	ldrb	r2, [r3, #5]
   8104e:	f88d 2005 	strb.w	r2, [sp, #5]
			str2[2] = rx[6];
   81052:	799a      	ldrb	r2, [r3, #6]
   81054:	f88d 2006 	strb.w	r2, [sp, #6]
			str2[3] = rx[7];
   81058:	79db      	ldrb	r3, [r3, #7]
   8105a:	f88d 3007 	strb.w	r3, [sp, #7]
			
			uint16_t x2 = 0;
   8105e:	a802      	add	r0, sp, #8
   81060:	2300      	movs	r3, #0
   81062:	f820 3d06 	strh.w	r3, [r0, #-6]!
			
			stringToInt(&x2, str2);
   81066:	a901      	add	r1, sp, #4
   81068:	4b04      	ldr	r3, [pc, #16]	; (8107c <y_coordinate+0x3c>)
   8106a:	4798      	blx	r3
		
			return x2;
}
   8106c:	f8bd 0002 	ldrh.w	r0, [sp, #2]
   81070:	b003      	add	sp, #12
   81072:	f85d fb04 	ldr.w	pc, [sp], #4
   81076:	bf00      	nop
   81078:	2007068c 	.word	0x2007068c
   8107c:	00080fc1 	.word	0x00080fc1

00081080 <main>:

int main (void)
{
   81080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81084:	b087      	sub	sp, #28
	sysclk_init();
   81086:	4b57      	ldr	r3, [pc, #348]	; (811e4 <main+0x164>)
   81088:	4798      	blx	r3
	board_init();
   8108a:	4b57      	ldr	r3, [pc, #348]	; (811e8 <main+0x168>)
   8108c:	4798      	blx	r3
   8108e:	4c57      	ldr	r4, [pc, #348]	; (811ec <main+0x16c>)
   81090:	4620      	mov	r0, r4
   81092:	4e57      	ldr	r6, [pc, #348]	; (811f0 <main+0x170>)
   81094:	47b0      	blx	r6
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
   81096:	f44f 5316 	mov.w	r3, #9600	; 0x2580
   8109a:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
   8109c:	23c0      	movs	r3, #192	; 0xc0
   8109e:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
   810a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   810a4:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
   810a6:	2500      	movs	r5, #0
   810a8:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
   810aa:	9504      	str	r5, [sp, #16]
   810ac:	2012      	movs	r0, #18
   810ae:	47b0      	blx	r6
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
   810b0:	4620      	mov	r0, r4
   810b2:	4669      	mov	r1, sp
   810b4:	4a4f      	ldr	r2, [pc, #316]	; (811f4 <main+0x174>)
   810b6:	4b50      	ldr	r3, [pc, #320]	; (811f8 <main+0x178>)
   810b8:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
   810ba:	4620      	mov	r0, r4
   810bc:	4b4f      	ldr	r3, [pc, #316]	; (811fc <main+0x17c>)
   810be:	4798      	blx	r3
		usart_enable_rx(p_usart);
   810c0:	4620      	mov	r0, r4
   810c2:	4b4f      	ldr	r3, [pc, #316]	; (81200 <main+0x180>)
   810c4:	4798      	blx	r3
   810c6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   810ca:	4b4e      	ldr	r3, [pc, #312]	; (81204 <main+0x184>)
   810cc:	601a      	str	r2, [r3, #0]
	configure_console();
	
	//used for navigation
	NVIC_EnableIRQ((IRQn_Type) ID_USART1);
	usart_enable_interrupt(CONF_UART, UART_IER_RXRDY);
   810ce:	4620      	mov	r0, r4
   810d0:	2101      	movs	r1, #1
   810d2:	4b4d      	ldr	r3, [pc, #308]	; (81208 <main+0x188>)
   810d4:	4798      	blx	r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   810d6:	4b4d      	ldr	r3, [pc, #308]	; (8120c <main+0x18c>)
   810d8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   810dc:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   810de:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   810e2:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
   810e6:	2202      	movs	r2, #2
   810e8:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   810ea:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   810ee:	f504 248a 	add.w	r4, r4, #282624	; 0x45000
   810f2:	f504 7400 	add.w	r4, r4, #512	; 0x200
   810f6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
   810fa:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   810fc:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   81100:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   81104:	6163      	str	r3, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81106:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	ioport_set_pin_dir(PIO_PD1_IDX,IOPORT_DIR_OUTPUT);
	
	
	ioport_set_pin_dir(trig,IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(echo, IOPORT_DIR_INPUT);
	pulseCounter_configA(ID_PIOC, PIOC, PIO_PC28);
   8110a:	200d      	movs	r0, #13
   8110c:	4621      	mov	r1, r4
   8110e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81112:	4b3f      	ldr	r3, [pc, #252]	; (81210 <main+0x190>)
   81114:	4798      	blx	r3
	pulseCounter_configB(ID_PIOC, PIOC, PIO_PC23);
   81116:	200d      	movs	r0, #13
   81118:	4621      	mov	r1, r4
   8111a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   8111e:	4b3d      	ldr	r3, [pc, #244]	; (81214 <main+0x194>)
   81120:	4798      	blx	r3
	
	//Starts with a delay simply to reduce the chance of an error occuring when reseting the program.
	delay_ms(2000);
   81122:	483d      	ldr	r0, [pc, #244]	; (81218 <main+0x198>)
   81124:	4b3d      	ldr	r3, [pc, #244]	; (8121c <main+0x19c>)
   81126:	4798      	blx	r3
   81128:	46ab      	mov	fp, r5
		rotationChooser(degreesToPos);
		x1_pos = x_coordinate();
		y1_pos = y_coordinate();
		totalLength = distanceToPosition(foo);
		//Runs from start until half of the distance has been covered
		while (distanceToPosition(foo)>60.0){
   8112a:	f04f 0800 	mov.w	r8, #0
   8112e:	f8df 9134 	ldr.w	r9, [pc, #308]	; 81264 <main+0x1e4>
   81132:	fa5f fa8b 	uxtb.w	sl, fp
	uint8_t foo = 0;
	int degreesToPos;
	double totalLength = 0;
	while(foo<4){
		
		valuesCalc(foo);
   81136:	4650      	mov	r0, sl
   81138:	4b39      	ldr	r3, [pc, #228]	; (81220 <main+0x1a0>)
   8113a:	4798      	blx	r3
		degreesToPos = angleToPos();
   8113c:	4b39      	ldr	r3, [pc, #228]	; (81224 <main+0x1a4>)
   8113e:	4798      	blx	r3
		rotationChooser(degreesToPos);
   81140:	4b39      	ldr	r3, [pc, #228]	; (81228 <main+0x1a8>)
   81142:	4798      	blx	r3
		x1_pos = x_coordinate();
   81144:	4b39      	ldr	r3, [pc, #228]	; (8122c <main+0x1ac>)
   81146:	4798      	blx	r3
   81148:	4b39      	ldr	r3, [pc, #228]	; (81230 <main+0x1b0>)
   8114a:	8018      	strh	r0, [r3, #0]
		y1_pos = y_coordinate();
   8114c:	4b39      	ldr	r3, [pc, #228]	; (81234 <main+0x1b4>)
   8114e:	4798      	blx	r3
   81150:	4b39      	ldr	r3, [pc, #228]	; (81238 <main+0x1b8>)
   81152:	8018      	strh	r0, [r3, #0]
		totalLength = distanceToPosition(foo);
   81154:	4650      	mov	r0, sl
   81156:	4b39      	ldr	r3, [pc, #228]	; (8123c <main+0x1bc>)
   81158:	4798      	blx	r3
   8115a:	4606      	mov	r6, r0
   8115c:	460f      	mov	r7, r1
		//Runs from start until half of the distance has been covered
		while (distanceToPosition(foo)>60.0){
   8115e:	e028      	b.n	811b2 <main+0x132>
			
			if (distanceToPosition(foo)<(totalLength/2)){
   81160:	4650      	mov	r0, sl
   81162:	4b36      	ldr	r3, [pc, #216]	; (8123c <main+0x1bc>)
   81164:	4798      	blx	r3
   81166:	4604      	mov	r4, r0
   81168:	460d      	mov	r5, r1
   8116a:	4630      	mov	r0, r6
   8116c:	4639      	mov	r1, r7
   8116e:	2200      	movs	r2, #0
   81170:	4b33      	ldr	r3, [pc, #204]	; (81240 <main+0x1c0>)
   81172:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 81268 <main+0x1e8>
   81176:	47e0      	blx	ip
   81178:	4602      	mov	r2, r0
   8117a:	460b      	mov	r3, r1
   8117c:	4620      	mov	r0, r4
   8117e:	4629      	mov	r1, r5
   81180:	4c30      	ldr	r4, [pc, #192]	; (81244 <main+0x1c4>)
   81182:	47a0      	blx	r4
   81184:	b118      	cbz	r0, 8118e <main+0x10e>
				angleCheck();
   81186:	4b30      	ldr	r3, [pc, #192]	; (81248 <main+0x1c8>)
   81188:	4798      	blx	r3
				totalLength = 0;
   8118a:	2600      	movs	r6, #0
   8118c:	2700      	movs	r7, #0
			}
			delay_ms(500);
   8118e:	482f      	ldr	r0, [pc, #188]	; (8124c <main+0x1cc>)
   81190:	4b22      	ldr	r3, [pc, #136]	; (8121c <main+0x19c>)
   81192:	4798      	blx	r3
			int ek = counterA-counterB;
   81194:	4b2e      	ldr	r3, [pc, #184]	; (81250 <main+0x1d0>)
   81196:	6818      	ldr	r0, [r3, #0]
   81198:	4b2e      	ldr	r3, [pc, #184]	; (81254 <main+0x1d4>)
   8119a:	681b      	ldr	r3, [r3, #0]
			wheelControl(ek);
   8119c:	1ac0      	subs	r0, r0, r3
   8119e:	4b2e      	ldr	r3, [pc, #184]	; (81258 <main+0x1d8>)
   811a0:	4798      	blx	r3
			x1_pos = x_coordinate();
   811a2:	4b22      	ldr	r3, [pc, #136]	; (8122c <main+0x1ac>)
   811a4:	4798      	blx	r3
   811a6:	4b22      	ldr	r3, [pc, #136]	; (81230 <main+0x1b0>)
   811a8:	8018      	strh	r0, [r3, #0]
			y1_pos = y_coordinate();
   811aa:	4b22      	ldr	r3, [pc, #136]	; (81234 <main+0x1b4>)
   811ac:	4798      	blx	r3
   811ae:	4b22      	ldr	r3, [pc, #136]	; (81238 <main+0x1b8>)
   811b0:	8018      	strh	r0, [r3, #0]
		rotationChooser(degreesToPos);
		x1_pos = x_coordinate();
		y1_pos = y_coordinate();
		totalLength = distanceToPosition(foo);
		//Runs from start until half of the distance has been covered
		while (distanceToPosition(foo)>60.0){
   811b2:	4650      	mov	r0, sl
   811b4:	4b21      	ldr	r3, [pc, #132]	; (8123c <main+0x1bc>)
   811b6:	4798      	blx	r3
   811b8:	4642      	mov	r2, r8
   811ba:	464b      	mov	r3, r9
   811bc:	4c27      	ldr	r4, [pc, #156]	; (8125c <main+0x1dc>)
   811be:	47a0      	blx	r4
   811c0:	2800      	cmp	r0, #0
   811c2:	d1cd      	bne.n	81160 <main+0xe0>
			wheelControl(ek);
			x1_pos = x_coordinate();
			y1_pos = y_coordinate();
		}
		foo++;
		delay_ms(10);
   811c4:	f64e 2060 	movw	r0, #60000	; 0xea60
   811c8:	4b14      	ldr	r3, [pc, #80]	; (8121c <main+0x19c>)
   811ca:	4798      	blx	r3
		stop();
   811cc:	4b24      	ldr	r3, [pc, #144]	; (81260 <main+0x1e0>)
   811ce:	4798      	blx	r3
   811d0:	f10b 0b01 	add.w	fp, fp, #1
		This is to ensure that the motors don't get damaged.
	*/
	uint8_t foo = 0;
	int degreesToPos;
	double totalLength = 0;
	while(foo<4){
   811d4:	f1bb 0f04 	cmp.w	fp, #4
   811d8:	d1ab      	bne.n	81132 <main+0xb2>
		delay_ms(10);
		stop();
	} 
	
	return 0;
}
   811da:	2000      	movs	r0, #0
   811dc:	b007      	add	sp, #28
   811de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   811e2:	bf00      	nop
   811e4:	00080659 	.word	0x00080659
   811e8:	000806bd 	.word	0x000806bd
   811ec:	4009c000 	.word	0x4009c000
   811f0:	00080ab1 	.word	0x00080ab1
   811f4:	0501bd00 	.word	0x0501bd00
   811f8:	000801d5 	.word	0x000801d5
   811fc:	00080229 	.word	0x00080229
   81200:	00080231 	.word	0x00080231
   81204:	e000e100 	.word	0xe000e100
   81208:	00080239 	.word	0x00080239
   8120c:	400e0e00 	.word	0x400e0e00
   81210:	00080599 	.word	0x00080599
   81214:	000805f9 	.word	0x000805f9
   81218:	00b71b00 	.word	0x00b71b00
   8121c:	20070001 	.word	0x20070001
   81220:	000802d1 	.word	0x000802d1
   81224:	00080261 	.word	0x00080261
   81228:	00080451 	.word	0x00080451
   8122c:	00081001 	.word	0x00081001
   81230:	200705ce 	.word	0x200705ce
   81234:	00081041 	.word	0x00081041
   81238:	200705c8 	.word	0x200705c8
   8123c:	00080379 	.word	0x00080379
   81240:	3fe00000 	.word	0x3fe00000
   81244:	00082291 	.word	0x00082291
   81248:	00080481 	.word	0x00080481
   8124c:	002dc6c0 	.word	0x002dc6c0
   81250:	200705d0 	.word	0x200705d0
   81254:	200705d4 	.word	0x200705d4
   81258:	00080f0d 	.word	0x00080f0d
   8125c:	000822cd 	.word	0x000822cd
   81260:	00080d51 	.word	0x00080d51
   81264:	404e0000 	.word	0x404e0000
   81268:	00081dad 	.word	0x00081dad

0008126c <atan2>:
   8126c:	f000 b858 	b.w	81320 <__ieee754_atan2>

00081270 <sqrt>:
   81270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81274:	b08a      	sub	sp, #40	; 0x28
   81276:	4604      	mov	r4, r0
   81278:	460d      	mov	r5, r1
   8127a:	f000 f949 	bl	81510 <__ieee754_sqrt>
   8127e:	f8df a098 	ldr.w	sl, [pc, #152]	; 81318 <sqrt+0xa8>
   81282:	4606      	mov	r6, r0
   81284:	f99a 3000 	ldrsb.w	r3, [sl]
   81288:	460f      	mov	r7, r1
   8128a:	3301      	adds	r3, #1
   8128c:	d00f      	beq.n	812ae <sqrt+0x3e>
   8128e:	4620      	mov	r0, r4
   81290:	4629      	mov	r1, r5
   81292:	f000 fba9 	bl	819e8 <__fpclassifyd>
   81296:	b150      	cbz	r0, 812ae <sqrt+0x3e>
   81298:	f04f 0800 	mov.w	r8, #0
   8129c:	f04f 0900 	mov.w	r9, #0
   812a0:	4642      	mov	r2, r8
   812a2:	464b      	mov	r3, r9
   812a4:	4620      	mov	r0, r4
   812a6:	4629      	mov	r1, r5
   812a8:	f000 fff2 	bl	82290 <__aeabi_dcmplt>
   812ac:	b920      	cbnz	r0, 812b8 <sqrt+0x48>
   812ae:	4630      	mov	r0, r6
   812b0:	4639      	mov	r1, r7
   812b2:	b00a      	add	sp, #40	; 0x28
   812b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   812b8:	4916      	ldr	r1, [pc, #88]	; (81314 <sqrt+0xa4>)
   812ba:	f89a 6000 	ldrb.w	r6, [sl]
   812be:	2201      	movs	r2, #1
   812c0:	2300      	movs	r3, #0
   812c2:	e9cd 4504 	strd	r4, r5, [sp, #16]
   812c6:	e9cd 4502 	strd	r4, r5, [sp, #8]
   812ca:	9101      	str	r1, [sp, #4]
   812cc:	9200      	str	r2, [sp, #0]
   812ce:	9308      	str	r3, [sp, #32]
   812d0:	b966      	cbnz	r6, 812ec <sqrt+0x7c>
   812d2:	e9cd 8906 	strd	r8, r9, [sp, #24]
   812d6:	4668      	mov	r0, sp
   812d8:	f000 fbae 	bl	81a38 <matherr>
   812dc:	b180      	cbz	r0, 81300 <sqrt+0x90>
   812de:	9b08      	ldr	r3, [sp, #32]
   812e0:	b99b      	cbnz	r3, 8130a <sqrt+0x9a>
   812e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   812e6:	b00a      	add	sp, #40	; 0x28
   812e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   812ec:	4640      	mov	r0, r8
   812ee:	4649      	mov	r1, r9
   812f0:	4642      	mov	r2, r8
   812f2:	464b      	mov	r3, r9
   812f4:	f000 fe84 	bl	82000 <__aeabi_ddiv>
   812f8:	2e02      	cmp	r6, #2
   812fa:	e9cd 0106 	strd	r0, r1, [sp, #24]
   812fe:	d1ea      	bne.n	812d6 <sqrt+0x66>
   81300:	f001 fb16 	bl	82930 <__errno>
   81304:	2321      	movs	r3, #33	; 0x21
   81306:	6003      	str	r3, [r0, #0]
   81308:	e7e9      	b.n	812de <sqrt+0x6e>
   8130a:	f001 fb11 	bl	82930 <__errno>
   8130e:	9b08      	ldr	r3, [sp, #32]
   81310:	6003      	str	r3, [r0, #0]
   81312:	e7e6      	b.n	812e2 <sqrt+0x72>
   81314:	00082aa8 	.word	0x00082aa8
   81318:	20070172 	.word	0x20070172
   8131c:	00000000 	.word	0x00000000

00081320 <__ieee754_atan2>:
   81320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81324:	f1c2 0900 	rsb	r9, r2, #0
   81328:	ea49 0902 	orr.w	r9, r9, r2
   8132c:	f023 4800 	bic.w	r8, r3, #2147483648	; 0x80000000
   81330:	f8df c1d4 	ldr.w	ip, [pc, #468]	; 81508 <__ieee754_atan2+0x1e8>
   81334:	ea48 79d9 	orr.w	r9, r8, r9, lsr #31
   81338:	b082      	sub	sp, #8
   8133a:	45e1      	cmp	r9, ip
   8133c:	4614      	mov	r4, r2
   8133e:	461d      	mov	r5, r3
   81340:	e9cd 0100 	strd	r0, r1, [sp]
   81344:	460f      	mov	r7, r1
   81346:	d847      	bhi.n	813d8 <__ieee754_atan2+0xb8>
   81348:	f1c0 0a00 	rsb	sl, r0, #0
   8134c:	ea4a 0a00 	orr.w	sl, sl, r0
   81350:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
   81354:	ea49 7ada 	orr.w	sl, r9, sl, lsr #31
   81358:	45e2      	cmp	sl, ip
   8135a:	d83d      	bhi.n	813d8 <__ieee754_atan2+0xb8>
   8135c:	f103 4c40 	add.w	ip, r3, #3221225472	; 0xc0000000
   81360:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
   81364:	ea5c 0c02 	orrs.w	ip, ip, r2
   81368:	d04c      	beq.n	81404 <__ieee754_atan2+0xe4>
   8136a:	ea4f 7aa3 	mov.w	sl, r3, asr #30
   8136e:	f00a 0a02 	and.w	sl, sl, #2
   81372:	ea4a 7ad1 	orr.w	sl, sl, r1, lsr #31
   81376:	ea59 0100 	orrs.w	r1, r9, r0
   8137a:	d036      	beq.n	813ea <__ieee754_atan2+0xca>
   8137c:	ea58 0104 	orrs.w	r1, r8, r4
   81380:	d03a      	beq.n	813f8 <__ieee754_atan2+0xd8>
   81382:	4961      	ldr	r1, [pc, #388]	; (81508 <__ieee754_atan2+0x1e8>)
   81384:	4588      	cmp	r8, r1
   81386:	d051      	beq.n	8142c <__ieee754_atan2+0x10c>
   81388:	495f      	ldr	r1, [pc, #380]	; (81508 <__ieee754_atan2+0x1e8>)
   8138a:	4589      	cmp	r9, r1
   8138c:	d034      	beq.n	813f8 <__ieee754_atan2+0xd8>
   8138e:	ebc8 0809 	rsb	r8, r8, r9
   81392:	ea4f 5828 	mov.w	r8, r8, asr #20
   81396:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
   8139a:	dc43      	bgt.n	81424 <__ieee754_atan2+0x104>
   8139c:	2d00      	cmp	r5, #0
   8139e:	db70      	blt.n	81482 <__ieee754_atan2+0x162>
   813a0:	e9dd 0100 	ldrd	r0, r1, [sp]
   813a4:	f000 fe2c 	bl	82000 <__aeabi_ddiv>
   813a8:	f000 fb1a 	bl	819e0 <fabs>
   813ac:	f000 f970 	bl	81690 <atan>
   813b0:	f1ba 0f01 	cmp.w	sl, #1
   813b4:	d062      	beq.n	8147c <__ieee754_atan2+0x15c>
   813b6:	f1ba 0f02 	cmp.w	sl, #2
   813ba:	d052      	beq.n	81462 <__ieee754_atan2+0x142>
   813bc:	f1ba 0f00 	cmp.w	sl, #0
   813c0:	d010      	beq.n	813e4 <__ieee754_atan2+0xc4>
   813c2:	a33f      	add	r3, pc, #252	; (adr r3, 814c0 <__ieee754_atan2+0x1a0>)
   813c4:	e9d3 2300 	ldrd	r2, r3, [r3]
   813c8:	f000 fb3c 	bl	81a44 <__aeabi_dsub>
   813cc:	a33e      	add	r3, pc, #248	; (adr r3, 814c8 <__ieee754_atan2+0x1a8>)
   813ce:	e9d3 2300 	ldrd	r2, r3, [r3]
   813d2:	f000 fb37 	bl	81a44 <__aeabi_dsub>
   813d6:	e005      	b.n	813e4 <__ieee754_atan2+0xc4>
   813d8:	4610      	mov	r0, r2
   813da:	4619      	mov	r1, r3
   813dc:	e9dd 2300 	ldrd	r2, r3, [sp]
   813e0:	f000 fb32 	bl	81a48 <__adddf3>
   813e4:	b002      	add	sp, #8
   813e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   813ea:	f1ba 0f03 	cmp.w	sl, #3
   813ee:	d8c5      	bhi.n	8137c <__ieee754_atan2+0x5c>
   813f0:	e8df f00a 	tbb	[pc, sl]
   813f4:	10140d0d 	.word	0x10140d0d
   813f8:	2f00      	cmp	r7, #0
   813fa:	db2e      	blt.n	8145a <__ieee754_atan2+0x13a>
   813fc:	a134      	add	r1, pc, #208	; (adr r1, 814d0 <__ieee754_atan2+0x1b0>)
   813fe:	e9d1 0100 	ldrd	r0, r1, [r1]
   81402:	e7ef      	b.n	813e4 <__ieee754_atan2+0xc4>
   81404:	b002      	add	sp, #8
   81406:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8140a:	f000 b941 	b.w	81690 <atan>
   8140e:	e9dd 0100 	ldrd	r0, r1, [sp]
   81412:	e7e7      	b.n	813e4 <__ieee754_atan2+0xc4>
   81414:	a130      	add	r1, pc, #192	; (adr r1, 814d8 <__ieee754_atan2+0x1b8>)
   81416:	e9d1 0100 	ldrd	r0, r1, [r1]
   8141a:	e7e3      	b.n	813e4 <__ieee754_atan2+0xc4>
   8141c:	a12a      	add	r1, pc, #168	; (adr r1, 814c8 <__ieee754_atan2+0x1a8>)
   8141e:	e9d1 0100 	ldrd	r0, r1, [r1]
   81422:	e7df      	b.n	813e4 <__ieee754_atan2+0xc4>
   81424:	a12a      	add	r1, pc, #168	; (adr r1, 814d0 <__ieee754_atan2+0x1b0>)
   81426:	e9d1 0100 	ldrd	r0, r1, [r1]
   8142a:	e7c1      	b.n	813b0 <__ieee754_atan2+0x90>
   8142c:	45c1      	cmp	r9, r8
   8142e:	d02e      	beq.n	8148e <__ieee754_atan2+0x16e>
   81430:	f1ba 0f03 	cmp.w	sl, #3
   81434:	d8a8      	bhi.n	81388 <__ieee754_atan2+0x68>
   81436:	a101      	add	r1, pc, #4	; (adr r1, 8143c <__ieee754_atan2+0x11c>)
   81438:	f851 f02a 	ldr.w	pc, [r1, sl, lsl #2]
   8143c:	00081455 	.word	0x00081455
   81440:	0008144d 	.word	0x0008144d
   81444:	0008141d 	.word	0x0008141d
   81448:	00081415 	.word	0x00081415
   8144c:	2000      	movs	r0, #0
   8144e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   81452:	e7c7      	b.n	813e4 <__ieee754_atan2+0xc4>
   81454:	2000      	movs	r0, #0
   81456:	2100      	movs	r1, #0
   81458:	e7c4      	b.n	813e4 <__ieee754_atan2+0xc4>
   8145a:	a121      	add	r1, pc, #132	; (adr r1, 814e0 <__ieee754_atan2+0x1c0>)
   8145c:	e9d1 0100 	ldrd	r0, r1, [r1]
   81460:	e7c0      	b.n	813e4 <__ieee754_atan2+0xc4>
   81462:	a317      	add	r3, pc, #92	; (adr r3, 814c0 <__ieee754_atan2+0x1a0>)
   81464:	e9d3 2300 	ldrd	r2, r3, [r3]
   81468:	f000 faec 	bl	81a44 <__aeabi_dsub>
   8146c:	4602      	mov	r2, r0
   8146e:	460b      	mov	r3, r1
   81470:	a115      	add	r1, pc, #84	; (adr r1, 814c8 <__ieee754_atan2+0x1a8>)
   81472:	e9d1 0100 	ldrd	r0, r1, [r1]
   81476:	f000 fae5 	bl	81a44 <__aeabi_dsub>
   8147a:	e7b3      	b.n	813e4 <__ieee754_atan2+0xc4>
   8147c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   81480:	e7b0      	b.n	813e4 <__ieee754_atan2+0xc4>
   81482:	f118 0f3c 	cmn.w	r8, #60	; 0x3c
   81486:	da8b      	bge.n	813a0 <__ieee754_atan2+0x80>
   81488:	2000      	movs	r0, #0
   8148a:	2100      	movs	r1, #0
   8148c:	e790      	b.n	813b0 <__ieee754_atan2+0x90>
   8148e:	f1ba 0f03 	cmp.w	sl, #3
   81492:	d8b1      	bhi.n	813f8 <__ieee754_atan2+0xd8>
   81494:	e8df f00a 	tbb	[pc, sl]
   81498:	0a0e0206 	.word	0x0a0e0206
   8149c:	a112      	add	r1, pc, #72	; (adr r1, 814e8 <__ieee754_atan2+0x1c8>)
   8149e:	e9d1 0100 	ldrd	r0, r1, [r1]
   814a2:	e79f      	b.n	813e4 <__ieee754_atan2+0xc4>
   814a4:	a112      	add	r1, pc, #72	; (adr r1, 814f0 <__ieee754_atan2+0x1d0>)
   814a6:	e9d1 0100 	ldrd	r0, r1, [r1]
   814aa:	e79b      	b.n	813e4 <__ieee754_atan2+0xc4>
   814ac:	a112      	add	r1, pc, #72	; (adr r1, 814f8 <__ieee754_atan2+0x1d8>)
   814ae:	e9d1 0100 	ldrd	r0, r1, [r1]
   814b2:	e797      	b.n	813e4 <__ieee754_atan2+0xc4>
   814b4:	a112      	add	r1, pc, #72	; (adr r1, 81500 <__ieee754_atan2+0x1e0>)
   814b6:	e9d1 0100 	ldrd	r0, r1, [r1]
   814ba:	e793      	b.n	813e4 <__ieee754_atan2+0xc4>
   814bc:	f3af 8000 	nop.w
   814c0:	33145c07 	.word	0x33145c07
   814c4:	3ca1a626 	.word	0x3ca1a626
   814c8:	54442d18 	.word	0x54442d18
   814cc:	400921fb 	.word	0x400921fb
   814d0:	54442d18 	.word	0x54442d18
   814d4:	3ff921fb 	.word	0x3ff921fb
   814d8:	54442d18 	.word	0x54442d18
   814dc:	c00921fb 	.word	0xc00921fb
   814e0:	54442d18 	.word	0x54442d18
   814e4:	bff921fb 	.word	0xbff921fb
   814e8:	54442d18 	.word	0x54442d18
   814ec:	bfe921fb 	.word	0xbfe921fb
   814f0:	54442d18 	.word	0x54442d18
   814f4:	3fe921fb 	.word	0x3fe921fb
   814f8:	7f3321d2 	.word	0x7f3321d2
   814fc:	c002d97c 	.word	0xc002d97c
   81500:	7f3321d2 	.word	0x7f3321d2
   81504:	4002d97c 	.word	0x4002d97c
   81508:	7ff00000 	.word	0x7ff00000
   8150c:	f3af 8000 	nop.w

00081510 <__ieee754_sqrt>:
   81510:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   81514:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81518:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   8151c:	f8df 816c 	ldr.w	r8, [pc, #364]	; 8168c <__ieee754_sqrt+0x17c>
   81520:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
   81524:	45c4      	cmp	ip, r8
   81526:	4606      	mov	r6, r0
   81528:	460f      	mov	r7, r1
   8152a:	460b      	mov	r3, r1
   8152c:	4602      	mov	r2, r0
   8152e:	f000 808f 	beq.w	81650 <__ieee754_sqrt+0x140>
   81532:	2900      	cmp	r1, #0
   81534:	dd6f      	ble.n	81616 <__ieee754_sqrt+0x106>
   81536:	150f      	asrs	r7, r1, #20
   81538:	d078      	beq.n	8162c <__ieee754_sqrt+0x11c>
   8153a:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
   8153e:	f3c3 0313 	ubfx	r3, r3, #0, #20
   81542:	07f9      	lsls	r1, r7, #31
   81544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81548:	d460      	bmi.n	8160c <__ieee754_sqrt+0xfc>
   8154a:	0fd1      	lsrs	r1, r2, #31
   8154c:	f04f 0c00 	mov.w	ip, #0
   81550:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   81554:	107f      	asrs	r7, r7, #1
   81556:	0052      	lsls	r2, r2, #1
   81558:	4665      	mov	r5, ip
   8155a:	2016      	movs	r0, #22
   8155c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   81560:	186c      	adds	r4, r5, r1
   81562:	429c      	cmp	r4, r3
   81564:	ea4f 76d2 	mov.w	r6, r2, lsr #31
   81568:	ea4f 0242 	mov.w	r2, r2, lsl #1
   8156c:	dc02      	bgt.n	81574 <__ieee754_sqrt+0x64>
   8156e:	1b1b      	subs	r3, r3, r4
   81570:	1865      	adds	r5, r4, r1
   81572:	448c      	add	ip, r1
   81574:	3801      	subs	r0, #1
   81576:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   8157a:	ea4f 0151 	mov.w	r1, r1, lsr #1
   8157e:	d1ef      	bne.n	81560 <__ieee754_sqrt+0x50>
   81580:	4680      	mov	r8, r0
   81582:	2620      	movs	r6, #32
   81584:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   81588:	e009      	b.n	8159e <__ieee754_sqrt+0x8e>
   8158a:	d023      	beq.n	815d4 <__ieee754_sqrt+0xc4>
   8158c:	0fd4      	lsrs	r4, r2, #31
   8158e:	3e01      	subs	r6, #1
   81590:	ea4f 0151 	mov.w	r1, r1, lsr #1
   81594:	eb04 0343 	add.w	r3, r4, r3, lsl #1
   81598:	ea4f 0242 	mov.w	r2, r2, lsl #1
   8159c:	d01e      	beq.n	815dc <__ieee754_sqrt+0xcc>
   8159e:	42ab      	cmp	r3, r5
   815a0:	eb01 0408 	add.w	r4, r1, r8
   815a4:	ddf1      	ble.n	8158a <__ieee754_sqrt+0x7a>
   815a6:	f004 4900 	and.w	r9, r4, #2147483648	; 0x80000000
   815aa:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
   815ae:	eb04 0801 	add.w	r8, r4, r1
   815b2:	d009      	beq.n	815c8 <__ieee754_sqrt+0xb8>
   815b4:	46a9      	mov	r9, r5
   815b6:	1b5b      	subs	r3, r3, r5
   815b8:	4294      	cmp	r4, r2
   815ba:	bf88      	it	hi
   815bc:	f103 33ff 	addhi.w	r3, r3, #4294967295
   815c0:	1b12      	subs	r2, r2, r4
   815c2:	4408      	add	r0, r1
   815c4:	464d      	mov	r5, r9
   815c6:	e7e1      	b.n	8158c <__ieee754_sqrt+0x7c>
   815c8:	f1b8 0f00 	cmp.w	r8, #0
   815cc:	dbf2      	blt.n	815b4 <__ieee754_sqrt+0xa4>
   815ce:	f105 0901 	add.w	r9, r5, #1
   815d2:	e7f0      	b.n	815b6 <__ieee754_sqrt+0xa6>
   815d4:	4294      	cmp	r4, r2
   815d6:	d9e6      	bls.n	815a6 <__ieee754_sqrt+0x96>
   815d8:	461d      	mov	r5, r3
   815da:	e7d7      	b.n	8158c <__ieee754_sqrt+0x7c>
   815dc:	431a      	orrs	r2, r3
   815de:	d004      	beq.n	815ea <__ieee754_sqrt+0xda>
   815e0:	1c43      	adds	r3, r0, #1
   815e2:	d041      	beq.n	81668 <__ieee754_sqrt+0x158>
   815e4:	f000 0301 	and.w	r3, r0, #1
   815e8:	4418      	add	r0, r3
   815ea:	0846      	lsrs	r6, r0, #1
   815ec:	ea4f 036c 	mov.w	r3, ip, asr #1
   815f0:	f01c 0f01 	tst.w	ip, #1
   815f4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
   815f8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   815fc:	bf18      	it	ne
   815fe:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
   81602:	eb03 5107 	add.w	r1, r3, r7, lsl #20
   81606:	4630      	mov	r0, r6
   81608:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8160c:	0fd1      	lsrs	r1, r2, #31
   8160e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   81612:	0052      	lsls	r2, r2, #1
   81614:	e799      	b.n	8154a <__ieee754_sqrt+0x3a>
   81616:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   8161a:	4303      	orrs	r3, r0
   8161c:	d022      	beq.n	81664 <__ieee754_sqrt+0x154>
   8161e:	bb51      	cbnz	r1, 81676 <__ieee754_sqrt+0x166>
   81620:	460f      	mov	r7, r1
   81622:	0ad3      	lsrs	r3, r2, #11
   81624:	3f15      	subs	r7, #21
   81626:	0552      	lsls	r2, r2, #21
   81628:	2b00      	cmp	r3, #0
   8162a:	d0fa      	beq.n	81622 <__ieee754_sqrt+0x112>
   8162c:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   81630:	d11d      	bne.n	8166e <__ieee754_sqrt+0x15e>
   81632:	005b      	lsls	r3, r3, #1
   81634:	02d8      	lsls	r0, r3, #11
   81636:	f101 0101 	add.w	r1, r1, #1
   8163a:	d5fa      	bpl.n	81632 <__ieee754_sqrt+0x122>
   8163c:	f1c1 0001 	rsb	r0, r1, #1
   81640:	f1c1 0420 	rsb	r4, r1, #32
   81644:	fa22 f404 	lsr.w	r4, r2, r4
   81648:	4407      	add	r7, r0
   8164a:	408a      	lsls	r2, r1
   8164c:	4323      	orrs	r3, r4
   8164e:	e774      	b.n	8153a <__ieee754_sqrt+0x2a>
   81650:	4602      	mov	r2, r0
   81652:	460b      	mov	r3, r1
   81654:	f000 fbaa 	bl	81dac <__aeabi_dmul>
   81658:	4632      	mov	r2, r6
   8165a:	463b      	mov	r3, r7
   8165c:	f000 f9f4 	bl	81a48 <__adddf3>
   81660:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81664:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81668:	f10c 0c01 	add.w	ip, ip, #1
   8166c:	e7be      	b.n	815ec <__ieee754_sqrt+0xdc>
   8166e:	2420      	movs	r4, #32
   81670:	2001      	movs	r0, #1
   81672:	2100      	movs	r1, #0
   81674:	e7e6      	b.n	81644 <__ieee754_sqrt+0x134>
   81676:	4602      	mov	r2, r0
   81678:	460b      	mov	r3, r1
   8167a:	f000 f9e3 	bl	81a44 <__aeabi_dsub>
   8167e:	4602      	mov	r2, r0
   81680:	460b      	mov	r3, r1
   81682:	f000 fcbd 	bl	82000 <__aeabi_ddiv>
   81686:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8168a:	bf00      	nop
   8168c:	7ff00000 	.word	0x7ff00000

00081690 <atan>:
   81690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81694:	4bb6      	ldr	r3, [pc, #728]	; (81970 <atan+0x2e0>)
   81696:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   8169a:	429e      	cmp	r6, r3
   8169c:	b083      	sub	sp, #12
   8169e:	4604      	mov	r4, r0
   816a0:	460d      	mov	r5, r1
   816a2:	4689      	mov	r9, r1
   816a4:	dd0f      	ble.n	816c6 <atan+0x36>
   816a6:	49b3      	ldr	r1, [pc, #716]	; (81974 <atan+0x2e4>)
   816a8:	428e      	cmp	r6, r1
   816aa:	f300 80b3 	bgt.w	81814 <atan+0x184>
   816ae:	f000 80ae 	beq.w	8180e <atan+0x17e>
   816b2:	f1b9 0f00 	cmp.w	r9, #0
   816b6:	f340 80ef 	ble.w	81898 <atan+0x208>
   816ba:	a191      	add	r1, pc, #580	; (adr r1, 81900 <atan+0x270>)
   816bc:	e9d1 0100 	ldrd	r0, r1, [r1]
   816c0:	b003      	add	sp, #12
   816c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   816c6:	4bac      	ldr	r3, [pc, #688]	; (81978 <atan+0x2e8>)
   816c8:	429e      	cmp	r6, r3
   816ca:	f300 80bd 	bgt.w	81848 <atan+0x1b8>
   816ce:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
   816d2:	429e      	cmp	r6, r3
   816d4:	f340 80a7 	ble.w	81826 <atan+0x196>
   816d8:	f04f 3cff 	mov.w	ip, #4294967295
   816dc:	4622      	mov	r2, r4
   816de:	462b      	mov	r3, r5
   816e0:	4620      	mov	r0, r4
   816e2:	4629      	mov	r1, r5
   816e4:	f8cd c004 	str.w	ip, [sp, #4]
   816e8:	f000 fb60 	bl	81dac <__aeabi_dmul>
   816ec:	4602      	mov	r2, r0
   816ee:	460b      	mov	r3, r1
   816f0:	4682      	mov	sl, r0
   816f2:	468b      	mov	fp, r1
   816f4:	f000 fb5a 	bl	81dac <__aeabi_dmul>
   816f8:	a383      	add	r3, pc, #524	; (adr r3, 81908 <atan+0x278>)
   816fa:	e9d3 2300 	ldrd	r2, r3, [r3]
   816fe:	4606      	mov	r6, r0
   81700:	460f      	mov	r7, r1
   81702:	f000 fb53 	bl	81dac <__aeabi_dmul>
   81706:	a382      	add	r3, pc, #520	; (adr r3, 81910 <atan+0x280>)
   81708:	e9d3 2300 	ldrd	r2, r3, [r3]
   8170c:	f000 f99c 	bl	81a48 <__adddf3>
   81710:	4632      	mov	r2, r6
   81712:	463b      	mov	r3, r7
   81714:	f000 fb4a 	bl	81dac <__aeabi_dmul>
   81718:	a37f      	add	r3, pc, #508	; (adr r3, 81918 <atan+0x288>)
   8171a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8171e:	f000 f993 	bl	81a48 <__adddf3>
   81722:	4632      	mov	r2, r6
   81724:	463b      	mov	r3, r7
   81726:	f000 fb41 	bl	81dac <__aeabi_dmul>
   8172a:	a37d      	add	r3, pc, #500	; (adr r3, 81920 <atan+0x290>)
   8172c:	e9d3 2300 	ldrd	r2, r3, [r3]
   81730:	f000 f98a 	bl	81a48 <__adddf3>
   81734:	4632      	mov	r2, r6
   81736:	463b      	mov	r3, r7
   81738:	f000 fb38 	bl	81dac <__aeabi_dmul>
   8173c:	a37a      	add	r3, pc, #488	; (adr r3, 81928 <atan+0x298>)
   8173e:	e9d3 2300 	ldrd	r2, r3, [r3]
   81742:	f000 f981 	bl	81a48 <__adddf3>
   81746:	4632      	mov	r2, r6
   81748:	463b      	mov	r3, r7
   8174a:	f000 fb2f 	bl	81dac <__aeabi_dmul>
   8174e:	a378      	add	r3, pc, #480	; (adr r3, 81930 <atan+0x2a0>)
   81750:	e9d3 2300 	ldrd	r2, r3, [r3]
   81754:	f000 f978 	bl	81a48 <__adddf3>
   81758:	4652      	mov	r2, sl
   8175a:	465b      	mov	r3, fp
   8175c:	f000 fb26 	bl	81dac <__aeabi_dmul>
   81760:	a375      	add	r3, pc, #468	; (adr r3, 81938 <atan+0x2a8>)
   81762:	e9d3 2300 	ldrd	r2, r3, [r3]
   81766:	4682      	mov	sl, r0
   81768:	468b      	mov	fp, r1
   8176a:	4630      	mov	r0, r6
   8176c:	4639      	mov	r1, r7
   8176e:	f000 fb1d 	bl	81dac <__aeabi_dmul>
   81772:	a373      	add	r3, pc, #460	; (adr r3, 81940 <atan+0x2b0>)
   81774:	e9d3 2300 	ldrd	r2, r3, [r3]
   81778:	f000 f964 	bl	81a44 <__aeabi_dsub>
   8177c:	4632      	mov	r2, r6
   8177e:	463b      	mov	r3, r7
   81780:	f000 fb14 	bl	81dac <__aeabi_dmul>
   81784:	a370      	add	r3, pc, #448	; (adr r3, 81948 <atan+0x2b8>)
   81786:	e9d3 2300 	ldrd	r2, r3, [r3]
   8178a:	f000 f95b 	bl	81a44 <__aeabi_dsub>
   8178e:	4632      	mov	r2, r6
   81790:	463b      	mov	r3, r7
   81792:	f000 fb0b 	bl	81dac <__aeabi_dmul>
   81796:	a36e      	add	r3, pc, #440	; (adr r3, 81950 <atan+0x2c0>)
   81798:	e9d3 2300 	ldrd	r2, r3, [r3]
   8179c:	f000 f952 	bl	81a44 <__aeabi_dsub>
   817a0:	4632      	mov	r2, r6
   817a2:	463b      	mov	r3, r7
   817a4:	f000 fb02 	bl	81dac <__aeabi_dmul>
   817a8:	a36b      	add	r3, pc, #428	; (adr r3, 81958 <atan+0x2c8>)
   817aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   817ae:	f000 f949 	bl	81a44 <__aeabi_dsub>
   817b2:	4632      	mov	r2, r6
   817b4:	463b      	mov	r3, r7
   817b6:	f000 faf9 	bl	81dac <__aeabi_dmul>
   817ba:	f8dd c004 	ldr.w	ip, [sp, #4]
   817be:	4602      	mov	r2, r0
   817c0:	f1bc 3fff 	cmp.w	ip, #4294967295
   817c4:	460b      	mov	r3, r1
   817c6:	d06b      	beq.n	818a0 <atan+0x210>
   817c8:	4650      	mov	r0, sl
   817ca:	4659      	mov	r1, fp
   817cc:	ea4f 06cc 	mov.w	r6, ip, lsl #3
   817d0:	f000 f93a 	bl	81a48 <__adddf3>
   817d4:	4622      	mov	r2, r4
   817d6:	462b      	mov	r3, r5
   817d8:	f000 fae8 	bl	81dac <__aeabi_dmul>
   817dc:	4f67      	ldr	r7, [pc, #412]	; (8197c <atan+0x2ec>)
   817de:	4b68      	ldr	r3, [pc, #416]	; (81980 <atan+0x2f0>)
   817e0:	4437      	add	r7, r6
   817e2:	441e      	add	r6, r3
   817e4:	e9d6 2300 	ldrd	r2, r3, [r6]
   817e8:	f000 f92c 	bl	81a44 <__aeabi_dsub>
   817ec:	4622      	mov	r2, r4
   817ee:	462b      	mov	r3, r5
   817f0:	f000 f928 	bl	81a44 <__aeabi_dsub>
   817f4:	4602      	mov	r2, r0
   817f6:	460b      	mov	r3, r1
   817f8:	e9d7 0100 	ldrd	r0, r1, [r7]
   817fc:	f000 f922 	bl	81a44 <__aeabi_dsub>
   81800:	f1b9 0f00 	cmp.w	r9, #0
   81804:	da0c      	bge.n	81820 <atan+0x190>
   81806:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
   8180a:	4629      	mov	r1, r5
   8180c:	e008      	b.n	81820 <atan+0x190>
   8180e:	2800      	cmp	r0, #0
   81810:	f43f af4f 	beq.w	816b2 <atan+0x22>
   81814:	4620      	mov	r0, r4
   81816:	4629      	mov	r1, r5
   81818:	4622      	mov	r2, r4
   8181a:	462b      	mov	r3, r5
   8181c:	f000 f914 	bl	81a48 <__adddf3>
   81820:	b003      	add	sp, #12
   81822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81826:	a34e      	add	r3, pc, #312	; (adr r3, 81960 <atan+0x2d0>)
   81828:	e9d3 2300 	ldrd	r2, r3, [r3]
   8182c:	f000 f90c 	bl	81a48 <__adddf3>
   81830:	2200      	movs	r2, #0
   81832:	4b54      	ldr	r3, [pc, #336]	; (81984 <atan+0x2f4>)
   81834:	f000 fd4a 	bl	822cc <__aeabi_dcmpgt>
   81838:	2800      	cmp	r0, #0
   8183a:	f43f af4d 	beq.w	816d8 <atan+0x48>
   8183e:	4620      	mov	r0, r4
   81840:	4629      	mov	r1, r5
   81842:	b003      	add	sp, #12
   81844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81848:	f000 f8ca 	bl	819e0 <fabs>
   8184c:	4b4e      	ldr	r3, [pc, #312]	; (81988 <atan+0x2f8>)
   8184e:	4604      	mov	r4, r0
   81850:	429e      	cmp	r6, r3
   81852:	460d      	mov	r5, r1
   81854:	dc33      	bgt.n	818be <atan+0x22e>
   81856:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
   8185a:	429e      	cmp	r6, r3
   8185c:	f300 80a5 	bgt.w	819aa <atan+0x31a>
   81860:	4602      	mov	r2, r0
   81862:	460b      	mov	r3, r1
   81864:	f000 f8f0 	bl	81a48 <__adddf3>
   81868:	2200      	movs	r2, #0
   8186a:	4b46      	ldr	r3, [pc, #280]	; (81984 <atan+0x2f4>)
   8186c:	f000 f8ea 	bl	81a44 <__aeabi_dsub>
   81870:	2200      	movs	r2, #0
   81872:	4606      	mov	r6, r0
   81874:	460f      	mov	r7, r1
   81876:	4620      	mov	r0, r4
   81878:	4629      	mov	r1, r5
   8187a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   8187e:	f000 f8e3 	bl	81a48 <__adddf3>
   81882:	4602      	mov	r2, r0
   81884:	460b      	mov	r3, r1
   81886:	4630      	mov	r0, r6
   81888:	4639      	mov	r1, r7
   8188a:	f000 fbb9 	bl	82000 <__aeabi_ddiv>
   8188e:	f04f 0c00 	mov.w	ip, #0
   81892:	4604      	mov	r4, r0
   81894:	460d      	mov	r5, r1
   81896:	e721      	b.n	816dc <atan+0x4c>
   81898:	a133      	add	r1, pc, #204	; (adr r1, 81968 <atan+0x2d8>)
   8189a:	e9d1 0100 	ldrd	r0, r1, [r1]
   8189e:	e7bf      	b.n	81820 <atan+0x190>
   818a0:	4650      	mov	r0, sl
   818a2:	4659      	mov	r1, fp
   818a4:	f000 f8d0 	bl	81a48 <__adddf3>
   818a8:	4622      	mov	r2, r4
   818aa:	462b      	mov	r3, r5
   818ac:	f000 fa7e 	bl	81dac <__aeabi_dmul>
   818b0:	4602      	mov	r2, r0
   818b2:	460b      	mov	r3, r1
   818b4:	4620      	mov	r0, r4
   818b6:	4629      	mov	r1, r5
   818b8:	f000 f8c4 	bl	81a44 <__aeabi_dsub>
   818bc:	e7b0      	b.n	81820 <atan+0x190>
   818be:	4b33      	ldr	r3, [pc, #204]	; (8198c <atan+0x2fc>)
   818c0:	429e      	cmp	r6, r3
   818c2:	dc67      	bgt.n	81994 <atan+0x304>
   818c4:	2200      	movs	r2, #0
   818c6:	4b32      	ldr	r3, [pc, #200]	; (81990 <atan+0x300>)
   818c8:	f000 f8bc 	bl	81a44 <__aeabi_dsub>
   818cc:	2200      	movs	r2, #0
   818ce:	4606      	mov	r6, r0
   818d0:	460f      	mov	r7, r1
   818d2:	4620      	mov	r0, r4
   818d4:	4629      	mov	r1, r5
   818d6:	4b2e      	ldr	r3, [pc, #184]	; (81990 <atan+0x300>)
   818d8:	f000 fa68 	bl	81dac <__aeabi_dmul>
   818dc:	2200      	movs	r2, #0
   818de:	4b29      	ldr	r3, [pc, #164]	; (81984 <atan+0x2f4>)
   818e0:	f000 f8b2 	bl	81a48 <__adddf3>
   818e4:	4602      	mov	r2, r0
   818e6:	460b      	mov	r3, r1
   818e8:	4630      	mov	r0, r6
   818ea:	4639      	mov	r1, r7
   818ec:	f000 fb88 	bl	82000 <__aeabi_ddiv>
   818f0:	f04f 0c02 	mov.w	ip, #2
   818f4:	4604      	mov	r4, r0
   818f6:	460d      	mov	r5, r1
   818f8:	e6f0      	b.n	816dc <atan+0x4c>
   818fa:	bf00      	nop
   818fc:	f3af 8000 	nop.w
   81900:	54442d18 	.word	0x54442d18
   81904:	3ff921fb 	.word	0x3ff921fb
   81908:	e322da11 	.word	0xe322da11
   8190c:	3f90ad3a 	.word	0x3f90ad3a
   81910:	24760deb 	.word	0x24760deb
   81914:	3fa97b4b 	.word	0x3fa97b4b
   81918:	a0d03d51 	.word	0xa0d03d51
   8191c:	3fb10d66 	.word	0x3fb10d66
   81920:	c54c206e 	.word	0xc54c206e
   81924:	3fb745cd 	.word	0x3fb745cd
   81928:	920083ff 	.word	0x920083ff
   8192c:	3fc24924 	.word	0x3fc24924
   81930:	5555550d 	.word	0x5555550d
   81934:	3fd55555 	.word	0x3fd55555
   81938:	2c6a6c2f 	.word	0x2c6a6c2f
   8193c:	bfa2b444 	.word	0xbfa2b444
   81940:	52defd9a 	.word	0x52defd9a
   81944:	3fadde2d 	.word	0x3fadde2d
   81948:	af749a6d 	.word	0xaf749a6d
   8194c:	3fb3b0f2 	.word	0x3fb3b0f2
   81950:	fe231671 	.word	0xfe231671
   81954:	3fbc71c6 	.word	0x3fbc71c6
   81958:	9998ebc4 	.word	0x9998ebc4
   8195c:	3fc99999 	.word	0x3fc99999
   81960:	8800759c 	.word	0x8800759c
   81964:	7e37e43c 	.word	0x7e37e43c
   81968:	54442d18 	.word	0x54442d18
   8196c:	bff921fb 	.word	0xbff921fb
   81970:	440fffff 	.word	0x440fffff
   81974:	7ff00000 	.word	0x7ff00000
   81978:	3fdbffff 	.word	0x3fdbffff
   8197c:	00082ad0 	.word	0x00082ad0
   81980:	00082ab0 	.word	0x00082ab0
   81984:	3ff00000 	.word	0x3ff00000
   81988:	3ff2ffff 	.word	0x3ff2ffff
   8198c:	40037fff 	.word	0x40037fff
   81990:	3ff80000 	.word	0x3ff80000
   81994:	4602      	mov	r2, r0
   81996:	460b      	mov	r3, r1
   81998:	2000      	movs	r0, #0
   8199a:	490f      	ldr	r1, [pc, #60]	; (819d8 <atan+0x348>)
   8199c:	f000 fb30 	bl	82000 <__aeabi_ddiv>
   819a0:	f04f 0c03 	mov.w	ip, #3
   819a4:	4604      	mov	r4, r0
   819a6:	460d      	mov	r5, r1
   819a8:	e698      	b.n	816dc <atan+0x4c>
   819aa:	2200      	movs	r2, #0
   819ac:	4b0b      	ldr	r3, [pc, #44]	; (819dc <atan+0x34c>)
   819ae:	f000 f849 	bl	81a44 <__aeabi_dsub>
   819b2:	2200      	movs	r2, #0
   819b4:	4606      	mov	r6, r0
   819b6:	460f      	mov	r7, r1
   819b8:	4620      	mov	r0, r4
   819ba:	4629      	mov	r1, r5
   819bc:	4b07      	ldr	r3, [pc, #28]	; (819dc <atan+0x34c>)
   819be:	f000 f843 	bl	81a48 <__adddf3>
   819c2:	4602      	mov	r2, r0
   819c4:	460b      	mov	r3, r1
   819c6:	4630      	mov	r0, r6
   819c8:	4639      	mov	r1, r7
   819ca:	f000 fb19 	bl	82000 <__aeabi_ddiv>
   819ce:	f04f 0c01 	mov.w	ip, #1
   819d2:	4604      	mov	r4, r0
   819d4:	460d      	mov	r5, r1
   819d6:	e681      	b.n	816dc <atan+0x4c>
   819d8:	bff00000 	.word	0xbff00000
   819dc:	3ff00000 	.word	0x3ff00000

000819e0 <fabs>:
   819e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   819e4:	4770      	bx	lr
   819e6:	bf00      	nop

000819e8 <__fpclassifyd>:
   819e8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   819ec:	b410      	push	{r4}
   819ee:	d008      	beq.n	81a02 <__fpclassifyd+0x1a>
   819f0:	4a0f      	ldr	r2, [pc, #60]	; (81a30 <__fpclassifyd+0x48>)
   819f2:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   819f6:	4294      	cmp	r4, r2
   819f8:	d80a      	bhi.n	81a10 <__fpclassifyd+0x28>
   819fa:	2004      	movs	r0, #4
   819fc:	f85d 4b04 	ldr.w	r4, [sp], #4
   81a00:	4770      	bx	lr
   81a02:	2800      	cmp	r0, #0
   81a04:	bf0c      	ite	eq
   81a06:	2002      	moveq	r0, #2
   81a08:	2003      	movne	r0, #3
   81a0a:	f85d 4b04 	ldr.w	r4, [sp], #4
   81a0e:	4770      	bx	lr
   81a10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   81a14:	d201      	bcs.n	81a1a <__fpclassifyd+0x32>
   81a16:	2003      	movs	r0, #3
   81a18:	e7f7      	b.n	81a0a <__fpclassifyd+0x22>
   81a1a:	4a06      	ldr	r2, [pc, #24]	; (81a34 <__fpclassifyd+0x4c>)
   81a1c:	4293      	cmp	r3, r2
   81a1e:	d001      	beq.n	81a24 <__fpclassifyd+0x3c>
   81a20:	2000      	movs	r0, #0
   81a22:	e7f2      	b.n	81a0a <__fpclassifyd+0x22>
   81a24:	f1d0 0001 	rsbs	r0, r0, #1
   81a28:	bf38      	it	cc
   81a2a:	2000      	movcc	r0, #0
   81a2c:	e7ed      	b.n	81a0a <__fpclassifyd+0x22>
   81a2e:	bf00      	nop
   81a30:	7fdfffff 	.word	0x7fdfffff
   81a34:	7ff00000 	.word	0x7ff00000

00081a38 <matherr>:
   81a38:	2000      	movs	r0, #0
   81a3a:	4770      	bx	lr

00081a3c <__aeabi_drsub>:
   81a3c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   81a40:	e002      	b.n	81a48 <__adddf3>
   81a42:	bf00      	nop

00081a44 <__aeabi_dsub>:
   81a44:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00081a48 <__adddf3>:
   81a48:	b530      	push	{r4, r5, lr}
   81a4a:	ea4f 0441 	mov.w	r4, r1, lsl #1
   81a4e:	ea4f 0543 	mov.w	r5, r3, lsl #1
   81a52:	ea94 0f05 	teq	r4, r5
   81a56:	bf08      	it	eq
   81a58:	ea90 0f02 	teqeq	r0, r2
   81a5c:	bf1f      	itttt	ne
   81a5e:	ea54 0c00 	orrsne.w	ip, r4, r0
   81a62:	ea55 0c02 	orrsne.w	ip, r5, r2
   81a66:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   81a6a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81a6e:	f000 80e2 	beq.w	81c36 <__adddf3+0x1ee>
   81a72:	ea4f 5454 	mov.w	r4, r4, lsr #21
   81a76:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   81a7a:	bfb8      	it	lt
   81a7c:	426d      	neglt	r5, r5
   81a7e:	dd0c      	ble.n	81a9a <__adddf3+0x52>
   81a80:	442c      	add	r4, r5
   81a82:	ea80 0202 	eor.w	r2, r0, r2
   81a86:	ea81 0303 	eor.w	r3, r1, r3
   81a8a:	ea82 0000 	eor.w	r0, r2, r0
   81a8e:	ea83 0101 	eor.w	r1, r3, r1
   81a92:	ea80 0202 	eor.w	r2, r0, r2
   81a96:	ea81 0303 	eor.w	r3, r1, r3
   81a9a:	2d36      	cmp	r5, #54	; 0x36
   81a9c:	bf88      	it	hi
   81a9e:	bd30      	pophi	{r4, r5, pc}
   81aa0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81aa4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81aa8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   81aac:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   81ab0:	d002      	beq.n	81ab8 <__adddf3+0x70>
   81ab2:	4240      	negs	r0, r0
   81ab4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81ab8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   81abc:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81ac0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   81ac4:	d002      	beq.n	81acc <__adddf3+0x84>
   81ac6:	4252      	negs	r2, r2
   81ac8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   81acc:	ea94 0f05 	teq	r4, r5
   81ad0:	f000 80a7 	beq.w	81c22 <__adddf3+0x1da>
   81ad4:	f1a4 0401 	sub.w	r4, r4, #1
   81ad8:	f1d5 0e20 	rsbs	lr, r5, #32
   81adc:	db0d      	blt.n	81afa <__adddf3+0xb2>
   81ade:	fa02 fc0e 	lsl.w	ip, r2, lr
   81ae2:	fa22 f205 	lsr.w	r2, r2, r5
   81ae6:	1880      	adds	r0, r0, r2
   81ae8:	f141 0100 	adc.w	r1, r1, #0
   81aec:	fa03 f20e 	lsl.w	r2, r3, lr
   81af0:	1880      	adds	r0, r0, r2
   81af2:	fa43 f305 	asr.w	r3, r3, r5
   81af6:	4159      	adcs	r1, r3
   81af8:	e00e      	b.n	81b18 <__adddf3+0xd0>
   81afa:	f1a5 0520 	sub.w	r5, r5, #32
   81afe:	f10e 0e20 	add.w	lr, lr, #32
   81b02:	2a01      	cmp	r2, #1
   81b04:	fa03 fc0e 	lsl.w	ip, r3, lr
   81b08:	bf28      	it	cs
   81b0a:	f04c 0c02 	orrcs.w	ip, ip, #2
   81b0e:	fa43 f305 	asr.w	r3, r3, r5
   81b12:	18c0      	adds	r0, r0, r3
   81b14:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   81b18:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81b1c:	d507      	bpl.n	81b2e <__adddf3+0xe6>
   81b1e:	f04f 0e00 	mov.w	lr, #0
   81b22:	f1dc 0c00 	rsbs	ip, ip, #0
   81b26:	eb7e 0000 	sbcs.w	r0, lr, r0
   81b2a:	eb6e 0101 	sbc.w	r1, lr, r1
   81b2e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   81b32:	d31b      	bcc.n	81b6c <__adddf3+0x124>
   81b34:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   81b38:	d30c      	bcc.n	81b54 <__adddf3+0x10c>
   81b3a:	0849      	lsrs	r1, r1, #1
   81b3c:	ea5f 0030 	movs.w	r0, r0, rrx
   81b40:	ea4f 0c3c 	mov.w	ip, ip, rrx
   81b44:	f104 0401 	add.w	r4, r4, #1
   81b48:	ea4f 5244 	mov.w	r2, r4, lsl #21
   81b4c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   81b50:	f080 809a 	bcs.w	81c88 <__adddf3+0x240>
   81b54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81b58:	bf08      	it	eq
   81b5a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81b5e:	f150 0000 	adcs.w	r0, r0, #0
   81b62:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81b66:	ea41 0105 	orr.w	r1, r1, r5
   81b6a:	bd30      	pop	{r4, r5, pc}
   81b6c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   81b70:	4140      	adcs	r0, r0
   81b72:	eb41 0101 	adc.w	r1, r1, r1
   81b76:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81b7a:	f1a4 0401 	sub.w	r4, r4, #1
   81b7e:	d1e9      	bne.n	81b54 <__adddf3+0x10c>
   81b80:	f091 0f00 	teq	r1, #0
   81b84:	bf04      	itt	eq
   81b86:	4601      	moveq	r1, r0
   81b88:	2000      	moveq	r0, #0
   81b8a:	fab1 f381 	clz	r3, r1
   81b8e:	bf08      	it	eq
   81b90:	3320      	addeq	r3, #32
   81b92:	f1a3 030b 	sub.w	r3, r3, #11
   81b96:	f1b3 0220 	subs.w	r2, r3, #32
   81b9a:	da0c      	bge.n	81bb6 <__adddf3+0x16e>
   81b9c:	320c      	adds	r2, #12
   81b9e:	dd08      	ble.n	81bb2 <__adddf3+0x16a>
   81ba0:	f102 0c14 	add.w	ip, r2, #20
   81ba4:	f1c2 020c 	rsb	r2, r2, #12
   81ba8:	fa01 f00c 	lsl.w	r0, r1, ip
   81bac:	fa21 f102 	lsr.w	r1, r1, r2
   81bb0:	e00c      	b.n	81bcc <__adddf3+0x184>
   81bb2:	f102 0214 	add.w	r2, r2, #20
   81bb6:	bfd8      	it	le
   81bb8:	f1c2 0c20 	rsble	ip, r2, #32
   81bbc:	fa01 f102 	lsl.w	r1, r1, r2
   81bc0:	fa20 fc0c 	lsr.w	ip, r0, ip
   81bc4:	bfdc      	itt	le
   81bc6:	ea41 010c 	orrle.w	r1, r1, ip
   81bca:	4090      	lslle	r0, r2
   81bcc:	1ae4      	subs	r4, r4, r3
   81bce:	bfa2      	ittt	ge
   81bd0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   81bd4:	4329      	orrge	r1, r5
   81bd6:	bd30      	popge	{r4, r5, pc}
   81bd8:	ea6f 0404 	mvn.w	r4, r4
   81bdc:	3c1f      	subs	r4, #31
   81bde:	da1c      	bge.n	81c1a <__adddf3+0x1d2>
   81be0:	340c      	adds	r4, #12
   81be2:	dc0e      	bgt.n	81c02 <__adddf3+0x1ba>
   81be4:	f104 0414 	add.w	r4, r4, #20
   81be8:	f1c4 0220 	rsb	r2, r4, #32
   81bec:	fa20 f004 	lsr.w	r0, r0, r4
   81bf0:	fa01 f302 	lsl.w	r3, r1, r2
   81bf4:	ea40 0003 	orr.w	r0, r0, r3
   81bf8:	fa21 f304 	lsr.w	r3, r1, r4
   81bfc:	ea45 0103 	orr.w	r1, r5, r3
   81c00:	bd30      	pop	{r4, r5, pc}
   81c02:	f1c4 040c 	rsb	r4, r4, #12
   81c06:	f1c4 0220 	rsb	r2, r4, #32
   81c0a:	fa20 f002 	lsr.w	r0, r0, r2
   81c0e:	fa01 f304 	lsl.w	r3, r1, r4
   81c12:	ea40 0003 	orr.w	r0, r0, r3
   81c16:	4629      	mov	r1, r5
   81c18:	bd30      	pop	{r4, r5, pc}
   81c1a:	fa21 f004 	lsr.w	r0, r1, r4
   81c1e:	4629      	mov	r1, r5
   81c20:	bd30      	pop	{r4, r5, pc}
   81c22:	f094 0f00 	teq	r4, #0
   81c26:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   81c2a:	bf06      	itte	eq
   81c2c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   81c30:	3401      	addeq	r4, #1
   81c32:	3d01      	subne	r5, #1
   81c34:	e74e      	b.n	81ad4 <__adddf3+0x8c>
   81c36:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81c3a:	bf18      	it	ne
   81c3c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81c40:	d029      	beq.n	81c96 <__adddf3+0x24e>
   81c42:	ea94 0f05 	teq	r4, r5
   81c46:	bf08      	it	eq
   81c48:	ea90 0f02 	teqeq	r0, r2
   81c4c:	d005      	beq.n	81c5a <__adddf3+0x212>
   81c4e:	ea54 0c00 	orrs.w	ip, r4, r0
   81c52:	bf04      	itt	eq
   81c54:	4619      	moveq	r1, r3
   81c56:	4610      	moveq	r0, r2
   81c58:	bd30      	pop	{r4, r5, pc}
   81c5a:	ea91 0f03 	teq	r1, r3
   81c5e:	bf1e      	ittt	ne
   81c60:	2100      	movne	r1, #0
   81c62:	2000      	movne	r0, #0
   81c64:	bd30      	popne	{r4, r5, pc}
   81c66:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   81c6a:	d105      	bne.n	81c78 <__adddf3+0x230>
   81c6c:	0040      	lsls	r0, r0, #1
   81c6e:	4149      	adcs	r1, r1
   81c70:	bf28      	it	cs
   81c72:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   81c76:	bd30      	pop	{r4, r5, pc}
   81c78:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   81c7c:	bf3c      	itt	cc
   81c7e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   81c82:	bd30      	popcc	{r4, r5, pc}
   81c84:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81c88:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   81c8c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81c90:	f04f 0000 	mov.w	r0, #0
   81c94:	bd30      	pop	{r4, r5, pc}
   81c96:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81c9a:	bf1a      	itte	ne
   81c9c:	4619      	movne	r1, r3
   81c9e:	4610      	movne	r0, r2
   81ca0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   81ca4:	bf1c      	itt	ne
   81ca6:	460b      	movne	r3, r1
   81ca8:	4602      	movne	r2, r0
   81caa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81cae:	bf06      	itte	eq
   81cb0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   81cb4:	ea91 0f03 	teqeq	r1, r3
   81cb8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   81cbc:	bd30      	pop	{r4, r5, pc}
   81cbe:	bf00      	nop

00081cc0 <__aeabi_ui2d>:
   81cc0:	f090 0f00 	teq	r0, #0
   81cc4:	bf04      	itt	eq
   81cc6:	2100      	moveq	r1, #0
   81cc8:	4770      	bxeq	lr
   81cca:	b530      	push	{r4, r5, lr}
   81ccc:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81cd0:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81cd4:	f04f 0500 	mov.w	r5, #0
   81cd8:	f04f 0100 	mov.w	r1, #0
   81cdc:	e750      	b.n	81b80 <__adddf3+0x138>
   81cde:	bf00      	nop

00081ce0 <__aeabi_i2d>:
   81ce0:	f090 0f00 	teq	r0, #0
   81ce4:	bf04      	itt	eq
   81ce6:	2100      	moveq	r1, #0
   81ce8:	4770      	bxeq	lr
   81cea:	b530      	push	{r4, r5, lr}
   81cec:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81cf0:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81cf4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   81cf8:	bf48      	it	mi
   81cfa:	4240      	negmi	r0, r0
   81cfc:	f04f 0100 	mov.w	r1, #0
   81d00:	e73e      	b.n	81b80 <__adddf3+0x138>
   81d02:	bf00      	nop

00081d04 <__aeabi_f2d>:
   81d04:	0042      	lsls	r2, r0, #1
   81d06:	ea4f 01e2 	mov.w	r1, r2, asr #3
   81d0a:	ea4f 0131 	mov.w	r1, r1, rrx
   81d0e:	ea4f 7002 	mov.w	r0, r2, lsl #28
   81d12:	bf1f      	itttt	ne
   81d14:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   81d18:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81d1c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   81d20:	4770      	bxne	lr
   81d22:	f092 0f00 	teq	r2, #0
   81d26:	bf14      	ite	ne
   81d28:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81d2c:	4770      	bxeq	lr
   81d2e:	b530      	push	{r4, r5, lr}
   81d30:	f44f 7460 	mov.w	r4, #896	; 0x380
   81d34:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81d38:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81d3c:	e720      	b.n	81b80 <__adddf3+0x138>
   81d3e:	bf00      	nop

00081d40 <__aeabi_ul2d>:
   81d40:	ea50 0201 	orrs.w	r2, r0, r1
   81d44:	bf08      	it	eq
   81d46:	4770      	bxeq	lr
   81d48:	b530      	push	{r4, r5, lr}
   81d4a:	f04f 0500 	mov.w	r5, #0
   81d4e:	e00a      	b.n	81d66 <__aeabi_l2d+0x16>

00081d50 <__aeabi_l2d>:
   81d50:	ea50 0201 	orrs.w	r2, r0, r1
   81d54:	bf08      	it	eq
   81d56:	4770      	bxeq	lr
   81d58:	b530      	push	{r4, r5, lr}
   81d5a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81d5e:	d502      	bpl.n	81d66 <__aeabi_l2d+0x16>
   81d60:	4240      	negs	r0, r0
   81d62:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81d66:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81d6a:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81d6e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   81d72:	f43f aedc 	beq.w	81b2e <__adddf3+0xe6>
   81d76:	f04f 0203 	mov.w	r2, #3
   81d7a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81d7e:	bf18      	it	ne
   81d80:	3203      	addne	r2, #3
   81d82:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81d86:	bf18      	it	ne
   81d88:	3203      	addne	r2, #3
   81d8a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   81d8e:	f1c2 0320 	rsb	r3, r2, #32
   81d92:	fa00 fc03 	lsl.w	ip, r0, r3
   81d96:	fa20 f002 	lsr.w	r0, r0, r2
   81d9a:	fa01 fe03 	lsl.w	lr, r1, r3
   81d9e:	ea40 000e 	orr.w	r0, r0, lr
   81da2:	fa21 f102 	lsr.w	r1, r1, r2
   81da6:	4414      	add	r4, r2
   81da8:	e6c1      	b.n	81b2e <__adddf3+0xe6>
   81daa:	bf00      	nop

00081dac <__aeabi_dmul>:
   81dac:	b570      	push	{r4, r5, r6, lr}
   81dae:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81db2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81db6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81dba:	bf1d      	ittte	ne
   81dbc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81dc0:	ea94 0f0c 	teqne	r4, ip
   81dc4:	ea95 0f0c 	teqne	r5, ip
   81dc8:	f000 f8de 	bleq	81f88 <__aeabi_dmul+0x1dc>
   81dcc:	442c      	add	r4, r5
   81dce:	ea81 0603 	eor.w	r6, r1, r3
   81dd2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   81dd6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   81dda:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81dde:	bf18      	it	ne
   81de0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81de4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81de8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81dec:	d038      	beq.n	81e60 <__aeabi_dmul+0xb4>
   81dee:	fba0 ce02 	umull	ip, lr, r0, r2
   81df2:	f04f 0500 	mov.w	r5, #0
   81df6:	fbe1 e502 	umlal	lr, r5, r1, r2
   81dfa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   81dfe:	fbe0 e503 	umlal	lr, r5, r0, r3
   81e02:	f04f 0600 	mov.w	r6, #0
   81e06:	fbe1 5603 	umlal	r5, r6, r1, r3
   81e0a:	f09c 0f00 	teq	ip, #0
   81e0e:	bf18      	it	ne
   81e10:	f04e 0e01 	orrne.w	lr, lr, #1
   81e14:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   81e18:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81e1c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   81e20:	d204      	bcs.n	81e2c <__aeabi_dmul+0x80>
   81e22:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   81e26:	416d      	adcs	r5, r5
   81e28:	eb46 0606 	adc.w	r6, r6, r6
   81e2c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   81e30:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   81e34:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   81e38:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   81e3c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   81e40:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81e44:	bf88      	it	hi
   81e46:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81e4a:	d81e      	bhi.n	81e8a <__aeabi_dmul+0xde>
   81e4c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   81e50:	bf08      	it	eq
   81e52:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   81e56:	f150 0000 	adcs.w	r0, r0, #0
   81e5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81e5e:	bd70      	pop	{r4, r5, r6, pc}
   81e60:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   81e64:	ea46 0101 	orr.w	r1, r6, r1
   81e68:	ea40 0002 	orr.w	r0, r0, r2
   81e6c:	ea81 0103 	eor.w	r1, r1, r3
   81e70:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   81e74:	bfc2      	ittt	gt
   81e76:	ebd4 050c 	rsbsgt	r5, r4, ip
   81e7a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81e7e:	bd70      	popgt	{r4, r5, r6, pc}
   81e80:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81e84:	f04f 0e00 	mov.w	lr, #0
   81e88:	3c01      	subs	r4, #1
   81e8a:	f300 80ab 	bgt.w	81fe4 <__aeabi_dmul+0x238>
   81e8e:	f114 0f36 	cmn.w	r4, #54	; 0x36
   81e92:	bfde      	ittt	le
   81e94:	2000      	movle	r0, #0
   81e96:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   81e9a:	bd70      	pople	{r4, r5, r6, pc}
   81e9c:	f1c4 0400 	rsb	r4, r4, #0
   81ea0:	3c20      	subs	r4, #32
   81ea2:	da35      	bge.n	81f10 <__aeabi_dmul+0x164>
   81ea4:	340c      	adds	r4, #12
   81ea6:	dc1b      	bgt.n	81ee0 <__aeabi_dmul+0x134>
   81ea8:	f104 0414 	add.w	r4, r4, #20
   81eac:	f1c4 0520 	rsb	r5, r4, #32
   81eb0:	fa00 f305 	lsl.w	r3, r0, r5
   81eb4:	fa20 f004 	lsr.w	r0, r0, r4
   81eb8:	fa01 f205 	lsl.w	r2, r1, r5
   81ebc:	ea40 0002 	orr.w	r0, r0, r2
   81ec0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   81ec4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81ec8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81ecc:	fa21 f604 	lsr.w	r6, r1, r4
   81ed0:	eb42 0106 	adc.w	r1, r2, r6
   81ed4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81ed8:	bf08      	it	eq
   81eda:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81ede:	bd70      	pop	{r4, r5, r6, pc}
   81ee0:	f1c4 040c 	rsb	r4, r4, #12
   81ee4:	f1c4 0520 	rsb	r5, r4, #32
   81ee8:	fa00 f304 	lsl.w	r3, r0, r4
   81eec:	fa20 f005 	lsr.w	r0, r0, r5
   81ef0:	fa01 f204 	lsl.w	r2, r1, r4
   81ef4:	ea40 0002 	orr.w	r0, r0, r2
   81ef8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81efc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81f00:	f141 0100 	adc.w	r1, r1, #0
   81f04:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81f08:	bf08      	it	eq
   81f0a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81f0e:	bd70      	pop	{r4, r5, r6, pc}
   81f10:	f1c4 0520 	rsb	r5, r4, #32
   81f14:	fa00 f205 	lsl.w	r2, r0, r5
   81f18:	ea4e 0e02 	orr.w	lr, lr, r2
   81f1c:	fa20 f304 	lsr.w	r3, r0, r4
   81f20:	fa01 f205 	lsl.w	r2, r1, r5
   81f24:	ea43 0302 	orr.w	r3, r3, r2
   81f28:	fa21 f004 	lsr.w	r0, r1, r4
   81f2c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81f30:	fa21 f204 	lsr.w	r2, r1, r4
   81f34:	ea20 0002 	bic.w	r0, r0, r2
   81f38:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   81f3c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81f40:	bf08      	it	eq
   81f42:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81f46:	bd70      	pop	{r4, r5, r6, pc}
   81f48:	f094 0f00 	teq	r4, #0
   81f4c:	d10f      	bne.n	81f6e <__aeabi_dmul+0x1c2>
   81f4e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   81f52:	0040      	lsls	r0, r0, #1
   81f54:	eb41 0101 	adc.w	r1, r1, r1
   81f58:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81f5c:	bf08      	it	eq
   81f5e:	3c01      	subeq	r4, #1
   81f60:	d0f7      	beq.n	81f52 <__aeabi_dmul+0x1a6>
   81f62:	ea41 0106 	orr.w	r1, r1, r6
   81f66:	f095 0f00 	teq	r5, #0
   81f6a:	bf18      	it	ne
   81f6c:	4770      	bxne	lr
   81f6e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   81f72:	0052      	lsls	r2, r2, #1
   81f74:	eb43 0303 	adc.w	r3, r3, r3
   81f78:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81f7c:	bf08      	it	eq
   81f7e:	3d01      	subeq	r5, #1
   81f80:	d0f7      	beq.n	81f72 <__aeabi_dmul+0x1c6>
   81f82:	ea43 0306 	orr.w	r3, r3, r6
   81f86:	4770      	bx	lr
   81f88:	ea94 0f0c 	teq	r4, ip
   81f8c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81f90:	bf18      	it	ne
   81f92:	ea95 0f0c 	teqne	r5, ip
   81f96:	d00c      	beq.n	81fb2 <__aeabi_dmul+0x206>
   81f98:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81f9c:	bf18      	it	ne
   81f9e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81fa2:	d1d1      	bne.n	81f48 <__aeabi_dmul+0x19c>
   81fa4:	ea81 0103 	eor.w	r1, r1, r3
   81fa8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81fac:	f04f 0000 	mov.w	r0, #0
   81fb0:	bd70      	pop	{r4, r5, r6, pc}
   81fb2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81fb6:	bf06      	itte	eq
   81fb8:	4610      	moveq	r0, r2
   81fba:	4619      	moveq	r1, r3
   81fbc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81fc0:	d019      	beq.n	81ff6 <__aeabi_dmul+0x24a>
   81fc2:	ea94 0f0c 	teq	r4, ip
   81fc6:	d102      	bne.n	81fce <__aeabi_dmul+0x222>
   81fc8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81fcc:	d113      	bne.n	81ff6 <__aeabi_dmul+0x24a>
   81fce:	ea95 0f0c 	teq	r5, ip
   81fd2:	d105      	bne.n	81fe0 <__aeabi_dmul+0x234>
   81fd4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81fd8:	bf1c      	itt	ne
   81fda:	4610      	movne	r0, r2
   81fdc:	4619      	movne	r1, r3
   81fde:	d10a      	bne.n	81ff6 <__aeabi_dmul+0x24a>
   81fe0:	ea81 0103 	eor.w	r1, r1, r3
   81fe4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81fe8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81fec:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81ff0:	f04f 0000 	mov.w	r0, #0
   81ff4:	bd70      	pop	{r4, r5, r6, pc}
   81ff6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81ffa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   81ffe:	bd70      	pop	{r4, r5, r6, pc}

00082000 <__aeabi_ddiv>:
   82000:	b570      	push	{r4, r5, r6, lr}
   82002:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82006:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8200a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8200e:	bf1d      	ittte	ne
   82010:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82014:	ea94 0f0c 	teqne	r4, ip
   82018:	ea95 0f0c 	teqne	r5, ip
   8201c:	f000 f8a7 	bleq	8216e <__aeabi_ddiv+0x16e>
   82020:	eba4 0405 	sub.w	r4, r4, r5
   82024:	ea81 0e03 	eor.w	lr, r1, r3
   82028:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8202c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82030:	f000 8088 	beq.w	82144 <__aeabi_ddiv+0x144>
   82034:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82038:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   8203c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   82040:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   82044:	ea4f 2202 	mov.w	r2, r2, lsl #8
   82048:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   8204c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   82050:	ea4f 2600 	mov.w	r6, r0, lsl #8
   82054:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   82058:	429d      	cmp	r5, r3
   8205a:	bf08      	it	eq
   8205c:	4296      	cmpeq	r6, r2
   8205e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   82062:	f504 7440 	add.w	r4, r4, #768	; 0x300
   82066:	d202      	bcs.n	8206e <__aeabi_ddiv+0x6e>
   82068:	085b      	lsrs	r3, r3, #1
   8206a:	ea4f 0232 	mov.w	r2, r2, rrx
   8206e:	1ab6      	subs	r6, r6, r2
   82070:	eb65 0503 	sbc.w	r5, r5, r3
   82074:	085b      	lsrs	r3, r3, #1
   82076:	ea4f 0232 	mov.w	r2, r2, rrx
   8207a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8207e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   82082:	ebb6 0e02 	subs.w	lr, r6, r2
   82086:	eb75 0e03 	sbcs.w	lr, r5, r3
   8208a:	bf22      	ittt	cs
   8208c:	1ab6      	subcs	r6, r6, r2
   8208e:	4675      	movcs	r5, lr
   82090:	ea40 000c 	orrcs.w	r0, r0, ip
   82094:	085b      	lsrs	r3, r3, #1
   82096:	ea4f 0232 	mov.w	r2, r2, rrx
   8209a:	ebb6 0e02 	subs.w	lr, r6, r2
   8209e:	eb75 0e03 	sbcs.w	lr, r5, r3
   820a2:	bf22      	ittt	cs
   820a4:	1ab6      	subcs	r6, r6, r2
   820a6:	4675      	movcs	r5, lr
   820a8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   820ac:	085b      	lsrs	r3, r3, #1
   820ae:	ea4f 0232 	mov.w	r2, r2, rrx
   820b2:	ebb6 0e02 	subs.w	lr, r6, r2
   820b6:	eb75 0e03 	sbcs.w	lr, r5, r3
   820ba:	bf22      	ittt	cs
   820bc:	1ab6      	subcs	r6, r6, r2
   820be:	4675      	movcs	r5, lr
   820c0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   820c4:	085b      	lsrs	r3, r3, #1
   820c6:	ea4f 0232 	mov.w	r2, r2, rrx
   820ca:	ebb6 0e02 	subs.w	lr, r6, r2
   820ce:	eb75 0e03 	sbcs.w	lr, r5, r3
   820d2:	bf22      	ittt	cs
   820d4:	1ab6      	subcs	r6, r6, r2
   820d6:	4675      	movcs	r5, lr
   820d8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   820dc:	ea55 0e06 	orrs.w	lr, r5, r6
   820e0:	d018      	beq.n	82114 <__aeabi_ddiv+0x114>
   820e2:	ea4f 1505 	mov.w	r5, r5, lsl #4
   820e6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   820ea:	ea4f 1606 	mov.w	r6, r6, lsl #4
   820ee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   820f2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   820f6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   820fa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   820fe:	d1c0      	bne.n	82082 <__aeabi_ddiv+0x82>
   82100:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82104:	d10b      	bne.n	8211e <__aeabi_ddiv+0x11e>
   82106:	ea41 0100 	orr.w	r1, r1, r0
   8210a:	f04f 0000 	mov.w	r0, #0
   8210e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   82112:	e7b6      	b.n	82082 <__aeabi_ddiv+0x82>
   82114:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82118:	bf04      	itt	eq
   8211a:	4301      	orreq	r1, r0
   8211c:	2000      	moveq	r0, #0
   8211e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82122:	bf88      	it	hi
   82124:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82128:	f63f aeaf 	bhi.w	81e8a <__aeabi_dmul+0xde>
   8212c:	ebb5 0c03 	subs.w	ip, r5, r3
   82130:	bf04      	itt	eq
   82132:	ebb6 0c02 	subseq.w	ip, r6, r2
   82136:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8213a:	f150 0000 	adcs.w	r0, r0, #0
   8213e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82142:	bd70      	pop	{r4, r5, r6, pc}
   82144:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   82148:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   8214c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   82150:	bfc2      	ittt	gt
   82152:	ebd4 050c 	rsbsgt	r5, r4, ip
   82156:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8215a:	bd70      	popgt	{r4, r5, r6, pc}
   8215c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82160:	f04f 0e00 	mov.w	lr, #0
   82164:	3c01      	subs	r4, #1
   82166:	e690      	b.n	81e8a <__aeabi_dmul+0xde>
   82168:	ea45 0e06 	orr.w	lr, r5, r6
   8216c:	e68d      	b.n	81e8a <__aeabi_dmul+0xde>
   8216e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82172:	ea94 0f0c 	teq	r4, ip
   82176:	bf08      	it	eq
   82178:	ea95 0f0c 	teqeq	r5, ip
   8217c:	f43f af3b 	beq.w	81ff6 <__aeabi_dmul+0x24a>
   82180:	ea94 0f0c 	teq	r4, ip
   82184:	d10a      	bne.n	8219c <__aeabi_ddiv+0x19c>
   82186:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8218a:	f47f af34 	bne.w	81ff6 <__aeabi_dmul+0x24a>
   8218e:	ea95 0f0c 	teq	r5, ip
   82192:	f47f af25 	bne.w	81fe0 <__aeabi_dmul+0x234>
   82196:	4610      	mov	r0, r2
   82198:	4619      	mov	r1, r3
   8219a:	e72c      	b.n	81ff6 <__aeabi_dmul+0x24a>
   8219c:	ea95 0f0c 	teq	r5, ip
   821a0:	d106      	bne.n	821b0 <__aeabi_ddiv+0x1b0>
   821a2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   821a6:	f43f aefd 	beq.w	81fa4 <__aeabi_dmul+0x1f8>
   821aa:	4610      	mov	r0, r2
   821ac:	4619      	mov	r1, r3
   821ae:	e722      	b.n	81ff6 <__aeabi_dmul+0x24a>
   821b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   821b4:	bf18      	it	ne
   821b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   821ba:	f47f aec5 	bne.w	81f48 <__aeabi_dmul+0x19c>
   821be:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   821c2:	f47f af0d 	bne.w	81fe0 <__aeabi_dmul+0x234>
   821c6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   821ca:	f47f aeeb 	bne.w	81fa4 <__aeabi_dmul+0x1f8>
   821ce:	e712      	b.n	81ff6 <__aeabi_dmul+0x24a>

000821d0 <__gedf2>:
   821d0:	f04f 3cff 	mov.w	ip, #4294967295
   821d4:	e006      	b.n	821e4 <__cmpdf2+0x4>
   821d6:	bf00      	nop

000821d8 <__ledf2>:
   821d8:	f04f 0c01 	mov.w	ip, #1
   821dc:	e002      	b.n	821e4 <__cmpdf2+0x4>
   821de:	bf00      	nop

000821e0 <__cmpdf2>:
   821e0:	f04f 0c01 	mov.w	ip, #1
   821e4:	f84d cd04 	str.w	ip, [sp, #-4]!
   821e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   821ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   821f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   821f4:	bf18      	it	ne
   821f6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   821fa:	d01b      	beq.n	82234 <__cmpdf2+0x54>
   821fc:	b001      	add	sp, #4
   821fe:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   82202:	bf0c      	ite	eq
   82204:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   82208:	ea91 0f03 	teqne	r1, r3
   8220c:	bf02      	ittt	eq
   8220e:	ea90 0f02 	teqeq	r0, r2
   82212:	2000      	moveq	r0, #0
   82214:	4770      	bxeq	lr
   82216:	f110 0f00 	cmn.w	r0, #0
   8221a:	ea91 0f03 	teq	r1, r3
   8221e:	bf58      	it	pl
   82220:	4299      	cmppl	r1, r3
   82222:	bf08      	it	eq
   82224:	4290      	cmpeq	r0, r2
   82226:	bf2c      	ite	cs
   82228:	17d8      	asrcs	r0, r3, #31
   8222a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   8222e:	f040 0001 	orr.w	r0, r0, #1
   82232:	4770      	bx	lr
   82234:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   82238:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8223c:	d102      	bne.n	82244 <__cmpdf2+0x64>
   8223e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   82242:	d107      	bne.n	82254 <__cmpdf2+0x74>
   82244:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   82248:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8224c:	d1d6      	bne.n	821fc <__cmpdf2+0x1c>
   8224e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   82252:	d0d3      	beq.n	821fc <__cmpdf2+0x1c>
   82254:	f85d 0b04 	ldr.w	r0, [sp], #4
   82258:	4770      	bx	lr
   8225a:	bf00      	nop

0008225c <__aeabi_cdrcmple>:
   8225c:	4684      	mov	ip, r0
   8225e:	4610      	mov	r0, r2
   82260:	4662      	mov	r2, ip
   82262:	468c      	mov	ip, r1
   82264:	4619      	mov	r1, r3
   82266:	4663      	mov	r3, ip
   82268:	e000      	b.n	8226c <__aeabi_cdcmpeq>
   8226a:	bf00      	nop

0008226c <__aeabi_cdcmpeq>:
   8226c:	b501      	push	{r0, lr}
   8226e:	f7ff ffb7 	bl	821e0 <__cmpdf2>
   82272:	2800      	cmp	r0, #0
   82274:	bf48      	it	mi
   82276:	f110 0f00 	cmnmi.w	r0, #0
   8227a:	bd01      	pop	{r0, pc}

0008227c <__aeabi_dcmpeq>:
   8227c:	f84d ed08 	str.w	lr, [sp, #-8]!
   82280:	f7ff fff4 	bl	8226c <__aeabi_cdcmpeq>
   82284:	bf0c      	ite	eq
   82286:	2001      	moveq	r0, #1
   82288:	2000      	movne	r0, #0
   8228a:	f85d fb08 	ldr.w	pc, [sp], #8
   8228e:	bf00      	nop

00082290 <__aeabi_dcmplt>:
   82290:	f84d ed08 	str.w	lr, [sp, #-8]!
   82294:	f7ff ffea 	bl	8226c <__aeabi_cdcmpeq>
   82298:	bf34      	ite	cc
   8229a:	2001      	movcc	r0, #1
   8229c:	2000      	movcs	r0, #0
   8229e:	f85d fb08 	ldr.w	pc, [sp], #8
   822a2:	bf00      	nop

000822a4 <__aeabi_dcmple>:
   822a4:	f84d ed08 	str.w	lr, [sp, #-8]!
   822a8:	f7ff ffe0 	bl	8226c <__aeabi_cdcmpeq>
   822ac:	bf94      	ite	ls
   822ae:	2001      	movls	r0, #1
   822b0:	2000      	movhi	r0, #0
   822b2:	f85d fb08 	ldr.w	pc, [sp], #8
   822b6:	bf00      	nop

000822b8 <__aeabi_dcmpge>:
   822b8:	f84d ed08 	str.w	lr, [sp, #-8]!
   822bc:	f7ff ffce 	bl	8225c <__aeabi_cdrcmple>
   822c0:	bf94      	ite	ls
   822c2:	2001      	movls	r0, #1
   822c4:	2000      	movhi	r0, #0
   822c6:	f85d fb08 	ldr.w	pc, [sp], #8
   822ca:	bf00      	nop

000822cc <__aeabi_dcmpgt>:
   822cc:	f84d ed08 	str.w	lr, [sp, #-8]!
   822d0:	f7ff ffc4 	bl	8225c <__aeabi_cdrcmple>
   822d4:	bf34      	ite	cc
   822d6:	2001      	movcc	r0, #1
   822d8:	2000      	movcs	r0, #0
   822da:	f85d fb08 	ldr.w	pc, [sp], #8
   822de:	bf00      	nop

000822e0 <__aeabi_d2iz>:
   822e0:	ea4f 0241 	mov.w	r2, r1, lsl #1
   822e4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   822e8:	d215      	bcs.n	82316 <__aeabi_d2iz+0x36>
   822ea:	d511      	bpl.n	82310 <__aeabi_d2iz+0x30>
   822ec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   822f0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   822f4:	d912      	bls.n	8231c <__aeabi_d2iz+0x3c>
   822f6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   822fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   822fe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   82302:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82306:	fa23 f002 	lsr.w	r0, r3, r2
   8230a:	bf18      	it	ne
   8230c:	4240      	negne	r0, r0
   8230e:	4770      	bx	lr
   82310:	f04f 0000 	mov.w	r0, #0
   82314:	4770      	bx	lr
   82316:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8231a:	d105      	bne.n	82328 <__aeabi_d2iz+0x48>
   8231c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   82320:	bf08      	it	eq
   82322:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   82326:	4770      	bx	lr
   82328:	f04f 0000 	mov.w	r0, #0
   8232c:	4770      	bx	lr
   8232e:	bf00      	nop

00082330 <__aeabi_d2uiz>:
   82330:	004a      	lsls	r2, r1, #1
   82332:	d211      	bcs.n	82358 <__aeabi_d2uiz+0x28>
   82334:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   82338:	d211      	bcs.n	8235e <__aeabi_d2uiz+0x2e>
   8233a:	d50d      	bpl.n	82358 <__aeabi_d2uiz+0x28>
   8233c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   82340:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   82344:	d40e      	bmi.n	82364 <__aeabi_d2uiz+0x34>
   82346:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8234a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8234e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   82352:	fa23 f002 	lsr.w	r0, r3, r2
   82356:	4770      	bx	lr
   82358:	f04f 0000 	mov.w	r0, #0
   8235c:	4770      	bx	lr
   8235e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   82362:	d102      	bne.n	8236a <__aeabi_d2uiz+0x3a>
   82364:	f04f 30ff 	mov.w	r0, #4294967295
   82368:	4770      	bx	lr
   8236a:	f04f 0000 	mov.w	r0, #0
   8236e:	4770      	bx	lr

00082370 <__aeabi_uldivmod>:
   82370:	b94b      	cbnz	r3, 82386 <__aeabi_uldivmod+0x16>
   82372:	b942      	cbnz	r2, 82386 <__aeabi_uldivmod+0x16>
   82374:	2900      	cmp	r1, #0
   82376:	bf08      	it	eq
   82378:	2800      	cmpeq	r0, #0
   8237a:	d002      	beq.n	82382 <__aeabi_uldivmod+0x12>
   8237c:	f04f 31ff 	mov.w	r1, #4294967295
   82380:	4608      	mov	r0, r1
   82382:	f000 b83b 	b.w	823fc <__aeabi_idiv0>
   82386:	b082      	sub	sp, #8
   82388:	46ec      	mov	ip, sp
   8238a:	e92d 5000 	stmdb	sp!, {ip, lr}
   8238e:	f000 f81d 	bl	823cc <__gnu_uldivmod_helper>
   82392:	f8dd e004 	ldr.w	lr, [sp, #4]
   82396:	b002      	add	sp, #8
   82398:	bc0c      	pop	{r2, r3}
   8239a:	4770      	bx	lr

0008239c <__gnu_ldivmod_helper>:
   8239c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   823a0:	9e08      	ldr	r6, [sp, #32]
   823a2:	4614      	mov	r4, r2
   823a4:	461d      	mov	r5, r3
   823a6:	4680      	mov	r8, r0
   823a8:	4689      	mov	r9, r1
   823aa:	f000 f829 	bl	82400 <__divdi3>
   823ae:	fb04 f301 	mul.w	r3, r4, r1
   823b2:	fba4 ab00 	umull	sl, fp, r4, r0
   823b6:	fb00 3205 	mla	r2, r0, r5, r3
   823ba:	4493      	add	fp, r2
   823bc:	ebb8 080a 	subs.w	r8, r8, sl
   823c0:	eb69 090b 	sbc.w	r9, r9, fp
   823c4:	e9c6 8900 	strd	r8, r9, [r6]
   823c8:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000823cc <__gnu_uldivmod_helper>:
   823cc:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   823d0:	9e08      	ldr	r6, [sp, #32]
   823d2:	4614      	mov	r4, r2
   823d4:	461d      	mov	r5, r3
   823d6:	4680      	mov	r8, r0
   823d8:	4689      	mov	r9, r1
   823da:	f000 f961 	bl	826a0 <__udivdi3>
   823de:	fb00 f505 	mul.w	r5, r0, r5
   823e2:	fba0 ab04 	umull	sl, fp, r0, r4
   823e6:	fb04 5401 	mla	r4, r4, r1, r5
   823ea:	44a3      	add	fp, r4
   823ec:	ebb8 080a 	subs.w	r8, r8, sl
   823f0:	eb69 090b 	sbc.w	r9, r9, fp
   823f4:	e9c6 8900 	strd	r8, r9, [r6]
   823f8:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000823fc <__aeabi_idiv0>:
   823fc:	4770      	bx	lr
   823fe:	bf00      	nop

00082400 <__divdi3>:
   82400:	2900      	cmp	r1, #0
   82402:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   82406:	f2c0 80a1 	blt.w	8254c <__divdi3+0x14c>
   8240a:	2400      	movs	r4, #0
   8240c:	2b00      	cmp	r3, #0
   8240e:	f2c0 8098 	blt.w	82542 <__divdi3+0x142>
   82412:	4615      	mov	r5, r2
   82414:	4606      	mov	r6, r0
   82416:	460f      	mov	r7, r1
   82418:	2b00      	cmp	r3, #0
   8241a:	d13f      	bne.n	8249c <__divdi3+0x9c>
   8241c:	428a      	cmp	r2, r1
   8241e:	d958      	bls.n	824d2 <__divdi3+0xd2>
   82420:	fab2 f382 	clz	r3, r2
   82424:	b14b      	cbz	r3, 8243a <__divdi3+0x3a>
   82426:	f1c3 0220 	rsb	r2, r3, #32
   8242a:	fa01 f703 	lsl.w	r7, r1, r3
   8242e:	fa20 f202 	lsr.w	r2, r0, r2
   82432:	409d      	lsls	r5, r3
   82434:	fa00 f603 	lsl.w	r6, r0, r3
   82438:	4317      	orrs	r7, r2
   8243a:	0c29      	lsrs	r1, r5, #16
   8243c:	fbb7 f2f1 	udiv	r2, r7, r1
   82440:	fb01 7712 	mls	r7, r1, r2, r7
   82444:	b2a8      	uxth	r0, r5
   82446:	fb00 f302 	mul.w	r3, r0, r2
   8244a:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   8244e:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   82452:	42bb      	cmp	r3, r7
   82454:	d909      	bls.n	8246a <__divdi3+0x6a>
   82456:	197f      	adds	r7, r7, r5
   82458:	f102 3cff 	add.w	ip, r2, #4294967295
   8245c:	f080 8105 	bcs.w	8266a <__divdi3+0x26a>
   82460:	42bb      	cmp	r3, r7
   82462:	f240 8102 	bls.w	8266a <__divdi3+0x26a>
   82466:	3a02      	subs	r2, #2
   82468:	442f      	add	r7, r5
   8246a:	1aff      	subs	r7, r7, r3
   8246c:	fbb7 f3f1 	udiv	r3, r7, r1
   82470:	fb01 7113 	mls	r1, r1, r3, r7
   82474:	fb00 f003 	mul.w	r0, r0, r3
   82478:	b2b6      	uxth	r6, r6
   8247a:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   8247e:	4288      	cmp	r0, r1
   82480:	d908      	bls.n	82494 <__divdi3+0x94>
   82482:	1949      	adds	r1, r1, r5
   82484:	f103 37ff 	add.w	r7, r3, #4294967295
   82488:	f080 80f1 	bcs.w	8266e <__divdi3+0x26e>
   8248c:	4288      	cmp	r0, r1
   8248e:	f240 80ee 	bls.w	8266e <__divdi3+0x26e>
   82492:	3b02      	subs	r3, #2
   82494:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   82498:	2300      	movs	r3, #0
   8249a:	e003      	b.n	824a4 <__divdi3+0xa4>
   8249c:	428b      	cmp	r3, r1
   8249e:	d90a      	bls.n	824b6 <__divdi3+0xb6>
   824a0:	2300      	movs	r3, #0
   824a2:	461a      	mov	r2, r3
   824a4:	4610      	mov	r0, r2
   824a6:	4619      	mov	r1, r3
   824a8:	b114      	cbz	r4, 824b0 <__divdi3+0xb0>
   824aa:	4240      	negs	r0, r0
   824ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   824b0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   824b4:	4770      	bx	lr
   824b6:	fab3 f883 	clz	r8, r3
   824ba:	f1b8 0f00 	cmp.w	r8, #0
   824be:	f040 8088 	bne.w	825d2 <__divdi3+0x1d2>
   824c2:	428b      	cmp	r3, r1
   824c4:	d302      	bcc.n	824cc <__divdi3+0xcc>
   824c6:	4282      	cmp	r2, r0
   824c8:	f200 80e2 	bhi.w	82690 <__divdi3+0x290>
   824cc:	2300      	movs	r3, #0
   824ce:	2201      	movs	r2, #1
   824d0:	e7e8      	b.n	824a4 <__divdi3+0xa4>
   824d2:	b912      	cbnz	r2, 824da <__divdi3+0xda>
   824d4:	2301      	movs	r3, #1
   824d6:	fbb3 f5f2 	udiv	r5, r3, r2
   824da:	fab5 f285 	clz	r2, r5
   824de:	2a00      	cmp	r2, #0
   824e0:	d13a      	bne.n	82558 <__divdi3+0x158>
   824e2:	1b7f      	subs	r7, r7, r5
   824e4:	0c28      	lsrs	r0, r5, #16
   824e6:	fa1f fc85 	uxth.w	ip, r5
   824ea:	2301      	movs	r3, #1
   824ec:	fbb7 f1f0 	udiv	r1, r7, r0
   824f0:	fb00 7711 	mls	r7, r0, r1, r7
   824f4:	fb0c f201 	mul.w	r2, ip, r1
   824f8:	ea4f 4816 	mov.w	r8, r6, lsr #16
   824fc:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   82500:	42ba      	cmp	r2, r7
   82502:	d907      	bls.n	82514 <__divdi3+0x114>
   82504:	197f      	adds	r7, r7, r5
   82506:	f101 38ff 	add.w	r8, r1, #4294967295
   8250a:	d202      	bcs.n	82512 <__divdi3+0x112>
   8250c:	42ba      	cmp	r2, r7
   8250e:	f200 80c4 	bhi.w	8269a <__divdi3+0x29a>
   82512:	4641      	mov	r1, r8
   82514:	1abf      	subs	r7, r7, r2
   82516:	fbb7 f2f0 	udiv	r2, r7, r0
   8251a:	fb00 7012 	mls	r0, r0, r2, r7
   8251e:	fb0c fc02 	mul.w	ip, ip, r2
   82522:	b2b6      	uxth	r6, r6
   82524:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   82528:	4584      	cmp	ip, r0
   8252a:	d907      	bls.n	8253c <__divdi3+0x13c>
   8252c:	1940      	adds	r0, r0, r5
   8252e:	f102 37ff 	add.w	r7, r2, #4294967295
   82532:	d202      	bcs.n	8253a <__divdi3+0x13a>
   82534:	4584      	cmp	ip, r0
   82536:	f200 80ae 	bhi.w	82696 <__divdi3+0x296>
   8253a:	463a      	mov	r2, r7
   8253c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   82540:	e7b0      	b.n	824a4 <__divdi3+0xa4>
   82542:	43e4      	mvns	r4, r4
   82544:	4252      	negs	r2, r2
   82546:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8254a:	e762      	b.n	82412 <__divdi3+0x12>
   8254c:	4240      	negs	r0, r0
   8254e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82552:	f04f 34ff 	mov.w	r4, #4294967295
   82556:	e759      	b.n	8240c <__divdi3+0xc>
   82558:	4095      	lsls	r5, r2
   8255a:	f1c2 0920 	rsb	r9, r2, #32
   8255e:	fa27 f109 	lsr.w	r1, r7, r9
   82562:	fa26 f909 	lsr.w	r9, r6, r9
   82566:	4097      	lsls	r7, r2
   82568:	0c28      	lsrs	r0, r5, #16
   8256a:	fbb1 f8f0 	udiv	r8, r1, r0
   8256e:	fb00 1118 	mls	r1, r0, r8, r1
   82572:	fa1f fc85 	uxth.w	ip, r5
   82576:	fb0c f308 	mul.w	r3, ip, r8
   8257a:	ea49 0907 	orr.w	r9, r9, r7
   8257e:	ea4f 4719 	mov.w	r7, r9, lsr #16
   82582:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   82586:	428b      	cmp	r3, r1
   82588:	fa06 f602 	lsl.w	r6, r6, r2
   8258c:	d908      	bls.n	825a0 <__divdi3+0x1a0>
   8258e:	1949      	adds	r1, r1, r5
   82590:	f108 32ff 	add.w	r2, r8, #4294967295
   82594:	d27a      	bcs.n	8268c <__divdi3+0x28c>
   82596:	428b      	cmp	r3, r1
   82598:	d978      	bls.n	8268c <__divdi3+0x28c>
   8259a:	f1a8 0802 	sub.w	r8, r8, #2
   8259e:	4429      	add	r1, r5
   825a0:	1ac9      	subs	r1, r1, r3
   825a2:	fbb1 f3f0 	udiv	r3, r1, r0
   825a6:	fb00 1713 	mls	r7, r0, r3, r1
   825aa:	fb0c f203 	mul.w	r2, ip, r3
   825ae:	fa1f f989 	uxth.w	r9, r9
   825b2:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   825b6:	42ba      	cmp	r2, r7
   825b8:	d907      	bls.n	825ca <__divdi3+0x1ca>
   825ba:	197f      	adds	r7, r7, r5
   825bc:	f103 31ff 	add.w	r1, r3, #4294967295
   825c0:	d260      	bcs.n	82684 <__divdi3+0x284>
   825c2:	42ba      	cmp	r2, r7
   825c4:	d95e      	bls.n	82684 <__divdi3+0x284>
   825c6:	3b02      	subs	r3, #2
   825c8:	442f      	add	r7, r5
   825ca:	1abf      	subs	r7, r7, r2
   825cc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   825d0:	e78c      	b.n	824ec <__divdi3+0xec>
   825d2:	f1c8 0220 	rsb	r2, r8, #32
   825d6:	fa25 f102 	lsr.w	r1, r5, r2
   825da:	fa03 fc08 	lsl.w	ip, r3, r8
   825de:	fa27 f302 	lsr.w	r3, r7, r2
   825e2:	fa20 f202 	lsr.w	r2, r0, r2
   825e6:	fa07 f708 	lsl.w	r7, r7, r8
   825ea:	ea41 0c0c 	orr.w	ip, r1, ip
   825ee:	ea4f 491c 	mov.w	r9, ip, lsr #16
   825f2:	fbb3 f1f9 	udiv	r1, r3, r9
   825f6:	fb09 3311 	mls	r3, r9, r1, r3
   825fa:	fa1f fa8c 	uxth.w	sl, ip
   825fe:	fb0a fb01 	mul.w	fp, sl, r1
   82602:	4317      	orrs	r7, r2
   82604:	0c3a      	lsrs	r2, r7, #16
   82606:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   8260a:	459b      	cmp	fp, r3
   8260c:	fa05 f008 	lsl.w	r0, r5, r8
   82610:	d908      	bls.n	82624 <__divdi3+0x224>
   82612:	eb13 030c 	adds.w	r3, r3, ip
   82616:	f101 32ff 	add.w	r2, r1, #4294967295
   8261a:	d235      	bcs.n	82688 <__divdi3+0x288>
   8261c:	459b      	cmp	fp, r3
   8261e:	d933      	bls.n	82688 <__divdi3+0x288>
   82620:	3902      	subs	r1, #2
   82622:	4463      	add	r3, ip
   82624:	ebcb 0303 	rsb	r3, fp, r3
   82628:	fbb3 f2f9 	udiv	r2, r3, r9
   8262c:	fb09 3312 	mls	r3, r9, r2, r3
   82630:	fb0a fa02 	mul.w	sl, sl, r2
   82634:	b2bf      	uxth	r7, r7
   82636:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   8263a:	45ba      	cmp	sl, r7
   8263c:	d908      	bls.n	82650 <__divdi3+0x250>
   8263e:	eb17 070c 	adds.w	r7, r7, ip
   82642:	f102 33ff 	add.w	r3, r2, #4294967295
   82646:	d21b      	bcs.n	82680 <__divdi3+0x280>
   82648:	45ba      	cmp	sl, r7
   8264a:	d919      	bls.n	82680 <__divdi3+0x280>
   8264c:	3a02      	subs	r2, #2
   8264e:	4467      	add	r7, ip
   82650:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   82654:	fba5 0100 	umull	r0, r1, r5, r0
   82658:	ebca 0707 	rsb	r7, sl, r7
   8265c:	428f      	cmp	r7, r1
   8265e:	f04f 0300 	mov.w	r3, #0
   82662:	d30a      	bcc.n	8267a <__divdi3+0x27a>
   82664:	d005      	beq.n	82672 <__divdi3+0x272>
   82666:	462a      	mov	r2, r5
   82668:	e71c      	b.n	824a4 <__divdi3+0xa4>
   8266a:	4662      	mov	r2, ip
   8266c:	e6fd      	b.n	8246a <__divdi3+0x6a>
   8266e:	463b      	mov	r3, r7
   82670:	e710      	b.n	82494 <__divdi3+0x94>
   82672:	fa06 f608 	lsl.w	r6, r6, r8
   82676:	4286      	cmp	r6, r0
   82678:	d2f5      	bcs.n	82666 <__divdi3+0x266>
   8267a:	1e6a      	subs	r2, r5, #1
   8267c:	2300      	movs	r3, #0
   8267e:	e711      	b.n	824a4 <__divdi3+0xa4>
   82680:	461a      	mov	r2, r3
   82682:	e7e5      	b.n	82650 <__divdi3+0x250>
   82684:	460b      	mov	r3, r1
   82686:	e7a0      	b.n	825ca <__divdi3+0x1ca>
   82688:	4611      	mov	r1, r2
   8268a:	e7cb      	b.n	82624 <__divdi3+0x224>
   8268c:	4690      	mov	r8, r2
   8268e:	e787      	b.n	825a0 <__divdi3+0x1a0>
   82690:	4643      	mov	r3, r8
   82692:	4642      	mov	r2, r8
   82694:	e706      	b.n	824a4 <__divdi3+0xa4>
   82696:	3a02      	subs	r2, #2
   82698:	e750      	b.n	8253c <__divdi3+0x13c>
   8269a:	3902      	subs	r1, #2
   8269c:	442f      	add	r7, r5
   8269e:	e739      	b.n	82514 <__divdi3+0x114>

000826a0 <__udivdi3>:
   826a0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   826a4:	4614      	mov	r4, r2
   826a6:	4605      	mov	r5, r0
   826a8:	460e      	mov	r6, r1
   826aa:	2b00      	cmp	r3, #0
   826ac:	d143      	bne.n	82736 <__udivdi3+0x96>
   826ae:	428a      	cmp	r2, r1
   826b0:	d953      	bls.n	8275a <__udivdi3+0xba>
   826b2:	fab2 f782 	clz	r7, r2
   826b6:	b157      	cbz	r7, 826ce <__udivdi3+0x2e>
   826b8:	f1c7 0620 	rsb	r6, r7, #32
   826bc:	fa20 f606 	lsr.w	r6, r0, r6
   826c0:	fa01 f307 	lsl.w	r3, r1, r7
   826c4:	fa02 f407 	lsl.w	r4, r2, r7
   826c8:	fa00 f507 	lsl.w	r5, r0, r7
   826cc:	431e      	orrs	r6, r3
   826ce:	0c21      	lsrs	r1, r4, #16
   826d0:	fbb6 f2f1 	udiv	r2, r6, r1
   826d4:	fb01 6612 	mls	r6, r1, r2, r6
   826d8:	b2a0      	uxth	r0, r4
   826da:	fb00 f302 	mul.w	r3, r0, r2
   826de:	0c2f      	lsrs	r7, r5, #16
   826e0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   826e4:	42b3      	cmp	r3, r6
   826e6:	d909      	bls.n	826fc <__udivdi3+0x5c>
   826e8:	1936      	adds	r6, r6, r4
   826ea:	f102 37ff 	add.w	r7, r2, #4294967295
   826ee:	f080 80fd 	bcs.w	828ec <__udivdi3+0x24c>
   826f2:	42b3      	cmp	r3, r6
   826f4:	f240 80fa 	bls.w	828ec <__udivdi3+0x24c>
   826f8:	3a02      	subs	r2, #2
   826fa:	4426      	add	r6, r4
   826fc:	1af6      	subs	r6, r6, r3
   826fe:	fbb6 f3f1 	udiv	r3, r6, r1
   82702:	fb01 6113 	mls	r1, r1, r3, r6
   82706:	fb00 f003 	mul.w	r0, r0, r3
   8270a:	b2ad      	uxth	r5, r5
   8270c:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   82710:	4288      	cmp	r0, r1
   82712:	d908      	bls.n	82726 <__udivdi3+0x86>
   82714:	1909      	adds	r1, r1, r4
   82716:	f103 36ff 	add.w	r6, r3, #4294967295
   8271a:	f080 80e9 	bcs.w	828f0 <__udivdi3+0x250>
   8271e:	4288      	cmp	r0, r1
   82720:	f240 80e6 	bls.w	828f0 <__udivdi3+0x250>
   82724:	3b02      	subs	r3, #2
   82726:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   8272a:	2300      	movs	r3, #0
   8272c:	4610      	mov	r0, r2
   8272e:	4619      	mov	r1, r3
   82730:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   82734:	4770      	bx	lr
   82736:	428b      	cmp	r3, r1
   82738:	d84c      	bhi.n	827d4 <__udivdi3+0x134>
   8273a:	fab3 f683 	clz	r6, r3
   8273e:	2e00      	cmp	r6, #0
   82740:	d14f      	bne.n	827e2 <__udivdi3+0x142>
   82742:	428b      	cmp	r3, r1
   82744:	d302      	bcc.n	8274c <__udivdi3+0xac>
   82746:	4282      	cmp	r2, r0
   82748:	f200 80dd 	bhi.w	82906 <__udivdi3+0x266>
   8274c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   82750:	2300      	movs	r3, #0
   82752:	2201      	movs	r2, #1
   82754:	4610      	mov	r0, r2
   82756:	4619      	mov	r1, r3
   82758:	4770      	bx	lr
   8275a:	b912      	cbnz	r2, 82762 <__udivdi3+0xc2>
   8275c:	2401      	movs	r4, #1
   8275e:	fbb4 f4f2 	udiv	r4, r4, r2
   82762:	fab4 f284 	clz	r2, r4
   82766:	2a00      	cmp	r2, #0
   82768:	f040 8082 	bne.w	82870 <__udivdi3+0x1d0>
   8276c:	1b09      	subs	r1, r1, r4
   8276e:	0c26      	lsrs	r6, r4, #16
   82770:	b2a7      	uxth	r7, r4
   82772:	2301      	movs	r3, #1
   82774:	fbb1 f0f6 	udiv	r0, r1, r6
   82778:	fb06 1110 	mls	r1, r6, r0, r1
   8277c:	fb07 f200 	mul.w	r2, r7, r0
   82780:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   82784:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   82788:	428a      	cmp	r2, r1
   8278a:	d907      	bls.n	8279c <__udivdi3+0xfc>
   8278c:	1909      	adds	r1, r1, r4
   8278e:	f100 3cff 	add.w	ip, r0, #4294967295
   82792:	d202      	bcs.n	8279a <__udivdi3+0xfa>
   82794:	428a      	cmp	r2, r1
   82796:	f200 80c8 	bhi.w	8292a <__udivdi3+0x28a>
   8279a:	4660      	mov	r0, ip
   8279c:	1a89      	subs	r1, r1, r2
   8279e:	fbb1 f2f6 	udiv	r2, r1, r6
   827a2:	fb06 1112 	mls	r1, r6, r2, r1
   827a6:	fb07 f702 	mul.w	r7, r7, r2
   827aa:	b2ad      	uxth	r5, r5
   827ac:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   827b0:	42af      	cmp	r7, r5
   827b2:	d908      	bls.n	827c6 <__udivdi3+0x126>
   827b4:	192c      	adds	r4, r5, r4
   827b6:	f102 31ff 	add.w	r1, r2, #4294967295
   827ba:	f080 809b 	bcs.w	828f4 <__udivdi3+0x254>
   827be:	42a7      	cmp	r7, r4
   827c0:	f240 8098 	bls.w	828f4 <__udivdi3+0x254>
   827c4:	3a02      	subs	r2, #2
   827c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   827ca:	4610      	mov	r0, r2
   827cc:	4619      	mov	r1, r3
   827ce:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   827d2:	4770      	bx	lr
   827d4:	2300      	movs	r3, #0
   827d6:	461a      	mov	r2, r3
   827d8:	4610      	mov	r0, r2
   827da:	4619      	mov	r1, r3
   827dc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   827e0:	4770      	bx	lr
   827e2:	f1c6 0520 	rsb	r5, r6, #32
   827e6:	fa22 f705 	lsr.w	r7, r2, r5
   827ea:	fa03 f406 	lsl.w	r4, r3, r6
   827ee:	fa21 f305 	lsr.w	r3, r1, r5
   827f2:	fa01 fb06 	lsl.w	fp, r1, r6
   827f6:	fa20 f505 	lsr.w	r5, r0, r5
   827fa:	433c      	orrs	r4, r7
   827fc:	ea4f 4814 	mov.w	r8, r4, lsr #16
   82800:	fbb3 fcf8 	udiv	ip, r3, r8
   82804:	fb08 331c 	mls	r3, r8, ip, r3
   82808:	fa1f f984 	uxth.w	r9, r4
   8280c:	fb09 fa0c 	mul.w	sl, r9, ip
   82810:	ea45 0b0b 	orr.w	fp, r5, fp
   82814:	ea4f 451b 	mov.w	r5, fp, lsr #16
   82818:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   8281c:	459a      	cmp	sl, r3
   8281e:	fa02 f206 	lsl.w	r2, r2, r6
   82822:	d904      	bls.n	8282e <__udivdi3+0x18e>
   82824:	191b      	adds	r3, r3, r4
   82826:	f10c 35ff 	add.w	r5, ip, #4294967295
   8282a:	d36f      	bcc.n	8290c <__udivdi3+0x26c>
   8282c:	46ac      	mov	ip, r5
   8282e:	ebca 0303 	rsb	r3, sl, r3
   82832:	fbb3 f5f8 	udiv	r5, r3, r8
   82836:	fb08 3315 	mls	r3, r8, r5, r3
   8283a:	fb09 f905 	mul.w	r9, r9, r5
   8283e:	fa1f fb8b 	uxth.w	fp, fp
   82842:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   82846:	45b9      	cmp	r9, r7
   82848:	d904      	bls.n	82854 <__udivdi3+0x1b4>
   8284a:	193f      	adds	r7, r7, r4
   8284c:	f105 33ff 	add.w	r3, r5, #4294967295
   82850:	d362      	bcc.n	82918 <__udivdi3+0x278>
   82852:	461d      	mov	r5, r3
   82854:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   82858:	fbac 2302 	umull	r2, r3, ip, r2
   8285c:	ebc9 0707 	rsb	r7, r9, r7
   82860:	429f      	cmp	r7, r3
   82862:	f04f 0500 	mov.w	r5, #0
   82866:	d34a      	bcc.n	828fe <__udivdi3+0x25e>
   82868:	d046      	beq.n	828f8 <__udivdi3+0x258>
   8286a:	4662      	mov	r2, ip
   8286c:	462b      	mov	r3, r5
   8286e:	e75d      	b.n	8272c <__udivdi3+0x8c>
   82870:	4094      	lsls	r4, r2
   82872:	f1c2 0920 	rsb	r9, r2, #32
   82876:	fa21 fc09 	lsr.w	ip, r1, r9
   8287a:	4091      	lsls	r1, r2
   8287c:	fa20 f909 	lsr.w	r9, r0, r9
   82880:	0c26      	lsrs	r6, r4, #16
   82882:	fbbc f8f6 	udiv	r8, ip, r6
   82886:	fb06 cc18 	mls	ip, r6, r8, ip
   8288a:	b2a7      	uxth	r7, r4
   8288c:	fb07 f308 	mul.w	r3, r7, r8
   82890:	ea49 0901 	orr.w	r9, r9, r1
   82894:	ea4f 4119 	mov.w	r1, r9, lsr #16
   82898:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   8289c:	4563      	cmp	r3, ip
   8289e:	fa00 f502 	lsl.w	r5, r0, r2
   828a2:	d909      	bls.n	828b8 <__udivdi3+0x218>
   828a4:	eb1c 0c04 	adds.w	ip, ip, r4
   828a8:	f108 32ff 	add.w	r2, r8, #4294967295
   828ac:	d23b      	bcs.n	82926 <__udivdi3+0x286>
   828ae:	4563      	cmp	r3, ip
   828b0:	d939      	bls.n	82926 <__udivdi3+0x286>
   828b2:	f1a8 0802 	sub.w	r8, r8, #2
   828b6:	44a4      	add	ip, r4
   828b8:	ebc3 0c0c 	rsb	ip, r3, ip
   828bc:	fbbc f3f6 	udiv	r3, ip, r6
   828c0:	fb06 c113 	mls	r1, r6, r3, ip
   828c4:	fb07 f203 	mul.w	r2, r7, r3
   828c8:	fa1f f989 	uxth.w	r9, r9
   828cc:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   828d0:	428a      	cmp	r2, r1
   828d2:	d907      	bls.n	828e4 <__udivdi3+0x244>
   828d4:	1909      	adds	r1, r1, r4
   828d6:	f103 30ff 	add.w	r0, r3, #4294967295
   828da:	d222      	bcs.n	82922 <__udivdi3+0x282>
   828dc:	428a      	cmp	r2, r1
   828de:	d920      	bls.n	82922 <__udivdi3+0x282>
   828e0:	3b02      	subs	r3, #2
   828e2:	4421      	add	r1, r4
   828e4:	1a89      	subs	r1, r1, r2
   828e6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   828ea:	e743      	b.n	82774 <__udivdi3+0xd4>
   828ec:	463a      	mov	r2, r7
   828ee:	e705      	b.n	826fc <__udivdi3+0x5c>
   828f0:	4633      	mov	r3, r6
   828f2:	e718      	b.n	82726 <__udivdi3+0x86>
   828f4:	460a      	mov	r2, r1
   828f6:	e766      	b.n	827c6 <__udivdi3+0x126>
   828f8:	40b0      	lsls	r0, r6
   828fa:	4290      	cmp	r0, r2
   828fc:	d2b5      	bcs.n	8286a <__udivdi3+0x1ca>
   828fe:	f10c 32ff 	add.w	r2, ip, #4294967295
   82902:	2300      	movs	r3, #0
   82904:	e712      	b.n	8272c <__udivdi3+0x8c>
   82906:	4633      	mov	r3, r6
   82908:	4632      	mov	r2, r6
   8290a:	e70f      	b.n	8272c <__udivdi3+0x8c>
   8290c:	459a      	cmp	sl, r3
   8290e:	d98d      	bls.n	8282c <__udivdi3+0x18c>
   82910:	f1ac 0c02 	sub.w	ip, ip, #2
   82914:	4423      	add	r3, r4
   82916:	e78a      	b.n	8282e <__udivdi3+0x18e>
   82918:	45b9      	cmp	r9, r7
   8291a:	d99a      	bls.n	82852 <__udivdi3+0x1b2>
   8291c:	3d02      	subs	r5, #2
   8291e:	4427      	add	r7, r4
   82920:	e798      	b.n	82854 <__udivdi3+0x1b4>
   82922:	4603      	mov	r3, r0
   82924:	e7de      	b.n	828e4 <__udivdi3+0x244>
   82926:	4690      	mov	r8, r2
   82928:	e7c6      	b.n	828b8 <__udivdi3+0x218>
   8292a:	3802      	subs	r0, #2
   8292c:	4421      	add	r1, r4
   8292e:	e735      	b.n	8279c <__udivdi3+0xfc>

00082930 <__errno>:
   82930:	4b01      	ldr	r3, [pc, #4]	; (82938 <__errno+0x8>)
   82932:	6818      	ldr	r0, [r3, #0]
   82934:	4770      	bx	lr
   82936:	bf00      	nop
   82938:	200705a0 	.word	0x200705a0

0008293c <__libc_init_array>:
   8293c:	b570      	push	{r4, r5, r6, lr}
   8293e:	4e0f      	ldr	r6, [pc, #60]	; (8297c <__libc_init_array+0x40>)
   82940:	4d0f      	ldr	r5, [pc, #60]	; (82980 <__libc_init_array+0x44>)
   82942:	1b76      	subs	r6, r6, r5
   82944:	10b6      	asrs	r6, r6, #2
   82946:	d007      	beq.n	82958 <__libc_init_array+0x1c>
   82948:	3d04      	subs	r5, #4
   8294a:	2400      	movs	r4, #0
   8294c:	3401      	adds	r4, #1
   8294e:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82952:	4798      	blx	r3
   82954:	42a6      	cmp	r6, r4
   82956:	d1f9      	bne.n	8294c <__libc_init_array+0x10>
   82958:	4e0a      	ldr	r6, [pc, #40]	; (82984 <__libc_init_array+0x48>)
   8295a:	4d0b      	ldr	r5, [pc, #44]	; (82988 <__libc_init_array+0x4c>)
   8295c:	f000 f8cc 	bl	82af8 <_init>
   82960:	1b76      	subs	r6, r6, r5
   82962:	10b6      	asrs	r6, r6, #2
   82964:	d008      	beq.n	82978 <__libc_init_array+0x3c>
   82966:	3d04      	subs	r5, #4
   82968:	2400      	movs	r4, #0
   8296a:	3401      	adds	r4, #1
   8296c:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82970:	4798      	blx	r3
   82972:	42a6      	cmp	r6, r4
   82974:	d1f9      	bne.n	8296a <__libc_init_array+0x2e>
   82976:	bd70      	pop	{r4, r5, r6, pc}
   82978:	bd70      	pop	{r4, r5, r6, pc}
   8297a:	bf00      	nop
   8297c:	00082b04 	.word	0x00082b04
   82980:	00082b04 	.word	0x00082b04
   82984:	00082b0c 	.word	0x00082b0c
   82988:	00082b04 	.word	0x00082b04

0008298c <register_fini>:
   8298c:	4b02      	ldr	r3, [pc, #8]	; (82998 <register_fini+0xc>)
   8298e:	b113      	cbz	r3, 82996 <register_fini+0xa>
   82990:	4802      	ldr	r0, [pc, #8]	; (8299c <register_fini+0x10>)
   82992:	f000 b805 	b.w	829a0 <atexit>
   82996:	4770      	bx	lr
   82998:	00000000 	.word	0x00000000
   8299c:	000829ad 	.word	0x000829ad

000829a0 <atexit>:
   829a0:	4601      	mov	r1, r0
   829a2:	2000      	movs	r0, #0
   829a4:	4602      	mov	r2, r0
   829a6:	4603      	mov	r3, r0
   829a8:	f000 b818 	b.w	829dc <__register_exitproc>

000829ac <__libc_fini_array>:
   829ac:	b538      	push	{r3, r4, r5, lr}
   829ae:	4d09      	ldr	r5, [pc, #36]	; (829d4 <__libc_fini_array+0x28>)
   829b0:	4c09      	ldr	r4, [pc, #36]	; (829d8 <__libc_fini_array+0x2c>)
   829b2:	1b64      	subs	r4, r4, r5
   829b4:	10a4      	asrs	r4, r4, #2
   829b6:	bf18      	it	ne
   829b8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   829bc:	d005      	beq.n	829ca <__libc_fini_array+0x1e>
   829be:	3c01      	subs	r4, #1
   829c0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   829c4:	4798      	blx	r3
   829c6:	2c00      	cmp	r4, #0
   829c8:	d1f9      	bne.n	829be <__libc_fini_array+0x12>
   829ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   829ce:	f000 b89d 	b.w	82b0c <_fini>
   829d2:	bf00      	nop
   829d4:	00082b18 	.word	0x00082b18
   829d8:	00082b1c 	.word	0x00082b1c

000829dc <__register_exitproc>:
   829dc:	b5f0      	push	{r4, r5, r6, r7, lr}
   829de:	4c27      	ldr	r4, [pc, #156]	; (82a7c <__register_exitproc+0xa0>)
   829e0:	b085      	sub	sp, #20
   829e2:	6826      	ldr	r6, [r4, #0]
   829e4:	4607      	mov	r7, r0
   829e6:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   829ea:	2c00      	cmp	r4, #0
   829ec:	d040      	beq.n	82a70 <__register_exitproc+0x94>
   829ee:	6865      	ldr	r5, [r4, #4]
   829f0:	2d1f      	cmp	r5, #31
   829f2:	dd1e      	ble.n	82a32 <__register_exitproc+0x56>
   829f4:	4822      	ldr	r0, [pc, #136]	; (82a80 <__register_exitproc+0xa4>)
   829f6:	b918      	cbnz	r0, 82a00 <__register_exitproc+0x24>
   829f8:	f04f 30ff 	mov.w	r0, #4294967295
   829fc:	b005      	add	sp, #20
   829fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82a00:	f44f 70c8 	mov.w	r0, #400	; 0x190
   82a04:	9103      	str	r1, [sp, #12]
   82a06:	9202      	str	r2, [sp, #8]
   82a08:	9301      	str	r3, [sp, #4]
   82a0a:	f3af 8000 	nop.w
   82a0e:	9903      	ldr	r1, [sp, #12]
   82a10:	4604      	mov	r4, r0
   82a12:	9a02      	ldr	r2, [sp, #8]
   82a14:	9b01      	ldr	r3, [sp, #4]
   82a16:	2800      	cmp	r0, #0
   82a18:	d0ee      	beq.n	829f8 <__register_exitproc+0x1c>
   82a1a:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   82a1e:	2000      	movs	r0, #0
   82a20:	6025      	str	r5, [r4, #0]
   82a22:	6060      	str	r0, [r4, #4]
   82a24:	4605      	mov	r5, r0
   82a26:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   82a2a:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   82a2e:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   82a32:	b93f      	cbnz	r7, 82a44 <__register_exitproc+0x68>
   82a34:	1c6b      	adds	r3, r5, #1
   82a36:	2000      	movs	r0, #0
   82a38:	3502      	adds	r5, #2
   82a3a:	6063      	str	r3, [r4, #4]
   82a3c:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   82a40:	b005      	add	sp, #20
   82a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82a44:	2601      	movs	r6, #1
   82a46:	40ae      	lsls	r6, r5
   82a48:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   82a4c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   82a50:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   82a54:	2f02      	cmp	r7, #2
   82a56:	ea42 0206 	orr.w	r2, r2, r6
   82a5a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   82a5e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   82a62:	d1e7      	bne.n	82a34 <__register_exitproc+0x58>
   82a64:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   82a68:	431e      	orrs	r6, r3
   82a6a:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   82a6e:	e7e1      	b.n	82a34 <__register_exitproc+0x58>
   82a70:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   82a74:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   82a78:	e7b9      	b.n	829ee <__register_exitproc+0x12>
   82a7a:	bf00      	nop
   82a7c:	00082af4 	.word	0x00082af4
   82a80:	00000000 	.word	0x00000000
   82a84:	6b636f53 	.word	0x6b636f53
   82a88:	00000000 	.word	0x00000000
   82a8c:	73616c47 	.word	0x73616c47
   82a90:	00000073 	.word	0x00000073
   82a94:	65627543 	.word	0x65627543
   82a98:	00000000 	.word	0x00000000
   82a9c:	706f7244 	.word	0x706f7244
   82aa0:	66666f20 	.word	0x66666f20
   82aa4:	00000000 	.word	0x00000000
   82aa8:	74727173 	.word	0x74727173
   82aac:	00000000 	.word	0x00000000

00082ab0 <atanlo>:
   82ab0:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
   82ac0:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

00082ad0 <atanhi>:
   82ad0:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
   82ae0:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
   82af0:	00000043                                C...

00082af4 <_global_impure_ptr>:
   82af4:	20070178                                x.. 

00082af8 <_init>:
   82af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82afa:	bf00      	nop
   82afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82afe:	bc08      	pop	{r3}
   82b00:	469e      	mov	lr, r3
   82b02:	4770      	bx	lr

00082b04 <__init_array_start>:
   82b04:	0008298d 	.word	0x0008298d

00082b08 <__frame_dummy_init_array_entry>:
   82b08:	00080119                                ....

00082b0c <_fini>:
   82b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82b0e:	bf00      	nop
   82b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82b12:	bc08      	pop	{r3}
   82b14:	469e      	mov	lr, r3
   82b16:	4770      	bx	lr

00082b18 <__fini_array_start>:
   82b18:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	2007015c 	.word	0x2007015c

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <currentAngle>:
20070138:	0000005a                                Z...

2007013c <objects>:
2007013c:	00c80088 00082a84 016a0038 00082a8c     .....*..8.j..*..
2007014c:	002301b2 00082a94 015e01c3 00082a9c     ..#..*....^..*..

2007015c <SystemCoreClock>:
2007015c:	003d0900                                ..=.

20070160 <bSL>:
20070160:	0000067c 00000000                       |.......

20070168 <kP>:
20070168:	00000000 3ff00000                       .......?

20070170 <bS>:
20070170:	000106a4                                         ..

20070172 <__fdlib_version>:
20070172:	00000001 00000000                                ......

20070178 <impure_data>:
20070178:	00000000 20070464 200704cc 20070534     ....d.. ... 4.. 
	...
200701ac:	00082af0 00000000 00000000 00000000     .*..............
	...
20070220:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070230:	0005deec 0000000b 00000000 00000000     ................
	...

200705a0 <_impure_ptr>:
200705a0:	20070178                                x.. 
