TimeQuest Timing Analyzer report for PU3
Thu Jun 08 16:51:10 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK_50M'
 12. Slow Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 13. Slow Model Setup: 'IN_BOTAO'
 14. Slow Model Hold: 'CLK_50M'
 15. Slow Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 16. Slow Model Hold: 'IN_BOTAO'
 17. Slow Model Minimum Pulse Width: 'CLK_50M'
 18. Slow Model Minimum Pulse Width: 'IN_BOTAO'
 19. Slow Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'CLK_50M'
 30. Fast Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 31. Fast Model Setup: 'IN_BOTAO'
 32. Fast Model Hold: 'CLK_50M'
 33. Fast Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 34. Fast Model Hold: 'IN_BOTAO'
 35. Fast Model Minimum Pulse Width: 'CLK_50M'
 36. Fast Model Minimum Pulse Width: 'IN_BOTAO'
 37. Fast Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; PU3                                                ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+
; CLK_50M                                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50M }                                                                                                     ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] } ;
; IN_BOTAO                                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IN_BOTAO }                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                                     ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                  ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 187.09 MHz  ; 187.09 MHz      ; CLK_50M                                                                                                     ;                                                               ;
; 219.78 MHz  ; 219.78 MHz      ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;                                                               ;
; 2100.84 MHz ; 450.05 MHz      ; IN_BOTAO                                                                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -4.345 ; -52.223       ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -3.550 ; -59.868       ;
; IN_BOTAO                                                                                                    ; 0.262  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -2.856 ; -25.148       ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.754 ; -11.007       ;
; IN_BOTAO                                                                                                    ; 0.008  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -1.380 ; -17.380       ;
; IN_BOTAO                                                                                                    ; -1.222 ; -2.222        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500 ; -18.000       ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_50M'                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.345 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.128     ; 4.253      ;
; -4.345 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.128     ; 4.253      ;
; -4.345 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.128     ; 4.253      ;
; -4.318 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.128     ; 4.226      ;
; -4.318 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.128     ; 4.226      ;
; -4.318 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.128     ; 4.226      ;
; -4.212 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.128     ; 4.120      ;
; -4.212 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.128     ; 4.120      ;
; -4.212 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.128     ; 4.120      ;
; -4.141 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.128     ; 4.049      ;
; -4.141 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.128     ; 4.049      ;
; -4.141 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.128     ; 4.049      ;
; -4.088 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.128     ; 3.996      ;
; -4.088 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.128     ; 3.996      ;
; -4.088 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.128     ; 3.996      ;
; -3.913 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.817      ;
; -3.913 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.817      ;
; -3.913 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.817      ;
; -3.874 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.123     ; 3.787      ;
; -3.847 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.123     ; 3.760      ;
; -3.846 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.750      ;
; -3.846 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.750      ;
; -3.846 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.750      ;
; -3.746 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.650      ;
; -3.746 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.650      ;
; -3.746 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.650      ;
; -3.741 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.123     ; 3.654      ;
; -3.670 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.123     ; 3.583      ;
; -3.642 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.546      ;
; -3.642 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.546      ;
; -3.642 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.546      ;
; -3.617 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.123     ; 3.530      ;
; -3.612 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.516      ;
; -3.612 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.516      ;
; -3.612 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.516      ;
; -3.538 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.442      ;
; -3.538 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.442      ;
; -3.538 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.442      ;
; -3.468 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.504      ;
; -3.468 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.504      ;
; -3.468 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.504      ;
; -3.442 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.127     ; 3.351      ;
; -3.436 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.340      ;
; -3.436 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.340      ;
; -3.436 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.132     ; 3.340      ;
; -3.375 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.127     ; 3.284      ;
; -3.352 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.388      ;
; -3.352 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.388      ;
; -3.352 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.388      ;
; -3.328 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.364      ;
; -3.328 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.364      ;
; -3.328 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.364      ;
; -3.275 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.127     ; 3.184      ;
; -3.217 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.253      ;
; -3.217 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.253      ;
; -3.217 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.253      ;
; -3.217 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.253      ;
; -3.217 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.253      ;
; -3.190 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.226      ;
; -3.190 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.226      ;
; -3.190 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.226      ;
; -3.190 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.226      ;
; -3.190 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.226      ;
; -3.171 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.127     ; 3.080      ;
; -3.141 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.127     ; 3.050      ;
; -3.084 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.120      ;
; -3.084 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.120      ;
; -3.084 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.120      ;
; -3.084 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.120      ;
; -3.084 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.120      ;
; -3.067 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.127     ; 2.976      ;
; -3.013 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.049      ;
; -3.013 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.049      ;
; -3.013 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.049      ;
; -3.013 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.049      ;
; -3.013 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.049      ;
; -2.997 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.005      ; 4.038      ;
; -2.965 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -1.127     ; 2.874      ;
; -2.960 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.996      ;
; -2.960 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.996      ;
; -2.960 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.996      ;
; -2.960 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.996      ;
; -2.960 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.996      ;
; -2.881 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.005      ; 3.922      ;
; -2.857 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.005      ; 3.898      ;
; -2.785 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.004     ; 3.817      ;
; -2.785 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.004     ; 3.817      ;
; -2.785 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.004     ; 3.817      ;
; -2.785 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.004     ; 3.817      ;
; -2.785 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.004     ; 3.817      ;
; -2.747 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.004      ; 3.787      ;
; -2.747 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.004      ; 3.787      ;
; -2.747 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.004      ; 3.787      ;
; -2.747 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.004      ; 3.787      ;
; -2.747 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.004      ; 3.787      ;
; -2.747 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.004      ; 3.787      ;
; -2.747 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.004      ; 3.787      ;
; -2.720 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.004      ; 3.760      ;
; -2.720 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.004      ; 3.760      ;
; -2.720 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.004      ; 3.760      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.550 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.586      ;
; -3.550 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.586      ;
; -3.550 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.586      ;
; -3.550 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.586      ;
; -3.550 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.586      ;
; -3.550 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.586      ;
; -3.550 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.586      ;
; -3.550 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.586      ;
; -3.550 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.586      ;
; -3.439 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.475      ;
; -3.439 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.475      ;
; -3.439 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.475      ;
; -3.439 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.475      ;
; -3.439 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.475      ;
; -3.439 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.475      ;
; -3.439 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.475      ;
; -3.439 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.475      ;
; -3.439 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.475      ;
; -3.329 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.365      ;
; -3.329 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.365      ;
; -3.329 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.365      ;
; -3.329 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.365      ;
; -3.329 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.365      ;
; -3.329 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.365      ;
; -3.329 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.365      ;
; -3.329 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.365      ;
; -3.329 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.365      ;
; -3.302 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.338      ;
; -3.302 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.338      ;
; -3.302 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.338      ;
; -3.302 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.338      ;
; -3.302 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.338      ;
; -3.302 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.338      ;
; -3.302 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.338      ;
; -3.302 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.338      ;
; -3.302 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.338      ;
; -3.195 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.231      ;
; -3.195 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.231      ;
; -3.195 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.231      ;
; -3.195 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.231      ;
; -3.195 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.231      ;
; -3.195 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.231      ;
; -3.195 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.231      ;
; -3.195 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.231      ;
; -3.195 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.231      ;
; -3.161 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.197      ;
; -3.161 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.197      ;
; -3.161 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.197      ;
; -3.161 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.197      ;
; -3.161 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.197      ;
; -3.161 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.197      ;
; -3.161 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.197      ;
; -3.161 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.197      ;
; -3.161 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.197      ;
; -3.102 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.134      ;
; -3.102 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.134      ;
; -3.102 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.134      ;
; -3.102 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.134      ;
; -3.102 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.134      ;
; -3.102 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.134      ;
; -3.102 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.134      ;
; -3.102 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.134      ;
; -3.102 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.134      ;
; -3.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.072      ;
; -3.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.072      ;
; -3.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.072      ;
; -3.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.072      ;
; -3.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.072      ;
; -3.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.072      ;
; -3.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.072      ;
; -3.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.072      ;
; -3.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.072      ;
; -2.991 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.023      ;
; -2.991 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.023      ;
; -2.991 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.023      ;
; -2.991 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.023      ;
; -2.991 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.023      ;
; -2.991 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.023      ;
; -2.991 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.023      ;
; -2.991 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.023      ;
; -2.991 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.023      ;
; -2.970 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.006      ;
; -2.970 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.006      ;
; -2.970 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.006      ;
; -2.970 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.006      ;
; -2.970 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.006      ;
; -2.970 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.006      ;
; -2.970 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.006      ;
; -2.970 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.006      ;
; -2.970 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.006      ;
; -2.917 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.953      ;
; -2.917 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.953      ;
; -2.917 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.953      ;
; -2.917 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.953      ;
; -2.917 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.953      ;
; -2.917 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.953      ;
; -2.917 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.953      ;
; -2.917 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.953      ;
; -2.917 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.953      ;
; -2.911 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.947      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'IN_BOTAO'                                                                                        ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.262 ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; 0.500        ; 2.794      ; 3.068      ;
; 0.762 ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; 1.000        ; 2.794      ; 3.068      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_50M'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.856 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.806      ; 1.466      ;
; -2.785 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.806      ; 1.537      ;
; -2.714 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.806      ; 1.608      ;
; -2.643 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.806      ; 1.679      ;
; -2.572 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.806      ; 1.750      ;
; -2.356 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.806      ; 1.466      ;
; -2.285 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.806      ; 1.537      ;
; -2.214 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.806      ; 1.608      ;
; -2.143 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.806      ; 1.679      ;
; -2.112 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.679      ; 1.083      ;
; -2.072 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.806      ; 1.750      ;
; -1.661 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.806      ; 2.661      ;
; -1.661 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.806      ; 2.661      ;
; -1.612 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.679      ; 1.083      ;
; -1.191 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.802      ; 3.127      ;
; -1.191 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.802      ; 3.127      ;
; -1.191 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.802      ; 3.127      ;
; -1.191 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.802      ; 3.127      ;
; -1.191 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.802      ; 3.127      ;
; -1.161 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.806      ; 2.661      ;
; -1.161 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.806      ; 2.661      ;
; -0.691 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.802      ; 3.127      ;
; -0.691 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.802      ; 3.127      ;
; -0.691 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.802      ; 3.127      ;
; -0.691 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.802      ; 3.127      ;
; -0.691 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.802      ; 3.127      ;
; -0.063 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.674      ; 3.127      ;
; -0.063 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.674      ; 3.127      ;
; -0.063 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.674      ; 3.127      ;
; 0.107  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.128      ; 1.501      ;
; 0.131  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.128      ; 1.525      ;
; 0.178  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.128      ; 1.572      ;
; 0.202  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.128      ; 1.596      ;
; 0.247  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.128      ; 1.641      ;
; 0.249  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.128      ; 1.643      ;
; 0.273  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.128      ; 1.667      ;
; 0.318  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.128      ; 1.712      ;
; 0.320  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.128      ; 1.714      ;
; 0.344  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.128      ; 1.738      ;
; 0.389  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.128      ; 1.783      ;
; 0.391  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.128      ; 1.785      ;
; 0.415  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.128      ; 1.809      ;
; 0.437  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.674      ; 3.127      ;
; 0.437  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.674      ; 3.127      ;
; 0.437  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.674      ; 3.127      ;
; 0.460  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.128      ; 1.854      ;
; 0.531  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.128      ; 1.925      ;
; 0.533  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 1.931      ;
; 0.557  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 1.955      ;
; 0.604  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.002      ;
; 0.628  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.026      ;
; 0.673  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.071      ;
; 0.744  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.142      ;
; 0.746  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.144      ;
; 0.770  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.168      ;
; 0.805  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.072      ;
; 0.810  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.076      ;
; 0.812  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.078      ;
; 0.817  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.215      ;
; 0.819  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.085      ;
; 0.821  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.087      ;
; 0.821  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.087      ;
; 0.822  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.088      ;
; 0.822  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.088      ;
; 0.841  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.239      ;
; 0.847  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.113      ;
; 0.849  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.115      ;
; 0.849  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.115      ;
; 0.853  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.119      ;
; 0.854  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.120      ;
; 0.857  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.123      ;
; 0.886  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.284      ;
; 0.888  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.286      ;
; 0.912  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.310      ;
; 0.957  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.355      ;
; 0.959  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.357      ;
; 0.983  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.381      ;
; 1.028  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.426      ;
; 1.030  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.428      ;
; 1.054  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.452      ;
; 1.099  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.497      ;
; 1.170  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 1.132      ; 2.568      ;
; 1.188  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.455      ;
; 1.195  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.461      ;
; 1.202  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.468      ;
; 1.204  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.470      ;
; 1.204  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.470      ;
; 1.233  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.499      ;
; 1.235  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.501      ;
; 1.239  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.505      ;
; 1.240  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.506      ;
; 1.243  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.509      ;
; 1.264  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.530      ;
; 1.266  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.532      ;
; 1.273  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.539      ;
; 1.275  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.541      ;
; 1.293  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.004      ; 1.563      ;
; 1.304  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.570      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.754 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.363      ; 2.875      ;
; -0.754 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.363      ; 2.875      ;
; -0.754 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.363      ; 2.875      ;
; -0.754 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.363      ; 2.875      ;
; -0.754 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.363      ; 2.875      ;
; -0.754 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.363      ; 2.875      ;
; -0.754 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.363      ; 2.875      ;
; -0.754 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.363      ; 2.875      ;
; -0.754 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.363      ; 2.875      ;
; -0.469 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.359      ; 3.156      ;
; -0.469 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.359      ; 3.156      ;
; -0.469 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.359      ; 3.156      ;
; -0.469 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.359      ; 3.156      ;
; -0.469 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.359      ; 3.156      ;
; -0.469 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.359      ; 3.156      ;
; -0.469 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.359      ; 3.156      ;
; -0.469 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.359      ; 3.156      ;
; -0.469 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.359      ; 3.156      ;
; -0.254 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.363      ; 2.875      ;
; -0.254 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.363      ; 2.875      ;
; -0.254 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.363      ; 2.875      ;
; -0.254 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.363      ; 2.875      ;
; -0.254 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.363      ; 2.875      ;
; -0.254 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.363      ; 2.875      ;
; -0.254 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.363      ; 2.875      ;
; -0.254 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.363      ; 2.875      ;
; -0.254 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.363      ; 2.875      ;
; 0.031  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.359      ; 3.156      ;
; 0.031  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.359      ; 3.156      ;
; 0.031  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.359      ; 3.156      ;
; 0.031  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.359      ; 3.156      ;
; 0.031  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.359      ; 3.156      ;
; 0.031  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.359      ; 3.156      ;
; 0.031  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.359      ; 3.156      ;
; 0.031  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.359      ; 3.156      ;
; 0.031  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.359      ; 3.156      ;
; 0.799  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.065      ;
; 0.807  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.073      ;
; 0.809  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.075      ;
; 0.813  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.079      ;
; 0.817  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.083      ;
; 0.817  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.083      ;
; 0.818  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.084      ;
; 0.819  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.085      ;
; 0.821  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.087      ;
; 0.822  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.088      ;
; 0.830  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.096      ;
; 0.844  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.110      ;
; 0.852  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.118      ;
; 0.853  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.119      ;
; 0.853  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.119      ;
; 0.858  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.124      ;
; 0.863  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.129      ;
; 0.864  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.130      ;
; 1.182  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.448      ;
; 1.190  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.456      ;
; 1.196  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.462      ;
; 1.200  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.466      ;
; 1.201  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.467      ;
; 1.204  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.470      ;
; 1.205  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.471      ;
; 1.213  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.479      ;
; 1.238  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.504      ;
; 1.239  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.505      ;
; 1.239  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.505      ;
; 1.244  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.510      ;
; 1.249  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.515      ;
; 1.250  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.516      ;
; 1.253  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.519      ;
; 1.261  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.527      ;
; 1.267  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.533      ;
; 1.271  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.537      ;
; 1.275  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.541      ;
; 1.276  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.542      ;
; 1.284  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.550      ;
; 1.284  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.550      ;
; 1.292  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.558      ;
; 1.298  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; -0.004     ; 1.560      ;
; 1.309  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.575      ;
; 1.310  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.576      ;
; 1.315  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.581      ;
; 1.320  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.586      ;
; 1.321  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.587      ;
; 1.324  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.590      ;
; 1.332  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.598      ;
; 1.342  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.608      ;
; 1.346  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.612      ;
; 1.347  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.613      ;
; 1.351  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; -0.004     ; 1.613      ;
; 1.355  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.621      ;
; 1.355  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.621      ;
; 1.369  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; -0.004     ; 1.631      ;
; 1.380  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.646      ;
; 1.386  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.652      ;
; 1.391  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.657      ;
; 1.392  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.658      ;
; 1.395  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.661      ;
; 1.398  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.664      ;
; 1.403  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.669      ;
; 1.417  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; -0.004     ; 1.679      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'IN_BOTAO'                                                                                         ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.008 ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; 0.000        ; 2.794      ; 3.068      ;
; 0.508 ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; -0.500       ; 2.794      ; 3.068      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_50M'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50M ; Rise       ; CLK_50M                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'IN_BOTAO'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; IN_BOTAO ; Rise       ; IN_BOTAO                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; IN_BOTAO ; Fall       ; contador_180:inst2|inst11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; IN_BOTAO ; Fall       ; contador_180:inst2|inst11 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Rise       ; IN_BOTAO|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Rise       ; IN_BOTAO|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Fall       ; inst2|inst10|combout      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Fall       ; inst2|inst10|combout      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Rise       ; inst2|inst10|datac        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Rise       ; inst2|inst10|datac        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Fall       ; inst2|inst11|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Fall       ; inst2|inst11|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|datab                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|datab                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|regout                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|regout                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|dataa                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|dataa                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|datac                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|datac                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                          ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; IN_BOTAO                                                                                                    ; 0.238  ; 0.238  ; Fall       ; IN_BOTAO                                                                                                    ;
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.239 ; -0.239 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                           ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; IN_BOTAO                                                                                                    ; -0.008 ; -0.008 ; Fall       ; IN_BOTAO                                                                                                    ;
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.754  ; 0.754  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                    ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; LED_SYS_EN    ; IN_BOTAO                                                                                                    ; 8.556  ; 8.556  ; Fall       ; IN_BOTAO                                                                                                    ;
; OUT_TEMPO[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 28.210 ; 28.210 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 28.210 ; 28.210 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 25.304 ; 25.304 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 22.938 ; 22.938 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 20.728 ; 20.728 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 18.156 ; 18.156 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 16.093 ; 16.093 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 13.766 ; 13.766 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 11.109 ; 11.109 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.732  ; 8.732  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; LED_SYS_EN    ; IN_BOTAO                                                                                                    ; 8.556 ; 8.556 ; Fall       ; IN_BOTAO                                                                                                    ;
; OUT_TEMPO[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.227 ; 8.227 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 9.509 ; 9.509 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.929 ; 8.929 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 9.172 ; 9.172 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 9.137 ; 9.137 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 9.233 ; 9.233 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 9.309 ; 9.309 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 9.234 ; 9.234 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 9.032 ; 9.032 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.227 ; 8.227 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -1.367 ; -15.562       ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -1.153 ; -19.008       ;
; IN_BOTAO                                                                                                    ; 0.489  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -1.672 ; -17.246       ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.248 ; -3.294        ;
; IN_BOTAO                                                                                                    ; -0.109 ; -0.109        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -1.380 ; -17.380       ;
; IN_BOTAO                                                                                                    ; -1.222 ; -2.222        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500 ; -18.000       ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_50M'                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.367 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.388     ; 2.011      ;
; -1.367 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.388     ; 2.011      ;
; -1.367 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.388     ; 2.011      ;
; -1.352 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.388     ; 1.996      ;
; -1.352 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.388     ; 1.996      ;
; -1.352 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.388     ; 1.996      ;
; -1.304 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.388     ; 1.948      ;
; -1.304 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.388     ; 1.948      ;
; -1.304 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.388     ; 1.948      ;
; -1.269 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.388     ; 1.913      ;
; -1.269 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.388     ; 1.913      ;
; -1.269 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.388     ; 1.913      ;
; -1.228 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.388     ; 1.872      ;
; -1.228 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.388     ; 1.872      ;
; -1.228 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.388     ; 1.872      ;
; -1.155 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.383     ; 1.804      ;
; -1.140 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.383     ; 1.789      ;
; -1.137 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.782      ;
; -1.137 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.782      ;
; -1.137 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.782      ;
; -1.104 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.749      ;
; -1.104 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.749      ;
; -1.104 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.749      ;
; -1.100 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.132      ;
; -1.100 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.132      ;
; -1.100 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.132      ;
; -1.092 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.383     ; 1.741      ;
; -1.057 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.383     ; 1.706      ;
; -1.052 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.697      ;
; -1.052 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.697      ;
; -1.052 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.697      ;
; -1.046 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.078      ;
; -1.046 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.078      ;
; -1.046 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.078      ;
; -1.032 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.064      ;
; -1.032 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.064      ;
; -1.032 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.064      ;
; -1.016 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.383     ; 1.665      ;
; -1.005 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.650      ;
; -1.005 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.650      ;
; -1.005 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.650      ;
; -0.984 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.629      ;
; -0.984 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.629      ;
; -0.984 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.629      ;
; -0.979 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.011      ;
; -0.972 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.617      ;
; -0.972 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.617      ;
; -0.972 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.617      ;
; -0.964 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.996      ;
; -0.964 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.996      ;
; -0.964 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.996      ;
; -0.964 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.996      ;
; -0.964 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.996      ;
; -0.925 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.382     ; 1.575      ;
; -0.916 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.948      ;
; -0.916 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.948      ;
; -0.916 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.948      ;
; -0.916 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.948      ;
; -0.916 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.948      ;
; -0.898 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.543      ;
; -0.898 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.543      ;
; -0.898 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.387     ; 1.543      ;
; -0.892 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.382     ; 1.542      ;
; -0.888 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.005      ; 1.925      ;
; -0.881 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.913      ;
; -0.881 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.913      ;
; -0.881 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.913      ;
; -0.881 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.913      ;
; -0.881 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.913      ;
; -0.840 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.382     ; 1.490      ;
; -0.840 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.872      ;
; -0.840 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.872      ;
; -0.840 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.872      ;
; -0.840 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.872      ;
; -0.840 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.872      ;
; -0.834 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.005      ; 1.871      ;
; -0.820 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.005      ; 1.857      ;
; -0.793 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.382     ; 1.443      ;
; -0.773 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 1.804      ;
; -0.773 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 1.804      ;
; -0.773 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 1.804      ;
; -0.773 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 1.804      ;
; -0.773 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 1.804      ;
; -0.773 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 1.804      ;
; -0.773 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 1.804      ;
; -0.772 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.382     ; 1.422      ;
; -0.760 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.382     ; 1.410      ;
; -0.758 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 1.789      ;
; -0.758 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 1.789      ;
; -0.758 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 1.789      ;
; -0.758 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 1.789      ;
; -0.758 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 1.789      ;
; -0.758 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 1.789      ;
; -0.758 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 1.789      ;
; -0.749 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.001      ; 1.782      ;
; -0.749 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.001      ; 1.782      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                    ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.153 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.185      ;
; -1.084 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.116      ;
; -1.084 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.116      ;
; -1.084 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.116      ;
; -1.084 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.116      ;
; -1.084 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.116      ;
; -1.084 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.116      ;
; -1.084 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.116      ;
; -1.084 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.116      ;
; -1.084 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.116      ;
; -1.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.068      ;
; -1.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.068      ;
; -1.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.068      ;
; -1.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.068      ;
; -1.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.068      ;
; -1.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.068      ;
; -1.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.068      ;
; -1.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.068      ;
; -1.036 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.068      ;
; -1.017 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.049      ;
; -1.017 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.049      ;
; -1.017 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.049      ;
; -1.017 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.049      ;
; -1.017 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.049      ;
; -1.017 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.049      ;
; -1.017 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.049      ;
; -1.017 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.049      ;
; -1.017 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.049      ;
; -0.969 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.001      ;
; -0.969 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.001      ;
; -0.969 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.001      ;
; -0.969 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.001      ;
; -0.969 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.001      ;
; -0.969 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.001      ;
; -0.969 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.001      ;
; -0.969 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.001      ;
; -0.969 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.001      ;
; -0.959 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.986      ;
; -0.959 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.986      ;
; -0.959 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.986      ;
; -0.959 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.986      ;
; -0.959 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.986      ;
; -0.959 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.986      ;
; -0.959 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.986      ;
; -0.959 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.986      ;
; -0.959 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.986      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.922      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.922      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.922      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.922      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.922      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.922      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.922      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.922      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.922      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.917      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.917      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.917      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.917      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.917      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.917      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.917      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.917      ;
; -0.890 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.917      ;
; -0.856 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.888      ;
; -0.856 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.888      ;
; -0.856 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.888      ;
; -0.856 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.888      ;
; -0.856 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.888      ;
; -0.856 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.888      ;
; -0.856 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.888      ;
; -0.856 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.888      ;
; -0.856 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.888      ;
; -0.842 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.869      ;
; -0.842 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.869      ;
; -0.842 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.869      ;
; -0.842 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.869      ;
; -0.842 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.869      ;
; -0.842 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.869      ;
; -0.842 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.869      ;
; -0.842 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.869      ;
; -0.842 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.869      ;
; -0.823 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.005     ; 1.850      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'IN_BOTAO'                                                                                        ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.489 ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; 0.500        ; 1.457      ; 1.500      ;
; 0.989 ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; 1.000        ; 1.457      ; 1.500      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_50M'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.672 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.038      ; 0.659      ;
; -1.637 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.038      ; 0.694      ;
; -1.602 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.038      ; 0.729      ;
; -1.567 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.038      ; 0.764      ;
; -1.532 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.038      ; 0.799      ;
; -1.428 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.656      ; 0.521      ;
; -1.172 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.038      ; 0.659      ;
; -1.137 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.038      ; 0.694      ;
; -1.102 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.038      ; 0.729      ;
; -1.067 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.038      ; 0.764      ;
; -1.062 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.038      ; 1.269      ;
; -1.062 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.038      ; 1.269      ;
; -1.032 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.038      ; 0.799      ;
; -0.928 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.656      ; 0.521      ;
; -0.856 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.039      ; 1.476      ;
; -0.856 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.039      ; 1.476      ;
; -0.856 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.039      ; 1.476      ;
; -0.856 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.039      ; 1.476      ;
; -0.856 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.039      ; 1.476      ;
; -0.562 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.038      ; 1.269      ;
; -0.562 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.038      ; 1.269      ;
; -0.468 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.651      ; 1.476      ;
; -0.468 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.651      ; 1.476      ;
; -0.468 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.651      ; 1.476      ;
; -0.356 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.039      ; 1.476      ;
; -0.356 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.039      ; 1.476      ;
; -0.356 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.039      ; 1.476      ;
; -0.356 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.039      ; 1.476      ;
; -0.356 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.039      ; 1.476      ;
; 0.032  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.651      ; 1.476      ;
; 0.032  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.651      ; 1.476      ;
; 0.032  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.651      ; 1.476      ;
; 0.132  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.388      ; 0.672      ;
; 0.146  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.388      ; 0.686      ;
; 0.167  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.388      ; 0.707      ;
; 0.181  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.388      ; 0.721      ;
; 0.200  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.388      ; 0.740      ;
; 0.202  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.388      ; 0.742      ;
; 0.216  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.388      ; 0.756      ;
; 0.235  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.388      ; 0.775      ;
; 0.237  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.388      ; 0.777      ;
; 0.251  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.388      ; 0.791      ;
; 0.270  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.388      ; 0.810      ;
; 0.272  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.388      ; 0.812      ;
; 0.286  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.388      ; 0.826      ;
; 0.305  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.388      ; 0.845      ;
; 0.340  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.388      ; 0.880      ;
; 0.360  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.387      ; 0.899      ;
; 0.361  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.516      ;
; 0.370  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.387      ; 0.913      ;
; 0.378  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.530      ;
; 0.380  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.532      ;
; 0.382  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.534      ;
; 0.382  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.534      ;
; 0.382  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.534      ;
; 0.395  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.387      ; 0.934      ;
; 0.409  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.387      ; 0.948      ;
; 0.428  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.387      ; 0.967      ;
; 0.463  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.387      ; 1.002      ;
; 0.465  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.387      ; 1.004      ;
; 0.479  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.387      ; 1.018      ;
; 0.499  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.387      ; 1.039      ;
; 0.500  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.652      ;
; 0.502  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.654      ;
; 0.508  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.660      ;
; 0.509  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.661      ;
; 0.514  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.387      ; 1.053      ;
; 0.518  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.670      ;
; 0.520  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.672      ;
; 0.522  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.674      ;
; 0.522  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.674      ;
; 0.522  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.674      ;
; 0.533  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.387      ; 1.072      ;
; 0.535  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.387      ; 1.074      ;
; 0.537  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.689      ;
; 0.537  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.689      ;
; 0.543  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.695      ;
; 0.544  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.696      ;
; 0.549  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.387      ; 1.088      ;
; 0.553  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.705      ;
; 0.555  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.707      ;
; 0.556  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; -0.001     ; 0.707      ;
; 0.557  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.709      ;
; 0.557  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.709      ;
; 0.568  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.387      ; 1.107      ;
; 0.570  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.722      ;
; 0.570  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.387      ; 1.109      ;
; 0.572  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.724      ;
; 0.572  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.724      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.248 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.595      ; 1.499      ;
; -0.248 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.595      ; 1.499      ;
; -0.248 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.595      ; 1.499      ;
; -0.248 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.595      ; 1.499      ;
; -0.248 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.595      ; 1.499      ;
; -0.248 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.595      ; 1.499      ;
; -0.248 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.595      ; 1.499      ;
; -0.248 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.595      ; 1.499      ;
; -0.248 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.595      ; 1.499      ;
; -0.118 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.590      ; 1.624      ;
; -0.118 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.590      ; 1.624      ;
; -0.118 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.590      ; 1.624      ;
; -0.118 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.590      ; 1.624      ;
; -0.118 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.590      ; 1.624      ;
; -0.118 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.590      ; 1.624      ;
; -0.118 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.590      ; 1.624      ;
; -0.118 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.590      ; 1.624      ;
; -0.118 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.590      ; 1.624      ;
; 0.252  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.595      ; 1.499      ;
; 0.252  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.595      ; 1.499      ;
; 0.252  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.595      ; 1.499      ;
; 0.252  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.595      ; 1.499      ;
; 0.252  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.595      ; 1.499      ;
; 0.252  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.595      ; 1.499      ;
; 0.252  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.595      ; 1.499      ;
; 0.252  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.595      ; 1.499      ;
; 0.252  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.595      ; 1.499      ;
; 0.357  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.509      ;
; 0.361  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.520      ;
; 0.371  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.523      ;
; 0.374  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.527      ;
; 0.379  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.533      ;
; 0.382  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.534      ;
; 0.382  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.590      ; 1.624      ;
; 0.382  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.590      ; 1.624      ;
; 0.382  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.590      ; 1.624      ;
; 0.382  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.590      ; 1.624      ;
; 0.382  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.590      ; 1.624      ;
; 0.382  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.590      ; 1.624      ;
; 0.382  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.590      ; 1.624      ;
; 0.382  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.590      ; 1.624      ;
; 0.382  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.590      ; 1.624      ;
; 0.385  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.537      ;
; 0.387  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.539      ;
; 0.495  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.647      ;
; 0.499  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.651      ;
; 0.503  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.655      ;
; 0.504  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.656      ;
; 0.506  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.658      ;
; 0.506  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.658      ;
; 0.509  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.661      ;
; 0.512  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.664      ;
; 0.519  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.671      ;
; 0.520  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.672      ;
; 0.521  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.673      ;
; 0.522  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.674      ;
; 0.525  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.677      ;
; 0.527  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.679      ;
; 0.530  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.682      ;
; 0.534  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.686      ;
; 0.538  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.690      ;
; 0.541  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.693      ;
; 0.541  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.693      ;
; 0.544  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.696      ;
; 0.547  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.699      ;
; 0.554  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.706      ;
; 0.555  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.707      ;
; 0.556  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; -0.005     ; 0.703      ;
; 0.556  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.708      ;
; 0.557  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.709      ;
; 0.560  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.712      ;
; 0.560  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.712      ;
; 0.562  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.714      ;
; 0.565  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.717      ;
; 0.569  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.721      ;
; 0.576  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.728      ;
; 0.576  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.728      ;
; 0.579  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.582  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.734      ;
; 0.589  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.741      ;
; 0.591  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; -0.005     ; 0.738      ;
; 0.591  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.743      ;
; 0.592  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.744      ;
; 0.595  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.747      ;
; 0.596  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; -0.005     ; 0.743      ;
; 0.597  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.749      ;
; 0.600  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.752      ;
; 0.604  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.756      ;
; 0.611  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.763      ;
; 0.614  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.766      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'IN_BOTAO'                                                                                          ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; -0.109 ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; 0.000        ; 1.457      ; 1.500      ;
; 0.391  ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; -0.500       ; 1.457      ; 1.500      ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_50M'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50M ; Rise       ; CLK_50M                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'IN_BOTAO'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; IN_BOTAO ; Rise       ; IN_BOTAO                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; IN_BOTAO ; Fall       ; contador_180:inst2|inst11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; IN_BOTAO ; Fall       ; contador_180:inst2|inst11 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Rise       ; IN_BOTAO|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Rise       ; IN_BOTAO|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Fall       ; inst2|inst10|combout      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Fall       ; inst2|inst10|combout      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Rise       ; inst2|inst10|datac        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Rise       ; inst2|inst10|datac        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Fall       ; inst2|inst11|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Fall       ; inst2|inst11|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|datab                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|datab                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|regout                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|regout                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|dataa                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|dataa                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|datac                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|datac                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                        ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; IN_BOTAO                                                                                                    ; 0.011 ; 0.011 ; Fall       ; IN_BOTAO                                                                                                    ;
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.002 ; 0.002 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                         ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; IN_BOTAO                                                                                                    ; 0.109 ; 0.109 ; Fall       ; IN_BOTAO                                                                                                    ;
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.248 ; 0.248 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                    ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; LED_SYS_EN    ; IN_BOTAO                                                                                                    ; 4.451  ; 4.451  ; Fall       ; IN_BOTAO                                                                                                    ;
; OUT_TEMPO[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 12.664 ; 12.664 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 12.664 ; 12.664 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 11.399 ; 11.399 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 10.372 ; 10.372 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 9.456  ; 9.456  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.339  ; 8.339  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.453  ; 7.453  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.439  ; 6.439  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 5.316  ; 5.316  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.235  ; 4.235  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; LED_SYS_EN    ; IN_BOTAO                                                                                                    ; 4.451 ; 4.451 ; Fall       ; IN_BOTAO                                                                                                    ;
; OUT_TEMPO[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.001 ; 4.001 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.621 ; 4.621 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.365 ; 4.365 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.465 ; 4.465 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.469 ; 4.469 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.483 ; 4.483 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.536 ; 4.536 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.499 ; 4.499 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.442 ; 4.442 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.001 ; 4.001 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                        ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                             ; -4.345   ; -2.856  ; N/A      ; N/A     ; -1.380              ;
;  CLK_50M                                                                                                     ; -4.345   ; -2.856  ; N/A      ; N/A     ; -1.380              ;
;  IN_BOTAO                                                                                                    ; 0.262    ; -0.109  ; N/A      ; N/A     ; -1.222              ;
;  divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -3.550   ; -0.754  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                                                                              ; -112.091 ; -36.155 ; 0.0      ; 0.0     ; -37.602             ;
;  CLK_50M                                                                                                     ; -52.223  ; -25.148 ; N/A      ; N/A     ; -17.380             ;
;  IN_BOTAO                                                                                                    ; 0.000    ; -0.109  ; N/A      ; N/A     ; -2.222              ;
;  divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -59.868  ; -11.007 ; N/A      ; N/A     ; -18.000             ;
+--------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                        ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; IN_BOTAO                                                                                                    ; 0.238 ; 0.238 ; Fall       ; IN_BOTAO                                                                                                    ;
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.002 ; 0.002 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                         ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; IN_BOTAO                                                                                                    ; 0.109 ; 0.109 ; Fall       ; IN_BOTAO                                                                                                    ;
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.754 ; 0.754 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                    ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; LED_SYS_EN    ; IN_BOTAO                                                                                                    ; 8.556  ; 8.556  ; Fall       ; IN_BOTAO                                                                                                    ;
; OUT_TEMPO[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 28.210 ; 28.210 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 28.210 ; 28.210 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 25.304 ; 25.304 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 22.938 ; 22.938 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 20.728 ; 20.728 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 18.156 ; 18.156 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 16.093 ; 16.093 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 13.766 ; 13.766 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 11.109 ; 11.109 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.732  ; 8.732  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; LED_SYS_EN    ; IN_BOTAO                                                                                                    ; 4.451 ; 4.451 ; Fall       ; IN_BOTAO                                                                                                    ;
; OUT_TEMPO[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.001 ; 4.001 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.621 ; 4.621 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.365 ; 4.365 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.465 ; 4.465 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.469 ; 4.469 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.483 ; 4.483 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.536 ; 4.536 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.499 ; 4.499 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.442 ; 4.442 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.001 ; 4.001 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50M                                                                                                     ; CLK_50M                                                                                                     ; 610      ; 0        ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; 38       ; 38       ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0        ; 0        ; 0        ; 1143     ;
; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0        ; 0        ; 18       ; 18       ;
; IN_BOTAO                                                                                                    ; IN_BOTAO                                                                                                    ; 0        ; 0        ; 1        ; 1        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50M                                                                                                     ; CLK_50M                                                                                                     ; 610      ; 0        ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; 38       ; 38       ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0        ; 0        ; 0        ; 1143     ;
; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0        ; 0        ; 18       ; 18       ;
; IN_BOTAO                                                                                                    ; IN_BOTAO                                                                                                    ; 0        ; 0        ; 1        ; 1        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 100   ; 100  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Jun 08 16:51:04 2017
Info: Command: quartus_sta PU3 -c PU3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PU3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]
    Info (332105): create_clock -period 1.000 -name CLK_50M CLK_50M
    Info (332105): create_clock -period 1.000 -name IN_BOTAO IN_BOTAO
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.345
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.345       -52.223 CLK_50M 
    Info (332119):    -3.550       -59.868 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
    Info (332119):     0.262         0.000 IN_BOTAO 
Info (332146): Worst-case hold slack is -2.856
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.856       -25.148 CLK_50M 
    Info (332119):    -0.754       -11.007 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
    Info (332119):     0.008         0.000 IN_BOTAO 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -17.380 CLK_50M 
    Info (332119):    -1.222        -2.222 IN_BOTAO 
    Info (332119):    -0.500       -18.000 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.367
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.367       -15.562 CLK_50M 
    Info (332119):    -1.153       -19.008 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
    Info (332119):     0.489         0.000 IN_BOTAO 
Info (332146): Worst-case hold slack is -1.672
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.672       -17.246 CLK_50M 
    Info (332119):    -0.248        -3.294 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
    Info (332119):    -0.109        -0.109 IN_BOTAO 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -17.380 CLK_50M 
    Info (332119):    -1.222        -2.222 IN_BOTAO 
    Info (332119):    -0.500       -18.000 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 389 megabytes
    Info: Processing ended: Thu Jun 08 16:51:10 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:01


