Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top ocp_rw_reg -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31238 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:03:09 ; elapsed = 00:03:26 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8408 ; free virtual = 19878
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ocp_rw_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_rw_reg_n.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ocp_rw_reg' (1#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_rw_reg_n.vhd:23]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[15]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[14]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[13]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[12]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[11]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[10]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[9]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[8]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[7]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[6]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[5]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[4]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:03:09 ; elapsed = 00:03:27 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8408 ; free virtual = 19877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:09 ; elapsed = 00:03:27 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8407 ; free virtual = 19877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:09 ; elapsed = 00:03:27 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8407 ; free virtual = 19877
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "next_SResp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:09 ; elapsed = 00:03:27 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8407 ; free virtual = 19877
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ocp_rw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[15]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[14]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[13]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[12]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[11]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[10]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[9]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[8]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[7]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[6]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[5]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[4]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SResp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (SResp_reg[1]) is unused and will be removed from module ocp_rw_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:09 ; elapsed = 00:03:27 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8407 ; free virtual = 19877
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:10 ; elapsed = 00:03:27 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8408 ; free virtual = 19877
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:10 ; elapsed = 00:03:27 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8408 ; free virtual = 19877
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:10 ; elapsed = 00:03:27 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8408 ; free virtual = 19877
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:10 ; elapsed = 00:03:27 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8408 ; free virtual = 19877
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:10 ; elapsed = 00:03:27 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8408 ; free virtual = 19877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:10 ; elapsed = 00:03:27 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8408 ; free virtual = 19877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:10 ; elapsed = 00:03:27 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8408 ; free virtual = 19877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:10 ; elapsed = 00:03:27 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8408 ; free virtual = 19877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    32|
|2     |LUT3 |     1|
|3     |LUT4 |     1|
|4     |FDRE |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    67|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:10 ; elapsed = 00:03:27 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8408 ; free virtual = 19877
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2623.746 ; gain = 0.000 ; free physical = 8408 ; free virtual = 19877
Synthesis Optimization Complete : Time (s): cpu = 00:03:10 ; elapsed = 00:03:27 . Memory (MB): peak = 2623.746 ; gain = 1689.305 ; free physical = 8410 ; free virtual = 19879
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
1188 Infos, 549 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
