
---------- Begin Simulation Statistics ----------
final_tick                               380448679500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 267950                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696388                       # Number of bytes of host memory used
host_op_rate                                   548048                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1643.22                       # Real time elapsed on the host
host_tick_rate                              231526226                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   440300297                       # Number of instructions simulated
sim_ops                                     900563462                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.380449                       # Number of seconds simulated
sim_ticks                                380448679500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 180420491                       # number of cc regfile reads
system.cpu.cc_regfile_writes                560269913                       # number of cc regfile writes
system.cpu.committedInsts                   440300297                       # Number of Instructions Simulated
system.cpu.committedOps                     900563462                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.728133                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.728133                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39059                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22734                       # number of floating regfile writes
system.cpu.idleCycles                          147025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11809                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 20082161                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.183905                       # Inst execution rate
system.cpu.iew.exec_refs                       165461                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      40283                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  193951                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                138679                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                429                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                51441                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           901050665                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                125178                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18214                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             900830194                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    893                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8211                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  10464                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 11207                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            110                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         9776                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2033                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                1381049558                       # num instructions consuming a value
system.cpu.iew.wb_count                     900805848                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.507308                       # average fanout of values written-back
system.cpu.iew.wb_producers                 700617168                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.183873                       # insts written-back per cycle
system.cpu.iew.wb_sent                      900810285                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1361168831                       # number of integer regfile reads
system.cpu.int_regfile_writes              1000659853                       # number of integer regfile writes
system.cpu.ipc                               0.578659                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.578659                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             13787      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             780640271     86.66%     86.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult            120000108     13.32%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3081      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2474      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 636      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1487      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4893      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4248      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2606      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                779      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               6      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              68      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             22      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               121831      0.01%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               35959      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10080      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6071      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              900848408                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   45081                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               80831                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        30693                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              79702                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      176728                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000196                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  135904     76.90%     76.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     22      0.01%     76.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     822      0.47%     77.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2138      1.21%     78.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   584      0.33%     78.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     13      0.01%     78.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1035      0.59%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    302      0.17%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    62      0.04%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   21      0.01%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 9      0.01%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                7      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16534      9.36%     89.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12913      7.31%     96.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2476      1.40%     97.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3886      2.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              900966268                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         2562577299                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    900775155                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         901458265                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  901050124                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 900848408                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 541                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          487196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             34251                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             62                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       758700                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     760750335                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.184158                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.757204                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           120464230     15.83%     15.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           420044116     55.21%     71.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           180041799     23.67%     94.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            40112908      5.27%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               58781      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               24313      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4050      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 123      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  15      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       760750335                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.183929                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3160                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2030                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               138679                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               51441                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              3641616485                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    347                       # number of misc regfile writes
system.cpu.numCycles                        760897360                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5794                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13124                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20165242                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20130070                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11020                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             20051653                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                20047809                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.980830                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    5326                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5957                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                596                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5361                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          842                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          450968                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             479                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10113                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    760683078                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.183888                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.295657                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       240525760     31.62%     31.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       280049349     36.82%     68.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       180025127     23.67%     92.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        40025879      5.26%     97.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           10046      0.00%     97.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            5176      0.00%     97.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            4257      0.00%     97.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7        20005256      2.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           32228      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    760683078                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            440300297                       # Number of instructions committed
system.cpu.commit.opsCommitted              900563462                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      106280                       # Number of memory references committed
system.cpu.commit.loads                         75511                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                   20063633                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21642                       # Number of committed floating point instructions.
system.cpu.commit.integer                   900548869                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  2245                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         5576      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    780437691     86.66%     86.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult    120000070     13.32%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2856      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          956      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          560      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1274      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2414      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2786      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2293      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          661      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           32      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        70608      0.01%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        25601      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4903      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5168      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    900563462                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         32228                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       119677                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           119677                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       119677                       # number of overall hits
system.cpu.dcache.overall_hits::total          119677                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16719                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16719                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16719                       # number of overall misses
system.cpu.dcache.overall_misses::total         16719                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1020568949                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1020568949                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1020568949                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1020568949                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       136396                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       136396                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       136396                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       136396                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122577                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122577                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122577                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122577                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61042.463604                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61042.463604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61042.463604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61042.463604                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       102309                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1136                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    90.060739                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3648                       # number of writebacks
system.cpu.dcache.writebacks::total              3648                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12044                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12044                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12044                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12044                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4675                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4675                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    314477949                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    314477949                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    314477949                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    314477949                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.034275                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034275                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.034275                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034275                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67268.010481                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67268.010481                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67268.010481                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67268.010481                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3648                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89951                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89951                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15670                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15670                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    954140000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    954140000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       105621                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       105621                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.148361                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.148361                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60889.597958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60889.597958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12037                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12037                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    249374500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    249374500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034397                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034397                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68641.480870                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68641.480870                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        29726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          29726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1049                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1049                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     66428949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     66428949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        30775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        30775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63325.976168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63325.976168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     65103449                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     65103449                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033859                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033859                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62479.317658                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62479.317658                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 380448679500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.829780                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              124352                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4672                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.616438                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.829780                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999834                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999834                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          907                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            277464                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           277464                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 380448679500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                100118875                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             480366769                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    230448                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             180023779                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  10464                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             20040673                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1614                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              901152925                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 79296                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      112182                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       40292                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1297                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           240                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 380448679500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 380448679500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 380448679500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              95022                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      440755112                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    20165242                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           20053731                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     760635852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   24004                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  719                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6664                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 120227456                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2063                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          760750335                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.184932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.246912                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                560468023     73.67%     73.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 20026992      2.63%     76.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 20024578      2.63%     78.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 40027512      5.26%     84.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    33963      0.00%     84.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 60038223      7.89%     92.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    31633      0.00%     92.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 60033172      7.89%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    66239      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            760750335                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.026502                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.579257                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    120223879                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        120223879                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    120223879                       # number of overall hits
system.cpu.icache.overall_hits::total       120223879                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3576                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3576                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3576                       # number of overall misses
system.cpu.icache.overall_misses::total          3576                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    210154499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    210154499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    210154499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    210154499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    120227455                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    120227455                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    120227455                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    120227455                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000030                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000030                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58768.036633                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58768.036633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58768.036633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58768.036633                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          212                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    30.285714                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2143                       # number of writebacks
system.cpu.icache.writebacks::total              2143                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          918                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          918                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          918                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          918                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2658                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2658                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2658                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2658                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    168002499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    168002499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    168002499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    168002499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63206.357788                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63206.357788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63206.357788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63206.357788                       # average overall mshr miss latency
system.cpu.icache.replacements                   2143                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    120223879                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       120223879                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3576                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3576                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    210154499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    210154499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    120227455                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    120227455                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58768.036633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58768.036633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          918                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          918                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2658                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2658                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    168002499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    168002499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63206.357788                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63206.357788                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 380448679500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.950678                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           120226537                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2658                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45231.955229                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.950678                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          258                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         240457568                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        240457568                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 380448679500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   120228276                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1158                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 380448679500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 380448679500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 380448679500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        5224                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   63168                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   23                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 110                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  20672                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1097                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 380448679500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  10464                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                160151378                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                80287969                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7836                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 120220543                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             400072145                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              901082844                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 31019                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4425                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              400016509                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  47076                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             796                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          1561299162                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1582755255                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               1361597625                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     77326                       # Number of floating rename lookups
system.cpu.rename.committedMaps            1560683509                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   615644                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     414                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 377                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 520064855                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1661661939                       # The number of ROB reads
system.cpu.rob.writes                      1802096420                       # The number of ROB writes
system.cpu.thread_0.numInsts                440300297                       # Number of Instructions committed
system.cpu.thread_0.numOps                  900563462                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.760011183250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          350                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          350                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              116653                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5401                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7327                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5783                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7327                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5783                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    240                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    18                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7327                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5783                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.222857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.687849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.703049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            329     94.00%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            17      4.86%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           350                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.397143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.371278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              292     83.43%     83.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      2.00%     85.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28      8.00%     93.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      5.14%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.86%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           350                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   15360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  468928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               370112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      1.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  380448674000                       # Total gap between requests
system.mem_ctrls.avgGap                   29019731.05                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       158208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       295360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       367296                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 415845.838150688098                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 776346.498003812856                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 965428.505318284384                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2655                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5783                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     86269250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    164151250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 5710731347750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32493.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35135.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 987503259.16                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       169920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       299008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        468928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       169920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       169920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        64896                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        64896                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2655                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4672                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7327                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1014                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1014                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       446631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       785935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          1232566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       446631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       446631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       170578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          170578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       170578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       446631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       785935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         1403143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7087                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5739                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          443                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          223                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               117539250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35435000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          250420500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16585.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35335.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5212                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4043                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.54                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.45                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3560                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   230.166292                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   150.272867                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   251.081615                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1380     38.76%     38.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1128     31.69%     70.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          409     11.49%     81.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          184      5.17%     87.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          119      3.34%     90.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           72      2.02%     92.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           65      1.83%     94.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           27      0.76%     95.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          176      4.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3560                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                453568                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             367296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                1.192192                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.965429                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 380448679500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13508880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7164960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26296620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14918760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 30031925040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5682725010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 141306840480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  177083379750                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.459310                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 367313807000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  12703860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    431012500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        11988060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6345240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24304560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15038820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 30031925040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   5682503850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 141307026720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  177079132290                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.448145                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 367314310000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  12703860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    430509500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 380448679500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6290                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1014                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4777                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1040                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1040                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2658                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3632                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7456                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7456                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12995                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        12995                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20451                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       307072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       307072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       532480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       532480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  839552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7333                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002046                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.045185                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7318     99.80%     99.80% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.20%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7333                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 380448679500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            38598500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14131000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           24854000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
