<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: BenchParser Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classBenchParser.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="classBenchParser-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">BenchParser Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Class to parse and convert bench nodes into circuits nodes.  
 <a href="classBenchParser.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="BenchParser_8hpp_source.html">BenchParser.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a16a4998aebe6e14efbdf3b1158b201a4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#a16a4998aebe6e14efbdf3b1158b201a4">BenchParser</a> (const std::string &amp;bench_file)</td></tr>
<tr class="memdesc:a16a4998aebe6e14efbdf3b1158b201a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor.  <a href="classBenchParser.html#a16a4998aebe6e14efbdf3b1158b201a4">More...</a><br /></td></tr>
<tr class="separator:a16a4998aebe6e14efbdf3b1158b201a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a8ea5b32122582ce0bc75ab080ac2b9"><td class="memItemLeft" align="right" valign="top">list_of_circuit_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#a7a8ea5b32122582ce0bc75ab080ac2b9">GetSortedCircuit</a> ()</td></tr>
<tr class="memdesc:a7a8ea5b32122582ce0bc75ab080ac2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">return the list of circuit nodes topologically sorted.  <a href="classBenchParser.html#a7a8ea5b32122582ce0bc75ab080ac2b9">More...</a><br /></td></tr>
<tr class="separator:a7a8ea5b32122582ce0bc75ab080ac2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9c0ff2adf97bf69eecf48bb126f463"><td class="memItemLeft" align="right" valign="top">std::set&lt; label_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#aef9c0ff2adf97bf69eecf48bb126f463">GetListOfOutputLabels</a> ()</td></tr>
<tr class="memdesc:aef9c0ff2adf97bf69eecf48bb126f463"><td class="mdescLeft">&#160;</td><td class="mdescRight">return a list with the labels of the OUTPUT gates of the circuit. The label's list also includes the FLIP_FLOPS  <a href="classBenchParser.html#aef9c0ff2adf97bf69eecf48bb126f463">More...</a><br /></td></tr>
<tr class="separator:aef9c0ff2adf97bf69eecf48bb126f463"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-methods" name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a50295759b4e3ef4e8c039db717ed1e4f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#a50295759b4e3ef4e8c039db717ed1e4f">PrintLabelsTable</a> ()</td></tr>
<tr class="memdesc:a50295759b4e3ef4e8c039db717ed1e4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print the labels2node_table table.  <a href="classBenchParser.html#a50295759b4e3ef4e8c039db717ed1e4f">More...</a><br /></td></tr>
<tr class="separator:a50295759b4e3ef4e8c039db717ed1e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f210b6f250388382cadef7a08ae8cbd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#a6f210b6f250388382cadef7a08ae8cbd">PrintUUIDCircuitTable</a> ()</td></tr>
<tr class="memdesc:a6f210b6f250388382cadef7a08ae8cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print the uuid2circuitNode_table table.  <a href="classBenchParser.html#a6f210b6f250388382cadef7a08ae8cbd">More...</a><br /></td></tr>
<tr class="separator:a6f210b6f250388382cadef7a08ae8cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62f5aef40e562a3c7735492ed331b09b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#a62f5aef40e562a3c7735492ed331b09b">PrintOutputList</a> ()</td></tr>
<tr class="memdesc:a62f5aef40e562a3c7735492ed331b09b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print the set_of_output_labels list.  <a href="classBenchParser.html#a62f5aef40e562a3c7735492ed331b09b">More...</a><br /></td></tr>
<tr class="separator:a62f5aef40e562a3c7735492ed331b09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeda1ea7ba5bb23aab2ac6d947c197dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#abeda1ea7ba5bb23aab2ac6d947c197dd">PrintLabels2UUIDTable</a> ()</td></tr>
<tr class="memdesc:abeda1ea7ba5bb23aab2ac6d947c197dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print the labels2uuid_table table.  <a href="classBenchParser.html#abeda1ea7ba5bb23aab2ac6d947c197dd">More...</a><br /></td></tr>
<tr class="separator:abeda1ea7ba5bb23aab2ac6d947c197dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f9a1126dcd6be3bb9a88220b118796"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#a42f9a1126dcd6be3bb9a88220b118796">PrintCircuit</a> (unique_ID_t circuit_ID, int indent)</td></tr>
<tr class="memdesc:a42f9a1126dcd6be3bb9a88220b118796"><td class="mdescLeft">&#160;</td><td class="mdescRight">prints the circuit starting from the given unique identificator.  <a href="classBenchParser.html#a42f9a1126dcd6be3bb9a88220b118796">More...</a><br /></td></tr>
<tr class="separator:a42f9a1126dcd6be3bb9a88220b118796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5327da181fb46f354d2e312306ec6b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#afd5327da181fb46f354d2e312306ec6b">PrintCircuitByLabel</a> (const label_t &amp;node_label)</td></tr>
<tr class="memdesc:afd5327da181fb46f354d2e312306ec6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">prints the circuit starting from the given label's node.  <a href="classBenchParser.html#afd5327da181fb46f354d2e312306ec6b">More...</a><br /></td></tr>
<tr class="separator:afd5327da181fb46f354d2e312306ec6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a284cbd9dc6fd72c5369225bcd8d319f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#a284cbd9dc6fd72c5369225bcd8d319f3">PrintCircuitsOfOutputSet</a> ()</td></tr>
<tr class="memdesc:a284cbd9dc6fd72c5369225bcd8d319f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">prints all circuits from the set of circuit OUTPUTS.  <a href="classBenchParser.html#a284cbd9dc6fd72c5369225bcd8d319f3">More...</a><br /></td></tr>
<tr class="separator:a284cbd9dc6fd72c5369225bcd8d319f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada4571ca2793c8bc78a85877942cb4c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#ada4571ca2793c8bc78a85877942cb4c0">PrintSortedCircuitList</a> ()</td></tr>
<tr class="memdesc:ada4571ca2793c8bc78a85877942cb4c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">prints the list of topological sorted circuit's node.  <a href="classBenchParser.html#ada4571ca2793c8bc78a85877942cb4c0">More...</a><br /></td></tr>
<tr class="separator:ada4571ca2793c8bc78a85877942cb4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa72cf2d7b15ddde5f9eff0b4423a4f3f"><td class="memItemLeft" align="right" valign="top">set_of_circuit_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#aa72cf2d7b15ddde5f9eff0b4423a4f3f">GetListOfCircuitsInputs</a> ()</td></tr>
<tr class="memdesc:aa72cf2d7b15ddde5f9eff0b4423a4f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">return a list with the UUID of the INPUT gates of the circuit.  <a href="classBenchParser.html#aa72cf2d7b15ddde5f9eff0b4423a4f3f">More...</a><br /></td></tr>
<tr class="separator:aa72cf2d7b15ddde5f9eff0b4423a4f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25bdce26c050c3902c636334c2f7aa4e"><td class="memItemLeft" align="right" valign="top">set_of_circuit_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#a25bdce26c050c3902c636334c2f7aa4e">GetListOfCircuitsOutputs</a> ()</td></tr>
<tr class="memdesc:a25bdce26c050c3902c636334c2f7aa4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">return a list with the UUID of the OUTPUT gates of the circuit.  <a href="classBenchParser.html#a25bdce26c050c3902c636334c2f7aa4e">More...</a><br /></td></tr>
<tr class="separator:a25bdce26c050c3902c636334c2f7aa4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4baf0f54f192bdd4c037e545846b85e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structcircuit__node__t.html">circuit_node_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#ab4baf0f54f192bdd4c037e545846b85e">GetCircuitNode</a> (unique_ID_t circuit_node_uuid)</td></tr>
<tr class="memdesc:ab4baf0f54f192bdd4c037e545846b85e"><td class="mdescLeft">&#160;</td><td class="mdescRight">return a circuit node, given a its unique ID.  <a href="classBenchParser.html#ab4baf0f54f192bdd4c037e545846b85e">More...</a><br /></td></tr>
<tr class="separator:ab4baf0f54f192bdd4c037e545846b85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53e0a887ae4fc7766eb27c6b72c8e90"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; unique_ID_t, <a class="el" href="structcircuit__node__t.html">circuit_node_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#ae53e0a887ae4fc7766eb27c6b72c8e90">GetCircuit</a> ()</td></tr>
<tr class="memdesc:ae53e0a887ae4fc7766eb27c6b72c8e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">return the table representing the circuit.  <a href="classBenchParser.html#ae53e0a887ae4fc7766eb27c6b72c8e90">More...</a><br /></td></tr>
<tr class="separator:ae53e0a887ae4fc7766eb27c6b72c8e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c828a2a421c900e665c7790b959e320"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#a5c828a2a421c900e665c7790b959e320">parseFile</a> (const std::string &amp;bench_file)</td></tr>
<tr class="memdesc:a5c828a2a421c900e665c7790b959e320"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the file containing the circuit in the bench format.  <a href="classBenchParser.html#a5c828a2a421c900e665c7790b959e320">More...</a><br /></td></tr>
<tr class="separator:a5c828a2a421c900e665c7790b959e320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec3fd42ea8a83857faaf8bb2cc518174"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#aec3fd42ea8a83857faaf8bb2cc518174">addToLabelTable</a> (<a class="el" href="structbench__format_1_1bench__node__type.html">bench_node_t</a> bench_node)</td></tr>
<tr class="memdesc:aec3fd42ea8a83857faaf8bb2cc518174"><td class="mdescLeft">&#160;</td><td class="mdescRight">return the list of circuit nodes topologically sorted.  <a href="classBenchParser.html#aec3fd42ea8a83857faaf8bb2cc518174">More...</a><br /></td></tr>
<tr class="separator:aec3fd42ea8a83857faaf8bb2cc518174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4cdb91d1a79753de3cb09db7ccc5c49"><td class="memItemLeft" align="right" valign="top">unique_ID_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#aa4cdb91d1a79753de3cb09db7ccc5c49">findOrAddToCircuit</a> (const <a class="el" href="structbench__format_1_1bench__node__type.html">bench_node_t</a> &amp;bench_node)</td></tr>
<tr class="memdesc:aa4cdb91d1a79753de3cb09db7ccc5c49"><td class="mdescLeft">&#160;</td><td class="mdescRight">search or add the node to the circuit.  <a href="classBenchParser.html#aa4cdb91d1a79753de3cb09db7ccc5c49">More...</a><br /></td></tr>
<tr class="separator:aa4cdb91d1a79753de3cb09db7ccc5c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2a85ac80c41196f0b131fafeb46372"><td class="memItemLeft" align="right" valign="top">unique_ID_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#a2f2a85ac80c41196f0b131fafeb46372">findOrAddToCircuitByLabel</a> (const label_t &amp;node_label)</td></tr>
<tr class="memdesc:a2f2a85ac80c41196f0b131fafeb46372"><td class="mdescLeft">&#160;</td><td class="mdescRight">find or add a node to the circuit given its label.  <a href="classBenchParser.html#a2f2a85ac80c41196f0b131fafeb46372">More...</a><br /></td></tr>
<tr class="separator:a2f2a85ac80c41196f0b131fafeb46372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76a40e48f12f787c4558a4425fe3efa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structcircuit__node__t.html">circuit_node_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#a76a40e48f12f787c4558a4425fe3efa0">benchNodeToCircuitNode</a> (const <a class="el" href="structbench__format_1_1bench__node__type.html">bench_node_t</a> &amp;bench_node)</td></tr>
<tr class="memdesc:a76a40e48f12f787c4558a4425fe3efa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">converts bench node to circuit node.  <a href="classBenchParser.html#a76a40e48f12f787c4558a4425fe3efa0">More...</a><br /></td></tr>
<tr class="separator:a76a40e48f12f787c4558a4425fe3efa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7779b521fe8e6ca05469bd233b36a9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#a4e7779b521fe8e6ca05469bd233b36a9">createCircuitFromOutputList</a> ()</td></tr>
<tr class="memdesc:a4e7779b521fe8e6ca05469bd233b36a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a circuit from the labels in the set_of_output_labels.  <a href="classBenchParser.html#a4e7779b521fe8e6ca05469bd233b36a9">More...</a><br /></td></tr>
<tr class="separator:a4e7779b521fe8e6ca05469bd233b36a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63dbaf3757972ca8ac44e147b050e202"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#a63dbaf3757972ca8ac44e147b050e202">createCircuitByLabel</a> (const label_t &amp;bnode_label)</td></tr>
<tr class="memdesc:a63dbaf3757972ca8ac44e147b050e202"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a circuit from the given node's label.  <a href="classBenchParser.html#a63dbaf3757972ca8ac44e147b050e202">More...</a><br /></td></tr>
<tr class="separator:a63dbaf3757972ca8ac44e147b050e202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c1d7b57fe14572e74e6da4ae1c9b67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#aa8c1d7b57fe14572e74e6da4ae1c9b67">TopologicalSortKahnsAlgorithm</a> ()</td></tr>
<tr class="memdesc:aa8c1d7b57fe14572e74e6da4ae1c9b67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of Kahn's Algorithm for topological sort.  <a href="classBenchParser.html#aa8c1d7b57fe14572e74e6da4ae1c9b67">More...</a><br /></td></tr>
<tr class="separator:aa8c1d7b57fe14572e74e6da4ae1c9b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a460bc3a45cdd573cbdef423ffbd84404"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#a460bc3a45cdd573cbdef423ffbd84404">IsUniqueOutgoingEdge</a> (unique_ID_t src_node, unique_ID_t dst_node)</td></tr>
<tr class="memdesc:a460bc3a45cdd573cbdef423ffbd84404"><td class="mdescLeft">&#160;</td><td class="mdescRight">auxiliar function for topological sort algorithms.  <a href="classBenchParser.html#a460bc3a45cdd573cbdef423ffbd84404">More...</a><br /></td></tr>
<tr class="separator:a460bc3a45cdd573cbdef423ffbd84404"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-attribs" name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:accb86a70df6a36577b90675f484220a9"><td class="memItemLeft" align="right" valign="top"><a id="accb86a70df6a36577b90675f484220a9" name="accb86a70df6a36577b90675f484220a9"></a>
size_t&#160;</td><td class="memItemRight" valign="bottom"><b>id_counter</b></td></tr>
<tr class="separator:accb86a70df6a36577b90675f484220a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2ef830bbad6fe4bd8641f8750c1945"><td class="memItemLeft" align="right" valign="top"><a id="a9d2ef830bbad6fe4bd8641f8750c1945" name="a9d2ef830bbad6fe4bd8641f8750c1945"></a>
std::set&lt; label_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>output_labels</b></td></tr>
<tr class="memdesc:a9d2ef830bbad6fe4bd8641f8750c1945"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set containing bench node labels of all OUTPUT gates. <br /></td></tr>
<tr class="separator:a9d2ef830bbad6fe4bd8641f8750c1945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bde4e91d38da0320b9a732602311a93"><td class="memItemLeft" align="right" valign="top">std::set&lt; label_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBenchParser.html#a7bde4e91d38da0320b9a732602311a93">ff_labels</a></td></tr>
<tr class="separator:a7bde4e91d38da0320b9a732602311a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab298e1bb164c315e30455d778e123dc1"><td class="memItemLeft" align="right" valign="top"><a id="ab298e1bb164c315e30455d778e123dc1" name="ab298e1bb164c315e30455d778e123dc1"></a>
std::set&lt; label_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>outputs</b></td></tr>
<tr class="separator:ab298e1bb164c315e30455d778e123dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c9965d4895556977d50101aecf9437"><td class="memItemLeft" align="right" valign="top"><a id="a44c9965d4895556977d50101aecf9437" name="a44c9965d4895556977d50101aecf9437"></a>
std::set&lt; size_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>output_circuits</b></td></tr>
<tr class="memdesc:a44c9965d4895556977d50101aecf9437"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set containing the unique ID of all OUTPUT gates. <br /></td></tr>
<tr class="separator:a44c9965d4895556977d50101aecf9437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dddffe058f3bcbb4fff24d4fdd39366"><td class="memItemLeft" align="right" valign="top"><a id="a4dddffe058f3bcbb4fff24d4fdd39366" name="a4dddffe058f3bcbb4fff24d4fdd39366"></a>
std::set&lt; size_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>input_circuits</b></td></tr>
<tr class="memdesc:a4dddffe058f3bcbb4fff24d4fdd39366"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set containing the unique ID of all INPUT gates. <br /></td></tr>
<tr class="separator:a4dddffe058f3bcbb4fff24d4fdd39366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d34d536f61aba1e83142eff400b6ad"><td class="memItemLeft" align="right" valign="top"><a id="ad5d34d536f61aba1e83142eff400b6ad" name="ad5d34d536f61aba1e83142eff400b6ad"></a>
std::unordered_map&lt; label_t, <a class="el" href="structbench__format_1_1bench__node__type.html">bench_node_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>label_to_node</b></td></tr>
<tr class="memdesc:ad5d34d536f61aba1e83142eff400b6ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapping from bench node labels to bench node. <br /></td></tr>
<tr class="separator:ad5d34d536f61aba1e83142eff400b6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59712ea8c8ef1d7184fc156a7880856b"><td class="memItemLeft" align="right" valign="top"><a id="a59712ea8c8ef1d7184fc156a7880856b" name="a59712ea8c8ef1d7184fc156a7880856b"></a>
std::unordered_map&lt; label_t, size_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>labels_to_id</b></td></tr>
<tr class="memdesc:a59712ea8c8ef1d7184fc156a7880856b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapping from bench node labels to circuit unique IDs. <br /></td></tr>
<tr class="separator:a59712ea8c8ef1d7184fc156a7880856b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b789734b8406ad013e3a505e34b4dd5"><td class="memItemLeft" align="right" valign="top"><a id="a0b789734b8406ad013e3a505e34b4dd5" name="a0b789734b8406ad013e3a505e34b4dd5"></a>
std::unordered_map&lt; size_t, <a class="el" href="structcircuit__node__t.html">circuit_node_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>id_to_circuit_node</b></td></tr>
<tr class="memdesc:a0b789734b8406ad013e3a505e34b4dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapping from circuit unique IDs to circuit nodes. <br /></td></tr>
<tr class="separator:a0b789734b8406ad013e3a505e34b4dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ff51a60839d034f51ab447a15ec1bb"><td class="memItemLeft" align="right" valign="top"><a id="aa8ff51a60839d034f51ab447a15ec1bb" name="aa8ff51a60839d034f51ab447a15ec1bb"></a>
list_of_circuit_t&#160;</td><td class="memItemRight" valign="bottom"><b>sorted_circuit</b></td></tr>
<tr class="memdesc:aa8ff51a60839d034f51ab447a15ec1bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List contained the topological sorted circuit nodes. <br /></td></tr>
<tr class="separator:aa8ff51a60839d034f51ab447a15ec1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Class to parse and convert bench nodes into circuits nodes. </p>
<p >Bench nodes are generated by parsing ISCAS85/89/99 bench format files.</p>
<dl class="section author"><dt>Authors</dt><dd>{Carolina Nogueira, Lucas Deutschmann} </dd></dl>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a16a4998aebe6e14efbdf3b1158b201a4" name="a16a4998aebe6e14efbdf3b1158b201a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16a4998aebe6e14efbdf3b1158b201a4">&#9670;&#160;</a></span>BenchParser()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">BenchParser::BenchParser </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>bench_file</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bench_file</td><td>the path to the benchmark file</td></tr>
  </table>
  </dd>
</dl>
<p>Constructor method for the bench_circuit_manager class. It generates the topological circuit described in the file bench_file that must be in the ISCAS85/ISCAS89/ISCAS99 format. </p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aec3fd42ea8a83857faaf8bb2cc518174" name="aec3fd42ea8a83857faaf8bb2cc518174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec3fd42ea8a83857faaf8bb2cc518174">&#9670;&#160;</a></span>addToLabelTable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool BenchParser::addToLabelTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structbench__format_1_1bench__node__type.html">bench_node_t</a>&#160;</td>
          <td class="paramname"><em>bench_node</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>return the list of circuit nodes topologically sorted. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bench_node</td><td>is bench_node_t </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool: true -&gt; Node successfully added false -&gt; Node already exist and could not be added</dd></dl>
<p>Adds a node to the labels table (labels2node) and to the sets_of_outputs in case it is of gate type OUTPUT. </p>

</div>
</div>
<a id="a76a40e48f12f787c4558a4425fe3efa0" name="a76a40e48f12f787c4558a4425fe3efa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76a40e48f12f787c4558a4425fe3efa0">&#9670;&#160;</a></span>benchNodeToCircuitNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structcircuit__node__t.html">circuit_node_t</a> BenchParser::benchNodeToCircuitNode </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structbench__format_1_1bench__node__type.html">bench_node_t</a> &amp;&#160;</td>
          <td class="paramname"><em>bench_node</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>converts bench node to circuit node. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bench_node</td><td>is bench_node_t and represents the node to be converted. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="structcircuit__node__type.html" title="Struct that represents a node from a circuit.">circuit_node_type</a></dd></dl>
<p>Given a bench_node_t, it converts the node into an <a class="el" href="structcircuit__node__type.html" title="Struct that represents a node from a circuit.">circuit_node_type</a>. </p>

</div>
</div>
<a id="a63dbaf3757972ca8ac44e147b050e202" name="a63dbaf3757972ca8ac44e147b050e202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63dbaf3757972ca8ac44e147b050e202">&#9670;&#160;</a></span>createCircuitByLabel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void BenchParser::createCircuitByLabel </td>
          <td>(</td>
          <td class="paramtype">const label_t &amp;&#160;</td>
          <td class="paramname"><em>bnode_label</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>create a circuit from the given node's label. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bnode_label</td><td>is label_t </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a id="a4e7779b521fe8e6ca05469bd233b36a9" name="a4e7779b521fe8e6ca05469bd233b36a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e7779b521fe8e6ca05469bd233b36a9">&#9670;&#160;</a></span>createCircuitFromOutputList()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void BenchParser::createCircuitFromOutputList </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>create a circuit from the labels in the set_of_output_labels. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a id="aa4cdb91d1a79753de3cb09db7ccc5c49" name="aa4cdb91d1a79753de3cb09db7ccc5c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4cdb91d1a79753de3cb09db7ccc5c49">&#9670;&#160;</a></span>findOrAddToCircuit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unique_ID_t BenchParser::findOrAddToCircuit </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structbench__format_1_1bench__node__type.html">bench_node_t</a> &amp;&#160;</td>
          <td class="paramname"><em>bench_node</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>search or add the node to the circuit. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bench_node</td><td>is bench_node_t </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>unique_ID_t representing the given bench_node</dd></dl>
<p>It searches if the bench node exist in the label2uuid_table. If it does't, adds it to the table and return the unique ID. Otherwise, simply return the unique ID of the node. </p>

</div>
</div>
<a id="a2f2a85ac80c41196f0b131fafeb46372" name="a2f2a85ac80c41196f0b131fafeb46372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f2a85ac80c41196f0b131fafeb46372">&#9670;&#160;</a></span>findOrAddToCircuitByLabel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unique_ID_t BenchParser::findOrAddToCircuitByLabel </td>
          <td>(</td>
          <td class="paramtype">const label_t &amp;&#160;</td>
          <td class="paramname"><em>node_label</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>find or add a node to the circuit given its label. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">node_label</td><td>is label_t </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>unique_ID_t representing the given label</dd></dl>
<p>It searches if the node corresponding to the given label is already inserted into the labels2uuid_table table. If it is, returns its id. If not, creates a new node into the circuit and add it to the table. </p>

</div>
</div>
<a id="ae53e0a887ae4fc7766eb27c6b72c8e90" name="ae53e0a887ae4fc7766eb27c6b72c8e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae53e0a887ae4fc7766eb27c6b72c8e90">&#9670;&#160;</a></span>GetCircuit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt; unique_ID_t, <a class="el" href="structcircuit__node__t.html">circuit_node_t</a> &gt; BenchParser::GetCircuit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>return the table representing the circuit. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>unordered_map&lt;unique_ID_t, circuit_node_type&gt; </dd></dl>

</div>
</div>
<a id="ab4baf0f54f192bdd4c037e545846b85e" name="ab4baf0f54f192bdd4c037e545846b85e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4baf0f54f192bdd4c037e545846b85e">&#9670;&#160;</a></span>GetCircuitNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structcircuit__node__t.html">circuit_node_t</a> BenchParser::GetCircuitNode </td>
          <td>(</td>
          <td class="paramtype">unique_ID_t&#160;</td>
          <td class="paramname"><em>circuit_node_uuid</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>return a circuit node, given a its unique ID. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">circuit_node_uuid</td><td>is unique_ID_t </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="structcircuit__node__type.html" title="Struct that represents a node from a circuit.">circuit_node_type</a> </dd></dl>

</div>
</div>
<a id="aa72cf2d7b15ddde5f9eff0b4423a4f3f" name="aa72cf2d7b15ddde5f9eff0b4423a4f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa72cf2d7b15ddde5f9eff0b4423a4f3f">&#9670;&#160;</a></span>GetListOfCircuitsInputs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">set_of_circuit_t BenchParser::GetListOfCircuitsInputs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>return a list with the UUID of the INPUT gates of the circuit. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>set_of_circuit_t </dd></dl>

</div>
</div>
<a id="a25bdce26c050c3902c636334c2f7aa4e" name="a25bdce26c050c3902c636334c2f7aa4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25bdce26c050c3902c636334c2f7aa4e">&#9670;&#160;</a></span>GetListOfCircuitsOutputs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">set_of_circuit_t BenchParser::GetListOfCircuitsOutputs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>return a list with the UUID of the OUTPUT gates of the circuit. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>set_of_circuit_t </dd></dl>

</div>
</div>
<a id="aef9c0ff2adf97bf69eecf48bb126f463" name="aef9c0ff2adf97bf69eecf48bb126f463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef9c0ff2adf97bf69eecf48bb126f463">&#9670;&#160;</a></span>GetListOfOutputLabels()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt; label_t &gt; BenchParser::GetListOfOutputLabels </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>return a list with the labels of the OUTPUT gates of the circuit. The label's list also includes the FLIP_FLOPS </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>std::set&lt;label_t&gt; </dd></dl>

</div>
</div>
<a id="a7a8ea5b32122582ce0bc75ab080ac2b9" name="a7a8ea5b32122582ce0bc75ab080ac2b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a8ea5b32122582ce0bc75ab080ac2b9">&#9670;&#160;</a></span>GetSortedCircuit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">list_of_circuit_t BenchParser::GetSortedCircuit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>return the list of circuit nodes topologically sorted. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>list_of_circuit_t </dd></dl>

</div>
</div>
<a id="a460bc3a45cdd573cbdef423ffbd84404" name="a460bc3a45cdd573cbdef423ffbd84404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a460bc3a45cdd573cbdef423ffbd84404">&#9670;&#160;</a></span>IsUniqueOutgoingEdge()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool BenchParser::IsUniqueOutgoingEdge </td>
          <td>(</td>
          <td class="paramtype">unique_ID_t&#160;</td>
          <td class="paramname"><em>src_node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unique_ID_t&#160;</td>
          <td class="paramname"><em>dst_node</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>auxiliar function for topological sort algorithms. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src_node</td><td>is unique_ID_t </td></tr>
    <tr><td class="paramname">dst_node</td><td>is unique_ID_t </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if it was the only outgoing edge. False, otherwise.</dd></dl>
<p>It removes the edge from src-&gt;dst at the table uuid2circuitNode and then checks if it was the only outgoing edge. </p>

</div>
</div>
<a id="a5c828a2a421c900e665c7790b959e320" name="a5c828a2a421c900e665c7790b959e320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c828a2a421c900e665c7790b959e320">&#9670;&#160;</a></span>parseFile()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool BenchParser::parseFile </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>bench_file</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads the file containing the circuit in the bench format. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bench_file</td><td>is std::string. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool returns true in case of success.</dd></dl>
<p>Reads the file containing the circuit in the bench format. </p>

</div>
</div>
<a id="a42f9a1126dcd6be3bb9a88220b118796" name="a42f9a1126dcd6be3bb9a88220b118796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f9a1126dcd6be3bb9a88220b118796">&#9670;&#160;</a></span>PrintCircuit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void BenchParser::PrintCircuit </td>
          <td>(</td>
          <td class="paramtype">unique_ID_t&#160;</td>
          <td class="paramname"><em>circuit_ID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>indent</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>prints the circuit starting from the given unique identificator. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">circuit_ID</td><td>is unique_ID_t corresponding to a node circuit. </td></tr>
    <tr><td class="paramname">indent</td><td>is int and represents the depth of the node in the circuit. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<p>It prints the circuit starting from circuit_ID node. Indent is an integer corresponding to the depth of the node in the circuit. Each unity will add four spaces as identation before printing the node's data. </p>

</div>
</div>
<a id="afd5327da181fb46f354d2e312306ec6b" name="afd5327da181fb46f354d2e312306ec6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd5327da181fb46f354d2e312306ec6b">&#9670;&#160;</a></span>PrintCircuitByLabel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void BenchParser::PrintCircuitByLabel </td>
          <td>(</td>
          <td class="paramtype">const label_t &amp;&#160;</td>
          <td class="paramname"><em>node_label</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>prints the circuit starting from the given label's node. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">node_label</td><td>is label_t </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a id="a284cbd9dc6fd72c5369225bcd8d319f3" name="a284cbd9dc6fd72c5369225bcd8d319f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a284cbd9dc6fd72c5369225bcd8d319f3">&#9670;&#160;</a></span>PrintCircuitsOfOutputSet()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void BenchParser::PrintCircuitsOfOutputSet </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>prints all circuits from the set of circuit OUTPUTS. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a id="abeda1ea7ba5bb23aab2ac6d947c197dd" name="abeda1ea7ba5bb23aab2ac6d947c197dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeda1ea7ba5bb23aab2ac6d947c197dd">&#9670;&#160;</a></span>PrintLabels2UUIDTable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void BenchParser::PrintLabels2UUIDTable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Print the labels2uuid_table table. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<p>It prints all the labels and its associates unique circuit ID. </p>

</div>
</div>
<a id="a50295759b4e3ef4e8c039db717ed1e4f" name="a50295759b4e3ef4e8c039db717ed1e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50295759b4e3ef4e8c039db717ed1e4f">&#9670;&#160;</a></span>PrintLabelsTable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void BenchParser::PrintLabelsTable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Print the labels2node_table table. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<p>It prints all the labels and the data associated to bench nodes. </p>

</div>
</div>
<a id="a62f5aef40e562a3c7735492ed331b09b" name="a62f5aef40e562a3c7735492ed331b09b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62f5aef40e562a3c7735492ed331b09b">&#9670;&#160;</a></span>PrintOutputList()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void BenchParser::PrintOutputList </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Print the set_of_output_labels list. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<p>It prints the list containing the label of all output nodes. </p>

</div>
</div>
<a id="ada4571ca2793c8bc78a85877942cb4c0" name="ada4571ca2793c8bc78a85877942cb4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada4571ca2793c8bc78a85877942cb4c0">&#9670;&#160;</a></span>PrintSortedCircuitList()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void BenchParser::PrintSortedCircuitList </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>prints the list of topological sorted circuit's node. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a id="a6f210b6f250388382cadef7a08ae8cbd" name="a6f210b6f250388382cadef7a08ae8cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f210b6f250388382cadef7a08ae8cbd">&#9670;&#160;</a></span>PrintUUIDCircuitTable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void BenchParser::PrintUUIDCircuitTable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Print the uuid2circuitNode_table table. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<p>It prints all the unique IDs and the data associated to circuit nodes. </p>

</div>
</div>
<a id="aa8c1d7b57fe14572e74e6da4ae1c9b67" name="aa8c1d7b57fe14572e74e6da4ae1c9b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c1d7b57fe14572e74e6da4ae1c9b67">&#9670;&#160;</a></span>TopologicalSortKahnsAlgorithm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void BenchParser::TopologicalSortKahnsAlgorithm </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implementation of Kahn's Algorithm for topological sort. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none (the result is stored at sorted_circuit variable) </dd></dl>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a7bde4e91d38da0320b9a732602311a93" name="a7bde4e91d38da0320b9a732602311a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bde4e91d38da0320b9a732602311a93">&#9670;&#160;</a></span>ff_labels</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt;label_t&gt; BenchParser::ff_labels</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p >Set containing bench node labels of all FLIP FLOP gates. When a FLIP FLOP gate is parsed, it is split into two circuit's gates: one will be handled as INPUT gate and the other one as OUTPUT gate. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>/github/workspace/vdsproject/src/bench/<a class="el" href="BenchParser_8hpp_source.html">BenchParser.hpp</a></li>
<li>/github/workspace/vdsproject/src/bench/BenchParser.cpp</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classBenchParser.html">BenchParser</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
