Berkelaar, M. 1992. Unix Manual of lp_solve. Eindhoven University.
Chandrakasan, A., Sheng, S., and Brodersen, R. 1992. Low-power CMOS digital design. IEEE J. Solid-State Circ. 27, 4 (Apr.), 473--484.
Jui-Ming Chang , Massoud Pedram, Register allocation and binding for low power, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.29-35, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217502]
Liang-Fang Chao, Scheduling and behavioral transformation for parallel systems, Princeton University, Princeton, NJ, 1993
Liang-Fang Chao , A. S. LaPaugh , E. H.-M. Sha, Rotation scheduling: a loop pipelining algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.3, p.229-239, November 2006[doi>10.1109/43.594829]
Michael L. Fredman , Robert Endre Tarjan, Fibonacci heaps and their uses in improved network optimization algorithms, Journal of the ACM (JACM), v.34 n.3, p.596-615, July 1987[doi>10.1145/28869.28874]
Gerez, S. H., de Groot, S. H., and Herrmann, O. 1992. A polynomial-time algorithm for the computation of the iteration-period bound in recursive data-flow graphs. IEEE Trans. Circ. Syst. I: Fund. Theory Appl. 39, 1 (Jan.), 49--52.
Irwin, M. J. 1999. Tutorial: Power reduction techniques in SoC bus interconnects. In Proceedings of the 1999 IEEE International ASIC/SOC Conference. IEEE Computer Society, Los Alamitos, CA.
H. S. Kim , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, Adapting instruction level parallelism for optimizing leakage in VLIW architectures, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780770]
Chingren Lee , Jenq Kuen Lee , Tingting Hwang , Shi-Chun Tsai, Compiler optimization on VLIW instruction scheduling for low power, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.2, p.252-268, April 2003[doi>10.1145/762488.762494]
Mike Tien-Chien Lee , Masahiro Fujita , Vivek Tiwari , Sharad Malik, Power analysis and minimization techniques for embedded DSP software, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.123-135, March 1997[doi>10.1109/92.555992]
Leiserson, C. E. and Saxe, J. B. 1991. Retiming synchronous circuitry. Algorithmica 6, 5--35.
Liu, D. and Svensson, C. 1994. Power consumption estimation in CMOS VLSI chips. IEEE J. Solid State Circ. 29, 6, 663--670.
Mahesh N. Mamidipaka , Daniel S. Hirschberg , Nikil D. Dutt, Adaptive low-power address encoding techniques using self-organizing lists, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.827-834, October 2003[doi>10.1109/TVLSI.2003.814325]
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Precti Ranjan Panda , Nikil D. Dutt, Low-power memory mapping through reducing address bus activity, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.3, p.309-320, Sept. 1999[doi>10.1109/92.784092]
A. Parikh , Soontae Kim , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Instruction Scheduling for Low Power, Journal of VLSI Signal Processing Systems, v.37 n.1, p.129-149, May 2004[doi>10.1023/B:VLSI.0000017007.28247.f6]
B. Ramakrishna Rau , Michael S. Schlansker , P. P. Tirumalai, Code generation schema for modulo scheduled loops, Proceedings of the 25th annual international symposium on Microarchitecture, p.158-169, December 01-04, 1992, Portland, Oregon, USA
Renfors, M. and Neuvo, Y. 1981. The maximum sampling rate of digital filters under hardware speed constraints. IEEE Trans. Circuits Syst. CAS-28, 3 (Mar.), 196--202.
Shao, Z., Zhuge, Q., Liu, M., Sha, E. H.-M., and Xiao, B. 2004. Loop scheduling for real-time dsps with minimum switching activities on multiple-functional-unit architectures. In Proceedings of the 2004 International Conference on Embedded And Ubiquitous Computing (Aug.). Lecture Notes in Computer Science, Springer-Verlag, New York, pp. 53--63.
Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995[doi>10.1109/92.365453]
Ching-Long Su , Chi-Ying Tsui , Alvin M. Despain, Saving Power in the Control Path of Embedded Processors, IEEE Design & Test, v.11 n.4, p.24-30, October 1994[doi>10.1109/54.329448]
Vijay Sundararajan , Keshab K. Parhi, Reducing bus transition activity by limited weight coding with codeword slimming, Proceedings of the 10th Great Lakes symposium on VLSI, p.13-16, March 02-04, 2000, Chicago, Illinois, USA[doi>10.1145/330855.330933]
Texas Instruments, Inc. 2000. TMS320C6000 CPU and Instruction Set Reference Guide.
Texas Instruments, Inc. 2001. TMS320C6000 Optimizing Compiler User's Guide.
Vivek Tiwari , Sharad Malik , Andrew Wolfe , Mike Tien-Chien Lee, Instruction level power analysis and optimization of software, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.223-238, Aug./Sept. 1996[doi>10.1007/BF01130407]
Tomiyama, H., Ishihara, T., Inoue, A., and Yasuura, H. 1998. Instruction scheduling to reduce switching activity of off-chip buses for low-power systems with caches. IEICE Trans. Fund. Electron. Comm. Comput. Sci. E81-A(12), (Dec.), 2621--2629.
Hongbo Yang , Guang R. Gao , Clement Leung, On achieving balanced power consumption in software pipelined loops, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France[doi>10.1145/581630.581663]
W. Ye , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, The design and use of simplepower: a cycle-accurate energy estimation tool, Proceedings of the 37th Annual Design Automation Conference, p.340-345, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337436]
Han-Saem Yun , Jihong Kim, Power-aware modulo scheduling for high-performance VLIW processors, Proceedings of the 2001 international symposium on Low power electronics and design, p.40-45, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383091]
W. Zhang , N. Vijaykrishnan , M. Kandemir , M. J. Irwin , D. Duarte , Y-F. Tsai, Exploiting VLIW schedule slacks for dynamic and leakage energy reduction, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Qingfeng Zhuge , Bin Xiao , Edwin H.-M. Sha, Code size reduction technique and implementation for software-pipelined DSP applications, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.4, p.590-613, November 2003[doi>10.1145/950162.950168]
