$date
	Tue Oct 07 21:17:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module b2gray_tb $end
$var wire 4 ! gray [3:0] $end
$var reg 4 " bin [3:0] $end
$scope module uut $end
$var wire 4 # bin [3:0] $end
$var wire 4 $ gray [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10
b111 !
b111 $
b101 "
b101 #
#20
b1111 !
b1111 $
b1010 "
b1010 #
#30
b1000 !
b1000 $
b1111 "
b1111 #
#40
b1101 !
b1101 $
b1001 "
b1001 #
#150
