#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     0.103
$add~7^ADD~2-1[1].a[0] (adder)                                   0.792     0.895
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     0.964
$add~8^ADD~1-1[1].a[0] (adder)                                   0.792     1.756
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     1.805
$add~8^ADD~1-2[1].cin[0] (adder)                                 0.000     1.805
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     1.831
$add~8^ADD~1-3[1].cin[0] (adder)                                 0.000     1.831
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026     1.856
$add~8^ADD~1-4[1].cin[0] (adder)                                 0.000     1.856
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026     1.882
$add~8^ADD~1-5[1].cin[0] (adder)                                 0.000     1.882
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026     1.907
$add~8^ADD~1-6[1].cin[0] (adder)                                 0.000     1.907
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026     1.933
$add~8^ADD~1-7[1].cin[0] (adder)                                 0.000     1.933
$add~8^ADD~1-7[1].cout[0] (adder)                                0.026     1.958
$add~8^ADD~1-8[1].cin[0] (adder)                                 0.000     1.958
$add~8^ADD~1-8[1].cout[0] (adder)                                0.026     1.984
$add~8^ADD~1-9[1].cin[0] (adder)                                 0.000     1.984
$add~8^ADD~1-9[1].cout[0] (adder)                                0.026     2.009
$add~8^ADD~1-10[1].cin[0] (adder)                                0.000     2.009
$add~8^ADD~1-10[1].cout[0] (adder)                               0.026     2.035
$add~8^ADD~1-11[1].cin[0] (adder)                                0.000     2.035
$add~8^ADD~1-11[1].cout[0] (adder)                               0.026     2.061
$add~8^ADD~1-12[1].cin[0] (adder)                                0.000     2.061
$add~8^ADD~1-12[1].cout[0] (adder)                               0.026     2.086
$add~8^ADD~1-13[1].cin[0] (adder)                                0.000     2.086
$add~8^ADD~1-13[1].cout[0] (adder)                               0.026     2.112
$add~8^ADD~1-14[1].cin[0] (adder)                                0.000     2.112
$add~8^ADD~1-14[1].cout[0] (adder)                               0.026     2.137
$add~8^ADD~1-15[1].cin[0] (adder)                                0.000     2.137
$add~8^ADD~1-15[1].cout[0] (adder)                               0.026     2.163
$add~8^ADD~1-16[1].cin[0] (adder)                                0.000     2.163
$add~8^ADD~1-16[1].cout[0] (adder)                               0.026     2.188
$add~8^ADD~1-17[1].cin[0] (adder)                                0.000     2.188
$add~8^ADD~1-17[1].cout[0] (adder)                               0.026     2.214
$add~8^ADD~1-18[1].cin[0] (adder)                                0.000     2.214
$add~8^ADD~1-18[1].cout[0] (adder)                               0.026     2.239
$add~8^ADD~1-19[1].cin[0] (adder)                                0.000     2.239
$add~8^ADD~1-19[1].sumout[0] (adder)                             0.035     2.275
n4422.in[1] (.names)                                             0.660     2.935
n4422.out[0] (.names)                                            0.153     3.089
$sdff~10^Q~18.D[0] (.latch)                                      0.019     3.108
data arrival time                                                          3.108

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -3.108
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.084


#Path 2
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     0.103
$add~7^ADD~2-1[1].a[0] (adder)                                   0.792     0.895
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     0.964
$add~8^ADD~1-1[1].a[0] (adder)                                   0.792     1.756
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     1.805
$add~8^ADD~1-2[1].cin[0] (adder)                                 0.000     1.805
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     1.831
$add~8^ADD~1-3[1].cin[0] (adder)                                 0.000     1.831
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026     1.856
$add~8^ADD~1-4[1].cin[0] (adder)                                 0.000     1.856
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026     1.882
$add~8^ADD~1-5[1].cin[0] (adder)                                 0.000     1.882
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026     1.907
$add~8^ADD~1-6[1].cin[0] (adder)                                 0.000     1.907
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026     1.933
$add~8^ADD~1-7[1].cin[0] (adder)                                 0.000     1.933
$add~8^ADD~1-7[1].cout[0] (adder)                                0.026     1.958
$add~8^ADD~1-8[1].cin[0] (adder)                                 0.000     1.958
$add~8^ADD~1-8[1].cout[0] (adder)                                0.026     1.984
$add~8^ADD~1-9[1].cin[0] (adder)                                 0.000     1.984
$add~8^ADD~1-9[1].cout[0] (adder)                                0.026     2.009
$add~8^ADD~1-10[1].cin[0] (adder)                                0.000     2.009
$add~8^ADD~1-10[1].cout[0] (adder)                               0.026     2.035
$add~8^ADD~1-11[1].cin[0] (adder)                                0.000     2.035
$add~8^ADD~1-11[1].cout[0] (adder)                               0.026     2.061
$add~8^ADD~1-12[1].cin[0] (adder)                                0.000     2.061
$add~8^ADD~1-12[1].cout[0] (adder)                               0.026     2.086
$add~8^ADD~1-13[1].cin[0] (adder)                                0.000     2.086
$add~8^ADD~1-13[1].cout[0] (adder)                               0.026     2.112
$add~8^ADD~1-14[1].cin[0] (adder)                                0.000     2.112
$add~8^ADD~1-14[1].cout[0] (adder)                               0.026     2.137
$add~8^ADD~1-15[1].cin[0] (adder)                                0.000     2.137
$add~8^ADD~1-15[1].cout[0] (adder)                               0.026     2.163
$add~8^ADD~1-16[1].cin[0] (adder)                                0.000     2.163
$add~8^ADD~1-16[1].cout[0] (adder)                               0.026     2.188
$add~8^ADD~1-17[1].cin[0] (adder)                                0.000     2.188
$add~8^ADD~1-17[1].cout[0] (adder)                               0.026     2.214
$add~8^ADD~1-18[1].cin[0] (adder)                                0.000     2.214
$add~8^ADD~1-18[1].sumout[0] (adder)                             0.035     2.249
n4417.in[1] (.names)                                             0.660     2.910
n4417.out[0] (.names)                                            0.153     3.063
$sdff~10^Q~17.D[0] (.latch)                                      0.019     3.082
data arrival time                                                          3.082

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -3.082
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.058


#Path 3
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     0.103
$add~7^ADD~2-1[1].a[0] (adder)                                   0.792     0.895
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     0.964
$add~8^ADD~1-1[1].a[0] (adder)                                   0.792     1.756
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     1.805
$add~8^ADD~1-2[1].cin[0] (adder)                                 0.000     1.805
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     1.831
$add~8^ADD~1-3[1].cin[0] (adder)                                 0.000     1.831
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026     1.856
$add~8^ADD~1-4[1].cin[0] (adder)                                 0.000     1.856
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026     1.882
$add~8^ADD~1-5[1].cin[0] (adder)                                 0.000     1.882
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026     1.907
$add~8^ADD~1-6[1].cin[0] (adder)                                 0.000     1.907
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026     1.933
$add~8^ADD~1-7[1].cin[0] (adder)                                 0.000     1.933
$add~8^ADD~1-7[1].cout[0] (adder)                                0.026     1.958
$add~8^ADD~1-8[1].cin[0] (adder)                                 0.000     1.958
$add~8^ADD~1-8[1].cout[0] (adder)                                0.026     1.984
$add~8^ADD~1-9[1].cin[0] (adder)                                 0.000     1.984
$add~8^ADD~1-9[1].cout[0] (adder)                                0.026     2.009
$add~8^ADD~1-10[1].cin[0] (adder)                                0.000     2.009
$add~8^ADD~1-10[1].cout[0] (adder)                               0.026     2.035
$add~8^ADD~1-11[1].cin[0] (adder)                                0.000     2.035
$add~8^ADD~1-11[1].cout[0] (adder)                               0.026     2.061
$add~8^ADD~1-12[1].cin[0] (adder)                                0.000     2.061
$add~8^ADD~1-12[1].cout[0] (adder)                               0.026     2.086
$add~8^ADD~1-13[1].cin[0] (adder)                                0.000     2.086
$add~8^ADD~1-13[1].cout[0] (adder)                               0.026     2.112
$add~8^ADD~1-14[1].cin[0] (adder)                                0.000     2.112
$add~8^ADD~1-14[1].cout[0] (adder)                               0.026     2.137
$add~8^ADD~1-15[1].cin[0] (adder)                                0.000     2.137
$add~8^ADD~1-15[1].sumout[0] (adder)                             0.035     2.173
n4402.in[1] (.names)                                             0.660     2.833
n4402.out[0] (.names)                                            0.153     2.986
$sdff~10^Q~14.D[0] (.latch)                                      0.019     3.005
data arrival time                                                          3.005

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -3.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.982


#Path 4
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[29] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[29] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 5
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[70] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[70] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 6
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[71] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[71] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 7
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[20] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[20] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 8
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[21] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[21] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 9
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[22] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[22] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 10
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[23] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[23] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 11
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[24] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[24] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 12
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[25] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[25] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 13
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[26] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[26] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 14
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[27] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[27] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 15
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[28] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[28] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 16
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[68] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[68] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 17
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[30] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[30] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 18
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[31] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[31] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 19
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[32] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[32] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 20
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[33] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[33] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 21
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[34] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[34] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 22
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[35] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[35] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 23
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[36] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[36] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 24
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[37] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[37] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 25
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[38] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[38] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 26
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[59] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[59] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 27
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[49] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[49] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 28
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[50] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[50] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 29
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[51] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[51] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 30
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[52] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[52] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 31
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[53] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[53] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 32
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[54] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[54] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 33
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[55] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[55] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 34
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[56] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[56] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 35
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[57] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[57] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 36
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[58] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[58] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 37
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[69] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[69] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 38
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[60] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[60] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 39
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[61] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[61] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 40
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[62] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[62] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 41
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[63] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[63] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 42
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[64] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[64] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 43
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[65] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[65] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 44
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[66] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[66] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 45
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[67] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[67] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 46
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[41] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[41] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 47
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[71] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[71] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 48
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[61] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[61] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 49
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[62] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[62] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 50
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[63] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[63] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 51
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[64] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[64] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 52
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[65] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[65] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 53
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[66] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[66] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 54
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[67] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[67] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 55
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[68] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[68] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 56
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[69] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[69] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 57
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[70] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[70] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 58
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[60] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[60] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 59
Startpoint: dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model_initial~46^out_ded~0.out_ded[0] (hard_model_initial clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                                   0.042     0.042
dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram) [clock-to-output]                0.060     0.103
hard_model_initial~46^out_ded~0.b[9] (hard_model_initial)                             1.370     1.472
hard_model_initial~46^out_ded~0.out_ded[0] (hard_model_initial)                       1.523     2.995
data arrival time                                                                               2.995

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
hard_model_initial~46^out_ded~0.clk[0] (hard_model_initial)                           0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.019     0.024
data required time                                                                              0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.024
data arrival time                                                                              -2.995
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.972


#Path 60
Startpoint: dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model_initial~46^out_ded~0.out_ded[1] (hard_model_initial clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                                   0.042     0.042
dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram) [clock-to-output]                0.060     0.103
hard_model_initial~46^out_ded~0.b[9] (hard_model_initial)                             1.370     1.472
hard_model_initial~46^out_ded~0.out_ded[1] (hard_model_initial)                       1.523     2.995
data arrival time                                                                               2.995

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
hard_model_initial~46^out_ded~0.clk[0] (hard_model_initial)                           0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.019     0.024
data required time                                                                              0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.024
data arrival time                                                                              -2.995
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.972


#Path 61
Startpoint: dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model_initial~46^out_ded~0.out_ded[2] (hard_model_initial clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                                   0.042     0.042
dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram) [clock-to-output]                0.060     0.103
hard_model_initial~46^out_ded~0.b[9] (hard_model_initial)                             1.370     1.472
hard_model_initial~46^out_ded~0.out_ded[2] (hard_model_initial)                       1.523     2.995
data arrival time                                                                               2.995

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
hard_model_initial~46^out_ded~0.clk[0] (hard_model_initial)                           0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.019     0.024
data required time                                                                              0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.024
data arrival time                                                                              -2.995
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.972


#Path 62
Startpoint: dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model_initial~46^out_ded~0.out_ded[3] (hard_model_initial clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                                   0.042     0.042
dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram) [clock-to-output]                0.060     0.103
hard_model_initial~46^out_ded~0.b[9] (hard_model_initial)                             1.370     1.472
hard_model_initial~46^out_ded~0.out_ded[3] (hard_model_initial)                       1.523     2.995
data arrival time                                                                               2.995

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
hard_model_initial~46^out_ded~0.clk[0] (hard_model_initial)                           0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.019     0.024
data required time                                                                              0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.024
data arrival time                                                                              -2.995
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.972


#Path 63
Startpoint: dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model_initial~46^out_ded~0.out_ded[4] (hard_model_initial clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                                   0.042     0.042
dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram) [clock-to-output]                0.060     0.103
hard_model_initial~46^out_ded~0.b[9] (hard_model_initial)                             1.370     1.472
hard_model_initial~46^out_ded~0.out_ded[4] (hard_model_initial)                       1.523     2.995
data arrival time                                                                               2.995

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
hard_model_initial~46^out_ded~0.clk[0] (hard_model_initial)                           0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.019     0.024
data required time                                                                              0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.024
data arrival time                                                                              -2.995
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.972


#Path 64
Startpoint: dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model_initial~46^out_ded~0.out_ded[5] (hard_model_initial clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                                   0.042     0.042
dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram) [clock-to-output]                0.060     0.103
hard_model_initial~46^out_ded~0.b[9] (hard_model_initial)                             1.370     1.472
hard_model_initial~46^out_ded~0.out_ded[5] (hard_model_initial)                       1.523     2.995
data arrival time                                                                               2.995

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
hard_model_initial~46^out_ded~0.clk[0] (hard_model_initial)                           0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.019     0.024
data required time                                                                              0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.024
data arrival time                                                                              -2.995
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.972


#Path 65
Startpoint: dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model_initial~46^out_ded~0.out_ded[6] (hard_model_initial clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                                   0.042     0.042
dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram) [clock-to-output]                0.060     0.103
hard_model_initial~46^out_ded~0.b[9] (hard_model_initial)                             1.370     1.472
hard_model_initial~46^out_ded~0.out_ded[6] (hard_model_initial)                       1.523     2.995
data arrival time                                                                               2.995

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
hard_model_initial~46^out_ded~0.clk[0] (hard_model_initial)                           0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.019     0.024
data required time                                                                              0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.024
data arrival time                                                                              -2.995
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.972


#Path 66
Startpoint: dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model_initial~46^out_ded~0.out_ded[7] (hard_model_initial clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                                   0.042     0.042
dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram) [clock-to-output]                0.060     0.103
hard_model_initial~46^out_ded~0.b[9] (hard_model_initial)                             1.370     1.472
hard_model_initial~46^out_ded~0.out_ded[7] (hard_model_initial)                       1.523     2.995
data arrival time                                                                               2.995

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
hard_model_initial~46^out_ded~0.clk[0] (hard_model_initial)                           0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.019     0.024
data required time                                                                              0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.024
data arrival time                                                                              -2.995
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.972


#Path 67
Startpoint: dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model_initial~46^out_ded~0.out_ded[8] (hard_model_initial clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                                   0.042     0.042
dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram) [clock-to-output]                0.060     0.103
hard_model_initial~46^out_ded~0.b[9] (hard_model_initial)                             1.370     1.472
hard_model_initial~46^out_ded~0.out_ded[8] (hard_model_initial)                       1.523     2.995
data arrival time                                                                               2.995

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
hard_model_initial~46^out_ded~0.clk[0] (hard_model_initial)                           0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.019     0.024
data required time                                                                              0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.024
data arrival time                                                                              -2.995
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.972


#Path 68
Startpoint: dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model_initial~46^out_ded~0.out_ded[9] (hard_model_initial clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                                   0.042     0.042
dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram) [clock-to-output]                0.060     0.103
hard_model_initial~46^out_ded~0.b[9] (hard_model_initial)                             1.370     1.472
hard_model_initial~46^out_ded~0.out_ded[9] (hard_model_initial)                       1.523     2.995
data arrival time                                                                               2.995

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
hard_model_initial~46^out_ded~0.clk[0] (hard_model_initial)                           0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.019     0.024
data required time                                                                              0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.024
data arrival time                                                                              -2.995
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.972


#Path 69
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[50] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[50] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 70
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[40] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[40] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 71
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out_ded[46] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                             1.370     1.472
hard_model_rest~31^out_ded~72.out_ded[46] (hard_model_rest)                       1.523     2.995
data arrival time                                                                           2.995

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.019     0.024
data required time                                                                          0.024
-------------------------------------------------------------------------------------------------
data required time                                                                          0.024
data arrival time                                                                          -2.995
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.972


#Path 72
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[42] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[42] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 73
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[43] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[43] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 74
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[44] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[44] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 75
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[45] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[45] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 76
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[46] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[46] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 77
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[47] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[47] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 78
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[48] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[48] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 79
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[49] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[49] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 80
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[39] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[39] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 81
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[51] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[51] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 82
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[52] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[52] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 83
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[53] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[53] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 84
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[54] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[54] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 85
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[55] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[55] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 86
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[56] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[56] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 87
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[57] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[57] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 88
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[58] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[58] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 89
Startpoint: hard_model_rest~40^out_ded~72.out[6] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~41^out_ded~0.out_ded[59] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~40^out_ded~72.clk[0] (hard_model_rest)                           0.042     0.042
hard_model_rest~40^out_ded~72.out[6] (hard_model_rest) [clock-to-output]         0.060     0.103
hard_model_rest~41^out_ded~0.a[6] (hard_model_rest)                              1.370     1.472
hard_model_rest~41^out_ded~0.out_ded[59] (hard_model_rest)                       1.523     2.995
data arrival time                                                                          2.995

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
hard_model_rest~41^out_ded~0.clk[0] (hard_model_rest)                            0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.019     0.024
data required time                                                                         0.024
------------------------------------------------------------------------------------------------
data required time                                                                         0.024
data arrival time                                                                         -2.995
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.972


#Path 90
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out[66] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]     0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                         1.370     1.472
hard_model_rest~31^out_ded~72.out[66] (hard_model_rest)                       1.523     2.995
data arrival time                                                                       2.995

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.019     0.024
data required time                                                                      0.024
---------------------------------------------------------------------------------------------
data required time                                                                      0.024
data arrival time                                                                      -2.995
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.972


#Path 91
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out[56] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]     0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                         1.370     1.472
hard_model_rest~31^out_ded~72.out[56] (hard_model_rest)                       1.523     2.995
data arrival time                                                                       2.995

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.019     0.024
data required time                                                                      0.024
---------------------------------------------------------------------------------------------
data required time                                                                      0.024
data arrival time                                                                      -2.995
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.972


#Path 92
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out[57] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]     0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                         1.370     1.472
hard_model_rest~31^out_ded~72.out[57] (hard_model_rest)                       1.523     2.995
data arrival time                                                                       2.995

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.019     0.024
data required time                                                                      0.024
---------------------------------------------------------------------------------------------
data required time                                                                      0.024
data arrival time                                                                      -2.995
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.972


#Path 93
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out[58] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]     0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                         1.370     1.472
hard_model_rest~31^out_ded~72.out[58] (hard_model_rest)                       1.523     2.995
data arrival time                                                                       2.995

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.019     0.024
data required time                                                                      0.024
---------------------------------------------------------------------------------------------
data required time                                                                      0.024
data arrival time                                                                      -2.995
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.972


#Path 94
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out[59] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]     0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                         1.370     1.472
hard_model_rest~31^out_ded~72.out[59] (hard_model_rest)                       1.523     2.995
data arrival time                                                                       2.995

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.019     0.024
data required time                                                                      0.024
---------------------------------------------------------------------------------------------
data required time                                                                      0.024
data arrival time                                                                      -2.995
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.972


#Path 95
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out[60] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]     0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                         1.370     1.472
hard_model_rest~31^out_ded~72.out[60] (hard_model_rest)                       1.523     2.995
data arrival time                                                                       2.995

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.019     0.024
data required time                                                                      0.024
---------------------------------------------------------------------------------------------
data required time                                                                      0.024
data arrival time                                                                      -2.995
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.972


#Path 96
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out[61] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]     0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                         1.370     1.472
hard_model_rest~31^out_ded~72.out[61] (hard_model_rest)                       1.523     2.995
data arrival time                                                                       2.995

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.019     0.024
data required time                                                                      0.024
---------------------------------------------------------------------------------------------
data required time                                                                      0.024
data arrival time                                                                      -2.995
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.972


#Path 97
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out[62] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]     0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                         1.370     1.472
hard_model_rest~31^out_ded~72.out[62] (hard_model_rest)                       1.523     2.995
data arrival time                                                                       2.995

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.019     0.024
data required time                                                                      0.024
---------------------------------------------------------------------------------------------
data required time                                                                      0.024
data arrival time                                                                      -2.995
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.972


#Path 98
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out[63] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]     0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                         1.370     1.472
hard_model_rest~31^out_ded~72.out[63] (hard_model_rest)                       1.523     2.995
data arrival time                                                                       2.995

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.019     0.024
data required time                                                                      0.024
---------------------------------------------------------------------------------------------
data required time                                                                      0.024
data arrival time                                                                      -2.995
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.972


#Path 99
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out[64] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]     0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                         1.370     1.472
hard_model_rest~31^out_ded~72.out[64] (hard_model_rest)                       1.523     2.995
data arrival time                                                                       2.995

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.019     0.024
data required time                                                                      0.024
---------------------------------------------------------------------------------------------
data required time                                                                      0.024
data arrival time                                                                      -2.995
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.972


#Path 100
Startpoint: hard_model_rest~30^out_ded~72.out[53] (hard_model_rest clocked by clk)
Endpoint  : hard_model_rest~31^out_ded~72.out[65] (hard_model_rest clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~30^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
hard_model_rest~30^out_ded~72.out[53] (hard_model_rest) [clock-to-output]     0.060     0.103
hard_model_rest~31^out_ded~72.b[17] (hard_model_rest)                         1.370     1.472
hard_model_rest~31^out_ded~72.out[65] (hard_model_rest)                       1.523     2.995
data arrival time                                                                       2.995

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
hard_model_rest~31^out_ded~72.clk[0] (hard_model_rest)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.019     0.024
data required time                                                                      0.024
---------------------------------------------------------------------------------------------
data required time                                                                      0.024
data arrival time                                                                      -2.995
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.972


#End of timing report
