{"files":[{"patch":"@@ -2451,13 +2451,0 @@\n-#define INSN(NAME, opc) \\\n-  void NAME(FloatRegister Vd, FloatRegister Vn, SIMD_RegVariant type) {                \\\n-    starti;                                                                            \\\n-    assert(type == D || type == S, \"Wrong type for fmaxp\/fminp\");                      \\\n-    f(0b01111110, 31, 24), f(opc, 23),                                                 \\\n-    f(type == S ? 0 : 1, 22), f(0b110000111110, 21, 10); rf(Vn, 5), rf(Vd, 0);         \\\n-  }\n-\n-  INSN(fmaxp, 0);\n-  INSN(fminp, 1);\n-\n-#undef INSN\n-\n@@ -2651,8 +2638,7 @@\n-  \/\/ (Floating-point) {a, b} -> (a + b)\n-  void faddp(FloatRegister Vd, FloatRegister Vn, SIMD_RegVariant type) {\n-    assert(type == D || type == S, \"Wrong type for faddp\");\n-    starti;\n-    f(0b011111100, 31, 23);\n-    f(type == D ? 1 : 0, 22);\n-    f(0b110000110110, 21, 10);\n-    rf(Vn, 5), rf(Vd, 0);\n+  \/\/ Floating-point AdvSIMD scalar pairwise\n+#define INSN(NAME, op1, op2) \\\n+  void NAME(FloatRegister Vd, FloatRegister Vn, SIMD_RegVariant type) {                 \\\n+    starti;                                                                             \\\n+    assert(type == D || type == S, \"Wrong type for faddp\/fmaxp\/fminp\");                 \\\n+    f(0b0111111, 31, 25), f(op1, 24, 23),                                               \\\n+    f(type == S ? 0 : 1, 22), f(0b11000, 21, 17), f(op2, 16, 10), rf(Vn, 5), rf(Vd, 0); \\\n@@ -2661,0 +2647,6 @@\n+  INSN(faddp, 0b00, 0b0110110);\n+  INSN(fmaxp, 0b00, 0b0111110);\n+  INSN(fminp, 0b01, 0b0111110);\n+\n+#undef INSN\n+\n","filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp","additions":13,"deletions":21,"binary":false,"changes":34,"status":"modified"}]}