\label{sec:ir}
\ifnum\INTEL=1
\ifnum\XILINX=1
The following are FPGA implementation results for two FPGA device families.
\fi
\ifnum\XILINX=0
The following is the FPGA implementation for the CYCLONE V GT.
\fi
\fi
\ifnum\XILINX=1
\ifnum\INTEL=0
The following is the FPGA implementation for the Kintex Ultrascale. These
results were obtained with 200 Test points with 10 neighbours each.
\fi
\fi

\input{\TEX/fpga}
