[Project]
Current Flow=Generic
VCS=0
version=3
Current Config=compile

[Configurations]
compile=SingleCycle

[Library]
SingleCycle=.\SingleCycle.LIB

[Settings]
AccessRead=1
AccessReadWrite=1
AccessACCB=1
AccessACCR=1
AccessReadWriteSLP=1
AccessReadTopLevel=0
DisableC=1
ENABLE_ADV_DATAFLOW=0
FLOW_TYPE=HDL
LANGUAGE=VERILOG
FLOWTOOLS=NONE
REFRESH_FLOW=1
FAMILY=
IMPL_TOOL=
SYNTH_TOOL=
CDebugMacro=$dsn/compile/run_cdebug.do
CDebugWatchList=
fileopenfolder=C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject
VerilogDirsChanged=1
NoTchkMsg=0
NoTimingChecks=0
HESPrepare=0
EnableXtrace=0
SplitNetVectors=0
StackMemorySize=32
RetvalMemorySize=32
VsimAdditionalOptions=
DisableVitalMsg=0
VitalAccel=1
VitalGlitches=0
DisableIEEEWarnings=0
SimulationAccessReadModules=
SimulationAccessReadWriteModules=
SimulationAccessReadPaths=
SimulationAccessReadWritePaths=
SimulationAccessNetsPaths=
SimulationAccessNetsModules=
ReportAssertionsActivations=0
TrackAssertionFailures=1
ReportAssertionsFailures=1
AssertionFailureLimit=0
AssertionFailureAction=Continue
TrackAssertionPasses=1
ReportAssertionPasses=0
AssertionPassLimit=0
ReportUnfinishedAssertions=1
TrackCoverMatches=1
ReportCoverMatches=1
CoverAction=Continue
ReportDroppedCoverEvaluations=0
ReportActivatedCoverEvaluations=0
WireDelay=2

[LocalVerilogSets]
EnableSLP=1
EnableDebug=0
Strict=0
VerilogLanguage=4
VerilogNoSpecify=0
WarningPrnLevel=1
ErrorOutputLimit=0
OptimizationLevel=2
ProtectLevel=0
AdditionalOptions=
ForceCellDefine=0
VerilogCompOff=0
GenMultiplatformLib=0
SourceFileExt=
IncrementalCompilation=0
IgnoreLineNumbers=0
VerilogDisableClocksNumbers=0
VerilogChangeEvalAsynchronous=0
VerilogAssertionsMessageSeverity=Error
VerilogDisabledAssertionsProcessing=None
VerilogDisableEmbeddedOvaPslProcessing=0
VerilogDisablePslProcessing=0
VerilogDisableOvaProcessing=0
VerilogDisableSvaProcessing=0
MonitoringOfEventsUDP=0
DisablePulseError=0
HasInitialRegsValue=0
InitialRegsValue=X

[LocalVhdlSets]
CompileWithDebug=0
DisableVHDL87Key=0
EnableVHDL93Key=0
EnableVHDL2002Key=1
EnableVHDL2006Key=0
EnableVHDL2008Key=0
NetlistCompilation=1
Syntax RelaxLRM=0
MaxErrorsKey=100
OptimizationLevel=3
DisableRangeChecks=0
ProtectLevel=0
AdditionalOptions=
IncrementalCompilation=0
ReorderOnFirstRebuild=1
ElaborationAfterCompilation=0
PrintErrWarnOnly=0
GenMultiplatformLib=0
VhdlChangeEvalAsynchronous=0
VhdlDisableAssertionsProcessing=0

[$LibMap$]
SingleCycle=.
Active_lib=

[Folders]
Name3=Makefiles
Directory3=C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle\
Extension3=mak
Name4=Memory
Directory4=C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle\src
Extension4=mem;mif;hex
Name5=Dll Libraries
Directory5=C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle\
Extension5=dll
Name6=PDF
Directory6=C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle\
Extension6=pdf
Name7=HTML
Directory7=C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle\
Extension7=

[HierarchyViewer]
SortInfo=u
HierarchyInformation=
ShowHide=ShowTopLevel
Selected=

[DefineMacro]
Global=

[ExpressionCoverage]
File=$dsn\excoverage\exc_data.exd

[Groups]
TestBench=1

[Files]
/DataMemory.v=-1
/InstructionMemory.v=-1
/ControlUnit.v=-1
/2-1mux behaviorally.v=-1
/2-1mux structurally .v=-1
/8-1mux structurally.v=-1
/SignExtend.v=-1
/RegisterFile.v=-1
/ALU.v=-1
/..\compile\run_cdebug.do=-1
/DataMem_wv.asdb=-1
/untitled.awc=-1
/untitled.asdb=-1
/dataMemoryFile.list=-1
/instructionMemoryFile.list=-1
TestBench/DataMemory_TB.v=-1
TestBench/DataMemory_TB_runtest.do=-1

[Files.Data]
.\src\DataMemory.v=Verilog Source Code
.\src\InstructionMemory.v=Verilog Source Code
.\src\ControlUnit.v=Verilog Source Code
.\src\2-1mux behaviorally.v=Verilog Source Code
.\src\2-1mux structurally .v=Verilog Source Code
.\src\8-1mux structurally.v=Verilog Source Code
.\src\SignExtend.v=Verilog Source Code
.\src\RegisterFile.v=Verilog Source Code
.\src\ALU.v=Verilog Source Code
.\compile\run_cdebug.do=Macro
.\src\DataMem_wv.asdb=Accelerated Waveform File
.\src\untitled.awc=Accelerated Waveform Configuration
.\src\untitled.asdb=Accelerated Waveform File
.\src\dataMemoryFile.list=External File
.\src\instructionMemoryFile.list=External File
.\src\TestBench\DataMemory_TB.v=Verilog Source Code
.\src\TestBench\DataMemory_TB_runtest.do=Macro

