<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>L4Re - L4 Runtime Environment: Class Hierarchy</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="l4re.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">L4Re - L4 Runtime Environment
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li class="current"><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('hierarchy.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Modules</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Class Hierarchy</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">
<p><a href="hierarchy.html">Go to the textual class hierarchy</a></p>
</div><table border="0" cellspacing="10" cellpadding="0">
<tr><td><img src="inherit_graph_0.png" border="0" alt="" usemap="#cxx_1_1Auto__ptr_3_01T_01_4"/>
<map name="cxx_1_1Auto__ptr_3_01T_01_4" id="cxx_1_1Auto__ptr_3_01T_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Auto__ptr.html" title="Smart pointer with automatic deletion. " alt="" coords="5,5,140,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_1.png" border="0" alt="" usemap="#cxx_1_1Base__slab_3_01Obj__size_00_01Slab__size_00_01Max__free_00_01Alloc_01_4"/>
<map name="cxx_1_1Base__slab_3_01Obj__size_00_01Slab__size_00_01Max__free_00_01Alloc_01_4" id="cxx_1_1Base__slab_3_01Obj__size_00_01Slab__size_00_01Max__free_00_01Alloc_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Base__slab.html" title="Basic slab allocator. " alt="" coords="5,5,161,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_2.png" border="0" alt="" usemap="#cxx_1_1Base__slab_3_01sizeof_07Type_08_00_01Slab__size_00_01Max__free_00_01Alloc_01_4"/>
<map name="cxx_1_1Base__slab_3_01sizeof_07Type_08_00_01Slab__size_00_01Max__free_00_01Alloc_01_4" id="cxx_1_1Base__slab_3_01sizeof_07Type_08_00_01Slab__size_00_01Max__free_00_01Alloc_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Base__slab.html" title="cxx::Base_slab\&lt; sizeof\l(Type), Slab_size, Max\l_free, Alloc \&gt;" alt="" coords="5,5,171,61"/><area shape="rect" id="node2" href="classcxx_1_1Slab.html" title="Slab allocator for object of type Type. " alt="" coords="219,13,389,54"/></map>
</td></tr>
<tr><td><img src="inherit_graph_3.png" border="0" alt="" usemap="#cxx_1_1Base__slab__static_3_01Obj__size_00_01Slab__size_00_01Max__free_00_01Alloc_01_4"/>
<map name="cxx_1_1Base__slab__static_3_01Obj__size_00_01Slab__size_00_01Max__free_00_01Alloc_01_4" id="cxx_1_1Base__slab__static_3_01Obj__size_00_01Slab__size_00_01Max__free_00_01Alloc_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Base__slab__static.html" title="Merged slab allocator (allocators for objects of the same size are merged together). " alt="" coords="5,5,164,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_4.png" border="0" alt="" usemap="#cxx_1_1Base__slab__static_3_01sizeof_07Type_08_00_01Slab__size_00_01Max__free_00_01Alloc_01_4"/>
<map name="cxx_1_1Base__slab__static_3_01sizeof_07Type_08_00_01Slab__size_00_01Max__free_00_01Alloc_01_4" id="cxx_1_1Base__slab__static_3_01sizeof_07Type_08_00_01Slab__size_00_01Max__free_00_01Alloc_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Base__slab__static.html" title="cxx::Base_slab_static\l\&lt; sizeof(Type), Slab\l_size, Max_free, Alloc \&gt;" alt="" coords="5,5,176,61"/><area shape="rect" id="node2" href="classcxx_1_1Slab__static.html" title="Merged slab allocator (allocators for objects of the same size are merged together). " alt="" coords="224,5,388,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_5.png" border="0" alt="" usemap="#cxx_1_1Bitfield_3_01T_00_01LSB_00_01MSB_01_4"/>
<map name="cxx_1_1Bitfield_3_01T_00_01LSB_00_01MSB_01_4" id="cxx_1_1Bitfield_3_01T_00_01LSB_00_01MSB_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bitfield.html" title="Definition for a member (part) of a bit field. " alt="" coords="5,5,153,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_6.png" border="0" alt="" usemap="#cxx_1_1Bitmap__base"/>
<map name="cxx_1_1Bitmap__base" id="cxx_1_1Bitmap__base">
<area shape="rect" id="node1" href="classcxx_1_1Bitmap__base.html" title="Basic bitmap abstraction. " alt="" coords="5,5,136,32"/><area shape="rect" id="node2" href="classcxx_1_1Bitmap.html" title="A static bit map. " alt="" coords="184,5,331,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_7.png" border="0" alt="" usemap="#cxx_1_1Bitmap__base_1_1Bit"/>
<map name="cxx_1_1Bitmap__base_1_1Bit" id="cxx_1_1Bitmap__base_1_1Bit">
<area shape="rect" id="node1" href="classcxx_1_1Bitmap__base_1_1Bit.html" title="A writeable bit in a bitmap. " alt="" coords="5,5,157,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_8.png" border="0" alt="" usemap="#cxx_1_1Bitmap__base_1_1Char_3_01BITS_01_4"/>
<map name="cxx_1_1Bitmap__base_1_1Char_3_01BITS_01_4" id="cxx_1_1Bitmap__base_1_1Char_3_01BITS_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bitmap__base_1_1Char.html" title="Helper abstraction for a byte contained in the bitmap. " alt="" coords="5,5,172,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_9.png" border="0" alt="" usemap="#cxx_1_1Bitmap__base_1_1Word_3_01BITS_01_4"/>
<map name="cxx_1_1Bitmap__base_1_1Word_3_01BITS_01_4" id="cxx_1_1Bitmap__base_1_1Word_3_01BITS_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bitmap__base_1_1Word.html" title="Helper abstraction for a word contained in the bitmap. " alt="" coords="5,5,176,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_10.png" border="0" alt="" usemap="#cxx_1_1Bitmap__base_1_1Word_3_01Bits_01_4"/>
<map name="cxx_1_1Bitmap__base_1_1Word_3_01Bits_01_4" id="cxx_1_1Bitmap__base_1_1Word_3_01Bits_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bitmap__base_1_1Word.html" title="cxx::Bitmap_base::Word\l\&lt; Bits \&gt;" alt="" coords="5,5,176,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_11.png" border="0" alt="" usemap="#cxx_1_1Bitmap__base_1_1Word_3_01Size_01_4"/>
<map name="cxx_1_1Bitmap__base_1_1Word_3_01Size_01_4" id="cxx_1_1Bitmap__base_1_1Word_3_01Size_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bitmap__base_1_1Word.html" title="cxx::Bitmap_base::Word\l\&lt; Size \&gt;" alt="" coords="5,5,176,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_12.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Avl__map__get__key_3_01KEY__TYPE_01_4"/>
<map name="cxx_1_1Bits_1_1Avl__map__get__key_3_01KEY__TYPE_01_4" id="cxx_1_1Bits_1_1Avl__map__get__key_3_01KEY__TYPE_01_4">
<area shape="rect" id="node1" href="structcxx_1_1Bits_1_1Avl__map__get__key.html" title="Key&#45;getter for Avl_map. " alt="" coords="5,5,180,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_13.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Avl__set__get__key_3_01KEY__TYPE_01_4"/>
<map name="cxx_1_1Bits_1_1Avl__set__get__key_3_01KEY__TYPE_01_4" id="cxx_1_1Bits_1_1Avl__set__get__key_3_01KEY__TYPE_01_4">
<area shape="rect" id="node1" href="structcxx_1_1Bits_1_1Avl__set__get__key.html" title="Internal, key&#45;getter for Avl_set nodes. " alt="" coords="5,5,180,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_14.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Base__avl__set_3_01ITEM__TYPE_00_01COMPARE_00_01ALLOC_00_01Bits_1_1Avl__set__get__key_3_01ITEM__TYPE_01_4_01_4"/>
<map name="cxx_1_1Bits_1_1Base__avl__set_3_01ITEM__TYPE_00_01COMPARE_00_01ALLOC_00_01Bits_1_1Avl__set__get__key_3_01ITEM__TYPE_01_4_01_4" id="cxx_1_1Bits_1_1Base__avl__set_3_01ITEM__TYPE_00_01COMPARE_00_01ALLOC_00_01Bits_1_1Avl__set__get__key_3_01ITEM__TYPE_01_4_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bits_1_1Base__avl__set.html" title="cxx::Bits::Base_avl\l_set\&lt; ITEM_TYPE, COMPARE,\l ALLOC, Bits::Avl_set_get\l_key\&lt; ITEM_TYPE \&gt; \&gt;" alt="" coords="5,5,224,76"/><area shape="rect" id="node2" href="classcxx_1_1Avl__set.html" title="AVL set for simple compareable items. " alt="" coords="272,20,480,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_15.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Base__avl__set_3_01ITEM__TYPE_00_01COMPARE_00_01ALLOC_00_01GET__KEY_01_4"/>
<map name="cxx_1_1Bits_1_1Base__avl__set_3_01ITEM__TYPE_00_01COMPARE_00_01ALLOC_00_01GET__KEY_01_4" id="cxx_1_1Bits_1_1Base__avl__set_3_01ITEM__TYPE_00_01COMPARE_00_01ALLOC_00_01GET__KEY_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bits_1_1Base__avl__set.html" title="Internal: AVL set with internally managed nodes. " alt="" coords="5,5,224,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_16.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Base__avl__set_3_01ITEM__TYPE_00_01COMPARE_00_01ALLOC_00_01GET__KEY_01_4_1_1Node"/>
<map name="cxx_1_1Bits_1_1Base__avl__set_3_01ITEM__TYPE_00_01COMPARE_00_01ALLOC_00_01GET__KEY_01_4_1_1Node" id="cxx_1_1Bits_1_1Base__avl__set_3_01ITEM__TYPE_00_01COMPARE_00_01ALLOC_00_01GET__KEY_01_4_1_1Node">
<area shape="rect" id="node1" href="classcxx_1_1Bits_1_1Base__avl__set_1_1Node.html" title="A smart pointer to a tree item. " alt="" coords="5,5,224,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_17.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Base__avl__set_3_01Pair_3_01KEY__TYPE_00_01DATA__TYPE_01_4_00_01COMPARE_3_01KEY__TYPE_01_4_00_01ALLOC_00_01Bits_1_1Avl__map__get__key_3_01KEY__TYPE_01_4_01_4"/>
<map name="cxx_1_1Bits_1_1Base__avl__set_3_01Pair_3_01KEY__TYPE_00_01DATA__TYPE_01_4_00_01COMPARE_3_01KEY__TYPE_01_4_00_01ALLOC_00_01Bits_1_1Avl__map__get__key_3_01KEY__TYPE_01_4_01_4" id="cxx_1_1Bits_1_1Base__avl__set_3_01Pair_3_01KEY__TYPE_00_01DATA__TYPE_01_4_00_01COMPARE_3_01KEY__TYPE_01_4_00_01ALLOC_00_01Bits_1_1Avl__map__get__key_3_01KEY__TYPE_01_4_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bits_1_1Base__avl__set.html" title="cxx::Bits::Base_avl\l_set\&lt; Pair\&lt; KEY_TYPE,\l DATA_TYPE \&gt;, COMPARE\l\&lt; KEY_TYPE \&gt;, ALLOC, Bits\l::Avl_map_get_key\&lt; KEY_TYPE \&gt; \&gt;" alt="" coords="5,5,252,91"/><area shape="rect" id="node2" href="classcxx_1_1Avl__map.html" title="AVL tree based associative container. " alt="" coords="300,27,549,69"/></map>
</td></tr>
<tr><td><img src="inherit_graph_18.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Base__avl__set_3_01Pair_3_01Region_00_01Hdlr_01_4_00_01cxx_1_1Lt__functor_3_01Region_01_4_00_01Alloc_00_01Bits_1_1Avl__map__get__key_3_01Region_01_4_01_4"/>
<map name="cxx_1_1Bits_1_1Base__avl__set_3_01Pair_3_01Region_00_01Hdlr_01_4_00_01cxx_1_1Lt__functor_3_01Region_01_4_00_01Alloc_00_01Bits_1_1Avl__map__get__key_3_01Region_01_4_01_4" id="cxx_1_1Bits_1_1Base__avl__set_3_01Pair_3_01Region_00_01Hdlr_01_4_00_01cxx_1_1Lt__functor_3_01Region_01_4_00_01Alloc_00_01Bits_1_1Avl__map__get__key_3_01Region_01_4_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bits_1_1Base__avl__set.html" title="cxx::Bits::Base_avl\l_set\&lt; Pair\&lt; Region,\l Hdlr \&gt;, cxx::Lt_functor\l\&lt; Region \&gt;, Alloc, Bits\l::Avl_map_get_key\&lt; Region \&gt; \&gt;" alt="" coords="5,5,227,91"/><area shape="rect" id="node2" href="classcxx_1_1Avl__map.html" title="cxx::Avl_map\&lt; Region,\l Hdlr, cxx::Lt_functor,\l Alloc \&gt;" alt="" coords="275,20,437,76"/></map>
</td></tr>
<tr><td><img src="inherit_graph_19.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Basic__list_3_01Bits_1_1Basic__list__policy_3_01T_00_01H__list__item__t_3_01T_01_4_01_4_01_4"/>
<map name="cxx_1_1Bits_1_1Basic__list_3_01Bits_1_1Basic__list__policy_3_01T_00_01H__list__item__t_3_01T_01_4_01_4_01_4" id="cxx_1_1Bits_1_1Basic__list_3_01Bits_1_1Basic__list__policy_3_01T_00_01H__list__item__t_3_01T_01_4_01_4_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bits_1_1Basic__list.html" title="cxx::Bits::Basic_list\l\&lt; Bits::Basic_list_policy\l\&lt; T, H_list_item_t\&lt; T \&gt; \&gt; \&gt;" alt="" coords="5,5,193,61"/><area shape="rect" id="node2" href="classcxx_1_1H__list.html" title="cxx::H_list\&lt; T, Bits\l::Basic_list_policy\&lt;\l T, H_list_item_t\&lt; T \&gt; \&gt; \&gt;" alt="" coords="241,5,421,61"/><area shape="rect" id="node3" href="structcxx_1_1H__list__t.html" title="Double&#45;linked list of typed H_list_item_t elements. " alt="" coords="469,20,599,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_20.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Basic__list_3_01Bits_1_1Basic__list__policy_3_01Weak__ref__base_00_01H__list__item__t_3_01Weak__ref__base_01_4_01_4_01_4"/>
<map name="cxx_1_1Bits_1_1Basic__list_3_01Bits_1_1Basic__list__policy_3_01Weak__ref__base_00_01H__list__item__t_3_01Weak__ref__base_01_4_01_4_01_4" id="cxx_1_1Bits_1_1Basic__list_3_01Bits_1_1Basic__list__policy_3_01Weak__ref__base_00_01H__list__item__t_3_01Weak__ref__base_01_4_01_4_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bits_1_1Basic__list.html" title="cxx::Bits::Basic_list\l\&lt; Bits::Basic_list_policy\l\&lt; Weak_ref_base, H_list\l_item_t\&lt; Weak_ref_base \&gt; \&gt; \&gt;" alt="" coords="5,13,220,83"/><area shape="rect" id="node2" href="classcxx_1_1H__list.html" title="cxx::H_list\&lt; Weak_ref\l_base, Bits::Basic_list\l_policy\&lt; Weak_ref_base,\l H_list_item_t\&lt; Weak_ref\l_base \&gt; \&gt; \&gt;" alt="" coords="268,5,448,91"/><area shape="rect" id="node3" href="structcxx_1_1H__list__t.html" title="cxx::H_list_t\&lt; Weak\l_ref_base \&gt;" alt="" coords="496,27,640,69"/></map>
</td></tr>
<tr><td><img src="inherit_graph_21.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Basic__list_3_01POLICY_01_4"/>
<map name="cxx_1_1Bits_1_1Basic__list_3_01POLICY_01_4" id="cxx_1_1Bits_1_1Basic__list_3_01POLICY_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bits_1_1Basic__list.html" title="Internal: Common functions for all head&#45;based list implementations. " alt="" coords="5,150,143,191"/><area shape="rect" id="node2" href="classcxx_1_1H__list.html" title="General double&#45;linked list of unspecified cxx::H_list_item elements. " alt="" coords="191,5,365,32"/><area shape="rect" id="node3" href="classcxx_1_1S__list.html" title="Simple single&#45;linked list. " alt="" coords="191,56,365,83"/><area shape="rect" id="node4" href="classcxx_1_1H__list.html" title="cxx::H_list\&lt; Observer \&gt;" alt="" coords="195,107,361,133"/><area shape="rect" id="node5" href="classcxx_1_1H__list.html" title="cxx::H_list\&lt; Slab_i \&gt;" alt="" coords="205,157,351,184"/><area shape="rect" id="node6" href="classcxx_1_1H__list.html" title="cxx::H_list\&lt; T \&gt;" alt="" coords="219,208,337,235"/><area shape="rect" id="node7" href="classcxx_1_1H__list.html" title="cxx::H_list\&lt; Timeout \&gt;" alt="" coords="199,259,357,285"/><area shape="rect" id="node8" href="classcxx_1_1S__list.html" title="cxx::S_list\&lt; T \&gt;" alt="" coords="220,309,336,336"/></map>
</td></tr>
<tr><td><img src="inherit_graph_22.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Bst_3_01__Node_00_01Bits_1_1Avl__map__get__key_3_01KEY__TYPE_01_4_00_01COMPARE_3_01KEY__TYPE_01_4_01_4"/>
<map name="cxx_1_1Bits_1_1Bst_3_01__Node_00_01Bits_1_1Avl__map__get__key_3_01KEY__TYPE_01_4_00_01COMPARE_3_01KEY__TYPE_01_4_01_4" id="cxx_1_1Bits_1_1Bst_3_01__Node_00_01Bits_1_1Avl__map__get__key_3_01KEY__TYPE_01_4_00_01COMPARE_3_01KEY__TYPE_01_4_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bits_1_1Bst.html" title="cxx::Bits::Bst\&lt; _Node,\l Bits::Avl_map_get_key\l\&lt; KEY_TYPE \&gt;, COMPARE\&lt;\l KEY_TYPE \&gt; \&gt;" alt="" coords="5,5,208,76"/><area shape="rect" id="node2" href="classcxx_1_1Avl__tree.html" title="cxx::Avl_tree\&lt; _Node,\l Bits::Avl_map_get_key\l\&lt; KEY_TYPE \&gt;, COMPARE\&lt;\l KEY_TYPE \&gt; \&gt;" alt="" coords="256,5,459,76"/></map>
</td></tr>
<tr><td><img src="inherit_graph_23.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Bst_3_01__Node_00_01Bits_1_1Avl__map__get__key_3_01Region_01_4_00_01cxx_1_1Lt__functor_3_01Region_01_4_01_4"/>
<map name="cxx_1_1Bits_1_1Bst_3_01__Node_00_01Bits_1_1Avl__map__get__key_3_01Region_01_4_00_01cxx_1_1Lt__functor_3_01Region_01_4_01_4" id="cxx_1_1Bits_1_1Bst_3_01__Node_00_01Bits_1_1Avl__map__get__key_3_01Region_01_4_00_01cxx_1_1Lt__functor_3_01Region_01_4_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bits_1_1Bst.html" title="cxx::Bits::Bst\&lt; _Node,\l Bits::Avl_map_get_key\l\&lt; Region \&gt;, cxx::Lt_functor\l\&lt; Region \&gt; \&gt;" alt="" coords="5,5,193,76"/><area shape="rect" id="node2" href="classcxx_1_1Avl__tree.html" title="cxx::Avl_tree\&lt; _Node,\l Bits::Avl_map_get_key\l\&lt; Region \&gt;, cxx::Lt_functor\l\&lt; Region \&gt; \&gt;" alt="" coords="241,5,429,76"/></map>
</td></tr>
<tr><td><img src="inherit_graph_24.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Bst_3_01__Node_00_01Bits_1_1Avl__set__get__key_3_01ITEM__TYPE_01_4_00_01COMPARE_01_4"/>
<map name="cxx_1_1Bits_1_1Bst_3_01__Node_00_01Bits_1_1Avl__set__get__key_3_01ITEM__TYPE_01_4_00_01COMPARE_01_4" id="cxx_1_1Bits_1_1Bst_3_01__Node_00_01Bits_1_1Avl__set__get__key_3_01ITEM__TYPE_01_4_00_01COMPARE_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bits_1_1Bst.html" title="cxx::Bits::Bst\&lt; _Node,\l Bits::Avl_set_get_key\l\&lt; ITEM_TYPE \&gt;, COMPARE \&gt;" alt="" coords="5,5,219,61"/><area shape="rect" id="node2" href="classcxx_1_1Avl__tree.html" title="cxx::Avl_tree\&lt; _Node,\l Bits::Avl_set_get_key\l\&lt; ITEM_TYPE \&gt;, COMPARE \&gt;" alt="" coords="267,5,480,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_25.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Bst_3_01__Node_00_01GET__KEY_00_01COMPARE_01_4"/>
<map name="cxx_1_1Bits_1_1Bst_3_01__Node_00_01GET__KEY_00_01COMPARE_01_4" id="cxx_1_1Bits_1_1Bst_3_01__Node_00_01GET__KEY_00_01COMPARE_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bits_1_1Bst.html" title="cxx::Bits::Bst\&lt; _Node,\l GET_KEY, COMPARE \&gt;" alt="" coords="5,5,184,47"/><area shape="rect" id="node2" href="classcxx_1_1Avl__tree.html" title="cxx::Avl_tree\&lt; _Node,\l GET_KEY, COMPARE \&gt;" alt="" coords="232,5,411,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_26.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Bst_3_01Entry_00_01Names__get__key_00_01Compare_01_4"/>
<map name="cxx_1_1Bits_1_1Bst_3_01Entry_00_01Names__get__key_00_01Compare_01_4" id="cxx_1_1Bits_1_1Bst_3_01Entry_00_01Names__get__key_00_01Compare_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bits_1_1Bst.html" title="cxx::Bits::Bst\&lt; Entry,\l Names_get_key, Compare \&gt;" alt="" coords="5,5,211,47"/><area shape="rect" id="node2" href="classcxx_1_1Avl__tree.html" title="cxx::Avl_tree\&lt; Entry,\l Names_get_key \&gt;" alt="" coords="259,5,408,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_27.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Bst_3_01Node_00_01Get__key_00_01Compare_01_4"/>
<map name="cxx_1_1Bits_1_1Bst_3_01Node_00_01Get__key_00_01Compare_01_4" id="cxx_1_1Bits_1_1Bst_3_01Node_00_01Get__key_00_01Compare_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Bits_1_1Bst.html" title="Basic binary search tree (BST). " alt="" coords="5,5,161,47"/><area shape="rect" id="node2" href="classcxx_1_1Avl__tree.html" title="A generic AVL tree. " alt="" coords="209,5,365,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_28.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Bst__node"/>
<map name="cxx_1_1Bits_1_1Bst__node" id="cxx_1_1Bits_1_1Bst__node">
<area shape="rect" id="node1" href="classcxx_1_1Bits_1_1Bst__node.html" title="Basic type of a node in a binary search tree (BST). " alt="" coords="5,5,144,32"/><area shape="rect" id="node2" href="classcxx_1_1Avl__tree__node.html" title="Node of an AVL tree. " alt="" coords="192,5,333,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_29.png" border="0" alt="" usemap="#cxx_1_1Bits_1_1Direction"/>
<map name="cxx_1_1Bits_1_1Direction" id="cxx_1_1Bits_1_1Direction">
<area shape="rect" id="node1" href="structcxx_1_1Bits_1_1Direction.html" title="The direction to go in a binary search tree. " alt="" coords="5,5,140,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_30.png" border="0" alt="" usemap="#cxx_1_1H__list__item__t_3_01ELEM__TYPE_01_4"/>
<map name="cxx_1_1H__list__item__t_3_01ELEM__TYPE_01_4" id="cxx_1_1H__list__item__t_3_01ELEM__TYPE_01_4">
<area shape="rect" id="node1" href="classcxx_1_1H__list__item__t.html" title="Basic element type for a double&#45;linked H_list. " alt="" coords="5,5,136,47"/><area shape="rect" id="node2" href="classL4_1_1Ipc__svr_1_1Timeout.html" title="Callback interface for Timeout_queue. " alt="" coords="184,13,331,39"/></map>
</td></tr>
<tr><td><img src="inherit_graph_31.png" border="0" alt="" usemap="#cxx_1_1H__list__item__t_3_01Weak__ref__base_01_4"/>
<map name="cxx_1_1H__list__item__t_3_01Weak__ref__base_01_4" id="cxx_1_1H__list__item__t_3_01Weak__ref__base_01_4">
<area shape="rect" id="node1" href="classcxx_1_1H__list__item__t.html" title="cxx::H_list_item_t\l\&lt; Weak_ref_base \&gt;" alt="" coords="5,5,151,47"/><area shape="rect" id="node2" href="classcxx_1_1Weak__ref__base.html" title="Generic (base) weak reference to some object. " alt="" coords="199,13,347,39"/><area shape="rect" id="node3" href="classcxx_1_1Weak__ref.html" title="Typed weak reference to an object of type T. " alt="" coords="395,13,537,39"/></map>
</td></tr>
<tr><td><img src="inherit_graph_32.png" border="0" alt="" usemap="#cxx_1_1List_3_01D_00_01Alloc_01_4"/>
<map name="cxx_1_1List_3_01D_00_01Alloc_01_4" id="cxx_1_1List_3_01D_00_01Alloc_01_4">
<area shape="rect" id="node1" href="classcxx_1_1List.html" title="Doubly linked list, with internal allocation. " alt="" coords="5,5,148,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_33.png" border="0" alt="" usemap="#cxx_1_1List_3_01D_00_01Alloc_01_4_1_1Iter"/>
<map name="cxx_1_1List_3_01D_00_01Alloc_01_4_1_1Iter" id="cxx_1_1List_3_01D_00_01Alloc_01_4_1_1Iter">
<area shape="rect" id="node1" href="classcxx_1_1List_1_1Iter.html" title="Iterator. " alt="" coords="5,5,136,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_34.png" border="0" alt="" usemap="#cxx_1_1List__alloc"/>
<map name="cxx_1_1List__alloc" id="cxx_1_1List__alloc">
<area shape="rect" id="node1" href="classcxx_1_1List__alloc.html" title="Standard list&#45;based allocator. " alt="" coords="5,5,113,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_35.png" border="0" alt="" usemap="#cxx_1_1List__item"/>
<map name="cxx_1_1List__item" id="cxx_1_1List__item">
<area shape="rect" id="node1" href="classcxx_1_1List__item.html" title="Basic list item. " alt="" coords="5,5,111,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_36.png" border="0" alt="" usemap="#cxx_1_1List__item_1_1Iter"/>
<map name="cxx_1_1List__item_1_1Iter" id="cxx_1_1List__item_1_1Iter">
<area shape="rect" id="node1" href="classcxx_1_1List__item_1_1Iter.html" title="Iterator for a list of ListItem&#45;s. " alt="" coords="5,42,137,69"/><area shape="rect" id="node2" href="classcxx_1_1List__item_1_1T__iter.html" title="Iterator for derived classes from ListItem. " alt="" coords="202,5,350,47"/><area shape="rect" id="node3" href="classcxx_1_1List__item_1_1T__iter.html" title="cxx::List_item::T_iter\&lt; E \&gt;" alt="" coords="185,71,367,98"/></map>
</td></tr>
<tr><td><img src="inherit_graph_37.png" border="0" alt="" usemap="#cxx_1_1Lt__functor_3_01Obj_01_4"/>
<map name="cxx_1_1Lt__functor_3_01Obj_01_4" id="cxx_1_1Lt__functor_3_01Obj_01_4">
<area shape="rect" id="node1" href="structcxx_1_1Lt__functor.html" title="Generic comparator class that defaults to the less&#45;than operator. " alt="" coords="5,5,163,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_38.png" border="0" alt="" usemap="#cxx_1_1New__allocator_3_01__Type_01_4"/>
<map name="cxx_1_1New__allocator_3_01__Type_01_4" id="cxx_1_1New__allocator_3_01__Type_01_4">
<area shape="rect" id="node1" href="classcxx_1_1New__allocator.html" title="Standard allocator based on operator new () . " alt="" coords="5,5,144,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_39.png" border="0" alt="" usemap="#cxx_1_1Nothrow"/>
<map name="cxx_1_1Nothrow" id="cxx_1_1Nothrow">
<area shape="rect" id="node1" href="classcxx_1_1Nothrow.html" title="Helper type to distinguish the &#160;oeprator new &#160;version that does not throw exceptions. " alt="" coords="5,5,108,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_40.png" border="0" alt="" usemap="#cxx_1_1Pair_3_01First_00_01Second_01_4"/>
<map name="cxx_1_1Pair_3_01First_00_01Second_01_4" id="cxx_1_1Pair_3_01First_00_01Second_01_4">
<area shape="rect" id="node1" href="structcxx_1_1Pair.html" title="Pair of two values. " alt="" coords="5,5,185,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_41.png" border="0" alt="" usemap="#cxx_1_1Pair__first__compare_3_01Cmp_00_01Typ_01_4"/>
<map name="cxx_1_1Pair__first__compare_3_01Cmp_00_01Typ_01_4" id="cxx_1_1Pair__first__compare_3_01Cmp_00_01Typ_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Pair__first__compare.html" title="Comparison functor for Pair. " alt="" coords="5,5,173,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_42.png" border="0" alt="" usemap="#cxx_1_1Ref__ptr_3_01L4Re_1_1Vfs_1_1File_01_4"/>
<map name="cxx_1_1Ref__ptr_3_01L4Re_1_1Vfs_1_1File_01_4" id="cxx_1_1Ref__ptr_3_01L4Re_1_1Vfs_1_1File_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Ref__ptr.html" title="cxx::Ref_ptr\&lt; L4Re\l::Vfs::File \&gt;" alt="" coords="5,5,148,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_43.png" border="0" alt="" usemap="#cxx_1_1Ref__ptr_3_01Mount__tree_01_4"/>
<map name="cxx_1_1Ref__ptr_3_01Mount__tree_01_4" id="cxx_1_1Ref__ptr_3_01Mount__tree_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Ref__ptr.html" title="cxx::Ref_ptr\&lt; Mount\l_tree \&gt;" alt="" coords="5,5,152,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_44.png" border="0" alt="" usemap="#cxx_1_1Ref__ptr_3_01T_00_01CNT_01_4"/>
<map name="cxx_1_1Ref__ptr_3_01T_00_01CNT_01_4" id="cxx_1_1Ref__ptr_3_01T_00_01CNT_01_4">
<area shape="rect" id="node1" href="classcxx_1_1Ref__ptr.html" title="A reference&#45;counting pointer with automatic cleanup. " alt="" coords="5,5,171,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_45.png" border="0" alt="" usemap="#cxx_1_1String"/>
<map name="cxx_1_1String" id="cxx_1_1String">
<area shape="rect" id="node1" href="classcxx_1_1String.html" title="This class is used to group characters of a string which belong to one syntactical token types number..." alt="" coords="5,5,92,32"/><area shape="rect" id="node2" href="classL4Re_1_1Util_1_1Names_1_1Name.html" title="Name class. " alt="" coords="140,5,315,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_46.png" border="0" alt="" usemap="#Elf32__Dyn"/>
<map name="Elf32__Dyn" id="Elf32__Dyn">
<area shape="rect" id="node1" href="structElf32__Dyn.html" title="ELF32 dynamic entry. " alt="" coords="5,5,92,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_47.png" border="0" alt="" usemap="#Elf32__Ehdr"/>
<map name="Elf32__Ehdr" id="Elf32__Ehdr">
<area shape="rect" id="node1" href="structElf32__Ehdr.html" title="ELF32 header. " alt="" coords="5,5,97,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_48.png" border="0" alt="" usemap="#Elf32__Phdr"/>
<map name="Elf32__Phdr" id="Elf32__Phdr">
<area shape="rect" id="node1" href="structElf32__Phdr.html" title="ELF32 program header. " alt="" coords="5,5,97,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_49.png" border="0" alt="" usemap="#Elf32__Shdr"/>
<map name="Elf32__Shdr" id="Elf32__Shdr">
<area shape="rect" id="node1" href="structElf32__Shdr.html" title="ELF32 section header &#45; figure 1&#45;9, page 1&#45;9. " alt="" coords="5,5,97,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_50.png" border="0" alt="" usemap="#Elf32__Sym"/>
<map name="Elf32__Sym" id="Elf32__Sym">
<area shape="rect" id="node1" href="structElf32__Sym.html" title="ELF32 symbol table entry. " alt="" coords="5,5,95,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_51.png" border="0" alt="" usemap="#Elf64__Dyn"/>
<map name="Elf64__Dyn" id="Elf64__Dyn">
<area shape="rect" id="node1" href="structElf64__Dyn.html" title="ELF64 dynamic entry. " alt="" coords="5,5,92,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_52.png" border="0" alt="" usemap="#Elf64__Ehdr"/>
<map name="Elf64__Ehdr" id="Elf64__Ehdr">
<area shape="rect" id="node1" href="structElf64__Ehdr.html" title="ELF64 header. " alt="" coords="5,5,97,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_53.png" border="0" alt="" usemap="#Elf64__Phdr"/>
<map name="Elf64__Phdr" id="Elf64__Phdr">
<area shape="rect" id="node1" href="structElf64__Phdr.html" title="ELF64 program header. " alt="" coords="5,5,97,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_54.png" border="0" alt="" usemap="#Elf64__Shdr"/>
<map name="Elf64__Shdr" id="Elf64__Shdr">
<area shape="rect" id="node1" href="structElf64__Shdr.html" title="ELF64 section header. " alt="" coords="5,5,97,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_55.png" border="0" alt="" usemap="#Elf64__Sym"/>
<map name="Elf64__Sym" id="Elf64__Sym">
<area shape="rect" id="node1" href="structElf64__Sym.html" title="ELF64 symbol table entry. " alt="" coords="5,5,95,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_56.png" border="0" alt="" usemap="#gfxbitmap__offset"/>
<map name="gfxbitmap__offset" id="gfxbitmap__offset">
<area shape="rect" id="node1" href="structgfxbitmap__offset.html" title="offsets in pmap[] and bmap[] " alt="" coords="5,5,131,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_57.png" border="0" alt="" usemap="#L4_1_1Alloc__list"/>
<map name="L4_1_1Alloc__list" id="L4_1_1Alloc__list">
<area shape="rect" id="node1" href="classL4_1_1Alloc__list.html" title="A simple list&#45;based allocator. " alt="" coords="5,5,104,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_58.png" border="0" alt="" usemap="#L4_1_1Basic__registry"/>
<map name="L4_1_1Basic__registry" id="L4_1_1Basic__registry">
<area shape="rect" id="node1" href="classL4_1_1Basic__registry.html" title="This registry returns the corresponding server object based on the label of an Ipc_gate. " alt="" coords="5,13,139,39"/><area shape="rect" id="node2" href="classL4Re_1_1Util_1_1Object__registry.html" title="A registry that manages server objects and their attached IPC gates for a single server loop for a sp..." alt="" coords="187,5,315,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_59.png" border="0" alt="" usemap="#L4_1_1Cap_3_01L4_1_1Factory_01_4"/>
<map name="L4_1_1Cap_3_01L4_1_1Factory_01_4" id="L4_1_1Cap_3_01L4_1_1Factory_01_4">
<area shape="rect" id="node1" href="singletonL4_1_1Cap.html" title="L4::Cap\&lt; L4::Factory \&gt;" alt="" coords="5,5,168,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_60.png" border="0" alt="" usemap="#L4_1_1Cap_3_01L4_1_1Irq_01_4"/>
<map name="L4_1_1Cap_3_01L4_1_1Irq_01_4" id="L4_1_1Cap_3_01L4_1_1Irq_01_4">
<area shape="rect" id="node1" href="singletonL4_1_1Cap.html" title="L4::Cap\&lt; L4::Irq \&gt;" alt="" coords="5,5,139,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_61.png" border="0" alt="" usemap="#L4_1_1Cap_3_01L4_1_1Semaphore_01_4"/>
<map name="L4_1_1Cap_3_01L4_1_1Semaphore_01_4" id="L4_1_1Cap_3_01L4_1_1Semaphore_01_4">
<area shape="rect" id="node1" href="singletonL4_1_1Cap.html" title="L4::Cap\&lt; L4::Semaphore \&gt;" alt="" coords="5,5,195,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_62.png" border="0" alt="" usemap="#L4_1_1Cap_3_01L4_1_1Thread_01_4"/>
<map name="L4_1_1Cap_3_01L4_1_1Thread_01_4" id="L4_1_1Cap_3_01L4_1_1Thread_01_4">
<area shape="rect" id="node1" href="singletonL4_1_1Cap.html" title="L4::Cap\&lt; L4::Thread \&gt;" alt="" coords="5,5,168,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_63.png" border="0" alt="" usemap="#L4_1_1Cap_3_01L4_1_1Vcon_01_4"/>
<map name="L4_1_1Cap_3_01L4_1_1Vcon_01_4" id="L4_1_1Cap_3_01L4_1_1Vcon_01_4">
<area shape="rect" id="node1" href="singletonL4_1_1Cap.html" title="L4::Cap\&lt; L4::Vcon \&gt;" alt="" coords="5,5,153,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_64.png" border="0" alt="" usemap="#L4_1_1Cap_3_01L4Re_1_1Dataspace_01_4"/>
<map name="L4_1_1Cap_3_01L4Re_1_1Dataspace_01_4" id="L4_1_1Cap_3_01L4Re_1_1Dataspace_01_4">
<area shape="rect" id="node1" href="singletonL4_1_1Cap.html" title="L4::Cap\&lt; L4Re::Dataspace \&gt;" alt="" coords="5,5,208,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_65.png" border="0" alt="" usemap="#L4_1_1Cap_3_01L4Re_1_1L4Re_1_1Dataspace_01_4"/>
<map name="L4_1_1Cap_3_01L4Re_1_1L4Re_1_1Dataspace_01_4" id="L4_1_1Cap_3_01L4Re_1_1L4Re_1_1Dataspace_01_4">
<area shape="rect" id="node1" href="singletonL4_1_1Cap.html" title="L4::Cap\&lt; L4Re::L4Re\l::Dataspace \&gt;" alt="" coords="5,5,161,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_66.png" border="0" alt="" usemap="#L4_1_1Cap_3_01L4Re_1_1L4Re_1_1Namespace_01_4"/>
<map name="L4_1_1Cap_3_01L4Re_1_1L4Re_1_1Namespace_01_4" id="L4_1_1Cap_3_01L4Re_1_1L4Re_1_1Namespace_01_4">
<area shape="rect" id="node1" href="singletonL4_1_1Cap.html" title="L4::Cap\&lt; L4Re::L4Re\l::Namespace \&gt;" alt="" coords="5,5,161,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_67.png" border="0" alt="" usemap="#L4_1_1Cap_3_01L4Re_1_1Rm_01_4"/>
<map name="L4_1_1Cap_3_01L4Re_1_1Rm_01_4" id="L4_1_1Cap_3_01L4Re_1_1Rm_01_4">
<area shape="rect" id="node1" href="singletonL4_1_1Cap.html" title="L4::Cap\&lt; L4Re::Rm \&gt;" alt="" coords="5,5,160,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_68.png" border="0" alt="" usemap="#L4_1_1Cap_3_01L4Re_1_1Video_1_1Goos_01_4"/>
<map name="L4_1_1Cap_3_01L4Re_1_1Video_1_1Goos_01_4" id="L4_1_1Cap_3_01L4Re_1_1Video_1_1Goos_01_4">
<area shape="rect" id="node1" href="singletonL4_1_1Cap.html" title="L4::Cap\&lt; L4Re::Video\l::Goos \&gt;" alt="" coords="5,5,164,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_69.png" border="0" alt="" usemap="#L4_1_1Cap_3_01L4vbus_1_1Vbus_01_4"/>
<map name="L4_1_1Cap_3_01L4vbus_1_1Vbus_01_4" id="L4_1_1Cap_3_01L4vbus_1_1Vbus_01_4">
<area shape="rect" id="node1" href="singletonL4_1_1Cap.html" title="L4::Cap\&lt; L4vbus::Vbus \&gt;" alt="" coords="5,5,180,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_70.png" border="0" alt="" usemap="#L4_1_1Cap_3_01T_01_4"/>
<map name="L4_1_1Cap_3_01T_01_4" id="L4_1_1Cap_3_01T_01_4">
<area shape="rect" id="node1" href="singletonL4_1_1Cap.html" title="C++ interface for capabilities. " alt="" coords="5,5,108,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_71.png" border="0" alt="" usemap="#L4_1_1Cap_3_01void_01_4"/>
<map name="L4_1_1Cap_3_01void_01_4" id="L4_1_1Cap_3_01void_01_4">
<area shape="rect" id="node1" href="singletonL4_1_1Cap.html" title="L4::Cap\&lt; void \&gt;" alt="" coords="5,5,125,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_72.png" border="0" alt="" usemap="#L4_1_1Exception__tracer"/>
<map name="L4_1_1Exception__tracer" id="L4_1_1Exception__tracer">
<area shape="rect" id="node1" href="classL4_1_1Exception__tracer.html" title="Back&#45;trace support for exceptions. " alt="" coords="5,115,156,141"/><area shape="rect" id="node2" href="classL4_1_1Base__exception.html" title="Base class for all exceptions, thrown by the L4Re framework. " alt="" coords="204,115,349,141"/><area shape="rect" id="node3" href="classL4_1_1Invalid__capability.html" title="Indicates that an invalid object was invoked. " alt="" coords="397,64,548,91"/><area shape="rect" id="node4" href="classL4_1_1Runtime__error.html" title="Exception for an abstract runtime error. " alt="" coords="405,115,540,141"/><area shape="rect" id="node10" href="classL4_1_1Unknown__error.html" title="Exception for an unknown condition. " alt="" coords="401,165,544,192"/><area shape="rect" id="node5" href="classL4_1_1Bounds__error.html" title="Access out of bounds. " alt="" coords="614,5,745,32"/><area shape="rect" id="node6" href="classL4_1_1Com__error.html" title="Error conditions during IPC. " alt="" coords="623,56,735,83"/><area shape="rect" id="node7" href="classL4_1_1Element__already__exists.html" title="Exception for duplicate element insertions. " alt="" coords="604,107,755,149"/><area shape="rect" id="node8" href="classL4_1_1Element__not__found.html" title="Exception for a failed lookup (element not found). " alt="" coords="596,173,763,200"/><area shape="rect" id="node9" href="classL4_1_1Out__of__memory.html" title="Exception signalling insufficient memory. " alt="" coords="607,224,751,251"/></map>
</td></tr>
<tr><td><img src="inherit_graph_73.png" border="0" alt="" usemap="#L4_1_1Factory_1_1Lstr"/>
<map name="L4_1_1Factory_1_1Lstr" id="L4_1_1Factory_1_1Lstr">
<area shape="rect" id="node1" href="structL4_1_1Factory_1_1Lstr.html" title="Special type to add a pascal string into the factory create stream. " alt="" coords="5,5,127,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_74.png" border="0" alt="" usemap="#L4_1_1Factory_1_1Nil"/>
<map name="L4_1_1Factory_1_1Nil" id="L4_1_1Factory_1_1Nil">
<area shape="rect" id="node1" href="structL4_1_1Factory_1_1Nil.html" title="Special type to add a void argument into the factory create stream. " alt="" coords="5,5,119,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_75.png" border="0" alt="" usemap="#L4_1_1Factory_1_1S"/>
<map name="L4_1_1Factory_1_1S" id="L4_1_1Factory_1_1S">
<area shape="rect" id="node1" href="classL4_1_1Factory_1_1S.html" title="Stream class for the create() argument stream. " alt="" coords="5,5,112,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_76.png" border="0" alt="" usemap="#L4_1_1IOModifier"/>
<map name="L4_1_1IOModifier" id="L4_1_1IOModifier">
<area shape="rect" id="node1" href="classL4_1_1IOModifier.html" title="Modifier class for the IO stream. " alt="" coords="5,5,116,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_77.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Array__in__buf_3_01ELEM__TYPE_00_01LEN__TYPE_00_01MAX_01_4"/>
<map name="L4_1_1Ipc_1_1Array__in__buf_3_01ELEM__TYPE_00_01LEN__TYPE_00_01MAX_01_4" id="L4_1_1Ipc_1_1Array__in__buf_3_01ELEM__TYPE_00_01LEN__TYPE_00_01MAX_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Array__in__buf.html" title="Server&#45;side copy in buffer for Array. " alt="" coords="5,5,203,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_78.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Array__ref_3_01CHAR_00_01LEN_01_4"/>
<map name="L4_1_1Ipc_1_1Array__ref_3_01CHAR_00_01LEN_01_4" id="L4_1_1Ipc_1_1Array__ref_3_01CHAR_00_01LEN_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Array__ref.html" title="L4::Ipc::Array_ref\l\&lt; CHAR, LEN \&gt;" alt="" coords="5,5,133,47"/><area shape="rect" id="node2" href="structL4_1_1Ipc_1_1Array.html" title="L4::Ipc::Array\&lt; CHAR,\l LEN \&gt;" alt="" coords="181,5,339,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_79.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Array__ref_3_01ELEM__TYPE_00_01LEN__TYPE_01_4"/>
<map name="L4_1_1Ipc_1_1Array__ref_3_01ELEM__TYPE_00_01LEN__TYPE_01_4" id="L4_1_1Ipc_1_1Array__ref_3_01ELEM__TYPE_00_01LEN__TYPE_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Array__ref.html" title="Array reference data type for arrays located in the message. " alt="" coords="5,5,212,47"/><area shape="rect" id="node2" href="structL4_1_1Ipc_1_1Array.html" title="Array data type for dynamically sized arrays in RPCs. " alt="" coords="260,5,416,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_80.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1As__value_3_01T_01_4"/>
<map name="L4_1_1Ipc_1_1As__value_3_01T_01_4" id="L4_1_1Ipc_1_1As__value_3_01T_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1As__value.html" title="Pass the argument as plain data value. " alt="" coords="5,5,164,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_81.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Buf__item"/>
<map name="L4_1_1Ipc_1_1Buf__item" id="L4_1_1Ipc_1_1Buf__item">
<area shape="rect" id="node1" href="classL4_1_1Ipc_1_1Buf__item.html" title="RPC warpper for a receive item. " alt="" coords="5,5,128,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_82.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Call"/>
<map name="L4_1_1Ipc_1_1Call" id="L4_1_1Ipc_1_1Call">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Call.html" title="RPC attribute for a standard RPC call. " alt="" coords="5,35,99,61"/><area shape="rect" id="node2" href="structL4_1_1Ipc_1_1Call__t.html" title="RPC attribute for an RPC call with required rights. " alt="" coords="147,5,329,32"/><area shape="rect" id="node3" href="structL4_1_1Ipc_1_1Call__zero__send__timeout.html" title="RPC attribute for an RPC call, with zero send timeout. " alt="" coords="173,57,303,98"/></map>
</td></tr>
<tr><td><img src="inherit_graph_83.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Cap_3_01T_01_4"/>
<map name="L4_1_1Ipc_1_1Cap_3_01T_01_4" id="L4_1_1Ipc_1_1Cap_3_01T_01_4">
<area shape="rect" id="node1" href="classL4_1_1Ipc_1_1Cap.html" title="Capability type for RPC interfaces (see L4::Cap&lt;T&gt;). " alt="" coords="5,5,133,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_84.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Gen__fpage_3_01T_01_4"/>
<map name="L4_1_1Ipc_1_1Gen__fpage_3_01T_01_4" id="L4_1_1Ipc_1_1Gen__fpage_3_01T_01_4">
<area shape="rect" id="node1" href="classL4_1_1Ipc_1_1Gen__fpage.html" title="Generic RPC wrapper for L4 flex&#45;pages. " alt="" coords="5,5,179,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_85.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1In__out_3_01T_01_4"/>
<map name="L4_1_1Ipc_1_1In__out_3_01T_01_4" id="L4_1_1Ipc_1_1In__out_3_01T_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1In__out.html" title="Mark an argument as in&#45;out argument. " alt="" coords="5,5,147,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_86.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Msg_1_1Clnt__val__ops_3_01Detail_1_1__Plain_3_01T_01_4_1_1type_00_01DIR_00_01CLASS_01_4"/>
<map name="L4_1_1Ipc_1_1Msg_1_1Clnt__val__ops_3_01Detail_1_1__Plain_3_01T_01_4_1_1type_00_01DIR_00_01CLASS_01_4" id="L4_1_1Ipc_1_1Msg_1_1Clnt__val__ops_3_01Detail_1_1__Plain_3_01T_01_4_1_1type_00_01DIR_00_01CLASS_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Msg_1_1Clnt__val__ops.html" title="L4::Ipc::Msg::Clnt\l_val_ops\&lt; Detail::_Plain\l\&lt; T \&gt;::type, DIR, CLASS \&gt;" alt="" coords="5,5,188,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_87.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Msg_1_1Clnt__val__ops_3_01MTYPE_00_01DIR_00_01CLASS_01_4"/>
<map name="L4_1_1Ipc_1_1Msg_1_1Clnt__val__ops_3_01MTYPE_00_01DIR_00_01CLASS_01_4" id="L4_1_1Ipc_1_1Msg_1_1Clnt__val__ops_3_01MTYPE_00_01DIR_00_01CLASS_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Msg_1_1Clnt__val__ops.html" title="Defines client&#45;side handling of `MTYPE&#39; as RPC argument. " alt="" coords="5,5,179,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_88.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Msg_1_1Dir__out"/>
<map name="L4_1_1Ipc_1_1Msg_1_1Dir__out" id="L4_1_1Ipc_1_1Msg_1_1Dir__out">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Msg_1_1Cls__buffer.html" title="Marker type for receive buffer values. " alt="" coords="5,13,171,39"/><area shape="rect" id="node2" href="structL4_1_1Ipc_1_1Msg_1_1Do__rcv__buffers.html" title="Marker for receive buffers. " alt="" coords="237,5,383,47"/><area shape="rect" id="node3" href="structL4_1_1Ipc_1_1Msg_1_1Cls__data.html" title="Marker type for data values. " alt="" coords="9,125,167,151"/><area shape="rect" id="node4" href="structL4_1_1Ipc_1_1Msg_1_1Do__in__data.html" title="Marker for Input data. " alt="" coords="223,71,397,98"/><area shape="rect" id="node5" href="structL4_1_1Ipc_1_1Msg_1_1Do__out__data.html" title="Marker for Output data. " alt="" coords="219,189,401,215"/><area shape="rect" id="node6" href="structL4_1_1Ipc_1_1Msg_1_1Cls__item.html" title="Marker type for item values. " alt="" coords="10,181,166,207"/><area shape="rect" id="node7" href="structL4_1_1Ipc_1_1Msg_1_1Do__in__items.html" title="Marker for Input items. " alt="" coords="241,123,379,164"/><area shape="rect" id="node8" href="structL4_1_1Ipc_1_1Msg_1_1Do__out__items.html" title="Marker for Output items. " alt="" coords="237,240,383,281"/><area shape="rect" id="node9" href="structL4_1_1Ipc_1_1Msg_1_1Dir__in.html" title="Marker type for input values. " alt="" coords="19,71,157,98"/><area shape="rect" id="node10" href="structL4_1_1Ipc_1_1Msg_1_1Dir__out.html" title="Marker type for output values. " alt="" coords="15,243,161,270"/></map>
</td></tr>
<tr><td><img src="inherit_graph_89.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Msg_1_1Elem_3_01Array_3_01A_00_01LEN_01_4_01_6_01_4"/>
<map name="L4_1_1Ipc_1_1Msg_1_1Elem_3_01Array_3_01A_00_01LEN_01_4_01_6_01_4" id="L4_1_1Ipc_1_1Msg_1_1Elem_3_01Array_3_01A_00_01LEN_01_4_01_6_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Msg_1_1Elem_3_01Array_3_01A_00_01LEN_01_4_01_6_01_4.html" title="Array as output argument. " alt="" coords="5,5,167,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_90.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Msg_1_1Elem_3_01Array_3_01A_00_01LEN_01_4_01_4"/>
<map name="L4_1_1Ipc_1_1Msg_1_1Elem_3_01Array_3_01A_00_01LEN_01_4_01_4" id="L4_1_1Ipc_1_1Msg_1_1Elem_3_01Array_3_01A_00_01LEN_01_4_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Msg_1_1Elem_3_01Array_3_01A_00_01LEN_01_4_01_4.html" title="Array as input arguments. " alt="" coords="5,5,152,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_91.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Msg_1_1Elem_3_01Array__ref_3_01A_00_01LEN_01_4_01_6_01_4"/>
<map name="L4_1_1Ipc_1_1Msg_1_1Elem_3_01Array__ref_3_01A_00_01LEN_01_4_01_6_01_4" id="L4_1_1Ipc_1_1Msg_1_1Elem_3_01Array__ref_3_01A_00_01LEN_01_4_01_6_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Msg_1_1Elem_3_01Array__ref_3_01A_00_01LEN_01_4_01_6_01_4.html" title="Array_ref as output argument. " alt="" coords="5,5,192,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_92.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Msg_1_1Svr__arg__pack_3_01IPC__TYPE_01_4"/>
<map name="L4_1_1Ipc_1_1Msg_1_1Svr__arg__pack_3_01IPC__TYPE_01_4" id="L4_1_1Ipc_1_1Msg_1_1Svr__arg__pack_3_01IPC__TYPE_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Msg_1_1Svr__arg__pack.html" title="Server&#45;side RPC arguments data structure used to provide arguments to the server&#45;side implementation ..." alt="" coords="5,5,157,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_93.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Msg_1_1Svr__val__ops_3_01Array__ref_3_01A_00_01LEN_01_4_00_01Dir__in_00_01CLASS_01_4"/>
<map name="L4_1_1Ipc_1_1Msg_1_1Svr__val__ops_3_01Array__ref_3_01A_00_01LEN_01_4_00_01Dir__in_00_01CLASS_01_4" id="L4_1_1Ipc_1_1Msg_1_1Svr__val__ops_3_01Array__ref_3_01A_00_01LEN_01_4_00_01Dir__in_00_01CLASS_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Msg_1_1Svr__val__ops.html" title="L4::Ipc::Msg::Svr_val\l_ops\&lt; Array_ref\&lt; A, LEN\l \&gt;, Dir_in, CLASS \&gt;" alt="" coords="5,5,184,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_94.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Msg_1_1Svr__val__ops_3_01Array__ref_3_01A_00_01LEN_01_4_00_01Dir__out_00_01CLASS_01_4"/>
<map name="L4_1_1Ipc_1_1Msg_1_1Svr__val__ops_3_01Array__ref_3_01A_00_01LEN_01_4_00_01Dir__out_00_01CLASS_01_4" id="L4_1_1Ipc_1_1Msg_1_1Svr__val__ops_3_01Array__ref_3_01A_00_01LEN_01_4_00_01Dir__out_00_01CLASS_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Msg_1_1Svr__val__ops.html" title="L4::Ipc::Msg::Svr_val\l_ops\&lt; Array_ref\&lt; A, LEN\l \&gt;, Dir_out, CLASS \&gt;" alt="" coords="5,5,184,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_95.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Msg_1_1Svr__val__ops_3_01L4_1_1Ipc_1_1Snd__fpage_00_01Dir__in_00_01CLASS_01_4"/>
<map name="L4_1_1Ipc_1_1Msg_1_1Svr__val__ops_3_01L4_1_1Ipc_1_1Snd__fpage_00_01Dir__in_00_01CLASS_01_4" id="L4_1_1Ipc_1_1Msg_1_1Svr__val__ops_3_01L4_1_1Ipc_1_1Snd__fpage_00_01Dir__in_00_01CLASS_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Msg_1_1Svr__val__ops.html" title="L4::Ipc::Msg::Svr_val\l_ops\&lt; L4::Ipc::Snd_fpage,\l Dir_in, CLASS \&gt;" alt="" coords="5,5,189,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_96.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Msg_1_1Svr__val__ops_3_01MTYPE_00_01DIR_00_01CLASS_01_4"/>
<map name="L4_1_1Ipc_1_1Msg_1_1Svr__val__ops_3_01MTYPE_00_01DIR_00_01CLASS_01_4" id="L4_1_1Ipc_1_1Msg_1_1Svr__val__ops_3_01MTYPE_00_01DIR_00_01CLASS_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Msg_1_1Svr__val__ops.html" title="Defines server&#45;side handling for MTYPE server arguments. " alt="" coords="5,5,213,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_97.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Msg__ptr_3_01T_01_4"/>
<map name="L4_1_1Ipc_1_1Msg__ptr_3_01T_01_4" id="L4_1_1Ipc_1_1Msg__ptr_3_01T_01_4">
<area shape="rect" id="node1" href="classL4_1_1Ipc_1_1Msg__ptr.html" title="Pointer to an element of type T in an Ipc::Istream. " alt="" coords="5,5,160,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_98.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Opt_3_01T_01_4"/>
<map name="L4_1_1Ipc_1_1Opt_3_01T_01_4" id="L4_1_1Ipc_1_1Opt_3_01T_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Opt.html" title="Attribute for defining an optional RPC argument. " alt="" coords="5,5,131,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_99.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Ostream"/>
<map name="L4_1_1Ipc_1_1Ostream" id="L4_1_1Ipc_1_1Ostream">
<area shape="rect" id="node1" href="classL4_1_1Ipc_1_1Istream.html" title="Input stream for IPC unmarshalling. " alt="" coords="9,5,125,32"/><area shape="rect" id="node2" href="classL4_1_1Ipc_1_1Iostream.html" title="Input/Output stream for IPC [un]marshalling. " alt="" coords="176,31,300,57"/><area shape="rect" id="node3" href="classL4_1_1Ipc_1_1Ostream.html" title="Output stream for IPC marshalling. " alt="" coords="5,56,128,83"/></map>
</td></tr>
<tr><td><img src="inherit_graph_100.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Out_3_01T_01_4"/>
<map name="L4_1_1Ipc_1_1Out_3_01T_01_4" id="L4_1_1Ipc_1_1Out_3_01T_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Out.html" title="Mark an argument as a output value in an RPC signature. " alt="" coords="5,5,129,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_101.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Ret__array_3_01T_01_4"/>
<map name="L4_1_1Ipc_1_1Ret__array_3_01T_01_4" id="L4_1_1Ipc_1_1Ret__array_3_01T_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Ret__array.html" title="Dynamically sized output array of type T. " alt="" coords="5,5,171,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_102.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Send__only"/>
<map name="L4_1_1Ipc_1_1Send__only" id="L4_1_1Ipc_1_1Send__only">
<area shape="rect" id="node1" href="structL4_1_1Ipc_1_1Send__only.html" title="RPC attribute for a send&#45;only RPC. " alt="" coords="5,5,141,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_103.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Small__buf"/>
<map name="L4_1_1Ipc_1_1Small__buf" id="L4_1_1Ipc_1_1Small__buf">
<area shape="rect" id="node1" href="classL4_1_1Ipc_1_1Small__buf.html" title="A receive item for receiving a single capability. " alt="" coords="5,5,135,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_104.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Snd__item"/>
<map name="L4_1_1Ipc_1_1Snd__item" id="L4_1_1Ipc_1_1Snd__item">
<area shape="rect" id="node1" href="classL4_1_1Ipc_1_1Snd__item.html" title="RPC wrapper for a send item. " alt="" coords="5,5,133,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_105.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Str__cp__in_3_01T_01_4"/>
<map name="L4_1_1Ipc_1_1Str__cp__in_3_01T_01_4" id="L4_1_1Ipc_1_1Str__cp__in_3_01T_01_4">
<area shape="rect" id="node1" href="classL4_1_1Ipc_1_1Str__cp__in.html" title="Abstraction for extracting a zero&#45;termintaed string from an Ipc::Istream. " alt="" coords="5,5,168,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_106.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Varg"/>
<map name="L4_1_1Ipc_1_1Varg" id="L4_1_1Ipc_1_1Varg">
<area shape="rect" id="node1" href="classL4_1_1Ipc_1_1Varg.html" title="Variably sized RPC argument. " alt="" coords="5,5,104,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_107.png" border="0" alt="" usemap="#L4_1_1Ipc_1_1Varg__list__ref"/>
<map name="L4_1_1Ipc_1_1Varg__list__ref" id="L4_1_1Ipc_1_1Varg__list__ref">
<area shape="rect" id="node1" href="classL4_1_1Ipc_1_1Varg__list__ref.html" title="List of variable&#45;sized RPC parameters as received by the server. " alt="" coords="5,13,155,39"/><area shape="rect" id="node2" href="singletonL4_1_1Ipc_1_1Varg__list.html" title="Self&#45;contained list of variable&#45;sized RPC parameters. " alt="" coords="203,5,327,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_108.png" border="0" alt="" usemap="#L4_1_1Ipc__svr_1_1Default__setup__wait"/>
<map name="L4_1_1Ipc__svr_1_1Default__setup__wait" id="L4_1_1Ipc__svr_1_1Default__setup__wait">
<area shape="rect" id="node1" href="structL4_1_1Ipc__svr_1_1Default__setup__wait.html" title="Mix in for LOOP_HOOKS for setup_wait no op. " alt="" coords="5,5,145,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_109.png" border="0" alt="" usemap="#L4_1_1Ipc__svr_1_1Direct__dispatch_3_01R_01_5_01_4"/>
<map name="L4_1_1Ipc__svr_1_1Direct__dispatch_3_01R_01_5_01_4" id="L4_1_1Ipc__svr_1_1Direct__dispatch_3_01R_01_5_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc__svr_1_1Direct__dispatch_3_01R_01_5_01_4.html" title="Direct disptach helper, for forwarding dispatch calls via a pointer to a registry R..." alt="" coords="5,5,139,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_110.png" border="0" alt="" usemap="#L4_1_1Ipc__svr_1_1Direct__dispatch_3_01R_01_4"/>
<map name="L4_1_1Ipc__svr_1_1Direct__dispatch_3_01R_01_4" id="L4_1_1Ipc__svr_1_1Direct__dispatch_3_01R_01_4">
<area shape="rect" id="node1" href="structL4_1_1Ipc__svr_1_1Direct__dispatch.html" title="Direct disptach helper, for forwarding dispatch calls a registry R. " alt="" coords="5,5,139,47"/><area shape="rect" id="node2" href="structL4_1_1Ipc__svr_1_1Exc__dispatch.html" title="Dispatch helper wrapping try {} catch {} around the dispatch call. " alt="" coords="187,5,367,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_111.png" border="0" alt="" usemap="#L4_1_1Ipc__svr_1_1Server__iface"/>
<map name="L4_1_1Ipc__svr_1_1Server__iface" id="L4_1_1Ipc__svr_1_1Server__iface">
<area shape="rect" id="node1" href="structL4_1_1Ipc__svr_1_1Compound__reply.html" title="Mix in for LOOP_HOOKS to always use compound reply and wait. " alt="" coords="219,202,383,243"/><area shape="rect" id="node2" href="structL4_1_1Ipc__svr_1_1Default__loop__hooks.html" title="Default LOOP_HOOKS. " alt="" coords="472,267,612,309"/><area shape="rect" id="node3" href="structL4Re_1_1Util_1_1Br__manager__hooks.html" title="Predefined server&#45;loop hooks for a server loop using the Br_manager. " alt="" coords="459,170,625,211"/><area shape="rect" id="node4" href="structL4_1_1Ipc__svr_1_1Default__timeout.html" title="Mix in for LOOP_HOOKS to use a 0 send and a infinite receive timeout. " alt="" coords="231,137,371,178"/><area shape="rect" id="node5" href="structL4_1_1Ipc__svr_1_1Ignore__errors.html" title="Mix in for LOOP_HOOKS to ignore IPC errors. " alt="" coords="233,333,370,374"/><area shape="rect" id="node6" href="structL4Re_1_1Util_1_1Br__manager__timeout__hooks.html" title="Predefined server&#45;loop hooks for a server with using the Br_manager and a timeout queue..." alt="" coords="459,369,625,410"/><area shape="rect" id="node7" href="classL4_1_1Ipc__svr_1_1Server__iface.html" title="Interface for server&#45;loop related functions. " alt="" coords="5,173,144,214"/><area shape="rect" id="node8" href="classL4_1_1Ipc__svr_1_1Br__manager__no__buffers.html" title="Empty implementation of Server_iface. " alt="" coords="214,267,389,309"/><area shape="rect" id="node9" href="classL4_1_1Ipc__svr_1_1Timeout__queue__hooks.html" title="Loop hooks mixin for integrating a timeout queue into the server loop. " alt="" coords="212,5,391,61"/><area shape="rect" id="node10" href="classL4Re_1_1Util_1_1Br__manager.html" title="Buffer&#45;register (BR) manager for L4::Server. " alt="" coords="218,85,385,112"/><area shape="rect" id="node11" href="classL4_1_1Ipc__svr_1_1Timeout__queue__hooks.html" title="L4::Ipc_svr::Timeout\l_queue_hooks\&lt; Br_manager\l_timeout_hooks, Br_manager \&gt;" alt="" coords="192,397,411,453"/></map>
</td></tr>
<tr><td><img src="inherit_graph_112.png" border="0" alt="" usemap="#L4_1_1Ipc__svr_1_1Timed__work_3_01HOOKS_01_4"/>
<map name="L4_1_1Ipc__svr_1_1Timed__work_3_01HOOKS_01_4" id="L4_1_1Ipc__svr_1_1Timed__work_3_01HOOKS_01_4">
<area shape="rect" id="node1" href="classL4_1_1Ipc__svr_1_1Timed__work.html" title="DEPRECATED. " alt="" coords="5,5,140,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_113.png" border="0" alt="" usemap="#L4_1_1Ipc__svr_1_1Timeout__queue"/>
<map name="L4_1_1Ipc__svr_1_1Timeout__queue" id="L4_1_1Ipc__svr_1_1Timeout__queue">
<area shape="rect" id="node1" href="classL4_1_1Ipc__svr_1_1Timeout__queue.html" title="Timeout queue to be used in l4re server loop. " alt="" coords="5,5,152,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_114.png" border="0" alt="" usemap="#L4_1_1Kip_1_1Mem__desc"/>
<map name="L4_1_1Kip_1_1Mem__desc" id="L4_1_1Kip_1_1Mem__desc">
<area shape="rect" id="node1" href="classL4_1_1Kip_1_1Mem__desc.html" title="Memory descriptors stored in the kernel interface page. " alt="" coords="5,5,144,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_115.png" border="0" alt="" usemap="#L4_1_1Kobject"/>
<map name="L4_1_1Kobject" id="L4_1_1Kobject">
<area shape="rect" id="node1" href="classL4_1_1Irq__eoi.html" title="Interface for sending an acknowledge message to an object. " alt="" coords="5,1753,93,1780"/><area shape="rect" id="node2" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Icu,\l Irq_eoi, L4_PROTO_IRQ,\l Type_info::Demand_t\&lt; 1 \&gt; \&gt;" alt="" coords="141,1688,345,1744"/><area shape="rect" id="node14" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Triggerable,\l Irq_eoi, L4_PROTO_IRQ \&gt;" alt="" coords="145,1797,341,1838"/><area shape="rect" id="node3" href="classL4_1_1Icu.html" title="C++ Icu interface. " alt="" coords="420,1688,483,1715"/><area shape="rect" id="node4" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Event,\l L4::Icu, L4RE_PROTO\l_EVENT \&gt;" alt="" coords="600,1637,767,1693"/><area shape="rect" id="node8" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Scheduler,\l Icu, L4_PROTO_SCHEDULER,\l Type_info::Demand_t\&lt; 1 \&gt; \&gt;" alt="" coords="573,1557,794,1613"/><area shape="rect" id="node10" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Vcon,\l Icu, L4_PROTO_LOG \&gt;" alt="" coords="596,1717,771,1758"/><area shape="rect" id="node5" href="classL4Re_1_1Event.html" title="Event class. " alt="" coords="881,1637,980,1664"/><area shape="rect" id="node6" href="structL4_1_1Kobject__3t.html" title="L4::Kobject_3t\&lt; Vbus,\l L4Re::Dataspace, L4Re\l::Inhibitor, L4Re::Event \&gt;" alt="" coords="1054,1063,1229,1119"/><area shape="rect" id="node7" href="classL4vbus_1_1Vbus.html" title="The virtual BUS. " alt="" coords="1293,1077,1395,1104"/><area shape="rect" id="node9" href="classL4_1_1Scheduler.html" title="Scheduler object. " alt="" coords="877,1572,984,1599"/><area shape="rect" id="node11" href="classL4_1_1Vcon.html" title="C++ L4 Vcon interface. " alt="" coords="893,1724,969,1751"/><area shape="rect" id="node12" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Log,\l L4::Vcon, L4::PROTO\l_EMPTY \&gt;" alt="" coords="1062,1709,1221,1765"/><area shape="rect" id="node13" href="classL4Re_1_1Log.html" title="Log interface class. " alt="" coords="1301,1724,1387,1751"/><area shape="rect" id="node15" href="structL4_1_1Triggerable.html" title="Interface that allows an object to be triggered by some source. " alt="" coords="393,1861,509,1888"/><area shape="rect" id="node16" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Irq,\l Triggerable, L4_PROTO\l_IRQ_SENDER \&gt;" alt="" coords="594,1941,773,1997"/><area shape="rect" id="node18" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Irq\l_mux, Triggerable, L4\l_PROTO_IRQ_MUX \&gt;" alt="" coords="601,1781,765,1837"/><area shape="rect" id="node20" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Semaphore,\l Triggerable, L4_PROTO\l_SEMAPHORE \&gt;" alt="" coords="588,1861,779,1917"/><area shape="rect" id="node17" href="classL4_1_1Irq.html" title="C++ Irq interface. " alt="" coords="900,1956,961,1983"/><area shape="rect" id="node19" href="structL4_1_1Irq__mux.html" title="IRQ multiplexer for shared IRQs. " alt="" coords="883,1796,978,1823"/><area shape="rect" id="node21" href="structL4_1_1Semaphore.html" title="Kernel&#45;provided semaphore object. " alt="" coords="872,1876,989,1903"/><area shape="rect" id="node22" href="classL4_1_1Kobject.html" title="Base class for all kinds of kernel objects and remote objects, referenced by capabilities. " alt="" coords="406,741,497,768"/><area shape="rect" id="node23" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Dataspace,\l L4::Kobject, L4RE_PROTO\l_DATASPACE, L4::Type_info\l::Demand_t\&lt; 1 \&gt; \&gt;" alt="" coords="581,967,786,1038"/><area shape="rect" id="node25" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Debug\l_obj, L4::Kobject, L4RE\l_PROTO_DEBUG \&gt;" alt="" coords="601,1143,766,1199"/><area shape="rect" id="node27" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Debugger,\l Kobject, L4_PROTO_DEBUGGER \&gt;" alt="" coords="557,1222,809,1263"/><area shape="rect" id="node29" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Derived,\l L4::Kobject, PROTO, S\l_DEMAND \&gt;" alt="" coords="600,1287,767,1343"/><area shape="rect" id="node30" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Device,\l L4::Kobject, L4VIRTIO\l_PROTOCOL, L4::Type_info\l::Demand_t\&lt; 1 \&gt; \&gt;" alt="" coords="583,1367,784,1438"/><area shape="rect" id="node31" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Dma\l_space, L4::Kobject,\l PROTO, L4::Type_info\l::Demand_t\&lt; 1 \&gt; \&gt;" alt="" coords="599,1462,767,1533"/><area shape="rect" id="node32" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Exception,\l L4::Kobject, PROTO, S\l_DEMAND \&gt;" alt="" coords="594,5,773,61"/><area shape="rect" id="node33" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Factory,\l Kobject, L4_PROTO_FACTORY \&gt;" alt="" coords="564,421,803,462"/><area shape="rect" id="node37" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Goos,\l L4::Kobject, L4RE_PROTO\l_GOOS \&gt;" alt="" coords="586,85,781,141"/><area shape="rect" id="node39" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Inhibitor,\l L4::Kobject, L4RE_PROTO\l_INHIBITOR \&gt;" alt="" coords="586,1063,781,1119"/><area shape="rect" id="node41" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Io_pager,\l L4::Kobject, PROTO, S\l_DEMAND \&gt;" alt="" coords="596,165,771,221"/><area shape="rect" id="node42" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Ipc\l_gate, Kobject, L4_PROTO\l_KOBJECT, Type_info::Demand\l_t\&lt; 1 \&gt; \&gt;" alt="" coords="572,246,795,317"/><area shape="rect" id="node44" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Irq\l_eoi, L4::Kobject, PROTO,\l S_DEMAND \&gt;" alt="" coords="591,341,775,397"/><area shape="rect" id="node45" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Meta,\l Kobject, L4_PROTO_META \&gt;" alt="" coords="577,486,789,527"/><area shape="rect" id="node46" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Namespace,\l L4::Kobject, L4RE_PROTO\l_NAMESPACE, L4::Type_info\l::Demand_t\&lt; 1 \&gt; \&gt;" alt="" coords="579,551,787,622"/><area shape="rect" id="node48" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Parent,\l L4::Kobject, L4RE_PROTO\l_PARENT \&gt;" alt="" coords="586,647,781,703"/><area shape="rect" id="node50" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Platform\l_control, Kobject, L4\l_PROTO_PLATFORM_CTL \&gt;" alt="" coords="578,727,789,783"/><area shape="rect" id="node52" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Task,\l Kobject, L4_PROTO_TASK,\l Type_info::Demand_t\&lt; 2 \&gt; \&gt;" alt="" coords="581,807,785,863"/><area shape="rect" id="node56" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Thread,\l Kobject, L4_PROTO_THREAD,\l Type_info::Demand_t\&lt; 1 \&gt; \&gt;" alt="" coords="573,887,794,943"/><area shape="rect" id="node24" href="classL4Re_1_1Dataspace.html" title="Interface for memory&#45;like objects. " alt="" coords="865,1008,996,1035"/><area shape="rect" id="node26" href="classL4Re_1_1Debug__obj.html" title="Debug interface. " alt="" coords="867,1157,995,1184"/><area shape="rect" id="node28" href="classL4_1_1Debugger.html" title="C++ debugger interface. " alt="" coords="878,1229,983,1256"/><area shape="rect" id="node34" href="classL4_1_1Factory.html" title="C++ Factory interface to create kernel objects. " alt="" coords="885,428,976,455"/><area shape="rect" id="node35" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Mem\l_alloc, L4::Factory,\l L4::PROTO_EMPTY \&gt;" alt="" coords="1058,413,1225,469"/><area shape="rect" id="node36" href="classL4Re_1_1Mem__alloc.html" title="Memory allocation interface. " alt="" coords="1279,428,1409,455"/><area shape="rect" id="node38" href="classL4Re_1_1Video_1_1Goos.html" title="A goos. " alt="" coords="861,100,1000,127"/><area shape="rect" id="node40" href="classL4Re_1_1Inhibitor.html" title="Set of inhibitor locks, which inhibit specific actions when held. " alt="" coords="875,1077,987,1104"/><area shape="rect" id="node43" href="classL4_1_1Ipc__gate.html" title="The C++ IPC gate interface. " alt="" coords="881,268,980,295"/><area shape="rect" id="node47" href="classL4Re_1_1Namespace.html" title="Name&#45;space interface. " alt="" coords="862,573,999,600"/><area shape="rect" id="node49" href="classL4Re_1_1Parent.html" title="Parent interface. " alt="" coords="879,661,983,688"/><area shape="rect" id="node51" href="classL4_1_1Platform__control.html" title="L4 C++ interface for controlling platform&#45;wide properties. " alt="" coords="857,741,1004,768"/><area shape="rect" id="node53" href="classL4_1_1Task.html" title="C++ interface of the Task kernel object. " alt="" coords="893,821,968,848"/><area shape="rect" id="node54" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Vm,\l Task, L4_PROTO_VM \&gt;" alt="" coords="1052,814,1231,855"/><area shape="rect" id="node55" href="classL4_1_1Vm.html" title="Virtual machine. " alt="" coords="1312,821,1376,848"/><area shape="rect" id="node57" href="classL4_1_1Thread.html" title="C++ L4 kernel thread interface. " alt="" coords="885,901,976,928"/></map>
</td></tr>
<tr><td><img src="inherit_graph_116.png" border="0" alt="" usemap="#L4_1_1Kobject__2t_3_01Console_00_01Video_1_1Goos_00_01Event_00_01L4_1_1PROTO__EMPTY_01_4"/>
<map name="L4_1_1Kobject__2t_3_01Console_00_01Video_1_1Goos_00_01Event_00_01L4_1_1PROTO__EMPTY_01_4" id="L4_1_1Kobject__2t_3_01Console_00_01Video_1_1Goos_00_01Event_00_01L4_1_1PROTO__EMPTY_01_4">
<area shape="rect" id="node1" href="classL4_1_1Kobject__2t.html" title="L4::Kobject_2t\&lt; Console,\l Video::Goos, Event, L4\l::PROTO_EMPTY \&gt;" alt="" coords="5,5,183,61"/><area shape="rect" id="node2" href="classL4Re_1_1Console.html" title="Console class. " alt="" coords="231,20,345,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_117.png" border="0" alt="" usemap="#L4_1_1Kobject__2t_3_01Debug__obj__t_3_01BASE_01_4_00_01BASE_00_01Debug__obj_00_01L4_1_1PROTO__EMPTY_01_4"/>
<map name="L4_1_1Kobject__2t_3_01Debug__obj__t_3_01BASE_01_4_00_01BASE_00_01Debug__obj_00_01L4_1_1PROTO__EMPTY_01_4" id="L4_1_1Kobject__2t_3_01Debug__obj__t_3_01BASE_01_4_00_01BASE_00_01Debug__obj_00_01L4_1_1PROTO__EMPTY_01_4">
<area shape="rect" id="node1" href="classL4_1_1Kobject__2t.html" title="L4::Kobject_2t\&lt; Debug\l_obj_t\&lt; BASE \&gt;, BASE,\l Debug_obj, L4::PROTO\l_EMPTY \&gt;" alt="" coords="5,5,176,76"/></map>
</td></tr>
<tr><td><img src="inherit_graph_118.png" border="0" alt="" usemap="#L4_1_1Kobject__2t_3_01Derived_00_01Base1_00_01Base2_00_01PROTO_00_01S__DEMAND_01_4"/>
<map name="L4_1_1Kobject__2t_3_01Derived_00_01Base1_00_01Base2_00_01PROTO_00_01S__DEMAND_01_4" id="L4_1_1Kobject__2t_3_01Derived_00_01Base1_00_01Base2_00_01PROTO_00_01S__DEMAND_01_4">
<area shape="rect" id="node1" href="classL4_1_1Kobject__2t.html" title="Helper class to create an L4Re interface class that is derived from two base classes (see L4::Kobject..." alt="" coords="5,5,180,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_119.png" border="0" alt="" usemap="#L4_1_1Kobject__3t_3_01Derived_00_01Base1_00_01Base2_00_01Base3_00_01PROTO_00_01S__DEMAND_01_4"/>
<map name="L4_1_1Kobject__3t_3_01Derived_00_01Base1_00_01Base2_00_01Base3_00_01PROTO_00_01S__DEMAND_01_4" id="L4_1_1Kobject__3t_3_01Derived_00_01Base1_00_01Base2_00_01Base3_00_01PROTO_00_01S__DEMAND_01_4">
<area shape="rect" id="node1" href="structL4_1_1Kobject__3t.html" title="Helper class to create an L4Re interface class that is derived from three base classes (see L4::Kobje..." alt="" coords="5,5,180,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_120.png" border="0" alt="" usemap="#L4_1_1Kobject__demand_3_01T_01_4"/>
<map name="L4_1_1Kobject__demand_3_01T_01_4" id="L4_1_1Kobject__demand_3_01T_01_4">
<area shape="rect" id="node1" href="structL4_1_1Kobject__demand.html" title="Get the combined server&#45;side resource requirements for all type T... " alt="" coords="5,5,188,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_121.png" border="0" alt="" usemap="#L4_1_1Kobject__t_3_01Derived_00_01Base_00_01PROTO_00_01S__DEMAND_01_4"/>
<map name="L4_1_1Kobject__t_3_01Derived_00_01Base_00_01PROTO_00_01S__DEMAND_01_4" id="L4_1_1Kobject__t_3_01Derived_00_01Base_00_01PROTO_00_01S__DEMAND_01_4">
<area shape="rect" id="node1" href="classL4_1_1Kobject__t.html" title="Helper class to create an L4Re interface class that is derived from a single base class..." alt="" coords="5,5,216,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_122.png" border="0" alt="" usemap="#L4_1_1Kobject__t_3_01Pager_00_01Io__pager_00_01L4__PROTO__PAGE__FAULT_01_4"/>
<map name="L4_1_1Kobject__t_3_01Pager_00_01Io__pager_00_01L4__PROTO__PAGE__FAULT_01_4" id="L4_1_1Kobject__t_3_01Pager_00_01Io__pager_00_01L4__PROTO__PAGE__FAULT_01_4">
<area shape="rect" id="node1" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Pager,\l Io_pager, L4_PROTO_PAGE\l_FAULT \&gt;" alt="" coords="5,5,216,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_123.png" border="0" alt="" usemap="#L4_1_1Kobject__t_3_01Rm_00_01L4_1_1Pager_00_01L4RE__PROTO__RM_00_01L4_1_1Type__info_1_1Demand__t_3_011_01_4_01_4"/>
<map name="L4_1_1Kobject__t_3_01Rm_00_01L4_1_1Pager_00_01L4RE__PROTO__RM_00_01L4_1_1Type__info_1_1Demand__t_3_011_01_4_01_4" id="L4_1_1Kobject__t_3_01Rm_00_01L4_1_1Pager_00_01L4RE__PROTO__RM_00_01L4_1_1Type__info_1_1Demand__t_3_011_01_4_01_4">
<area shape="rect" id="node1" href="classL4_1_1Kobject__t.html" title="L4::Kobject_t\&lt; Rm,\l L4::Pager, L4RE_PROTO\l_RM, L4::Type_info::Demand\l_t\&lt; 1 \&gt; \&gt;" alt="" coords="5,5,208,76"/><area shape="rect" id="node2" href="classL4Re_1_1Rm.html" title="Region map. " alt="" coords="256,27,339,54"/></map>
</td></tr>
<tr><td><img src="inherit_graph_124.png" border="0" alt="" usemap="#L4_1_1Kobject__typeid_3_01T_01_4"/>
<map name="L4_1_1Kobject__typeid_3_01T_01_4" id="L4_1_1Kobject__typeid_3_01T_01_4">
<area shape="rect" id="node1" href="structL4_1_1Kobject__typeid.html" title="Meta object for handling access to type information of Kobjects. " alt="" coords="5,5,175,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_125.png" border="0" alt="" usemap="#L4_1_1Kobject__x_3_01Derived_00_01ARGS_01_4"/>
<map name="L4_1_1Kobject__x_3_01Derived_00_01ARGS_01_4" id="L4_1_1Kobject__x_3_01Derived_00_01ARGS_01_4">
<area shape="rect" id="node1" href="structL4_1_1Kobject__x.html" title="Generic Kobject inheritance template. " alt="" coords="5,5,175,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_126.png" border="0" alt="" usemap="#L4_1_1Kobject__x_3_01Iommu_00_01Proto__t_3_01L4__PROTO__IOMMU_01_4_00_01Type__info_1_1Demand__t_3_011_01_4_01_4"/>
<map name="L4_1_1Kobject__x_3_01Iommu_00_01Proto__t_3_01L4__PROTO__IOMMU_01_4_00_01Type__info_1_1Demand__t_3_011_01_4_01_4" id="L4_1_1Kobject__x_3_01Iommu_00_01Proto__t_3_01L4__PROTO__IOMMU_01_4_00_01Type__info_1_1Demand__t_3_011_01_4_01_4">
<area shape="rect" id="node1" href="structL4_1_1Kobject__x.html" title="L4::Kobject_x\&lt; Iommu,\l Proto_t\&lt; L4_PROTO_IOMMU\l \&gt;, Type_info::Demand_t\&lt; 1 \&gt; \&gt;" alt="" coords="5,5,224,61"/><area shape="rect" id="node2" href="classL4_1_1Iommu.html" title="Interface for IO&#45;MMUs used for DMA remapping. " alt="" coords="272,20,357,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_127.png" border="0" alt="" usemap="#L4_1_1Poll__timeout__kipclock"/>
<map name="L4_1_1Poll__timeout__kipclock" id="L4_1_1Poll__timeout__kipclock">
<area shape="rect" id="node1" href="classL4_1_1Poll__timeout__kipclock.html" title="A polling timeout based on the L4Re clock. " alt="" coords="5,5,184,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_128.png" border="0" alt="" usemap="#L4_1_1Proto__t_3_01P_01_4"/>
<map name="L4_1_1Proto__t_3_01P_01_4" id="L4_1_1Proto__t_3_01P_01_4">
<area shape="rect" id="node1" href="structL4_1_1Proto__t.html" title="Data type for defining protocol numbers. " alt="" coords="5,5,128,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_129.png" border="0" alt="" usemap="#L4_1_1Server_3_01LOOP__HOOKS_01_4"/>
<map name="L4_1_1Server_3_01LOOP__HOOKS_01_4" id="L4_1_1Server_3_01LOOP__HOOKS_01_4">
<area shape="rect" id="node1" href="classL4_1_1Server.html" title="Basic server loop for handling client requests. " alt="" coords="5,13,212,39"/><area shape="rect" id="node2" href="classL4Re_1_1Util_1_1Registry__server.html" title="A server loop object which has a Object_registry included. " alt="" coords="260,5,451,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_130.png" border="0" alt="" usemap="#L4_1_1Server__object__t_3_01IFACE_00_01BASE_01_4"/>
<map name="L4_1_1Server__object__t_3_01IFACE_00_01BASE_01_4" id="L4_1_1Server__object__t_3_01IFACE_00_01BASE_01_4">
<area shape="rect" id="node1" href="classL4_1_1Server__object.html" title="Abstract server object to be used with L4::Server and L4::Basic_registry. " alt="" coords="11,5,142,32"/><area shape="rect" id="node2" href="structL4_1_1Server__object__x.html" title="Helper class to implement p_dispatch based server objects. " alt="" coords="196,27,381,69"/><area shape="rect" id="node3" href="structL4_1_1Server__object__t.html" title="Base class (template) for server implementing server objects. " alt="" coords="5,57,148,98"/></map>
</td></tr>
<tr><td><img src="inherit_graph_131.png" border="0" alt="" usemap="#L4_1_1Server__object__t_3_01Kobject_01_4"/>
<map name="L4_1_1Server__object__t_3_01Kobject_01_4" id="L4_1_1Server__object__t_3_01Kobject_01_4">
<area shape="rect" id="node1" href="structL4_1_1Server__object__t.html" title="L4::Server_object_t\l\&lt; Kobject \&gt;" alt="" coords="5,5,148,47"/><area shape="rect" id="node2" href="structL4_1_1Irq__handler__object.html" title="Server object base class for handling IRQ messages. " alt="" coords="196,13,359,39"/></map>
</td></tr>
<tr><td><img src="inherit_graph_132.png" border="0" alt="" usemap="#L4_1_1Smart__cap_3_01T_00_01SMART_01_4"/>
<map name="L4_1_1Smart__cap_3_01T_00_01SMART_01_4" id="L4_1_1Smart__cap_3_01T_00_01SMART_01_4">
<area shape="rect" id="node1" href="classL4_1_1Smart__cap.html" title="Smart capability class. " alt="" coords="5,5,207,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_133.png" border="0" alt="" usemap="#L4_1_1String"/>
<map name="L4_1_1String" id="L4_1_1String">
<area shape="rect" id="node1" href="classL4_1_1String.html" title="A null&#45;terminated string container class. " alt="" coords="5,5,87,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_134.png" border="0" alt="" usemap="#L4_1_1Thread_1_1Attr"/>
<map name="L4_1_1Thread_1_1Attr" id="L4_1_1Thread_1_1Attr">
<area shape="rect" id="node1" href="classL4_1_1Thread_1_1Attr.html" title="Thread attributes used for control_commit(). " alt="" coords="5,5,124,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_135.png" border="0" alt="" usemap="#L4_1_1Thread_1_1Modify__senders"/>
<map name="L4_1_1Thread_1_1Modify__senders" id="L4_1_1Thread_1_1Modify__senders">
<area shape="rect" id="node1" href="classL4_1_1Thread_1_1Modify__senders.html" title="Wrapper class for modifying senders. " alt="" coords="5,5,144,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_136.png" border="0" alt="" usemap="#L4_1_1Type__info"/>
<map name="L4_1_1Type__info" id="L4_1_1Type__info">
<area shape="rect" id="node1" href="structL4_1_1Type__info.html" title="Dynamic Type Information for L4Re Interfaces. " alt="" coords="5,5,112,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_137.png" border="0" alt="" usemap="#L4_1_1Type__info_1_1Demand"/>
<map name="L4_1_1Type__info_1_1Demand" id="L4_1_1Type__info_1_1Demand">
<area shape="rect" id="node1" href="classL4_1_1Type__info_1_1Demand.html" title="Data type for expressing the needed receive buffers at the server&#45;side of an interface. " alt="" coords="5,277,172,303"/><area shape="rect" id="node2" href="structL4_1_1Type__info_1_1Demand__t.html" title="L4::Type_info::Demand\l_t\&lt; __I::Max\&lt; D1::Caps,\l D2::Caps \&gt;::Res, D1::Flags\|\lD2::Flags, __I::Max\&lt; D1::Mem,\l D2::Mem \&gt;::Res, __I::Max\&lt; D1\l::Ports, D2::Ports \&gt;::Res \&gt;" alt="" coords="248,5,463,105"/><area shape="rect" id="node4" href="structL4_1_1Type__info_1_1Demand__t.html" title="L4::Type_info::Demand\l_t\&lt; __I::Max\&lt; Kobject\l_typeid\&lt; T1 \&gt;::Demand\l::Caps, Kobject_demand\l\&lt; T2...\&gt;::Caps \&gt;::Res, Kobject\l_typeid\&lt; T1 \&gt;::Demand::Flags\|\lKobject_demand\&lt; T2...\&gt;::Flags,\l __I::Max\&lt; Kobject_typeid\&lt; T1\l \&gt;::Demand::Mem, Kobject_demand\l\&lt; T2...\&gt;::Mem \&gt;::Res, __I::Max\&lt;\l Kobject_typeid\&lt; T1 \&gt;::Demand::Ports,\l Kobject_demand\&lt; T2...\&gt;::Ports \&gt;::Res \&gt;" alt="" coords="220,129,491,317"/><area shape="rect" id="node6" href="structL4_1_1Type__info_1_1Demand__t.html" title="L4::Type_info::Demand_t\&lt;\&gt;" alt="" coords="258,342,453,369"/><area shape="rect" id="node7" href="structL4_1_1Type__info_1_1Demand__t.html" title="Template type statically describing demand of receive buffers. " alt="" coords="266,393,445,449"/><area shape="rect" id="node3" href="structL4_1_1Type__info_1_1Demand__union__t.html" title="Template type statically describing the combination of two Demand object. " alt="" coords="545,35,712,76"/><area shape="rect" id="node5" href="structL4_1_1Type__info_1_1Demand__union__t.html" title="L4::Type_info::Demand\l_union_t\&lt; Kobject_typeid\l\&lt; T1 \&gt;::Demand, Kobject\l_demand\&lt; T2...\&gt; \&gt;" alt="" coords="539,188,719,259"/></map>
</td></tr>
<tr><td><img src="inherit_graph_138.png" border="0" alt="" usemap="#L4_1_1Typeid_1_1Detail_1_1__Rpcs_3_01OPCODE_00_01O_00_01Default__op_3_01R_01_4_01_4_1_1Rpc_3_01Y_01_4"/>
<map name="L4_1_1Typeid_1_1Detail_1_1__Rpcs_3_01OPCODE_00_01O_00_01Default__op_3_01R_01_4_01_4_1_1Rpc_3_01Y_01_4" id="L4_1_1Typeid_1_1Detail_1_1__Rpcs_3_01OPCODE_00_01O_00_01Default__op_3_01R_01_4_01_4_1_1Rpc_3_01Y_01_4">
<area shape="rect" id="node1" href="structL4_1_1Typeid_1_1Detail_1_1__Rpcs_3_01OPCODE_00_01O_00_01Default__op_3_01R_01_4_01_4_1_1Rpc.html" title="Find the given RPC in the list. " alt="" coords="5,5,209,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_139.png" border="0" alt="" usemap="#L4_1_1Typeid_1_1Detail_1_1__Rpcs_3_01OPCODE_00_01O_00_01R_00_01X_8_8_8_4"/>
<map name="L4_1_1Typeid_1_1Detail_1_1__Rpcs_3_01OPCODE_00_01O_00_01R_00_01X_8_8_8_4" id="L4_1_1Typeid_1_1Detail_1_1__Rpcs_3_01OPCODE_00_01O_00_01R_00_01X_8_8_8_4">
<area shape="rect" id="node1" href="structL4_1_1Typeid_1_1Detail_1_1__Rpcs_3_01OPCODE_00_01O_00_01R_00_01X_8_8_8_4.html" title="Non&#45;empty list of RPCs. " alt="" coords="5,5,167,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_140.png" border="0" alt="" usemap="#L4_1_1Typeid_1_1Detail_1_1__Rpcs_3_01OPCODE_00_01O_00_01R_00_01X_8_8_8_4_1_1Rpc_3_01Y_01_4"/>
<map name="L4_1_1Typeid_1_1Detail_1_1__Rpcs_3_01OPCODE_00_01O_00_01R_00_01X_8_8_8_4_1_1Rpc_3_01Y_01_4" id="L4_1_1Typeid_1_1Detail_1_1__Rpcs_3_01OPCODE_00_01O_00_01R_00_01X_8_8_8_4_1_1Rpc_3_01Y_01_4">
<area shape="rect" id="node1" href="structL4_1_1Typeid_1_1Detail_1_1__Rpcs_3_01OPCODE_00_01O_00_01R_00_01X_8_8_8_4_1_1Rpc.html" title="Find the given RPC in the list. " alt="" coords="5,5,167,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_141.png" border="0" alt="" usemap="#L4_1_1Typeid_1_1Detail_1_1Rpcs__end"/>
<map name="L4_1_1Typeid_1_1Detail_1_1Rpcs__end" id="L4_1_1Typeid_1_1Detail_1_1Rpcs__end">
<area shape="rect" id="node1" href="structL4_1_1Typeid_1_1Detail_1_1Rpcs__end.html" title="Internal end&#45;of&#45;list marker. " alt="" coords="5,173,135,214"/><area shape="rect" id="node2" href="structL4_1_1Typeid_1_1Detail_1_1__Rpcs.html" title="L4::Typeid::Detail\l::_Rpcs\&lt; L4::Opcode,\l 0, RPCS...\&gt;" alt="" coords="217,5,371,61"/><area shape="rect" id="node4" href="structL4_1_1Typeid_1_1Detail_1_1__Rpcs.html" title="L4::Typeid::Detail\l::_Rpcs\&lt; l4_umword_t,\l 0, ARG...\&gt;" alt="" coords="213,85,375,141"/><area shape="rect" id="node6" href="structL4_1_1Typeid_1_1Detail_1_1__Rpcs.html" title="L4::Typeid::Detail\l::_Rpcs\&lt; OPCODE_TYPE,\l 0, RPCS...\&gt;" alt="" coords="201,165,387,221"/><area shape="rect" id="node8" href="structL4_1_1Typeid_1_1Detail_1_1__Rpcs.html" title="L4::Typeid::Detail\l::_Rpcs\&lt; void, 0, OPERATION \&gt;" alt="" coords="183,245,405,286"/><area shape="rect" id="node10" href="structL4_1_1Typeid_1_1Detail_1_1__Rpcs.html" title="Empty list of RPCs. " alt="" coords="201,310,387,351"/><area shape="rect" id="node3" href="structL4_1_1Typeid_1_1Rpcs.html" title="Standard list of RPCs of an interface. " alt="" coords="473,20,660,47"/><area shape="rect" id="node5" href="structL4_1_1Typeid_1_1Rpcs__sys.html" title="List of RPCs typically used for kernel interfaces. " alt="" coords="489,93,644,134"/><area shape="rect" id="node7" href="structL4_1_1Typeid_1_1Rpcs__code_1_1F.html" title="L4::Typeid::Rpcs_code\l\&lt; OPCODE_TYPE \&gt;::F\&lt; RPCS \&gt;" alt="" coords="453,173,680,214"/><area shape="rect" id="node9" href="structL4_1_1Typeid_1_1Rpc__nocode.html" title="List of RPCs of an interface using a single operation without an opcode. " alt="" coords="480,245,653,286"/></map>
</td></tr>
<tr><td><img src="inherit_graph_142.png" border="0" alt="" usemap="#L4_1_1Typeid_1_1P__dispatch_3_01LIST_01_4"/>
<map name="L4_1_1Typeid_1_1P__dispatch_3_01LIST_01_4" id="L4_1_1Typeid_1_1P__dispatch_3_01LIST_01_4">
<area shape="rect" id="node1" href="structL4_1_1Typeid_1_1P__dispatch.html" title="Use for protocol based dispatch stage. " alt="" coords="5,5,168,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_143.png" border="0" alt="" usemap="#L4_1_1Typeid_1_1Raw__ipc_3_01CLASS_01_4"/>
<map name="L4_1_1Typeid_1_1Raw__ipc_3_01CLASS_01_4" id="L4_1_1Typeid_1_1Raw__ipc_3_01CLASS_01_4">
<area shape="rect" id="node1" href="structL4_1_1Typeid_1_1Raw__ipc.html" title="RPCs list for passing raw incoming IPC to the server object. " alt="" coords="5,5,152,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_144.png" border="0" alt="" usemap="#L4_1_1Typeid_1_1Rpcs__code_3_01OPCODE__TYPE_01_4"/>
<map name="L4_1_1Typeid_1_1Rpcs__code_3_01OPCODE__TYPE_01_4" id="L4_1_1Typeid_1_1Rpcs__code_3_01OPCODE__TYPE_01_4">
<area shape="rect" id="node1" href="structL4_1_1Typeid_1_1Rpcs__code.html" title="List of RPCs of an interface using a special opcode type. " alt="" coords="5,5,169,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_145.png" border="0" alt="" usemap="#L4_1_1Types_1_1Bool_3_01____Iface__conflict_3_01I_00_01I2_01_4_1_1value_7_7__Iface__conflict_3_01I_00_01LIST_1_1type_01_4_1_1value_01_4"/>
<map name="L4_1_1Types_1_1Bool_3_01____Iface__conflict_3_01I_00_01I2_01_4_1_1value_7_7__Iface__conflict_3_01I_00_01LIST_1_1type_01_4_1_1value_01_4" id="L4_1_1Types_1_1Bool_3_01____Iface__conflict_3_01I_00_01I2_01_4_1_1value_7_7__Iface__conflict_3_01I_00_01LIST_1_1type_01_4_1_1value_01_4">
<area shape="rect" id="node1" href="structL4_1_1Types_1_1Bool.html" title="L4::Types::Bool\&lt; _\l_Iface_conflict\&lt; I,\l I2 \&gt;::value\|\|_Iface\l_conflict\&lt; I, LIST::type\l \&gt;::value \&gt;" alt="" coords="5,5,165,91"/></map>
</td></tr>
<tr><td><img src="inherit_graph_146.png" border="0" alt="" usemap="#L4_1_1Types_1_1Bool_3_01false_01_4"/>
<map name="L4_1_1Types_1_1Bool_3_01false_01_4" id="L4_1_1Types_1_1Bool_3_01false_01_4">
<area shape="rect" id="node1" href="structL4_1_1Types_1_1Bool.html" title="L4::Types::Bool\&lt; false \&gt;" alt="" coords="5,5,176,32"/><area shape="rect" id="node2" href="structL4_1_1Types_1_1False.html" title="False meta value. " alt="" coords="224,5,347,32"/><area shape="rect" id="node3" href="structL4_1_1Types_1_1Same.html" title="Compare two data types for equality. " alt="" coords="395,5,569,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_147.png" border="0" alt="" usemap="#L4_1_1Types_1_1Bool_3_01I1_1_1Proto_9_0APROTO__EMPTY_01_6_6I1_1_1Proto_0A_0AI2_1_1Proto_01_4"/>
<map name="L4_1_1Types_1_1Bool_3_01I1_1_1Proto_9_0APROTO__EMPTY_01_6_6I1_1_1Proto_0A_0AI2_1_1Proto_01_4" id="L4_1_1Types_1_1Bool_3_01I1_1_1Proto_9_0APROTO__EMPTY_01_6_6I1_1_1Proto_0A_0AI2_1_1Proto_01_4">
<area shape="rect" id="node1" href="structL4_1_1Types_1_1Bool.html" title="L4::Types::Bool\&lt; I1\l::Proto!=PROTO_EMPTY\l &amp;&amp;I1::Proto==I2::Proto \&gt;" alt="" coords="5,5,187,61"/></map>
</td></tr>
<tr><td><img src="inherit_graph_148.png" border="0" alt="" usemap="#L4_1_1Types_1_1Bool_3_01Iface__conflict_3_01I_00_01L2_1_1type_01_4_1_1value_7_7__Conflict_3_01L1_1_1type_00_01L2_1_1type_01_4_1_1value_01_4"/>
<map name="L4_1_1Types_1_1Bool_3_01Iface__conflict_3_01I_00_01L2_1_1type_01_4_1_1value_7_7__Conflict_3_01L1_1_1type_00_01L2_1_1type_01_4_1_1value_01_4" id="L4_1_1Types_1_1Bool_3_01Iface__conflict_3_01I_00_01L2_1_1type_01_4_1_1value_7_7__Conflict_3_01L1_1_1type_00_01L2_1_1type_01_4_1_1value_01_4">
<area shape="rect" id="node1" href="structL4_1_1Types_1_1Bool.html" title="L4::Types::Bool\&lt; Iface\l_conflict\&lt; I, L2::type\l \&gt;::value\|\|_Conflict\&lt; L1\l::type, L2::type \&gt;::value \&gt;" alt="" coords="5,5,180,76"/></map>
</td></tr>
<tr><td><img src="inherit_graph_149.png" border="0" alt="" usemap="#L4_1_1Types_1_1Bool_3_01true_01_4"/>
<map name="L4_1_1Types_1_1Bool_3_01true_01_4" id="L4_1_1Types_1_1Bool_3_01true_01_4">
<area shape="rect" id="node1" href="structL4_1_1Types_1_1Bool.html" title="L4::Types::Bool\&lt; true \&gt;" alt="" coords="5,46,171,73"/><area shape="rect" id="node2" href="structL4_1_1Types_1_1True.html" title="True meta value. " alt="" coords="219,46,337,73"/><area shape="rect" id="node3" href="structL4_1_1Ipc_1_1Msg_1_1Is__valid__rpc__type.html" title="L4::Ipc::Msg::Is_valid\l_rpc_type\&lt; A * \&gt;" alt="" coords="385,5,536,47"/><area shape="rect" id="node4" href="structL4_1_1Ipc_1_1Msg_1_1Is__valid__rpc__type.html" title="Type trait defining a valid RPC parameter type. " alt="" coords="385,71,536,112"/></map>
</td></tr>
<tr><td><img src="inherit_graph_150.png" border="0" alt="" usemap="#L4_1_1Types_1_1Bool_3_01Typeid_1_1Conflict_3_01L1_1_1type_00_01L2_1_1type_01_4_1_1value_7_7Conflict_3_01L1_00_01LIST_8_8_8_4_1_1value_7_7Conflict_3_01L2_00_01LIST_8_8_8_4_1_1value_01_4"/>
<map name="L4_1_1Types_1_1Bool_3_01Typeid_1_1Conflict_3_01L1_1_1type_00_01L2_1_1type_01_4_1_1value_7_7Conflict_3_01L1_00_01LIST_8_8_8_4_1_1value_7_7Conflict_3_01L2_00_01LIST_8_8_8_4_1_1value_01_4" id="L4_1_1Types_1_1Bool_3_01Typeid_1_1Conflict_3_01L1_1_1type_00_01L2_1_1type_01_4_1_1value_7_7Conflict_3_01L1_00_01LIST_8_8_8_4_1_1value_7_7Conflict_3_01L2_00_01LIST_8_8_8_4_1_1value_01_4">
<area shape="rect" id="node1" href="structL4_1_1Types_1_1Bool.html" title="L4::Types::Bool\&lt; Typeid\l::Conflict\&lt; L1::type,\l L2::type \&gt;::value\|\|Conflict\l\&lt; L1, LIST...\&gt;::value\|\|Conflict\l\&lt; L2, LIST...\&gt;::value \&gt;" alt="" coords="5,5,201,91"/></map>
</td></tr>
<tr><td><img src="inherit_graph_151.png" border="0" alt="" usemap="#L4_1_1Types_1_1Bool_3_01Typeid_1_1Iface__conflict_3_01I_1_1type_00_01L_1_1type_01_4_1_1value_7_7Iface__conflict_3_01I_00_01LIST_8_8_8_4_1_1value_01_4"/>
<map name="L4_1_1Types_1_1Bool_3_01Typeid_1_1Iface__conflict_3_01I_1_1type_00_01L_1_1type_01_4_1_1value_7_7Iface__conflict_3_01I_00_01LIST_8_8_8_4_1_1value_01_4" id="L4_1_1Types_1_1Bool_3_01Typeid_1_1Iface__conflict_3_01I_1_1type_00_01L_1_1type_01_4_1_1value_7_7Iface__conflict_3_01I_00_01LIST_8_8_8_4_1_1value_01_4">
<area shape="rect" id="node1" href="structL4_1_1Types_1_1Bool.html" title="L4::Types::Bool\&lt; Typeid\l::Iface_conflict\&lt; I::type,\l L::type \&gt;::value\|\|Iface\l_conflict\&lt; I, LIST...\&gt;::value \&gt;" alt="" coords="5,5,200,76"/></map>
</td></tr>
<tr><td><img src="inherit_graph_152.png" border="0" alt="" usemap="#L4_1_1Types_1_1Bool_3_01V_01_4"/>
<map name="L4_1_1Types_1_1Bool_3_01V_01_4" id="L4_1_1Types_1_1Bool_3_01V_01_4">
<area shape="rect" id="node1" href="structL4_1_1Types_1_1Bool.html" title="Boolean meta type. " alt="" coords="5,5,156,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_153.png" border="0" alt="" usemap="#L4_1_1Types_1_1Flags_3_01BITS__ENUM_00_01UNDERLYING_01_4"/>
<map name="L4_1_1Types_1_1Flags_3_01BITS__ENUM_00_01UNDERLYING_01_4" id="L4_1_1Types_1_1Flags_3_01BITS__ENUM_00_01UNDERLYING_01_4">
<area shape="rect" id="node1" href="classL4_1_1Types_1_1Flags.html" title="Template for defining typical Flags bitmaps. " alt="" coords="5,5,187,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_154.png" border="0" alt="" usemap="#l4__buf__regs__t"/>
<map name="l4__buf__regs__t" id="l4__buf__regs__t">
<area shape="rect" id="node1" href="structl4__buf__regs__t.html" title="Encapsulation of the buffer&#45;registers block in the UTCB. " alt="" coords="5,5,112,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_155.png" border="0" alt="" usemap="#l4__exc__regs__t"/>
<map name="l4__exc__regs__t" id="l4__exc__regs__t">
<area shape="rect" id="node1" href="structl4__exc__regs__t.html" title="UTCB structure for exceptions. " alt="" coords="5,5,116,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_156.png" border="0" alt="" usemap="#l4__fpage__t"/>
<map name="l4__fpage__t" id="l4__fpage__t">
<area shape="rect" id="node1" href="unionl4__fpage__t.html" title="L4 flexpage type. " alt="" coords="5,5,95,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_157.png" border="0" alt="" usemap="#l4__icu__info__t"/>
<map name="l4__icu__info__t" id="l4__icu__info__t">
<area shape="rect" id="node1" href="structl4__icu__info__t.html" title="Info structure for an ICU. " alt="" coords="5,5,107,32"/><area shape="rect" id="node2" href="classL4_1_1Icu_1_1Info.html" title="This class encapsulates information about an ICU. " alt="" coords="155,5,247,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_158.png" border="0" alt="" usemap="#l4__icu__msi__info__t"/>
<map name="l4__icu__msi__info__t" id="l4__icu__msi__info__t">
<area shape="rect" id="node1" href="structl4__icu__msi__info__t.html" title="Info to use for a specific MSI. " alt="" coords="5,5,136,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_159.png" border="0" alt="" usemap="#l4__kernel__info__mem__desc__t"/>
<map name="l4__kernel__info__mem__desc__t" id="l4__kernel__info__mem__desc__t">
<area shape="rect" id="node1" href="structl4__kernel__info__mem__desc__t.html" title="Memory descriptor data structure. " alt="" coords="5,5,155,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_160.png" border="0" alt="" usemap="#l4__msg__regs__t"/>
<map name="l4__msg__regs__t" id="l4__msg__regs__t">
<area shape="rect" id="node1" href="unionl4__msg__regs__t.html" title="Encapsulation of the message&#45;register block in the UTCB. " alt="" coords="5,5,120,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_161.png" border="0" alt="" usemap="#l4__msgtag__t"/>
<map name="l4__msgtag__t" id="l4__msgtag__t">
<area shape="rect" id="node1" href="structl4__msgtag__t.html" title="Message tag data structure. " alt="" coords="5,5,104,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_162.png" border="0" alt="" usemap="#l4__sched__cpu__set__t"/>
<map name="l4__sched__cpu__set__t" id="l4__sched__cpu__set__t">
<area shape="rect" id="node1" href="structl4__sched__cpu__set__t.html" title="CPU sets. " alt="" coords="5,5,153,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_163.png" border="0" alt="" usemap="#l4__sched__param__t"/>
<map name="l4__sched__param__t" id="l4__sched__param__t">
<area shape="rect" id="node1" href="structl4__sched__param__t.html" title="Scheduler parameter set. " alt="" coords="5,5,144,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_164.png" border="0" alt="" usemap="#l4__snd__fpage__t"/>
<map name="l4__snd__fpage__t" id="l4__snd__fpage__t">
<area shape="rect" id="node1" href="structl4__snd__fpage__t.html" title="Send&#45;flex&#45;page types. " alt="" coords="5,5,125,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_165.png" border="0" alt="" usemap="#l4__thread__regs__t"/>
<map name="l4__thread__regs__t" id="l4__thread__regs__t">
<area shape="rect" id="node1" href="structl4__thread__regs__t.html" title="Encapsulation of the thread&#45;control&#45;register block of the UTCB. " alt="" coords="5,5,136,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_166.png" border="0" alt="" usemap="#l4__timeout__s"/>
<map name="l4__timeout__s" id="l4__timeout__s">
<area shape="rect" id="node1" href="structl4__timeout__s.html" title="Basic timeout specification. " alt="" coords="5,5,107,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_167.png" border="0" alt="" usemap="#l4__timeout__t"/>
<map name="l4__timeout__t" id="l4__timeout__t">
<area shape="rect" id="node1" href="unionl4__timeout__t.html" title="Timeout pair. " alt="" coords="5,5,104,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_168.png" border="0" alt="" usemap="#l4__tracebuffer__status__t"/>
<map name="l4__tracebuffer__status__t" id="l4__tracebuffer__status__t">
<area shape="rect" id="node1" href="structl4__tracebuffer__status__t.html" title="Trace&#45;buffer status. " alt="" coords="5,5,171,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_169.png" border="0" alt="" usemap="#l4__tracebuffer__status__window__t"/>
<map name="l4__tracebuffer__status__window__t" id="l4__tracebuffer__status__window__t">
<area shape="rect" id="node1" href="structl4__tracebuffer__status__window__t.html" title="Trace&#45;buffer status window descriptor. " alt="" coords="5,5,159,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_170.png" border="0" alt="" usemap="#l4__vcon__attr__t"/>
<map name="l4__vcon__attr__t" id="l4__vcon__attr__t">
<area shape="rect" id="node1" href="structl4__vcon__attr__t.html" title="Vcon attribute structure. " alt="" coords="5,5,117,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_171.png" border="0" alt="" usemap="#l4__vcpu__ipc__regs__t"/>
<map name="l4__vcpu__ipc__regs__t" id="l4__vcpu__ipc__regs__t">
<area shape="rect" id="node1" href="structl4__vcpu__ipc__regs__t.html" title="vCPU message registers. " alt="" coords="5,5,149,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_172.png" border="0" alt="" usemap="#l4__vcpu__regs__t"/>
<map name="l4__vcpu__regs__t" id="l4__vcpu__regs__t">
<area shape="rect" id="node1" href="structl4__vcpu__regs__t.html" title="vCPU registers. " alt="" coords="5,5,124,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_173.png" border="0" alt="" usemap="#l4__vcpu__state__t"/>
<map name="l4__vcpu__state__t" id="l4__vcpu__state__t">
<area shape="rect" id="node1" href="structl4__vcpu__state__t.html" title="State of a vCPU. " alt="" coords="5,5,127,32"/><area shape="rect" id="node2" href="classL4vcpu_1_1Vcpu.html" title="C++ implementation of the vCPU save state area. " alt="" coords="175,5,279,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_174.png" border="0" alt="" usemap="#l4__vhw__descriptor"/>
<map name="l4__vhw__descriptor" id="l4__vhw__descriptor">
<area shape="rect" id="node1" href="structl4__vhw__descriptor.html" title="Virtual hardware devices description. " alt="" coords="5,5,143,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_175.png" border="0" alt="" usemap="#l4__vhw__entry"/>
<map name="l4__vhw__entry" id="l4__vhw__entry">
<area shape="rect" id="node1" href="structl4__vhw__entry.html" title="Description of a device. " alt="" coords="5,5,112,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_176.png" border="0" alt="" usemap="#l4__vm__svm__vmcb__control__area"/>
<map name="l4__vm__svm__vmcb__control__area" id="l4__vm__svm__vmcb__control__area">
<area shape="rect" id="node1" href="structl4__vm__svm__vmcb__control__area.html" title="VMCB structure for SVM VMs. " alt="" coords="5,5,225,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_177.png" border="0" alt="" usemap="#l4__vm__svm__vmcb__state__save__area"/>
<map name="l4__vm__svm__vmcb__state__save__area" id="l4__vm__svm__vmcb__state__save__area">
<area shape="rect" id="node1" href="structl4__vm__svm__vmcb__state__save__area.html" title="State save area structure for SVM VMs. " alt="" coords="5,5,176,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_178.png" border="0" alt="" usemap="#l4__vm__svm__vmcb__state__save__area__seg"/>
<map name="l4__vm__svm__vmcb__state__save__area__seg" id="l4__vm__svm__vmcb__state__save__area__seg">
<area shape="rect" id="node1" href="structl4__vm__svm__vmcb__state__save__area__seg.html" title="State save area segment selector struct. " alt="" coords="5,5,176,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_179.png" border="0" alt="" usemap="#l4__vm__svm__vmcb__t"/>
<map name="l4__vm__svm__vmcb__t" id="l4__vm__svm__vmcb__t">
<area shape="rect" id="node1" href="structl4__vm__svm__vmcb__t.html" title="Control structure for SVM VMs. " alt="" coords="5,5,149,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_180.png" border="0" alt="" usemap="#l4__vm__tz__state"/>
<map name="l4__vm__tz__state" id="l4__vm__tz__state">
<area shape="rect" id="node1" href="structl4__vm__tz__state.html" title="state structure for TrustZone VMs " alt="" coords="5,5,123,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_181.png" border="0" alt="" usemap="#L4Re_1_1Cap__alloc"/>
<map name="L4Re_1_1Cap__alloc" id="L4Re_1_1Cap__alloc">
<area shape="rect" id="node1" href="classL4Re_1_1Cap__alloc.html" title="Capability allocator interface. " alt="" coords="5,5,131,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_182.png" border="0" alt="" usemap="#L4Re_1_1Dataspace_1_1Stats"/>
<map name="L4Re_1_1Dataspace_1_1Stats" id="L4Re_1_1Dataspace_1_1Stats">
<area shape="rect" id="node1" href="structL4Re_1_1Dataspace_1_1Stats.html" title="Information about the dataspace. " alt="" coords="5,5,173,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_183.png" border="0" alt="" usemap="#L4Re_1_1Dma__space"/>
<map name="L4Re_1_1Dma__space" id="L4Re_1_1Dma__space">
<area shape="rect" id="node1" href="classL4Re_1_1Dma__space.html" title="DMA Address Space. " alt="" coords="5,5,143,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_184.png" border="0" alt="" usemap="#L4Re_1_1Env"/>
<map name="L4Re_1_1Env" id="L4Re_1_1Env">
<area shape="rect" id="node1" href="classL4Re_1_1Env.html" title="Initial Environment (C++ version). " alt="" coords="5,5,92,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_185.png" border="0" alt="" usemap="#L4Re_1_1Event__buffer__t_3_01PAYLOAD_01_4"/>
<map name="L4Re_1_1Event__buffer__t_3_01PAYLOAD_01_4" id="L4Re_1_1Event__buffer__t_3_01PAYLOAD_01_4">
<area shape="rect" id="node1" href="classL4Re_1_1Event__buffer__t.html" title="Event buffer class. " alt="" coords="5,5,147,47"/><area shape="rect" id="node2" href="classL4Re_1_1Util_1_1Event__buffer__t.html" title="Event_buffer utility class. " alt="" coords="195,5,361,47"/><area shape="rect" id="node3" href="classL4Re_1_1Util_1_1Event__buffer__consumer__t.html" title="An event buffer consumer. " alt="" coords="409,5,601,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_186.png" border="0" alt="" usemap="#L4Re_1_1Event__buffer__t_3_01PAYLOAD_01_4_1_1Event"/>
<map name="L4Re_1_1Event__buffer__t_3_01PAYLOAD_01_4_1_1Event" id="L4Re_1_1Event__buffer__t_3_01PAYLOAD_01_4_1_1Event">
<area shape="rect" id="node1" href="structL4Re_1_1Event__buffer__t_1_1Event.html" title="Event structure used in buffer. " alt="" coords="5,5,171,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_187.png" border="0" alt="" usemap="#L4Re_1_1Smart__cap__auto_3_01Unmap__flags_01_4"/>
<map name="L4Re_1_1Smart__cap__auto_3_01Unmap__flags_01_4" id="L4Re_1_1Smart__cap__auto_3_01Unmap__flags_01_4">
<area shape="rect" id="node1" href="classL4Re_1_1Smart__cap__auto.html" title="Helper for Auto_cap and Auto_del_cap. " alt="" coords="5,5,171,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_188.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Auto__cap_3_01L4Re_1_1Dataspace_01_4"/>
<map name="L4Re_1_1Util_1_1Auto__cap_3_01L4Re_1_1Dataspace_01_4" id="L4Re_1_1Util_1_1Auto__cap_3_01L4Re_1_1Dataspace_01_4">
<area shape="rect" id="node1" href="structL4Re_1_1Util_1_1Auto__cap.html" title="L4Re::Util::Auto_cap\l\&lt; L4Re::Dataspace \&gt;" alt="" coords="5,5,160,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_189.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Auto__cap_3_01L4Re_1_1L4Re_1_1Dataspace_01_4"/>
<map name="L4Re_1_1Util_1_1Auto__cap_3_01L4Re_1_1L4Re_1_1Dataspace_01_4" id="L4Re_1_1Util_1_1Auto__cap_3_01L4Re_1_1L4Re_1_1Dataspace_01_4">
<area shape="rect" id="node1" href="structL4Re_1_1Util_1_1Auto__cap.html" title="L4Re::Util::Auto_cap\l\&lt; L4Re::L4Re::Dataspace \&gt;" alt="" coords="5,5,200,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_190.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Auto__cap_3_01T_01_4"/>
<map name="L4Re_1_1Util_1_1Auto__cap_3_01T_01_4" id="L4Re_1_1Util_1_1Auto__cap_3_01T_01_4">
<area shape="rect" id="node1" href="structL4Re_1_1Util_1_1Auto__cap.html" title="Automatic capability that implements automatic free and unmap of the capability selector. " alt="" coords="5,5,185,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_191.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Auto__del__cap_3_01L4_1_1Triggerable_01_4"/>
<map name="L4Re_1_1Util_1_1Auto__del__cap_3_01L4_1_1Triggerable_01_4" id="L4Re_1_1Util_1_1Auto__del__cap_3_01L4_1_1Triggerable_01_4">
<area shape="rect" id="node1" href="structL4Re_1_1Util_1_1Auto__del__cap.html" title="L4Re::Util::Auto_del\l_cap\&lt; L4::Triggerable \&gt;" alt="" coords="5,5,176,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_192.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Auto__del__cap_3_01T_01_4"/>
<map name="L4Re_1_1Util_1_1Auto__del__cap_3_01T_01_4" id="L4Re_1_1Util_1_1Auto__del__cap_3_01T_01_4">
<area shape="rect" id="node1" href="structL4Re_1_1Util_1_1Auto__del__cap.html" title="Automatic capability that implements automatic free and unmap+delete of the capability selector..." alt="" coords="5,5,148,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_193.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Cap__alloc__base"/>
<map name="L4Re_1_1Util_1_1Cap__alloc__base" id="L4Re_1_1Util_1_1Cap__alloc__base">
<area shape="rect" id="node1" href="classL4Re_1_1Util_1_1Cap__alloc__base.html" title="Capability allocator. " alt="" coords="5,5,195,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_194.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Counting__cap__alloc_3_01COUNTERTYPE_01_4"/>
<map name="L4Re_1_1Util_1_1Counting__cap__alloc_3_01COUNTERTYPE_01_4" id="L4Re_1_1Util_1_1Counting__cap__alloc_3_01COUNTERTYPE_01_4">
<area shape="rect" id="node1" href="classL4Re_1_1Util_1_1Counting__cap__alloc.html" title="Reference&#45;counting cap allocator. " alt="" coords="5,5,224,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_195.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Dataspace__svr"/>
<map name="L4Re_1_1Util_1_1Dataspace__svr" id="L4Re_1_1Util_1_1Dataspace__svr">
<area shape="rect" id="node1" href="classL4Re_1_1Util_1_1Dataspace__svr.html" title="Dataspace server class. " alt="" coords="5,5,188,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_196.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Event__t_3_01PAYLOAD_01_4"/>
<map name="L4Re_1_1Util_1_1Event__t_3_01PAYLOAD_01_4" id="L4Re_1_1Util_1_1Event__t_3_01PAYLOAD_01_4">
<area shape="rect" id="node1" href="classL4Re_1_1Util_1_1Event__t.html" title="Convenience wrapper for getting access to an event object. " alt="" coords="5,5,141,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_197.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Item__alloc__base"/>
<map name="L4Re_1_1Util_1_1Item__alloc__base" id="L4Re_1_1Util_1_1Item__alloc__base">
<area shape="rect" id="node1" href="classL4Re_1_1Util_1_1Item__alloc__base.html" title="Item allocator. " alt="" coords="5,5,196,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_198.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Names_1_1Name__space"/>
<map name="L4Re_1_1Util_1_1Names_1_1Name__space" id="L4Re_1_1Util_1_1Names_1_1Name__space">
<area shape="rect" id="node1" href="classL4Re_1_1Util_1_1Names_1_1Name__space.html" title="Abstract server&#45;side implementation of the L4::Namespace interface. " alt="" coords="5,5,144,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_199.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Ref__cap_3_01T_01_4"/>
<map name="L4Re_1_1Util_1_1Ref__cap_3_01T_01_4" id="L4Re_1_1Util_1_1Ref__cap_3_01T_01_4">
<area shape="rect" id="node1" href="structL4Re_1_1Util_1_1Ref__cap.html" title="Automatic capability that implements automatic free and unmap of the capability selector. " alt="" coords="5,5,180,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_200.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Ref__del__cap_3_01T_01_4"/>
<map name="L4Re_1_1Util_1_1Ref__del__cap_3_01T_01_4" id="L4Re_1_1Util_1_1Ref__del__cap_3_01T_01_4">
<area shape="rect" id="node1" href="structL4Re_1_1Util_1_1Ref__del__cap.html" title="Automatic capability that implements automatic free and unmap+delete of the capability selector..." alt="" coords="5,5,143,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_201.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Smart__cap__auto_3_01Unmap__flags_01_4"/>
<map name="L4Re_1_1Util_1_1Smart__cap__auto_3_01Unmap__flags_01_4" id="L4Re_1_1Util_1_1Smart__cap__auto_3_01Unmap__flags_01_4">
<area shape="rect" id="node1" href="classL4Re_1_1Util_1_1Smart__cap__auto.html" title="Helper for Auto_cap and Auto_del_cap. " alt="" coords="5,5,169,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_202.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Smart__count__cap_3_01Unmap__flags_01_4"/>
<map name="L4Re_1_1Util_1_1Smart__count__cap_3_01Unmap__flags_01_4" id="L4Re_1_1Util_1_1Smart__count__cap_3_01Unmap__flags_01_4">
<area shape="rect" id="node1" href="classL4Re_1_1Util_1_1Smart__count__cap.html" title="Helper for Ref_cap and Ref_del_cap. " alt="" coords="5,5,172,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_203.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Vcon__svr_3_01SVR_01_4"/>
<map name="L4Re_1_1Util_1_1Vcon__svr_3_01SVR_01_4" id="L4Re_1_1Util_1_1Vcon__svr_3_01SVR_01_4">
<area shape="rect" id="node1" href="classL4Re_1_1Util_1_1Vcon__svr.html" title="Console server template class. " alt="" coords="5,5,152,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_204.png" border="0" alt="" usemap="#L4Re_1_1Util_1_1Video_1_1Goos__svr"/>
<map name="L4Re_1_1Util_1_1Video_1_1Goos__svr" id="L4Re_1_1Util_1_1Video_1_1Goos__svr">
<area shape="rect" id="node1" href="classL4Re_1_1Util_1_1Video_1_1Goos__svr.html" title="Goos server class. " alt="" coords="5,5,136,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_205.png" border="0" alt="" usemap="#L4Re_1_1Vfs_1_1File__system"/>
<map name="L4Re_1_1Vfs_1_1File__system" id="L4Re_1_1Vfs_1_1File__system">
<area shape="rect" id="node1" href="classL4Re_1_1Vfs_1_1File__system.html" title="Basic interface for an L4Re::Vfs file system. " alt="" coords="5,13,168,39"/><area shape="rect" id="node2" href="classL4Re_1_1Vfs_1_1Be__file__system.html" title="Boilerplate class for implementing a L4Re::Vfs::File_system. " alt="" coords="216,5,347,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_206.png" border="0" alt="" usemap="#L4Re_1_1Vfs_1_1Mman"/>
<map name="L4Re_1_1Vfs_1_1Mman" id="L4Re_1_1Vfs_1_1Mman">
<area shape="rect" id="node1" href="classL4Re_1_1Vfs_1_1Fs.html" title="POSIX File&#45;system related functionality. " alt="" coords="17,5,120,32"/><area shape="rect" id="node2" href="classL4Re_1_1Vfs_1_1Ops.html" title="Interface for the POSIX backends for an application. " alt="" coords="180,31,295,57"/><area shape="rect" id="node3" href="classL4Re_1_1Vfs_1_1Mman.html" title="Interface for the POSIX memory management. " alt="" coords="5,56,132,83"/></map>
</td></tr>
<tr><td><img src="inherit_graph_207.png" border="0" alt="" usemap="#L4Re_1_1Vfs_1_1Special__file"/>
<map name="L4Re_1_1Vfs_1_1Special__file" id="L4Re_1_1Vfs_1_1Special__file">
<area shape="rect" id="node1" href="classL4Re_1_1Vfs_1_1Directory.html" title="Interface for a POSIX file that is a directory. " alt="" coords="15,5,160,32"/><area shape="rect" id="node2" href="classL4Re_1_1Vfs_1_1File.html" title="The basic interface for an open POSIX file. " alt="" coords="217,81,328,108"/><area shape="rect" id="node3" href="classL4Re_1_1Vfs_1_1Be__file.html" title="Boiler plate class for implementing an open file for L4Re::Vfs. " alt="" coords="376,81,507,108"/><area shape="rect" id="node4" href="classL4Re_1_1Vfs_1_1Generic__file.html" title="The common interface for an open POSIX file. " alt="" coords="5,56,169,83"/><area shape="rect" id="node5" href="classL4Re_1_1Vfs_1_1Regular__file.html" title="Interface for a POSIX file that provides regular file semantics. " alt="" coords="6,107,169,133"/><area shape="rect" id="node6" href="classL4Re_1_1Vfs_1_1Special__file.html" title="Interface for a POSIX file that provides special file semantics. " alt="" coords="7,157,167,184"/></map>
</td></tr>
<tr><td><img src="inherit_graph_208.png" border="0" alt="" usemap="#L4Re_1_1Video_1_1Color__component"/>
<map name="L4Re_1_1Video_1_1Color__component" id="L4Re_1_1Video_1_1Color__component">
<area shape="rect" id="node1" href="classL4Re_1_1Video_1_1Color__component.html" title="A color component. " alt="" coords="5,5,144,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_209.png" border="0" alt="" usemap="#L4Re_1_1Video_1_1Goos_1_1Info"/>
<map name="L4Re_1_1Video_1_1Goos_1_1Info" id="L4Re_1_1Video_1_1Goos_1_1Info">
<area shape="rect" id="node1" href="structL4Re_1_1Video_1_1Goos_1_1Info.html" title="Information structure of a goos. " alt="" coords="5,5,173,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_210.png" border="0" alt="" usemap="#L4Re_1_1Video_1_1Pixel__info"/>
<map name="L4Re_1_1Video_1_1Pixel__info" id="L4Re_1_1Video_1_1Pixel__info">
<area shape="rect" id="node1" href="classL4Re_1_1Video_1_1Pixel__info.html" title="Pixel information. " alt="" coords="5,5,171,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_211.png" border="0" alt="" usemap="#L4Re_1_1Video_1_1View"/>
<map name="L4Re_1_1Video_1_1View" id="L4Re_1_1Video_1_1View">
<area shape="rect" id="node1" href="classL4Re_1_1Video_1_1View.html" title="View. " alt="" coords="5,5,140,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_212.png" border="0" alt="" usemap="#L4Re_1_1Video_1_1View_1_1Info"/>
<map name="L4Re_1_1Video_1_1View_1_1Info" id="L4Re_1_1Video_1_1View_1_1Info">
<area shape="rect" id="node1" href="structL4Re_1_1Video_1_1View_1_1Info.html" title="Information structure of a view. " alt="" coords="5,5,169,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_213.png" border="0" alt="" usemap="#l4re__aux__t"/>
<map name="l4re__aux__t" id="l4re__aux__t">
<area shape="rect" id="node1" href="structl4re__aux__t.html" title="Auxiliary descriptor. " alt="" coords="5,5,93,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_214.png" border="0" alt="" usemap="#l4re__ds__stats__t"/>
<map name="l4re__ds__stats__t" id="l4re__ds__stats__t">
<area shape="rect" id="node1" href="structl4re__ds__stats__t.html" title="Information about the data space. " alt="" coords="5,5,124,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_215.png" border="0" alt="" usemap="#l4re__elf__aux__mword__t"/>
<map name="l4re__elf__aux__mword__t" id="l4re__elf__aux__mword__t">
<area shape="rect" id="node1" href="structl4re__elf__aux__mword__t.html" title="Auxiliary vector element for a single unsigned data word. " alt="" coords="5,5,167,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_216.png" border="0" alt="" usemap="#l4re__elf__aux__t"/>
<map name="l4re__elf__aux__t" id="l4re__elf__aux__t">
<area shape="rect" id="node1" href="structl4re__elf__aux__t.html" title="Generic header for each auxiliary vector element. " alt="" coords="5,5,116,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_217.png" border="0" alt="" usemap="#l4re__elf__aux__vma__t"/>
<map name="l4re__elf__aux__vma__t" id="l4re__elf__aux__vma__t">
<area shape="rect" id="node1" href="structl4re__elf__aux__vma__t.html" title="Auxiliary vector element for a reserved virtual memory area. " alt="" coords="5,5,151,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_218.png" border="0" alt="" usemap="#l4re__env__cap__entry__t"/>
<map name="l4re__env__cap__entry__t" id="l4re__env__cap__entry__t">
<area shape="rect" id="node1" href="structl4re__env__cap__entry__t.html" title="Entry in the L4Re environment array for the named inital objects. " alt="" coords="5,5,165,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_219.png" border="0" alt="" usemap="#l4re__env__t"/>
<map name="l4re__env__t" id="l4re__env__t">
<area shape="rect" id="node1" href="structl4re__env__t.html" title="Initial Environment structure (C version) " alt="" coords="5,5,95,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_220.png" border="0" alt="" usemap="#l4re__event__t"/>
<map name="l4re__event__t" id="l4re__event__t">
<area shape="rect" id="node1" href="structl4re__event__t.html" title="Event structure used in buffer. " alt="" coords="5,5,107,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_221.png" border="0" alt="" usemap="#l4re__video__color__component__t"/>
<map name="l4re__video__color__component__t" id="l4re__video__color__component__t">
<area shape="rect" id="node1" href="structl4re__video__color__component__t.html" title="Color component structure. " alt="" coords="5,5,223,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_222.png" border="0" alt="" usemap="#l4re__video__goos__info__t"/>
<map name="l4re__video__goos__info__t" id="l4re__video__goos__info__t">
<area shape="rect" id="node1" href="structl4re__video__goos__info__t.html" title="Goos information structure. " alt="" coords="5,5,176,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_223.png" border="0" alt="" usemap="#l4re__video__pixel__info__t"/>
<map name="l4re__video__pixel__info__t" id="l4re__video__pixel__info__t">
<area shape="rect" id="node1" href="structl4re__video__pixel__info__t.html" title="Pixel_info structure. " alt="" coords="5,5,173,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_224.png" border="0" alt="" usemap="#l4re__video__view__info__t"/>
<map name="l4re__video__view__info__t" id="l4re__video__view__info__t">
<area shape="rect" id="node1" href="structl4re__video__view__info__t.html" title="View information structure. " alt="" coords="5,5,172,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_225.png" border="0" alt="" usemap="#l4re__video__view__t"/>
<map name="l4re__video__view__t" id="l4re__video__view__t">
<area shape="rect" id="node1" href="structl4re__video__view__t.html" title="C representation of a goos view. " alt="" coords="5,5,141,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_226.png" border="0" alt="" usemap="#l4util__idt__desc__t"/>
<map name="l4util__idt__desc__t" id="l4util__idt__desc__t">
<area shape="rect" id="node1" href="structl4util__idt__desc__t.html" title="IDT entry. " alt="" coords="5,5,128,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_227.png" border="0" alt="" usemap="#l4util__idt__header__t"/>
<map name="l4util__idt__header__t" id="l4util__idt__header__t">
<area shape="rect" id="node1" href="structl4util__idt__header__t.html" title="Header of an IDT table. " alt="" coords="5,5,144,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_228.png" border="0" alt="" usemap="#l4util__mb__addr__range__t"/>
<map name="l4util__mb__addr__range__t" id="l4util__mb__addr__range__t">
<area shape="rect" id="node1" href="structl4util__mb__addr__range__t.html" title="INT&#45;15, AX=E820 style &quot;AddressRangeDescriptor&quot; ...with a &quot;size&quot; parameter on the front which is the s..." alt="" coords="5,5,176,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_229.png" border="0" alt="" usemap="#l4util__mb__apm__t"/>
<map name="l4util__mb__apm__t" id="l4util__mb__apm__t">
<area shape="rect" id="node1" href="structl4util__mb__apm__t.html" title="APM BIOS info. " alt="" coords="5,5,128,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_230.png" border="0" alt="" usemap="#l4util__mb__drive__t"/>
<map name="l4util__mb__drive__t" id="l4util__mb__drive__t">
<area shape="rect" id="node1" href="structl4util__mb__drive__t.html" title="Drive Info structure. " alt="" coords="5,5,132,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_231.png" border="0" alt="" usemap="#l4util__mb__info__t"/>
<map name="l4util__mb__info__t" id="l4util__mb__info__t">
<area shape="rect" id="node1" href="structl4util__mb__info__t.html" title="l4util_mb_info_t" alt="" coords="5,5,124,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_232.png" border="0" alt="" usemap="#l4util__mb__mod__t"/>
<map name="l4util__mb__mod__t" id="l4util__mb__mod__t">
<area shape="rect" id="node1" href="structl4util__mb__mod__t.html" title="l4util_mb_mod_t" alt="" coords="5,5,128,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_233.png" border="0" alt="" usemap="#l4util__mb__vbe__ctrl__t"/>
<map name="l4util__mb__vbe__ctrl__t" id="l4util__mb__vbe__ctrl__t">
<area shape="rect" id="node1" href="structl4util__mb__vbe__ctrl__t.html" title="VBE controller information. " alt="" coords="5,5,151,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_234.png" border="0" alt="" usemap="#l4util__mb__vbe__mode__t"/>
<map name="l4util__mb__vbe__mode__t" id="l4util__mb__vbe__mode__t">
<area shape="rect" id="node1" href="structl4util__mb__vbe__mode__t.html" title="VBE mode information. " alt="" coords="5,5,167,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_235.png" border="0" alt="" usemap="#L4vbus_1_1Gpio__module_1_1Pin__slice"/>
<map name="L4vbus_1_1Gpio__module_1_1Pin__slice" id="L4vbus_1_1Gpio__module_1_1Pin__slice">
<area shape="rect" id="node1" href="structL4vbus_1_1Gpio__module_1_1Pin__slice.html" title="A slice of the pins provided by this module. " alt="" coords="5,5,160,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_236.png" border="0" alt="" usemap="#L4vbus_1_1Pm_3_01DEC_01_4"/>
<map name="L4vbus_1_1Pm_3_01DEC_01_4" id="L4vbus_1_1Pm_3_01DEC_01_4">
<area shape="rect" id="node1" href="classL4vbus_1_1Pm.html" title="Power&#45;management API mixin. " alt="" coords="5,5,151,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_237.png" border="0" alt="" usemap="#L4vbus_1_1Pm_3_01Device_01_4"/>
<map name="L4vbus_1_1Pm_3_01Device_01_4" id="L4vbus_1_1Pm_3_01Device_01_4">
<area shape="rect" id="node1" href="classL4vbus_1_1Pm.html" title="L4vbus::Pm\&lt; Device \&gt;" alt="" coords="5,107,164,133"/><area shape="rect" id="node2" href="classL4vbus_1_1Device.html" title="Device on a virtual bus (V&#45;BUS) " alt="" coords="212,107,327,133"/><area shape="rect" id="node3" href="classL4vbus_1_1Gpio__module.html" title="A Gpio_module groups multiple GPIO pins together. " alt="" coords="384,5,539,32"/><area shape="rect" id="node4" href="classL4vbus_1_1Gpio__pin.html" title="A GPIO pin. " alt="" coords="397,56,526,83"/><area shape="rect" id="node5" href="classL4vbus_1_1Icu.html" title="V&#45;BUS Interrupt controller API (ICU) " alt="" coords="416,107,507,133"/><area shape="rect" id="node6" href="classL4vbus_1_1Pci__dev.html" title="A PCI device. " alt="" coords="400,157,523,184"/><area shape="rect" id="node7" href="classL4vbus_1_1Pci__host__bridge.html" title="A Pci host bridge. " alt="" coords="375,208,548,235"/></map>
</td></tr>
<tr><td><img src="inherit_graph_238.png" border="0" alt="" usemap="#l4vbus__device__t"/>
<map name="l4vbus__device__t" id="l4vbus__device__t">
<area shape="rect" id="node1" href="structl4vbus__device__t.html" title="Detailed information about a vbus device. " alt="" coords="5,5,128,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_239.png" border="0" alt="" usemap="#l4vbus__resource__t"/>
<map name="l4vbus__resource__t" id="l4vbus__resource__t">
<area shape="rect" id="node1" href="structl4vbus__resource__t.html" title="Description of a single vbus resource. " alt="" coords="5,5,141,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_240.png" border="0" alt="" usemap="#L4vcpu_1_1State"/>
<map name="L4vcpu_1_1State" id="L4vcpu_1_1State">
<area shape="rect" id="node1" href="classL4vcpu_1_1State.html" title="C++ implementation of state word in the vCPU area. " alt="" coords="5,5,112,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_241.png" border="0" alt="" usemap="#L4virtio_1_1Ptr_3_01T_01_4"/>
<map name="L4virtio_1_1Ptr_3_01T_01_4" id="L4virtio_1_1Ptr_3_01T_01_4">
<area shape="rect" id="node1" href="classL4virtio_1_1Ptr.html" title="Pointer used in virtio descriptors. " alt="" coords="5,5,131,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_242.png" border="0" alt="" usemap="#L4virtio_1_1Ptr_3_01void_01_4"/>
<map name="L4virtio_1_1Ptr_3_01void_01_4" id="L4virtio_1_1Ptr_3_01void_01_4">
<area shape="rect" id="node1" href="classL4virtio_1_1Ptr.html" title="L4virtio::Ptr\&lt; void \&gt;" alt="" coords="5,5,148,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_243.png" border="0" alt="" usemap="#L4virtio_1_1Svr_1_1Bad__descriptor"/>
<map name="L4virtio_1_1Svr_1_1Bad__descriptor" id="L4virtio_1_1Svr_1_1Bad__descriptor">
<area shape="rect" id="node1" href="structL4virtio_1_1Svr_1_1Bad__descriptor.html" title="Exception used by Queue to indicate descriptor errors. " alt="" coords="5,5,132,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_244.png" border="0" alt="" usemap="#L4virtio_1_1Svr_1_1Data__buffer"/>
<map name="L4virtio_1_1Svr_1_1Data__buffer" id="L4virtio_1_1Svr_1_1Data__buffer">
<area shape="rect" id="node1" href="structL4virtio_1_1Svr_1_1Data__buffer.html" title="Abstract data buffer. " alt="" coords="5,5,136,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_245.png" border="0" alt="" usemap="#L4virtio_1_1Svr_1_1Dev__config"/>
<map name="L4virtio_1_1Svr_1_1Dev__config" id="L4virtio_1_1Svr_1_1Dev__config">
<area shape="rect" id="node1" href="classL4virtio_1_1Svr_1_1Dev__config.html" title="Abstraction for L4&#45;Virtio device config memory. " alt="" coords="5,5,132,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_246.png" border="0" alt="" usemap="#L4virtio_1_1Svr_1_1Dev__features"/>
<map name="L4virtio_1_1Svr_1_1Dev__features" id="L4virtio_1_1Svr_1_1Dev__features">
<area shape="rect" id="node1" href="structL4virtio_1_1Svr_1_1Dev__features.html" title="Type for device feature bitmap. " alt="" coords="5,5,132,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_247.png" border="0" alt="" usemap="#L4virtio_1_1Svr_1_1Dev__status"/>
<map name="L4virtio_1_1Svr_1_1Dev__status" id="L4virtio_1_1Svr_1_1Dev__status">
<area shape="rect" id="node1" href="structL4virtio_1_1Svr_1_1Dev__status.html" title="Type of the device status register. " alt="" coords="5,5,132,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_248.png" border="0" alt="" usemap="#L4virtio_1_1Svr_1_1Device__t_3_01DATA_01_4"/>
<map name="L4virtio_1_1Svr_1_1Device__t_3_01DATA_01_4" id="L4virtio_1_1Svr_1_1Device__t_3_01DATA_01_4">
<area shape="rect" id="node1" href="classL4virtio_1_1Svr_1_1Device__t.html" title="Server&#45;side L4&#45;VIRTIO device stub. " alt="" coords="5,5,149,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_249.png" border="0" alt="" usemap="#L4virtio_1_1Svr_1_1Driver__mem__list__t_3_01DATA_01_4"/>
<map name="L4virtio_1_1Svr_1_1Driver__mem__list__t_3_01DATA_01_4" id="L4virtio_1_1Svr_1_1Driver__mem__list__t_3_01DATA_01_4">
<area shape="rect" id="node1" href="classL4virtio_1_1Svr_1_1Driver__mem__list__t.html" title="List of driver memory regions assigned to a single L4&#45;VIRTIO transport instance. " alt="" coords="5,5,164,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_250.png" border="0" alt="" usemap="#L4virtio_1_1Svr_1_1Driver__mem__region__t_3_01DATA_01_4"/>
<map name="L4virtio_1_1Svr_1_1Driver__mem__region__t_3_01DATA_01_4" id="L4virtio_1_1Svr_1_1Driver__mem__region__t_3_01DATA_01_4">
<area shape="rect" id="node1" href="classL4virtio_1_1Svr_1_1Driver__mem__region__t.html" title="Region of driver memory, that shall be managed locally. " alt="" coords="5,5,187,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_251.png" border="0" alt="" usemap="#L4virtio_1_1Svr_1_1Request__processor"/>
<map name="L4virtio_1_1Svr_1_1Request__processor" id="L4virtio_1_1Svr_1_1Request__processor">
<area shape="rect" id="node1" href="classL4virtio_1_1Svr_1_1Request__processor.html" title="Encapsulate the state for processing a VIRTIO request. " alt="" coords="5,5,159,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_252.png" border="0" alt="" usemap="#L4virtio_1_1Svr_1_1Virtqueue_1_1Head__desc"/>
<map name="L4virtio_1_1Svr_1_1Virtqueue_1_1Head__desc" id="L4virtio_1_1Svr_1_1Virtqueue_1_1Head__desc">
<area shape="rect" id="node1" href="classL4virtio_1_1Svr_1_1Virtqueue_1_1Head__desc.html" title="VIRTIO request, essentially a descriptor from the available ring. " alt="" coords="5,5,165,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_253.png" border="0" alt="" usemap="#L4virtio_1_1Virtqueue"/>
<map name="L4virtio_1_1Virtqueue" id="L4virtio_1_1Virtqueue">
<area shape="rect" id="node1" href="classL4virtio_1_1Virtqueue.html" title="Low&#45;level Virtqueue. " alt="" coords="5,31,139,57"/><area shape="rect" id="node2" href="classL4virtio_1_1Driver_1_1Virtqueue.html" title="Driver&#45;side implementation of a Virtqueue. " alt="" coords="187,5,364,32"/><area shape="rect" id="node3" href="classL4virtio_1_1Svr_1_1Virtqueue.html" title="Virtqueue implementation for the device. " alt="" coords="195,56,355,83"/></map>
</td></tr>
<tr><td><img src="inherit_graph_254.png" border="0" alt="" usemap="#L4virtio_1_1Virtqueue_1_1Avail"/>
<map name="L4virtio_1_1Virtqueue_1_1Avail" id="L4virtio_1_1Virtqueue_1_1Avail">
<area shape="rect" id="node1" href="classL4virtio_1_1Virtqueue_1_1Avail.html" title="Type of available ring, this is read&#45;only for the host. " alt="" coords="5,5,139,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_255.png" border="0" alt="" usemap="#L4virtio_1_1Virtqueue_1_1Avail_1_1Flags"/>
<map name="L4virtio_1_1Virtqueue_1_1Avail_1_1Flags" id="L4virtio_1_1Virtqueue_1_1Avail_1_1Flags">
<area shape="rect" id="node1" href="structL4virtio_1_1Virtqueue_1_1Avail_1_1Flags.html" title="Flags of the available ring. " alt="" coords="5,5,139,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_256.png" border="0" alt="" usemap="#L4virtio_1_1Virtqueue_1_1Desc"/>
<map name="L4virtio_1_1Virtqueue_1_1Desc" id="L4virtio_1_1Virtqueue_1_1Desc">
<area shape="rect" id="node1" href="classL4virtio_1_1Virtqueue_1_1Desc.html" title="Descriptor in the descriptor table. " alt="" coords="5,5,139,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_257.png" border="0" alt="" usemap="#L4virtio_1_1Virtqueue_1_1Desc_1_1Flags"/>
<map name="L4virtio_1_1Virtqueue_1_1Desc_1_1Flags" id="L4virtio_1_1Virtqueue_1_1Desc_1_1Flags">
<area shape="rect" id="node1" href="structL4virtio_1_1Virtqueue_1_1Desc_1_1Flags.html" title="Type for descriptor flags. " alt="" coords="5,5,139,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_258.png" border="0" alt="" usemap="#L4virtio_1_1Virtqueue_1_1Used"/>
<map name="L4virtio_1_1Virtqueue_1_1Used" id="L4virtio_1_1Virtqueue_1_1Used">
<area shape="rect" id="node1" href="classL4virtio_1_1Virtqueue_1_1Used.html" title="Used ring. " alt="" coords="5,5,139,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_259.png" border="0" alt="" usemap="#L4virtio_1_1Virtqueue_1_1Used_1_1Flags"/>
<map name="L4virtio_1_1Virtqueue_1_1Used_1_1Flags" id="L4virtio_1_1Virtqueue_1_1Used_1_1Flags">
<area shape="rect" id="node1" href="structL4virtio_1_1Virtqueue_1_1Used_1_1Flags.html" title="flags for the used ring. " alt="" coords="5,5,139,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_260.png" border="0" alt="" usemap="#L4virtio_1_1Virtqueue_1_1Used__elem"/>
<map name="L4virtio_1_1Virtqueue_1_1Used__elem" id="L4virtio_1_1Virtqueue_1_1Used__elem">
<area shape="rect" id="node1" href="structL4virtio_1_1Virtqueue_1_1Used__elem.html" title="Type of an element of the used ring. " alt="" coords="5,5,139,47"/></map>
</td></tr>
<tr><td><img src="inherit_graph_261.png" border="0" alt="" usemap="#l4virtio__block__config__t"/>
<map name="l4virtio__block__config__t" id="l4virtio__block__config__t">
<area shape="rect" id="node1" href="structl4virtio__block__config__t.html" title="Device configuration for block devices. " alt="" coords="5,5,167,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_262.png" border="0" alt="" usemap="#l4virtio__block__header__t"/>
<map name="l4virtio__block__header__t" id="l4virtio__block__header__t">
<area shape="rect" id="node1" href="structl4virtio__block__header__t.html" title="Header structure of a request for a block device. " alt="" coords="5,5,173,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_263.png" border="0" alt="" usemap="#l4virtio__config__hdr__t"/>
<map name="l4virtio__config__hdr__t" id="l4virtio__config__hdr__t">
<area shape="rect" id="node1" href="structl4virtio__config__hdr__t.html" title="L4&#45;VIRTIO config header, provided in shared data space. " alt="" coords="5,5,156,32"/></map>
</td></tr>
<tr><td><img src="inherit_graph_264.png" border="0" alt="" usemap="#l4virtio__config__queue__t"/>
<map name="l4virtio__config__queue__t" id="l4virtio__config__queue__t">
<area shape="rect" id="node1" href="structl4virtio__config__queue__t.html" title="Queue configuration entry. " alt="" coords="5,5,172,32"/></map>
</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Dec 30 2015 23:22:22 for L4Re - L4 Runtime Environment by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.8 </li>
  </ul>
</div>
</body>
</html>
