/*
** ###################################################################
**
**     Copyright (c) 2016 Freescale Semiconductor, Inc.
**     Copyright 2017-2021 NXP
**
**     Redistribution and use in source and binary forms, with or without modification,
**     are permitted provided that the following conditions are met:
**
**     o Redistributions of source code must retain the above copyright notice, this list
**       of conditions and the following disclaimer.
**
**     o Redistributions in binary form must reproduce the above copyright notice, this
**       list of conditions and the following disclaimer in the documentation and/or
**       other materials provided with the distribution.
**
**     o Neither the name of the copyright holder nor the names of its
**       contributors may be used to endorse or promote products derived from this
**       software without specific prior written permission.
**
**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
**
**
** ###################################################################
*/

/*==========================================================================*/
/*!
 * @file
 *
 * Header file used to map pads and print debug output.
 */
/*==========================================================================*/

/* DO NOT EDIT - This file auto generated by bin/perl/pad_data_h.pl */

#ifndef SC_PAD_DATA_H
#define SC_PAD_DATA_H

/* Defines */

/*!
 * This define is used to initialize the pad mapping array.
 */
#define SC_SVC_PAD_INIT \
        U16((IOMUXD__PCIE_CTRL0_PERST_B >> 4U) & 0xFFFFU), \
        U16((IOMUXD__PCIE_CTRL0_CLKREQ_B >> 4U) & 0xFFFFU), \
        U16((IOMUXD__PCIE_CTRL0_WAKE_B >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_PCIESEP >> 4U) & 0xFFFFU), \
        U16((IOMUXD__USB_SS3_TC0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__USB_SS3_TC1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__USB_SS3_TC2 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__USB_SS3_TC3 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_3V3_USB3IO >> 4U) & 0xFFFFU), \
        U16((IOMUXD__EMMC0_CLK >> 4U) & 0xFFFFU), \
        U16((IOMUXD__EMMC0_CMD >> 4U) & 0xFFFFU), \
        U16((IOMUXD__EMMC0_DATA0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__EMMC0_DATA1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__EMMC0_DATA2 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__EMMC0_DATA3 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_SD1FIX0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__EMMC0_DATA4 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__EMMC0_DATA5 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__EMMC0_DATA6 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__EMMC0_DATA7 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__EMMC0_STROBE >> 4U) & 0xFFFFU), \
        U16((IOMUXD__EMMC0_RESET_B >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_SD1FIX1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__USDHC1_RESET_B >> 4U) & 0xFFFFU), \
        U16((IOMUXD__USDHC1_VSELECT >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_CTL_NAND_RE_P_N >> 4U) & 0xFFFFU), \
        U16((IOMUXD__USDHC1_WP >> 4U) & 0xFFFFU), \
        U16((IOMUXD__USDHC1_CD_B >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_CTL_NAND_DQS_P_N >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_VSELSEP >> 4U) & 0xFFFFU), \
        U16((IOMUXD__USDHC1_CLK >> 4U) & 0xFFFFU), \
        U16((IOMUXD__USDHC1_CMD >> 4U) & 0xFFFFU), \
        U16((IOMUXD__USDHC1_DATA0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__USDHC1_DATA1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__USDHC1_DATA2 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__USDHC1_DATA3 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_VSEL3 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ENET0_RGMII_TXC >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ENET0_RGMII_TX_CTL >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ENET0_RGMII_TXD0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ENET0_RGMII_TXD1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ENET0_RGMII_TXD2 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ENET0_RGMII_TXD3 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ENET0_RGMII_RXC >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ENET0_RGMII_RX_CTL >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ENET0_RGMII_RXD0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ENET0_RGMII_RXD1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ENET0_RGMII_RXD2 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ENET0_RGMII_RXD3 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ENET0_REFCLK_125M_25M >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ENET0_MDIO >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ENET0_MDC >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_GPIOCT >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ESAI0_FSR >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ESAI0_FST >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ESAI0_SCKR >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ESAI0_SCKT >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ESAI0_TX0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ESAI0_TX1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ESAI0_TX2_RX3 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ESAI0_TX3_RX2 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ESAI0_TX4_RX1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ESAI0_TX5_RX0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPDIF0_RX >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPDIF0_TX >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPDIF0_EXT_CLK >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_GPIORHB >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPI3_SCK >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPI3_SDO >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPI3_SDI >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPI3_CS0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPI3_CS1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MCLK_IN1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MCLK_IN0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MCLK_OUT0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__UART1_TX >> 4U) & 0xFFFFU), \
        U16((IOMUXD__UART1_RX >> 4U) & 0xFFFFU), \
        U16((IOMUXD__UART1_RTS_B >> 4U) & 0xFFFFU), \
        U16((IOMUXD__UART1_CTS_B >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_GPIORHK >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SAI0_TXD >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SAI0_TXC >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SAI0_RXD >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SAI0_TXFS >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SAI1_RXD >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SAI1_RXC >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SAI1_RXFS >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPI2_CS0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPI2_SDO >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPI2_SDI >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPI2_SCK >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPI0_SCK >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPI0_SDI >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPI0_SDO >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPI0_CS1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SPI0_CS0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_GPIORHT >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ADC_IN1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ADC_IN0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ADC_IN3 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ADC_IN2 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ADC_IN5 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__ADC_IN4 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__FLEXCAN0_RX >> 4U) & 0xFFFFU), \
        U16((IOMUXD__FLEXCAN0_TX >> 4U) & 0xFFFFU), \
        U16((IOMUXD__FLEXCAN1_RX >> 4U) & 0xFFFFU), \
        U16((IOMUXD__FLEXCAN1_TX >> 4U) & 0xFFFFU), \
        U16((IOMUXD__FLEXCAN2_RX >> 4U) & 0xFFFFU), \
        U16((IOMUXD__FLEXCAN2_TX >> 4U) & 0xFFFFU), \
        U16((IOMUXD__UART0_RX >> 4U) & 0xFFFFU), \
        U16((IOMUXD__UART0_TX >> 4U) & 0xFFFFU), \
        U16((IOMUXD__UART2_TX >> 4U) & 0xFFFFU), \
        U16((IOMUXD__UART2_RX >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_GPIOLH >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MIPI_DSI0_I2C0_SCL >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MIPI_DSI0_I2C0_SDA >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MIPI_DSI0_GPIO0_00 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MIPI_DSI0_GPIO0_01 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MIPI_DSI1_I2C0_SCL >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MIPI_DSI1_I2C0_SDA >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MIPI_DSI1_GPIO0_00 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MIPI_DSI1_GPIO0_01 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_MIPIDSIGPIO >> 4U) & 0xFFFFU), \
        U16((IOMUXD__JTAG_TRST_B >> 4U) & 0xFFFFU), \
        U16((IOMUXD__PMIC_I2C_SCL >> 4U) & 0xFFFFU), \
        U16((IOMUXD__PMIC_I2C_SDA >> 4U) & 0xFFFFU), \
        U16((IOMUXD__PMIC_INT_B >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SCU_GPIO0_00 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SCU_GPIO0_01 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SCU_PMIC_STANDBY >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SCU_BOOT_MODE0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SCU_BOOT_MODE1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SCU_BOOT_MODE2 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__SCU_BOOT_MODE3 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__CSI_D00 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__CSI_D01 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__CSI_D02 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__CSI_D03 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__CSI_D04 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__CSI_D05 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__CSI_D06 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__CSI_D07 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__CSI_HSYNC >> 4U) & 0xFFFFU), \
        U16((IOMUXD__CSI_VSYNC >> 4U) & 0xFFFFU), \
        U16((IOMUXD__CSI_PCLK >> 4U) & 0xFFFFU), \
        U16((IOMUXD__CSI_MCLK >> 4U) & 0xFFFFU), \
        U16((IOMUXD__CSI_EN >> 4U) & 0xFFFFU), \
        U16((IOMUXD__CSI_RESET >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_GPIORHD >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MIPI_CSI0_MCLK_OUT >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MIPI_CSI0_I2C0_SCL >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MIPI_CSI0_I2C0_SDA >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MIPI_CSI0_GPIO0_01 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__MIPI_CSI0_GPIO0_00 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0A_DATA0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0A_DATA1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0A_DATA2 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0A_DATA3 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0A_DQS >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0A_SS0_B >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0A_SS1_B >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0A_SCLK >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_QSPI0A >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0B_SCLK >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0B_DATA0 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0B_DATA1 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0B_DATA2 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0B_DATA3 >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0B_DQS >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0B_SS0_B >> 4U) & 0xFFFFU), \
        U16((IOMUXD__QSPI0B_SS1_B >> 4U) & 0xFFFFU), \
        U16((IOMUXD__IOMUXD_COMP_CTL_GPIO_1V8_3V3_QSPI0B >> 4U) & 0xFFFFU)

/*!
 * This define is used indicate the number of pads.
 */
#define SC_NUM_PAD 174U

/*!
 * This define is used to indicate the bit width required to contain a pad.
 */
#define SC_PAD_W 8

/*!
 * This define is used to initialize the pad group array.
 */
#define SC_SVC_PAD_IRQ_INIT \
        SC_P_PCIE_CTRL0_PERST_B, \
        SC_P_EMMC0_CLK, \
        SC_P_USDHC1_VSELECT, \
        SC_P_ENET0_RGMII_TXD0, \
        SC_P_ENET0_MDIO, \
        SC_P_SPDIF0_EXT_CLK, \
        SC_P_SAI0_TXD, \
        SC_P_SPI0_CS0, \
        SC_P_UART0_TX, \
        SC_P_PMIC_I2C_SDA, \
        SC_P_CSI_D06, \
        SC_P_QSPI0A_DATA0, \
        SC_P_QSPI0B_SS0_B

/*!
 * This define is used indicate the number of pad interrupts.
 */
#define SC_NUM_PAD_IRQS 13U

/*!
 * This define is used to initialize the pad debug output array.
 */
#ifdef DEBUG
    #define PNAME_INIT \
        "PCIE_CTRL0_PERST_B", \
        "PCIE_CTRL0_CLKREQ_B", \
        "PCIE_CTRL0_WAKE_B", \
        "COMP_CTL_GPIO_1V8_3V3_PCIESEP", \
        "USB_SS3_TC0", \
        "USB_SS3_TC1", \
        "USB_SS3_TC2", \
        "USB_SS3_TC3", \
        "COMP_CTL_GPIO_3V3_USB3IO", \
        "EMMC0_CLK", \
        "EMMC0_CMD", \
        "EMMC0_DATA0", \
        "EMMC0_DATA1", \
        "EMMC0_DATA2", \
        "EMMC0_DATA3", \
        "COMP_CTL_GPIO_1V8_3V3_SD1FIX0", \
        "EMMC0_DATA4", \
        "EMMC0_DATA5", \
        "EMMC0_DATA6", \
        "EMMC0_DATA7", \
        "EMMC0_STROBE", \
        "EMMC0_RESET_B", \
        "COMP_CTL_GPIO_1V8_3V3_SD1FIX1", \
        "USDHC1_RESET_B", \
        "USDHC1_VSELECT", \
        "CTL_NAND_RE_P_N", \
        "USDHC1_WP", \
        "USDHC1_CD_B", \
        "CTL_NAND_DQS_P_N", \
        "COMP_CTL_GPIO_1V8_3V3_VSELSEP", \
        "USDHC1_CLK", \
        "USDHC1_CMD", \
        "USDHC1_DATA0", \
        "USDHC1_DATA1", \
        "USDHC1_DATA2", \
        "USDHC1_DATA3", \
        "COMP_CTL_GPIO_1V8_3V3_VSEL3", \
        "ENET0_RGMII_TXC", \
        "ENET0_RGMII_TX_CTL", \
        "ENET0_RGMII_TXD0", \
        "ENET0_RGMII_TXD1", \
        "ENET0_RGMII_TXD2", \
        "ENET0_RGMII_TXD3", \
        "COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0", \
        "ENET0_RGMII_RXC", \
        "ENET0_RGMII_RX_CTL", \
        "ENET0_RGMII_RXD0", \
        "ENET0_RGMII_RXD1", \
        "ENET0_RGMII_RXD2", \
        "ENET0_RGMII_RXD3", \
        "COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1", \
        "ENET0_REFCLK_125M_25M", \
        "ENET0_MDIO", \
        "ENET0_MDC", \
        "COMP_CTL_GPIO_1V8_3V3_GPIOCT", \
        "ESAI0_FSR", \
        "ESAI0_FST", \
        "ESAI0_SCKR", \
        "ESAI0_SCKT", \
        "ESAI0_TX0", \
        "ESAI0_TX1", \
        "ESAI0_TX2_RX3", \
        "ESAI0_TX3_RX2", \
        "ESAI0_TX4_RX1", \
        "ESAI0_TX5_RX0", \
        "SPDIF0_RX", \
        "SPDIF0_TX", \
        "SPDIF0_EXT_CLK", \
        "COMP_CTL_GPIO_1V8_3V3_GPIORHB", \
        "SPI3_SCK", \
        "SPI3_SDO", \
        "SPI3_SDI", \
        "SPI3_CS0", \
        "SPI3_CS1", \
        "MCLK_IN1", \
        "MCLK_IN0", \
        "MCLK_OUT0", \
        "UART1_TX", \
        "UART1_RX", \
        "UART1_RTS_B", \
        "UART1_CTS_B", \
        "COMP_CTL_GPIO_1V8_3V3_GPIORHK", \
        "SAI0_TXD", \
        "SAI0_TXC", \
        "SAI0_RXD", \
        "SAI0_TXFS", \
        "SAI1_RXD", \
        "SAI1_RXC", \
        "SAI1_RXFS", \
        "SPI2_CS0", \
        "SPI2_SDO", \
        "SPI2_SDI", \
        "SPI2_SCK", \
        "SPI0_SCK", \
        "SPI0_SDI", \
        "SPI0_SDO", \
        "SPI0_CS1", \
        "SPI0_CS0", \
        "COMP_CTL_GPIO_1V8_3V3_GPIORHT", \
        "ADC_IN1", \
        "ADC_IN0", \
        "ADC_IN3", \
        "ADC_IN2", \
        "ADC_IN5", \
        "ADC_IN4", \
        "FLEXCAN0_RX", \
        "FLEXCAN0_TX", \
        "FLEXCAN1_RX", \
        "FLEXCAN1_TX", \
        "FLEXCAN2_RX", \
        "FLEXCAN2_TX", \
        "UART0_RX", \
        "UART0_TX", \
        "UART2_TX", \
        "UART2_RX", \
        "COMP_CTL_GPIO_1V8_3V3_GPIOLH", \
        "MIPI_DSI0_I2C0_SCL", \
        "MIPI_DSI0_I2C0_SDA", \
        "MIPI_DSI0_GPIO0_00", \
        "MIPI_DSI0_GPIO0_01", \
        "MIPI_DSI1_I2C0_SCL", \
        "MIPI_DSI1_I2C0_SDA", \
        "MIPI_DSI1_GPIO0_00", \
        "MIPI_DSI1_GPIO0_01", \
        "COMP_CTL_GPIO_1V8_3V3_MIPIDSIGPIO", \
        "JTAG_TRST_B", \
        "PMIC_I2C_SCL", \
        "PMIC_I2C_SDA", \
        "PMIC_INT_B", \
        "SCU_GPIO0_00", \
        "SCU_GPIO0_01", \
        "SCU_PMIC_STANDBY", \
        "SCU_BOOT_MODE0", \
        "SCU_BOOT_MODE1", \
        "SCU_BOOT_MODE2", \
        "SCU_BOOT_MODE3", \
        "CSI_D00", \
        "CSI_D01", \
        "CSI_D02", \
        "CSI_D03", \
        "CSI_D04", \
        "CSI_D05", \
        "CSI_D06", \
        "CSI_D07", \
        "CSI_HSYNC", \
        "CSI_VSYNC", \
        "CSI_PCLK", \
        "CSI_MCLK", \
        "CSI_EN", \
        "CSI_RESET", \
        "COMP_CTL_GPIO_1V8_3V3_GPIORHD", \
        "MIPI_CSI0_MCLK_OUT", \
        "MIPI_CSI0_I2C0_SCL", \
        "MIPI_CSI0_I2C0_SDA", \
        "MIPI_CSI0_GPIO0_01", \
        "MIPI_CSI0_GPIO0_00", \
        "QSPI0A_DATA0", \
        "QSPI0A_DATA1", \
        "QSPI0A_DATA2", \
        "QSPI0A_DATA3", \
        "QSPI0A_DQS", \
        "QSPI0A_SS0_B", \
        "QSPI0A_SS1_B", \
        "QSPI0A_SCLK", \
        "COMP_CTL_GPIO_1V8_3V3_QSPI0A", \
        "QSPI0B_SCLK", \
        "QSPI0B_DATA0", \
        "QSPI0B_DATA1", \
        "QSPI0B_DATA2", \
        "QSPI0B_DATA3", \
        "QSPI0B_DQS", \
        "QSPI0B_SS0_B", \
        "QSPI0B_SS1_B", \
        "COMP_CTL_GPIO_1V8_3V3_QSPI0B"
#endif

#endif /* SC_PAD_DATA_H */

