CACHE_FLUSH_AND_INV_EVENT_TS,VAR_0
CP_COHER_CNTL2,VAR_1
DATA_SEL,FUNC_0
EVENT_INDEX,FUNC_1
EVENT_TYPE,FUNC_2
INT_SEL,FUNC_3
PACKET3,FUNC_4
PACKET3_EVENT_WRITE_EOP,VAR_2
PACKET3_SET_CONFIG_REG,VAR_3
PACKET3_SET_CONFIG_REG_START,VAR_4
PACKET3_SH_ACTION_ENA,VAR_5
PACKET3_SURFACE_SYNC,VAR_6
PACKET3_TC_ACTION_ENA,VAR_7
radeon_ring_write,FUNC_5
upper_32_bits,FUNC_6
cayman_fence_ring_emit,FUNC_7
rdev,VAR_8
fence,VAR_9
ring,VAR_10
addr,VAR_11
