#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Mar  7 14:17:12 2018
# Process ID: 25400
# Current directory: /home/sushant/Desktop/col216 lab/216_assignments
# Command line: vivado
# Log file: /home/sushant/Desktop/col216 lab/216_assignments/vivado.log
# Journal file: /home/sushant/Desktop/col216 lab/216_assignments/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
add_files -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd}}
import_files -force -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd}}
remove_files  -fileset sim_1 {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd}}
file delete -force {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd}
remove_files  {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/imports/new/alu_tb.vhd}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd} w ]
add_files -fileset sim_1 {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd}}
set_property top alu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj alu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_tb
ERROR: [VRFC 10-1471] type error near flags ; current type std_logic; expected type std_logic_vector [/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd:70]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj alu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto d11fd9260a384bc3a26442db9652b4b0 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/new/alu.vhd:66]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/new/alu.vhd:67]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/new/alu.vhd:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_tb
Built simulation snapshot alu_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/sushant/Desktop/col216 -notrace
couldn't read file "/home/sushant/Desktop/col216": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:11:04 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Testbench of ALU completed successfully!
Time: 10 ns  Iteration: 0  Process: /alu_tb/stim_proc  File: /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top Memory [current_fileset]
set_property top Memory [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj Memory_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto d11fd9260a384bc3a26442db9652b4b0 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot Memory_behav xil_defaultlib.Memory -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memory
Built simulation snapshot Memory_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/sushant/Desktop/col216 -notrace
couldn't read file "/home/sushant/Desktop/col216": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:22:51 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memory_behav -key {Behavioral:sim_1:Functional:Memory} -tclbatch {Memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source Memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
create_bd_design "BRAM2"
Wrote  : </home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/ip/BRAM2_blk_mem_gen_0_0/data.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.use_bram_block {Stand_Alone} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {true}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/ip/BRAM2_blk_mem_gen_0_0/data.coe' provided. It will be converted relative to IP Instance files 'data.coe'
endgroup
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}}] -top
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd
Wrote  : </home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd> 
import_files -force -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
remove_files  {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/imports/hdl/BRAM2_wrapper.vhd}}
file delete -force {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/imports/hdl/BRAM2_wrapper.vhd}
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}}] -top
INFO: [BD 41-1662] The design 'BRAM2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd
import_files -force -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
remove_files  {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/imports/hdl/BRAM2_wrapper.vhd}}
file delete -force {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/imports/hdl/BRAM2_wrapper.vhd}
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}}] -fileset [get_filesets sources_1] -inst_template
INFO: [BD 41-1662] The design 'BRAM2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}}] -top
INFO: [BD 41-1662] The design 'BRAM2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd
add_files -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
remove_files  {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
file delete -force {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}
open_bd_design {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}}] -top
INFO: [BD 41-1662] The design 'BRAM2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd
add_files -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
open_bd_design {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:bram_rtl:1.0 BRAM_PORTA
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_ports BRAM_PORTA]
endgroup
remove_files  {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
file delete -force {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}}] -top
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd
Wrote  : </home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd> 
add_files -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
remove_files  {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/imports/hdl/BRAM_wrapper.vhd}}
file delete -force {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/imports/hdl/BRAM_wrapper.vhd}
add_files -fileset sim_1 -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
import_files -fileset sim_1 -force -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
remove_files  {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
file delete -force {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'Memory' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav/data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj Memory_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto d11fd9260a384bc3a26442db9652b4b0 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot Memory_behav xil_defaultlib.Memory -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memory
Built simulation snapshot Memory_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/sushant/Desktop/col216 -notrace
couldn't read file "/home/sushant/Desktop/col216": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:50:44 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memory_behav -key {Behavioral:sim_1:Functional:Memory} -tclbatch {Memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source Memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/Memory/address} -radix hex {0 0ns}
add_force {/Memory/write_enable} -radix bin {1 0ns}
add_force {/Memory/write_enable} -radix hex {0 0ns}
add_force {/Memory/clk} -radix hex {1 10ns} {0 15000ps} -repeat_every 10000ps
add_force {/Memory/read_enable} -radix hex {1 0ns}
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 6293.102 ; gain = 19.395 ; free physical = 24263 ; free virtual = 29543
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}}] -top
INFO: [BD 41-1662] The design 'BRAM2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd
add_files -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
set_property top BRAM2_wrapper [current_fileset]
set_property top BRAM2_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top_arch STRUCTURE [get_filesets sim_1]
set_property top_file {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd} [get_filesets sim_1]
generate_target Simulation [get_files {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}]
WARNING: [Vivado 12-818] No files matched '/home/sushant/Desktop/col216'
WARNING: [Vivado 12-818] No files matched 'lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd'
export_ip_user_files -of_objects [get_files {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}] -no_script -force -quiet
WARNING: [Vivado 12-818] No files matched '/home/sushant/Desktop/col216'
WARNING: [Vivado 12-818] No files matched 'lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd'
launch_simulation
INFO: [BD 41-1662] The design 'BRAM2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd
VHDL Output written to : /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hw_handoff/BRAM2.hwh
Generated Block Design Tcl file /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hw_handoff/BRAM2_bd.tcl
Generated Hardware Definition File /home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2.hwdef
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'BRAM2_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav/data.coe'
INFO: [SIM-utils-43] Exported '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav/BRAM2_blk_mem_gen_0_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
xvlog -m64 --relax -prj BRAM2_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.ip_user_files/bd/BRAM2/ip/BRAM2_blk_mem_gen_0_0/sim/BRAM2_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM2_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj BRAM2_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.ip_user_files/bd/BRAM2/hdl/BRAM2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/imports/hdl/BRAM2_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM2_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM2_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto d11fd9260a384bc3a26442db9652b4b0 --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BRAM2_wrapper_behav xil_defaultlib.BRAM2_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="art...
Compiling module xil_defaultlib.BRAM2_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.BRAM2 [bram2_default]
Compiling architecture structure of entity xil_defaultlib.bram2_wrapper
Built simulation snapshot BRAM2_wrapper_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/sushant/Desktop/col216 -notrace
couldn't read file "/home/sushant/Desktop/col216": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:54:16 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "BRAM2_wrapper_behav -key {Behavioral:sim_1:Functional:BRAM2_wrapper} -tclbatch {BRAM2_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source BRAM2_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module BRAM2_wrapper.BRAM2_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BRAM2_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6329.367 ; gain = 22.805 ; free physical = 24852 ; free virtual = 29507
add_force {/BRAM2_wrapper/BRAM_PORTA_addr} -radix hex {0 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_clk} -radix hex {1 10ns} {0 15000ps} -repeat_every 10000ps
add_force {/BRAM2_wrapper/BRAM_PORTA_en} -radix hex {1 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_rst} -radix hex {0 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_we} -radix bin {0000 0ns}
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 6346.371 ; gain = 13.008 ; free physical = 24673 ; free virtual = 29495
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/BRAM2_wrapper/BRAM_PORTA_addr} -radix hex {0 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_clk} -radix hex {1 10ns} {0 15000ps} -repeat_every 10000ps
add_force {/BRAM2_wrapper/BRAM_PORTA_en} -radix hex {1 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_rst} -radix hex {0 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_we} -radix bin {1111 0ns}
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module BRAM2_wrapper.BRAM2_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 6346.371 ; gain = 0.000 ; free physical = 24261 ; free virtual = 29480
INFO: [Common 17-344] 'run' was cancelled
add_force {/BRAM2_wrapper/BRAM_PORTA_we} -radix hex {0000 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_we} -radix bin {0000 0ns}
run 1 us
open_bd_design {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM/BRAM.bd}
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Successfully read diagram <BRAM> from BD file </home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM/BRAM.bd>
add_force {/BRAM2_wrapper/BRAM_PORTA_addr} -radix hex {1 0ns}
run 1 us
run 5 us
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 6346.371 ; gain = 0.000 ; free physical = 23733 ; free virtual = 29463
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'BRAM2_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav/data.coe'
INFO: [SIM-utils-43] Exported '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav/BRAM2_blk_mem_gen_0_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
xvlog -m64 --relax -prj BRAM2_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.ip_user_files/bd/BRAM2/ip/BRAM2_blk_mem_gen_0_0/sim/BRAM2_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM2_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj BRAM2_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.ip_user_files/bd/BRAM2/hdl/BRAM2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/imports/hdl/BRAM2_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM2_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM2_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto d11fd9260a384bc3a26442db9652b4b0 --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BRAM2_wrapper_behav xil_defaultlib.BRAM2_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="art...
Compiling module xil_defaultlib.BRAM2_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.BRAM2 [bram2_default]
Compiling architecture structure of entity xil_defaultlib.bram2_wrapper
Built simulation snapshot BRAM2_wrapper_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/sushant/Desktop/col216 -notrace
couldn't read file "/home/sushant/Desktop/col216": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:01:19 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "BRAM2_wrapper_behav -key {Behavioral:sim_1:Functional:BRAM2_wrapper} -tclbatch {BRAM2_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source BRAM2_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module BRAM2_wrapper.BRAM2_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BRAM2_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/BRAM2_wrapper/BRAM_PORTA_addr} -radix hex {1 0ns}
remove_forces { {/BRAM2_wrapper/BRAM_PORTA_clk} }
add_force {/BRAM2_wrapper/BRAM_PORTA_clk} -radix hex {1 10ns} {0 20000ps} -repeat_every 20000ps
add_force {/BRAM2_wrapper/BRAM_PORTA_en} -radix hex {1 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_rst} -radix hex {0 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_we} -radix hex {0000 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_we} -radix bin {0000 0ns}
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 6346.371 ; gain = 0.000 ; free physical = 24650 ; free virtual = 29484
INFO: [Common 17-344] 'run' was cancelled
run 1 us
add_force {/BRAM2_wrapper/BRAM_PORTA_addr} -radix hex {3 0ns}
run 1 us
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 6346.395 ; gain = 0.000 ; free physical = 24323 ; free virtual = 29476
INFO: [Common 17-344] 'run' was cancelled
add_force {/BRAM2_wrapper/BRAM_PORTA_din} -radix hex {0 0ns}
run 1 us
add_force {/BRAM2_wrapper/BRAM_PORTA_addr} -radix hex {7 0ns}
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project test {/home/sushant/Desktop/col216 lab/test} -part xc7a50tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
set_property target_language VHDL [current_project]
create_bd_design "BRAM"
Wrote  : </home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
INFO: [Device 21-403] Loading part xc7a50tcpg236-1
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/data.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.use_bram_block {Stand_Alone} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {true}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/data.coe' provided. It will be converted relative to IP Instance files '../../data.coe'
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:bram_rtl:1.0 BRAM_PORTA
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_ports BRAM_PORTA]
endgroup
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd}}] -top
VHDL Output written to : /home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hdl/BRAM.vhd
VHDL Output written to : /home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hdl/BRAM_wrapper.vhd
Wrote  : </home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd> 
add_files -norecurse {{/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hdl/BRAM_wrapper.vhd}}
generate_target Simulation [get_files {/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd}]
WARNING: [Vivado 12-818] No files matched '/home/sushant/Desktop/col216'
WARNING: [Vivado 12-818] No files matched 'lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd'
export_ip_user_files -of_objects [get_files {/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd}] -no_script -force -quiet
WARNING: [Vivado 12-818] No files matched '/home/sushant/Desktop/col216'
WARNING: [Vivado 12-818] No files matched 'lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd'
launch_simulation
INFO: [BD 41-1662] The design 'BRAM.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hdl/BRAM.vhd
VHDL Output written to : /home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hdl/BRAM_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file /home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hw_handoff/BRAM.hwh
Generated Block Design Tcl file /home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hw_handoff/BRAM_bd.tcl
Generated Hardware Definition File /home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hdl/BRAM.hwdef
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'BRAM_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav/data.coe'
INFO: [SIM-utils-43] Exported '/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav/BRAM_blk_mem_gen_0_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav'
xvlog -m64 --relax -prj BRAM_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sushant/Desktop/col216 lab/test/test.ip_user_files/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj BRAM_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/test/test.ip_user_files/bd/BRAM/hdl/BRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hdl/BRAM_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 34ab655e153c4417b91692526930450d --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BRAM_wrapper_behav xil_defaultlib.BRAM_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="art...
Compiling module xil_defaultlib.BRAM_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.BRAM [bram_default]
Compiling architecture structure of entity xil_defaultlib.bram_wrapper
Built simulation snapshot BRAM_wrapper_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/sushant/Desktop/col216 -notrace
couldn't read file "/home/sushant/Desktop/col216": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:14:39 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "BRAM_wrapper_behav -key {Behavioral:sim_1:Functional:BRAM_wrapper} -tclbatch {BRAM_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source BRAM_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module BRAM_wrapper.BRAM_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BRAM_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/BRAM_wrapper/BRAM_PORTA_addr} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_clk} -radix hex {1 0ns} {0 10000ps} -repeat_every 20000ps
add_force {/BRAM_wrapper/BRAM_PORTA_rst} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_we} -radix hex {0 0ns}
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/BRAM_wrapper/BRAM_PORTA_addr} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_clk} -radix hex {1 0ns} {0 10000ps} -repeat_every 20000ps
add_force {/BRAM_wrapper/BRAM_PORTA_rst} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_we} -radix hex {0 0ns}
run 1 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module BRAM_wrapper.BRAM_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'BRAM_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav/data.coe'
INFO: [SIM-utils-43] Exported '/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav/BRAM_blk_mem_gen_0_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav'
xvlog -m64 --relax -prj BRAM_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sushant/Desktop/col216 lab/test/test.ip_user_files/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj BRAM_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/test/test.ip_user_files/bd/BRAM/hdl/BRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hdl/BRAM_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 34ab655e153c4417b91692526930450d --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BRAM_wrapper_behav xil_defaultlib.BRAM_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="art...
Compiling module xil_defaultlib.BRAM_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.BRAM [bram_default]
Compiling architecture structure of entity xil_defaultlib.bram_wrapper
Built simulation snapshot BRAM_wrapper_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/sushant/Desktop/col216 -notrace
couldn't read file "/home/sushant/Desktop/col216": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:18:25 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "BRAM_wrapper_behav -key {Behavioral:sim_1:Functional:BRAM_wrapper} -tclbatch {BRAM_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source BRAM_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module BRAM_wrapper.BRAM_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BRAM_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/BRAM_wrapper/BRAM_PORTA_addr} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_clk} -radix hex {1 10ns} {0 20000ps} -repeat_every 20000ps
add_force {/BRAM_wrapper/BRAM_PORTA_rst} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_we} -radix hex {0 0ns}
run 1 us
open_bd_design {/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Coe_File {/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/data.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/data.coe' provided. It will be converted relative to IP Instance files '../../data.coe'
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files {/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd}]
WARNING: [Vivado 12-818] No files matched '/home/sushant/Desktop/col216'
WARNING: [Vivado 12-818] No files matched 'lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd'
export_ip_user_files -of_objects [get_files {/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd}] -no_script -force -quiet
WARNING: [Vivado 12-818] No files matched '/home/sushant/Desktop/col216'
WARNING: [Vivado 12-818] No files matched 'lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd'
launch_simulation
VHDL Output written to : /home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hdl/BRAM.vhd
VHDL Output written to : /home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hdl/BRAM_wrapper.vhd
Wrote  : </home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file /home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hw_handoff/BRAM.hwh
Generated Block Design Tcl file /home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hw_handoff/BRAM_bd.tcl
Generated Hardware Definition File /home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hdl/BRAM.hwdef
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'BRAM_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav/data.coe'
INFO: [SIM-utils-43] Exported '/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav/BRAM_blk_mem_gen_0_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav'
xvlog -m64 --relax -prj BRAM_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sushant/Desktop/col216 lab/test/test.ip_user_files/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj BRAM_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/test/test.ip_user_files/bd/BRAM/hdl/BRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hdl/BRAM_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 34ab655e153c4417b91692526930450d --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BRAM_wrapper_behav xil_defaultlib.BRAM_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="art...
Compiling module xil_defaultlib.BRAM_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.BRAM [bram_default]
Compiling architecture structure of entity xil_defaultlib.bram_wrapper
Built simulation snapshot BRAM_wrapper_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/sushant/Desktop/col216 -notrace
couldn't read file "/home/sushant/Desktop/col216": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:20:07 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sushant/Desktop/col216 lab/test/test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "BRAM_wrapper_behav -key {Behavioral:sim_1:Functional:BRAM_wrapper} -tclbatch {BRAM_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source BRAM_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module BRAM_wrapper.BRAM_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BRAM_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/BRAM_wrapper/BRAM_PORTA_addr} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/BRAM_wrapper/BRAM_PORTA_rst} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_we} -radix hex {0 0ns}
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  7 16:20:56 2018...
