#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ed8f51aa80 .scope module, "memory_cell_tb" "memory_cell_tb" 2 2;
 .timescale -9 -12;
v000001ed8f5a2f60_0 .var "Clk", 0 0;
v000001ed8f5a3000_0 .var "D", 0 0;
v000001ed8f5a30a0_0 .net "Out", 0 0, L_000001ed8f622520;  1 drivers
v000001ed8f5a3140_0 .net "Q", 0 0, v000001ed8f51baf0_0;  1 drivers
v000001ed8f51ae60_0 .var "Read", 0 0;
v000001ed8f6219e0_0 .var "Write", 0 0;
S_000001ed8f51b8c0 .scope module, "uut" "memory_cell" 2 7, 3 1 0, S_000001ed8f51aa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "Read";
    .port_info 2 /INPUT 1 "Write";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "Rst";
    .port_info 5 /OUTPUT 1 "Q";
    .port_info 6 /OUTPUT 1 "Out";
v000001ed8f519b60_0 .net "Clk", 0 0, v000001ed8f5a2f60_0;  1 drivers
v000001ed8f51c400_0 .net "D", 0 0, v000001ed8f5a3000_0;  1 drivers
v000001ed8f51ba50_0 .net "Out", 0 0, L_000001ed8f622520;  alias, 1 drivers
v000001ed8f51baf0_0 .var "Q", 0 0;
v000001ed8f5a2ce0_0 .net "Read", 0 0, v000001ed8f51ae60_0;  1 drivers
o000001ed8f5db0c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ed8f5a2d80_0 .net "Rst", 0 0, o000001ed8f5db0c8;  0 drivers
v000001ed8f5a2e20_0 .net "Write", 0 0, v000001ed8f6219e0_0;  1 drivers
o000001ed8f5db128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ed8f5a2ec0_0 name=_ivl_0
E_000001ed8f5d9930 .event posedge, v000001ed8f5a2d80_0, v000001ed8f519b60_0;
L_000001ed8f622520 .functor MUXZ 1, o000001ed8f5db128, v000001ed8f51baf0_0, v000001ed8f51ae60_0, C4<>;
    .scope S_000001ed8f51b8c0;
T_0 ;
    %wait E_000001ed8f5d9930;
    %load/vec4 v000001ed8f5a2d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed8f51baf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ed8f5a2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ed8f51c400_0;
    %assign/vec4 v000001ed8f51baf0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ed8f51aa80;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed8f5a2f60_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001ed8f51aa80;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v000001ed8f5a2f60_0;
    %inv;
    %store/vec4 v000001ed8f5a2f60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ed8f51aa80;
T_3 ;
    %vpi_call 2 12 "$dumpfile", "memory_cell.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ed8f51aa80 {0 0 0};
    %vpi_call 2 14 "$monitor", "t=%0t | D=%b Read=%b Write=%b Q=%b Out=%b", $time, v000001ed8f5a3000_0, v000001ed8f51ae60_0, v000001ed8f6219e0_0, v000001ed8f5a3140_0, v000001ed8f5a30a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed8f5a3000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed8f51ae60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed8f6219e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed8f5a3000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed8f6219e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed8f6219e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed8f51ae60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed8f51ae60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed8f5a3000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed8f6219e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed8f6219e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed8f51ae60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed8f51ae60_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\memCell_tb.v";
    ".\memCell.v";
