
*** Running vivado
    with args -log design_1_auto_cc_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_cc_2.tcl

WARNING: Ignoring invalid XILINX_PATH location C:\Xilinx\Vivado\2017.3\patches\AR70065\vivado.
Resolution: An invalid XILINX_PATH location has been detected. To resolve this issue:

1. Verify the value of XILINX_PATH is accurate by viewing the value the variable via 'set XILINX_PATH' for Windows or 'echo $XILINX_PATH' for Linux, and update it as needed.

2. To unset the variable using on Windows using 'set XILINX_PATH=' or remove it from Advanced System Settings\Environment Variables. On Linux 'unsetenv XILINX_PATH'


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

WARNING: [Common 17-1271] The MYVIVADO environment variable specifies an invalid location 'C:\Xilinx\Vivado\2017.3\patches\AR70065\vivado'
source design_1_auto_cc_2.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 422.117 ; gain = 104.469
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_2' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/synth/design_1_auto_cc_2.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_13_axi_clock_converter' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_13_lite_async' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (2#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake' (3#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_13_lite_async' (4#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized0' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized0' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized0' (4#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized0' (4#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized1' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized1' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized1' (4#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized1' (4#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized2' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized2' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized2' (4#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized2' (4#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (5#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_13_axi_clock_converter' (6#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_2' (7#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/synth/design_1_auto_cc_2.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 569.855 ; gain = 252.207
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 569.855 ; gain = 252.207
INFO: [Device 21-403] Loading part xc7s50csga324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 797.477 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:01:11 . Memory (MB): peak = 797.477 ; gain = 479.828
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:01:11 . Memory (MB): peak = 797.477 ; gain = 479.828
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:11 . Memory (MB): peak = 797.477 ; gain = 479.828
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 797.477 ; gain = 479.828
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 797.477 ; gain = 479.828
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:34 . Memory (MB): peak = 797.477 ; gain = 479.828
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:34 . Memory (MB): peak = 797.477 ; gain = 479.828
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:35 . Memory (MB): peak = 810.191 ; gain = 492.543
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:36 . Memory (MB): peak = 810.191 ; gain = 492.543
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:36 . Memory (MB): peak = 810.191 ; gain = 492.543
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:37 . Memory (MB): peak = 810.191 ; gain = 492.543
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:37 . Memory (MB): peak = 810.191 ; gain = 492.543
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:37 . Memory (MB): peak = 810.191 ; gain = 492.543
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:37 . Memory (MB): peak = 810.191 ; gain = 492.543

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     6|
|2     |LUT2 |     5|
|3     |LUT3 |     2|
|4     |LUT4 |     5|
|5     |LUT5 |    20|
|6     |LUT6 |    15|
|7     |FDRE |   254|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:37 . Memory (MB): peak = 810.191 ; gain = 492.543
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:45 . Memory (MB): peak = 1199.566 ; gain = 891.184
