<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1073</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1073-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1073.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;24-27</p>
<p style="position:absolute;top:47px;left:591px;white-space:nowrap" class="ft01">VIRTUAL MACHINE CONTROL STRUCTURES</p>
<p style="position:absolute;top:98px;left:69px;white-space:nowrap" class="ft02">24.11.3&#160;&#160;Initializing a VMCS</p>
<p style="position:absolute;top:129px;left:69px;white-space:nowrap" class="ft07">Software should&#160;initialize fields in a&#160;VMCS&#160;(using&#160;VMWRITE) before&#160;using&#160;the&#160;VMCS&#160;for&#160;VM&#160;entry.&#160;Failure to&#160;do so&#160;<br/>may&#160;result in unpredictable&#160;behavior;&#160;for&#160;example, a VM&#160;entry may&#160;fail for unexplained reasons, or&#160;a successful&#160;<br/>transition (VM&#160;entry or VM&#160;exit) may load&#160;processor&#160;state&#160;with unexpected&#160;values.<br/>It&#160;is not&#160;necessary to&#160;initialize fields that&#160;the logical&#160;processor&#160;will not use. (For example,&#160;it is&#160;not&#160;necessary&#160;to&#160;<br/>unitize&#160;the MSR-bitmap&#160;address if the&#160;“use&#160;MSR&#160;bitmaps”&#160;VM-execution control is&#160;0.)<br/>A processor maintains some&#160;VMCS&#160;information&#160;that&#160;cannot be modified with the&#160;VMWRITE instruction; this&#160;<br/>includes a VMCS’s<a href="o_fe12b1e2a880e0ce-1047.html">&#160;launch state (see Section 24.1). Such in</a>formation may be&#160;stored in the VMCS data portion&#160;of&#160;a&#160;<br/>VMCS region. Because&#160;the&#160;format of&#160;this&#160;information&#160;is implementation-specific,&#160;there&#160;is no way for software&#160;to&#160;<br/>know, when it&#160;first&#160;allocates&#160;a region of&#160;memory&#160;for use&#160;as&#160;a VMCS region,&#160;how the&#160;processor&#160;will determine this&#160;<br/>information from the&#160;contents of the&#160;memory&#160;region.<br/>In addition to&#160;its other&#160;functions,&#160;the VMCLEAR&#160;instruction initializes&#160;any implementation-specific&#160;information in&#160;<br/>the VMCS&#160;region referenced&#160;by its&#160;operand. To&#160;avoid the&#160;uncertainties of implementation-specific&#160;behavior, soft-<br/>ware&#160;should&#160;execute VMCLEAR&#160;on a&#160;VMCS&#160;region before making the corresponding VMCS&#160;active&#160;with VMPTRLD&#160;for&#160;<br/>the first&#160;time.&#160;<a href="o_fe12b1e2a880e0ce-1048.html">(Figure&#160;24-1 illustr</a>ates how execution&#160;of&#160;VMCLEAR&#160;puts a&#160;VMCS into a&#160;well-defined&#160;state.)<br/>The following&#160;software usage is&#160;consistent with these limitations:</p>
<p style="position:absolute;top:412px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:412px;left:95px;white-space:nowrap" class="ft03">VMCLEAR&#160;should&#160;be&#160;executed&#160;for&#160;a VMCS&#160;before&#160;it&#160;is used&#160;for VM&#160;entry&#160;for the&#160;first&#160;time.</p>
<p style="position:absolute;top:434px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:435px;left:95px;white-space:nowrap" class="ft06">VMLAUNCH&#160;should be used for the&#160;first VM&#160;entry&#160;using&#160;a VMCS after&#160;VMCLEAR has&#160;been&#160;executed&#160;for that&#160;<br/>VMCS.</p>
<p style="position:absolute;top:473px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:474px;left:95px;white-space:nowrap" class="ft06">VMRESUME&#160;should be used for any&#160;subsequent&#160;VM&#160;entry using&#160;a VMCS&#160;(until the next execution&#160;of VMCLEAR&#160;<br/>for the&#160;VMCS).</p>
<p style="position:absolute;top:514px;left:69px;white-space:nowrap" class="ft06">It is expected&#160;that, in general, VMRESUME will have&#160;lower latency than VMLAUNCH. Since “migrating” a VMCS from&#160;<br/>one logical&#160;processor to another requires use of VMCLEAR&#160;(see<a href="o_fe12b1e2a880e0ce-1070.html">&#160;Section 24.11.1),</a>&#160;which sets the launch state of the&#160;<br/>VMCS&#160;to “clear”,&#160;such migration&#160;requires&#160;the&#160;next&#160;VM&#160;entry&#160;to be&#160;performed&#160;using&#160;VMLAUNCH.&#160;Software&#160;devel-<br/>opers&#160;can&#160;avoid the&#160;performance&#160;cost of increased VM-entry&#160;latency by avoiding&#160;unnecessary migration of a VMCS&#160;<br/>from&#160;one logical processor to another.</p>
<p style="position:absolute;top:631px;left:69px;white-space:nowrap" class="ft02">24.11.4&#160;&#160;Software&#160;Access to&#160;Related Structures</p>
<p style="position:absolute;top:661px;left:69px;white-space:nowrap" class="ft06">In addition to&#160;data&#160;in the&#160;VMCS&#160;region itself,&#160;VMX non-root operation can&#160;be&#160;controlled&#160;by data structures&#160;that are&#160;<br/>referenced by pointers in&#160;a&#160;VMCS&#160;(for example,&#160;the&#160;I/O&#160;bitmaps). While&#160;the pointers&#160;to these data structures&#160;are&#160;<br/>parts&#160;of&#160;the VMCS,&#160;the data&#160;structures themselves&#160;are&#160;not.&#160;They&#160;are not accessible&#160;using VMREAD and&#160;VMWRITE&#160;<br/>but&#160;by ordinary memory writes.<br/>Software should&#160;ensure that&#160;each such&#160;data structure&#160;is&#160;modified only when&#160;no logical processor with&#160;a current&#160;<br/>VMCS&#160;that references it&#160;is&#160;in&#160;VMX&#160;non-root&#160;operation. Doing otherwise&#160;may lead to&#160;unpredictable&#160;behavior&#160;<br/>(including behaviors identified&#160;<a href="o_fe12b1e2a880e0ce-1070.html">in Section 24.11.1).</a></p>
<p style="position:absolute;top:818px;left:69px;white-space:nowrap" class="ft02">24.11.5 VMXON&#160;</p>
<p style="position:absolute;top:818px;left:215px;white-space:nowrap" class="ft02">Region</p>
<p style="position:absolute;top:849px;left:69px;white-space:nowrap" class="ft03">Before&#160;executing VMXON,&#160;software&#160;allocates a&#160;region of memory (called the VMXON region)</p>
<p style="position:absolute;top:846px;left:688px;white-space:nowrap" class="ft05">1</p>
<p style="position:absolute;top:849px;left:695px;white-space:nowrap" class="ft03">&#160;that the logical&#160;</p>
<p style="position:absolute;top:865px;left:69px;white-space:nowrap" class="ft06">processor uses&#160;to support VMX&#160;operation.&#160;The physical address of this&#160;region&#160;(the VMXON pointer) is&#160;provided&#160;in&#160;<br/>an operand&#160;to&#160;VMXON. The VMXON pointer is&#160;subject&#160;to&#160;the limitations that&#160;apply&#160;to VMCS pointers:</p>
<p style="position:absolute;top:904px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:904px;left:95px;white-space:nowrap" class="ft03">The&#160;VMXON pointer must be 4-KByte&#160;aligned (bits&#160;11:0 must be zero).</p>
<p style="position:absolute;top:926px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:927px;left:95px;white-space:nowrap" class="ft03">The&#160;VMXON pointer must not&#160;set any&#160;bits&#160;beyond the&#160;processor’s physical-address&#160;width.</p>
<p style="position:absolute;top:924px;left:696px;white-space:nowrap" class="ft05">2,3</p>
<p style="position:absolute;top:979px;left:69px;white-space:nowrap" class="ft03">1.&#160;The amount&#160;of&#160;memory required&#160;for the VMXON region is&#160;the same as that&#160;required for&#160;a&#160;VMCS&#160;region. This&#160;size&#160;is&#160;implementation&#160;</p>
<p style="position:absolute;top:996px;left:91px;white-space:nowrap" class="ft03">specific&#160;and can be&#160;determined&#160;by consulting&#160;the&#160;VMX capability&#160;MSR IA32_VMX_BASIC&#160;(see<a href="o_fe12b1e2a880e0ce-1943.html">&#160;Appendix&#160;A.1)</a>.</p>
<p style="position:absolute;top:1017px;left:69px;white-space:nowrap" class="ft03">2.&#160;Software&#160;can&#160;determine&#160;a&#160;processor’s physical-address&#160;width by&#160;executing CPUID with 80000008H&#160;in&#160;EAX.&#160;The&#160;physical-address&#160;</p>
<p style="position:absolute;top:1033px;left:91px;white-space:nowrap" class="ft03">width is&#160;returned&#160;in&#160;bits&#160;7:0 of&#160;EAX.</p>
<p style="position:absolute;top:1054px;left:69px;white-space:nowrap" class="ft03">3.&#160;If&#160;IA32_VMX_BASIC[48] is read&#160;as&#160;1, the&#160;VMXON pointer must&#160;not set any bits in the range&#160;63:32; se<a href="o_fe12b1e2a880e0ce-1943.html">e Appendix&#160;A.1.</a></p>
</div>
</body>
</html>
