<dec f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='28' type='0'/>
<use f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='49' u='r' c='_ZN4llvm8SwitchCG11CaseCluster5rangeEPKNS_11ConstantIntES4_PNS_17MachineBasicBlockENS_17BranchProbabilityE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10104' u='r' c='_ZN4llvm19SelectionDAGBuilder13lowerWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10214' c='_ZN4llvm19SelectionDAGBuilder13lowerWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10357' u='r' c='_ZN4llvm19SelectionDAGBuilder13splitWorkItemERNS_11SmallVectorINS_8SwitchCG18SwitchWorkListItemELj4EEERKS3_PNS_5ValueEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10374' u='r' c='_ZN4llvm19SelectionDAGBuilder13splitWorkItemERNS_11SmallVectorINS_8SwitchCG18SwitchWorkListItemELj4EEERKS3_PNS_5ValueEPNS_17MachineBasicBlockE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='26'>/// A cluster of adjacent case labels with the same destination, or just one
  /// case.</doc>
<use f='llvm/llvm/lib/CodeGen/SwitchLoweringUtils.cpp' l='51' u='r' c='_ZN4llvm8SwitchCG14SwitchLowering14findJumpTablesERSt6vectorINS0_11CaseClusterESaIS3_EEPKNS_10SwitchInstEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SwitchLoweringUtils.cpp' l='199' u='r' c='_ZN4llvm8SwitchCG14SwitchLowering14buildJumpTableERKSt6vectorINS0_11CaseClusterESaIS3_EEjjPKNS_10SwitchInstEPNS_17MachineBasicBlockERS3_'/>
<use f='llvm/llvm/lib/CodeGen/SwitchLoweringUtils.cpp' l='265' u='r' c='_ZN4llvm8SwitchCG14SwitchLowering19findBitTestClustersERSt6vectorINS0_11CaseClusterESaIS3_EEPKNS_10SwitchInstE'/>
<use f='llvm/llvm/lib/CodeGen/SwitchLoweringUtils.cpp' l='267' u='r' c='_ZN4llvm8SwitchCG14SwitchLowering19findBitTestClustersERSt6vectorINS0_11CaseClusterESaIS3_EEPKNS_10SwitchInstE'/>
<use f='llvm/llvm/lib/CodeGen/SwitchLoweringUtils.cpp' l='317' u='r' c='_ZN4llvm8SwitchCG14SwitchLowering19findBitTestClustersERSt6vectorINS0_11CaseClusterESaIS3_EEPKNS_10SwitchInstE'/>
<use f='llvm/llvm/lib/CodeGen/SwitchLoweringUtils.cpp' l='367' u='r' c='_ZN4llvm8SwitchCG14SwitchLowering13buildBitTestsERSt6vectorINS0_11CaseClusterESaIS3_EEjjPKNS_10SwitchInstERS3_'/>
