Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\msnoguri\Documents\DE2_115_Media_Computer\nios_system.qsys --synthesis=VERILOG --output-directory=C:\Users\msnoguri\Documents\DE2_115_Media_Computer\nios_system\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading DE2_115_Media_Computer/nios_system.qsys
Progress: Reading input file
Progress: Adding HEX3_HEX0 [altera_up_avalon_parallel_port 17.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX7_HEX4 [altera_up_avalon_parallel_port 17.1]
Progress: Parameterizing module HEX7_HEX4
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 17.1]
Progress: Parameterizing module SD_Card
Progress: Adding alpha_blending [altera_up_avalon_video_alpha_blender 17.1]
Progress: Parameterizing module alpha_blending
Progress: Adding audio [altera_up_avalon_audio 17.1]
Progress: Parameterizing module audio
Progress: Adding audio_clk [altera_clock_bridge 17.1]
Progress: Parameterizing module audio_clk
Progress: Adding audio_config [altera_up_avalon_audio_and_video_config 17.1]
Progress: Parameterizing module audio_config
Progress: Adding audio_pll [altera_up_avalon_audio_pll 17.1]
Progress: Parameterizing module audio_pll
Progress: Adding char_lcd [altera_up_avalon_character_lcd 17.1]
Progress: Parameterizing module char_lcd
Progress: Adding clk_50 [clock_source 17.1]
Progress: Parameterizing module clk_50
Progress: Adding clk_50_2 [clock_source 17.1]
Progress: Parameterizing module clk_50_2
Progress: Adding clk_50_3 [clock_source 17.1]
Progress: Parameterizing module clk_50_3
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding flash_bridge [altera_tristate_conduit_bridge 17.1]
Progress: Parameterizing module flash_bridge
Progress: Adding flash_controller [altera_generic_tristate_controller 17.1]
Progress: Parameterizing module flash_controller
Progress: Adding green__leds [altera_up_avalon_parallel_port 17.1]
Progress: Parameterizing module green__leds
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mtl_char_buffer [altera_up_avalon_video_character_buffer_with_dma 17.1]
Progress: Parameterizing module mtl_char_buffer
Progress: Adding mtl_clk [altera_clock_bridge 17.1]
Progress: Parameterizing module mtl_clk
Progress: Adding mtl_controller [altera_up_avalon_video_vga_controller 17.1]
Progress: Parameterizing module mtl_controller
Progress: Adding mtl_dual_clock_buffer [altera_up_avalon_video_dual_clock_buffer 17.1]
Progress: Parameterizing module mtl_dual_clock_buffer
Progress: Adding mtl_pixel_buffer_dma [altera_up_avalon_video_pixel_buffer_dma 17.1]
Progress: Parameterizing module mtl_pixel_buffer_dma
Progress: Adding mtl_rgb_resampler [altera_up_avalon_video_rgb_resampler 17.1]
Progress: Parameterizing module mtl_rgb_resampler
Progress: Adding mtl_scaler [altera_up_avalon_video_scaler 17.1]
Progress: Parameterizing module mtl_scaler
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory
Progress: Adding performance_counter [altera_avalon_performance_counter 17.1]
Progress: Parameterizing module performance_counter
Progress: Adding ps2_key [altera_up_avalon_ps2 17.1]
Progress: Parameterizing module ps2_key
Progress: Adding ps2_mouse [altera_up_avalon_ps2 17.1]
Progress: Parameterizing module ps2_mouse
Progress: Adding pushbuttons [altera_up_avalon_parallel_port 17.1]
Progress: Parameterizing module pushbuttons
Progress: Adding red_leds [altera_up_avalon_parallel_port 17.1]
Progress: Parameterizing module red_leds
Progress: Adding reset_bridge [altera_reset_bridge 17.1]
Progress: Parameterizing module reset_bridge
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_clk [altera_clock_bridge 17.1]
Progress: Parameterizing module sdram_clk
Progress: Adding serial_port [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module serial_port
Progress: Adding sram [altera_up_avalon_sram 17.1]
Progress: Parameterizing module sram
Progress: Adding switches [altera_up_avalon_parallel_port 17.1]
Progress: Parameterizing module switches
Progress: Adding sys_clk [altera_clock_bridge 17.1]
Progress: Parameterizing module sys_clk
Progress: Adding sys_sdram_pll [altera_up_avalon_sys_sdram_pll 17.1]
Progress: Parameterizing module sys_sdram_pll
Progress: Adding sysid [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 17.1]
Progress: Parameterizing module timer
Progress: Adding vga_clk [altera_clock_bridge 17.1]
Progress: Parameterizing module vga_clk
Progress: Adding video_pll [altera_up_avalon_video_pll 17.1]
Progress: Parameterizing module video_pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.HEX3_HEX0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.HEX7_HEX4: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Warning: nios_system.flash_controller: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: nios_system.green__leds: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.mtl_char_buffer: Character Resolution: 50 x 30
Info: nios_system.mtl_controller: Video Output Stream: Format: 800 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios_system.mtl_rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.mtl_scaler: Change in Resolution: 400 x 240 -> 800 x 480
Info: nios_system.pushbuttons: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.red_leds: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.switches: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.sys_sdram_pll: Refclk Freq: 50.0
Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios_system.mtl_scaler.avalon_scaler_source/alpha_blending.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning: nios_system.mtl_pixel_buffer_dma: mtl_pixel_buffer_dma.avalon_pixel_dma_master must be connected to an Avalon-MM slave
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: nios_system: Done "nios_system" with 1 modules, 0 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
