(function() {
  module.exports = {
    name: "Verilog",
    namespace: "verilog",

    /*
    Supported Grammars
     */
    grammars: ["Verilog"],

    /*
    Supported extensions
     */
    extensions: ["svh", "v", "sv"],
    options: {
      emacs_script_path: {
        type: 'string',
        "default": "",
        description: "Path to emacs init.el script with formatting settings. (Leave blank to use default one)"
      }
    }
  };

}).call(this);

//# sourceMappingURL=data:application/json;base64,eyJ2ZXJzaW9uIjozLCJmaWxlIjoiIiwic291cmNlUm9vdCI6IiIsInNvdXJjZXMiOlsiL2hvbWUvbXl1Z2EvLmF0b20vcGFja2FnZXMvYXRvbS1iZWF1dGlmeS9zcmMvbGFuZ3VhZ2VzL3Zlcmlsb2cuY29mZmVlIl0sIm5hbWVzIjpbXSwibWFwcGluZ3MiOiJBQUFBO0VBQUEsTUFBTSxDQUFDLE9BQVAsR0FBaUI7SUFFZixJQUFBLEVBQU0sU0FGUztJQUdmLFNBQUEsRUFBVyxTQUhJOztBQUtmOzs7SUFHQSxRQUFBLEVBQVUsQ0FDUixTQURRLENBUks7O0FBWWY7OztJQUdBLFVBQUEsRUFBWSxDQUNWLEtBRFUsRUFFVixHQUZVLEVBR1YsSUFIVSxDQWZHO0lBcUJmLE9BQUEsRUFDRTtNQUFBLGlCQUFBLEVBQ0U7UUFBQSxJQUFBLEVBQU0sUUFBTjtRQUNBLENBQUEsT0FBQSxDQUFBLEVBQVMsRUFEVDtRQUVBLFdBQUEsRUFBYSx5RkFGYjtPQURGO0tBdEJhOztBQUFqQiIsInNvdXJjZXNDb250ZW50IjpbIm1vZHVsZS5leHBvcnRzID0ge1xuXG4gIG5hbWU6IFwiVmVyaWxvZ1wiXG4gIG5hbWVzcGFjZTogXCJ2ZXJpbG9nXCJcblxuICAjIyNcbiAgU3VwcG9ydGVkIEdyYW1tYXJzXG4gICMjI1xuICBncmFtbWFyczogW1xuICAgIFwiVmVyaWxvZ1wiXG4gIF1cblxuICAjIyNcbiAgU3VwcG9ydGVkIGV4dGVuc2lvbnNcbiAgIyMjXG4gIGV4dGVuc2lvbnM6IFtcbiAgICBcInN2aFwiXG4gICAgXCJ2XCJcbiAgICBcInN2XCJcbiAgXVxuXG4gIG9wdGlvbnM6XG4gICAgZW1hY3Nfc2NyaXB0X3BhdGg6XG4gICAgICB0eXBlOiAnc3RyaW5nJ1xuICAgICAgZGVmYXVsdDogXCJcIlxuICAgICAgZGVzY3JpcHRpb246IFwiUGF0aCB0byBlbWFjcyBpbml0LmVsIHNjcmlwdCB3aXRoIGZvcm1hdHRpbmcgc2V0dGluZ3MuIChMZWF2ZSBibGFuayB0byB1c2UgZGVmYXVsdCBvbmUpXCJcblxufVxuIl19
