set_property SRC_FILE_INFO {cfile:D:/FPGA/AES_system/AES_system.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc rfile:../../../AES_system.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN H16 IOSTANDARD LVCMOS33} [get_ports clk]
