--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml uart.twx uart.ncd -o uart.twr uart.pcf -ucf uart.ucf -ucf
com.ucf

Design file:              uart.ncd
Physical constraint file: uart.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
TxD_start   |    4.165(R)|      SLOW  |    0.266(R)|      SLOW  |clk_BUFGP         |   0.000|
com_RxD     |    0.978(R)|      FAST  |   -0.277(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<0>  |    2.520(R)|      SLOW  |   -1.429(R)|      FAST  |clk_BUFGP         |   0.000|
data_in<1>  |    0.542(R)|      FAST  |    0.238(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<2>  |    0.799(R)|      FAST  |   -0.133(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<3>  |    0.421(R)|      FAST  |    0.452(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<4>  |    0.254(R)|      FAST  |    0.626(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<5>  |    0.316(R)|      FAST  |    0.513(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<6>  |    0.545(R)|      FAST  |    0.225(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<7>  |    0.622(R)|      FAST  |    0.124(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    7.090(R)|      SLOW  |   -2.716(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
RxD_data_ready|        11.238(R)|      SLOW  |         5.555(R)|      FAST  |clk_BUFGP         |   0.000|
TxD_busy      |        13.829(R)|      SLOW  |         7.655(R)|      FAST  |clk_BUFGP         |   0.000|
com_TxD       |        13.376(R)|      SLOW  |         6.524(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<0>   |         6.921(R)|      SLOW  |         3.523(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<1>   |         7.470(R)|      SLOW  |         3.860(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<2>   |         7.321(R)|      SLOW  |         3.786(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<3>   |         7.161(R)|      SLOW  |         3.690(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<4>   |         8.044(R)|      SLOW  |         4.190(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<5>   |         7.974(R)|      SLOW  |         4.150(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<6>   |         7.687(R)|      SLOW  |         3.978(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<7>   |         7.878(R)|      SLOW  |         4.094(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.863|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 30 19:45:21 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 331 MB



