

================================================================
== Vivado HLS Report for 'pad_for_conv2'
================================================================
* Date:           Tue Dec  3 11:19:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.622|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  650|  650|  650|  650|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- fillzero  |   32|   32|         2|          -|          -|    16|    no    |
        |- row       |  616|  616|        44|          -|          -|    14|    no    |
        | + col      |   42|   42|         3|          -|          -|    14|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     126|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     199|
|Register         |        -|      -|     102|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     102|     325|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_282_p2             |     +    |      0|  0|  15|           5|           1|
    |i_4_fu_362_p2             |     +    |      0|  0|  13|           4|           1|
    |j_4_fu_424_p2             |     +    |      0|  0|  13|           4|           1|
    |newIndex_trunc_fu_412_p2  |     +    |      0|  0|  10|           1|           2|
    |tmp_40_fu_434_p2          |     +    |      0|  0|  16|           9|           9|
    |tmp_36_fu_396_p2          |     -    |      0|  0|  16|           9|           9|
    |tmp_16_fu_356_p2          |   icmp   |      0|  0|   9|           4|           3|
    |tmp_18_fu_418_p2          |   icmp   |      0|  0|   9|           4|           3|
    |tmp_fu_276_p2             |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |tmp_32_fu_338_p2          |    or    |      0|  0|   6|           6|           4|
    |tmp_29_fu_293_p2          |    xor   |      0|  0|   6|           5|           6|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 126|          57|          46|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  33|          8|    1|          8|
    |ap_done                 |   9|          2|    1|          2|
    |i_1_reg_254             |   9|          2|    4|          8|
    |i_reg_243               |   9|          2|    5|         10|
    |j_reg_265               |   9|          2|    4|          8|
    |out_image_0_V_address0  |  13|          3|    6|         18|
    |out_image_0_V_address1  |  13|          3|    6|         18|
    |out_image_0_V_d1        |  13|          3|   25|         75|
    |out_image_1_V_address0  |  13|          3|    6|         18|
    |out_image_1_V_d0        |  13|          3|   25|         75|
    |out_image_2_V_address0  |  13|          3|    6|         18|
    |out_image_2_V_d0        |  13|          3|   25|         75|
    |out_image_3_V_address0  |  13|          3|    6|         18|
    |out_image_3_V_address1  |  13|          3|    6|         18|
    |out_image_3_V_d1        |  13|          3|   25|         75|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 199|         46|  151|        444|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   7|   0|    7|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |arrayNo3_cast_reg_466         |   3|   0|    3|          0|
    |i_1_reg_254                   |   4|   0|    4|          0|
    |i_3_reg_461                   |   5|   0|    5|          0|
    |i_4_reg_483                   |   4|   0|    4|          0|
    |i_reg_243                     |   5|   0|    5|          0|
    |in_image_V_load_reg_536       |  25|   0|   25|          0|
    |j_4_reg_505                   |   4|   0|    4|          0|
    |j_reg_265                     |   4|   0|    4|          0|
    |newIndex_trunc_reg_497        |   2|   0|    2|          0|
    |out_image_0_V_addr_2_reg_470  |   2|   0|    6|          4|
    |out_image_0_V_addr_3_reg_516  |   6|   0|    6|          0|
    |out_image_1_V_addr_2_reg_521  |   6|   0|    6|          0|
    |out_image_2_V_addr_2_reg_526  |   6|   0|    6|          0|
    |out_image_3_V_addr_2_reg_475  |   2|   0|    6|          4|
    |out_image_3_V_addr_3_reg_531  |   6|   0|    6|          0|
    |tmp_36_reg_488                |   8|   0|    9|          1|
    |tmp_37_reg_493                |   2|   0|    2|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 102|   0|  111|          9|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | pad_for_conv2 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | pad_for_conv2 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | pad_for_conv2 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | pad_for_conv2 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | pad_for_conv2 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | pad_for_conv2 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | pad_for_conv2 | return value |
|in_image_V_address0     | out |    8|  ap_memory |   in_image_V  |     array    |
|in_image_V_ce0          | out |    1|  ap_memory |   in_image_V  |     array    |
|in_image_V_q0           |  in |   25|  ap_memory |   in_image_V  |     array    |
|out_image_0_V_address0  | out |    6|  ap_memory | out_image_0_V |     array    |
|out_image_0_V_ce0       | out |    1|  ap_memory | out_image_0_V |     array    |
|out_image_0_V_we0       | out |    1|  ap_memory | out_image_0_V |     array    |
|out_image_0_V_d0        | out |   25|  ap_memory | out_image_0_V |     array    |
|out_image_0_V_address1  | out |    6|  ap_memory | out_image_0_V |     array    |
|out_image_0_V_ce1       | out |    1|  ap_memory | out_image_0_V |     array    |
|out_image_0_V_we1       | out |    1|  ap_memory | out_image_0_V |     array    |
|out_image_0_V_d1        | out |   25|  ap_memory | out_image_0_V |     array    |
|out_image_1_V_address0  | out |    6|  ap_memory | out_image_1_V |     array    |
|out_image_1_V_ce0       | out |    1|  ap_memory | out_image_1_V |     array    |
|out_image_1_V_we0       | out |    1|  ap_memory | out_image_1_V |     array    |
|out_image_1_V_d0        | out |   25|  ap_memory | out_image_1_V |     array    |
|out_image_1_V_address1  | out |    6|  ap_memory | out_image_1_V |     array    |
|out_image_1_V_ce1       | out |    1|  ap_memory | out_image_1_V |     array    |
|out_image_1_V_we1       | out |    1|  ap_memory | out_image_1_V |     array    |
|out_image_1_V_d1        | out |   25|  ap_memory | out_image_1_V |     array    |
|out_image_2_V_address0  | out |    6|  ap_memory | out_image_2_V |     array    |
|out_image_2_V_ce0       | out |    1|  ap_memory | out_image_2_V |     array    |
|out_image_2_V_we0       | out |    1|  ap_memory | out_image_2_V |     array    |
|out_image_2_V_d0        | out |   25|  ap_memory | out_image_2_V |     array    |
|out_image_2_V_address1  | out |    6|  ap_memory | out_image_2_V |     array    |
|out_image_2_V_ce1       | out |    1|  ap_memory | out_image_2_V |     array    |
|out_image_2_V_we1       | out |    1|  ap_memory | out_image_2_V |     array    |
|out_image_2_V_d1        | out |   25|  ap_memory | out_image_2_V |     array    |
|out_image_3_V_address0  | out |    6|  ap_memory | out_image_3_V |     array    |
|out_image_3_V_ce0       | out |    1|  ap_memory | out_image_3_V |     array    |
|out_image_3_V_we0       | out |    1|  ap_memory | out_image_3_V |     array    |
|out_image_3_V_d0        | out |   25|  ap_memory | out_image_3_V |     array    |
|out_image_3_V_address1  | out |    6|  ap_memory | out_image_3_V |     array    |
|out_image_3_V_ce1       | out |    1|  ap_memory | out_image_3_V |     array    |
|out_image_3_V_we1       | out |    1|  ap_memory | out_image_3_V |     array    |
|out_image_3_V_d1        | out |   25|  ap_memory | out_image_3_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	5  / (!tmp_16)
5 --> 
	6  / (!tmp_18)
	4  / (tmp_18)
6 --> 
	7  / true
7 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 8 [1/1] (0.87ns)   --->   "br label %1" [../src/CNN_final.cpp:76]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_3, %3 ]"   --->   Operation 9 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.88ns)   --->   "%tmp = icmp eq i5 %i, -16" [../src/CNN_final.cpp:76]   --->   Operation 10 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.10ns)   --->   "%i_3 = add i5 %i, 1" [../src/CNN_final.cpp:76]   --->   Operation 12 'add' 'i_3' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %2" [../src/CNN_final.cpp:76]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str535) nounwind" [../src/CNN_final.cpp:77]   --->   Operation 14 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %i to i64" [../src/CNN_final.cpp:78]   --->   Operation 15 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%out_image_0_V_addr = getelementptr [64 x i25]* %out_image_0_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:78]   --->   Operation 16 'getelementptr' 'out_image_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.51ns)   --->   "%tmp_29 = xor i5 %i, -16" [../src/CNN_final.cpp:76]   --->   Operation 17 'xor' 'tmp_29' <Predicate = (!tmp)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_32_cast1 = sext i5 %tmp_29 to i6" [../src/CNN_final.cpp:76]   --->   Operation 18 'sext' 'tmp_32_cast1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i6 %tmp_32_cast1 to i64" [../src/CNN_final.cpp:76]   --->   Operation 19 'zext' 'tmp_32_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%out_image_3_V_addr_1 = getelementptr [64 x i25]* %out_image_3_V, i64 0, i64 %tmp_32_cast" [../src/CNN_final.cpp:76]   --->   Operation 20 'getelementptr' 'out_image_3_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_0_V_addr, align 4" [../src/CNN_final.cpp:78]   --->   Operation 21 'store' <Predicate = (!tmp)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%arrayNo3_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %i, i32 2, i32 4)" [../src/CNN_final.cpp:76]   --->   Operation 22 'partselect' 'arrayNo3_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i5 %i to i2" [../src/CNN_final.cpp:76]   --->   Operation 23 'trunc' 'tmp_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_30 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_8, i4 0)" [../src/CNN_final.cpp:76]   --->   Operation 24 'bitconcatenate' 'tmp_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_31 = zext i6 %tmp_30 to i64" [../src/CNN_final.cpp:79]   --->   Operation 25 'zext' 'tmp_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%out_image_0_V_addr_1 = getelementptr [64 x i25]* %out_image_0_V, i64 0, i64 %tmp_31" [../src/CNN_final.cpp:79]   --->   Operation 26 'getelementptr' 'out_image_0_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_32 = or i6 %tmp_30, 15" [../src/CNN_final.cpp:76]   --->   Operation 27 'or' 'tmp_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %tmp_32)" [../src/CNN_final.cpp:81]   --->   Operation 28 'bitconcatenate' 'tmp_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%out_image_0_V_addr_2 = getelementptr [64 x i25]* %out_image_0_V, i64 0, i64 %tmp_33" [../src/CNN_final.cpp:81]   --->   Operation 29 'getelementptr' 'out_image_0_V_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%out_image_1_V_addr = getelementptr [64 x i25]* %out_image_1_V, i64 0, i64 %tmp_31" [../src/CNN_final.cpp:79]   --->   Operation 30 'getelementptr' 'out_image_1_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%out_image_1_V_addr_1 = getelementptr [64 x i25]* %out_image_1_V, i64 0, i64 %tmp_33" [../src/CNN_final.cpp:81]   --->   Operation 31 'getelementptr' 'out_image_1_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_image_2_V_addr = getelementptr [64 x i25]* %out_image_2_V, i64 0, i64 %tmp_31" [../src/CNN_final.cpp:79]   --->   Operation 32 'getelementptr' 'out_image_2_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%out_image_2_V_addr_1 = getelementptr [64 x i25]* %out_image_2_V, i64 0, i64 %tmp_33" [../src/CNN_final.cpp:81]   --->   Operation 33 'getelementptr' 'out_image_2_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%out_image_3_V_addr = getelementptr [64 x i25]* %out_image_3_V, i64 0, i64 %tmp_31" [../src/CNN_final.cpp:79]   --->   Operation 34 'getelementptr' 'out_image_3_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_image_3_V_addr_2 = getelementptr [64 x i25]* %out_image_3_V, i64 0, i64 %tmp_33" [../src/CNN_final.cpp:81]   --->   Operation 35 'getelementptr' 'out_image_3_V_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_3_V_addr_1, align 4" [../src/CNN_final.cpp:80]   --->   Operation 36 'store' <Predicate = (!tmp)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_2 : Operation 37 [1/1] (0.86ns)   --->   "switch i3 %arrayNo3_cast, label %branch11 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
  ]" [../src/CNN_final.cpp:79]   --->   Operation 37 'switch' <Predicate = (!tmp)> <Delay = 0.86>
ST_2 : Operation 38 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_2_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 38 'store' <Predicate = (!tmp & arrayNo3_cast == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_2 : Operation 39 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_2_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 39 'store' <Predicate = (!tmp & arrayNo3_cast == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 40 'br' <Predicate = (!tmp & arrayNo3_cast == 2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_1_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 41 'store' <Predicate = (!tmp & arrayNo3_cast == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_2 : Operation 42 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_1_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 42 'store' <Predicate = (!tmp & arrayNo3_cast == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 43 'br' <Predicate = (!tmp & arrayNo3_cast == 1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_0_V_addr_1, align 4" [../src/CNN_final.cpp:79]   --->   Operation 44 'store' <Predicate = (!tmp & arrayNo3_cast == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_2 : Operation 45 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_3_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 45 'store' <Predicate = (!tmp & arrayNo3_cast != 0 & arrayNo3_cast != 1 & arrayNo3_cast != 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_2 : Operation 46 [1/1] (0.87ns)   --->   "br label %.preheader" [../src/CNN_final.cpp:84]   --->   Operation 46 'br' <Predicate = (tmp)> <Delay = 0.87>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 47 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_0_V_addr_2, align 4" [../src/CNN_final.cpp:81]   --->   Operation 47 'store' <Predicate = (arrayNo3_cast == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 48 'br' <Predicate = (arrayNo3_cast == 0)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_3_V_addr_2, align 4" [../src/CNN_final.cpp:81]   --->   Operation 49 'store' <Predicate = (arrayNo3_cast != 0 & arrayNo3_cast != 1 & arrayNo3_cast != 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 50 'br' <Predicate = (arrayNo3_cast != 0 & arrayNo3_cast != 1 & arrayNo3_cast != 2)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [../src/CNN_final.cpp:76]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_4, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 52 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.86ns)   --->   "%tmp_16 = icmp eq i4 %i_1, -2" [../src/CNN_final.cpp:84]   --->   Operation 53 'icmp' 'tmp_16' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 54 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.01ns)   --->   "%i_4 = add i4 %i_1, 1" [../src/CNN_final.cpp:88]   --->   Operation 55 'add' 'i_4' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %9, label %4" [../src/CNN_final.cpp:84]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str333) nounwind" [../src/CNN_final.cpp:85]   --->   Operation 57 'specloopname' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str333)" [../src/CNN_final.cpp:85]   --->   Operation 58 'specregionbegin' 'tmp_21' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i4 %i_1 to i2" [../src/CNN_final.cpp:88]   --->   Operation 59 'trunc' 'tmp_9' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_1, i4 0)" [../src/CNN_final.cpp:88]   --->   Operation 60 'bitconcatenate' 'tmp_34' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %tmp_34 to i9" [../src/CNN_final.cpp:88]   --->   Operation 61 'zext' 'p_shl_cast' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_35 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_1, i1 false)" [../src/CNN_final.cpp:88]   --->   Operation 62 'bitconcatenate' 'tmp_35' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %tmp_35 to i9" [../src/CNN_final.cpp:88]   --->   Operation 63 'zext' 'p_shl1_cast' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.35ns)   --->   "%tmp_36 = sub i9 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:88]   --->   Operation 64 'sub' 'tmp_36' <Predicate = (!tmp_16)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_37 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %i_4, i32 2, i32 3)" [../src/CNN_final.cpp:88]   --->   Operation 65 'partselect' 'tmp_37' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.85ns)   --->   "%newIndex_trunc = add i2 1, %tmp_9" [../src/CNN_final.cpp:88]   --->   Operation 66 'add' 'newIndex_trunc' <Predicate = (!tmp_16)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.87ns)   --->   "br label %5" [../src/CNN_final.cpp:86]   --->   Operation 67 'br' <Predicate = (!tmp_16)> <Delay = 0.87>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [../src/CNN_final.cpp:93]   --->   Operation 68 'ret' <Predicate = (tmp_16)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.62>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %4 ], [ %j_4, %7 ]"   --->   Operation 69 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.86ns)   --->   "%tmp_18 = icmp eq i4 %j, -2" [../src/CNN_final.cpp:86]   --->   Operation 70 'icmp' 'tmp_18' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 71 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.01ns)   --->   "%j_4 = add i4 %j, 1" [../src/CNN_final.cpp:88]   --->   Operation 72 'add' 'j_4' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %8, label %6" [../src/CNN_final.cpp:86]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i4 %j to i9" [../src/CNN_final.cpp:88]   --->   Operation 74 'zext' 'tmp_20_cast' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.35ns)   --->   "%tmp_40 = add i9 %tmp_36, %tmp_20_cast" [../src/CNN_final.cpp:88]   --->   Operation 75 'add' 'tmp_40' <Predicate = (!tmp_18)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_44_cast = sext i9 %tmp_40 to i64" [../src/CNN_final.cpp:88]   --->   Operation 76 'sext' 'tmp_44_cast' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%in_image_V_addr = getelementptr [196 x i25]* %in_image_V, i64 0, i64 %tmp_44_cast" [../src/CNN_final.cpp:88]   --->   Operation 77 'getelementptr' 'in_image_V_addr' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (2.26ns)   --->   "%in_image_V_load = load i25* %in_image_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 78 'load' 'in_image_V_load' <Predicate = (!tmp_18)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str333, i32 %tmp_21)" [../src/CNN_final.cpp:90]   --->   Operation 79 'specregionend' 'empty_46' <Predicate = (tmp_18)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader" [../src/CNN_final.cpp:84]   --->   Operation 80 'br' <Predicate = (tmp_18)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.26>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str434) nounwind" [../src/CNN_final.cpp:87]   --->   Operation 81 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_38 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %newIndex_trunc, i4 %j_4)" [../src/CNN_final.cpp:88]   --->   Operation 82 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_39 = zext i6 %tmp_38 to i64" [../src/CNN_final.cpp:88]   --->   Operation 83 'zext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%out_image_0_V_addr_3 = getelementptr [64 x i25]* %out_image_0_V, i64 0, i64 %tmp_39" [../src/CNN_final.cpp:88]   --->   Operation 84 'getelementptr' 'out_image_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%out_image_1_V_addr_2 = getelementptr [64 x i25]* %out_image_1_V, i64 0, i64 %tmp_39" [../src/CNN_final.cpp:88]   --->   Operation 85 'getelementptr' 'out_image_1_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%out_image_2_V_addr_2 = getelementptr [64 x i25]* %out_image_2_V, i64 0, i64 %tmp_39" [../src/CNN_final.cpp:88]   --->   Operation 86 'getelementptr' 'out_image_2_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%out_image_3_V_addr_3 = getelementptr [64 x i25]* %out_image_3_V, i64 0, i64 %tmp_39" [../src/CNN_final.cpp:88]   --->   Operation 87 'getelementptr' 'out_image_3_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/2] (2.26ns)   --->   "%in_image_V_load = load i25* %in_image_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 88 'load' 'in_image_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_6 : Operation 89 [1/1] (0.86ns)   --->   "switch i2 %tmp_37, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [../src/CNN_final.cpp:88]   --->   Operation 89 'switch' <Predicate = true> <Delay = 0.86>

State 7 <SV = 5> <Delay = 2.26>
ST_7 : Operation 90 [1/1] (2.26ns)   --->   "store i25 %in_image_V_load, i25* %out_image_2_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 90 'store' <Predicate = (tmp_37 == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:88]   --->   Operation 91 'br' <Predicate = (tmp_37 == 2)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (2.26ns)   --->   "store i25 %in_image_V_load, i25* %out_image_1_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 92 'store' <Predicate = (tmp_37 == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:88]   --->   Operation 93 'br' <Predicate = (tmp_37 == 1)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (2.26ns)   --->   "store i25 %in_image_V_load, i25* %out_image_0_V_addr_3, align 4" [../src/CNN_final.cpp:88]   --->   Operation 94 'store' <Predicate = (tmp_37 == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:88]   --->   Operation 95 'br' <Predicate = (tmp_37 == 0)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.26ns)   --->   "store i25 %in_image_V_load, i25* %out_image_3_V_addr_3, align 4" [../src/CNN_final.cpp:88]   --->   Operation 96 'store' <Predicate = (tmp_37 == 3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:88]   --->   Operation 97 'br' <Predicate = (tmp_37 == 3)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br label %5" [../src/CNN_final.cpp:86]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_image_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ out_image_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ out_image_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ out_image_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8           (br               ) [ 01110000]
i                    (phi              ) [ 00100000]
tmp                  (icmp             ) [ 00110000]
empty                (speclooptripcount) [ 00000000]
i_3                  (add              ) [ 01110000]
StgValue_13          (br               ) [ 00000000]
StgValue_14          (specloopname     ) [ 00000000]
tmp_s                (zext             ) [ 00000000]
out_image_0_V_addr   (getelementptr    ) [ 00000000]
tmp_29               (xor              ) [ 00000000]
tmp_32_cast1         (sext             ) [ 00000000]
tmp_32_cast          (zext             ) [ 00000000]
out_image_3_V_addr_1 (getelementptr    ) [ 00000000]
StgValue_21          (store            ) [ 00000000]
arrayNo3_cast        (partselect       ) [ 00110000]
tmp_8                (trunc            ) [ 00000000]
tmp_30               (bitconcatenate   ) [ 00000000]
tmp_31               (zext             ) [ 00000000]
out_image_0_V_addr_1 (getelementptr    ) [ 00000000]
tmp_32               (or               ) [ 00000000]
tmp_33               (bitconcatenate   ) [ 00000000]
out_image_0_V_addr_2 (getelementptr    ) [ 00010000]
out_image_1_V_addr   (getelementptr    ) [ 00000000]
out_image_1_V_addr_1 (getelementptr    ) [ 00000000]
out_image_2_V_addr   (getelementptr    ) [ 00000000]
out_image_2_V_addr_1 (getelementptr    ) [ 00000000]
out_image_3_V_addr   (getelementptr    ) [ 00000000]
out_image_3_V_addr_2 (getelementptr    ) [ 00010000]
StgValue_36          (store            ) [ 00000000]
StgValue_37          (switch           ) [ 00000000]
StgValue_38          (store            ) [ 00000000]
StgValue_39          (store            ) [ 00000000]
StgValue_40          (br               ) [ 00000000]
StgValue_41          (store            ) [ 00000000]
StgValue_42          (store            ) [ 00000000]
StgValue_43          (br               ) [ 00000000]
StgValue_44          (store            ) [ 00000000]
StgValue_45          (store            ) [ 00000000]
StgValue_46          (br               ) [ 00111111]
StgValue_47          (store            ) [ 00000000]
StgValue_48          (br               ) [ 00000000]
StgValue_49          (store            ) [ 00000000]
StgValue_50          (br               ) [ 00000000]
StgValue_51          (br               ) [ 01110000]
i_1                  (phi              ) [ 00001000]
tmp_16               (icmp             ) [ 00001111]
empty_44             (speclooptripcount) [ 00000000]
i_4                  (add              ) [ 00101111]
StgValue_56          (br               ) [ 00000000]
StgValue_57          (specloopname     ) [ 00000000]
tmp_21               (specregionbegin  ) [ 00000111]
tmp_9                (trunc            ) [ 00000000]
tmp_34               (bitconcatenate   ) [ 00000000]
p_shl_cast           (zext             ) [ 00000000]
tmp_35               (bitconcatenate   ) [ 00000000]
p_shl1_cast          (zext             ) [ 00000000]
tmp_36               (sub              ) [ 00000111]
tmp_37               (partselect       ) [ 00000111]
newIndex_trunc       (add              ) [ 00000111]
StgValue_67          (br               ) [ 00001111]
StgValue_68          (ret              ) [ 00000000]
j                    (phi              ) [ 00000100]
tmp_18               (icmp             ) [ 00001111]
empty_45             (speclooptripcount) [ 00000000]
j_4                  (add              ) [ 00001111]
StgValue_73          (br               ) [ 00000000]
tmp_20_cast          (zext             ) [ 00000000]
tmp_40               (add              ) [ 00000000]
tmp_44_cast          (sext             ) [ 00000000]
in_image_V_addr      (getelementptr    ) [ 00000010]
empty_46             (specregionend    ) [ 00000000]
StgValue_80          (br               ) [ 00101111]
StgValue_81          (specloopname     ) [ 00000000]
tmp_38               (bitconcatenate   ) [ 00000000]
tmp_39               (zext             ) [ 00000000]
out_image_0_V_addr_3 (getelementptr    ) [ 00000001]
out_image_1_V_addr_2 (getelementptr    ) [ 00000001]
out_image_2_V_addr_2 (getelementptr    ) [ 00000001]
out_image_3_V_addr_3 (getelementptr    ) [ 00000001]
in_image_V_load      (load             ) [ 00000001]
StgValue_89          (switch           ) [ 00000000]
StgValue_90          (store            ) [ 00000000]
StgValue_91          (br               ) [ 00000000]
StgValue_92          (store            ) [ 00000000]
StgValue_93          (br               ) [ 00000000]
StgValue_94          (store            ) [ 00000000]
StgValue_95          (br               ) [ 00000000]
StgValue_96          (store            ) [ 00000000]
StgValue_97          (br               ) [ 00000000]
StgValue_98          (br               ) [ 00001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_image_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_image_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_0_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_image_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_1_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_image_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_2_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_image_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_3_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str535"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str434"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="out_image_0_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="25" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="5" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_0_V_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="out_image_3_V_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="25" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="6" slack="0"/>
<pin id="91" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_3_V_addr_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="25" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="190" dir="0" index="4" bw="6" slack="0"/>
<pin id="191" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="192" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="193" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/2 StgValue_44/2 StgValue_47/3 StgValue_94/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="out_image_0_V_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="25" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="6" slack="0"/>
<pin id="105" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_0_V_addr_1/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="out_image_0_V_addr_2_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="25" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_0_V_addr_2/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="out_image_1_V_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="25" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="6" slack="0"/>
<pin id="119" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_1_V_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_image_1_V_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="25" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="64" slack="0"/>
<pin id="126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_1_V_addr_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="out_image_2_V_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="25" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="6" slack="0"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_2_V_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="out_image_2_V_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="25" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_2_V_addr_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="out_image_3_V_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="25" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_3_V_addr/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="out_image_3_V_addr_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="25" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="64" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_3_V_addr_2/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="25" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="0"/>
<pin id="196" dir="0" index="4" bw="6" slack="0"/>
<pin id="197" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="198" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="199" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/2 StgValue_45/2 StgValue_49/3 StgValue_96/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="25" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="6" slack="0"/>
<pin id="172" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="174" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/2 StgValue_39/2 StgValue_90/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="25" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="0"/>
<pin id="184" dir="0" index="4" bw="6" slack="0"/>
<pin id="185" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="187" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/2 StgValue_42/2 StgValue_92/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="in_image_V_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="25" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="9" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_V_addr/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_V_load/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="out_image_0_V_addr_3_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="25" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_0_V_addr_3/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="out_image_1_V_addr_2_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="25" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_1_V_addr_2/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="out_image_2_V_addr_2_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="25" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_2_V_addr_2/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="out_image_3_V_addr_3_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="25" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="6" slack="0"/>
<pin id="240" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_3_V_addr_3/6 "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="1"/>
<pin id="245" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="1"/>
<pin id="256" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_1_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="265" class="1005" name="j_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="1"/>
<pin id="267" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="j_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_29_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="5" slack="0"/>
<pin id="296" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_32_cast1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_32_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="arrayNo3_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="0"/>
<pin id="310" dir="0" index="1" bw="5" slack="0"/>
<pin id="311" dir="0" index="2" bw="3" slack="0"/>
<pin id="312" dir="0" index="3" bw="4" slack="0"/>
<pin id="313" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo3_cast/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_8_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_30_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="0" index="1" bw="2" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_31_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_32_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="0"/>
<pin id="341" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_33_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_16_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="i_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_9_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_34_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="4" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_shl_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_35_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="0" index="1" bw="4" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_shl1_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_36_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="5" slack="0"/>
<pin id="399" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_37_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="4" slack="0"/>
<pin id="405" dir="0" index="2" bw="3" slack="0"/>
<pin id="406" dir="0" index="3" bw="3" slack="0"/>
<pin id="407" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="newIndex_trunc_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="2" slack="0"/>
<pin id="415" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newIndex_trunc/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_18_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="j_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_20_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_40_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="1"/>
<pin id="436" dir="0" index="1" bw="4" slack="0"/>
<pin id="437" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_44_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_44_cast/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_38_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="0" index="1" bw="2" slack="2"/>
<pin id="447" dir="0" index="2" bw="4" slack="1"/>
<pin id="448" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_39_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39/6 "/>
</bind>
</comp>

<comp id="461" class="1005" name="i_3_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="466" class="1005" name="arrayNo3_cast_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="1"/>
<pin id="468" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayNo3_cast "/>
</bind>
</comp>

<comp id="470" class="1005" name="out_image_0_V_addr_2_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="1"/>
<pin id="472" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_image_0_V_addr_2 "/>
</bind>
</comp>

<comp id="475" class="1005" name="out_image_3_V_addr_2_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="1"/>
<pin id="477" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_image_3_V_addr_2 "/>
</bind>
</comp>

<comp id="483" class="1005" name="i_4_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_36_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="9" slack="1"/>
<pin id="490" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_37_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="2"/>
<pin id="495" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="497" class="1005" name="newIndex_trunc_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="2"/>
<pin id="499" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="newIndex_trunc "/>
</bind>
</comp>

<comp id="505" class="1005" name="j_4_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="511" class="1005" name="in_image_V_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="1"/>
<pin id="513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="out_image_0_V_addr_3_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="1"/>
<pin id="518" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_image_0_V_addr_3 "/>
</bind>
</comp>

<comp id="521" class="1005" name="out_image_1_V_addr_2_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="1"/>
<pin id="523" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_image_1_V_addr_2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="out_image_2_V_addr_2_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="1"/>
<pin id="528" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_image_2_V_addr_2 "/>
</bind>
</comp>

<comp id="531" class="1005" name="out_image_3_V_addr_3_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="1"/>
<pin id="533" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_image_3_V_addr_3 "/>
</bind>
</comp>

<comp id="536" class="1005" name="in_image_V_load_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="25" slack="1"/>
<pin id="538" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="100"><net_src comp="80" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="87" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="129" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="176"><net_src comp="136" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="115" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="177" pin=4"/></net>

<net id="189"><net_src comp="122" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="195"><net_src comp="101" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="157" pin=4"/></net>

<net id="201"><net_src comp="143" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="10" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="247" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="12" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="247" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="247" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="297"><net_src comp="247" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="12" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="247" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="321"><net_src comp="247" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="342"><net_src comp="322" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="338" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="352"><net_src comp="344" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="353"><net_src comp="344" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="354"><net_src comp="344" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="360"><net_src comp="258" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="50" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="258" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="54" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="258" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="60" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="258" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="62" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="258" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="380" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="66" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="362" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="30" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="368" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="269" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="50" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="269" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="54" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="269" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="434" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="449"><net_src comp="34" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="444" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="457"><net_src comp="450" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="464"><net_src comp="282" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="469"><net_src comp="308" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="108" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="478"><net_src comp="150" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="486"><net_src comp="362" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="491"><net_src comp="396" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="496"><net_src comp="402" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="412" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="508"><net_src comp="424" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="514"><net_src comp="202" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="519"><net_src comp="215" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="524"><net_src comp="222" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="529"><net_src comp="229" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="534"><net_src comp="236" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="539"><net_src comp="209" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="543"><net_src comp="536" pin="1"/><net_sink comp="157" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_image_0_V | {2 3 7 }
	Port: out_image_1_V | {2 7 }
	Port: out_image_2_V | {2 7 }
	Port: out_image_3_V | {2 3 7 }
 - Input state : 
	Port: pad_for_conv2 : in_image_V | {5 6 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_3 : 1
		StgValue_13 : 2
		tmp_s : 1
		out_image_0_V_addr : 2
		tmp_29 : 1
		tmp_32_cast1 : 1
		tmp_32_cast : 2
		out_image_3_V_addr_1 : 3
		StgValue_21 : 3
		arrayNo3_cast : 1
		tmp_8 : 1
		tmp_30 : 2
		tmp_31 : 3
		out_image_0_V_addr_1 : 4
		tmp_32 : 3
		tmp_33 : 3
		out_image_0_V_addr_2 : 4
		out_image_1_V_addr : 4
		out_image_1_V_addr_1 : 4
		out_image_2_V_addr : 4
		out_image_2_V_addr_1 : 4
		out_image_3_V_addr : 4
		out_image_3_V_addr_2 : 4
		StgValue_36 : 4
		StgValue_37 : 2
		StgValue_38 : 5
		StgValue_39 : 5
		StgValue_41 : 5
		StgValue_42 : 5
		StgValue_44 : 5
		StgValue_45 : 5
	State 3
	State 4
		tmp_16 : 1
		i_4 : 1
		StgValue_56 : 2
		tmp_9 : 1
		tmp_34 : 1
		p_shl_cast : 2
		tmp_35 : 1
		p_shl1_cast : 2
		tmp_36 : 3
		tmp_37 : 2
		newIndex_trunc : 2
	State 5
		tmp_18 : 1
		j_4 : 1
		StgValue_73 : 2
		tmp_20_cast : 1
		tmp_40 : 2
		tmp_44_cast : 3
		in_image_V_addr : 4
		in_image_V_load : 5
	State 6
		tmp_39 : 1
		out_image_0_V_addr_3 : 2
		out_image_1_V_addr_2 : 2
		out_image_2_V_addr_2 : 2
		out_image_3_V_addr_3 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |       i_3_fu_282      |    0    |    15   |
|          |       i_4_fu_362      |    0    |    13   |
|    add   | newIndex_trunc_fu_412 |    0    |    10   |
|          |       j_4_fu_424      |    0    |    13   |
|          |     tmp_40_fu_434     |    0    |    16   |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_276      |    0    |    11   |
|   icmp   |     tmp_16_fu_356     |    0    |    9    |
|          |     tmp_18_fu_418     |    0    |    9    |
|----------|-----------------------|---------|---------|
|    sub   |     tmp_36_fu_396     |    0    |    15   |
|----------|-----------------------|---------|---------|
|    xor   |     tmp_29_fu_293     |    0    |    5    |
|----------|-----------------------|---------|---------|
|          |      tmp_s_fu_288     |    0    |    0    |
|          |   tmp_32_cast_fu_303  |    0    |    0    |
|          |     tmp_31_fu_330     |    0    |    0    |
|   zext   |   p_shl_cast_fu_380   |    0    |    0    |
|          |   p_shl1_cast_fu_392  |    0    |    0    |
|          |   tmp_20_cast_fu_430  |    0    |    0    |
|          |     tmp_39_fu_450     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |  tmp_32_cast1_fu_299  |    0    |    0    |
|          |   tmp_44_cast_fu_439  |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|  arrayNo3_cast_fu_308 |    0    |    0    |
|          |     tmp_37_fu_402     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |      tmp_8_fu_318     |    0    |    0    |
|          |      tmp_9_fu_368     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     tmp_30_fu_322     |    0    |    0    |
|          |     tmp_33_fu_344     |    0    |    0    |
|bitconcatenate|     tmp_34_fu_372     |    0    |    0    |
|          |     tmp_35_fu_384     |    0    |    0    |
|          |     tmp_38_fu_444     |    0    |    0    |
|----------|-----------------------|---------|---------|
|    or    |     tmp_32_fu_338     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   116   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    arrayNo3_cast_reg_466   |    3   |
|         i_1_reg_254        |    4   |
|         i_3_reg_461        |    5   |
|         i_4_reg_483        |    4   |
|          i_reg_243         |    5   |
|   in_image_V_addr_reg_511  |    8   |
|   in_image_V_load_reg_536  |   25   |
|         j_4_reg_505        |    4   |
|          j_reg_265         |    4   |
|   newIndex_trunc_reg_497   |    2   |
|out_image_0_V_addr_2_reg_470|    6   |
|out_image_0_V_addr_3_reg_516|    6   |
|out_image_1_V_addr_2_reg_521|    6   |
|out_image_2_V_addr_2_reg_526|    6   |
|out_image_3_V_addr_2_reg_475|    6   |
|out_image_3_V_addr_3_reg_531|    6   |
|       tmp_36_reg_488       |    9   |
|       tmp_37_reg_493       |    2   |
+----------------------------+--------+
|            Total           |   111  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_94 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_94 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_94 |  p4  |   2  |   6  |   12   ||    9    |
| grp_access_fu_157 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_157 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_157 |  p4  |   2  |   6  |   12   ||    9    |
| grp_access_fu_164 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_164 |  p1  |   2  |  25  |   50   ||    9    |
| grp_access_fu_177 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_177 |  p1  |   2  |  25  |   50   ||    9    |
| grp_access_fu_209 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   188  ||  9.592  ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   116  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   99   |
|  Register |    -   |   111  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   111  |   215  |
+-----------+--------+--------+--------+
