// Seed: 2098446557
module module_0 (
    output wor id_0,
    input wire id_1,
    input tri id_2,
    output supply1 id_3,
    input wand id_4,
    input tri0 id_5,
    output tri1 id_6,
    input wire id_7,
    input supply0 id_8,
    input tri1 id_9
);
  wire id_11;
  id_12(
      .id_0(id_5), .id_1(id_4), .id_2(1'h0)
  );
  assign module_1.id_1 = 0;
  wire id_13;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input  tri0 id_2
);
  wire id_4;
  bufif1 primCall (id_0, id_2, id_4);
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
endmodule
