---  
tags:  
  - verilog  
  - behavior  
share: "true"  
github_title: 2024-10-21-behavior-modeling-2  
title: 5. Behavior Modeling 2  
date: 2024-10-21  
categories:  
  - Lecture Notes  
  - Digital System Design  
---  
# Timing Controls  
  
```verilog  
reg a = #5 10; // Intra  
#10 reg a = 10; // Inter  
```  
  
timing controlì—ëŠ”  
  
- delay control  
- event control  
  
ì´ ìˆë‹¤.  
  
---  
  
## Delay control  
  
- delayê°€ ìŒìˆ˜ë¼ë©´ ì ˆëŒ“ê°’ì˜ 2â€™s complementë¥¼ ì·¨í•˜ê³  unsignedë¡œ ì½ëŠ”ë‹¤.  
- ex) -2 â‡’ 1110 â†’ 14  
  
### Inter-assignment delay  
  
í•´ë‹¹ procedureì˜ execution ìì²´ë¥¼ ë¯¸ë£¬ë‹¤.  
  
```verilog  
#25 y <= ~x;            
#15 count <= count +1;  
```  
  
#25 â†’ y < = ~x â‡’ #15 â‡’ count ì¦ê°€  
  
ì¦‰, ê°™ì€ timestepì—ì„œë§Œ ë™ì‹œì— execution ë° evaluationì´ ì´ë£¨ì–´ì§„ë‹¤.  
  
### Intra assignment delay  
  
```verilog  
y = #25 ~x;        // ~xë¥¼ 0ì— ê³„ì‚°, 25ì— yì— assign   
count = #15 count +1; // count + 1ì„ 25ì— ê³„ì‚°, countì— 40ì— assign  
```  
  
```verilog  
y <= #25 ~x;             // ~xë¥¼ 0ì— ê³„ì‚°, 25ì— assign  
count <= #15 count +1; // count+1ì„ 0ì— ê³„ì‚°, 15ì— assign  
```  
  
---  
  
### Edge triggered event  
  
```verilog  
always@(posedge clk) begin  
	reg1 <= #25 in1; // evaluate in 0, assign in 25  
	reg2 <= @(negedge clk) in2; // evaluate in 0, assign when clk negedge  
	reg3 <= in1; // evaluate in 0, assign in 0  
end  
```  
  
---  
  
### Level sensitive event control  
  
```verilog  
begin  
	wait (!enable) #10 a = b;  
	#10 c = d;  
end  
```  
  
enable = 1 ì´ë©´ #10 a = b;ì˜ evaluation ìì²´ê°€ ë¯¸ë¤„ì§„ë‹¤.  
  
ì¦‰, 0ì´ ë  ë•Œ 10ì´ˆë¥¼ ê¸°ë‹¤ë¦¬ê³  a = bê°€ ì‹¤í–‰ëœë‹¤.  
  
ê·¸ í›„ 10ì´ˆ ë’¤ì— c = d ì‹¤í–‰ëœë‹¤.  
  
waitì‚¬ìš© ì˜ˆì‹œ ) handshake  
  
---  
  
## Selection Constructs  
  
ì—¬ê¸°ëŠ” Exampleì´ ë” ë§ë‹¤.  
  
ì•„ë˜ì— ìœ ì˜í•  ì  ëª‡ê°œë§Œ ë‚¨ê²¨ë‘”ë‹¤. exampleë“¤ì€ ì½”ë“œì™€ íšŒë¡œë„ ë‘˜ ë‹¤ ì—°ìŠµí•˜ê¸¸ ë°”ë€ë‹¤.  
  
if - elseëŠ” MUXì™€ Counterì˜ enableì— ìì£¼ ì“°ì¸ë‹¤.  
  
- combinational ì—ì„œëŠ” unwanted latchë¥¼ ì¡°ì‹¬í•  ê²ƒ.  
- %, *ë¥¼ ì“°ë©´ clock ë²”ìœ„ì—ì„œ ë²—ì–´ë‚  ìˆ˜ ìˆë‹¤.  
- case ë¬¸ì— ìˆëŠ” Së„ readí•˜ëŠ” ì‹ í˜¸ì„ì— ìœ ì˜í•˜ë¼.  
- casex  
    - xë¥¼ ìƒê´€ì—†ëŠ” ê°’ìœ¼ë¡œ ë³´ê² ë‹¤.  
        - ex) casex(t)  
              
            4â€™bxxx1 : out = 0; // 0011 , 0001ë“±ì´ ì¡í˜.  
              
  
---  
  
## Loop constructs  
  
- alwaysë‚˜ initial ì•ˆì—ì„œë§Œ ì“¸ ìˆ˜ ìˆìŒ.  
- ì—¬ëŸ¬ê°œì˜ í•˜ë“œì›¨ì–´ ì¸ìŠ¤í„´ìŠ¤ë¥¼ ë§Œë“œëŠ” ê²ƒì„.  
- ì¦‰, loop ë‚´ì˜ í•˜ë“œì›¨ì–´ì‚¬ replicateëœë‹¤.  
  
â‡’ compile timeì— ë°˜ë³µ íšŸìˆ˜ê°€ ì •í•´ì ¸ì•¼ í•˜ë©°  
  
â‡’ ë¦¬ì†ŒìŠ¤ê°€ ë¶€ì¡±í•´ì„œëŠ” ì•ˆëœë‹¤.  
  
(1) While loop  
  
- while ì¡°ê±´ì´ falseì¼ ë•Œ ê¹Œì§€ execute  
  
```verilog  
while(i <= 7) begin  
	out = out + 1;  
	i = i + 1;  
end  
```  
  
ìœ„ ì½”ë“œëŠ” out = out + 1;ê³¼ ê°™ì€ ì½”ë“œì´ë‹¤. ì¦‰, whileì´ ë‚´ë¶€ ì½”ë“œë¥¼ ì—¬ëŸ¬ë²ˆ ì“´ ê²ƒê³¼ ë§ˆì°¬ê°€ì§€ì¸ ê²ƒìœ¼ë¡œ ì»´íŒŒì¼í•œë‹¤. ì´ë˜ì„œ ì»´íŒŒì¼ íƒ€ì„ì— íšŸìˆ˜ê°€ ì •í•´ì ¸ì•¼í•œë‹¤ëŠ” ê²ƒì´ë‹¤.  
  
ë§Œì•½ ìœ„ì—ì„œ non-blockingì„ ì¼ë‹¤ë©´ ê²°êµ­ out < = out + 1ì„ 7ë²ˆì¼ë‹¤ëŠ” ê±´ë° ê·¸ê²ƒì€ timestepì´ ê°™ê¸° ë–„ë¬¸ì— ëª¨ë‘ 1ë¡œ evaluationë  ê±°ì´ë‹¤.  
  
(2) for  
  
forë„ ë§ˆì°¬ê°€ì§€ì´ë©°, ë§ˆì§€ë§‰ì— updateê°€ í•˜ë‚˜ ë” ìƒê¸´ë‹¤ê³  ë³´ë©´ëœë‹¤.  
  
integer iëŠ” ì‹¤ì œ registerë¡œ ë§Œë“¤ì–´ì§€ì§€ ì•ŠëŠ”ë‹¤.  
  
for ( initial value, ì¢…ë£Œ ì¡°ê±´, ì—…ë°ì´íŠ¸ ì½”ë“œ)  
  
(3) repeat  
  
ê³ ì •ëœ íšŸìˆ˜ë§Œí¼ blockì˜ statementë¥¼ ì‹¤í–‰í•œë‹¤.  
  
```verilog  
repeat (32) begin  
	// some code  
end  
  
repeat (a) begin // aëŠ” ì´ blockì´ ì˜¤ê¸° ì „ì— evaluationì´ ë˜ì–´ìˆì–´ì•¼í•¨.  
  
end  
```  
  
<aside> ğŸ“–  
  
ë§Œì•½ evaluateëœ ê°’ì´ repeat ë¸”ë¡ ì•ˆì—ì„œ ë°”ë€Œë©´ ì–´ë–»ê²Œ ë ê¹Œ?  
  
</aside>  
  
---  
  
(4) forever  
  
ì˜ì›íˆ ë°˜ë³µí•˜ëŠ” ê²ƒ. $finishê°€ ìˆì„ ë•Œ ê¹Œì§€.  
  
â†’ í•©ì„± ê°€ëŠ¥í•˜ì§€ ì•ŠìŒ.