/*
 * Stm32f407.h
 *
 *  Created on: 21-Aug-2022
 *      Author: sudha
 */

#ifndef INC_STM32F407_H_
#define INC_STM32F407_H_



/*******MEMORY BASE ADDRESS**********************/

#define FLASH_BASE_ADDR         0x0800 0000UL
#define ROM_BASE_ADDR           0x1FFF 0000UL
#define SRAM_BASE_ADDR          0x2000 0000UL

/*******AHB & APB  BASE ADDRESS******************/

#define AHB1_BASE_ADDR         0x0800 0000UL
#define AHB2_BASE_ADDR         0x0800 0000UL
#define AHB3_BASE_ADDR         0x0800 0000UL
#define APB1_BASE_ADDR         0x0800 0000UL
#define APB2_BASE_ADDR         0x0800 0000UL
#define APB3_BASE_ADDR         0x0800 0000UL





#endif /* INC_STM32F407_H_ */
