
button_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ed4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08001f94  08001f94  00011f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001fcc  08001fcc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001fcc  08001fcc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001fcc  08001fcc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001fcc  08001fcc  00011fcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001fd0  08001fd0  00011fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001fd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  2000000c  08001fe0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000b4  08001fe0  000200b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000076ab  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014c0  00000000  00000000  000276df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000648  00000000  00000000  00028ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005c8  00000000  00000000  000291e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018520  00000000  00000000  000297b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008e42  00000000  00000000  00041cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c55f  00000000  00000000  0004ab12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d7071  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001480  00000000  00000000  000d70c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001f7c 	.word	0x08001f7c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001f7c 	.word	0x08001f7c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b089      	sub	sp, #36	; 0x24
 8000224:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000226:	240c      	movs	r4, #12
 8000228:	193b      	adds	r3, r7, r4
 800022a:	0018      	movs	r0, r3
 800022c:	2314      	movs	r3, #20
 800022e:	001a      	movs	r2, r3
 8000230:	2100      	movs	r1, #0
 8000232:	f001 fe9b 	bl	8001f6c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000236:	4b31      	ldr	r3, [pc, #196]	; (80002fc <MX_GPIO_Init+0xdc>)
 8000238:	695a      	ldr	r2, [r3, #20]
 800023a:	4b30      	ldr	r3, [pc, #192]	; (80002fc <MX_GPIO_Init+0xdc>)
 800023c:	2180      	movs	r1, #128	; 0x80
 800023e:	0309      	lsls	r1, r1, #12
 8000240:	430a      	orrs	r2, r1
 8000242:	615a      	str	r2, [r3, #20]
 8000244:	4b2d      	ldr	r3, [pc, #180]	; (80002fc <MX_GPIO_Init+0xdc>)
 8000246:	695a      	ldr	r2, [r3, #20]
 8000248:	2380      	movs	r3, #128	; 0x80
 800024a:	031b      	lsls	r3, r3, #12
 800024c:	4013      	ands	r3, r2
 800024e:	60bb      	str	r3, [r7, #8]
 8000250:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000252:	4b2a      	ldr	r3, [pc, #168]	; (80002fc <MX_GPIO_Init+0xdc>)
 8000254:	695a      	ldr	r2, [r3, #20]
 8000256:	4b29      	ldr	r3, [pc, #164]	; (80002fc <MX_GPIO_Init+0xdc>)
 8000258:	2180      	movs	r1, #128	; 0x80
 800025a:	03c9      	lsls	r1, r1, #15
 800025c:	430a      	orrs	r2, r1
 800025e:	615a      	str	r2, [r3, #20]
 8000260:	4b26      	ldr	r3, [pc, #152]	; (80002fc <MX_GPIO_Init+0xdc>)
 8000262:	695a      	ldr	r2, [r3, #20]
 8000264:	2380      	movs	r3, #128	; 0x80
 8000266:	03db      	lsls	r3, r3, #15
 8000268:	4013      	ands	r3, r2
 800026a:	607b      	str	r3, [r7, #4]
 800026c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800026e:	4b23      	ldr	r3, [pc, #140]	; (80002fc <MX_GPIO_Init+0xdc>)
 8000270:	695a      	ldr	r2, [r3, #20]
 8000272:	4b22      	ldr	r3, [pc, #136]	; (80002fc <MX_GPIO_Init+0xdc>)
 8000274:	2180      	movs	r1, #128	; 0x80
 8000276:	0289      	lsls	r1, r1, #10
 8000278:	430a      	orrs	r2, r1
 800027a:	615a      	str	r2, [r3, #20]
 800027c:	4b1f      	ldr	r3, [pc, #124]	; (80002fc <MX_GPIO_Init+0xdc>)
 800027e:	695a      	ldr	r2, [r3, #20]
 8000280:	2380      	movs	r3, #128	; 0x80
 8000282:	029b      	lsls	r3, r3, #10
 8000284:	4013      	ands	r3, r2
 8000286:	603b      	str	r3, [r7, #0]
 8000288:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800028a:	2390      	movs	r3, #144	; 0x90
 800028c:	05db      	lsls	r3, r3, #23
 800028e:	2200      	movs	r2, #0
 8000290:	2120      	movs	r1, #32
 8000292:	0018      	movs	r0, r3
 8000294:	f000 fc72 	bl	8000b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000298:	193b      	adds	r3, r7, r4
 800029a:	2280      	movs	r2, #128	; 0x80
 800029c:	0192      	lsls	r2, r2, #6
 800029e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80002a0:	193b      	adds	r3, r7, r4
 80002a2:	2284      	movs	r2, #132	; 0x84
 80002a4:	0392      	lsls	r2, r2, #14
 80002a6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002a8:	193b      	adds	r3, r7, r4
 80002aa:	2200      	movs	r2, #0
 80002ac:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002ae:	193b      	adds	r3, r7, r4
 80002b0:	4a13      	ldr	r2, [pc, #76]	; (8000300 <MX_GPIO_Init+0xe0>)
 80002b2:	0019      	movs	r1, r3
 80002b4:	0010      	movs	r0, r2
 80002b6:	f000 fae9 	bl	800088c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80002ba:	0021      	movs	r1, r4
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	2220      	movs	r2, #32
 80002c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	2201      	movs	r2, #1
 80002c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2200      	movs	r2, #0
 80002cc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	2200      	movs	r2, #0
 80002d2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002d4:	187a      	adds	r2, r7, r1
 80002d6:	2390      	movs	r3, #144	; 0x90
 80002d8:	05db      	lsls	r3, r3, #23
 80002da:	0011      	movs	r1, r2
 80002dc:	0018      	movs	r0, r3
 80002de:	f000 fad5 	bl	800088c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80002e2:	2200      	movs	r2, #0
 80002e4:	2100      	movs	r1, #0
 80002e6:	2007      	movs	r0, #7
 80002e8:	f000 fa9e 	bl	8000828 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80002ec:	2007      	movs	r0, #7
 80002ee:	f000 fab0 	bl	8000852 <HAL_NVIC_EnableIRQ>

}
 80002f2:	46c0      	nop			; (mov r8, r8)
 80002f4:	46bd      	mov	sp, r7
 80002f6:	b009      	add	sp, #36	; 0x24
 80002f8:	bd90      	pop	{r4, r7, pc}
 80002fa:	46c0      	nop			; (mov r8, r8)
 80002fc:	40021000 	.word	0x40021000
 8000300:	48000800 	.word	0x48000800

08000304 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b082      	sub	sp, #8
 8000308:	af00      	add	r7, sp, #0
 800030a:	0002      	movs	r2, r0
 800030c:	1dbb      	adds	r3, r7, #6
 800030e:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == B1_Pin)
 8000310:	1dbb      	adds	r3, r7, #6
 8000312:	881a      	ldrh	r2, [r3, #0]
 8000314:	2380      	movs	r3, #128	; 0x80
 8000316:	019b      	lsls	r3, r3, #6
 8000318:	429a      	cmp	r2, r3
 800031a:	d11b      	bne.n	8000354 <HAL_GPIO_EXTI_Callback+0x50>
	{
		static bool prev_val;
		if(prev_val == false)
 800031c:	4b0f      	ldr	r3, [pc, #60]	; (800035c <HAL_GPIO_EXTI_Callback+0x58>)
 800031e:	781b      	ldrb	r3, [r3, #0]
 8000320:	2201      	movs	r2, #1
 8000322:	4053      	eors	r3, r2
 8000324:	b2db      	uxtb	r3, r3
 8000326:	2b00      	cmp	r3, #0
 8000328:	d00a      	beq.n	8000340 <HAL_GPIO_EXTI_Callback+0x3c>
		{
			HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin, SET);
 800032a:	2390      	movs	r3, #144	; 0x90
 800032c:	05db      	lsls	r3, r3, #23
 800032e:	2201      	movs	r2, #1
 8000330:	2120      	movs	r1, #32
 8000332:	0018      	movs	r0, r3
 8000334:	f000 fc22 	bl	8000b7c <HAL_GPIO_WritePin>
			prev_val = true;
 8000338:	4b08      	ldr	r3, [pc, #32]	; (800035c <HAL_GPIO_EXTI_Callback+0x58>)
 800033a:	2201      	movs	r2, #1
 800033c:	701a      	strb	r2, [r3, #0]
		else{
			HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin, RESET);
			prev_val = false;
		}
	}
}
 800033e:	e009      	b.n	8000354 <HAL_GPIO_EXTI_Callback+0x50>
			HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin, RESET);
 8000340:	2390      	movs	r3, #144	; 0x90
 8000342:	05db      	lsls	r3, r3, #23
 8000344:	2200      	movs	r2, #0
 8000346:	2120      	movs	r1, #32
 8000348:	0018      	movs	r0, r3
 800034a:	f000 fc17 	bl	8000b7c <HAL_GPIO_WritePin>
			prev_val = false;
 800034e:	4b03      	ldr	r3, [pc, #12]	; (800035c <HAL_GPIO_EXTI_Callback+0x58>)
 8000350:	2200      	movs	r2, #0
 8000352:	701a      	strb	r2, [r3, #0]
}
 8000354:	46c0      	nop			; (mov r8, r8)
 8000356:	46bd      	mov	sp, r7
 8000358:	b002      	add	sp, #8
 800035a:	bd80      	pop	{r7, pc}
 800035c:	20000028 	.word	0x20000028

08000360 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000364:	f000 f950 	bl	8000608 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000368:	f000 f805 	bl	8000376 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800036c:	f7ff ff58 	bl	8000220 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000370:	f000 f8a4 	bl	80004bc <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000374:	e7fe      	b.n	8000374 <main+0x14>

08000376 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000376:	b590      	push	{r4, r7, lr}
 8000378:	b099      	sub	sp, #100	; 0x64
 800037a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800037c:	242c      	movs	r4, #44	; 0x2c
 800037e:	193b      	adds	r3, r7, r4
 8000380:	0018      	movs	r0, r3
 8000382:	2334      	movs	r3, #52	; 0x34
 8000384:	001a      	movs	r2, r3
 8000386:	2100      	movs	r1, #0
 8000388:	f001 fdf0 	bl	8001f6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800038c:	231c      	movs	r3, #28
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	0018      	movs	r0, r3
 8000392:	2310      	movs	r3, #16
 8000394:	001a      	movs	r2, r3
 8000396:	2100      	movs	r1, #0
 8000398:	f001 fde8 	bl	8001f6c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800039c:	003b      	movs	r3, r7
 800039e:	0018      	movs	r0, r3
 80003a0:	231c      	movs	r3, #28
 80003a2:	001a      	movs	r2, r3
 80003a4:	2100      	movs	r1, #0
 80003a6:	f001 fde1 	bl	8001f6c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 80003aa:	193b      	adds	r3, r7, r4
 80003ac:	2220      	movs	r2, #32
 80003ae:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80003b0:	193b      	adds	r3, r7, r4
 80003b2:	2201      	movs	r2, #1
 80003b4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003b6:	193b      	adds	r3, r7, r4
 80003b8:	2200      	movs	r2, #0
 80003ba:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003bc:	193b      	adds	r3, r7, r4
 80003be:	0018      	movs	r0, r3
 80003c0:	f000 fc16 	bl	8000bf0 <HAL_RCC_OscConfig>
 80003c4:	1e03      	subs	r3, r0, #0
 80003c6:	d001      	beq.n	80003cc <SystemClock_Config+0x56>
  {
    Error_Handler();
 80003c8:	f000 f828 	bl	800041c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003cc:	211c      	movs	r1, #28
 80003ce:	187b      	adds	r3, r7, r1
 80003d0:	2207      	movs	r2, #7
 80003d2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80003d4:	187b      	adds	r3, r7, r1
 80003d6:	2203      	movs	r2, #3
 80003d8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003da:	187b      	adds	r3, r7, r1
 80003dc:	2200      	movs	r2, #0
 80003de:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003e0:	187b      	adds	r3, r7, r1
 80003e2:	2200      	movs	r2, #0
 80003e4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003e6:	187b      	adds	r3, r7, r1
 80003e8:	2101      	movs	r1, #1
 80003ea:	0018      	movs	r0, r3
 80003ec:	f000 ff86 	bl	80012fc <HAL_RCC_ClockConfig>
 80003f0:	1e03      	subs	r3, r0, #0
 80003f2:	d001      	beq.n	80003f8 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003f4:	f000 f812 	bl	800041c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80003f8:	003b      	movs	r3, r7
 80003fa:	2202      	movs	r2, #2
 80003fc:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80003fe:	003b      	movs	r3, r7
 8000400:	2200      	movs	r2, #0
 8000402:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000404:	003b      	movs	r3, r7
 8000406:	0018      	movs	r0, r3
 8000408:	f001 f8f2 	bl	80015f0 <HAL_RCCEx_PeriphCLKConfig>
 800040c:	1e03      	subs	r3, r0, #0
 800040e:	d001      	beq.n	8000414 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000410:	f000 f804 	bl	800041c <Error_Handler>
  }
}
 8000414:	46c0      	nop			; (mov r8, r8)
 8000416:	46bd      	mov	sp, r7
 8000418:	b019      	add	sp, #100	; 0x64
 800041a:	bd90      	pop	{r4, r7, pc}

0800041c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000420:	b672      	cpsid	i
}
 8000422:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000424:	e7fe      	b.n	8000424 <Error_Handler+0x8>
	...

08000428 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b082      	sub	sp, #8
 800042c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800042e:	4b0f      	ldr	r3, [pc, #60]	; (800046c <HAL_MspInit+0x44>)
 8000430:	699a      	ldr	r2, [r3, #24]
 8000432:	4b0e      	ldr	r3, [pc, #56]	; (800046c <HAL_MspInit+0x44>)
 8000434:	2101      	movs	r1, #1
 8000436:	430a      	orrs	r2, r1
 8000438:	619a      	str	r2, [r3, #24]
 800043a:	4b0c      	ldr	r3, [pc, #48]	; (800046c <HAL_MspInit+0x44>)
 800043c:	699b      	ldr	r3, [r3, #24]
 800043e:	2201      	movs	r2, #1
 8000440:	4013      	ands	r3, r2
 8000442:	607b      	str	r3, [r7, #4]
 8000444:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000446:	4b09      	ldr	r3, [pc, #36]	; (800046c <HAL_MspInit+0x44>)
 8000448:	69da      	ldr	r2, [r3, #28]
 800044a:	4b08      	ldr	r3, [pc, #32]	; (800046c <HAL_MspInit+0x44>)
 800044c:	2180      	movs	r1, #128	; 0x80
 800044e:	0549      	lsls	r1, r1, #21
 8000450:	430a      	orrs	r2, r1
 8000452:	61da      	str	r2, [r3, #28]
 8000454:	4b05      	ldr	r3, [pc, #20]	; (800046c <HAL_MspInit+0x44>)
 8000456:	69da      	ldr	r2, [r3, #28]
 8000458:	2380      	movs	r3, #128	; 0x80
 800045a:	055b      	lsls	r3, r3, #21
 800045c:	4013      	ands	r3, r2
 800045e:	603b      	str	r3, [r7, #0]
 8000460:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000462:	46c0      	nop			; (mov r8, r8)
 8000464:	46bd      	mov	sp, r7
 8000466:	b002      	add	sp, #8
 8000468:	bd80      	pop	{r7, pc}
 800046a:	46c0      	nop			; (mov r8, r8)
 800046c:	40021000 	.word	0x40021000

08000470 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000474:	e7fe      	b.n	8000474 <NMI_Handler+0x4>

08000476 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000476:	b580      	push	{r7, lr}
 8000478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800047a:	e7fe      	b.n	800047a <HardFault_Handler+0x4>

0800047c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000480:	46c0      	nop			; (mov r8, r8)
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}

08000486 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000486:	b580      	push	{r7, lr}
 8000488:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	46bd      	mov	sp, r7
 800048e:	bd80      	pop	{r7, pc}

08000490 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000494:	f000 f900 	bl	8000698 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000498:	46c0      	nop			; (mov r8, r8)
 800049a:	46bd      	mov	sp, r7
 800049c:	bd80      	pop	{r7, pc}

0800049e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800049e:	b580      	push	{r7, lr}
 80004a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80004a2:	2380      	movs	r3, #128	; 0x80
 80004a4:	019b      	lsls	r3, r3, #6
 80004a6:	0018      	movs	r0, r3
 80004a8:	f000 fb86 	bl	8000bb8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80004ac:	46c0      	nop			; (mov r8, r8)
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}

080004b2 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004b2:	b580      	push	{r7, lr}
 80004b4:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80004b6:	46c0      	nop			; (mov r8, r8)
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}

080004bc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004c0:	4b14      	ldr	r3, [pc, #80]	; (8000514 <MX_USART2_UART_Init+0x58>)
 80004c2:	4a15      	ldr	r2, [pc, #84]	; (8000518 <MX_USART2_UART_Init+0x5c>)
 80004c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80004c6:	4b13      	ldr	r3, [pc, #76]	; (8000514 <MX_USART2_UART_Init+0x58>)
 80004c8:	2296      	movs	r2, #150	; 0x96
 80004ca:	0212      	lsls	r2, r2, #8
 80004cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004ce:	4b11      	ldr	r3, [pc, #68]	; (8000514 <MX_USART2_UART_Init+0x58>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004d4:	4b0f      	ldr	r3, [pc, #60]	; (8000514 <MX_USART2_UART_Init+0x58>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004da:	4b0e      	ldr	r3, [pc, #56]	; (8000514 <MX_USART2_UART_Init+0x58>)
 80004dc:	2200      	movs	r2, #0
 80004de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004e0:	4b0c      	ldr	r3, [pc, #48]	; (8000514 <MX_USART2_UART_Init+0x58>)
 80004e2:	220c      	movs	r2, #12
 80004e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004e6:	4b0b      	ldr	r3, [pc, #44]	; (8000514 <MX_USART2_UART_Init+0x58>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004ec:	4b09      	ldr	r3, [pc, #36]	; (8000514 <MX_USART2_UART_Init+0x58>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004f2:	4b08      	ldr	r3, [pc, #32]	; (8000514 <MX_USART2_UART_Init+0x58>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004f8:	4b06      	ldr	r3, [pc, #24]	; (8000514 <MX_USART2_UART_Init+0x58>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004fe:	4b05      	ldr	r3, [pc, #20]	; (8000514 <MX_USART2_UART_Init+0x58>)
 8000500:	0018      	movs	r0, r3
 8000502:	f001 f973 	bl	80017ec <HAL_UART_Init>
 8000506:	1e03      	subs	r3, r0, #0
 8000508:	d001      	beq.n	800050e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800050a:	f7ff ff87 	bl	800041c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800050e:	46c0      	nop			; (mov r8, r8)
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	2000002c 	.word	0x2000002c
 8000518:	40004400 	.word	0x40004400

0800051c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800051c:	b590      	push	{r4, r7, lr}
 800051e:	b08b      	sub	sp, #44	; 0x2c
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000524:	2414      	movs	r4, #20
 8000526:	193b      	adds	r3, r7, r4
 8000528:	0018      	movs	r0, r3
 800052a:	2314      	movs	r3, #20
 800052c:	001a      	movs	r2, r3
 800052e:	2100      	movs	r1, #0
 8000530:	f001 fd1c 	bl	8001f6c <memset>
  if(uartHandle->Instance==USART2)
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	4a1c      	ldr	r2, [pc, #112]	; (80005ac <HAL_UART_MspInit+0x90>)
 800053a:	4293      	cmp	r3, r2
 800053c:	d132      	bne.n	80005a4 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800053e:	4b1c      	ldr	r3, [pc, #112]	; (80005b0 <HAL_UART_MspInit+0x94>)
 8000540:	69da      	ldr	r2, [r3, #28]
 8000542:	4b1b      	ldr	r3, [pc, #108]	; (80005b0 <HAL_UART_MspInit+0x94>)
 8000544:	2180      	movs	r1, #128	; 0x80
 8000546:	0289      	lsls	r1, r1, #10
 8000548:	430a      	orrs	r2, r1
 800054a:	61da      	str	r2, [r3, #28]
 800054c:	4b18      	ldr	r3, [pc, #96]	; (80005b0 <HAL_UART_MspInit+0x94>)
 800054e:	69da      	ldr	r2, [r3, #28]
 8000550:	2380      	movs	r3, #128	; 0x80
 8000552:	029b      	lsls	r3, r3, #10
 8000554:	4013      	ands	r3, r2
 8000556:	613b      	str	r3, [r7, #16]
 8000558:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800055a:	4b15      	ldr	r3, [pc, #84]	; (80005b0 <HAL_UART_MspInit+0x94>)
 800055c:	695a      	ldr	r2, [r3, #20]
 800055e:	4b14      	ldr	r3, [pc, #80]	; (80005b0 <HAL_UART_MspInit+0x94>)
 8000560:	2180      	movs	r1, #128	; 0x80
 8000562:	0289      	lsls	r1, r1, #10
 8000564:	430a      	orrs	r2, r1
 8000566:	615a      	str	r2, [r3, #20]
 8000568:	4b11      	ldr	r3, [pc, #68]	; (80005b0 <HAL_UART_MspInit+0x94>)
 800056a:	695a      	ldr	r2, [r3, #20]
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	029b      	lsls	r3, r3, #10
 8000570:	4013      	ands	r3, r2
 8000572:	60fb      	str	r3, [r7, #12]
 8000574:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000576:	0021      	movs	r1, r4
 8000578:	187b      	adds	r3, r7, r1
 800057a:	220c      	movs	r2, #12
 800057c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2202      	movs	r2, #2
 8000582:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2200      	movs	r2, #0
 8000588:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800058a:	187b      	adds	r3, r7, r1
 800058c:	2200      	movs	r2, #0
 800058e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000590:	187b      	adds	r3, r7, r1
 8000592:	2201      	movs	r2, #1
 8000594:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000596:	187a      	adds	r2, r7, r1
 8000598:	2390      	movs	r3, #144	; 0x90
 800059a:	05db      	lsls	r3, r3, #23
 800059c:	0011      	movs	r1, r2
 800059e:	0018      	movs	r0, r3
 80005a0:	f000 f974 	bl	800088c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80005a4:	46c0      	nop			; (mov r8, r8)
 80005a6:	46bd      	mov	sp, r7
 80005a8:	b00b      	add	sp, #44	; 0x2c
 80005aa:	bd90      	pop	{r4, r7, pc}
 80005ac:	40004400 	.word	0x40004400
 80005b0:	40021000 	.word	0x40021000

080005b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005b4:	480d      	ldr	r0, [pc, #52]	; (80005ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005b6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005b8:	480d      	ldr	r0, [pc, #52]	; (80005f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80005ba:	490e      	ldr	r1, [pc, #56]	; (80005f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005bc:	4a0e      	ldr	r2, [pc, #56]	; (80005f8 <LoopForever+0xe>)
  movs r3, #0
 80005be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005c0:	e002      	b.n	80005c8 <LoopCopyDataInit>

080005c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005c6:	3304      	adds	r3, #4

080005c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005cc:	d3f9      	bcc.n	80005c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005ce:	4a0b      	ldr	r2, [pc, #44]	; (80005fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80005d0:	4c0b      	ldr	r4, [pc, #44]	; (8000600 <LoopForever+0x16>)
  movs r3, #0
 80005d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005d4:	e001      	b.n	80005da <LoopFillZerobss>

080005d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005d8:	3204      	adds	r2, #4

080005da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005dc:	d3fb      	bcc.n	80005d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80005de:	f7ff ff68 	bl	80004b2 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80005e2:	f001 fc9f 	bl	8001f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005e6:	f7ff febb 	bl	8000360 <main>

080005ea <LoopForever>:

LoopForever:
    b LoopForever
 80005ea:	e7fe      	b.n	80005ea <LoopForever>
  ldr   r0, =_estack
 80005ec:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80005f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005f4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80005f8:	08001fd4 	.word	0x08001fd4
  ldr r2, =_sbss
 80005fc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000600:	200000b4 	.word	0x200000b4

08000604 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000604:	e7fe      	b.n	8000604 <ADC1_COMP_IRQHandler>
	...

08000608 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800060c:	4b07      	ldr	r3, [pc, #28]	; (800062c <HAL_Init+0x24>)
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	4b06      	ldr	r3, [pc, #24]	; (800062c <HAL_Init+0x24>)
 8000612:	2110      	movs	r1, #16
 8000614:	430a      	orrs	r2, r1
 8000616:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000618:	2000      	movs	r0, #0
 800061a:	f000 f809 	bl	8000630 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800061e:	f7ff ff03 	bl	8000428 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000622:	2300      	movs	r3, #0
}
 8000624:	0018      	movs	r0, r3
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	40022000 	.word	0x40022000

08000630 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000630:	b590      	push	{r4, r7, lr}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000638:	4b14      	ldr	r3, [pc, #80]	; (800068c <HAL_InitTick+0x5c>)
 800063a:	681c      	ldr	r4, [r3, #0]
 800063c:	4b14      	ldr	r3, [pc, #80]	; (8000690 <HAL_InitTick+0x60>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	0019      	movs	r1, r3
 8000642:	23fa      	movs	r3, #250	; 0xfa
 8000644:	0098      	lsls	r0, r3, #2
 8000646:	f7ff fd5f 	bl	8000108 <__udivsi3>
 800064a:	0003      	movs	r3, r0
 800064c:	0019      	movs	r1, r3
 800064e:	0020      	movs	r0, r4
 8000650:	f7ff fd5a 	bl	8000108 <__udivsi3>
 8000654:	0003      	movs	r3, r0
 8000656:	0018      	movs	r0, r3
 8000658:	f000 f90b 	bl	8000872 <HAL_SYSTICK_Config>
 800065c:	1e03      	subs	r3, r0, #0
 800065e:	d001      	beq.n	8000664 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000660:	2301      	movs	r3, #1
 8000662:	e00f      	b.n	8000684 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	2b03      	cmp	r3, #3
 8000668:	d80b      	bhi.n	8000682 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800066a:	6879      	ldr	r1, [r7, #4]
 800066c:	2301      	movs	r3, #1
 800066e:	425b      	negs	r3, r3
 8000670:	2200      	movs	r2, #0
 8000672:	0018      	movs	r0, r3
 8000674:	f000 f8d8 	bl	8000828 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000678:	4b06      	ldr	r3, [pc, #24]	; (8000694 <HAL_InitTick+0x64>)
 800067a:	687a      	ldr	r2, [r7, #4]
 800067c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800067e:	2300      	movs	r3, #0
 8000680:	e000      	b.n	8000684 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000682:	2301      	movs	r3, #1
}
 8000684:	0018      	movs	r0, r3
 8000686:	46bd      	mov	sp, r7
 8000688:	b003      	add	sp, #12
 800068a:	bd90      	pop	{r4, r7, pc}
 800068c:	20000000 	.word	0x20000000
 8000690:	20000008 	.word	0x20000008
 8000694:	20000004 	.word	0x20000004

08000698 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800069c:	4b05      	ldr	r3, [pc, #20]	; (80006b4 <HAL_IncTick+0x1c>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	001a      	movs	r2, r3
 80006a2:	4b05      	ldr	r3, [pc, #20]	; (80006b8 <HAL_IncTick+0x20>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	18d2      	adds	r2, r2, r3
 80006a8:	4b03      	ldr	r3, [pc, #12]	; (80006b8 <HAL_IncTick+0x20>)
 80006aa:	601a      	str	r2, [r3, #0]
}
 80006ac:	46c0      	nop			; (mov r8, r8)
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	20000008 	.word	0x20000008
 80006b8:	200000b0 	.word	0x200000b0

080006bc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  return uwTick;
 80006c0:	4b02      	ldr	r3, [pc, #8]	; (80006cc <HAL_GetTick+0x10>)
 80006c2:	681b      	ldr	r3, [r3, #0]
}
 80006c4:	0018      	movs	r0, r3
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	46c0      	nop			; (mov r8, r8)
 80006cc:	200000b0 	.word	0x200000b0

080006d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	0002      	movs	r2, r0
 80006d8:	1dfb      	adds	r3, r7, #7
 80006da:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80006dc:	1dfb      	adds	r3, r7, #7
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	2b7f      	cmp	r3, #127	; 0x7f
 80006e2:	d809      	bhi.n	80006f8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006e4:	1dfb      	adds	r3, r7, #7
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	001a      	movs	r2, r3
 80006ea:	231f      	movs	r3, #31
 80006ec:	401a      	ands	r2, r3
 80006ee:	4b04      	ldr	r3, [pc, #16]	; (8000700 <__NVIC_EnableIRQ+0x30>)
 80006f0:	2101      	movs	r1, #1
 80006f2:	4091      	lsls	r1, r2
 80006f4:	000a      	movs	r2, r1
 80006f6:	601a      	str	r2, [r3, #0]
  }
}
 80006f8:	46c0      	nop			; (mov r8, r8)
 80006fa:	46bd      	mov	sp, r7
 80006fc:	b002      	add	sp, #8
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	e000e100 	.word	0xe000e100

08000704 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000704:	b590      	push	{r4, r7, lr}
 8000706:	b083      	sub	sp, #12
 8000708:	af00      	add	r7, sp, #0
 800070a:	0002      	movs	r2, r0
 800070c:	6039      	str	r1, [r7, #0]
 800070e:	1dfb      	adds	r3, r7, #7
 8000710:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000712:	1dfb      	adds	r3, r7, #7
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	2b7f      	cmp	r3, #127	; 0x7f
 8000718:	d828      	bhi.n	800076c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800071a:	4a2f      	ldr	r2, [pc, #188]	; (80007d8 <__NVIC_SetPriority+0xd4>)
 800071c:	1dfb      	adds	r3, r7, #7
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	b25b      	sxtb	r3, r3
 8000722:	089b      	lsrs	r3, r3, #2
 8000724:	33c0      	adds	r3, #192	; 0xc0
 8000726:	009b      	lsls	r3, r3, #2
 8000728:	589b      	ldr	r3, [r3, r2]
 800072a:	1dfa      	adds	r2, r7, #7
 800072c:	7812      	ldrb	r2, [r2, #0]
 800072e:	0011      	movs	r1, r2
 8000730:	2203      	movs	r2, #3
 8000732:	400a      	ands	r2, r1
 8000734:	00d2      	lsls	r2, r2, #3
 8000736:	21ff      	movs	r1, #255	; 0xff
 8000738:	4091      	lsls	r1, r2
 800073a:	000a      	movs	r2, r1
 800073c:	43d2      	mvns	r2, r2
 800073e:	401a      	ands	r2, r3
 8000740:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000742:	683b      	ldr	r3, [r7, #0]
 8000744:	019b      	lsls	r3, r3, #6
 8000746:	22ff      	movs	r2, #255	; 0xff
 8000748:	401a      	ands	r2, r3
 800074a:	1dfb      	adds	r3, r7, #7
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	0018      	movs	r0, r3
 8000750:	2303      	movs	r3, #3
 8000752:	4003      	ands	r3, r0
 8000754:	00db      	lsls	r3, r3, #3
 8000756:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000758:	481f      	ldr	r0, [pc, #124]	; (80007d8 <__NVIC_SetPriority+0xd4>)
 800075a:	1dfb      	adds	r3, r7, #7
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	b25b      	sxtb	r3, r3
 8000760:	089b      	lsrs	r3, r3, #2
 8000762:	430a      	orrs	r2, r1
 8000764:	33c0      	adds	r3, #192	; 0xc0
 8000766:	009b      	lsls	r3, r3, #2
 8000768:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800076a:	e031      	b.n	80007d0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800076c:	4a1b      	ldr	r2, [pc, #108]	; (80007dc <__NVIC_SetPriority+0xd8>)
 800076e:	1dfb      	adds	r3, r7, #7
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	0019      	movs	r1, r3
 8000774:	230f      	movs	r3, #15
 8000776:	400b      	ands	r3, r1
 8000778:	3b08      	subs	r3, #8
 800077a:	089b      	lsrs	r3, r3, #2
 800077c:	3306      	adds	r3, #6
 800077e:	009b      	lsls	r3, r3, #2
 8000780:	18d3      	adds	r3, r2, r3
 8000782:	3304      	adds	r3, #4
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	1dfa      	adds	r2, r7, #7
 8000788:	7812      	ldrb	r2, [r2, #0]
 800078a:	0011      	movs	r1, r2
 800078c:	2203      	movs	r2, #3
 800078e:	400a      	ands	r2, r1
 8000790:	00d2      	lsls	r2, r2, #3
 8000792:	21ff      	movs	r1, #255	; 0xff
 8000794:	4091      	lsls	r1, r2
 8000796:	000a      	movs	r2, r1
 8000798:	43d2      	mvns	r2, r2
 800079a:	401a      	ands	r2, r3
 800079c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	019b      	lsls	r3, r3, #6
 80007a2:	22ff      	movs	r2, #255	; 0xff
 80007a4:	401a      	ands	r2, r3
 80007a6:	1dfb      	adds	r3, r7, #7
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	0018      	movs	r0, r3
 80007ac:	2303      	movs	r3, #3
 80007ae:	4003      	ands	r3, r0
 80007b0:	00db      	lsls	r3, r3, #3
 80007b2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007b4:	4809      	ldr	r0, [pc, #36]	; (80007dc <__NVIC_SetPriority+0xd8>)
 80007b6:	1dfb      	adds	r3, r7, #7
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	001c      	movs	r4, r3
 80007bc:	230f      	movs	r3, #15
 80007be:	4023      	ands	r3, r4
 80007c0:	3b08      	subs	r3, #8
 80007c2:	089b      	lsrs	r3, r3, #2
 80007c4:	430a      	orrs	r2, r1
 80007c6:	3306      	adds	r3, #6
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	18c3      	adds	r3, r0, r3
 80007cc:	3304      	adds	r3, #4
 80007ce:	601a      	str	r2, [r3, #0]
}
 80007d0:	46c0      	nop			; (mov r8, r8)
 80007d2:	46bd      	mov	sp, r7
 80007d4:	b003      	add	sp, #12
 80007d6:	bd90      	pop	{r4, r7, pc}
 80007d8:	e000e100 	.word	0xe000e100
 80007dc:	e000ed00 	.word	0xe000ed00

080007e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	1e5a      	subs	r2, r3, #1
 80007ec:	2380      	movs	r3, #128	; 0x80
 80007ee:	045b      	lsls	r3, r3, #17
 80007f0:	429a      	cmp	r2, r3
 80007f2:	d301      	bcc.n	80007f8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007f4:	2301      	movs	r3, #1
 80007f6:	e010      	b.n	800081a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007f8:	4b0a      	ldr	r3, [pc, #40]	; (8000824 <SysTick_Config+0x44>)
 80007fa:	687a      	ldr	r2, [r7, #4]
 80007fc:	3a01      	subs	r2, #1
 80007fe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000800:	2301      	movs	r3, #1
 8000802:	425b      	negs	r3, r3
 8000804:	2103      	movs	r1, #3
 8000806:	0018      	movs	r0, r3
 8000808:	f7ff ff7c 	bl	8000704 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800080c:	4b05      	ldr	r3, [pc, #20]	; (8000824 <SysTick_Config+0x44>)
 800080e:	2200      	movs	r2, #0
 8000810:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000812:	4b04      	ldr	r3, [pc, #16]	; (8000824 <SysTick_Config+0x44>)
 8000814:	2207      	movs	r2, #7
 8000816:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000818:	2300      	movs	r3, #0
}
 800081a:	0018      	movs	r0, r3
 800081c:	46bd      	mov	sp, r7
 800081e:	b002      	add	sp, #8
 8000820:	bd80      	pop	{r7, pc}
 8000822:	46c0      	nop			; (mov r8, r8)
 8000824:	e000e010 	.word	0xe000e010

08000828 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af00      	add	r7, sp, #0
 800082e:	60b9      	str	r1, [r7, #8]
 8000830:	607a      	str	r2, [r7, #4]
 8000832:	210f      	movs	r1, #15
 8000834:	187b      	adds	r3, r7, r1
 8000836:	1c02      	adds	r2, r0, #0
 8000838:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800083a:	68ba      	ldr	r2, [r7, #8]
 800083c:	187b      	adds	r3, r7, r1
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	b25b      	sxtb	r3, r3
 8000842:	0011      	movs	r1, r2
 8000844:	0018      	movs	r0, r3
 8000846:	f7ff ff5d 	bl	8000704 <__NVIC_SetPriority>
}
 800084a:	46c0      	nop			; (mov r8, r8)
 800084c:	46bd      	mov	sp, r7
 800084e:	b004      	add	sp, #16
 8000850:	bd80      	pop	{r7, pc}

08000852 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000852:	b580      	push	{r7, lr}
 8000854:	b082      	sub	sp, #8
 8000856:	af00      	add	r7, sp, #0
 8000858:	0002      	movs	r2, r0
 800085a:	1dfb      	adds	r3, r7, #7
 800085c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800085e:	1dfb      	adds	r3, r7, #7
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	b25b      	sxtb	r3, r3
 8000864:	0018      	movs	r0, r3
 8000866:	f7ff ff33 	bl	80006d0 <__NVIC_EnableIRQ>
}
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	46bd      	mov	sp, r7
 800086e:	b002      	add	sp, #8
 8000870:	bd80      	pop	{r7, pc}

08000872 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000872:	b580      	push	{r7, lr}
 8000874:	b082      	sub	sp, #8
 8000876:	af00      	add	r7, sp, #0
 8000878:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	0018      	movs	r0, r3
 800087e:	f7ff ffaf 	bl	80007e0 <SysTick_Config>
 8000882:	0003      	movs	r3, r0
}
 8000884:	0018      	movs	r0, r3
 8000886:	46bd      	mov	sp, r7
 8000888:	b002      	add	sp, #8
 800088a:	bd80      	pop	{r7, pc}

0800088c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b086      	sub	sp, #24
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000896:	2300      	movs	r3, #0
 8000898:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800089a:	e155      	b.n	8000b48 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	2101      	movs	r1, #1
 80008a2:	697a      	ldr	r2, [r7, #20]
 80008a4:	4091      	lsls	r1, r2
 80008a6:	000a      	movs	r2, r1
 80008a8:	4013      	ands	r3, r2
 80008aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d100      	bne.n	80008b4 <HAL_GPIO_Init+0x28>
 80008b2:	e146      	b.n	8000b42 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	2203      	movs	r2, #3
 80008ba:	4013      	ands	r3, r2
 80008bc:	2b01      	cmp	r3, #1
 80008be:	d005      	beq.n	80008cc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	2203      	movs	r2, #3
 80008c6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80008c8:	2b02      	cmp	r3, #2
 80008ca:	d130      	bne.n	800092e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	689b      	ldr	r3, [r3, #8]
 80008d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80008d2:	697b      	ldr	r3, [r7, #20]
 80008d4:	005b      	lsls	r3, r3, #1
 80008d6:	2203      	movs	r2, #3
 80008d8:	409a      	lsls	r2, r3
 80008da:	0013      	movs	r3, r2
 80008dc:	43da      	mvns	r2, r3
 80008de:	693b      	ldr	r3, [r7, #16]
 80008e0:	4013      	ands	r3, r2
 80008e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	68da      	ldr	r2, [r3, #12]
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	005b      	lsls	r3, r3, #1
 80008ec:	409a      	lsls	r2, r3
 80008ee:	0013      	movs	r3, r2
 80008f0:	693a      	ldr	r2, [r7, #16]
 80008f2:	4313      	orrs	r3, r2
 80008f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	693a      	ldr	r2, [r7, #16]
 80008fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000902:	2201      	movs	r2, #1
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	409a      	lsls	r2, r3
 8000908:	0013      	movs	r3, r2
 800090a:	43da      	mvns	r2, r3
 800090c:	693b      	ldr	r3, [r7, #16]
 800090e:	4013      	ands	r3, r2
 8000910:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	091b      	lsrs	r3, r3, #4
 8000918:	2201      	movs	r2, #1
 800091a:	401a      	ands	r2, r3
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	409a      	lsls	r2, r3
 8000920:	0013      	movs	r3, r2
 8000922:	693a      	ldr	r2, [r7, #16]
 8000924:	4313      	orrs	r3, r2
 8000926:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	693a      	ldr	r2, [r7, #16]
 800092c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	2203      	movs	r2, #3
 8000934:	4013      	ands	r3, r2
 8000936:	2b03      	cmp	r3, #3
 8000938:	d017      	beq.n	800096a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	68db      	ldr	r3, [r3, #12]
 800093e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	005b      	lsls	r3, r3, #1
 8000944:	2203      	movs	r2, #3
 8000946:	409a      	lsls	r2, r3
 8000948:	0013      	movs	r3, r2
 800094a:	43da      	mvns	r2, r3
 800094c:	693b      	ldr	r3, [r7, #16]
 800094e:	4013      	ands	r3, r2
 8000950:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	689a      	ldr	r2, [r3, #8]
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	005b      	lsls	r3, r3, #1
 800095a:	409a      	lsls	r2, r3
 800095c:	0013      	movs	r3, r2
 800095e:	693a      	ldr	r2, [r7, #16]
 8000960:	4313      	orrs	r3, r2
 8000962:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	693a      	ldr	r2, [r7, #16]
 8000968:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	2203      	movs	r2, #3
 8000970:	4013      	ands	r3, r2
 8000972:	2b02      	cmp	r3, #2
 8000974:	d123      	bne.n	80009be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	08da      	lsrs	r2, r3, #3
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	3208      	adds	r2, #8
 800097e:	0092      	lsls	r2, r2, #2
 8000980:	58d3      	ldr	r3, [r2, r3]
 8000982:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	2207      	movs	r2, #7
 8000988:	4013      	ands	r3, r2
 800098a:	009b      	lsls	r3, r3, #2
 800098c:	220f      	movs	r2, #15
 800098e:	409a      	lsls	r2, r3
 8000990:	0013      	movs	r3, r2
 8000992:	43da      	mvns	r2, r3
 8000994:	693b      	ldr	r3, [r7, #16]
 8000996:	4013      	ands	r3, r2
 8000998:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	691a      	ldr	r2, [r3, #16]
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	2107      	movs	r1, #7
 80009a2:	400b      	ands	r3, r1
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	409a      	lsls	r2, r3
 80009a8:	0013      	movs	r3, r2
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	4313      	orrs	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	08da      	lsrs	r2, r3, #3
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3208      	adds	r2, #8
 80009b8:	0092      	lsls	r2, r2, #2
 80009ba:	6939      	ldr	r1, [r7, #16]
 80009bc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	005b      	lsls	r3, r3, #1
 80009c8:	2203      	movs	r2, #3
 80009ca:	409a      	lsls	r2, r3
 80009cc:	0013      	movs	r3, r2
 80009ce:	43da      	mvns	r2, r3
 80009d0:	693b      	ldr	r3, [r7, #16]
 80009d2:	4013      	ands	r3, r2
 80009d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	2203      	movs	r2, #3
 80009dc:	401a      	ands	r2, r3
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	005b      	lsls	r3, r3, #1
 80009e2:	409a      	lsls	r2, r3
 80009e4:	0013      	movs	r3, r2
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	4313      	orrs	r3, r2
 80009ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685a      	ldr	r2, [r3, #4]
 80009f6:	23c0      	movs	r3, #192	; 0xc0
 80009f8:	029b      	lsls	r3, r3, #10
 80009fa:	4013      	ands	r3, r2
 80009fc:	d100      	bne.n	8000a00 <HAL_GPIO_Init+0x174>
 80009fe:	e0a0      	b.n	8000b42 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a00:	4b57      	ldr	r3, [pc, #348]	; (8000b60 <HAL_GPIO_Init+0x2d4>)
 8000a02:	699a      	ldr	r2, [r3, #24]
 8000a04:	4b56      	ldr	r3, [pc, #344]	; (8000b60 <HAL_GPIO_Init+0x2d4>)
 8000a06:	2101      	movs	r1, #1
 8000a08:	430a      	orrs	r2, r1
 8000a0a:	619a      	str	r2, [r3, #24]
 8000a0c:	4b54      	ldr	r3, [pc, #336]	; (8000b60 <HAL_GPIO_Init+0x2d4>)
 8000a0e:	699b      	ldr	r3, [r3, #24]
 8000a10:	2201      	movs	r2, #1
 8000a12:	4013      	ands	r3, r2
 8000a14:	60bb      	str	r3, [r7, #8]
 8000a16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a18:	4a52      	ldr	r2, [pc, #328]	; (8000b64 <HAL_GPIO_Init+0x2d8>)
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	089b      	lsrs	r3, r3, #2
 8000a1e:	3302      	adds	r3, #2
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	589b      	ldr	r3, [r3, r2]
 8000a24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	2203      	movs	r2, #3
 8000a2a:	4013      	ands	r3, r2
 8000a2c:	009b      	lsls	r3, r3, #2
 8000a2e:	220f      	movs	r2, #15
 8000a30:	409a      	lsls	r2, r3
 8000a32:	0013      	movs	r3, r2
 8000a34:	43da      	mvns	r2, r3
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	4013      	ands	r3, r2
 8000a3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a3c:	687a      	ldr	r2, [r7, #4]
 8000a3e:	2390      	movs	r3, #144	; 0x90
 8000a40:	05db      	lsls	r3, r3, #23
 8000a42:	429a      	cmp	r2, r3
 8000a44:	d019      	beq.n	8000a7a <HAL_GPIO_Init+0x1ee>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	4a47      	ldr	r2, [pc, #284]	; (8000b68 <HAL_GPIO_Init+0x2dc>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d013      	beq.n	8000a76 <HAL_GPIO_Init+0x1ea>
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	4a46      	ldr	r2, [pc, #280]	; (8000b6c <HAL_GPIO_Init+0x2e0>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d00d      	beq.n	8000a72 <HAL_GPIO_Init+0x1e6>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4a45      	ldr	r2, [pc, #276]	; (8000b70 <HAL_GPIO_Init+0x2e4>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d007      	beq.n	8000a6e <HAL_GPIO_Init+0x1e2>
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	4a44      	ldr	r2, [pc, #272]	; (8000b74 <HAL_GPIO_Init+0x2e8>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d101      	bne.n	8000a6a <HAL_GPIO_Init+0x1de>
 8000a66:	2304      	movs	r3, #4
 8000a68:	e008      	b.n	8000a7c <HAL_GPIO_Init+0x1f0>
 8000a6a:	2305      	movs	r3, #5
 8000a6c:	e006      	b.n	8000a7c <HAL_GPIO_Init+0x1f0>
 8000a6e:	2303      	movs	r3, #3
 8000a70:	e004      	b.n	8000a7c <HAL_GPIO_Init+0x1f0>
 8000a72:	2302      	movs	r3, #2
 8000a74:	e002      	b.n	8000a7c <HAL_GPIO_Init+0x1f0>
 8000a76:	2301      	movs	r3, #1
 8000a78:	e000      	b.n	8000a7c <HAL_GPIO_Init+0x1f0>
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	697a      	ldr	r2, [r7, #20]
 8000a7e:	2103      	movs	r1, #3
 8000a80:	400a      	ands	r2, r1
 8000a82:	0092      	lsls	r2, r2, #2
 8000a84:	4093      	lsls	r3, r2
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a8c:	4935      	ldr	r1, [pc, #212]	; (8000b64 <HAL_GPIO_Init+0x2d8>)
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	089b      	lsrs	r3, r3, #2
 8000a92:	3302      	adds	r3, #2
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a9a:	4b37      	ldr	r3, [pc, #220]	; (8000b78 <HAL_GPIO_Init+0x2ec>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	43da      	mvns	r2, r3
 8000aa4:	693b      	ldr	r3, [r7, #16]
 8000aa6:	4013      	ands	r3, r2
 8000aa8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	685a      	ldr	r2, [r3, #4]
 8000aae:	2380      	movs	r3, #128	; 0x80
 8000ab0:	025b      	lsls	r3, r3, #9
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	d003      	beq.n	8000abe <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	4313      	orrs	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000abe:	4b2e      	ldr	r3, [pc, #184]	; (8000b78 <HAL_GPIO_Init+0x2ec>)
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000ac4:	4b2c      	ldr	r3, [pc, #176]	; (8000b78 <HAL_GPIO_Init+0x2ec>)
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	43da      	mvns	r2, r3
 8000ace:	693b      	ldr	r3, [r7, #16]
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	685a      	ldr	r2, [r3, #4]
 8000ad8:	2380      	movs	r3, #128	; 0x80
 8000ada:	029b      	lsls	r3, r3, #10
 8000adc:	4013      	ands	r3, r2
 8000ade:	d003      	beq.n	8000ae8 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000ae0:	693a      	ldr	r2, [r7, #16]
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ae8:	4b23      	ldr	r3, [pc, #140]	; (8000b78 <HAL_GPIO_Init+0x2ec>)
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000aee:	4b22      	ldr	r3, [pc, #136]	; (8000b78 <HAL_GPIO_Init+0x2ec>)
 8000af0:	689b      	ldr	r3, [r3, #8]
 8000af2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	43da      	mvns	r2, r3
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	4013      	ands	r3, r2
 8000afc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685a      	ldr	r2, [r3, #4]
 8000b02:	2380      	movs	r3, #128	; 0x80
 8000b04:	035b      	lsls	r3, r3, #13
 8000b06:	4013      	ands	r3, r2
 8000b08:	d003      	beq.n	8000b12 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b12:	4b19      	ldr	r3, [pc, #100]	; (8000b78 <HAL_GPIO_Init+0x2ec>)
 8000b14:	693a      	ldr	r2, [r7, #16]
 8000b16:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000b18:	4b17      	ldr	r3, [pc, #92]	; (8000b78 <HAL_GPIO_Init+0x2ec>)
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	43da      	mvns	r2, r3
 8000b22:	693b      	ldr	r3, [r7, #16]
 8000b24:	4013      	ands	r3, r2
 8000b26:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	685a      	ldr	r2, [r3, #4]
 8000b2c:	2380      	movs	r3, #128	; 0x80
 8000b2e:	039b      	lsls	r3, r3, #14
 8000b30:	4013      	ands	r3, r2
 8000b32:	d003      	beq.n	8000b3c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000b34:	693a      	ldr	r2, [r7, #16]
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b3c:	4b0e      	ldr	r3, [pc, #56]	; (8000b78 <HAL_GPIO_Init+0x2ec>)
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	3301      	adds	r3, #1
 8000b46:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	40da      	lsrs	r2, r3
 8000b50:	1e13      	subs	r3, r2, #0
 8000b52:	d000      	beq.n	8000b56 <HAL_GPIO_Init+0x2ca>
 8000b54:	e6a2      	b.n	800089c <HAL_GPIO_Init+0x10>
  } 
}
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	46c0      	nop			; (mov r8, r8)
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	b006      	add	sp, #24
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	40021000 	.word	0x40021000
 8000b64:	40010000 	.word	0x40010000
 8000b68:	48000400 	.word	0x48000400
 8000b6c:	48000800 	.word	0x48000800
 8000b70:	48000c00 	.word	0x48000c00
 8000b74:	48001000 	.word	0x48001000
 8000b78:	40010400 	.word	0x40010400

08000b7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
 8000b84:	0008      	movs	r0, r1
 8000b86:	0011      	movs	r1, r2
 8000b88:	1cbb      	adds	r3, r7, #2
 8000b8a:	1c02      	adds	r2, r0, #0
 8000b8c:	801a      	strh	r2, [r3, #0]
 8000b8e:	1c7b      	adds	r3, r7, #1
 8000b90:	1c0a      	adds	r2, r1, #0
 8000b92:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b94:	1c7b      	adds	r3, r7, #1
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d004      	beq.n	8000ba6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b9c:	1cbb      	adds	r3, r7, #2
 8000b9e:	881a      	ldrh	r2, [r3, #0]
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ba4:	e003      	b.n	8000bae <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ba6:	1cbb      	adds	r3, r7, #2
 8000ba8:	881a      	ldrh	r2, [r3, #0]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000bae:	46c0      	nop			; (mov r8, r8)
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	b002      	add	sp, #8
 8000bb4:	bd80      	pop	{r7, pc}
	...

08000bb8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	0002      	movs	r2, r0
 8000bc0:	1dbb      	adds	r3, r7, #6
 8000bc2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000bc4:	4b09      	ldr	r3, [pc, #36]	; (8000bec <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8000bc6:	695b      	ldr	r3, [r3, #20]
 8000bc8:	1dba      	adds	r2, r7, #6
 8000bca:	8812      	ldrh	r2, [r2, #0]
 8000bcc:	4013      	ands	r3, r2
 8000bce:	d008      	beq.n	8000be2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000bd0:	4b06      	ldr	r3, [pc, #24]	; (8000bec <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8000bd2:	1dba      	adds	r2, r7, #6
 8000bd4:	8812      	ldrh	r2, [r2, #0]
 8000bd6:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000bd8:	1dbb      	adds	r3, r7, #6
 8000bda:	881b      	ldrh	r3, [r3, #0]
 8000bdc:	0018      	movs	r0, r3
 8000bde:	f7ff fb91 	bl	8000304 <HAL_GPIO_EXTI_Callback>
  }
}
 8000be2:	46c0      	nop			; (mov r8, r8)
 8000be4:	46bd      	mov	sp, r7
 8000be6:	b002      	add	sp, #8
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	40010400 	.word	0x40010400

08000bf0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b088      	sub	sp, #32
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d102      	bne.n	8000c04 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	f000 fb76 	bl	80012f0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2201      	movs	r2, #1
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	d100      	bne.n	8000c10 <HAL_RCC_OscConfig+0x20>
 8000c0e:	e08e      	b.n	8000d2e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c10:	4bc5      	ldr	r3, [pc, #788]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	220c      	movs	r2, #12
 8000c16:	4013      	ands	r3, r2
 8000c18:	2b04      	cmp	r3, #4
 8000c1a:	d00e      	beq.n	8000c3a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c1c:	4bc2      	ldr	r3, [pc, #776]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	220c      	movs	r2, #12
 8000c22:	4013      	ands	r3, r2
 8000c24:	2b08      	cmp	r3, #8
 8000c26:	d117      	bne.n	8000c58 <HAL_RCC_OscConfig+0x68>
 8000c28:	4bbf      	ldr	r3, [pc, #764]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000c2a:	685a      	ldr	r2, [r3, #4]
 8000c2c:	23c0      	movs	r3, #192	; 0xc0
 8000c2e:	025b      	lsls	r3, r3, #9
 8000c30:	401a      	ands	r2, r3
 8000c32:	2380      	movs	r3, #128	; 0x80
 8000c34:	025b      	lsls	r3, r3, #9
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d10e      	bne.n	8000c58 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c3a:	4bbb      	ldr	r3, [pc, #748]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	2380      	movs	r3, #128	; 0x80
 8000c40:	029b      	lsls	r3, r3, #10
 8000c42:	4013      	ands	r3, r2
 8000c44:	d100      	bne.n	8000c48 <HAL_RCC_OscConfig+0x58>
 8000c46:	e071      	b.n	8000d2c <HAL_RCC_OscConfig+0x13c>
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d000      	beq.n	8000c52 <HAL_RCC_OscConfig+0x62>
 8000c50:	e06c      	b.n	8000d2c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	f000 fb4c 	bl	80012f0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d107      	bne.n	8000c70 <HAL_RCC_OscConfig+0x80>
 8000c60:	4bb1      	ldr	r3, [pc, #708]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	4bb0      	ldr	r3, [pc, #704]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000c66:	2180      	movs	r1, #128	; 0x80
 8000c68:	0249      	lsls	r1, r1, #9
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	601a      	str	r2, [r3, #0]
 8000c6e:	e02f      	b.n	8000cd0 <HAL_RCC_OscConfig+0xe0>
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d10c      	bne.n	8000c92 <HAL_RCC_OscConfig+0xa2>
 8000c78:	4bab      	ldr	r3, [pc, #684]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	4baa      	ldr	r3, [pc, #680]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000c7e:	49ab      	ldr	r1, [pc, #684]	; (8000f2c <HAL_RCC_OscConfig+0x33c>)
 8000c80:	400a      	ands	r2, r1
 8000c82:	601a      	str	r2, [r3, #0]
 8000c84:	4ba8      	ldr	r3, [pc, #672]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	4ba7      	ldr	r3, [pc, #668]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000c8a:	49a9      	ldr	r1, [pc, #676]	; (8000f30 <HAL_RCC_OscConfig+0x340>)
 8000c8c:	400a      	ands	r2, r1
 8000c8e:	601a      	str	r2, [r3, #0]
 8000c90:	e01e      	b.n	8000cd0 <HAL_RCC_OscConfig+0xe0>
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	2b05      	cmp	r3, #5
 8000c98:	d10e      	bne.n	8000cb8 <HAL_RCC_OscConfig+0xc8>
 8000c9a:	4ba3      	ldr	r3, [pc, #652]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	4ba2      	ldr	r3, [pc, #648]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000ca0:	2180      	movs	r1, #128	; 0x80
 8000ca2:	02c9      	lsls	r1, r1, #11
 8000ca4:	430a      	orrs	r2, r1
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	4b9f      	ldr	r3, [pc, #636]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	4b9e      	ldr	r3, [pc, #632]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000cae:	2180      	movs	r1, #128	; 0x80
 8000cb0:	0249      	lsls	r1, r1, #9
 8000cb2:	430a      	orrs	r2, r1
 8000cb4:	601a      	str	r2, [r3, #0]
 8000cb6:	e00b      	b.n	8000cd0 <HAL_RCC_OscConfig+0xe0>
 8000cb8:	4b9b      	ldr	r3, [pc, #620]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000cba:	681a      	ldr	r2, [r3, #0]
 8000cbc:	4b9a      	ldr	r3, [pc, #616]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000cbe:	499b      	ldr	r1, [pc, #620]	; (8000f2c <HAL_RCC_OscConfig+0x33c>)
 8000cc0:	400a      	ands	r2, r1
 8000cc2:	601a      	str	r2, [r3, #0]
 8000cc4:	4b98      	ldr	r3, [pc, #608]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	4b97      	ldr	r3, [pc, #604]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000cca:	4999      	ldr	r1, [pc, #612]	; (8000f30 <HAL_RCC_OscConfig+0x340>)
 8000ccc:	400a      	ands	r2, r1
 8000cce:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d014      	beq.n	8000d02 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cd8:	f7ff fcf0 	bl	80006bc <HAL_GetTick>
 8000cdc:	0003      	movs	r3, r0
 8000cde:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ce0:	e008      	b.n	8000cf4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ce2:	f7ff fceb 	bl	80006bc <HAL_GetTick>
 8000ce6:	0002      	movs	r2, r0
 8000ce8:	69bb      	ldr	r3, [r7, #24]
 8000cea:	1ad3      	subs	r3, r2, r3
 8000cec:	2b64      	cmp	r3, #100	; 0x64
 8000cee:	d901      	bls.n	8000cf4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000cf0:	2303      	movs	r3, #3
 8000cf2:	e2fd      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cf4:	4b8c      	ldr	r3, [pc, #560]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	2380      	movs	r3, #128	; 0x80
 8000cfa:	029b      	lsls	r3, r3, #10
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	d0f0      	beq.n	8000ce2 <HAL_RCC_OscConfig+0xf2>
 8000d00:	e015      	b.n	8000d2e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d02:	f7ff fcdb 	bl	80006bc <HAL_GetTick>
 8000d06:	0003      	movs	r3, r0
 8000d08:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d0a:	e008      	b.n	8000d1e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d0c:	f7ff fcd6 	bl	80006bc <HAL_GetTick>
 8000d10:	0002      	movs	r2, r0
 8000d12:	69bb      	ldr	r3, [r7, #24]
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	2b64      	cmp	r3, #100	; 0x64
 8000d18:	d901      	bls.n	8000d1e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	e2e8      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d1e:	4b82      	ldr	r3, [pc, #520]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	2380      	movs	r3, #128	; 0x80
 8000d24:	029b      	lsls	r3, r3, #10
 8000d26:	4013      	ands	r3, r2
 8000d28:	d1f0      	bne.n	8000d0c <HAL_RCC_OscConfig+0x11c>
 8000d2a:	e000      	b.n	8000d2e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d2c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	2202      	movs	r2, #2
 8000d34:	4013      	ands	r3, r2
 8000d36:	d100      	bne.n	8000d3a <HAL_RCC_OscConfig+0x14a>
 8000d38:	e06c      	b.n	8000e14 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000d3a:	4b7b      	ldr	r3, [pc, #492]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	220c      	movs	r2, #12
 8000d40:	4013      	ands	r3, r2
 8000d42:	d00e      	beq.n	8000d62 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000d44:	4b78      	ldr	r3, [pc, #480]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	220c      	movs	r2, #12
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	2b08      	cmp	r3, #8
 8000d4e:	d11f      	bne.n	8000d90 <HAL_RCC_OscConfig+0x1a0>
 8000d50:	4b75      	ldr	r3, [pc, #468]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000d52:	685a      	ldr	r2, [r3, #4]
 8000d54:	23c0      	movs	r3, #192	; 0xc0
 8000d56:	025b      	lsls	r3, r3, #9
 8000d58:	401a      	ands	r2, r3
 8000d5a:	2380      	movs	r3, #128	; 0x80
 8000d5c:	021b      	lsls	r3, r3, #8
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	d116      	bne.n	8000d90 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d62:	4b71      	ldr	r3, [pc, #452]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	2202      	movs	r2, #2
 8000d68:	4013      	ands	r3, r2
 8000d6a:	d005      	beq.n	8000d78 <HAL_RCC_OscConfig+0x188>
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d001      	beq.n	8000d78 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000d74:	2301      	movs	r3, #1
 8000d76:	e2bb      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d78:	4b6b      	ldr	r3, [pc, #428]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	22f8      	movs	r2, #248	; 0xf8
 8000d7e:	4393      	bics	r3, r2
 8000d80:	0019      	movs	r1, r3
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	691b      	ldr	r3, [r3, #16]
 8000d86:	00da      	lsls	r2, r3, #3
 8000d88:	4b67      	ldr	r3, [pc, #412]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000d8a:	430a      	orrs	r2, r1
 8000d8c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d8e:	e041      	b.n	8000e14 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d024      	beq.n	8000de2 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d98:	4b63      	ldr	r3, [pc, #396]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	4b62      	ldr	r3, [pc, #392]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000d9e:	2101      	movs	r1, #1
 8000da0:	430a      	orrs	r2, r1
 8000da2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000da4:	f7ff fc8a 	bl	80006bc <HAL_GetTick>
 8000da8:	0003      	movs	r3, r0
 8000daa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dac:	e008      	b.n	8000dc0 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dae:	f7ff fc85 	bl	80006bc <HAL_GetTick>
 8000db2:	0002      	movs	r2, r0
 8000db4:	69bb      	ldr	r3, [r7, #24]
 8000db6:	1ad3      	subs	r3, r2, r3
 8000db8:	2b02      	cmp	r3, #2
 8000dba:	d901      	bls.n	8000dc0 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000dbc:	2303      	movs	r3, #3
 8000dbe:	e297      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dc0:	4b59      	ldr	r3, [pc, #356]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2202      	movs	r2, #2
 8000dc6:	4013      	ands	r3, r2
 8000dc8:	d0f1      	beq.n	8000dae <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dca:	4b57      	ldr	r3, [pc, #348]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	22f8      	movs	r2, #248	; 0xf8
 8000dd0:	4393      	bics	r3, r2
 8000dd2:	0019      	movs	r1, r3
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	691b      	ldr	r3, [r3, #16]
 8000dd8:	00da      	lsls	r2, r3, #3
 8000dda:	4b53      	ldr	r3, [pc, #332]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000ddc:	430a      	orrs	r2, r1
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	e018      	b.n	8000e14 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000de2:	4b51      	ldr	r3, [pc, #324]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	4b50      	ldr	r3, [pc, #320]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000de8:	2101      	movs	r1, #1
 8000dea:	438a      	bics	r2, r1
 8000dec:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dee:	f7ff fc65 	bl	80006bc <HAL_GetTick>
 8000df2:	0003      	movs	r3, r0
 8000df4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000df6:	e008      	b.n	8000e0a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000df8:	f7ff fc60 	bl	80006bc <HAL_GetTick>
 8000dfc:	0002      	movs	r2, r0
 8000dfe:	69bb      	ldr	r3, [r7, #24]
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	d901      	bls.n	8000e0a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8000e06:	2303      	movs	r3, #3
 8000e08:	e272      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e0a:	4b47      	ldr	r3, [pc, #284]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	2202      	movs	r2, #2
 8000e10:	4013      	ands	r3, r2
 8000e12:	d1f1      	bne.n	8000df8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2208      	movs	r2, #8
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	d036      	beq.n	8000e8c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	69db      	ldr	r3, [r3, #28]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d019      	beq.n	8000e5a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e26:	4b40      	ldr	r3, [pc, #256]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000e28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e2a:	4b3f      	ldr	r3, [pc, #252]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	430a      	orrs	r2, r1
 8000e30:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e32:	f7ff fc43 	bl	80006bc <HAL_GetTick>
 8000e36:	0003      	movs	r3, r0
 8000e38:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e3a:	e008      	b.n	8000e4e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e3c:	f7ff fc3e 	bl	80006bc <HAL_GetTick>
 8000e40:	0002      	movs	r2, r0
 8000e42:	69bb      	ldr	r3, [r7, #24]
 8000e44:	1ad3      	subs	r3, r2, r3
 8000e46:	2b02      	cmp	r3, #2
 8000e48:	d901      	bls.n	8000e4e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8000e4a:	2303      	movs	r3, #3
 8000e4c:	e250      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e4e:	4b36      	ldr	r3, [pc, #216]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e52:	2202      	movs	r2, #2
 8000e54:	4013      	ands	r3, r2
 8000e56:	d0f1      	beq.n	8000e3c <HAL_RCC_OscConfig+0x24c>
 8000e58:	e018      	b.n	8000e8c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e5a:	4b33      	ldr	r3, [pc, #204]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000e5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e5e:	4b32      	ldr	r3, [pc, #200]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000e60:	2101      	movs	r1, #1
 8000e62:	438a      	bics	r2, r1
 8000e64:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e66:	f7ff fc29 	bl	80006bc <HAL_GetTick>
 8000e6a:	0003      	movs	r3, r0
 8000e6c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e6e:	e008      	b.n	8000e82 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e70:	f7ff fc24 	bl	80006bc <HAL_GetTick>
 8000e74:	0002      	movs	r2, r0
 8000e76:	69bb      	ldr	r3, [r7, #24]
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	2b02      	cmp	r3, #2
 8000e7c:	d901      	bls.n	8000e82 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000e7e:	2303      	movs	r3, #3
 8000e80:	e236      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e82:	4b29      	ldr	r3, [pc, #164]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e86:	2202      	movs	r2, #2
 8000e88:	4013      	ands	r3, r2
 8000e8a:	d1f1      	bne.n	8000e70 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	2204      	movs	r2, #4
 8000e92:	4013      	ands	r3, r2
 8000e94:	d100      	bne.n	8000e98 <HAL_RCC_OscConfig+0x2a8>
 8000e96:	e0b5      	b.n	8001004 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e98:	201f      	movs	r0, #31
 8000e9a:	183b      	adds	r3, r7, r0
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ea0:	4b21      	ldr	r3, [pc, #132]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000ea2:	69da      	ldr	r2, [r3, #28]
 8000ea4:	2380      	movs	r3, #128	; 0x80
 8000ea6:	055b      	lsls	r3, r3, #21
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	d110      	bne.n	8000ece <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000eac:	4b1e      	ldr	r3, [pc, #120]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000eae:	69da      	ldr	r2, [r3, #28]
 8000eb0:	4b1d      	ldr	r3, [pc, #116]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000eb2:	2180      	movs	r1, #128	; 0x80
 8000eb4:	0549      	lsls	r1, r1, #21
 8000eb6:	430a      	orrs	r2, r1
 8000eb8:	61da      	str	r2, [r3, #28]
 8000eba:	4b1b      	ldr	r3, [pc, #108]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000ebc:	69da      	ldr	r2, [r3, #28]
 8000ebe:	2380      	movs	r3, #128	; 0x80
 8000ec0:	055b      	lsls	r3, r3, #21
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	60fb      	str	r3, [r7, #12]
 8000ec6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000ec8:	183b      	adds	r3, r7, r0
 8000eca:	2201      	movs	r2, #1
 8000ecc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ece:	4b19      	ldr	r3, [pc, #100]	; (8000f34 <HAL_RCC_OscConfig+0x344>)
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	2380      	movs	r3, #128	; 0x80
 8000ed4:	005b      	lsls	r3, r3, #1
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	d11a      	bne.n	8000f10 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000eda:	4b16      	ldr	r3, [pc, #88]	; (8000f34 <HAL_RCC_OscConfig+0x344>)
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	4b15      	ldr	r3, [pc, #84]	; (8000f34 <HAL_RCC_OscConfig+0x344>)
 8000ee0:	2180      	movs	r1, #128	; 0x80
 8000ee2:	0049      	lsls	r1, r1, #1
 8000ee4:	430a      	orrs	r2, r1
 8000ee6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ee8:	f7ff fbe8 	bl	80006bc <HAL_GetTick>
 8000eec:	0003      	movs	r3, r0
 8000eee:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ef0:	e008      	b.n	8000f04 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ef2:	f7ff fbe3 	bl	80006bc <HAL_GetTick>
 8000ef6:	0002      	movs	r2, r0
 8000ef8:	69bb      	ldr	r3, [r7, #24]
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	2b64      	cmp	r3, #100	; 0x64
 8000efe:	d901      	bls.n	8000f04 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8000f00:	2303      	movs	r3, #3
 8000f02:	e1f5      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f04:	4b0b      	ldr	r3, [pc, #44]	; (8000f34 <HAL_RCC_OscConfig+0x344>)
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	2380      	movs	r3, #128	; 0x80
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	d0f0      	beq.n	8000ef2 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	689b      	ldr	r3, [r3, #8]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d10f      	bne.n	8000f38 <HAL_RCC_OscConfig+0x348>
 8000f18:	4b03      	ldr	r3, [pc, #12]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000f1a:	6a1a      	ldr	r2, [r3, #32]
 8000f1c:	4b02      	ldr	r3, [pc, #8]	; (8000f28 <HAL_RCC_OscConfig+0x338>)
 8000f1e:	2101      	movs	r1, #1
 8000f20:	430a      	orrs	r2, r1
 8000f22:	621a      	str	r2, [r3, #32]
 8000f24:	e036      	b.n	8000f94 <HAL_RCC_OscConfig+0x3a4>
 8000f26:	46c0      	nop			; (mov r8, r8)
 8000f28:	40021000 	.word	0x40021000
 8000f2c:	fffeffff 	.word	0xfffeffff
 8000f30:	fffbffff 	.word	0xfffbffff
 8000f34:	40007000 	.word	0x40007000
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	689b      	ldr	r3, [r3, #8]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d10c      	bne.n	8000f5a <HAL_RCC_OscConfig+0x36a>
 8000f40:	4bca      	ldr	r3, [pc, #808]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000f42:	6a1a      	ldr	r2, [r3, #32]
 8000f44:	4bc9      	ldr	r3, [pc, #804]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000f46:	2101      	movs	r1, #1
 8000f48:	438a      	bics	r2, r1
 8000f4a:	621a      	str	r2, [r3, #32]
 8000f4c:	4bc7      	ldr	r3, [pc, #796]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000f4e:	6a1a      	ldr	r2, [r3, #32]
 8000f50:	4bc6      	ldr	r3, [pc, #792]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000f52:	2104      	movs	r1, #4
 8000f54:	438a      	bics	r2, r1
 8000f56:	621a      	str	r2, [r3, #32]
 8000f58:	e01c      	b.n	8000f94 <HAL_RCC_OscConfig+0x3a4>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	2b05      	cmp	r3, #5
 8000f60:	d10c      	bne.n	8000f7c <HAL_RCC_OscConfig+0x38c>
 8000f62:	4bc2      	ldr	r3, [pc, #776]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000f64:	6a1a      	ldr	r2, [r3, #32]
 8000f66:	4bc1      	ldr	r3, [pc, #772]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000f68:	2104      	movs	r1, #4
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	621a      	str	r2, [r3, #32]
 8000f6e:	4bbf      	ldr	r3, [pc, #764]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000f70:	6a1a      	ldr	r2, [r3, #32]
 8000f72:	4bbe      	ldr	r3, [pc, #760]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000f74:	2101      	movs	r1, #1
 8000f76:	430a      	orrs	r2, r1
 8000f78:	621a      	str	r2, [r3, #32]
 8000f7a:	e00b      	b.n	8000f94 <HAL_RCC_OscConfig+0x3a4>
 8000f7c:	4bbb      	ldr	r3, [pc, #748]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000f7e:	6a1a      	ldr	r2, [r3, #32]
 8000f80:	4bba      	ldr	r3, [pc, #744]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000f82:	2101      	movs	r1, #1
 8000f84:	438a      	bics	r2, r1
 8000f86:	621a      	str	r2, [r3, #32]
 8000f88:	4bb8      	ldr	r3, [pc, #736]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000f8a:	6a1a      	ldr	r2, [r3, #32]
 8000f8c:	4bb7      	ldr	r3, [pc, #732]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000f8e:	2104      	movs	r1, #4
 8000f90:	438a      	bics	r2, r1
 8000f92:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	689b      	ldr	r3, [r3, #8]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d014      	beq.n	8000fc6 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f9c:	f7ff fb8e 	bl	80006bc <HAL_GetTick>
 8000fa0:	0003      	movs	r3, r0
 8000fa2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fa4:	e009      	b.n	8000fba <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fa6:	f7ff fb89 	bl	80006bc <HAL_GetTick>
 8000faa:	0002      	movs	r2, r0
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	4aaf      	ldr	r2, [pc, #700]	; (8001270 <HAL_RCC_OscConfig+0x680>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d901      	bls.n	8000fba <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	e19a      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fba:	4bac      	ldr	r3, [pc, #688]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000fbc:	6a1b      	ldr	r3, [r3, #32]
 8000fbe:	2202      	movs	r2, #2
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	d0f0      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x3b6>
 8000fc4:	e013      	b.n	8000fee <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fc6:	f7ff fb79 	bl	80006bc <HAL_GetTick>
 8000fca:	0003      	movs	r3, r0
 8000fcc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fce:	e009      	b.n	8000fe4 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fd0:	f7ff fb74 	bl	80006bc <HAL_GetTick>
 8000fd4:	0002      	movs	r2, r0
 8000fd6:	69bb      	ldr	r3, [r7, #24]
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	4aa5      	ldr	r2, [pc, #660]	; (8001270 <HAL_RCC_OscConfig+0x680>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d901      	bls.n	8000fe4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	e185      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fe4:	4ba1      	ldr	r3, [pc, #644]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000fe6:	6a1b      	ldr	r3, [r3, #32]
 8000fe8:	2202      	movs	r2, #2
 8000fea:	4013      	ands	r3, r2
 8000fec:	d1f0      	bne.n	8000fd0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000fee:	231f      	movs	r3, #31
 8000ff0:	18fb      	adds	r3, r7, r3
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d105      	bne.n	8001004 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ff8:	4b9c      	ldr	r3, [pc, #624]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000ffa:	69da      	ldr	r2, [r3, #28]
 8000ffc:	4b9b      	ldr	r3, [pc, #620]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8000ffe:	499d      	ldr	r1, [pc, #628]	; (8001274 <HAL_RCC_OscConfig+0x684>)
 8001000:	400a      	ands	r2, r1
 8001002:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2210      	movs	r2, #16
 800100a:	4013      	ands	r3, r2
 800100c:	d063      	beq.n	80010d6 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	695b      	ldr	r3, [r3, #20]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d12a      	bne.n	800106c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001016:	4b95      	ldr	r3, [pc, #596]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001018:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800101a:	4b94      	ldr	r3, [pc, #592]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 800101c:	2104      	movs	r1, #4
 800101e:	430a      	orrs	r2, r1
 8001020:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001022:	4b92      	ldr	r3, [pc, #584]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001024:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001026:	4b91      	ldr	r3, [pc, #580]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001028:	2101      	movs	r1, #1
 800102a:	430a      	orrs	r2, r1
 800102c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800102e:	f7ff fb45 	bl	80006bc <HAL_GetTick>
 8001032:	0003      	movs	r3, r0
 8001034:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001036:	e008      	b.n	800104a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001038:	f7ff fb40 	bl	80006bc <HAL_GetTick>
 800103c:	0002      	movs	r2, r0
 800103e:	69bb      	ldr	r3, [r7, #24]
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	2b02      	cmp	r3, #2
 8001044:	d901      	bls.n	800104a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001046:	2303      	movs	r3, #3
 8001048:	e152      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800104a:	4b88      	ldr	r3, [pc, #544]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 800104c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800104e:	2202      	movs	r2, #2
 8001050:	4013      	ands	r3, r2
 8001052:	d0f1      	beq.n	8001038 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001054:	4b85      	ldr	r3, [pc, #532]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001056:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001058:	22f8      	movs	r2, #248	; 0xf8
 800105a:	4393      	bics	r3, r2
 800105c:	0019      	movs	r1, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	699b      	ldr	r3, [r3, #24]
 8001062:	00da      	lsls	r2, r3, #3
 8001064:	4b81      	ldr	r3, [pc, #516]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001066:	430a      	orrs	r2, r1
 8001068:	635a      	str	r2, [r3, #52]	; 0x34
 800106a:	e034      	b.n	80010d6 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	695b      	ldr	r3, [r3, #20]
 8001070:	3305      	adds	r3, #5
 8001072:	d111      	bne.n	8001098 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001074:	4b7d      	ldr	r3, [pc, #500]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001076:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001078:	4b7c      	ldr	r3, [pc, #496]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 800107a:	2104      	movs	r1, #4
 800107c:	438a      	bics	r2, r1
 800107e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001080:	4b7a      	ldr	r3, [pc, #488]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001084:	22f8      	movs	r2, #248	; 0xf8
 8001086:	4393      	bics	r3, r2
 8001088:	0019      	movs	r1, r3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	699b      	ldr	r3, [r3, #24]
 800108e:	00da      	lsls	r2, r3, #3
 8001090:	4b76      	ldr	r3, [pc, #472]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001092:	430a      	orrs	r2, r1
 8001094:	635a      	str	r2, [r3, #52]	; 0x34
 8001096:	e01e      	b.n	80010d6 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001098:	4b74      	ldr	r3, [pc, #464]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 800109a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800109c:	4b73      	ldr	r3, [pc, #460]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 800109e:	2104      	movs	r1, #4
 80010a0:	430a      	orrs	r2, r1
 80010a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80010a4:	4b71      	ldr	r3, [pc, #452]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 80010a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010a8:	4b70      	ldr	r3, [pc, #448]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 80010aa:	2101      	movs	r1, #1
 80010ac:	438a      	bics	r2, r1
 80010ae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010b0:	f7ff fb04 	bl	80006bc <HAL_GetTick>
 80010b4:	0003      	movs	r3, r0
 80010b6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80010b8:	e008      	b.n	80010cc <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80010ba:	f7ff faff 	bl	80006bc <HAL_GetTick>
 80010be:	0002      	movs	r2, r0
 80010c0:	69bb      	ldr	r3, [r7, #24]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d901      	bls.n	80010cc <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80010c8:	2303      	movs	r3, #3
 80010ca:	e111      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80010cc:	4b67      	ldr	r3, [pc, #412]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 80010ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010d0:	2202      	movs	r2, #2
 80010d2:	4013      	ands	r3, r2
 80010d4:	d1f1      	bne.n	80010ba <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2220      	movs	r2, #32
 80010dc:	4013      	ands	r3, r2
 80010de:	d05c      	beq.n	800119a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80010e0:	4b62      	ldr	r3, [pc, #392]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	220c      	movs	r2, #12
 80010e6:	4013      	ands	r3, r2
 80010e8:	2b0c      	cmp	r3, #12
 80010ea:	d00e      	beq.n	800110a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80010ec:	4b5f      	ldr	r3, [pc, #380]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	220c      	movs	r2, #12
 80010f2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80010f4:	2b08      	cmp	r3, #8
 80010f6:	d114      	bne.n	8001122 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80010f8:	4b5c      	ldr	r3, [pc, #368]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 80010fa:	685a      	ldr	r2, [r3, #4]
 80010fc:	23c0      	movs	r3, #192	; 0xc0
 80010fe:	025b      	lsls	r3, r3, #9
 8001100:	401a      	ands	r2, r3
 8001102:	23c0      	movs	r3, #192	; 0xc0
 8001104:	025b      	lsls	r3, r3, #9
 8001106:	429a      	cmp	r2, r3
 8001108:	d10b      	bne.n	8001122 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800110a:	4b58      	ldr	r3, [pc, #352]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 800110c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800110e:	2380      	movs	r3, #128	; 0x80
 8001110:	025b      	lsls	r3, r3, #9
 8001112:	4013      	ands	r3, r2
 8001114:	d040      	beq.n	8001198 <HAL_RCC_OscConfig+0x5a8>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6a1b      	ldr	r3, [r3, #32]
 800111a:	2b01      	cmp	r3, #1
 800111c:	d03c      	beq.n	8001198 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
 8001120:	e0e6      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6a1b      	ldr	r3, [r3, #32]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d01b      	beq.n	8001162 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800112a:	4b50      	ldr	r3, [pc, #320]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 800112c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800112e:	4b4f      	ldr	r3, [pc, #316]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001130:	2180      	movs	r1, #128	; 0x80
 8001132:	0249      	lsls	r1, r1, #9
 8001134:	430a      	orrs	r2, r1
 8001136:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001138:	f7ff fac0 	bl	80006bc <HAL_GetTick>
 800113c:	0003      	movs	r3, r0
 800113e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001140:	e008      	b.n	8001154 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001142:	f7ff fabb 	bl	80006bc <HAL_GetTick>
 8001146:	0002      	movs	r2, r0
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	2b02      	cmp	r3, #2
 800114e:	d901      	bls.n	8001154 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001150:	2303      	movs	r3, #3
 8001152:	e0cd      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001154:	4b45      	ldr	r3, [pc, #276]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001156:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001158:	2380      	movs	r3, #128	; 0x80
 800115a:	025b      	lsls	r3, r3, #9
 800115c:	4013      	ands	r3, r2
 800115e:	d0f0      	beq.n	8001142 <HAL_RCC_OscConfig+0x552>
 8001160:	e01b      	b.n	800119a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001162:	4b42      	ldr	r3, [pc, #264]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001164:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001166:	4b41      	ldr	r3, [pc, #260]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001168:	4943      	ldr	r1, [pc, #268]	; (8001278 <HAL_RCC_OscConfig+0x688>)
 800116a:	400a      	ands	r2, r1
 800116c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800116e:	f7ff faa5 	bl	80006bc <HAL_GetTick>
 8001172:	0003      	movs	r3, r0
 8001174:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001176:	e008      	b.n	800118a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001178:	f7ff faa0 	bl	80006bc <HAL_GetTick>
 800117c:	0002      	movs	r2, r0
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b02      	cmp	r3, #2
 8001184:	d901      	bls.n	800118a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e0b2      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800118a:	4b38      	ldr	r3, [pc, #224]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 800118c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800118e:	2380      	movs	r3, #128	; 0x80
 8001190:	025b      	lsls	r3, r3, #9
 8001192:	4013      	ands	r3, r2
 8001194:	d1f0      	bne.n	8001178 <HAL_RCC_OscConfig+0x588>
 8001196:	e000      	b.n	800119a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001198:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d100      	bne.n	80011a4 <HAL_RCC_OscConfig+0x5b4>
 80011a2:	e0a4      	b.n	80012ee <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011a4:	4b31      	ldr	r3, [pc, #196]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	220c      	movs	r2, #12
 80011aa:	4013      	ands	r3, r2
 80011ac:	2b08      	cmp	r3, #8
 80011ae:	d100      	bne.n	80011b2 <HAL_RCC_OscConfig+0x5c2>
 80011b0:	e078      	b.n	80012a4 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d14c      	bne.n	8001254 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011ba:	4b2c      	ldr	r3, [pc, #176]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	4b2b      	ldr	r3, [pc, #172]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 80011c0:	492e      	ldr	r1, [pc, #184]	; (800127c <HAL_RCC_OscConfig+0x68c>)
 80011c2:	400a      	ands	r2, r1
 80011c4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c6:	f7ff fa79 	bl	80006bc <HAL_GetTick>
 80011ca:	0003      	movs	r3, r0
 80011cc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011ce:	e008      	b.n	80011e2 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011d0:	f7ff fa74 	bl	80006bc <HAL_GetTick>
 80011d4:	0002      	movs	r2, r0
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d901      	bls.n	80011e2 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80011de:	2303      	movs	r3, #3
 80011e0:	e086      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011e2:	4b22      	ldr	r3, [pc, #136]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	2380      	movs	r3, #128	; 0x80
 80011e8:	049b      	lsls	r3, r3, #18
 80011ea:	4013      	ands	r3, r2
 80011ec:	d1f0      	bne.n	80011d0 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011ee:	4b1f      	ldr	r3, [pc, #124]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 80011f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011f2:	220f      	movs	r2, #15
 80011f4:	4393      	bics	r3, r2
 80011f6:	0019      	movs	r1, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011fc:	4b1b      	ldr	r3, [pc, #108]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 80011fe:	430a      	orrs	r2, r1
 8001200:	62da      	str	r2, [r3, #44]	; 0x2c
 8001202:	4b1a      	ldr	r3, [pc, #104]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	4a1e      	ldr	r2, [pc, #120]	; (8001280 <HAL_RCC_OscConfig+0x690>)
 8001208:	4013      	ands	r3, r2
 800120a:	0019      	movs	r1, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001214:	431a      	orrs	r2, r3
 8001216:	4b15      	ldr	r3, [pc, #84]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001218:	430a      	orrs	r2, r1
 800121a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800121c:	4b13      	ldr	r3, [pc, #76]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001222:	2180      	movs	r1, #128	; 0x80
 8001224:	0449      	lsls	r1, r1, #17
 8001226:	430a      	orrs	r2, r1
 8001228:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122a:	f7ff fa47 	bl	80006bc <HAL_GetTick>
 800122e:	0003      	movs	r3, r0
 8001230:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001234:	f7ff fa42 	bl	80006bc <HAL_GetTick>
 8001238:	0002      	movs	r2, r0
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b02      	cmp	r3, #2
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e054      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	2380      	movs	r3, #128	; 0x80
 800124c:	049b      	lsls	r3, r3, #18
 800124e:	4013      	ands	r3, r2
 8001250:	d0f0      	beq.n	8001234 <HAL_RCC_OscConfig+0x644>
 8001252:	e04c      	b.n	80012ee <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001254:	4b05      	ldr	r3, [pc, #20]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	4b04      	ldr	r3, [pc, #16]	; (800126c <HAL_RCC_OscConfig+0x67c>)
 800125a:	4908      	ldr	r1, [pc, #32]	; (800127c <HAL_RCC_OscConfig+0x68c>)
 800125c:	400a      	ands	r2, r1
 800125e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001260:	f7ff fa2c 	bl	80006bc <HAL_GetTick>
 8001264:	0003      	movs	r3, r0
 8001266:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001268:	e015      	b.n	8001296 <HAL_RCC_OscConfig+0x6a6>
 800126a:	46c0      	nop			; (mov r8, r8)
 800126c:	40021000 	.word	0x40021000
 8001270:	00001388 	.word	0x00001388
 8001274:	efffffff 	.word	0xefffffff
 8001278:	fffeffff 	.word	0xfffeffff
 800127c:	feffffff 	.word	0xfeffffff
 8001280:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001284:	f7ff fa1a 	bl	80006bc <HAL_GetTick>
 8001288:	0002      	movs	r2, r0
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b02      	cmp	r3, #2
 8001290:	d901      	bls.n	8001296 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	e02c      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001296:	4b18      	ldr	r3, [pc, #96]	; (80012f8 <HAL_RCC_OscConfig+0x708>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	2380      	movs	r3, #128	; 0x80
 800129c:	049b      	lsls	r3, r3, #18
 800129e:	4013      	ands	r3, r2
 80012a0:	d1f0      	bne.n	8001284 <HAL_RCC_OscConfig+0x694>
 80012a2:	e024      	b.n	80012ee <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d101      	bne.n	80012b0 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	e01f      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80012b0:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <HAL_RCC_OscConfig+0x708>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80012b6:	4b10      	ldr	r3, [pc, #64]	; (80012f8 <HAL_RCC_OscConfig+0x708>)
 80012b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ba:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012bc:	697a      	ldr	r2, [r7, #20]
 80012be:	23c0      	movs	r3, #192	; 0xc0
 80012c0:	025b      	lsls	r3, r3, #9
 80012c2:	401a      	ands	r2, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d10e      	bne.n	80012ea <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	220f      	movs	r2, #15
 80012d0:	401a      	ands	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d107      	bne.n	80012ea <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80012da:	697a      	ldr	r2, [r7, #20]
 80012dc:	23f0      	movs	r3, #240	; 0xf0
 80012de:	039b      	lsls	r3, r3, #14
 80012e0:	401a      	ands	r2, r3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d001      	beq.n	80012ee <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e000      	b.n	80012f0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80012ee:	2300      	movs	r3, #0
}
 80012f0:	0018      	movs	r0, r3
 80012f2:	46bd      	mov	sp, r7
 80012f4:	b008      	add	sp, #32
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40021000 	.word	0x40021000

080012fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d101      	bne.n	8001310 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	e0bf      	b.n	8001490 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001310:	4b61      	ldr	r3, [pc, #388]	; (8001498 <HAL_RCC_ClockConfig+0x19c>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2201      	movs	r2, #1
 8001316:	4013      	ands	r3, r2
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	429a      	cmp	r2, r3
 800131c:	d911      	bls.n	8001342 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800131e:	4b5e      	ldr	r3, [pc, #376]	; (8001498 <HAL_RCC_ClockConfig+0x19c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2201      	movs	r2, #1
 8001324:	4393      	bics	r3, r2
 8001326:	0019      	movs	r1, r3
 8001328:	4b5b      	ldr	r3, [pc, #364]	; (8001498 <HAL_RCC_ClockConfig+0x19c>)
 800132a:	683a      	ldr	r2, [r7, #0]
 800132c:	430a      	orrs	r2, r1
 800132e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001330:	4b59      	ldr	r3, [pc, #356]	; (8001498 <HAL_RCC_ClockConfig+0x19c>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2201      	movs	r2, #1
 8001336:	4013      	ands	r3, r2
 8001338:	683a      	ldr	r2, [r7, #0]
 800133a:	429a      	cmp	r2, r3
 800133c:	d001      	beq.n	8001342 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e0a6      	b.n	8001490 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2202      	movs	r2, #2
 8001348:	4013      	ands	r3, r2
 800134a:	d015      	beq.n	8001378 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2204      	movs	r2, #4
 8001352:	4013      	ands	r3, r2
 8001354:	d006      	beq.n	8001364 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001356:	4b51      	ldr	r3, [pc, #324]	; (800149c <HAL_RCC_ClockConfig+0x1a0>)
 8001358:	685a      	ldr	r2, [r3, #4]
 800135a:	4b50      	ldr	r3, [pc, #320]	; (800149c <HAL_RCC_ClockConfig+0x1a0>)
 800135c:	21e0      	movs	r1, #224	; 0xe0
 800135e:	00c9      	lsls	r1, r1, #3
 8001360:	430a      	orrs	r2, r1
 8001362:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001364:	4b4d      	ldr	r3, [pc, #308]	; (800149c <HAL_RCC_ClockConfig+0x1a0>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	22f0      	movs	r2, #240	; 0xf0
 800136a:	4393      	bics	r3, r2
 800136c:	0019      	movs	r1, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	689a      	ldr	r2, [r3, #8]
 8001372:	4b4a      	ldr	r3, [pc, #296]	; (800149c <HAL_RCC_ClockConfig+0x1a0>)
 8001374:	430a      	orrs	r2, r1
 8001376:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2201      	movs	r2, #1
 800137e:	4013      	ands	r3, r2
 8001380:	d04c      	beq.n	800141c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	2b01      	cmp	r3, #1
 8001388:	d107      	bne.n	800139a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800138a:	4b44      	ldr	r3, [pc, #272]	; (800149c <HAL_RCC_ClockConfig+0x1a0>)
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	2380      	movs	r3, #128	; 0x80
 8001390:	029b      	lsls	r3, r3, #10
 8001392:	4013      	ands	r3, r2
 8001394:	d120      	bne.n	80013d8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e07a      	b.n	8001490 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d107      	bne.n	80013b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013a2:	4b3e      	ldr	r3, [pc, #248]	; (800149c <HAL_RCC_ClockConfig+0x1a0>)
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	2380      	movs	r3, #128	; 0x80
 80013a8:	049b      	lsls	r3, r3, #18
 80013aa:	4013      	ands	r3, r2
 80013ac:	d114      	bne.n	80013d8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e06e      	b.n	8001490 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	2b03      	cmp	r3, #3
 80013b8:	d107      	bne.n	80013ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80013ba:	4b38      	ldr	r3, [pc, #224]	; (800149c <HAL_RCC_ClockConfig+0x1a0>)
 80013bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013be:	2380      	movs	r3, #128	; 0x80
 80013c0:	025b      	lsls	r3, r3, #9
 80013c2:	4013      	ands	r3, r2
 80013c4:	d108      	bne.n	80013d8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e062      	b.n	8001490 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ca:	4b34      	ldr	r3, [pc, #208]	; (800149c <HAL_RCC_ClockConfig+0x1a0>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	2202      	movs	r2, #2
 80013d0:	4013      	ands	r3, r2
 80013d2:	d101      	bne.n	80013d8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80013d4:	2301      	movs	r3, #1
 80013d6:	e05b      	b.n	8001490 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013d8:	4b30      	ldr	r3, [pc, #192]	; (800149c <HAL_RCC_ClockConfig+0x1a0>)
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	2203      	movs	r2, #3
 80013de:	4393      	bics	r3, r2
 80013e0:	0019      	movs	r1, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685a      	ldr	r2, [r3, #4]
 80013e6:	4b2d      	ldr	r3, [pc, #180]	; (800149c <HAL_RCC_ClockConfig+0x1a0>)
 80013e8:	430a      	orrs	r2, r1
 80013ea:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013ec:	f7ff f966 	bl	80006bc <HAL_GetTick>
 80013f0:	0003      	movs	r3, r0
 80013f2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013f4:	e009      	b.n	800140a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013f6:	f7ff f961 	bl	80006bc <HAL_GetTick>
 80013fa:	0002      	movs	r2, r0
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	4a27      	ldr	r2, [pc, #156]	; (80014a0 <HAL_RCC_ClockConfig+0x1a4>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d901      	bls.n	800140a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e042      	b.n	8001490 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800140a:	4b24      	ldr	r3, [pc, #144]	; (800149c <HAL_RCC_ClockConfig+0x1a0>)
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	220c      	movs	r2, #12
 8001410:	401a      	ands	r2, r3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	429a      	cmp	r2, r3
 800141a:	d1ec      	bne.n	80013f6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800141c:	4b1e      	ldr	r3, [pc, #120]	; (8001498 <HAL_RCC_ClockConfig+0x19c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2201      	movs	r2, #1
 8001422:	4013      	ands	r3, r2
 8001424:	683a      	ldr	r2, [r7, #0]
 8001426:	429a      	cmp	r2, r3
 8001428:	d211      	bcs.n	800144e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800142a:	4b1b      	ldr	r3, [pc, #108]	; (8001498 <HAL_RCC_ClockConfig+0x19c>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	2201      	movs	r2, #1
 8001430:	4393      	bics	r3, r2
 8001432:	0019      	movs	r1, r3
 8001434:	4b18      	ldr	r3, [pc, #96]	; (8001498 <HAL_RCC_ClockConfig+0x19c>)
 8001436:	683a      	ldr	r2, [r7, #0]
 8001438:	430a      	orrs	r2, r1
 800143a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800143c:	4b16      	ldr	r3, [pc, #88]	; (8001498 <HAL_RCC_ClockConfig+0x19c>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2201      	movs	r2, #1
 8001442:	4013      	ands	r3, r2
 8001444:	683a      	ldr	r2, [r7, #0]
 8001446:	429a      	cmp	r2, r3
 8001448:	d001      	beq.n	800144e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e020      	b.n	8001490 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2204      	movs	r2, #4
 8001454:	4013      	ands	r3, r2
 8001456:	d009      	beq.n	800146c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001458:	4b10      	ldr	r3, [pc, #64]	; (800149c <HAL_RCC_ClockConfig+0x1a0>)
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	4a11      	ldr	r2, [pc, #68]	; (80014a4 <HAL_RCC_ClockConfig+0x1a8>)
 800145e:	4013      	ands	r3, r2
 8001460:	0019      	movs	r1, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	68da      	ldr	r2, [r3, #12]
 8001466:	4b0d      	ldr	r3, [pc, #52]	; (800149c <HAL_RCC_ClockConfig+0x1a0>)
 8001468:	430a      	orrs	r2, r1
 800146a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800146c:	f000 f820 	bl	80014b0 <HAL_RCC_GetSysClockFreq>
 8001470:	0001      	movs	r1, r0
 8001472:	4b0a      	ldr	r3, [pc, #40]	; (800149c <HAL_RCC_ClockConfig+0x1a0>)
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	091b      	lsrs	r3, r3, #4
 8001478:	220f      	movs	r2, #15
 800147a:	4013      	ands	r3, r2
 800147c:	4a0a      	ldr	r2, [pc, #40]	; (80014a8 <HAL_RCC_ClockConfig+0x1ac>)
 800147e:	5cd3      	ldrb	r3, [r2, r3]
 8001480:	000a      	movs	r2, r1
 8001482:	40da      	lsrs	r2, r3
 8001484:	4b09      	ldr	r3, [pc, #36]	; (80014ac <HAL_RCC_ClockConfig+0x1b0>)
 8001486:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001488:	2000      	movs	r0, #0
 800148a:	f7ff f8d1 	bl	8000630 <HAL_InitTick>
  
  return HAL_OK;
 800148e:	2300      	movs	r3, #0
}
 8001490:	0018      	movs	r0, r3
 8001492:	46bd      	mov	sp, r7
 8001494:	b004      	add	sp, #16
 8001496:	bd80      	pop	{r7, pc}
 8001498:	40022000 	.word	0x40022000
 800149c:	40021000 	.word	0x40021000
 80014a0:	00001388 	.word	0x00001388
 80014a4:	fffff8ff 	.word	0xfffff8ff
 80014a8:	08001fb4 	.word	0x08001fb4
 80014ac:	20000000 	.word	0x20000000

080014b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014b0:	b590      	push	{r4, r7, lr}
 80014b2:	b08f      	sub	sp, #60	; 0x3c
 80014b4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80014b6:	2314      	movs	r3, #20
 80014b8:	18fb      	adds	r3, r7, r3
 80014ba:	4a38      	ldr	r2, [pc, #224]	; (800159c <HAL_RCC_GetSysClockFreq+0xec>)
 80014bc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80014be:	c313      	stmia	r3!, {r0, r1, r4}
 80014c0:	6812      	ldr	r2, [r2, #0]
 80014c2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80014c4:	1d3b      	adds	r3, r7, #4
 80014c6:	4a36      	ldr	r2, [pc, #216]	; (80015a0 <HAL_RCC_GetSysClockFreq+0xf0>)
 80014c8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80014ca:	c313      	stmia	r3!, {r0, r1, r4}
 80014cc:	6812      	ldr	r2, [r2, #0]
 80014ce:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014d0:	2300      	movs	r3, #0
 80014d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80014d4:	2300      	movs	r3, #0
 80014d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80014d8:	2300      	movs	r3, #0
 80014da:	637b      	str	r3, [r7, #52]	; 0x34
 80014dc:	2300      	movs	r3, #0
 80014de:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80014e0:	2300      	movs	r3, #0
 80014e2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80014e4:	4b2f      	ldr	r3, [pc, #188]	; (80015a4 <HAL_RCC_GetSysClockFreq+0xf4>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014ec:	220c      	movs	r2, #12
 80014ee:	4013      	ands	r3, r2
 80014f0:	2b0c      	cmp	r3, #12
 80014f2:	d047      	beq.n	8001584 <HAL_RCC_GetSysClockFreq+0xd4>
 80014f4:	d849      	bhi.n	800158a <HAL_RCC_GetSysClockFreq+0xda>
 80014f6:	2b04      	cmp	r3, #4
 80014f8:	d002      	beq.n	8001500 <HAL_RCC_GetSysClockFreq+0x50>
 80014fa:	2b08      	cmp	r3, #8
 80014fc:	d003      	beq.n	8001506 <HAL_RCC_GetSysClockFreq+0x56>
 80014fe:	e044      	b.n	800158a <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001500:	4b29      	ldr	r3, [pc, #164]	; (80015a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001502:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001504:	e044      	b.n	8001590 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001508:	0c9b      	lsrs	r3, r3, #18
 800150a:	220f      	movs	r2, #15
 800150c:	4013      	ands	r3, r2
 800150e:	2214      	movs	r2, #20
 8001510:	18ba      	adds	r2, r7, r2
 8001512:	5cd3      	ldrb	r3, [r2, r3]
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001516:	4b23      	ldr	r3, [pc, #140]	; (80015a4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800151a:	220f      	movs	r2, #15
 800151c:	4013      	ands	r3, r2
 800151e:	1d3a      	adds	r2, r7, #4
 8001520:	5cd3      	ldrb	r3, [r2, r3]
 8001522:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001524:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001526:	23c0      	movs	r3, #192	; 0xc0
 8001528:	025b      	lsls	r3, r3, #9
 800152a:	401a      	ands	r2, r3
 800152c:	2380      	movs	r3, #128	; 0x80
 800152e:	025b      	lsls	r3, r3, #9
 8001530:	429a      	cmp	r2, r3
 8001532:	d109      	bne.n	8001548 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001534:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001536:	481c      	ldr	r0, [pc, #112]	; (80015a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001538:	f7fe fde6 	bl	8000108 <__udivsi3>
 800153c:	0003      	movs	r3, r0
 800153e:	001a      	movs	r2, r3
 8001540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001542:	4353      	muls	r3, r2
 8001544:	637b      	str	r3, [r7, #52]	; 0x34
 8001546:	e01a      	b.n	800157e <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001548:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800154a:	23c0      	movs	r3, #192	; 0xc0
 800154c:	025b      	lsls	r3, r3, #9
 800154e:	401a      	ands	r2, r3
 8001550:	23c0      	movs	r3, #192	; 0xc0
 8001552:	025b      	lsls	r3, r3, #9
 8001554:	429a      	cmp	r2, r3
 8001556:	d109      	bne.n	800156c <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001558:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800155a:	4814      	ldr	r0, [pc, #80]	; (80015ac <HAL_RCC_GetSysClockFreq+0xfc>)
 800155c:	f7fe fdd4 	bl	8000108 <__udivsi3>
 8001560:	0003      	movs	r3, r0
 8001562:	001a      	movs	r2, r3
 8001564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001566:	4353      	muls	r3, r2
 8001568:	637b      	str	r3, [r7, #52]	; 0x34
 800156a:	e008      	b.n	800157e <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800156c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800156e:	480e      	ldr	r0, [pc, #56]	; (80015a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001570:	f7fe fdca 	bl	8000108 <__udivsi3>
 8001574:	0003      	movs	r3, r0
 8001576:	001a      	movs	r2, r3
 8001578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800157a:	4353      	muls	r3, r2
 800157c:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800157e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001580:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001582:	e005      	b.n	8001590 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001584:	4b09      	ldr	r3, [pc, #36]	; (80015ac <HAL_RCC_GetSysClockFreq+0xfc>)
 8001586:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001588:	e002      	b.n	8001590 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800158a:	4b07      	ldr	r3, [pc, #28]	; (80015a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800158c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800158e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001592:	0018      	movs	r0, r3
 8001594:	46bd      	mov	sp, r7
 8001596:	b00f      	add	sp, #60	; 0x3c
 8001598:	bd90      	pop	{r4, r7, pc}
 800159a:	46c0      	nop			; (mov r8, r8)
 800159c:	08001f94 	.word	0x08001f94
 80015a0:	08001fa4 	.word	0x08001fa4
 80015a4:	40021000 	.word	0x40021000
 80015a8:	007a1200 	.word	0x007a1200
 80015ac:	02dc6c00 	.word	0x02dc6c00

080015b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80015b4:	4b02      	ldr	r3, [pc, #8]	; (80015c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80015b6:	681b      	ldr	r3, [r3, #0]
}
 80015b8:	0018      	movs	r0, r3
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	46c0      	nop			; (mov r8, r8)
 80015c0:	20000000 	.word	0x20000000

080015c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80015c8:	f7ff fff2 	bl	80015b0 <HAL_RCC_GetHCLKFreq>
 80015cc:	0001      	movs	r1, r0
 80015ce:	4b06      	ldr	r3, [pc, #24]	; (80015e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	0a1b      	lsrs	r3, r3, #8
 80015d4:	2207      	movs	r2, #7
 80015d6:	4013      	ands	r3, r2
 80015d8:	4a04      	ldr	r2, [pc, #16]	; (80015ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80015da:	5cd3      	ldrb	r3, [r2, r3]
 80015dc:	40d9      	lsrs	r1, r3
 80015de:	000b      	movs	r3, r1
}    
 80015e0:	0018      	movs	r0, r3
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	46c0      	nop			; (mov r8, r8)
 80015e8:	40021000 	.word	0x40021000
 80015ec:	08001fc4 	.word	0x08001fc4

080015f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015f8:	2300      	movs	r3, #0
 80015fa:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80015fc:	2300      	movs	r3, #0
 80015fe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	2380      	movs	r3, #128	; 0x80
 8001606:	025b      	lsls	r3, r3, #9
 8001608:	4013      	ands	r3, r2
 800160a:	d100      	bne.n	800160e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800160c:	e08e      	b.n	800172c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800160e:	2017      	movs	r0, #23
 8001610:	183b      	adds	r3, r7, r0
 8001612:	2200      	movs	r2, #0
 8001614:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001616:	4b6e      	ldr	r3, [pc, #440]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001618:	69da      	ldr	r2, [r3, #28]
 800161a:	2380      	movs	r3, #128	; 0x80
 800161c:	055b      	lsls	r3, r3, #21
 800161e:	4013      	ands	r3, r2
 8001620:	d110      	bne.n	8001644 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001622:	4b6b      	ldr	r3, [pc, #428]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001624:	69da      	ldr	r2, [r3, #28]
 8001626:	4b6a      	ldr	r3, [pc, #424]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001628:	2180      	movs	r1, #128	; 0x80
 800162a:	0549      	lsls	r1, r1, #21
 800162c:	430a      	orrs	r2, r1
 800162e:	61da      	str	r2, [r3, #28]
 8001630:	4b67      	ldr	r3, [pc, #412]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001632:	69da      	ldr	r2, [r3, #28]
 8001634:	2380      	movs	r3, #128	; 0x80
 8001636:	055b      	lsls	r3, r3, #21
 8001638:	4013      	ands	r3, r2
 800163a:	60bb      	str	r3, [r7, #8]
 800163c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800163e:	183b      	adds	r3, r7, r0
 8001640:	2201      	movs	r2, #1
 8001642:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001644:	4b63      	ldr	r3, [pc, #396]	; (80017d4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	2380      	movs	r3, #128	; 0x80
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	4013      	ands	r3, r2
 800164e:	d11a      	bne.n	8001686 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001650:	4b60      	ldr	r3, [pc, #384]	; (80017d4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	4b5f      	ldr	r3, [pc, #380]	; (80017d4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001656:	2180      	movs	r1, #128	; 0x80
 8001658:	0049      	lsls	r1, r1, #1
 800165a:	430a      	orrs	r2, r1
 800165c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800165e:	f7ff f82d 	bl	80006bc <HAL_GetTick>
 8001662:	0003      	movs	r3, r0
 8001664:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001666:	e008      	b.n	800167a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001668:	f7ff f828 	bl	80006bc <HAL_GetTick>
 800166c:	0002      	movs	r2, r0
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	2b64      	cmp	r3, #100	; 0x64
 8001674:	d901      	bls.n	800167a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e0a6      	b.n	80017c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800167a:	4b56      	ldr	r3, [pc, #344]	; (80017d4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	2380      	movs	r3, #128	; 0x80
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	4013      	ands	r3, r2
 8001684:	d0f0      	beq.n	8001668 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001686:	4b52      	ldr	r3, [pc, #328]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001688:	6a1a      	ldr	r2, [r3, #32]
 800168a:	23c0      	movs	r3, #192	; 0xc0
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	4013      	ands	r3, r2
 8001690:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d034      	beq.n	8001702 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	685a      	ldr	r2, [r3, #4]
 800169c:	23c0      	movs	r3, #192	; 0xc0
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	4013      	ands	r3, r2
 80016a2:	68fa      	ldr	r2, [r7, #12]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d02c      	beq.n	8001702 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80016a8:	4b49      	ldr	r3, [pc, #292]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016aa:	6a1b      	ldr	r3, [r3, #32]
 80016ac:	4a4a      	ldr	r2, [pc, #296]	; (80017d8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80016ae:	4013      	ands	r3, r2
 80016b0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80016b2:	4b47      	ldr	r3, [pc, #284]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016b4:	6a1a      	ldr	r2, [r3, #32]
 80016b6:	4b46      	ldr	r3, [pc, #280]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016b8:	2180      	movs	r1, #128	; 0x80
 80016ba:	0249      	lsls	r1, r1, #9
 80016bc:	430a      	orrs	r2, r1
 80016be:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80016c0:	4b43      	ldr	r3, [pc, #268]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016c2:	6a1a      	ldr	r2, [r3, #32]
 80016c4:	4b42      	ldr	r3, [pc, #264]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016c6:	4945      	ldr	r1, [pc, #276]	; (80017dc <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80016c8:	400a      	ands	r2, r1
 80016ca:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80016cc:	4b40      	ldr	r3, [pc, #256]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2201      	movs	r2, #1
 80016d6:	4013      	ands	r3, r2
 80016d8:	d013      	beq.n	8001702 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016da:	f7fe ffef 	bl	80006bc <HAL_GetTick>
 80016de:	0003      	movs	r3, r0
 80016e0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016e2:	e009      	b.n	80016f8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016e4:	f7fe ffea 	bl	80006bc <HAL_GetTick>
 80016e8:	0002      	movs	r2, r0
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	4a3c      	ldr	r2, [pc, #240]	; (80017e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d901      	bls.n	80016f8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80016f4:	2303      	movs	r3, #3
 80016f6:	e067      	b.n	80017c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016f8:	4b35      	ldr	r3, [pc, #212]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016fa:	6a1b      	ldr	r3, [r3, #32]
 80016fc:	2202      	movs	r2, #2
 80016fe:	4013      	ands	r3, r2
 8001700:	d0f0      	beq.n	80016e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001702:	4b33      	ldr	r3, [pc, #204]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001704:	6a1b      	ldr	r3, [r3, #32]
 8001706:	4a34      	ldr	r2, [pc, #208]	; (80017d8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001708:	4013      	ands	r3, r2
 800170a:	0019      	movs	r1, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	685a      	ldr	r2, [r3, #4]
 8001710:	4b2f      	ldr	r3, [pc, #188]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001712:	430a      	orrs	r2, r1
 8001714:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001716:	2317      	movs	r3, #23
 8001718:	18fb      	adds	r3, r7, r3
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b01      	cmp	r3, #1
 800171e:	d105      	bne.n	800172c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001720:	4b2b      	ldr	r3, [pc, #172]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001722:	69da      	ldr	r2, [r3, #28]
 8001724:	4b2a      	ldr	r3, [pc, #168]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001726:	492f      	ldr	r1, [pc, #188]	; (80017e4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8001728:	400a      	ands	r2, r1
 800172a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2201      	movs	r2, #1
 8001732:	4013      	ands	r3, r2
 8001734:	d009      	beq.n	800174a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001736:	4b26      	ldr	r3, [pc, #152]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	2203      	movs	r2, #3
 800173c:	4393      	bics	r3, r2
 800173e:	0019      	movs	r1, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689a      	ldr	r2, [r3, #8]
 8001744:	4b22      	ldr	r3, [pc, #136]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001746:	430a      	orrs	r2, r1
 8001748:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2202      	movs	r2, #2
 8001750:	4013      	ands	r3, r2
 8001752:	d009      	beq.n	8001768 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001754:	4b1e      	ldr	r3, [pc, #120]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001758:	4a23      	ldr	r2, [pc, #140]	; (80017e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800175a:	4013      	ands	r3, r2
 800175c:	0019      	movs	r1, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	68da      	ldr	r2, [r3, #12]
 8001762:	4b1b      	ldr	r3, [pc, #108]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001764:	430a      	orrs	r2, r1
 8001766:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2220      	movs	r2, #32
 800176e:	4013      	ands	r3, r2
 8001770:	d009      	beq.n	8001786 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001772:	4b17      	ldr	r3, [pc, #92]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	2210      	movs	r2, #16
 8001778:	4393      	bics	r3, r2
 800177a:	0019      	movs	r1, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	691a      	ldr	r2, [r3, #16]
 8001780:	4b13      	ldr	r3, [pc, #76]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001782:	430a      	orrs	r2, r1
 8001784:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	2380      	movs	r3, #128	; 0x80
 800178c:	029b      	lsls	r3, r3, #10
 800178e:	4013      	ands	r3, r2
 8001790:	d009      	beq.n	80017a6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001792:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	2280      	movs	r2, #128	; 0x80
 8001798:	4393      	bics	r3, r2
 800179a:	0019      	movs	r1, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	699a      	ldr	r2, [r3, #24]
 80017a0:	4b0b      	ldr	r3, [pc, #44]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017a2:	430a      	orrs	r2, r1
 80017a4:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	2380      	movs	r3, #128	; 0x80
 80017ac:	00db      	lsls	r3, r3, #3
 80017ae:	4013      	ands	r3, r2
 80017b0:	d009      	beq.n	80017c6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80017b2:	4b07      	ldr	r3, [pc, #28]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b6:	2240      	movs	r2, #64	; 0x40
 80017b8:	4393      	bics	r3, r2
 80017ba:	0019      	movs	r1, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	695a      	ldr	r2, [r3, #20]
 80017c0:	4b03      	ldr	r3, [pc, #12]	; (80017d0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017c2:	430a      	orrs	r2, r1
 80017c4:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	0018      	movs	r0, r3
 80017ca:	46bd      	mov	sp, r7
 80017cc:	b006      	add	sp, #24
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40021000 	.word	0x40021000
 80017d4:	40007000 	.word	0x40007000
 80017d8:	fffffcff 	.word	0xfffffcff
 80017dc:	fffeffff 	.word	0xfffeffff
 80017e0:	00001388 	.word	0x00001388
 80017e4:	efffffff 	.word	0xefffffff
 80017e8:	fffcffff 	.word	0xfffcffff

080017ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d101      	bne.n	80017fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e044      	b.n	8001888 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001802:	2b00      	cmp	r3, #0
 8001804:	d107      	bne.n	8001816 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2274      	movs	r2, #116	; 0x74
 800180a:	2100      	movs	r1, #0
 800180c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	0018      	movs	r0, r3
 8001812:	f7fe fe83 	bl	800051c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2224      	movs	r2, #36	; 0x24
 800181a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2101      	movs	r1, #1
 8001828:	438a      	bics	r2, r1
 800182a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	0018      	movs	r0, r3
 8001830:	f000 f830 	bl	8001894 <UART_SetConfig>
 8001834:	0003      	movs	r3, r0
 8001836:	2b01      	cmp	r3, #1
 8001838:	d101      	bne.n	800183e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e024      	b.n	8001888 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001842:	2b00      	cmp	r3, #0
 8001844:	d003      	beq.n	800184e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	0018      	movs	r0, r3
 800184a:	f000 f9ab 	bl	8001ba4 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	685a      	ldr	r2, [r3, #4]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	490d      	ldr	r1, [pc, #52]	; (8001890 <HAL_UART_Init+0xa4>)
 800185a:	400a      	ands	r2, r1
 800185c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	689a      	ldr	r2, [r3, #8]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	212a      	movs	r1, #42	; 0x2a
 800186a:	438a      	bics	r2, r1
 800186c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2101      	movs	r1, #1
 800187a:	430a      	orrs	r2, r1
 800187c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	0018      	movs	r0, r3
 8001882:	f000 fa43 	bl	8001d0c <UART_CheckIdleState>
 8001886:	0003      	movs	r3, r0
}
 8001888:	0018      	movs	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	b002      	add	sp, #8
 800188e:	bd80      	pop	{r7, pc}
 8001890:	ffffb7ff 	.word	0xffffb7ff

08001894 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b088      	sub	sp, #32
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800189c:	231e      	movs	r3, #30
 800189e:	18fb      	adds	r3, r7, r3
 80018a0:	2200      	movs	r2, #0
 80018a2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	689a      	ldr	r2, [r3, #8]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	691b      	ldr	r3, [r3, #16]
 80018ac:	431a      	orrs	r2, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	695b      	ldr	r3, [r3, #20]
 80018b2:	431a      	orrs	r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	69db      	ldr	r3, [r3, #28]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4aaf      	ldr	r2, [pc, #700]	; (8001b80 <UART_SetConfig+0x2ec>)
 80018c4:	4013      	ands	r3, r2
 80018c6:	0019      	movs	r1, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	697a      	ldr	r2, [r7, #20]
 80018ce:	430a      	orrs	r2, r1
 80018d0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	4aaa      	ldr	r2, [pc, #680]	; (8001b84 <UART_SetConfig+0x2f0>)
 80018da:	4013      	ands	r3, r2
 80018dc:	0019      	movs	r1, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	68da      	ldr	r2, [r3, #12]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	430a      	orrs	r2, r1
 80018e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	699b      	ldr	r3, [r3, #24]
 80018ee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6a1b      	ldr	r3, [r3, #32]
 80018f4:	697a      	ldr	r2, [r7, #20]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	4aa1      	ldr	r2, [pc, #644]	; (8001b88 <UART_SetConfig+0x2f4>)
 8001902:	4013      	ands	r3, r2
 8001904:	0019      	movs	r1, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	697a      	ldr	r2, [r7, #20]
 800190c:	430a      	orrs	r2, r1
 800190e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a9d      	ldr	r2, [pc, #628]	; (8001b8c <UART_SetConfig+0x2f8>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d127      	bne.n	800196a <UART_SetConfig+0xd6>
 800191a:	4b9d      	ldr	r3, [pc, #628]	; (8001b90 <UART_SetConfig+0x2fc>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	2203      	movs	r2, #3
 8001920:	4013      	ands	r3, r2
 8001922:	2b03      	cmp	r3, #3
 8001924:	d00d      	beq.n	8001942 <UART_SetConfig+0xae>
 8001926:	d81b      	bhi.n	8001960 <UART_SetConfig+0xcc>
 8001928:	2b02      	cmp	r3, #2
 800192a:	d014      	beq.n	8001956 <UART_SetConfig+0xc2>
 800192c:	d818      	bhi.n	8001960 <UART_SetConfig+0xcc>
 800192e:	2b00      	cmp	r3, #0
 8001930:	d002      	beq.n	8001938 <UART_SetConfig+0xa4>
 8001932:	2b01      	cmp	r3, #1
 8001934:	d00a      	beq.n	800194c <UART_SetConfig+0xb8>
 8001936:	e013      	b.n	8001960 <UART_SetConfig+0xcc>
 8001938:	231f      	movs	r3, #31
 800193a:	18fb      	adds	r3, r7, r3
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]
 8001940:	e065      	b.n	8001a0e <UART_SetConfig+0x17a>
 8001942:	231f      	movs	r3, #31
 8001944:	18fb      	adds	r3, r7, r3
 8001946:	2202      	movs	r2, #2
 8001948:	701a      	strb	r2, [r3, #0]
 800194a:	e060      	b.n	8001a0e <UART_SetConfig+0x17a>
 800194c:	231f      	movs	r3, #31
 800194e:	18fb      	adds	r3, r7, r3
 8001950:	2204      	movs	r2, #4
 8001952:	701a      	strb	r2, [r3, #0]
 8001954:	e05b      	b.n	8001a0e <UART_SetConfig+0x17a>
 8001956:	231f      	movs	r3, #31
 8001958:	18fb      	adds	r3, r7, r3
 800195a:	2208      	movs	r2, #8
 800195c:	701a      	strb	r2, [r3, #0]
 800195e:	e056      	b.n	8001a0e <UART_SetConfig+0x17a>
 8001960:	231f      	movs	r3, #31
 8001962:	18fb      	adds	r3, r7, r3
 8001964:	2210      	movs	r2, #16
 8001966:	701a      	strb	r2, [r3, #0]
 8001968:	e051      	b.n	8001a0e <UART_SetConfig+0x17a>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a89      	ldr	r2, [pc, #548]	; (8001b94 <UART_SetConfig+0x300>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d134      	bne.n	80019de <UART_SetConfig+0x14a>
 8001974:	4b86      	ldr	r3, [pc, #536]	; (8001b90 <UART_SetConfig+0x2fc>)
 8001976:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001978:	23c0      	movs	r3, #192	; 0xc0
 800197a:	029b      	lsls	r3, r3, #10
 800197c:	4013      	ands	r3, r2
 800197e:	22c0      	movs	r2, #192	; 0xc0
 8001980:	0292      	lsls	r2, r2, #10
 8001982:	4293      	cmp	r3, r2
 8001984:	d017      	beq.n	80019b6 <UART_SetConfig+0x122>
 8001986:	22c0      	movs	r2, #192	; 0xc0
 8001988:	0292      	lsls	r2, r2, #10
 800198a:	4293      	cmp	r3, r2
 800198c:	d822      	bhi.n	80019d4 <UART_SetConfig+0x140>
 800198e:	2280      	movs	r2, #128	; 0x80
 8001990:	0292      	lsls	r2, r2, #10
 8001992:	4293      	cmp	r3, r2
 8001994:	d019      	beq.n	80019ca <UART_SetConfig+0x136>
 8001996:	2280      	movs	r2, #128	; 0x80
 8001998:	0292      	lsls	r2, r2, #10
 800199a:	4293      	cmp	r3, r2
 800199c:	d81a      	bhi.n	80019d4 <UART_SetConfig+0x140>
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d004      	beq.n	80019ac <UART_SetConfig+0x118>
 80019a2:	2280      	movs	r2, #128	; 0x80
 80019a4:	0252      	lsls	r2, r2, #9
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d00a      	beq.n	80019c0 <UART_SetConfig+0x12c>
 80019aa:	e013      	b.n	80019d4 <UART_SetConfig+0x140>
 80019ac:	231f      	movs	r3, #31
 80019ae:	18fb      	adds	r3, r7, r3
 80019b0:	2200      	movs	r2, #0
 80019b2:	701a      	strb	r2, [r3, #0]
 80019b4:	e02b      	b.n	8001a0e <UART_SetConfig+0x17a>
 80019b6:	231f      	movs	r3, #31
 80019b8:	18fb      	adds	r3, r7, r3
 80019ba:	2202      	movs	r2, #2
 80019bc:	701a      	strb	r2, [r3, #0]
 80019be:	e026      	b.n	8001a0e <UART_SetConfig+0x17a>
 80019c0:	231f      	movs	r3, #31
 80019c2:	18fb      	adds	r3, r7, r3
 80019c4:	2204      	movs	r2, #4
 80019c6:	701a      	strb	r2, [r3, #0]
 80019c8:	e021      	b.n	8001a0e <UART_SetConfig+0x17a>
 80019ca:	231f      	movs	r3, #31
 80019cc:	18fb      	adds	r3, r7, r3
 80019ce:	2208      	movs	r2, #8
 80019d0:	701a      	strb	r2, [r3, #0]
 80019d2:	e01c      	b.n	8001a0e <UART_SetConfig+0x17a>
 80019d4:	231f      	movs	r3, #31
 80019d6:	18fb      	adds	r3, r7, r3
 80019d8:	2210      	movs	r2, #16
 80019da:	701a      	strb	r2, [r3, #0]
 80019dc:	e017      	b.n	8001a0e <UART_SetConfig+0x17a>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a6d      	ldr	r2, [pc, #436]	; (8001b98 <UART_SetConfig+0x304>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d104      	bne.n	80019f2 <UART_SetConfig+0x15e>
 80019e8:	231f      	movs	r3, #31
 80019ea:	18fb      	adds	r3, r7, r3
 80019ec:	2200      	movs	r2, #0
 80019ee:	701a      	strb	r2, [r3, #0]
 80019f0:	e00d      	b.n	8001a0e <UART_SetConfig+0x17a>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a69      	ldr	r2, [pc, #420]	; (8001b9c <UART_SetConfig+0x308>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d104      	bne.n	8001a06 <UART_SetConfig+0x172>
 80019fc:	231f      	movs	r3, #31
 80019fe:	18fb      	adds	r3, r7, r3
 8001a00:	2200      	movs	r2, #0
 8001a02:	701a      	strb	r2, [r3, #0]
 8001a04:	e003      	b.n	8001a0e <UART_SetConfig+0x17a>
 8001a06:	231f      	movs	r3, #31
 8001a08:	18fb      	adds	r3, r7, r3
 8001a0a:	2210      	movs	r2, #16
 8001a0c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	69da      	ldr	r2, [r3, #28]
 8001a12:	2380      	movs	r3, #128	; 0x80
 8001a14:	021b      	lsls	r3, r3, #8
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d15d      	bne.n	8001ad6 <UART_SetConfig+0x242>
  {
    switch (clocksource)
 8001a1a:	231f      	movs	r3, #31
 8001a1c:	18fb      	adds	r3, r7, r3
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b08      	cmp	r3, #8
 8001a22:	d015      	beq.n	8001a50 <UART_SetConfig+0x1bc>
 8001a24:	dc18      	bgt.n	8001a58 <UART_SetConfig+0x1c4>
 8001a26:	2b04      	cmp	r3, #4
 8001a28:	d00d      	beq.n	8001a46 <UART_SetConfig+0x1b2>
 8001a2a:	dc15      	bgt.n	8001a58 <UART_SetConfig+0x1c4>
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d002      	beq.n	8001a36 <UART_SetConfig+0x1a2>
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d005      	beq.n	8001a40 <UART_SetConfig+0x1ac>
 8001a34:	e010      	b.n	8001a58 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001a36:	f7ff fdc5 	bl	80015c4 <HAL_RCC_GetPCLK1Freq>
 8001a3a:	0003      	movs	r3, r0
 8001a3c:	61bb      	str	r3, [r7, #24]
        break;
 8001a3e:	e012      	b.n	8001a66 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001a40:	4b57      	ldr	r3, [pc, #348]	; (8001ba0 <UART_SetConfig+0x30c>)
 8001a42:	61bb      	str	r3, [r7, #24]
        break;
 8001a44:	e00f      	b.n	8001a66 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001a46:	f7ff fd33 	bl	80014b0 <HAL_RCC_GetSysClockFreq>
 8001a4a:	0003      	movs	r3, r0
 8001a4c:	61bb      	str	r3, [r7, #24]
        break;
 8001a4e:	e00a      	b.n	8001a66 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001a50:	2380      	movs	r3, #128	; 0x80
 8001a52:	021b      	lsls	r3, r3, #8
 8001a54:	61bb      	str	r3, [r7, #24]
        break;
 8001a56:	e006      	b.n	8001a66 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001a5c:	231e      	movs	r3, #30
 8001a5e:	18fb      	adds	r3, r7, r3
 8001a60:	2201      	movs	r2, #1
 8001a62:	701a      	strb	r2, [r3, #0]
        break;
 8001a64:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001a66:	69bb      	ldr	r3, [r7, #24]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d100      	bne.n	8001a6e <UART_SetConfig+0x1da>
 8001a6c:	e07b      	b.n	8001b66 <UART_SetConfig+0x2d2>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001a6e:	69bb      	ldr	r3, [r7, #24]
 8001a70:	005a      	lsls	r2, r3, #1
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	085b      	lsrs	r3, r3, #1
 8001a78:	18d2      	adds	r2, r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	0019      	movs	r1, r3
 8001a80:	0010      	movs	r0, r2
 8001a82:	f7fe fb41 	bl	8000108 <__udivsi3>
 8001a86:	0003      	movs	r3, r0
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	2b0f      	cmp	r3, #15
 8001a90:	d91c      	bls.n	8001acc <UART_SetConfig+0x238>
 8001a92:	693a      	ldr	r2, [r7, #16]
 8001a94:	2380      	movs	r3, #128	; 0x80
 8001a96:	025b      	lsls	r3, r3, #9
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d217      	bcs.n	8001acc <UART_SetConfig+0x238>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	b29a      	uxth	r2, r3
 8001aa0:	200e      	movs	r0, #14
 8001aa2:	183b      	adds	r3, r7, r0
 8001aa4:	210f      	movs	r1, #15
 8001aa6:	438a      	bics	r2, r1
 8001aa8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	085b      	lsrs	r3, r3, #1
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	2207      	movs	r2, #7
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	b299      	uxth	r1, r3
 8001ab6:	183b      	adds	r3, r7, r0
 8001ab8:	183a      	adds	r2, r7, r0
 8001aba:	8812      	ldrh	r2, [r2, #0]
 8001abc:	430a      	orrs	r2, r1
 8001abe:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	183a      	adds	r2, r7, r0
 8001ac6:	8812      	ldrh	r2, [r2, #0]
 8001ac8:	60da      	str	r2, [r3, #12]
 8001aca:	e04c      	b.n	8001b66 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 8001acc:	231e      	movs	r3, #30
 8001ace:	18fb      	adds	r3, r7, r3
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	701a      	strb	r2, [r3, #0]
 8001ad4:	e047      	b.n	8001b66 <UART_SetConfig+0x2d2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001ad6:	231f      	movs	r3, #31
 8001ad8:	18fb      	adds	r3, r7, r3
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	2b08      	cmp	r3, #8
 8001ade:	d015      	beq.n	8001b0c <UART_SetConfig+0x278>
 8001ae0:	dc18      	bgt.n	8001b14 <UART_SetConfig+0x280>
 8001ae2:	2b04      	cmp	r3, #4
 8001ae4:	d00d      	beq.n	8001b02 <UART_SetConfig+0x26e>
 8001ae6:	dc15      	bgt.n	8001b14 <UART_SetConfig+0x280>
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d002      	beq.n	8001af2 <UART_SetConfig+0x25e>
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d005      	beq.n	8001afc <UART_SetConfig+0x268>
 8001af0:	e010      	b.n	8001b14 <UART_SetConfig+0x280>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001af2:	f7ff fd67 	bl	80015c4 <HAL_RCC_GetPCLK1Freq>
 8001af6:	0003      	movs	r3, r0
 8001af8:	61bb      	str	r3, [r7, #24]
        break;
 8001afa:	e012      	b.n	8001b22 <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001afc:	4b28      	ldr	r3, [pc, #160]	; (8001ba0 <UART_SetConfig+0x30c>)
 8001afe:	61bb      	str	r3, [r7, #24]
        break;
 8001b00:	e00f      	b.n	8001b22 <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001b02:	f7ff fcd5 	bl	80014b0 <HAL_RCC_GetSysClockFreq>
 8001b06:	0003      	movs	r3, r0
 8001b08:	61bb      	str	r3, [r7, #24]
        break;
 8001b0a:	e00a      	b.n	8001b22 <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001b0c:	2380      	movs	r3, #128	; 0x80
 8001b0e:	021b      	lsls	r3, r3, #8
 8001b10:	61bb      	str	r3, [r7, #24]
        break;
 8001b12:	e006      	b.n	8001b22 <UART_SetConfig+0x28e>
      default:
        pclk = 0U;
 8001b14:	2300      	movs	r3, #0
 8001b16:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001b18:	231e      	movs	r3, #30
 8001b1a:	18fb      	adds	r3, r7, r3
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	701a      	strb	r2, [r3, #0]
        break;
 8001b20:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d01e      	beq.n	8001b66 <UART_SetConfig+0x2d2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	085a      	lsrs	r2, r3, #1
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	18d2      	adds	r2, r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	0019      	movs	r1, r3
 8001b38:	0010      	movs	r0, r2
 8001b3a:	f7fe fae5 	bl	8000108 <__udivsi3>
 8001b3e:	0003      	movs	r3, r0
 8001b40:	b29b      	uxth	r3, r3
 8001b42:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	2b0f      	cmp	r3, #15
 8001b48:	d909      	bls.n	8001b5e <UART_SetConfig+0x2ca>
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	025b      	lsls	r3, r3, #9
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d204      	bcs.n	8001b5e <UART_SetConfig+0x2ca>
      {
        huart->Instance->BRR = usartdiv;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	60da      	str	r2, [r3, #12]
 8001b5c:	e003      	b.n	8001b66 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 8001b5e:	231e      	movs	r3, #30
 8001b60:	18fb      	adds	r3, r7, r3
 8001b62:	2201      	movs	r2, #1
 8001b64:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8001b72:	231e      	movs	r3, #30
 8001b74:	18fb      	adds	r3, r7, r3
 8001b76:	781b      	ldrb	r3, [r3, #0]
}
 8001b78:	0018      	movs	r0, r3
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	b008      	add	sp, #32
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	efff69f3 	.word	0xefff69f3
 8001b84:	ffffcfff 	.word	0xffffcfff
 8001b88:	fffff4ff 	.word	0xfffff4ff
 8001b8c:	40013800 	.word	0x40013800
 8001b90:	40021000 	.word	0x40021000
 8001b94:	40004400 	.word	0x40004400
 8001b98:	40004800 	.word	0x40004800
 8001b9c:	40004c00 	.word	0x40004c00
 8001ba0:	007a1200 	.word	0x007a1200

08001ba4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	d00b      	beq.n	8001bce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	4a4a      	ldr	r2, [pc, #296]	; (8001ce8 <UART_AdvFeatureConfig+0x144>)
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	0019      	movs	r1, r3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd2:	2202      	movs	r2, #2
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	d00b      	beq.n	8001bf0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	4a43      	ldr	r2, [pc, #268]	; (8001cec <UART_AdvFeatureConfig+0x148>)
 8001be0:	4013      	ands	r3, r2
 8001be2:	0019      	movs	r1, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	430a      	orrs	r2, r1
 8001bee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf4:	2204      	movs	r2, #4
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	d00b      	beq.n	8001c12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	4a3b      	ldr	r2, [pc, #236]	; (8001cf0 <UART_AdvFeatureConfig+0x14c>)
 8001c02:	4013      	ands	r3, r2
 8001c04:	0019      	movs	r1, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c16:	2208      	movs	r2, #8
 8001c18:	4013      	ands	r3, r2
 8001c1a:	d00b      	beq.n	8001c34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	4a34      	ldr	r2, [pc, #208]	; (8001cf4 <UART_AdvFeatureConfig+0x150>)
 8001c24:	4013      	ands	r3, r2
 8001c26:	0019      	movs	r1, r3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	430a      	orrs	r2, r1
 8001c32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c38:	2210      	movs	r2, #16
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	d00b      	beq.n	8001c56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	4a2c      	ldr	r2, [pc, #176]	; (8001cf8 <UART_AdvFeatureConfig+0x154>)
 8001c46:	4013      	ands	r3, r2
 8001c48:	0019      	movs	r1, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	430a      	orrs	r2, r1
 8001c54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c5a:	2220      	movs	r2, #32
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	d00b      	beq.n	8001c78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	4a25      	ldr	r2, [pc, #148]	; (8001cfc <UART_AdvFeatureConfig+0x158>)
 8001c68:	4013      	ands	r3, r2
 8001c6a:	0019      	movs	r1, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	430a      	orrs	r2, r1
 8001c76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c7c:	2240      	movs	r2, #64	; 0x40
 8001c7e:	4013      	ands	r3, r2
 8001c80:	d01d      	beq.n	8001cbe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	4a1d      	ldr	r2, [pc, #116]	; (8001d00 <UART_AdvFeatureConfig+0x15c>)
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	0019      	movs	r1, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	430a      	orrs	r2, r1
 8001c98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c9e:	2380      	movs	r3, #128	; 0x80
 8001ca0:	035b      	lsls	r3, r3, #13
 8001ca2:	429a      	cmp	r2, r3
 8001ca4:	d10b      	bne.n	8001cbe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	4a15      	ldr	r2, [pc, #84]	; (8001d04 <UART_AdvFeatureConfig+0x160>)
 8001cae:	4013      	ands	r3, r2
 8001cb0:	0019      	movs	r1, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc2:	2280      	movs	r2, #128	; 0x80
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	d00b      	beq.n	8001ce0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	4a0e      	ldr	r2, [pc, #56]	; (8001d08 <UART_AdvFeatureConfig+0x164>)
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	0019      	movs	r1, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	430a      	orrs	r2, r1
 8001cde:	605a      	str	r2, [r3, #4]
  }
}
 8001ce0:	46c0      	nop			; (mov r8, r8)
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	b002      	add	sp, #8
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	fffdffff 	.word	0xfffdffff
 8001cec:	fffeffff 	.word	0xfffeffff
 8001cf0:	fffbffff 	.word	0xfffbffff
 8001cf4:	ffff7fff 	.word	0xffff7fff
 8001cf8:	ffffefff 	.word	0xffffefff
 8001cfc:	ffffdfff 	.word	0xffffdfff
 8001d00:	ffefffff 	.word	0xffefffff
 8001d04:	ff9fffff 	.word	0xff9fffff
 8001d08:	fff7ffff 	.word	0xfff7ffff

08001d0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af02      	add	r7, sp, #8
 8001d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2280      	movs	r2, #128	; 0x80
 8001d18:	2100      	movs	r1, #0
 8001d1a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001d1c:	f7fe fcce 	bl	80006bc <HAL_GetTick>
 8001d20:	0003      	movs	r3, r0
 8001d22:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	2208      	movs	r2, #8
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	2b08      	cmp	r3, #8
 8001d30:	d10c      	bne.n	8001d4c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	2280      	movs	r2, #128	; 0x80
 8001d36:	0391      	lsls	r1, r2, #14
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	4a17      	ldr	r2, [pc, #92]	; (8001d98 <UART_CheckIdleState+0x8c>)
 8001d3c:	9200      	str	r2, [sp, #0]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f000 f82c 	bl	8001d9c <UART_WaitOnFlagUntilTimeout>
 8001d44:	1e03      	subs	r3, r0, #0
 8001d46:	d001      	beq.n	8001d4c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e021      	b.n	8001d90 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2204      	movs	r2, #4
 8001d54:	4013      	ands	r3, r2
 8001d56:	2b04      	cmp	r3, #4
 8001d58:	d10c      	bne.n	8001d74 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2280      	movs	r2, #128	; 0x80
 8001d5e:	03d1      	lsls	r1, r2, #15
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	4a0d      	ldr	r2, [pc, #52]	; (8001d98 <UART_CheckIdleState+0x8c>)
 8001d64:	9200      	str	r2, [sp, #0]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f000 f818 	bl	8001d9c <UART_WaitOnFlagUntilTimeout>
 8001d6c:	1e03      	subs	r3, r0, #0
 8001d6e:	d001      	beq.n	8001d74 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e00d      	b.n	8001d90 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2220      	movs	r2, #32
 8001d78:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2220      	movs	r2, #32
 8001d7e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2200      	movs	r2, #0
 8001d84:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2274      	movs	r2, #116	; 0x74
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d8e:	2300      	movs	r3, #0
}
 8001d90:	0018      	movs	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	b004      	add	sp, #16
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	01ffffff 	.word	0x01ffffff

08001d9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b094      	sub	sp, #80	; 0x50
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	603b      	str	r3, [r7, #0]
 8001da8:	1dfb      	adds	r3, r7, #7
 8001daa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001dac:	e0a3      	b.n	8001ef6 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001dae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001db0:	3301      	adds	r3, #1
 8001db2:	d100      	bne.n	8001db6 <UART_WaitOnFlagUntilTimeout+0x1a>
 8001db4:	e09f      	b.n	8001ef6 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001db6:	f7fe fc81 	bl	80006bc <HAL_GetTick>
 8001dba:	0002      	movs	r2, r0
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d302      	bcc.n	8001dcc <UART_WaitOnFlagUntilTimeout+0x30>
 8001dc6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d13d      	bne.n	8001e48 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001dcc:	f3ef 8310 	mrs	r3, PRIMASK
 8001dd0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8001dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001dd4:	647b      	str	r3, [r7, #68]	; 0x44
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ddc:	f383 8810 	msr	PRIMASK, r3
}
 8001de0:	46c0      	nop			; (mov r8, r8)
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	494c      	ldr	r1, [pc, #304]	; (8001f20 <UART_WaitOnFlagUntilTimeout+0x184>)
 8001dee:	400a      	ands	r2, r1
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001df4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001df8:	f383 8810 	msr	PRIMASK, r3
}
 8001dfc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001dfe:	f3ef 8310 	mrs	r3, PRIMASK
 8001e02:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8001e04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e06:	643b      	str	r3, [r7, #64]	; 0x40
 8001e08:	2301      	movs	r3, #1
 8001e0a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e0e:	f383 8810 	msr	PRIMASK, r3
}
 8001e12:	46c0      	nop			; (mov r8, r8)
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	689a      	ldr	r2, [r3, #8]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2101      	movs	r1, #1
 8001e20:	438a      	bics	r2, r1
 8001e22:	609a      	str	r2, [r3, #8]
 8001e24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e26:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e2a:	f383 8810 	msr	PRIMASK, r3
}
 8001e2e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2220      	movs	r2, #32
 8001e34:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2220      	movs	r2, #32
 8001e3a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2274      	movs	r2, #116	; 0x74
 8001e40:	2100      	movs	r1, #0
 8001e42:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e067      	b.n	8001f18 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2204      	movs	r2, #4
 8001e50:	4013      	ands	r3, r2
 8001e52:	d050      	beq.n	8001ef6 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	69da      	ldr	r2, [r3, #28]
 8001e5a:	2380      	movs	r3, #128	; 0x80
 8001e5c:	011b      	lsls	r3, r3, #4
 8001e5e:	401a      	ands	r2, r3
 8001e60:	2380      	movs	r3, #128	; 0x80
 8001e62:	011b      	lsls	r3, r3, #4
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d146      	bne.n	8001ef6 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2280      	movs	r2, #128	; 0x80
 8001e6e:	0112      	lsls	r2, r2, #4
 8001e70:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e72:	f3ef 8310 	mrs	r3, PRIMASK
 8001e76:	613b      	str	r3, [r7, #16]
  return(result);
 8001e78:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001e7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	f383 8810 	msr	PRIMASK, r3
}
 8001e86:	46c0      	nop			; (mov r8, r8)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4923      	ldr	r1, [pc, #140]	; (8001f20 <UART_WaitOnFlagUntilTimeout+0x184>)
 8001e94:	400a      	ands	r2, r1
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e9a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	f383 8810 	msr	PRIMASK, r3
}
 8001ea2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ea4:	f3ef 8310 	mrs	r3, PRIMASK
 8001ea8:	61fb      	str	r3, [r7, #28]
  return(result);
 8001eaa:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001eac:	64bb      	str	r3, [r7, #72]	; 0x48
 8001eae:	2301      	movs	r3, #1
 8001eb0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001eb2:	6a3b      	ldr	r3, [r7, #32]
 8001eb4:	f383 8810 	msr	PRIMASK, r3
}
 8001eb8:	46c0      	nop			; (mov r8, r8)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2101      	movs	r1, #1
 8001ec6:	438a      	bics	r2, r1
 8001ec8:	609a      	str	r2, [r3, #8]
 8001eca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ecc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed0:	f383 8810 	msr	PRIMASK, r3
}
 8001ed4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2220      	movs	r2, #32
 8001eda:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2220      	movs	r2, #32
 8001ee0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	2280      	movs	r2, #128	; 0x80
 8001ee6:	2120      	movs	r1, #32
 8001ee8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2274      	movs	r2, #116	; 0x74
 8001eee:	2100      	movs	r1, #0
 8001ef0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e010      	b.n	8001f18 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	69db      	ldr	r3, [r3, #28]
 8001efc:	68ba      	ldr	r2, [r7, #8]
 8001efe:	4013      	ands	r3, r2
 8001f00:	68ba      	ldr	r2, [r7, #8]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	425a      	negs	r2, r3
 8001f06:	4153      	adcs	r3, r2
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	001a      	movs	r2, r3
 8001f0c:	1dfb      	adds	r3, r7, #7
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d100      	bne.n	8001f16 <UART_WaitOnFlagUntilTimeout+0x17a>
 8001f14:	e74b      	b.n	8001dae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001f16:	2300      	movs	r3, #0
}
 8001f18:	0018      	movs	r0, r3
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	b014      	add	sp, #80	; 0x50
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	fffffe5f 	.word	0xfffffe5f

08001f24 <__libc_init_array>:
 8001f24:	b570      	push	{r4, r5, r6, lr}
 8001f26:	2600      	movs	r6, #0
 8001f28:	4d0c      	ldr	r5, [pc, #48]	; (8001f5c <__libc_init_array+0x38>)
 8001f2a:	4c0d      	ldr	r4, [pc, #52]	; (8001f60 <__libc_init_array+0x3c>)
 8001f2c:	1b64      	subs	r4, r4, r5
 8001f2e:	10a4      	asrs	r4, r4, #2
 8001f30:	42a6      	cmp	r6, r4
 8001f32:	d109      	bne.n	8001f48 <__libc_init_array+0x24>
 8001f34:	2600      	movs	r6, #0
 8001f36:	f000 f821 	bl	8001f7c <_init>
 8001f3a:	4d0a      	ldr	r5, [pc, #40]	; (8001f64 <__libc_init_array+0x40>)
 8001f3c:	4c0a      	ldr	r4, [pc, #40]	; (8001f68 <__libc_init_array+0x44>)
 8001f3e:	1b64      	subs	r4, r4, r5
 8001f40:	10a4      	asrs	r4, r4, #2
 8001f42:	42a6      	cmp	r6, r4
 8001f44:	d105      	bne.n	8001f52 <__libc_init_array+0x2e>
 8001f46:	bd70      	pop	{r4, r5, r6, pc}
 8001f48:	00b3      	lsls	r3, r6, #2
 8001f4a:	58eb      	ldr	r3, [r5, r3]
 8001f4c:	4798      	blx	r3
 8001f4e:	3601      	adds	r6, #1
 8001f50:	e7ee      	b.n	8001f30 <__libc_init_array+0xc>
 8001f52:	00b3      	lsls	r3, r6, #2
 8001f54:	58eb      	ldr	r3, [r5, r3]
 8001f56:	4798      	blx	r3
 8001f58:	3601      	adds	r6, #1
 8001f5a:	e7f2      	b.n	8001f42 <__libc_init_array+0x1e>
 8001f5c:	08001fcc 	.word	0x08001fcc
 8001f60:	08001fcc 	.word	0x08001fcc
 8001f64:	08001fcc 	.word	0x08001fcc
 8001f68:	08001fd0 	.word	0x08001fd0

08001f6c <memset>:
 8001f6c:	0003      	movs	r3, r0
 8001f6e:	1882      	adds	r2, r0, r2
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d100      	bne.n	8001f76 <memset+0xa>
 8001f74:	4770      	bx	lr
 8001f76:	7019      	strb	r1, [r3, #0]
 8001f78:	3301      	adds	r3, #1
 8001f7a:	e7f9      	b.n	8001f70 <memset+0x4>

08001f7c <_init>:
 8001f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f7e:	46c0      	nop			; (mov r8, r8)
 8001f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f82:	bc08      	pop	{r3}
 8001f84:	469e      	mov	lr, r3
 8001f86:	4770      	bx	lr

08001f88 <_fini>:
 8001f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f8a:	46c0      	nop			; (mov r8, r8)
 8001f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f8e:	bc08      	pop	{r3}
 8001f90:	469e      	mov	lr, r3
 8001f92:	4770      	bx	lr
