#include "mif_reg.h"

#define DBUS_BAAW_COUNT 1
#define PBUS_BAAW_COUNT 6
#define BAAW_BIT_SHIFT 12

const u32 dbus_baaw_offset[DBUS_BAAW_COUNT][4] = {
	{BAAW_D_WLBT_START, BAAW_D_WLBT_END, BAAW_D_WLBT_REMAP, BAAW_D_WLBT_INIT_DONE},
};

const u32 dbus_baaw_value[DBUS_BAAW_COUNT][4] = {
	{WLBT_DBUS_BAAW_0_START, WLBT_DBUS_BAAW_0_END, 0 /* platform->mem_start */, WLBT_BAAW_ACCESS_CTRL},
};

const u32 pbus_baaw_offset[PBUS_BAAW_COUNT][4] = {
	{BAAW_C_WLBT_START_0, BAAW_C_WLBT_END_0, BAAW_C_WLBT_REMAP_0, BAAW_C_WLBT_INIT_DONE_0},
	{BAAW_C_WLBT_START_1, BAAW_C_WLBT_END_1, BAAW_C_WLBT_REMAP_1, BAAW_C_WLBT_INIT_DONE_1},
	{BAAW_C_WLBT_START_2, BAAW_C_WLBT_END_2, BAAW_C_WLBT_REMAP_2, BAAW_C_WLBT_INIT_DONE_2},
	{BAAW_C_WLBT_START_3, BAAW_C_WLBT_END_3, BAAW_C_WLBT_REMAP_3, BAAW_C_WLBT_INIT_DONE_3},
	{BAAW_C_WLBT_START_4, BAAW_C_WLBT_END_4, BAAW_C_WLBT_REMAP_4, BAAW_C_WLBT_INIT_DONE_4},
	{BAAW_C_WLBT_START_5, BAAW_C_WLBT_END_5, BAAW_C_WLBT_REMAP_5, BAAW_C_WLBT_INIT_DONE_5},
};

const u32 pbus_baaw_value[PBUS_BAAW_COUNT][4] = {
	{WLBT_CBUS_BAAW_0_START, WLBT_CBUS_BAAW_0_END, WLBT_MAILBOX_CP_WLBT_BASE, WLBT_BAAW_ACCESS_CTRL},
	{WLBT_CBUS_BAAW_1_START, WLBT_CBUS_BAAW_1_END, WLBT_MAILBOX_WLBT_CHUB_BASE, WLBT_BAAW_ACCESS_CTRL},
	{WLBT_CBUS_BAAW_2_START, WLBT_CBUS_BAAW_2_END, WLBT_GPIO_CMGP_BASE, WLBT_BAAW_ACCESS_CTRL},
	{WLBT_CBUS_BAAW_3_START, WLBT_CBUS_BAAW_3_END, WLBT_SYSREG_CMGP2APM_BASE, WLBT_BAAW_ACCESS_CTRL},
	{WLBT_CBUS_BAAW_4_START, WLBT_CBUS_BAAW_4_END, WLBT_SYSREG_CMGP2WLBT_BASE, WLBT_BAAW_ACCESS_CTRL},
	{WLBT_CBUS_BAAW_5_START, WLBT_CBUS_BAAW_5_END, WLBT_SHUB_USICHUB0_BASE, WLBT_BAAW_ACCESS_CTRL},

};

