<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Report Min Delay Analysis
</title>
<text>SmartTime Version 11.5.3.10</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.5 SP3 (Version 11.5.3.10)</text>
<text>Date: Mon Aug 17 17:03:12 2015
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>hello_regs</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>484 FBGA</cell>
</row>
<row>
 <cell>Temperature</cell>
 <cell>COM</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>COM</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Min Operating Condition</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Max Operating Condition</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>Primary</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Period (ns)</cell>
 <cell>Frequency (MHz)</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>External Setup (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Min Clock-To-Out (ns)</cell>
 <cell>Max Clock-To-Out (ns)</cell>
</header>
<row>
 <cell>FCCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>6.929</cell>
 <cell>144.321</cell>
 <cell>10.000</cell>
 <cell>100.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>5.119</cell>
 <cell>8.710</cell>
</row>
<row>
 <cell>OSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Min Delay (ns)</cell>
 <cell>Max Delay (ns)</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain FCCC_0/CCC_INST/INST_CCC_IP:GL1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_101_set:CLK</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/data_out[4]:D</cell>
 <cell>1.292</cell>
 <cell>1.267</cell>
 <cell>3.953</cell>
 <cell>2.686</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_108_set:CLK</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/data_out[4]:D</cell>
 <cell>1.307</cell>
 <cell>1.273</cell>
 <cell>3.959</cell>
 <cell>2.686</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/data_out[7]:CLK</cell>
 <cell>hello_regs_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[7]</cell>
 <cell>1.386</cell>
 <cell>1.297</cell>
 <cell>4.046</cell>
 <cell>2.749</cell>
 <cell>-0.003</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>hello_regs_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/mem_4_[4]:D</cell>
 <cell>1.306</cell>
 <cell>1.366</cell>
 <cell>4.058</cell>
 <cell>2.692</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/mem_10_[4]:CLK</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/data_out[4]:D</cell>
 <cell>1.401</cell>
 <cell>1.371</cell>
 <cell>4.057</cell>
 <cell>2.686</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: reg_apb_wrp_0/reg16x8_0/un1_data_out8_101_set:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: reg_apb_wrp_0/reg16x8_0/data_out[4]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.953</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.686</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.267</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.784</cell>
 <cell>1.784</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>1.927</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>2.030</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST/U0_RGB1_RGB15:An</cell>
 <cell>net</cell>
 <cell>FCCC_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>2.215</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST/U0_RGB1_RGB15:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.156</cell>
 <cell>2.371</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_101_set:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_0/GL1_INST/U0_RGB1_RGB15_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.290</cell>
 <cell>2.661</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_101_set:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.054</cell>
 <cell>2.715</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/mem_10__RNI2KPJ[4]:A</cell>
 <cell>net</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_101_set</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.033</cell>
 <cell>2.748</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/mem_10__RNI2KPJ[4]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.221</cell>
 <cell>2.969</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[4]:B</cell>
 <cell>net</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/mem_10_[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.396</cell>
 <cell>3.365</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[4]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.139</cell>
 <cell>3.504</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/data_out_RNO[4]:D</cell>
 <cell>net</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>3.763</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/data_out_RNO[4]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.142</cell>
 <cell>3.905</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/data_out[4]:D</cell>
 <cell>net</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/N_21_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.048</cell>
 <cell>3.953</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.953</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.784</cell>
 <cell>1.784</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>1.927</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>2.029</cell>
 <cell>15</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST/U0_RGB1_RGB12:An</cell>
 <cell>net</cell>
 <cell>FCCC_0/GL1_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.184</cell>
 <cell>2.213</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST/U0_RGB1_RGB12:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.156</cell>
 <cell>2.369</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/data_out[4]:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_0/GL1_INST/U0_RGB1_RGB12_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>2.686</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/data_out[4]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.686</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.686</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>hello_regs_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>MMUART_0_TXD</cell>
 <cell>2.367</cell>
 <cell></cell>
 <cell>5.119</cell>
 <cell></cell>
 <cell>5.119</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: hello_regs_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MMUART_0_TXD</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.119</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.784</cell>
 <cell>1.784</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>1.927</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>2.029</cell>
 <cell>15</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>FCCC_0/GL1_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.190</cell>
 <cell>2.219</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.156</cell>
 <cell>2.375</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>hello_regs_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>FCCC_0/GL1_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.247</cell>
 <cell>2.622</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>hello_regs_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>2.752</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>hello_regs_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>hello_regs_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.752</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>hello_regs_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_TXD_USBC_DIR_MGPIO27B_OUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_010_IP</cell>
 <cell>+</cell>
 <cell>1.145</cell>
 <cell>3.897</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>hello_regs_MSS_0/MMUART_0_TXD_PAD/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>hello_regs_MSS_0/MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.897</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>hello_regs_MSS_0/MMUART_0_TXD_PAD/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.222</cell>
 <cell>5.119</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MMUART_0_TXD</cell>
 <cell>net</cell>
 <cell>MMUART_0_TXD</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.119</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.119</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.784</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MMUART_0_TXD</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/mem_6_[4]:CLK</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_36_set:ALn</cell>
 <cell>0.715</cell>
 <cell>0.683</cell>
 <cell>3.379</cell>
 <cell>2.696</cell>
 <cell>0.000</cell>
 <cell>-0.032</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/mem_9_[4]:CLK</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set:ALn</cell>
 <cell>0.746</cell>
 <cell>0.709</cell>
 <cell>3.409</cell>
 <cell>2.700</cell>
 <cell>0.000</cell>
 <cell>-0.037</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set:CLK</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set:ALn</cell>
 <cell>0.750</cell>
 <cell>0.717</cell>
 <cell>3.417</cell>
 <cell>2.700</cell>
 <cell>0.000</cell>
 <cell>-0.033</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_80_set:CLK</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_80_set:ALn</cell>
 <cell>0.752</cell>
 <cell>0.720</cell>
 <cell>3.408</cell>
 <cell>2.688</cell>
 <cell>0.000</cell>
 <cell>-0.032</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_54_set:CLK</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_54_set:ALn</cell>
 <cell>0.767</cell>
 <cell>0.735</cell>
 <cell>3.429</cell>
 <cell>2.694</cell>
 <cell>0.000</cell>
 <cell>-0.032</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: reg_apb_wrp_0/reg16x8_0/mem_6_[4]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: reg_apb_wrp_0/reg16x8_0/un1_data_out8_36_set:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.379</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.696</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.683</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.784</cell>
 <cell>1.784</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>1.927</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>2.030</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST/U0_RGB1_RGB16:An</cell>
 <cell>net</cell>
 <cell>FCCC_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>2.219</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST/U0_RGB1_RGB16:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.156</cell>
 <cell>2.375</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/mem_6_[4]:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_0/GL1_INST/U0_RGB1_RGB16_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.289</cell>
 <cell>2.664</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/mem_6_[4]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>2.731</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/mem_6__RNIB1OQ[4]:C</cell>
 <cell>net</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/mem_6_rs[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.196</cell>
 <cell>2.927</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/mem_6__RNIB1OQ[4]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>2.979</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_36:A</cell>
 <cell>net</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/mem_6_[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>3.041</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_36:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>3.093</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_36_set:ALn</cell>
 <cell>net</cell>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_36</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.286</cell>
 <cell>3.379</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.379</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.784</cell>
 <cell>1.784</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>1.927</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>2.030</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST/U0_RGB1_RGB16:An</cell>
 <cell>net</cell>
 <cell>FCCC_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>2.219</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0/GL1_INST/U0_RGB1_RGB16:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.156</cell>
 <cell>2.375</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_36_set:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_0/GL1_INST/U0_RGB1_RGB16_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.321</cell>
 <cell>2.696</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>reg_apb_wrp_0/reg16x8_0/un1_data_out8_36_set:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.696</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.696</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain OSC_0/I_RCOSC_25_50MHZ:CLKOUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
