// Seed: 3960015470
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2 - 1;
  initial begin
    $display(id_1);
  end
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input tri1 id_2,
    input uwire id_3,
    output wire id_4,
    input tri0 id_5,
    input wor id_6,
    input wire id_7,
    input supply0 id_8
);
  always disable id_10;
  module_0(
      id_10, id_10
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2[1'h0] = id_1;
  module_0(
      id_4, id_4
  );
  wire id_6;
  wire id_7;
  id_8(
      1, id_4, (1)
  );
endmodule
