irun(64): 15.10-s014: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.10-s014: Started on Mar 22, 2018 at 15:33:13 IST
irun
	-f read_mux_tb.f
		read_mux_tb.v
		../../verilog_modules/read_mux/read_mux.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v
	-debug
	-nospecify
file: read_mux_tb.v
            rwl = 4'd0100;
                        |
ncvlog: *W,INTOVF (read_mux_tb.v,28|24): bit overflow during conversion from text [2.5(IEEE)] (4 bits).
	module worklib.read_mux_tb:v
		errors: 0, warnings: 1
file: ../../verilog_modules/read_mux/read_mux.v
	module worklib.read_mux:v
		errors: 0, warnings: 0
file: /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
ncvlog: *W,LIBNOU: Library "/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v" given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'sc12_cln65lp_base_rvt' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		read_mux_tb
	read_mux UUT(DOUT, in, rwl);
	                    |
ncelab: *W,CUVMPW (./read_mux_tb.v,10|21): port sizes differ in port connection (4/8).
	read_mux UUT(DOUT, in, rwl);
	                         |
ncelab: *W,CUVMPW (./read_mux_tb.v,10|26): port sizes differ in port connection (4/8).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.read_mux_tb:v <0x3396705e>
			streams:   4, words:  5886
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                18       5
		Primitives:             16       3
		Registers:               2       2
		Expanded wires:         16       2
		Initial blocks:          1       1
		Pseudo assignments:      2       2
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.read_mux_tb:v
Loading snapshot worklib.read_mux_tb:v .................... Done
ncsim> source /opt/cadence/INCISIV/151/tools/inca/files/ncsimrc
ncsim> run
		time:     in      rwl     DOUT
                   0:   1011      0001    1  
                   2:   1011      0010    1  
                   3:   1011      0100    0  
                   4:   1011      1000    1  
Simulation complete via $finish(1) at time 8 NS + 0
./read_mux_tb.v:33 			#4 $finish;			
ncsim> exit
TOOL:	irun(64)	15.10-s014: Exiting on Mar 22, 2018 at 15:33:14 IST  (total: 00:00:01)
